-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
-- Date        : Sun Aug  1 19:46:10 2021
-- Host        : test-ubuntu running 64-bit Ubuntu 20.04.2 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/test/Workplace/adi/hdl/projects/m2k/standalone/m2k.gen/sources_1/bd/system/ip/system_axi_dac_interpolate_0/system_axi_dac_interpolate_0_sim_netlist.vhdl
-- Design      : system_axi_dac_interpolate_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg225-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_dac_interpolate_0_cic_interp is
  port (
    \cur_count_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_count_reg[0]_0\ : out STD_LOGIC;
    \cur_count_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \output_register_reg[31]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_clk : in STD_LOGIC;
    reset02_out : in STD_LOGIC;
    \cur_count1_carry_i_1__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cur_count1_carry_i_4__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_count1_carry_i_4__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cur_count1_carry_i_3__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_count1_carry_i_3__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cur_count1_carry_i_1__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_count1_carry__1_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac_int_ready_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_int_ready_reg_0 : in STD_LOGIC;
    dac_int_ready_reg_1 : in STD_LOGIC;
    dac_int_ready_reg_2 : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cur_count1_carry__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_count1_carry__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \input_register_reg[30]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_dac_interpolate_0_cic_interp : entity is "cic_interp";
end system_axi_dac_interpolate_0_cic_interp;

architecture STRUCTURE of system_axi_dac_interpolate_0_cic_interp is
  signal cic_pipeline1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cic_pipeline2 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal cic_pipeline3 : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal cic_pipeline4 : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal cic_pipeline5 : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal cic_pipeline6 : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal cur_count : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \cur_count1_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \cur_count1_carry__0_n_0\ : STD_LOGIC;
  signal \cur_count1_carry__0_n_1\ : STD_LOGIC;
  signal \cur_count1_carry__0_n_2\ : STD_LOGIC;
  signal \cur_count1_carry__0_n_3\ : STD_LOGIC;
  signal \cur_count1_carry__1_n_2\ : STD_LOGIC;
  signal \cur_count1_carry__1_n_3\ : STD_LOGIC;
  signal \cur_count1_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \cur_count1_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \cur_count1_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \cur_count1_carry_i_4__0_n_0\ : STD_LOGIC;
  signal cur_count1_carry_n_0 : STD_LOGIC;
  signal cur_count1_carry_n_1 : STD_LOGIC;
  signal cur_count1_carry_n_2 : STD_LOGIC;
  signal cur_count1_carry_n_3 : STD_LOGIC;
  signal cur_count2 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \cur_count2_carry__0_n_0\ : STD_LOGIC;
  signal \cur_count2_carry__0_n_1\ : STD_LOGIC;
  signal \cur_count2_carry__0_n_2\ : STD_LOGIC;
  signal \cur_count2_carry__0_n_3\ : STD_LOGIC;
  signal cur_count2_carry_n_0 : STD_LOGIC;
  signal cur_count2_carry_n_1 : STD_LOGIC;
  signal cur_count2_carry_n_2 : STD_LOGIC;
  signal cur_count2_carry_n_3 : STD_LOGIC;
  signal \cur_count[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \cur_count[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \cur_count[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \cur_count[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \cur_count[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \cur_count[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \cur_count[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \cur_count[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \cur_count[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \cur_count[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \cur_count[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \cur_count[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \cur_count[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \cur_count[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \cur_count[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \cur_count[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \cur_count[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \cur_count[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \cur_count[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \cur_count[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \cur_count_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \cur_count_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \cur_count_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \cur_count_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \cur_count_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \cur_count_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \cur_count_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \cur_count_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \cur_count_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \cur_count_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \cur_count_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \cur_count_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \cur_count_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \cur_count_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \cur_count_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \^cur_count_reg[15]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^cur_count_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \cur_count_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \cur_count_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \cur_count_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \cur_count_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \cur_count_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \cur_count_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \cur_count_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \cur_count_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \cur_count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \cur_count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \cur_count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \cur_count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \cur_count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \cur_count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \cur_count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \cur_count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \^d_data_cntrl_int_reg[4]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal diff1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal diff2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal diff3 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal diff4 : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal diff5 : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal diff6 : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal input_register : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal load : STD_LOGIC;
  signal \output_register[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \output_register[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \output_register[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \output_register[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \output_register[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \output_register[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \output_register[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \output_register[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \output_register[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \output_register[25]_i_2__0_n_0\ : STD_LOGIC;
  signal \output_register[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \output_register[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \output_register[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \output_register[29]_i_2__0_n_0\ : STD_LOGIC;
  signal \output_register[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \output_register[31]_i_2__0_n_0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \section_out10[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out10[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out10[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out10[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out10[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out10[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out10[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out10[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out10[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out10[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out10[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out10[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out10[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out10[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out10[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out10[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out10[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out10[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out10[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out10[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out10[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out10[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out10[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out10[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out10[32]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out10[32]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out10[32]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out10[32]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out10[36]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out10[36]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out10[36]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out10[36]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out10[40]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out10[40]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out10[40]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out10[40]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out10[44]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out10[44]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out10[44]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out10[44]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out10[48]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out10[48]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out10[48]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out10[48]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out10[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out10[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out10[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out10[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out10[52]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out10[52]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out10[52]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out10[52]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out10[56]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out10[56]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out10[56]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out10[56]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out10[60]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out10[60]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out10[60]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out10[60]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out10[64]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out10[64]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out10[64]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out10[64]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out10[68]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out10[68]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out10[68]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out10[68]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out10[72]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out10[72]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out10[72]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out10[72]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out10[76]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out10[76]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out10[76]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out10[76]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out10[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out10[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out10[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out10[8]_i_5__0_n_0\ : STD_LOGIC;
  signal section_out10_reg : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal \section_out10_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out10_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out10_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out10_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out10_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out10_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out10_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out10_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out10_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out10_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out10_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out10_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out10_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out10_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out10_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out10_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out10_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out10_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out10_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out10_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out10_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out10_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out10_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out10_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out10_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out10_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out10_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out10_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out10_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out10_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out10_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out10_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out10_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out10_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out10_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out10_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out10_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out10_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out10_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out10_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out10_reg[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out10_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out10_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out10_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out10_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out10_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out10_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out10_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out10_reg[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out10_reg[32]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out10_reg[32]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out10_reg[32]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out10_reg[32]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out10_reg[32]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out10_reg[32]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out10_reg[32]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out10_reg[36]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out10_reg[36]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out10_reg[36]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out10_reg[36]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out10_reg[36]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out10_reg[36]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out10_reg[36]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out10_reg[36]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out10_reg[40]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out10_reg[40]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out10_reg[40]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out10_reg[40]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out10_reg[40]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out10_reg[40]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out10_reg[40]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out10_reg[40]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out10_reg[44]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out10_reg[44]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out10_reg[44]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out10_reg[44]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out10_reg[44]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out10_reg[44]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out10_reg[44]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out10_reg[44]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out10_reg[48]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out10_reg[48]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out10_reg[48]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out10_reg[48]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out10_reg[48]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out10_reg[48]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out10_reg[48]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out10_reg[48]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out10_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out10_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out10_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out10_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out10_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out10_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out10_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out10_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out10_reg[52]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out10_reg[52]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out10_reg[52]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out10_reg[52]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out10_reg[52]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out10_reg[52]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out10_reg[52]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out10_reg[52]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out10_reg[56]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out10_reg[56]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out10_reg[56]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out10_reg[56]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out10_reg[56]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out10_reg[56]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out10_reg[56]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out10_reg[56]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out10_reg[60]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out10_reg[60]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out10_reg[60]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out10_reg[60]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out10_reg[60]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out10_reg[60]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out10_reg[60]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out10_reg[60]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out10_reg[64]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out10_reg[64]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out10_reg[64]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out10_reg[64]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out10_reg[64]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out10_reg[64]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out10_reg[64]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out10_reg[64]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out10_reg[68]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out10_reg[68]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out10_reg[68]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out10_reg[68]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out10_reg[68]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out10_reg[68]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out10_reg[68]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out10_reg[68]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out10_reg[72]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out10_reg[72]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out10_reg[72]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out10_reg[72]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out10_reg[72]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out10_reg[72]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out10_reg[72]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out10_reg[72]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out10_reg[76]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out10_reg[76]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out10_reg[76]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out10_reg[76]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out10_reg[76]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out10_reg[76]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out10_reg[76]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out10_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out10_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out10_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out10_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out10_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out10_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out10_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out10_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out11[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out11[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out11[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out11[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out11[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out11[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out11[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out11[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out11[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out11[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out11[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out11[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out11[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out11[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out11[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out11[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out11[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out11[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out11[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out11[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out11[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out11[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out11[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out11[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out11[32]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out11[32]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out11[32]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out11[32]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out11[36]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out11[36]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out11[36]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out11[36]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out11[40]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out11[40]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out11[40]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out11[40]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out11[44]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out11[44]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out11[44]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out11[44]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out11[48]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out11[48]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out11[48]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out11[48]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out11[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out11[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out11[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out11[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out11[52]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out11[52]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out11[52]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out11[52]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out11[56]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out11[56]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out11[56]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out11[56]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out11[60]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out11[60]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out11[60]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out11[60]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out11[64]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out11[64]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out11[64]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out11[64]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out11[68]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out11[68]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out11[68]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out11[68]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out11[72]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out11[72]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out11[72]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out11[72]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out11[76]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out11[76]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out11[76]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out11[76]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out11[80]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out11[80]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out11[80]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out11[80]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out11[84]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out11[84]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out11[84]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out11[84]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out11[88]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out11[88]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out11[88]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out11[88]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out11[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out11[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out11[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out11[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out11[92]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out11[92]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out11[92]_i_4__0_n_0\ : STD_LOGIC;
  signal section_out11_reg : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal \section_out11_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out11_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out11_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out11_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out11_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out11_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out11_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out11_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out11_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out11_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out11_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out11_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out11_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out11_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out11_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out11_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out11_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out11_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out11_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out11_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out11_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out11_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out11_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out11_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out11_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out11_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out11_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out11_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out11_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out11_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out11_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out11_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out11_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out11_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out11_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out11_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out11_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out11_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out11_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out11_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out11_reg[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out11_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out11_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out11_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out11_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out11_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out11_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out11_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out11_reg[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out11_reg[32]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out11_reg[32]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out11_reg[32]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out11_reg[32]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out11_reg[32]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out11_reg[32]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out11_reg[32]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out11_reg[36]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out11_reg[36]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out11_reg[36]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out11_reg[36]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out11_reg[36]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out11_reg[36]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out11_reg[36]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out11_reg[36]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out11_reg[40]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out11_reg[40]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out11_reg[40]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out11_reg[40]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out11_reg[40]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out11_reg[40]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out11_reg[40]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out11_reg[40]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out11_reg[44]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out11_reg[44]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out11_reg[44]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out11_reg[44]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out11_reg[44]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out11_reg[44]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out11_reg[44]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out11_reg[44]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out11_reg[48]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out11_reg[48]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out11_reg[48]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out11_reg[48]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out11_reg[48]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out11_reg[48]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out11_reg[48]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out11_reg[48]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out11_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out11_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out11_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out11_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out11_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out11_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out11_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out11_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out11_reg[52]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out11_reg[52]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out11_reg[52]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out11_reg[52]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out11_reg[52]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out11_reg[52]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out11_reg[52]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out11_reg[52]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out11_reg[56]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out11_reg[56]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out11_reg[56]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out11_reg[56]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out11_reg[56]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out11_reg[56]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out11_reg[56]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out11_reg[56]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out11_reg[60]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out11_reg[60]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out11_reg[60]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out11_reg[60]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out11_reg[60]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out11_reg[60]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out11_reg[60]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out11_reg[60]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out11_reg[64]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out11_reg[64]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out11_reg[64]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out11_reg[64]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out11_reg[64]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out11_reg[64]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out11_reg[64]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out11_reg[64]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out11_reg[68]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out11_reg[68]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out11_reg[68]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out11_reg[68]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out11_reg[68]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out11_reg[68]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out11_reg[68]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out11_reg[68]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out11_reg[72]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out11_reg[72]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out11_reg[72]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out11_reg[72]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out11_reg[72]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out11_reg[72]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out11_reg[72]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out11_reg[72]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out11_reg[76]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out11_reg[76]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out11_reg[76]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out11_reg[76]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out11_reg[76]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out11_reg[76]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out11_reg[76]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out11_reg[76]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out11_reg[80]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out11_reg[80]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out11_reg[80]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out11_reg[80]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out11_reg[80]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out11_reg[80]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out11_reg[80]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out11_reg[80]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out11_reg[84]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out11_reg[84]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out11_reg[84]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out11_reg[84]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out11_reg[84]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out11_reg[84]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out11_reg[84]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out11_reg[84]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out11_reg[88]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out11_reg[88]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out11_reg[88]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out11_reg[88]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out11_reg[88]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out11_reg[88]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out11_reg[88]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out11_reg[88]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out11_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out11_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out11_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out11_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out11_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out11_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out11_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out11_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out11_reg[92]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out11_reg[92]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out11_reg[92]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out11_reg[92]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out11_reg[92]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out12[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out12[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out12[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out12[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out12[100]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out12[100]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out12[100]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out12[100]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out12[104]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out12[104]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out12[104]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out12[104]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out12[108]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out12[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out12[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out12[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out12[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out12[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out12[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out12[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out12[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out12[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out12[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out12[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out12[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out12[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out12[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out12[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out12[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out12[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out12[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out12[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out12[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out12[32]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out12[32]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out12[32]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out12[32]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out12[36]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out12[36]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out12[36]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out12[36]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out12[40]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out12[40]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out12[40]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out12[40]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out12[44]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out12[44]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out12[44]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out12[44]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out12[48]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out12[48]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out12[48]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out12[48]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out12[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out12[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out12[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out12[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out12[52]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out12[52]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out12[52]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out12[52]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out12[56]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out12[56]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out12[56]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out12[56]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out12[60]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out12[60]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out12[60]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out12[60]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out12[64]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out12[64]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out12[64]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out12[64]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out12[68]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out12[68]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out12[68]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out12[68]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out12[72]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out12[72]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out12[72]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out12[72]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out12[76]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out12[76]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out12[76]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out12[76]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out12[80]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out12[80]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out12[80]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out12[80]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out12[84]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out12[84]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out12[84]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out12[84]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out12[88]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out12[88]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out12[88]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out12[88]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out12[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out12[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out12[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out12[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out12[92]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out12[92]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out12[92]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out12[92]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out12[96]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out12[96]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out12[96]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out12[96]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out12_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out12_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out12_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out12_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out12_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out12_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out12_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out12_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out12_reg[100]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out12_reg[100]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out12_reg[100]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out12_reg[100]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out12_reg[100]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out12_reg[100]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out12_reg[100]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out12_reg[100]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out12_reg[104]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out12_reg[104]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out12_reg[104]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out12_reg[104]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out12_reg[104]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out12_reg[104]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out12_reg[104]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out12_reg[104]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out12_reg[108]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out12_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out12_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out12_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out12_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out12_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out12_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out12_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out12_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out12_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out12_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out12_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out12_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out12_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out12_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out12_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out12_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out12_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out12_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out12_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out12_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out12_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out12_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out12_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out12_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out12_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out12_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out12_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out12_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out12_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out12_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out12_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out12_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out12_reg[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out12_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out12_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out12_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out12_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out12_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out12_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out12_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out12_reg[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out12_reg[32]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out12_reg[32]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out12_reg[32]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out12_reg[32]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out12_reg[32]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out12_reg[32]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out12_reg[32]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out12_reg[36]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out12_reg[36]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out12_reg[36]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out12_reg[36]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out12_reg[36]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out12_reg[36]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out12_reg[36]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out12_reg[36]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out12_reg[40]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out12_reg[40]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out12_reg[40]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out12_reg[40]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out12_reg[40]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out12_reg[40]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out12_reg[40]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out12_reg[40]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out12_reg[44]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out12_reg[44]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out12_reg[44]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out12_reg[44]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out12_reg[44]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out12_reg[44]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out12_reg[44]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out12_reg[44]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out12_reg[48]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out12_reg[48]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out12_reg[48]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out12_reg[48]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out12_reg[48]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out12_reg[48]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out12_reg[48]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out12_reg[48]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out12_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out12_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out12_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out12_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out12_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out12_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out12_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out12_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out12_reg[52]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out12_reg[52]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out12_reg[52]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out12_reg[52]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out12_reg[52]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out12_reg[52]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out12_reg[52]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out12_reg[52]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out12_reg[56]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out12_reg[56]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out12_reg[56]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out12_reg[56]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out12_reg[56]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out12_reg[56]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out12_reg[56]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out12_reg[56]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out12_reg[60]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out12_reg[60]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out12_reg[60]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out12_reg[60]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out12_reg[60]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out12_reg[60]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out12_reg[60]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out12_reg[60]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out12_reg[64]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out12_reg[64]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out12_reg[64]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out12_reg[64]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out12_reg[64]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out12_reg[64]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out12_reg[64]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out12_reg[64]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out12_reg[68]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out12_reg[68]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out12_reg[68]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out12_reg[68]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out12_reg[68]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out12_reg[68]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out12_reg[68]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out12_reg[68]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out12_reg[72]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out12_reg[72]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out12_reg[72]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out12_reg[72]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out12_reg[72]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out12_reg[72]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out12_reg[72]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out12_reg[72]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out12_reg[76]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out12_reg[76]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out12_reg[76]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out12_reg[76]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out12_reg[76]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out12_reg[76]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out12_reg[76]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out12_reg[76]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out12_reg[80]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out12_reg[80]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out12_reg[80]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out12_reg[80]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out12_reg[80]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out12_reg[80]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out12_reg[80]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out12_reg[80]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out12_reg[84]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out12_reg[84]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out12_reg[84]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out12_reg[84]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out12_reg[84]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out12_reg[84]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out12_reg[84]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out12_reg[84]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out12_reg[88]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out12_reg[88]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out12_reg[88]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out12_reg[88]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out12_reg[88]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out12_reg[88]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out12_reg[88]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out12_reg[88]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out12_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out12_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out12_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out12_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out12_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out12_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out12_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out12_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out12_reg[92]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out12_reg[92]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out12_reg[92]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out12_reg[92]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out12_reg[92]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out12_reg[92]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out12_reg[92]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out12_reg[92]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out12_reg[96]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out12_reg[96]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out12_reg[96]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out12_reg[96]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out12_reg[96]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out12_reg[96]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out12_reg[96]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out12_reg[96]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[0]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[100]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[101]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[102]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[103]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[104]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[105]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[106]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[107]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[108]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[10]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[11]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[12]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[13]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[14]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[15]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[16]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[17]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[18]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[19]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[1]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[20]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[21]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[22]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[23]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[24]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[25]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[26]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[27]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[28]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[29]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[2]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[30]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[31]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[32]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[33]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[34]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[35]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[36]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[37]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[38]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[39]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[3]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[40]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[41]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[42]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[43]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[44]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[45]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[46]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[47]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[48]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[49]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[4]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[50]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[51]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[52]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[53]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[54]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[55]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[56]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[57]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[58]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[59]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[5]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[60]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[61]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[62]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[63]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[64]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[65]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[66]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[67]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[68]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[69]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[6]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[70]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[71]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[72]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[73]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[74]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[75]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[76]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[77]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[78]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[79]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[7]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[80]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[81]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[82]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[83]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[84]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[85]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[86]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[87]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[88]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[89]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[8]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[90]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[91]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[92]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[93]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[94]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[95]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[96]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[97]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[98]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[99]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[9]\ : STD_LOGIC;
  signal \section_out7[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out7[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out7[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out7[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out7[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out7[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out7[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out7[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out7[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out7[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out7[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out7[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out7[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out7[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out7[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out7[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out7[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out7[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out7[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out7[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out7[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out7[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out7[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out7[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out7[32]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out7[32]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out7[32]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out7[32]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out7[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out7[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out7[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out7[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out7[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out7[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out7[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out7[8]_i_5__0_n_0\ : STD_LOGIC;
  signal section_out7_reg : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \section_out7_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out7_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out7_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out7_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out7_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out7_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out7_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out7_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out7_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out7_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out7_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out7_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out7_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out7_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out7_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out7_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out7_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out7_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out7_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out7_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out7_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out7_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out7_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out7_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out7_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out7_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out7_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out7_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out7_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out7_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out7_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out7_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out7_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out7_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out7_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out7_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out7_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out7_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out7_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out7_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out7_reg[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out7_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out7_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out7_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out7_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out7_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out7_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out7_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out7_reg[32]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out7_reg[32]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out7_reg[32]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out7_reg[32]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out7_reg[32]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out7_reg[32]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out7_reg[32]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out7_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out7_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out7_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out7_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out7_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out7_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out7_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out7_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out7_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out7_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out7_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out7_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out7_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out7_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out7_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out7_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out8[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out8[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out8[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out8[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out8[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out8[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out8[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out8[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out8[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out8[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out8[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out8[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out8[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out8[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out8[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out8[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out8[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out8[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out8[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out8[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out8[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out8[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out8[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out8[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out8[32]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out8[32]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out8[32]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out8[32]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out8[36]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out8[36]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out8[36]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out8[36]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out8[40]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out8[40]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out8[40]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out8[40]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out8[44]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out8[44]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out8[44]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out8[44]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out8[48]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out8[48]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out8[48]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out8[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out8[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out8[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out8[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out8[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out8[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out8[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out8[8]_i_5__0_n_0\ : STD_LOGIC;
  signal section_out8_reg : STD_LOGIC_VECTOR ( 50 downto 0 );
  signal \section_out8_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out8_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out8_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out8_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out8_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out8_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out8_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out8_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out8_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out8_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out8_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out8_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out8_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out8_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out8_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out8_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out8_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out8_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out8_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out8_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out8_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out8_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out8_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out8_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out8_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out8_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out8_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out8_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out8_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out8_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out8_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out8_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out8_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out8_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out8_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out8_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out8_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out8_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out8_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out8_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out8_reg[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out8_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out8_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out8_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out8_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out8_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out8_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out8_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out8_reg[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out8_reg[32]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out8_reg[32]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out8_reg[32]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out8_reg[32]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out8_reg[32]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out8_reg[32]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out8_reg[32]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out8_reg[36]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out8_reg[36]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out8_reg[36]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out8_reg[36]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out8_reg[36]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out8_reg[36]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out8_reg[36]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out8_reg[36]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out8_reg[40]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out8_reg[40]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out8_reg[40]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out8_reg[40]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out8_reg[40]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out8_reg[40]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out8_reg[40]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out8_reg[40]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out8_reg[44]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out8_reg[44]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out8_reg[44]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out8_reg[44]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out8_reg[44]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out8_reg[44]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out8_reg[44]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out8_reg[44]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out8_reg[48]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out8_reg[48]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out8_reg[48]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out8_reg[48]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out8_reg[48]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out8_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out8_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out8_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out8_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out8_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out8_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out8_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out8_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out8_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out8_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out8_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out8_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out8_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out8_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out8_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out8_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out9[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out9[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out9[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out9[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out9[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out9[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out9[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out9[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out9[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out9[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out9[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out9[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out9[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out9[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out9[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out9[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out9[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out9[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out9[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out9[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out9[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out9[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out9[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out9[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out9[32]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out9[32]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out9[32]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out9[32]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out9[36]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out9[36]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out9[36]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out9[36]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out9[40]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out9[40]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out9[40]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out9[40]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out9[44]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out9[44]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out9[44]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out9[44]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out9[48]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out9[48]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out9[48]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out9[48]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out9[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out9[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out9[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out9[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out9[52]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out9[52]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out9[52]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out9[52]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out9[56]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out9[56]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out9[56]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out9[56]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out9[60]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out9[60]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out9[60]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out9[60]_i_5__0_n_0\ : STD_LOGIC;
  signal \section_out9[64]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out9[64]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out9[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \section_out9[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \section_out9[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \section_out9[8]_i_5__0_n_0\ : STD_LOGIC;
  signal section_out9_reg : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal \section_out9_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out9_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out9_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out9_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out9_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out9_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out9_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out9_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out9_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out9_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out9_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out9_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out9_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out9_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out9_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out9_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out9_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out9_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out9_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out9_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out9_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out9_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out9_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out9_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out9_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out9_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out9_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out9_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out9_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out9_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out9_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out9_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out9_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out9_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out9_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out9_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out9_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out9_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out9_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out9_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out9_reg[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out9_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out9_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out9_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out9_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out9_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out9_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out9_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out9_reg[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out9_reg[32]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out9_reg[32]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out9_reg[32]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out9_reg[32]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out9_reg[32]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out9_reg[32]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out9_reg[32]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out9_reg[36]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out9_reg[36]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out9_reg[36]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out9_reg[36]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out9_reg[36]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out9_reg[36]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out9_reg[36]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out9_reg[36]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out9_reg[40]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out9_reg[40]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out9_reg[40]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out9_reg[40]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out9_reg[40]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out9_reg[40]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out9_reg[40]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out9_reg[40]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out9_reg[44]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out9_reg[44]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out9_reg[44]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out9_reg[44]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out9_reg[44]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out9_reg[44]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out9_reg[44]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out9_reg[44]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out9_reg[48]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out9_reg[48]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out9_reg[48]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out9_reg[48]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out9_reg[48]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out9_reg[48]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out9_reg[48]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out9_reg[48]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out9_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out9_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out9_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out9_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out9_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out9_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out9_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out9_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out9_reg[52]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out9_reg[52]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out9_reg[52]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out9_reg[52]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out9_reg[52]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out9_reg[52]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out9_reg[52]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out9_reg[52]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out9_reg[56]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out9_reg[56]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out9_reg[56]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out9_reg[56]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out9_reg[56]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out9_reg[56]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out9_reg[56]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out9_reg[56]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out9_reg[60]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out9_reg[60]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out9_reg[60]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out9_reg[60]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out9_reg[60]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out9_reg[60]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out9_reg[60]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out9_reg[60]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out9_reg[64]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out9_reg[64]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out9_reg[64]_i_1__0_n_7\ : STD_LOGIC;
  signal \section_out9_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \section_out9_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \section_out9_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \section_out9_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \section_out9_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \section_out9_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \section_out9_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \section_out9_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal sub_temp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sub_temp_1 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \sub_temp_1_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__0_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__0_n_1\ : STD_LOGIC;
  signal \sub_temp_1_carry__0_n_2\ : STD_LOGIC;
  signal \sub_temp_1_carry__0_n_3\ : STD_LOGIC;
  signal \sub_temp_1_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__1_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__1_n_1\ : STD_LOGIC;
  signal \sub_temp_1_carry__1_n_2\ : STD_LOGIC;
  signal \sub_temp_1_carry__1_n_3\ : STD_LOGIC;
  signal \sub_temp_1_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__2_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__2_n_1\ : STD_LOGIC;
  signal \sub_temp_1_carry__2_n_2\ : STD_LOGIC;
  signal \sub_temp_1_carry__2_n_3\ : STD_LOGIC;
  signal \sub_temp_1_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__3_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__3_n_1\ : STD_LOGIC;
  signal \sub_temp_1_carry__3_n_2\ : STD_LOGIC;
  signal \sub_temp_1_carry__3_n_3\ : STD_LOGIC;
  signal \sub_temp_1_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__4_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__4_n_1\ : STD_LOGIC;
  signal \sub_temp_1_carry__4_n_2\ : STD_LOGIC;
  signal \sub_temp_1_carry__4_n_3\ : STD_LOGIC;
  signal \sub_temp_1_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__5_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__5_n_1\ : STD_LOGIC;
  signal \sub_temp_1_carry__5_n_2\ : STD_LOGIC;
  signal \sub_temp_1_carry__5_n_3\ : STD_LOGIC;
  signal \sub_temp_1_carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__6_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__6_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__6_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__6_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__6_n_1\ : STD_LOGIC;
  signal \sub_temp_1_carry__6_n_2\ : STD_LOGIC;
  signal \sub_temp_1_carry__6_n_3\ : STD_LOGIC;
  signal \sub_temp_1_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry_i_4__0_n_0\ : STD_LOGIC;
  signal sub_temp_1_carry_n_0 : STD_LOGIC;
  signal sub_temp_1_carry_n_1 : STD_LOGIC;
  signal sub_temp_1_carry_n_2 : STD_LOGIC;
  signal sub_temp_1_carry_n_3 : STD_LOGIC;
  signal sub_temp_2 : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \sub_temp_2_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__0_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__0_n_1\ : STD_LOGIC;
  signal \sub_temp_2_carry__0_n_2\ : STD_LOGIC;
  signal \sub_temp_2_carry__0_n_3\ : STD_LOGIC;
  signal \sub_temp_2_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__1_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__1_n_1\ : STD_LOGIC;
  signal \sub_temp_2_carry__1_n_2\ : STD_LOGIC;
  signal \sub_temp_2_carry__1_n_3\ : STD_LOGIC;
  signal \sub_temp_2_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__2_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__2_n_1\ : STD_LOGIC;
  signal \sub_temp_2_carry__2_n_2\ : STD_LOGIC;
  signal \sub_temp_2_carry__2_n_3\ : STD_LOGIC;
  signal \sub_temp_2_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__3_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__3_n_1\ : STD_LOGIC;
  signal \sub_temp_2_carry__3_n_2\ : STD_LOGIC;
  signal \sub_temp_2_carry__3_n_3\ : STD_LOGIC;
  signal \sub_temp_2_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__4_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__4_n_1\ : STD_LOGIC;
  signal \sub_temp_2_carry__4_n_2\ : STD_LOGIC;
  signal \sub_temp_2_carry__4_n_3\ : STD_LOGIC;
  signal \sub_temp_2_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__5_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__5_n_1\ : STD_LOGIC;
  signal \sub_temp_2_carry__5_n_2\ : STD_LOGIC;
  signal \sub_temp_2_carry__5_n_3\ : STD_LOGIC;
  signal \sub_temp_2_carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__6_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__6_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__6_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__6_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__6_n_1\ : STD_LOGIC;
  signal \sub_temp_2_carry__6_n_2\ : STD_LOGIC;
  signal \sub_temp_2_carry__6_n_3\ : STD_LOGIC;
  signal \sub_temp_2_carry__7_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__7_n_3\ : STD_LOGIC;
  signal \sub_temp_2_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry_i_4__0_n_0\ : STD_LOGIC;
  signal sub_temp_2_carry_n_0 : STD_LOGIC;
  signal sub_temp_2_carry_n_1 : STD_LOGIC;
  signal sub_temp_2_carry_n_2 : STD_LOGIC;
  signal sub_temp_2_carry_n_3 : STD_LOGIC;
  signal sub_temp_3 : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \sub_temp_3_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__0_n_1\ : STD_LOGIC;
  signal \sub_temp_3_carry__0_n_2\ : STD_LOGIC;
  signal \sub_temp_3_carry__0_n_3\ : STD_LOGIC;
  signal \sub_temp_3_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__1_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__1_n_1\ : STD_LOGIC;
  signal \sub_temp_3_carry__1_n_2\ : STD_LOGIC;
  signal \sub_temp_3_carry__1_n_3\ : STD_LOGIC;
  signal \sub_temp_3_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__2_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__2_n_1\ : STD_LOGIC;
  signal \sub_temp_3_carry__2_n_2\ : STD_LOGIC;
  signal \sub_temp_3_carry__2_n_3\ : STD_LOGIC;
  signal \sub_temp_3_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__3_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__3_n_1\ : STD_LOGIC;
  signal \sub_temp_3_carry__3_n_2\ : STD_LOGIC;
  signal \sub_temp_3_carry__3_n_3\ : STD_LOGIC;
  signal \sub_temp_3_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__4_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__4_n_1\ : STD_LOGIC;
  signal \sub_temp_3_carry__4_n_2\ : STD_LOGIC;
  signal \sub_temp_3_carry__4_n_3\ : STD_LOGIC;
  signal \sub_temp_3_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__5_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__5_n_1\ : STD_LOGIC;
  signal \sub_temp_3_carry__5_n_2\ : STD_LOGIC;
  signal \sub_temp_3_carry__5_n_3\ : STD_LOGIC;
  signal \sub_temp_3_carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__6_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__6_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__6_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__6_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__6_n_1\ : STD_LOGIC;
  signal \sub_temp_3_carry__6_n_2\ : STD_LOGIC;
  signal \sub_temp_3_carry__6_n_3\ : STD_LOGIC;
  signal \sub_temp_3_carry__7_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__7_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__7_n_2\ : STD_LOGIC;
  signal \sub_temp_3_carry__7_n_3\ : STD_LOGIC;
  signal \sub_temp_3_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry_i_4__0_n_0\ : STD_LOGIC;
  signal sub_temp_3_carry_n_0 : STD_LOGIC;
  signal sub_temp_3_carry_n_1 : STD_LOGIC;
  signal sub_temp_3_carry_n_2 : STD_LOGIC;
  signal sub_temp_3_carry_n_3 : STD_LOGIC;
  signal sub_temp_4 : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \sub_temp_4_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__0_n_1\ : STD_LOGIC;
  signal \sub_temp_4_carry__0_n_2\ : STD_LOGIC;
  signal \sub_temp_4_carry__0_n_3\ : STD_LOGIC;
  signal \sub_temp_4_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__1_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__1_n_1\ : STD_LOGIC;
  signal \sub_temp_4_carry__1_n_2\ : STD_LOGIC;
  signal \sub_temp_4_carry__1_n_3\ : STD_LOGIC;
  signal \sub_temp_4_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__2_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__2_n_1\ : STD_LOGIC;
  signal \sub_temp_4_carry__2_n_2\ : STD_LOGIC;
  signal \sub_temp_4_carry__2_n_3\ : STD_LOGIC;
  signal \sub_temp_4_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__3_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__3_n_1\ : STD_LOGIC;
  signal \sub_temp_4_carry__3_n_2\ : STD_LOGIC;
  signal \sub_temp_4_carry__3_n_3\ : STD_LOGIC;
  signal \sub_temp_4_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__4_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__4_n_1\ : STD_LOGIC;
  signal \sub_temp_4_carry__4_n_2\ : STD_LOGIC;
  signal \sub_temp_4_carry__4_n_3\ : STD_LOGIC;
  signal \sub_temp_4_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__5_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__5_n_1\ : STD_LOGIC;
  signal \sub_temp_4_carry__5_n_2\ : STD_LOGIC;
  signal \sub_temp_4_carry__5_n_3\ : STD_LOGIC;
  signal \sub_temp_4_carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__6_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__6_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__6_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__6_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__6_n_1\ : STD_LOGIC;
  signal \sub_temp_4_carry__6_n_2\ : STD_LOGIC;
  signal \sub_temp_4_carry__6_n_3\ : STD_LOGIC;
  signal \sub_temp_4_carry__7_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__7_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__7_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__7_n_1\ : STD_LOGIC;
  signal \sub_temp_4_carry__7_n_2\ : STD_LOGIC;
  signal \sub_temp_4_carry__7_n_3\ : STD_LOGIC;
  signal \sub_temp_4_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry_i_4__0_n_0\ : STD_LOGIC;
  signal sub_temp_4_carry_n_0 : STD_LOGIC;
  signal sub_temp_4_carry_n_1 : STD_LOGIC;
  signal sub_temp_4_carry_n_2 : STD_LOGIC;
  signal sub_temp_4_carry_n_3 : STD_LOGIC;
  signal sub_temp_5 : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \sub_temp_5_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__0_n_1\ : STD_LOGIC;
  signal \sub_temp_5_carry__0_n_2\ : STD_LOGIC;
  signal \sub_temp_5_carry__0_n_3\ : STD_LOGIC;
  signal \sub_temp_5_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__1_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__1_n_1\ : STD_LOGIC;
  signal \sub_temp_5_carry__1_n_2\ : STD_LOGIC;
  signal \sub_temp_5_carry__1_n_3\ : STD_LOGIC;
  signal \sub_temp_5_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__2_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__2_n_1\ : STD_LOGIC;
  signal \sub_temp_5_carry__2_n_2\ : STD_LOGIC;
  signal \sub_temp_5_carry__2_n_3\ : STD_LOGIC;
  signal \sub_temp_5_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__3_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__3_n_1\ : STD_LOGIC;
  signal \sub_temp_5_carry__3_n_2\ : STD_LOGIC;
  signal \sub_temp_5_carry__3_n_3\ : STD_LOGIC;
  signal \sub_temp_5_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__4_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__4_n_1\ : STD_LOGIC;
  signal \sub_temp_5_carry__4_n_2\ : STD_LOGIC;
  signal \sub_temp_5_carry__4_n_3\ : STD_LOGIC;
  signal \sub_temp_5_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__5_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__5_n_1\ : STD_LOGIC;
  signal \sub_temp_5_carry__5_n_2\ : STD_LOGIC;
  signal \sub_temp_5_carry__5_n_3\ : STD_LOGIC;
  signal \sub_temp_5_carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__6_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__6_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__6_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__6_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__6_n_1\ : STD_LOGIC;
  signal \sub_temp_5_carry__6_n_2\ : STD_LOGIC;
  signal \sub_temp_5_carry__6_n_3\ : STD_LOGIC;
  signal \sub_temp_5_carry__7_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__7_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__7_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__7_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__7_n_1\ : STD_LOGIC;
  signal \sub_temp_5_carry__7_n_2\ : STD_LOGIC;
  signal \sub_temp_5_carry__7_n_3\ : STD_LOGIC;
  signal \sub_temp_5_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry_i_4__0_n_0\ : STD_LOGIC;
  signal sub_temp_5_carry_n_0 : STD_LOGIC;
  signal sub_temp_5_carry_n_1 : STD_LOGIC;
  signal sub_temp_5_carry_n_2 : STD_LOGIC;
  signal sub_temp_5_carry_n_3 : STD_LOGIC;
  signal \sub_temp_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__0_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__0_n_1\ : STD_LOGIC;
  signal \sub_temp_carry__0_n_2\ : STD_LOGIC;
  signal \sub_temp_carry__0_n_3\ : STD_LOGIC;
  signal \sub_temp_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__1_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__1_n_1\ : STD_LOGIC;
  signal \sub_temp_carry__1_n_2\ : STD_LOGIC;
  signal \sub_temp_carry__1_n_3\ : STD_LOGIC;
  signal \sub_temp_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__2_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__2_n_1\ : STD_LOGIC;
  signal \sub_temp_carry__2_n_2\ : STD_LOGIC;
  signal \sub_temp_carry__2_n_3\ : STD_LOGIC;
  signal \sub_temp_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__3_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__3_n_1\ : STD_LOGIC;
  signal \sub_temp_carry__3_n_2\ : STD_LOGIC;
  signal \sub_temp_carry__3_n_3\ : STD_LOGIC;
  signal \sub_temp_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__4_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__4_n_1\ : STD_LOGIC;
  signal \sub_temp_carry__4_n_2\ : STD_LOGIC;
  signal \sub_temp_carry__4_n_3\ : STD_LOGIC;
  signal \sub_temp_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__5_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__5_n_1\ : STD_LOGIC;
  signal \sub_temp_carry__5_n_2\ : STD_LOGIC;
  signal \sub_temp_carry__5_n_3\ : STD_LOGIC;
  signal \sub_temp_carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__6_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__6_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__6_n_1\ : STD_LOGIC;
  signal \sub_temp_carry__6_n_2\ : STD_LOGIC;
  signal \sub_temp_carry__6_n_3\ : STD_LOGIC;
  signal \sub_temp_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \sub_temp_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \sub_temp_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \sub_temp_carry_i_4__0_n_0\ : STD_LOGIC;
  signal sub_temp_carry_n_0 : STD_LOGIC;
  signal sub_temp_carry_n_1 : STD_LOGIC;
  signal sub_temp_carry_n_2 : STD_LOGIC;
  signal sub_temp_carry_n_3 : STD_LOGIC;
  signal NLW_cur_count1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cur_count1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cur_count1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cur_count1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cur_count2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cur_count2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cur_count_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_section_out10_reg[76]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_section_out11_reg[92]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_section_out11_reg[92]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_section_out12_reg[108]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_section_out12_reg[108]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_section_out7_reg[32]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_section_out8_reg[48]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_section_out8_reg[48]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_section_out9_reg[64]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_section_out9_reg[64]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_temp_1_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sub_temp_1_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sub_temp_2_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sub_temp_2_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_temp_3_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_temp_3_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sub_temp_4_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sub_temp_5_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sub_temp_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \cur_count_reg[0]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \cur_count_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \cur_count_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \cur_count_reg[8]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[0]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[20]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[24]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[28]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[32]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[36]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[40]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[44]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[48]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[52]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[56]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[60]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[64]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[68]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[72]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[76]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[8]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[0]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[20]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[24]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[28]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[32]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[36]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[40]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[44]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[48]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[52]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[56]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[60]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[64]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[68]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[72]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[76]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[80]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[84]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[88]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[8]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[92]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out7_reg[0]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out7_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out7_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out7_reg[20]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out7_reg[24]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out7_reg[28]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out7_reg[32]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out7_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out7_reg[8]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out8_reg[0]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out8_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out8_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out8_reg[20]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out8_reg[24]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out8_reg[28]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out8_reg[32]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out8_reg[36]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out8_reg[40]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out8_reg[44]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out8_reg[48]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out8_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out8_reg[8]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out9_reg[0]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out9_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out9_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out9_reg[20]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out9_reg[24]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out9_reg[28]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out9_reg[32]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out9_reg[36]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out9_reg[40]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out9_reg[44]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out9_reg[48]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out9_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out9_reg[52]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out9_reg[56]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out9_reg[60]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out9_reg[64]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out9_reg[8]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of sub_temp_5_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_temp_5_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_temp_5_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_temp_5_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_temp_5_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_temp_5_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_temp_5_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_temp_5_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_temp_5_carry__7\ : label is 35;
begin
  \cur_count_reg[15]_0\(0) <= \^cur_count_reg[15]_0\(0);
  \cur_count_reg[2]_0\(0) <= \^cur_count_reg[2]_0\(0);
  \d_data_cntrl_int_reg[4]\(0) <= \^d_data_cntrl_int_reg[4]\(0);
\cic_pipeline1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(0),
      Q => cic_pipeline1(0)
    );
\cic_pipeline1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(10),
      Q => cic_pipeline1(10)
    );
\cic_pipeline1_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(11),
      Q => cic_pipeline1(11)
    );
\cic_pipeline1_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(12),
      Q => cic_pipeline1(12)
    );
\cic_pipeline1_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(13),
      Q => cic_pipeline1(13)
    );
\cic_pipeline1_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(14),
      Q => cic_pipeline1(14)
    );
\cic_pipeline1_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(15),
      Q => cic_pipeline1(15)
    );
\cic_pipeline1_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(16),
      Q => cic_pipeline1(16)
    );
\cic_pipeline1_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(17),
      Q => cic_pipeline1(17)
    );
\cic_pipeline1_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(18),
      Q => cic_pipeline1(18)
    );
\cic_pipeline1_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(19),
      Q => cic_pipeline1(19)
    );
\cic_pipeline1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(1),
      Q => cic_pipeline1(1)
    );
\cic_pipeline1_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(20),
      Q => cic_pipeline1(20)
    );
\cic_pipeline1_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(21),
      Q => cic_pipeline1(21)
    );
\cic_pipeline1_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(22),
      Q => cic_pipeline1(22)
    );
\cic_pipeline1_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(23),
      Q => cic_pipeline1(23)
    );
\cic_pipeline1_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(24),
      Q => cic_pipeline1(24)
    );
\cic_pipeline1_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(25),
      Q => cic_pipeline1(25)
    );
\cic_pipeline1_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(26),
      Q => cic_pipeline1(26)
    );
\cic_pipeline1_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(27),
      Q => cic_pipeline1(27)
    );
\cic_pipeline1_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(28),
      Q => cic_pipeline1(28)
    );
\cic_pipeline1_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(29),
      Q => cic_pipeline1(29)
    );
\cic_pipeline1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(2),
      Q => cic_pipeline1(2)
    );
\cic_pipeline1_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(30),
      Q => cic_pipeline1(30)
    );
\cic_pipeline1_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(31),
      Q => cic_pipeline1(31)
    );
\cic_pipeline1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(3),
      Q => cic_pipeline1(3)
    );
\cic_pipeline1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(4),
      Q => cic_pipeline1(4)
    );
\cic_pipeline1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(5),
      Q => cic_pipeline1(5)
    );
\cic_pipeline1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(6),
      Q => cic_pipeline1(6)
    );
\cic_pipeline1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(7),
      Q => cic_pipeline1(7)
    );
\cic_pipeline1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(8),
      Q => cic_pipeline1(8)
    );
\cic_pipeline1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(9),
      Q => cic_pipeline1(9)
    );
\cic_pipeline2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(0),
      Q => cic_pipeline2(0)
    );
\cic_pipeline2_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(10),
      Q => cic_pipeline2(10)
    );
\cic_pipeline2_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(11),
      Q => cic_pipeline2(11)
    );
\cic_pipeline2_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(12),
      Q => cic_pipeline2(12)
    );
\cic_pipeline2_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(13),
      Q => cic_pipeline2(13)
    );
\cic_pipeline2_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(14),
      Q => cic_pipeline2(14)
    );
\cic_pipeline2_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(15),
      Q => cic_pipeline2(15)
    );
\cic_pipeline2_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(16),
      Q => cic_pipeline2(16)
    );
\cic_pipeline2_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(17),
      Q => cic_pipeline2(17)
    );
\cic_pipeline2_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(18),
      Q => cic_pipeline2(18)
    );
\cic_pipeline2_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(19),
      Q => cic_pipeline2(19)
    );
\cic_pipeline2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(1),
      Q => cic_pipeline2(1)
    );
\cic_pipeline2_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(20),
      Q => cic_pipeline2(20)
    );
\cic_pipeline2_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(21),
      Q => cic_pipeline2(21)
    );
\cic_pipeline2_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(22),
      Q => cic_pipeline2(22)
    );
\cic_pipeline2_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(23),
      Q => cic_pipeline2(23)
    );
\cic_pipeline2_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(24),
      Q => cic_pipeline2(24)
    );
\cic_pipeline2_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(25),
      Q => cic_pipeline2(25)
    );
\cic_pipeline2_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(26),
      Q => cic_pipeline2(26)
    );
\cic_pipeline2_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(27),
      Q => cic_pipeline2(27)
    );
\cic_pipeline2_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(28),
      Q => cic_pipeline2(28)
    );
\cic_pipeline2_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(29),
      Q => cic_pipeline2(29)
    );
\cic_pipeline2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(2),
      Q => cic_pipeline2(2)
    );
\cic_pipeline2_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(30),
      Q => cic_pipeline2(30)
    );
\cic_pipeline2_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(31),
      Q => cic_pipeline2(31)
    );
\cic_pipeline2_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(32),
      Q => cic_pipeline2(32)
    );
\cic_pipeline2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(3),
      Q => cic_pipeline2(3)
    );
\cic_pipeline2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(4),
      Q => cic_pipeline2(4)
    );
\cic_pipeline2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(5),
      Q => cic_pipeline2(5)
    );
\cic_pipeline2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(6),
      Q => cic_pipeline2(6)
    );
\cic_pipeline2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(7),
      Q => cic_pipeline2(7)
    );
\cic_pipeline2_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(8),
      Q => cic_pipeline2(8)
    );
\cic_pipeline2_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(9),
      Q => cic_pipeline2(9)
    );
\cic_pipeline3_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(0),
      Q => cic_pipeline3(0)
    );
\cic_pipeline3_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(10),
      Q => cic_pipeline3(10)
    );
\cic_pipeline3_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(11),
      Q => cic_pipeline3(11)
    );
\cic_pipeline3_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(12),
      Q => cic_pipeline3(12)
    );
\cic_pipeline3_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(13),
      Q => cic_pipeline3(13)
    );
\cic_pipeline3_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(14),
      Q => cic_pipeline3(14)
    );
\cic_pipeline3_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(15),
      Q => cic_pipeline3(15)
    );
\cic_pipeline3_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(16),
      Q => cic_pipeline3(16)
    );
\cic_pipeline3_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(17),
      Q => cic_pipeline3(17)
    );
\cic_pipeline3_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(18),
      Q => cic_pipeline3(18)
    );
\cic_pipeline3_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(19),
      Q => cic_pipeline3(19)
    );
\cic_pipeline3_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(1),
      Q => cic_pipeline3(1)
    );
\cic_pipeline3_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(20),
      Q => cic_pipeline3(20)
    );
\cic_pipeline3_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(21),
      Q => cic_pipeline3(21)
    );
\cic_pipeline3_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(22),
      Q => cic_pipeline3(22)
    );
\cic_pipeline3_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(23),
      Q => cic_pipeline3(23)
    );
\cic_pipeline3_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(24),
      Q => cic_pipeline3(24)
    );
\cic_pipeline3_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(25),
      Q => cic_pipeline3(25)
    );
\cic_pipeline3_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(26),
      Q => cic_pipeline3(26)
    );
\cic_pipeline3_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(27),
      Q => cic_pipeline3(27)
    );
\cic_pipeline3_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(28),
      Q => cic_pipeline3(28)
    );
\cic_pipeline3_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(29),
      Q => cic_pipeline3(29)
    );
\cic_pipeline3_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(2),
      Q => cic_pipeline3(2)
    );
\cic_pipeline3_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(30),
      Q => cic_pipeline3(30)
    );
\cic_pipeline3_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(31),
      Q => cic_pipeline3(31)
    );
\cic_pipeline3_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(32),
      Q => cic_pipeline3(32)
    );
\cic_pipeline3_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(33),
      Q => cic_pipeline3(33)
    );
\cic_pipeline3_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(3),
      Q => cic_pipeline3(3)
    );
\cic_pipeline3_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(4),
      Q => cic_pipeline3(4)
    );
\cic_pipeline3_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(5),
      Q => cic_pipeline3(5)
    );
\cic_pipeline3_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(6),
      Q => cic_pipeline3(6)
    );
\cic_pipeline3_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(7),
      Q => cic_pipeline3(7)
    );
\cic_pipeline3_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(8),
      Q => cic_pipeline3(8)
    );
\cic_pipeline3_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(9),
      Q => cic_pipeline3(9)
    );
\cic_pipeline4_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(0),
      Q => cic_pipeline4(0)
    );
\cic_pipeline4_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(10),
      Q => cic_pipeline4(10)
    );
\cic_pipeline4_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(11),
      Q => cic_pipeline4(11)
    );
\cic_pipeline4_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(12),
      Q => cic_pipeline4(12)
    );
\cic_pipeline4_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(13),
      Q => cic_pipeline4(13)
    );
\cic_pipeline4_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(14),
      Q => cic_pipeline4(14)
    );
\cic_pipeline4_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(15),
      Q => cic_pipeline4(15)
    );
\cic_pipeline4_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(16),
      Q => cic_pipeline4(16)
    );
\cic_pipeline4_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(17),
      Q => cic_pipeline4(17)
    );
\cic_pipeline4_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(18),
      Q => cic_pipeline4(18)
    );
\cic_pipeline4_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(19),
      Q => cic_pipeline4(19)
    );
\cic_pipeline4_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(1),
      Q => cic_pipeline4(1)
    );
\cic_pipeline4_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(20),
      Q => cic_pipeline4(20)
    );
\cic_pipeline4_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(21),
      Q => cic_pipeline4(21)
    );
\cic_pipeline4_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(22),
      Q => cic_pipeline4(22)
    );
\cic_pipeline4_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(23),
      Q => cic_pipeline4(23)
    );
\cic_pipeline4_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(24),
      Q => cic_pipeline4(24)
    );
\cic_pipeline4_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(25),
      Q => cic_pipeline4(25)
    );
\cic_pipeline4_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(26),
      Q => cic_pipeline4(26)
    );
\cic_pipeline4_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(27),
      Q => cic_pipeline4(27)
    );
\cic_pipeline4_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(28),
      Q => cic_pipeline4(28)
    );
\cic_pipeline4_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(29),
      Q => cic_pipeline4(29)
    );
\cic_pipeline4_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(2),
      Q => cic_pipeline4(2)
    );
\cic_pipeline4_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(30),
      Q => cic_pipeline4(30)
    );
\cic_pipeline4_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(31),
      Q => cic_pipeline4(31)
    );
\cic_pipeline4_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(32),
      Q => cic_pipeline4(32)
    );
\cic_pipeline4_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(33),
      Q => cic_pipeline4(33)
    );
\cic_pipeline4_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(34),
      Q => cic_pipeline4(34)
    );
\cic_pipeline4_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(3),
      Q => cic_pipeline4(3)
    );
\cic_pipeline4_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(4),
      Q => cic_pipeline4(4)
    );
\cic_pipeline4_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(5),
      Q => cic_pipeline4(5)
    );
\cic_pipeline4_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(6),
      Q => cic_pipeline4(6)
    );
\cic_pipeline4_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(7),
      Q => cic_pipeline4(7)
    );
\cic_pipeline4_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(8),
      Q => cic_pipeline4(8)
    );
\cic_pipeline4_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(9),
      Q => cic_pipeline4(9)
    );
\cic_pipeline5_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(0),
      Q => cic_pipeline5(0)
    );
\cic_pipeline5_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(10),
      Q => cic_pipeline5(10)
    );
\cic_pipeline5_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(11),
      Q => cic_pipeline5(11)
    );
\cic_pipeline5_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(12),
      Q => cic_pipeline5(12)
    );
\cic_pipeline5_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(13),
      Q => cic_pipeline5(13)
    );
\cic_pipeline5_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(14),
      Q => cic_pipeline5(14)
    );
\cic_pipeline5_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(15),
      Q => cic_pipeline5(15)
    );
\cic_pipeline5_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(16),
      Q => cic_pipeline5(16)
    );
\cic_pipeline5_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(17),
      Q => cic_pipeline5(17)
    );
\cic_pipeline5_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(18),
      Q => cic_pipeline5(18)
    );
\cic_pipeline5_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(19),
      Q => cic_pipeline5(19)
    );
\cic_pipeline5_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(1),
      Q => cic_pipeline5(1)
    );
\cic_pipeline5_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(20),
      Q => cic_pipeline5(20)
    );
\cic_pipeline5_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(21),
      Q => cic_pipeline5(21)
    );
\cic_pipeline5_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(22),
      Q => cic_pipeline5(22)
    );
\cic_pipeline5_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(23),
      Q => cic_pipeline5(23)
    );
\cic_pipeline5_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(24),
      Q => cic_pipeline5(24)
    );
\cic_pipeline5_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(25),
      Q => cic_pipeline5(25)
    );
\cic_pipeline5_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(26),
      Q => cic_pipeline5(26)
    );
\cic_pipeline5_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(27),
      Q => cic_pipeline5(27)
    );
\cic_pipeline5_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(28),
      Q => cic_pipeline5(28)
    );
\cic_pipeline5_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(29),
      Q => cic_pipeline5(29)
    );
\cic_pipeline5_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(2),
      Q => cic_pipeline5(2)
    );
\cic_pipeline5_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(30),
      Q => cic_pipeline5(30)
    );
\cic_pipeline5_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(31),
      Q => cic_pipeline5(31)
    );
\cic_pipeline5_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(32),
      Q => cic_pipeline5(32)
    );
\cic_pipeline5_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(33),
      Q => cic_pipeline5(33)
    );
\cic_pipeline5_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(34),
      Q => cic_pipeline5(34)
    );
\cic_pipeline5_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(35),
      Q => cic_pipeline5(35)
    );
\cic_pipeline5_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(3),
      Q => cic_pipeline5(3)
    );
\cic_pipeline5_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(4),
      Q => cic_pipeline5(4)
    );
\cic_pipeline5_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(5),
      Q => cic_pipeline5(5)
    );
\cic_pipeline5_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(6),
      Q => cic_pipeline5(6)
    );
\cic_pipeline5_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(7),
      Q => cic_pipeline5(7)
    );
\cic_pipeline5_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(8),
      Q => cic_pipeline5(8)
    );
\cic_pipeline5_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(9),
      Q => cic_pipeline5(9)
    );
\cic_pipeline6_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(0),
      Q => cic_pipeline6(0)
    );
\cic_pipeline6_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(10),
      Q => cic_pipeline6(10)
    );
\cic_pipeline6_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(11),
      Q => cic_pipeline6(11)
    );
\cic_pipeline6_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(12),
      Q => cic_pipeline6(12)
    );
\cic_pipeline6_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(13),
      Q => cic_pipeline6(13)
    );
\cic_pipeline6_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(14),
      Q => cic_pipeline6(14)
    );
\cic_pipeline6_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(15),
      Q => cic_pipeline6(15)
    );
\cic_pipeline6_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(16),
      Q => cic_pipeline6(16)
    );
\cic_pipeline6_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(17),
      Q => cic_pipeline6(17)
    );
\cic_pipeline6_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(18),
      Q => cic_pipeline6(18)
    );
\cic_pipeline6_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(19),
      Q => cic_pipeline6(19)
    );
\cic_pipeline6_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(1),
      Q => cic_pipeline6(1)
    );
\cic_pipeline6_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(20),
      Q => cic_pipeline6(20)
    );
\cic_pipeline6_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(21),
      Q => cic_pipeline6(21)
    );
\cic_pipeline6_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(22),
      Q => cic_pipeline6(22)
    );
\cic_pipeline6_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(23),
      Q => cic_pipeline6(23)
    );
\cic_pipeline6_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(24),
      Q => cic_pipeline6(24)
    );
\cic_pipeline6_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(25),
      Q => cic_pipeline6(25)
    );
\cic_pipeline6_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(26),
      Q => cic_pipeline6(26)
    );
\cic_pipeline6_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(27),
      Q => cic_pipeline6(27)
    );
\cic_pipeline6_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(28),
      Q => cic_pipeline6(28)
    );
\cic_pipeline6_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(29),
      Q => cic_pipeline6(29)
    );
\cic_pipeline6_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(2),
      Q => cic_pipeline6(2)
    );
\cic_pipeline6_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(30),
      Q => cic_pipeline6(30)
    );
\cic_pipeline6_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(31),
      Q => cic_pipeline6(31)
    );
\cic_pipeline6_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(32),
      Q => cic_pipeline6(32)
    );
\cic_pipeline6_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(33),
      Q => cic_pipeline6(33)
    );
\cic_pipeline6_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(34),
      Q => cic_pipeline6(34)
    );
\cic_pipeline6_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(35),
      Q => cic_pipeline6(35)
    );
\cic_pipeline6_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(3),
      Q => cic_pipeline6(3)
    );
\cic_pipeline6_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(4),
      Q => cic_pipeline6(4)
    );
\cic_pipeline6_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(5),
      Q => cic_pipeline6(5)
    );
\cic_pipeline6_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(6),
      Q => cic_pipeline6(6)
    );
\cic_pipeline6_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(7),
      Q => cic_pipeline6(7)
    );
\cic_pipeline6_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(8),
      Q => cic_pipeline6(8)
    );
\cic_pipeline6_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(9),
      Q => cic_pipeline6(9)
    );
cur_count1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cur_count1_carry_n_0,
      CO(2) => cur_count1_carry_n_1,
      CO(1) => cur_count1_carry_n_2,
      CO(0) => cur_count1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_cur_count1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \cur_count1_carry_i_1__0_n_0\,
      S(2) => \cur_count1_carry_i_2__0_n_0\,
      S(1) => \cur_count1_carry_i_3__0_n_0\,
      S(0) => \cur_count1_carry_i_4__0_n_0\
    );
\cur_count1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cur_count1_carry_n_0,
      CO(3) => \cur_count1_carry__0_n_0\,
      CO(2) => \cur_count1_carry__0_n_1\,
      CO(1) => \cur_count1_carry__0_n_2\,
      CO(0) => \cur_count1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cur_count1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \cur_count1_carry__1_0\(1),
      S(2 downto 1) => \cur_count1_carry__1_0\(1 downto 0),
      S(0) => \cur_count1_carry__0_i_3__0_n_0\
    );
\cur_count1_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900990090000"
    )
        port map (
      I0 => cur_count(12),
      I1 => \cur_count1_carry__0_0\(0),
      I2 => \cur_count1_carry__0_0\(1),
      I3 => cur_count(14),
      I4 => cur_count(13),
      I5 => \cur_count1_carry__0_1\(0),
      O => \cur_count1_carry__0_i_3__0_n_0\
    );
\cur_count1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cur_count1_carry__0_n_0\,
      CO(3) => \NLW_cur_count1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => load,
      CO(1) => \cur_count1_carry__1_n_2\,
      CO(0) => \cur_count1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cur_count1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \cur_count1_carry__1_0\(1),
      S(1) => \cur_count1_carry__1_0\(1),
      S(0) => \cur_count1_carry__1_0\(1)
    );
\cur_count1_carry_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00099000"
    )
        port map (
      I0 => cur_count2(9),
      I1 => cur_count(9),
      I2 => cur_count(11),
      I3 => cur_count(10),
      I4 => \^d_data_cntrl_int_reg[4]\(0),
      O => \cur_count1_carry_i_1__0_n_0\
    );
\cur_count1_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cur_count(6),
      I1 => cur_count2(6),
      I2 => cur_count2(8),
      I3 => cur_count(8),
      I4 => cur_count(7),
      I5 => cur_count2(7),
      O => \cur_count1_carry_i_2__0_n_0\
    );
\cur_count1_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cur_count(3),
      I1 => cur_count2(3),
      I2 => cur_count2(4),
      I3 => cur_count(4),
      I4 => cur_count(5),
      I5 => cur_count2(5),
      O => \cur_count1_carry_i_3__0_n_0\
    );
\cur_count1_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cur_count(0),
      I1 => Q(1),
      I2 => cur_count2(2),
      I3 => cur_count(2),
      I4 => cur_count(1),
      I5 => cur_count2(1),
      O => \cur_count1_carry_i_4__0_n_0\
    );
cur_count2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cur_count2_carry_n_0,
      CO(2) => cur_count2_carry_n_1,
      CO(1) => cur_count2_carry_n_2,
      CO(0) => cur_count2_carry_n_3,
      CYINIT => \cur_count1_carry_i_1__0_0\(0),
      DI(3) => \cur_count1_carry_i_1__0_0\(3),
      DI(2) => \cur_count1_carry_i_4__0_0\(0),
      DI(1 downto 0) => \cur_count1_carry_i_1__0_0\(2 downto 1),
      O(3 downto 0) => cur_count2(4 downto 1),
      S(3 downto 0) => \cur_count1_carry_i_4__0_1\(3 downto 0)
    );
\cur_count2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cur_count2_carry_n_0,
      CO(3) => \cur_count2_carry__0_n_0\,
      CO(2) => \cur_count2_carry__0_n_1\,
      CO(1) => \cur_count2_carry__0_n_2\,
      CO(0) => \cur_count2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \cur_count1_carry_i_1__0_0\(6 downto 4),
      DI(0) => \cur_count1_carry_i_3__0_0\(0),
      O(3 downto 0) => cur_count2(8 downto 5),
      S(3 downto 0) => \cur_count1_carry_i_3__0_1\(3 downto 0)
    );
\cur_count2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cur_count2_carry__0_n_0\,
      CO(3 downto 2) => \NLW_cur_count2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^d_data_cntrl_int_reg[4]\(0),
      CO(0) => \NLW_cur_count2_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \cur_count1_carry_i_1__0_0\(7),
      O(3 downto 1) => \NLW_cur_count2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => cur_count2(9),
      S(3 downto 1) => B"001",
      S(0) => \cur_count1_carry_i_1__0_1\(0)
    );
\cur_count[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => cur_count(2),
      I1 => cur_count(1),
      I2 => cur_count(0),
      I3 => \cur_count[0]_i_3__1_n_0\,
      I4 => \cur_count[0]_i_4__1_n_0\,
      I5 => \cur_count[0]_i_5__1_n_0\,
      O => \^cur_count_reg[2]_0\(0)
    );
\cur_count[0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_count(0),
      I1 => load,
      O => \cur_count[0]_i_2__2_n_0\
    );
\cur_count[0]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => cur_count(6),
      I1 => cur_count(5),
      I2 => cur_count(4),
      I3 => cur_count(3),
      O => \cur_count[0]_i_3__1_n_0\
    );
\cur_count[0]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_count(3),
      I1 => load,
      O => \cur_count[0]_i_3__2_n_0\
    );
\cur_count[0]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => cur_count(10),
      I1 => cur_count(9),
      I2 => cur_count(8),
      I3 => cur_count(7),
      O => \cur_count[0]_i_4__1_n_0\
    );
\cur_count[0]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_count(2),
      I1 => load,
      O => \cur_count[0]_i_4__2_n_0\
    );
\cur_count[0]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => cur_count(11),
      I1 => cur_count(12),
      I2 => cur_count(13),
      I3 => cur_count(14),
      I4 => \^cur_count_reg[15]_0\(0),
      I5 => E(0),
      O => \cur_count[0]_i_5__1_n_0\
    );
\cur_count[0]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_count(1),
      I1 => load,
      O => \cur_count[0]_i_5__2_n_0\
    );
\cur_count[0]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cur_count(0),
      I1 => load,
      O => \cur_count[0]_i_6__1_n_0\
    );
\cur_count[12]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^cur_count_reg[15]_0\(0),
      I1 => load,
      O => \cur_count[12]_i_2__0_n_0\
    );
\cur_count[12]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_count(14),
      I1 => load,
      O => \cur_count[12]_i_3__0_n_0\
    );
\cur_count[12]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_count(13),
      I1 => load,
      O => \cur_count[12]_i_4__0_n_0\
    );
\cur_count[12]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_count(12),
      I1 => load,
      O => \cur_count[12]_i_5__0_n_0\
    );
\cur_count[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_count(7),
      I1 => load,
      O => \cur_count[4]_i_2__0_n_0\
    );
\cur_count[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_count(6),
      I1 => load,
      O => \cur_count[4]_i_3__0_n_0\
    );
\cur_count[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_count(5),
      I1 => load,
      O => \cur_count[4]_i_4__0_n_0\
    );
\cur_count[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_count(4),
      I1 => load,
      O => \cur_count[4]_i_5__0_n_0\
    );
\cur_count[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_count(11),
      I1 => load,
      O => \cur_count[8]_i_2__0_n_0\
    );
\cur_count[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_count(10),
      I1 => load,
      O => \cur_count[8]_i_3__0_n_0\
    );
\cur_count[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_count(9),
      I1 => load,
      O => \cur_count[8]_i_4__0_n_0\
    );
\cur_count[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_count(8),
      I1 => load,
      O => \cur_count[8]_i_5__0_n_0\
    );
\cur_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \cur_count_reg[0]_i_1__0_n_7\,
      Q => cur_count(0)
    );
\cur_count_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cur_count_reg[0]_i_1__0_n_0\,
      CO(2) => \cur_count_reg[0]_i_1__0_n_1\,
      CO(1) => \cur_count_reg[0]_i_1__0_n_2\,
      CO(0) => \cur_count_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \cur_count[0]_i_2__2_n_0\,
      O(3) => \cur_count_reg[0]_i_1__0_n_4\,
      O(2) => \cur_count_reg[0]_i_1__0_n_5\,
      O(1) => \cur_count_reg[0]_i_1__0_n_6\,
      O(0) => \cur_count_reg[0]_i_1__0_n_7\,
      S(3) => \cur_count[0]_i_3__2_n_0\,
      S(2) => \cur_count[0]_i_4__2_n_0\,
      S(1) => \cur_count[0]_i_5__2_n_0\,
      S(0) => \cur_count[0]_i_6__1_n_0\
    );
\cur_count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \cur_count_reg[8]_i_1__0_n_5\,
      Q => cur_count(10)
    );
\cur_count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \cur_count_reg[8]_i_1__0_n_4\,
      Q => cur_count(11)
    );
\cur_count_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \cur_count_reg[12]_i_1__0_n_7\,
      Q => cur_count(12)
    );
\cur_count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cur_count_reg[8]_i_1__0_n_0\,
      CO(3) => \NLW_cur_count_reg[12]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \cur_count_reg[12]_i_1__0_n_1\,
      CO(1) => \cur_count_reg[12]_i_1__0_n_2\,
      CO(0) => \cur_count_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cur_count_reg[12]_i_1__0_n_4\,
      O(2) => \cur_count_reg[12]_i_1__0_n_5\,
      O(1) => \cur_count_reg[12]_i_1__0_n_6\,
      O(0) => \cur_count_reg[12]_i_1__0_n_7\,
      S(3) => \cur_count[12]_i_2__0_n_0\,
      S(2) => \cur_count[12]_i_3__0_n_0\,
      S(1) => \cur_count[12]_i_4__0_n_0\,
      S(0) => \cur_count[12]_i_5__0_n_0\
    );
\cur_count_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \cur_count_reg[12]_i_1__0_n_6\,
      Q => cur_count(13)
    );
\cur_count_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \cur_count_reg[12]_i_1__0_n_5\,
      Q => cur_count(14)
    );
\cur_count_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \cur_count_reg[12]_i_1__0_n_4\,
      Q => \^cur_count_reg[15]_0\(0)
    );
\cur_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \cur_count_reg[0]_i_1__0_n_6\,
      Q => cur_count(1)
    );
\cur_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \cur_count_reg[0]_i_1__0_n_5\,
      Q => cur_count(2)
    );
\cur_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \cur_count_reg[0]_i_1__0_n_4\,
      Q => cur_count(3)
    );
\cur_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \cur_count_reg[4]_i_1__0_n_7\,
      Q => cur_count(4)
    );
\cur_count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cur_count_reg[0]_i_1__0_n_0\,
      CO(3) => \cur_count_reg[4]_i_1__0_n_0\,
      CO(2) => \cur_count_reg[4]_i_1__0_n_1\,
      CO(1) => \cur_count_reg[4]_i_1__0_n_2\,
      CO(0) => \cur_count_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cur_count_reg[4]_i_1__0_n_4\,
      O(2) => \cur_count_reg[4]_i_1__0_n_5\,
      O(1) => \cur_count_reg[4]_i_1__0_n_6\,
      O(0) => \cur_count_reg[4]_i_1__0_n_7\,
      S(3) => \cur_count[4]_i_2__0_n_0\,
      S(2) => \cur_count[4]_i_3__0_n_0\,
      S(1) => \cur_count[4]_i_4__0_n_0\,
      S(0) => \cur_count[4]_i_5__0_n_0\
    );
\cur_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \cur_count_reg[4]_i_1__0_n_6\,
      Q => cur_count(5)
    );
\cur_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \cur_count_reg[4]_i_1__0_n_5\,
      Q => cur_count(6)
    );
\cur_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \cur_count_reg[4]_i_1__0_n_4\,
      Q => cur_count(7)
    );
\cur_count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \cur_count_reg[8]_i_1__0_n_7\,
      Q => cur_count(8)
    );
\cur_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cur_count_reg[4]_i_1__0_n_0\,
      CO(3) => \cur_count_reg[8]_i_1__0_n_0\,
      CO(2) => \cur_count_reg[8]_i_1__0_n_1\,
      CO(1) => \cur_count_reg[8]_i_1__0_n_2\,
      CO(0) => \cur_count_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cur_count_reg[8]_i_1__0_n_4\,
      O(2) => \cur_count_reg[8]_i_1__0_n_5\,
      O(1) => \cur_count_reg[8]_i_1__0_n_6\,
      O(0) => \cur_count_reg[8]_i_1__0_n_7\,
      S(3) => \cur_count[8]_i_2__0_n_0\,
      S(2) => \cur_count[8]_i_3__0_n_0\,
      S(1) => \cur_count[8]_i_4__0_n_0\,
      S(0) => \cur_count[8]_i_5__0_n_0\
    );
\cur_count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \cur_count_reg[8]_i_1__0_n_6\,
      Q => cur_count(9)
    );
\dac_int_ready_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202000200020002"
    )
        port map (
      I0 => dac_int_ready_reg(0),
      I1 => dac_int_ready_reg_0,
      I2 => dac_int_ready_reg_1,
      I3 => dac_int_ready_reg_2,
      I4 => \^cur_count_reg[2]_0\(0),
      I5 => B(0),
      O => \cur_count_reg[0]_0\
    );
\diff1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(0),
      Q => diff1(0)
    );
\diff1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(10),
      Q => diff1(10)
    );
\diff1_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(11),
      Q => diff1(11)
    );
\diff1_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(12),
      Q => diff1(12)
    );
\diff1_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(13),
      Q => diff1(13)
    );
\diff1_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(14),
      Q => diff1(14)
    );
\diff1_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(15),
      Q => diff1(15)
    );
\diff1_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(16),
      Q => diff1(16)
    );
\diff1_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(17),
      Q => diff1(17)
    );
\diff1_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(18),
      Q => diff1(18)
    );
\diff1_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(19),
      Q => diff1(19)
    );
\diff1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(1),
      Q => diff1(1)
    );
\diff1_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(20),
      Q => diff1(20)
    );
\diff1_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(21),
      Q => diff1(21)
    );
\diff1_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(22),
      Q => diff1(22)
    );
\diff1_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(23),
      Q => diff1(23)
    );
\diff1_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(24),
      Q => diff1(24)
    );
\diff1_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(25),
      Q => diff1(25)
    );
\diff1_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(26),
      Q => diff1(26)
    );
\diff1_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(27),
      Q => diff1(27)
    );
\diff1_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(28),
      Q => diff1(28)
    );
\diff1_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(29),
      Q => diff1(29)
    );
\diff1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(2),
      Q => diff1(2)
    );
\diff1_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(30),
      Q => diff1(30)
    );
\diff1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(3),
      Q => diff1(3)
    );
\diff1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(4),
      Q => diff1(4)
    );
\diff1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(5),
      Q => diff1(5)
    );
\diff1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(6),
      Q => diff1(6)
    );
\diff1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(7),
      Q => diff1(7)
    );
\diff1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(8),
      Q => diff1(8)
    );
\diff1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(9),
      Q => diff1(9)
    );
\diff2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(0),
      Q => diff2(0)
    );
\diff2_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(10),
      Q => diff2(10)
    );
\diff2_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(11),
      Q => diff2(11)
    );
\diff2_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(12),
      Q => diff2(12)
    );
\diff2_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(13),
      Q => diff2(13)
    );
\diff2_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(14),
      Q => diff2(14)
    );
\diff2_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(15),
      Q => diff2(15)
    );
\diff2_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(16),
      Q => diff2(16)
    );
\diff2_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(17),
      Q => diff2(17)
    );
\diff2_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(18),
      Q => diff2(18)
    );
\diff2_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(19),
      Q => diff2(19)
    );
\diff2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(1),
      Q => diff2(1)
    );
\diff2_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(20),
      Q => diff2(20)
    );
\diff2_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(21),
      Q => diff2(21)
    );
\diff2_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(22),
      Q => diff2(22)
    );
\diff2_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(23),
      Q => diff2(23)
    );
\diff2_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(24),
      Q => diff2(24)
    );
\diff2_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(25),
      Q => diff2(25)
    );
\diff2_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(26),
      Q => diff2(26)
    );
\diff2_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(27),
      Q => diff2(27)
    );
\diff2_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(28),
      Q => diff2(28)
    );
\diff2_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(29),
      Q => diff2(29)
    );
\diff2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(2),
      Q => diff2(2)
    );
\diff2_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(30),
      Q => diff2(30)
    );
\diff2_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(31),
      Q => diff2(31)
    );
\diff2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(3),
      Q => diff2(3)
    );
\diff2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(4),
      Q => diff2(4)
    );
\diff2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(5),
      Q => diff2(5)
    );
\diff2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(6),
      Q => diff2(6)
    );
\diff2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(7),
      Q => diff2(7)
    );
\diff2_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(8),
      Q => diff2(8)
    );
\diff2_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(9),
      Q => diff2(9)
    );
\diff3_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(0),
      Q => diff3(0)
    );
\diff3_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(10),
      Q => diff3(10)
    );
\diff3_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(11),
      Q => diff3(11)
    );
\diff3_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(12),
      Q => diff3(12)
    );
\diff3_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(13),
      Q => diff3(13)
    );
\diff3_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(14),
      Q => diff3(14)
    );
\diff3_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(15),
      Q => diff3(15)
    );
\diff3_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(16),
      Q => diff3(16)
    );
\diff3_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(17),
      Q => diff3(17)
    );
\diff3_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(18),
      Q => diff3(18)
    );
\diff3_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(19),
      Q => diff3(19)
    );
\diff3_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(1),
      Q => diff3(1)
    );
\diff3_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(20),
      Q => diff3(20)
    );
\diff3_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(21),
      Q => diff3(21)
    );
\diff3_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(22),
      Q => diff3(22)
    );
\diff3_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(23),
      Q => diff3(23)
    );
\diff3_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(24),
      Q => diff3(24)
    );
\diff3_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(25),
      Q => diff3(25)
    );
\diff3_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(26),
      Q => diff3(26)
    );
\diff3_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(27),
      Q => diff3(27)
    );
\diff3_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(28),
      Q => diff3(28)
    );
\diff3_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(29),
      Q => diff3(29)
    );
\diff3_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(2),
      Q => diff3(2)
    );
\diff3_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(30),
      Q => diff3(30)
    );
\diff3_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(31),
      Q => diff3(31)
    );
\diff3_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(32),
      Q => diff3(32)
    );
\diff3_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(3),
      Q => diff3(3)
    );
\diff3_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(4),
      Q => diff3(4)
    );
\diff3_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(5),
      Q => diff3(5)
    );
\diff3_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(6),
      Q => diff3(6)
    );
\diff3_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(7),
      Q => diff3(7)
    );
\diff3_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(8),
      Q => diff3(8)
    );
\diff3_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(9),
      Q => diff3(9)
    );
\diff4_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(0),
      Q => diff4(0)
    );
\diff4_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(10),
      Q => diff4(10)
    );
\diff4_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(11),
      Q => diff4(11)
    );
\diff4_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(12),
      Q => diff4(12)
    );
\diff4_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(13),
      Q => diff4(13)
    );
\diff4_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(14),
      Q => diff4(14)
    );
\diff4_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(15),
      Q => diff4(15)
    );
\diff4_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(16),
      Q => diff4(16)
    );
\diff4_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(17),
      Q => diff4(17)
    );
\diff4_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(18),
      Q => diff4(18)
    );
\diff4_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(19),
      Q => diff4(19)
    );
\diff4_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(1),
      Q => diff4(1)
    );
\diff4_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(20),
      Q => diff4(20)
    );
\diff4_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(21),
      Q => diff4(21)
    );
\diff4_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(22),
      Q => diff4(22)
    );
\diff4_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(23),
      Q => diff4(23)
    );
\diff4_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(24),
      Q => diff4(24)
    );
\diff4_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(25),
      Q => diff4(25)
    );
\diff4_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(26),
      Q => diff4(26)
    );
\diff4_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(27),
      Q => diff4(27)
    );
\diff4_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(28),
      Q => diff4(28)
    );
\diff4_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(29),
      Q => diff4(29)
    );
\diff4_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(2),
      Q => diff4(2)
    );
\diff4_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(30),
      Q => diff4(30)
    );
\diff4_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(31),
      Q => diff4(31)
    );
\diff4_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(32),
      Q => diff4(32)
    );
\diff4_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(33),
      Q => diff4(33)
    );
\diff4_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(3),
      Q => diff4(3)
    );
\diff4_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(4),
      Q => diff4(4)
    );
\diff4_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(5),
      Q => diff4(5)
    );
\diff4_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(6),
      Q => diff4(6)
    );
\diff4_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(7),
      Q => diff4(7)
    );
\diff4_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(8),
      Q => diff4(8)
    );
\diff4_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(9),
      Q => diff4(9)
    );
\diff5_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(0),
      Q => diff5(0)
    );
\diff5_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(10),
      Q => diff5(10)
    );
\diff5_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(11),
      Q => diff5(11)
    );
\diff5_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(12),
      Q => diff5(12)
    );
\diff5_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(13),
      Q => diff5(13)
    );
\diff5_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(14),
      Q => diff5(14)
    );
\diff5_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(15),
      Q => diff5(15)
    );
\diff5_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(16),
      Q => diff5(16)
    );
\diff5_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(17),
      Q => diff5(17)
    );
\diff5_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(18),
      Q => diff5(18)
    );
\diff5_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(19),
      Q => diff5(19)
    );
\diff5_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(1),
      Q => diff5(1)
    );
\diff5_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(20),
      Q => diff5(20)
    );
\diff5_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(21),
      Q => diff5(21)
    );
\diff5_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(22),
      Q => diff5(22)
    );
\diff5_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(23),
      Q => diff5(23)
    );
\diff5_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(24),
      Q => diff5(24)
    );
\diff5_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(25),
      Q => diff5(25)
    );
\diff5_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(26),
      Q => diff5(26)
    );
\diff5_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(27),
      Q => diff5(27)
    );
\diff5_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(28),
      Q => diff5(28)
    );
\diff5_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(29),
      Q => diff5(29)
    );
\diff5_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(2),
      Q => diff5(2)
    );
\diff5_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(30),
      Q => diff5(30)
    );
\diff5_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(31),
      Q => diff5(31)
    );
\diff5_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(32),
      Q => diff5(32)
    );
\diff5_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(33),
      Q => diff5(33)
    );
\diff5_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(34),
      Q => diff5(34)
    );
\diff5_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(3),
      Q => diff5(3)
    );
\diff5_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(4),
      Q => diff5(4)
    );
\diff5_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(5),
      Q => diff5(5)
    );
\diff5_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(6),
      Q => diff5(6)
    );
\diff5_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(7),
      Q => diff5(7)
    );
\diff5_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(8),
      Q => diff5(8)
    );
\diff5_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(9),
      Q => diff5(9)
    );
\diff6_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(0),
      Q => diff6(0)
    );
\diff6_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(10),
      Q => diff6(10)
    );
\diff6_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(11),
      Q => diff6(11)
    );
\diff6_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(12),
      Q => diff6(12)
    );
\diff6_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(13),
      Q => diff6(13)
    );
\diff6_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(14),
      Q => diff6(14)
    );
\diff6_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(15),
      Q => diff6(15)
    );
\diff6_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(16),
      Q => diff6(16)
    );
\diff6_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(17),
      Q => diff6(17)
    );
\diff6_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(18),
      Q => diff6(18)
    );
\diff6_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(19),
      Q => diff6(19)
    );
\diff6_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(1),
      Q => diff6(1)
    );
\diff6_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(20),
      Q => diff6(20)
    );
\diff6_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(21),
      Q => diff6(21)
    );
\diff6_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(22),
      Q => diff6(22)
    );
\diff6_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(23),
      Q => diff6(23)
    );
\diff6_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(24),
      Q => diff6(24)
    );
\diff6_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(25),
      Q => diff6(25)
    );
\diff6_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(26),
      Q => diff6(26)
    );
\diff6_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(27),
      Q => diff6(27)
    );
\diff6_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(28),
      Q => diff6(28)
    );
\diff6_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(29),
      Q => diff6(29)
    );
\diff6_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(2),
      Q => diff6(2)
    );
\diff6_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(30),
      Q => diff6(30)
    );
\diff6_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(31),
      Q => diff6(31)
    );
\diff6_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(32),
      Q => diff6(32)
    );
\diff6_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(33),
      Q => diff6(33)
    );
\diff6_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(34),
      Q => diff6(34)
    );
\diff6_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(35),
      Q => diff6(35)
    );
\diff6_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(3),
      Q => diff6(3)
    );
\diff6_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(4),
      Q => diff6(4)
    );
\diff6_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(5),
      Q => diff6(5)
    );
\diff6_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(6),
      Q => diff6(6)
    );
\diff6_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(7),
      Q => diff6(7)
    );
\diff6_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(8),
      Q => diff6(8)
    );
\diff6_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(9),
      Q => diff6(9)
    );
\input_register_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(0),
      Q => input_register(0)
    );
\input_register_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(10),
      Q => input_register(10)
    );
\input_register_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(11),
      Q => input_register(11)
    );
\input_register_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(12),
      Q => input_register(12)
    );
\input_register_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(13),
      Q => input_register(13)
    );
\input_register_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(14),
      Q => input_register(14)
    );
\input_register_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(15),
      Q => input_register(15)
    );
\input_register_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(16),
      Q => input_register(16)
    );
\input_register_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(17),
      Q => input_register(17)
    );
\input_register_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(18),
      Q => input_register(18)
    );
\input_register_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(19),
      Q => input_register(19)
    );
\input_register_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(1),
      Q => input_register(1)
    );
\input_register_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(20),
      Q => input_register(20)
    );
\input_register_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(21),
      Q => input_register(21)
    );
\input_register_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(22),
      Q => input_register(22)
    );
\input_register_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(23),
      Q => input_register(23)
    );
\input_register_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(24),
      Q => input_register(24)
    );
\input_register_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(25),
      Q => input_register(25)
    );
\input_register_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(26),
      Q => input_register(26)
    );
\input_register_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(27),
      Q => input_register(27)
    );
\input_register_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(28),
      Q => input_register(28)
    );
\input_register_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(29),
      Q => input_register(29)
    );
\input_register_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(2),
      Q => input_register(2)
    );
\input_register_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(30),
      Q => input_register(30)
    );
\input_register_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(3),
      Q => input_register(3)
    );
\input_register_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(4),
      Q => input_register(4)
    );
\input_register_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(5),
      Q => input_register(5)
    );
\input_register_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(6),
      Q => input_register(6)
    );
\input_register_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(7),
      Q => input_register(7)
    );
\input_register_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(8),
      Q => input_register(8)
    );
\input_register_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(9),
      Q => input_register(9)
    );
\output_register[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABAAAABAAAAAA"
    )
        port map (
      I0 => \output_register[16]_i_2__0_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \section_out12_reg_n_0_[43]\,
      I5 => \section_out12_reg_n_0_[76]\,
      O => p_0_out(16)
    );
\output_register[16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0FFAF00C000A0"
    )
        port map (
      I0 => \section_out12_reg_n_0_[26]\,
      I1 => \section_out12_reg_n_0_[59]\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \section_out12_reg_n_0_[93]\,
      O => \output_register[16]_i_2__0_n_0\
    );
\output_register[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABAAAABAAAAAA"
    )
        port map (
      I0 => \output_register[17]_i_2__0_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \section_out12_reg_n_0_[44]\,
      I5 => \section_out12_reg_n_0_[77]\,
      O => p_0_out(17)
    );
\output_register[17]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0FFAF00C000A0"
    )
        port map (
      I0 => \section_out12_reg_n_0_[27]\,
      I1 => \section_out12_reg_n_0_[60]\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \section_out12_reg_n_0_[94]\,
      O => \output_register[17]_i_2__0_n_0\
    );
\output_register[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABAAAABAAAAAA"
    )
        port map (
      I0 => \output_register[18]_i_2__0_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \section_out12_reg_n_0_[45]\,
      I5 => \section_out12_reg_n_0_[78]\,
      O => p_0_out(18)
    );
\output_register[18]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0FFAF00C000A0"
    )
        port map (
      I0 => \section_out12_reg_n_0_[28]\,
      I1 => \section_out12_reg_n_0_[61]\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \section_out12_reg_n_0_[95]\,
      O => \output_register[18]_i_2__0_n_0\
    );
\output_register[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABAAAABAAAAAA"
    )
        port map (
      I0 => \output_register[19]_i_2__0_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \section_out12_reg_n_0_[46]\,
      I5 => \section_out12_reg_n_0_[79]\,
      O => p_0_out(19)
    );
\output_register[19]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0FFAF00C000A0"
    )
        port map (
      I0 => \section_out12_reg_n_0_[29]\,
      I1 => \section_out12_reg_n_0_[62]\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \section_out12_reg_n_0_[96]\,
      O => \output_register[19]_i_2__0_n_0\
    );
\output_register[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABAAAABAAAAAA"
    )
        port map (
      I0 => \output_register[20]_i_2__0_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \section_out12_reg_n_0_[47]\,
      I5 => \section_out12_reg_n_0_[80]\,
      O => p_0_out(20)
    );
\output_register[20]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0FFAF00C000A0"
    )
        port map (
      I0 => \section_out12_reg_n_0_[30]\,
      I1 => \section_out12_reg_n_0_[63]\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \section_out12_reg_n_0_[97]\,
      O => \output_register[20]_i_2__0_n_0\
    );
\output_register[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABAAAABAAAAAA"
    )
        port map (
      I0 => \output_register[21]_i_2__0_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \section_out12_reg_n_0_[48]\,
      I5 => \section_out12_reg_n_0_[81]\,
      O => p_0_out(21)
    );
\output_register[21]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0FFAF00C000A0"
    )
        port map (
      I0 => \section_out12_reg_n_0_[31]\,
      I1 => \section_out12_reg_n_0_[64]\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \section_out12_reg_n_0_[98]\,
      O => \output_register[21]_i_2__0_n_0\
    );
\output_register[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABAAAABAAAAAA"
    )
        port map (
      I0 => \output_register[22]_i_2__0_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \section_out12_reg_n_0_[49]\,
      I5 => \section_out12_reg_n_0_[82]\,
      O => p_0_out(22)
    );
\output_register[22]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0FFAF00C000A0"
    )
        port map (
      I0 => \section_out12_reg_n_0_[32]\,
      I1 => \section_out12_reg_n_0_[65]\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \section_out12_reg_n_0_[99]\,
      O => \output_register[22]_i_2__0_n_0\
    );
\output_register[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABAAAABAAAAAA"
    )
        port map (
      I0 => \output_register[23]_i_2__0_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \section_out12_reg_n_0_[50]\,
      I5 => \section_out12_reg_n_0_[83]\,
      O => p_0_out(23)
    );
\output_register[23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0FFAF00C000A0"
    )
        port map (
      I0 => \section_out12_reg_n_0_[33]\,
      I1 => \section_out12_reg_n_0_[66]\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \section_out12_reg_n_0_[100]\,
      O => \output_register[23]_i_2__0_n_0\
    );
\output_register[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABAAAABAAAAAA"
    )
        port map (
      I0 => \output_register[24]_i_2__0_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \section_out12_reg_n_0_[51]\,
      I5 => \section_out12_reg_n_0_[84]\,
      O => p_0_out(24)
    );
\output_register[24]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0FFAF00C000A0"
    )
        port map (
      I0 => \section_out12_reg_n_0_[34]\,
      I1 => \section_out12_reg_n_0_[67]\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \section_out12_reg_n_0_[101]\,
      O => \output_register[24]_i_2__0_n_0\
    );
\output_register[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABAAAABAAAAAA"
    )
        port map (
      I0 => \output_register[25]_i_2__0_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \section_out12_reg_n_0_[52]\,
      I5 => \section_out12_reg_n_0_[85]\,
      O => p_0_out(25)
    );
\output_register[25]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0FFAF00C000A0"
    )
        port map (
      I0 => \section_out12_reg_n_0_[35]\,
      I1 => \section_out12_reg_n_0_[68]\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \section_out12_reg_n_0_[102]\,
      O => \output_register[25]_i_2__0_n_0\
    );
\output_register[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABAAAABAAAAAA"
    )
        port map (
      I0 => \output_register[26]_i_2__0_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \section_out12_reg_n_0_[53]\,
      I5 => \section_out12_reg_n_0_[86]\,
      O => p_0_out(26)
    );
\output_register[26]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0FFAF00C000A0"
    )
        port map (
      I0 => \section_out12_reg_n_0_[36]\,
      I1 => \section_out12_reg_n_0_[69]\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \section_out12_reg_n_0_[103]\,
      O => \output_register[26]_i_2__0_n_0\
    );
\output_register[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABAAAABAAAAAA"
    )
        port map (
      I0 => \output_register[27]_i_2__0_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \section_out12_reg_n_0_[54]\,
      I5 => \section_out12_reg_n_0_[87]\,
      O => p_0_out(27)
    );
\output_register[27]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0FFAF00C000A0"
    )
        port map (
      I0 => \section_out12_reg_n_0_[37]\,
      I1 => \section_out12_reg_n_0_[70]\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \section_out12_reg_n_0_[104]\,
      O => \output_register[27]_i_2__0_n_0\
    );
\output_register[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABAAAABAAAAAA"
    )
        port map (
      I0 => \output_register[28]_i_2__0_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \section_out12_reg_n_0_[55]\,
      I5 => \section_out12_reg_n_0_[88]\,
      O => p_0_out(28)
    );
\output_register[28]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0FFAF00C000A0"
    )
        port map (
      I0 => \section_out12_reg_n_0_[38]\,
      I1 => \section_out12_reg_n_0_[71]\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \section_out12_reg_n_0_[105]\,
      O => \output_register[28]_i_2__0_n_0\
    );
\output_register[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABAAAABAAAAAA"
    )
        port map (
      I0 => \output_register[29]_i_2__0_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \section_out12_reg_n_0_[56]\,
      I5 => \section_out12_reg_n_0_[89]\,
      O => p_0_out(29)
    );
\output_register[29]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0FFAF00C000A0"
    )
        port map (
      I0 => \section_out12_reg_n_0_[39]\,
      I1 => \section_out12_reg_n_0_[72]\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \section_out12_reg_n_0_[106]\,
      O => \output_register[29]_i_2__0_n_0\
    );
\output_register[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABAAAABAAAAAA"
    )
        port map (
      I0 => \output_register[30]_i_2__0_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \section_out12_reg_n_0_[57]\,
      I5 => \section_out12_reg_n_0_[90]\,
      O => p_0_out(30)
    );
\output_register[30]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0FFAF00C000A0"
    )
        port map (
      I0 => \section_out12_reg_n_0_[40]\,
      I1 => \section_out12_reg_n_0_[73]\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \section_out12_reg_n_0_[107]\,
      O => \output_register[30]_i_2__0_n_0\
    );
\output_register[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABAAAABAAAAAA"
    )
        port map (
      I0 => \output_register[31]_i_2__0_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \section_out12_reg_n_0_[58]\,
      I5 => \section_out12_reg_n_0_[91]\,
      O => p_0_out(31)
    );
\output_register[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000CC00F0F0AAF0"
    )
        port map (
      I0 => \section_out12_reg_n_0_[41]\,
      I1 => \section_out12_reg_n_0_[74]\,
      I2 => \section_out12_reg_n_0_[108]\,
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(1),
      O => \output_register[31]_i_2__0_n_0\
    );
\output_register_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => p_0_out(16),
      Q => \output_register_reg[31]_0\(0)
    );
\output_register_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => p_0_out(17),
      Q => \output_register_reg[31]_0\(1)
    );
\output_register_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => p_0_out(18),
      Q => \output_register_reg[31]_0\(2)
    );
\output_register_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => p_0_out(19),
      Q => \output_register_reg[31]_0\(3)
    );
\output_register_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => p_0_out(20),
      Q => \output_register_reg[31]_0\(4)
    );
\output_register_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => p_0_out(21),
      Q => \output_register_reg[31]_0\(5)
    );
\output_register_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => p_0_out(22),
      Q => \output_register_reg[31]_0\(6)
    );
\output_register_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => p_0_out(23),
      Q => \output_register_reg[31]_0\(7)
    );
\output_register_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => p_0_out(24),
      Q => \output_register_reg[31]_0\(8)
    );
\output_register_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => p_0_out(25),
      Q => \output_register_reg[31]_0\(9)
    );
\output_register_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => p_0_out(26),
      Q => \output_register_reg[31]_0\(10)
    );
\output_register_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => p_0_out(27),
      Q => \output_register_reg[31]_0\(11)
    );
\output_register_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => p_0_out(28),
      Q => \output_register_reg[31]_0\(12)
    );
\output_register_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => p_0_out(29),
      Q => \output_register_reg[31]_0\(13)
    );
\output_register_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => p_0_out(30),
      Q => \output_register_reg[31]_0\(14)
    );
\output_register_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => p_0_out(31),
      Q => \output_register_reg[31]_0\(15)
    );
\section_out10[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(3),
      I1 => section_out10_reg(3),
      O => \section_out10[0]_i_2__0_n_0\
    );
\section_out10[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(2),
      I1 => section_out10_reg(2),
      O => \section_out10[0]_i_3__0_n_0\
    );
\section_out10[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(1),
      I1 => section_out10_reg(1),
      O => \section_out10[0]_i_4__0_n_0\
    );
\section_out10[0]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(0),
      I1 => section_out10_reg(0),
      O => \section_out10[0]_i_5__0_n_0\
    );
\section_out10[12]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(15),
      I1 => section_out10_reg(15),
      O => \section_out10[12]_i_2__0_n_0\
    );
\section_out10[12]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(14),
      I1 => section_out10_reg(14),
      O => \section_out10[12]_i_3__0_n_0\
    );
\section_out10[12]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(13),
      I1 => section_out10_reg(13),
      O => \section_out10[12]_i_4__0_n_0\
    );
\section_out10[12]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(12),
      I1 => section_out10_reg(12),
      O => \section_out10[12]_i_5__0_n_0\
    );
\section_out10[16]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(19),
      I1 => section_out10_reg(19),
      O => \section_out10[16]_i_2__0_n_0\
    );
\section_out10[16]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(18),
      I1 => section_out10_reg(18),
      O => \section_out10[16]_i_3__0_n_0\
    );
\section_out10[16]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(17),
      I1 => section_out10_reg(17),
      O => \section_out10[16]_i_4__0_n_0\
    );
\section_out10[16]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(16),
      I1 => section_out10_reg(16),
      O => \section_out10[16]_i_5__0_n_0\
    );
\section_out10[20]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(23),
      I1 => section_out10_reg(23),
      O => \section_out10[20]_i_2__0_n_0\
    );
\section_out10[20]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(22),
      I1 => section_out10_reg(22),
      O => \section_out10[20]_i_3__0_n_0\
    );
\section_out10[20]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(21),
      I1 => section_out10_reg(21),
      O => \section_out10[20]_i_4__0_n_0\
    );
\section_out10[20]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(20),
      I1 => section_out10_reg(20),
      O => \section_out10[20]_i_5__0_n_0\
    );
\section_out10[24]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(27),
      I1 => section_out10_reg(27),
      O => \section_out10[24]_i_2__0_n_0\
    );
\section_out10[24]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(26),
      I1 => section_out10_reg(26),
      O => \section_out10[24]_i_3__0_n_0\
    );
\section_out10[24]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(25),
      I1 => section_out10_reg(25),
      O => \section_out10[24]_i_4__0_n_0\
    );
\section_out10[24]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(24),
      I1 => section_out10_reg(24),
      O => \section_out10[24]_i_5__0_n_0\
    );
\section_out10[28]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(31),
      I1 => section_out10_reg(31),
      O => \section_out10[28]_i_2__0_n_0\
    );
\section_out10[28]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(30),
      I1 => section_out10_reg(30),
      O => \section_out10[28]_i_3__0_n_0\
    );
\section_out10[28]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(29),
      I1 => section_out10_reg(29),
      O => \section_out10[28]_i_4__0_n_0\
    );
\section_out10[28]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(28),
      I1 => section_out10_reg(28),
      O => \section_out10[28]_i_5__0_n_0\
    );
\section_out10[32]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(35),
      I1 => section_out10_reg(35),
      O => \section_out10[32]_i_2__0_n_0\
    );
\section_out10[32]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(34),
      I1 => section_out10_reg(34),
      O => \section_out10[32]_i_3__0_n_0\
    );
\section_out10[32]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(33),
      I1 => section_out10_reg(33),
      O => \section_out10[32]_i_4__0_n_0\
    );
\section_out10[32]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(32),
      I1 => section_out10_reg(32),
      O => \section_out10[32]_i_5__0_n_0\
    );
\section_out10[36]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(39),
      I1 => section_out10_reg(39),
      O => \section_out10[36]_i_2__0_n_0\
    );
\section_out10[36]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(38),
      I1 => section_out10_reg(38),
      O => \section_out10[36]_i_3__0_n_0\
    );
\section_out10[36]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(37),
      I1 => section_out10_reg(37),
      O => \section_out10[36]_i_4__0_n_0\
    );
\section_out10[36]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(36),
      I1 => section_out10_reg(36),
      O => \section_out10[36]_i_5__0_n_0\
    );
\section_out10[40]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(43),
      I1 => section_out10_reg(43),
      O => \section_out10[40]_i_2__0_n_0\
    );
\section_out10[40]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(42),
      I1 => section_out10_reg(42),
      O => \section_out10[40]_i_3__0_n_0\
    );
\section_out10[40]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(41),
      I1 => section_out10_reg(41),
      O => \section_out10[40]_i_4__0_n_0\
    );
\section_out10[40]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(40),
      I1 => section_out10_reg(40),
      O => \section_out10[40]_i_5__0_n_0\
    );
\section_out10[44]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(47),
      I1 => section_out10_reg(47),
      O => \section_out10[44]_i_2__0_n_0\
    );
\section_out10[44]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(46),
      I1 => section_out10_reg(46),
      O => \section_out10[44]_i_3__0_n_0\
    );
\section_out10[44]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(45),
      I1 => section_out10_reg(45),
      O => \section_out10[44]_i_4__0_n_0\
    );
\section_out10[44]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(44),
      I1 => section_out10_reg(44),
      O => \section_out10[44]_i_5__0_n_0\
    );
\section_out10[48]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(51),
      I1 => section_out10_reg(51),
      O => \section_out10[48]_i_2__0_n_0\
    );
\section_out10[48]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(50),
      I1 => section_out10_reg(50),
      O => \section_out10[48]_i_3__0_n_0\
    );
\section_out10[48]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(49),
      I1 => section_out10_reg(49),
      O => \section_out10[48]_i_4__0_n_0\
    );
\section_out10[48]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(48),
      I1 => section_out10_reg(48),
      O => \section_out10[48]_i_5__0_n_0\
    );
\section_out10[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(7),
      I1 => section_out10_reg(7),
      O => \section_out10[4]_i_2__0_n_0\
    );
\section_out10[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(6),
      I1 => section_out10_reg(6),
      O => \section_out10[4]_i_3__0_n_0\
    );
\section_out10[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(5),
      I1 => section_out10_reg(5),
      O => \section_out10[4]_i_4__0_n_0\
    );
\section_out10[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(4),
      I1 => section_out10_reg(4),
      O => \section_out10[4]_i_5__0_n_0\
    );
\section_out10[52]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(55),
      I1 => section_out10_reg(55),
      O => \section_out10[52]_i_2__0_n_0\
    );
\section_out10[52]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(54),
      I1 => section_out10_reg(54),
      O => \section_out10[52]_i_3__0_n_0\
    );
\section_out10[52]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(53),
      I1 => section_out10_reg(53),
      O => \section_out10[52]_i_4__0_n_0\
    );
\section_out10[52]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(52),
      I1 => section_out10_reg(52),
      O => \section_out10[52]_i_5__0_n_0\
    );
\section_out10[56]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(59),
      I1 => section_out10_reg(59),
      O => \section_out10[56]_i_2__0_n_0\
    );
\section_out10[56]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(58),
      I1 => section_out10_reg(58),
      O => \section_out10[56]_i_3__0_n_0\
    );
\section_out10[56]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(57),
      I1 => section_out10_reg(57),
      O => \section_out10[56]_i_4__0_n_0\
    );
\section_out10[56]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(56),
      I1 => section_out10_reg(56),
      O => \section_out10[56]_i_5__0_n_0\
    );
\section_out10[60]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(63),
      I1 => section_out10_reg(63),
      O => \section_out10[60]_i_2__0_n_0\
    );
\section_out10[60]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(62),
      I1 => section_out10_reg(62),
      O => \section_out10[60]_i_3__0_n_0\
    );
\section_out10[60]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(61),
      I1 => section_out10_reg(61),
      O => \section_out10[60]_i_4__0_n_0\
    );
\section_out10[60]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(60),
      I1 => section_out10_reg(60),
      O => \section_out10[60]_i_5__0_n_0\
    );
\section_out10[64]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(65),
      I1 => section_out10_reg(67),
      O => \section_out10[64]_i_2__0_n_0\
    );
\section_out10[64]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(65),
      I1 => section_out10_reg(66),
      O => \section_out10[64]_i_3__0_n_0\
    );
\section_out10[64]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(65),
      I1 => section_out10_reg(65),
      O => \section_out10[64]_i_4__0_n_0\
    );
\section_out10[64]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(64),
      I1 => section_out10_reg(64),
      O => \section_out10[64]_i_5__0_n_0\
    );
\section_out10[68]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(65),
      I1 => section_out10_reg(71),
      O => \section_out10[68]_i_2__0_n_0\
    );
\section_out10[68]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(65),
      I1 => section_out10_reg(70),
      O => \section_out10[68]_i_3__0_n_0\
    );
\section_out10[68]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(65),
      I1 => section_out10_reg(69),
      O => \section_out10[68]_i_4__0_n_0\
    );
\section_out10[68]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(65),
      I1 => section_out10_reg(68),
      O => \section_out10[68]_i_5__0_n_0\
    );
\section_out10[72]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(65),
      I1 => section_out10_reg(75),
      O => \section_out10[72]_i_2__0_n_0\
    );
\section_out10[72]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(65),
      I1 => section_out10_reg(74),
      O => \section_out10[72]_i_3__0_n_0\
    );
\section_out10[72]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(65),
      I1 => section_out10_reg(73),
      O => \section_out10[72]_i_4__0_n_0\
    );
\section_out10[72]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(65),
      I1 => section_out10_reg(72),
      O => \section_out10[72]_i_5__0_n_0\
    );
\section_out10[76]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(65),
      I1 => section_out10_reg(79),
      O => \section_out10[76]_i_2__0_n_0\
    );
\section_out10[76]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(65),
      I1 => section_out10_reg(78),
      O => \section_out10[76]_i_3__0_n_0\
    );
\section_out10[76]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(65),
      I1 => section_out10_reg(77),
      O => \section_out10[76]_i_4__0_n_0\
    );
\section_out10[76]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(65),
      I1 => section_out10_reg(76),
      O => \section_out10[76]_i_5__0_n_0\
    );
\section_out10[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(11),
      I1 => section_out10_reg(11),
      O => \section_out10[8]_i_2__0_n_0\
    );
\section_out10[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(10),
      I1 => section_out10_reg(10),
      O => \section_out10[8]_i_3__0_n_0\
    );
\section_out10[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(9),
      I1 => section_out10_reg(9),
      O => \section_out10[8]_i_4__0_n_0\
    );
\section_out10[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(8),
      I1 => section_out10_reg(8),
      O => \section_out10[8]_i_5__0_n_0\
    );
\section_out10_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[0]_i_1__0_n_7\,
      Q => section_out10_reg(0)
    );
\section_out10_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \section_out10_reg[0]_i_1__0_n_0\,
      CO(2) => \section_out10_reg[0]_i_1__0_n_1\,
      CO(1) => \section_out10_reg[0]_i_1__0_n_2\,
      CO(0) => \section_out10_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out9_reg(3 downto 0),
      O(3) => \section_out10_reg[0]_i_1__0_n_4\,
      O(2) => \section_out10_reg[0]_i_1__0_n_5\,
      O(1) => \section_out10_reg[0]_i_1__0_n_6\,
      O(0) => \section_out10_reg[0]_i_1__0_n_7\,
      S(3) => \section_out10[0]_i_2__0_n_0\,
      S(2) => \section_out10[0]_i_3__0_n_0\,
      S(1) => \section_out10[0]_i_4__0_n_0\,
      S(0) => \section_out10[0]_i_5__0_n_0\
    );
\section_out10_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[8]_i_1__0_n_5\,
      Q => section_out10_reg(10)
    );
\section_out10_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[8]_i_1__0_n_4\,
      Q => section_out10_reg(11)
    );
\section_out10_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[12]_i_1__0_n_7\,
      Q => section_out10_reg(12)
    );
\section_out10_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[8]_i_1__0_n_0\,
      CO(3) => \section_out10_reg[12]_i_1__0_n_0\,
      CO(2) => \section_out10_reg[12]_i_1__0_n_1\,
      CO(1) => \section_out10_reg[12]_i_1__0_n_2\,
      CO(0) => \section_out10_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out9_reg(15 downto 12),
      O(3) => \section_out10_reg[12]_i_1__0_n_4\,
      O(2) => \section_out10_reg[12]_i_1__0_n_5\,
      O(1) => \section_out10_reg[12]_i_1__0_n_6\,
      O(0) => \section_out10_reg[12]_i_1__0_n_7\,
      S(3) => \section_out10[12]_i_2__0_n_0\,
      S(2) => \section_out10[12]_i_3__0_n_0\,
      S(1) => \section_out10[12]_i_4__0_n_0\,
      S(0) => \section_out10[12]_i_5__0_n_0\
    );
\section_out10_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[12]_i_1__0_n_6\,
      Q => section_out10_reg(13)
    );
\section_out10_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[12]_i_1__0_n_5\,
      Q => section_out10_reg(14)
    );
\section_out10_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[12]_i_1__0_n_4\,
      Q => section_out10_reg(15)
    );
\section_out10_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[16]_i_1__0_n_7\,
      Q => section_out10_reg(16)
    );
\section_out10_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[12]_i_1__0_n_0\,
      CO(3) => \section_out10_reg[16]_i_1__0_n_0\,
      CO(2) => \section_out10_reg[16]_i_1__0_n_1\,
      CO(1) => \section_out10_reg[16]_i_1__0_n_2\,
      CO(0) => \section_out10_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out9_reg(19 downto 16),
      O(3) => \section_out10_reg[16]_i_1__0_n_4\,
      O(2) => \section_out10_reg[16]_i_1__0_n_5\,
      O(1) => \section_out10_reg[16]_i_1__0_n_6\,
      O(0) => \section_out10_reg[16]_i_1__0_n_7\,
      S(3) => \section_out10[16]_i_2__0_n_0\,
      S(2) => \section_out10[16]_i_3__0_n_0\,
      S(1) => \section_out10[16]_i_4__0_n_0\,
      S(0) => \section_out10[16]_i_5__0_n_0\
    );
\section_out10_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[16]_i_1__0_n_6\,
      Q => section_out10_reg(17)
    );
\section_out10_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[16]_i_1__0_n_5\,
      Q => section_out10_reg(18)
    );
\section_out10_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[16]_i_1__0_n_4\,
      Q => section_out10_reg(19)
    );
\section_out10_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[0]_i_1__0_n_6\,
      Q => section_out10_reg(1)
    );
\section_out10_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[20]_i_1__0_n_7\,
      Q => section_out10_reg(20)
    );
\section_out10_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[16]_i_1__0_n_0\,
      CO(3) => \section_out10_reg[20]_i_1__0_n_0\,
      CO(2) => \section_out10_reg[20]_i_1__0_n_1\,
      CO(1) => \section_out10_reg[20]_i_1__0_n_2\,
      CO(0) => \section_out10_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out9_reg(23 downto 20),
      O(3) => \section_out10_reg[20]_i_1__0_n_4\,
      O(2) => \section_out10_reg[20]_i_1__0_n_5\,
      O(1) => \section_out10_reg[20]_i_1__0_n_6\,
      O(0) => \section_out10_reg[20]_i_1__0_n_7\,
      S(3) => \section_out10[20]_i_2__0_n_0\,
      S(2) => \section_out10[20]_i_3__0_n_0\,
      S(1) => \section_out10[20]_i_4__0_n_0\,
      S(0) => \section_out10[20]_i_5__0_n_0\
    );
\section_out10_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[20]_i_1__0_n_6\,
      Q => section_out10_reg(21)
    );
\section_out10_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[20]_i_1__0_n_5\,
      Q => section_out10_reg(22)
    );
\section_out10_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[20]_i_1__0_n_4\,
      Q => section_out10_reg(23)
    );
\section_out10_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[24]_i_1__0_n_7\,
      Q => section_out10_reg(24)
    );
\section_out10_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[20]_i_1__0_n_0\,
      CO(3) => \section_out10_reg[24]_i_1__0_n_0\,
      CO(2) => \section_out10_reg[24]_i_1__0_n_1\,
      CO(1) => \section_out10_reg[24]_i_1__0_n_2\,
      CO(0) => \section_out10_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out9_reg(27 downto 24),
      O(3) => \section_out10_reg[24]_i_1__0_n_4\,
      O(2) => \section_out10_reg[24]_i_1__0_n_5\,
      O(1) => \section_out10_reg[24]_i_1__0_n_6\,
      O(0) => \section_out10_reg[24]_i_1__0_n_7\,
      S(3) => \section_out10[24]_i_2__0_n_0\,
      S(2) => \section_out10[24]_i_3__0_n_0\,
      S(1) => \section_out10[24]_i_4__0_n_0\,
      S(0) => \section_out10[24]_i_5__0_n_0\
    );
\section_out10_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[24]_i_1__0_n_6\,
      Q => section_out10_reg(25)
    );
\section_out10_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[24]_i_1__0_n_5\,
      Q => section_out10_reg(26)
    );
\section_out10_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[24]_i_1__0_n_4\,
      Q => section_out10_reg(27)
    );
\section_out10_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[28]_i_1__0_n_7\,
      Q => section_out10_reg(28)
    );
\section_out10_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[24]_i_1__0_n_0\,
      CO(3) => \section_out10_reg[28]_i_1__0_n_0\,
      CO(2) => \section_out10_reg[28]_i_1__0_n_1\,
      CO(1) => \section_out10_reg[28]_i_1__0_n_2\,
      CO(0) => \section_out10_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out9_reg(31 downto 28),
      O(3) => \section_out10_reg[28]_i_1__0_n_4\,
      O(2) => \section_out10_reg[28]_i_1__0_n_5\,
      O(1) => \section_out10_reg[28]_i_1__0_n_6\,
      O(0) => \section_out10_reg[28]_i_1__0_n_7\,
      S(3) => \section_out10[28]_i_2__0_n_0\,
      S(2) => \section_out10[28]_i_3__0_n_0\,
      S(1) => \section_out10[28]_i_4__0_n_0\,
      S(0) => \section_out10[28]_i_5__0_n_0\
    );
\section_out10_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[28]_i_1__0_n_6\,
      Q => section_out10_reg(29)
    );
\section_out10_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[0]_i_1__0_n_5\,
      Q => section_out10_reg(2)
    );
\section_out10_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[28]_i_1__0_n_5\,
      Q => section_out10_reg(30)
    );
\section_out10_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[28]_i_1__0_n_4\,
      Q => section_out10_reg(31)
    );
\section_out10_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[32]_i_1__0_n_7\,
      Q => section_out10_reg(32)
    );
\section_out10_reg[32]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[28]_i_1__0_n_0\,
      CO(3) => \section_out10_reg[32]_i_1__0_n_0\,
      CO(2) => \section_out10_reg[32]_i_1__0_n_1\,
      CO(1) => \section_out10_reg[32]_i_1__0_n_2\,
      CO(0) => \section_out10_reg[32]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out9_reg(35 downto 32),
      O(3) => \section_out10_reg[32]_i_1__0_n_4\,
      O(2) => \section_out10_reg[32]_i_1__0_n_5\,
      O(1) => \section_out10_reg[32]_i_1__0_n_6\,
      O(0) => \section_out10_reg[32]_i_1__0_n_7\,
      S(3) => \section_out10[32]_i_2__0_n_0\,
      S(2) => \section_out10[32]_i_3__0_n_0\,
      S(1) => \section_out10[32]_i_4__0_n_0\,
      S(0) => \section_out10[32]_i_5__0_n_0\
    );
\section_out10_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[32]_i_1__0_n_6\,
      Q => section_out10_reg(33)
    );
\section_out10_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[32]_i_1__0_n_5\,
      Q => section_out10_reg(34)
    );
\section_out10_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[32]_i_1__0_n_4\,
      Q => section_out10_reg(35)
    );
\section_out10_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[36]_i_1__0_n_7\,
      Q => section_out10_reg(36)
    );
\section_out10_reg[36]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[32]_i_1__0_n_0\,
      CO(3) => \section_out10_reg[36]_i_1__0_n_0\,
      CO(2) => \section_out10_reg[36]_i_1__0_n_1\,
      CO(1) => \section_out10_reg[36]_i_1__0_n_2\,
      CO(0) => \section_out10_reg[36]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out9_reg(39 downto 36),
      O(3) => \section_out10_reg[36]_i_1__0_n_4\,
      O(2) => \section_out10_reg[36]_i_1__0_n_5\,
      O(1) => \section_out10_reg[36]_i_1__0_n_6\,
      O(0) => \section_out10_reg[36]_i_1__0_n_7\,
      S(3) => \section_out10[36]_i_2__0_n_0\,
      S(2) => \section_out10[36]_i_3__0_n_0\,
      S(1) => \section_out10[36]_i_4__0_n_0\,
      S(0) => \section_out10[36]_i_5__0_n_0\
    );
\section_out10_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[36]_i_1__0_n_6\,
      Q => section_out10_reg(37)
    );
\section_out10_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[36]_i_1__0_n_5\,
      Q => section_out10_reg(38)
    );
\section_out10_reg[39]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[36]_i_1__0_n_4\,
      Q => section_out10_reg(39)
    );
\section_out10_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[0]_i_1__0_n_4\,
      Q => section_out10_reg(3)
    );
\section_out10_reg[40]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[40]_i_1__0_n_7\,
      Q => section_out10_reg(40)
    );
\section_out10_reg[40]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[36]_i_1__0_n_0\,
      CO(3) => \section_out10_reg[40]_i_1__0_n_0\,
      CO(2) => \section_out10_reg[40]_i_1__0_n_1\,
      CO(1) => \section_out10_reg[40]_i_1__0_n_2\,
      CO(0) => \section_out10_reg[40]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out9_reg(43 downto 40),
      O(3) => \section_out10_reg[40]_i_1__0_n_4\,
      O(2) => \section_out10_reg[40]_i_1__0_n_5\,
      O(1) => \section_out10_reg[40]_i_1__0_n_6\,
      O(0) => \section_out10_reg[40]_i_1__0_n_7\,
      S(3) => \section_out10[40]_i_2__0_n_0\,
      S(2) => \section_out10[40]_i_3__0_n_0\,
      S(1) => \section_out10[40]_i_4__0_n_0\,
      S(0) => \section_out10[40]_i_5__0_n_0\
    );
\section_out10_reg[41]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[40]_i_1__0_n_6\,
      Q => section_out10_reg(41)
    );
\section_out10_reg[42]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[40]_i_1__0_n_5\,
      Q => section_out10_reg(42)
    );
\section_out10_reg[43]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[40]_i_1__0_n_4\,
      Q => section_out10_reg(43)
    );
\section_out10_reg[44]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[44]_i_1__0_n_7\,
      Q => section_out10_reg(44)
    );
\section_out10_reg[44]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[40]_i_1__0_n_0\,
      CO(3) => \section_out10_reg[44]_i_1__0_n_0\,
      CO(2) => \section_out10_reg[44]_i_1__0_n_1\,
      CO(1) => \section_out10_reg[44]_i_1__0_n_2\,
      CO(0) => \section_out10_reg[44]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out9_reg(47 downto 44),
      O(3) => \section_out10_reg[44]_i_1__0_n_4\,
      O(2) => \section_out10_reg[44]_i_1__0_n_5\,
      O(1) => \section_out10_reg[44]_i_1__0_n_6\,
      O(0) => \section_out10_reg[44]_i_1__0_n_7\,
      S(3) => \section_out10[44]_i_2__0_n_0\,
      S(2) => \section_out10[44]_i_3__0_n_0\,
      S(1) => \section_out10[44]_i_4__0_n_0\,
      S(0) => \section_out10[44]_i_5__0_n_0\
    );
\section_out10_reg[45]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[44]_i_1__0_n_6\,
      Q => section_out10_reg(45)
    );
\section_out10_reg[46]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[44]_i_1__0_n_5\,
      Q => section_out10_reg(46)
    );
\section_out10_reg[47]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[44]_i_1__0_n_4\,
      Q => section_out10_reg(47)
    );
\section_out10_reg[48]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[48]_i_1__0_n_7\,
      Q => section_out10_reg(48)
    );
\section_out10_reg[48]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[44]_i_1__0_n_0\,
      CO(3) => \section_out10_reg[48]_i_1__0_n_0\,
      CO(2) => \section_out10_reg[48]_i_1__0_n_1\,
      CO(1) => \section_out10_reg[48]_i_1__0_n_2\,
      CO(0) => \section_out10_reg[48]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out9_reg(51 downto 48),
      O(3) => \section_out10_reg[48]_i_1__0_n_4\,
      O(2) => \section_out10_reg[48]_i_1__0_n_5\,
      O(1) => \section_out10_reg[48]_i_1__0_n_6\,
      O(0) => \section_out10_reg[48]_i_1__0_n_7\,
      S(3) => \section_out10[48]_i_2__0_n_0\,
      S(2) => \section_out10[48]_i_3__0_n_0\,
      S(1) => \section_out10[48]_i_4__0_n_0\,
      S(0) => \section_out10[48]_i_5__0_n_0\
    );
\section_out10_reg[49]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[48]_i_1__0_n_6\,
      Q => section_out10_reg(49)
    );
\section_out10_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[4]_i_1__0_n_7\,
      Q => section_out10_reg(4)
    );
\section_out10_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[0]_i_1__0_n_0\,
      CO(3) => \section_out10_reg[4]_i_1__0_n_0\,
      CO(2) => \section_out10_reg[4]_i_1__0_n_1\,
      CO(1) => \section_out10_reg[4]_i_1__0_n_2\,
      CO(0) => \section_out10_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out9_reg(7 downto 4),
      O(3) => \section_out10_reg[4]_i_1__0_n_4\,
      O(2) => \section_out10_reg[4]_i_1__0_n_5\,
      O(1) => \section_out10_reg[4]_i_1__0_n_6\,
      O(0) => \section_out10_reg[4]_i_1__0_n_7\,
      S(3) => \section_out10[4]_i_2__0_n_0\,
      S(2) => \section_out10[4]_i_3__0_n_0\,
      S(1) => \section_out10[4]_i_4__0_n_0\,
      S(0) => \section_out10[4]_i_5__0_n_0\
    );
\section_out10_reg[50]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[48]_i_1__0_n_5\,
      Q => section_out10_reg(50)
    );
\section_out10_reg[51]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[48]_i_1__0_n_4\,
      Q => section_out10_reg(51)
    );
\section_out10_reg[52]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[52]_i_1__0_n_7\,
      Q => section_out10_reg(52)
    );
\section_out10_reg[52]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[48]_i_1__0_n_0\,
      CO(3) => \section_out10_reg[52]_i_1__0_n_0\,
      CO(2) => \section_out10_reg[52]_i_1__0_n_1\,
      CO(1) => \section_out10_reg[52]_i_1__0_n_2\,
      CO(0) => \section_out10_reg[52]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out9_reg(55 downto 52),
      O(3) => \section_out10_reg[52]_i_1__0_n_4\,
      O(2) => \section_out10_reg[52]_i_1__0_n_5\,
      O(1) => \section_out10_reg[52]_i_1__0_n_6\,
      O(0) => \section_out10_reg[52]_i_1__0_n_7\,
      S(3) => \section_out10[52]_i_2__0_n_0\,
      S(2) => \section_out10[52]_i_3__0_n_0\,
      S(1) => \section_out10[52]_i_4__0_n_0\,
      S(0) => \section_out10[52]_i_5__0_n_0\
    );
\section_out10_reg[53]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[52]_i_1__0_n_6\,
      Q => section_out10_reg(53)
    );
\section_out10_reg[54]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[52]_i_1__0_n_5\,
      Q => section_out10_reg(54)
    );
\section_out10_reg[55]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[52]_i_1__0_n_4\,
      Q => section_out10_reg(55)
    );
\section_out10_reg[56]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[56]_i_1__0_n_7\,
      Q => section_out10_reg(56)
    );
\section_out10_reg[56]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[52]_i_1__0_n_0\,
      CO(3) => \section_out10_reg[56]_i_1__0_n_0\,
      CO(2) => \section_out10_reg[56]_i_1__0_n_1\,
      CO(1) => \section_out10_reg[56]_i_1__0_n_2\,
      CO(0) => \section_out10_reg[56]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out9_reg(59 downto 56),
      O(3) => \section_out10_reg[56]_i_1__0_n_4\,
      O(2) => \section_out10_reg[56]_i_1__0_n_5\,
      O(1) => \section_out10_reg[56]_i_1__0_n_6\,
      O(0) => \section_out10_reg[56]_i_1__0_n_7\,
      S(3) => \section_out10[56]_i_2__0_n_0\,
      S(2) => \section_out10[56]_i_3__0_n_0\,
      S(1) => \section_out10[56]_i_4__0_n_0\,
      S(0) => \section_out10[56]_i_5__0_n_0\
    );
\section_out10_reg[57]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[56]_i_1__0_n_6\,
      Q => section_out10_reg(57)
    );
\section_out10_reg[58]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[56]_i_1__0_n_5\,
      Q => section_out10_reg(58)
    );
\section_out10_reg[59]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[56]_i_1__0_n_4\,
      Q => section_out10_reg(59)
    );
\section_out10_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[4]_i_1__0_n_6\,
      Q => section_out10_reg(5)
    );
\section_out10_reg[60]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[60]_i_1__0_n_7\,
      Q => section_out10_reg(60)
    );
\section_out10_reg[60]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[56]_i_1__0_n_0\,
      CO(3) => \section_out10_reg[60]_i_1__0_n_0\,
      CO(2) => \section_out10_reg[60]_i_1__0_n_1\,
      CO(1) => \section_out10_reg[60]_i_1__0_n_2\,
      CO(0) => \section_out10_reg[60]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out9_reg(63 downto 60),
      O(3) => \section_out10_reg[60]_i_1__0_n_4\,
      O(2) => \section_out10_reg[60]_i_1__0_n_5\,
      O(1) => \section_out10_reg[60]_i_1__0_n_6\,
      O(0) => \section_out10_reg[60]_i_1__0_n_7\,
      S(3) => \section_out10[60]_i_2__0_n_0\,
      S(2) => \section_out10[60]_i_3__0_n_0\,
      S(1) => \section_out10[60]_i_4__0_n_0\,
      S(0) => \section_out10[60]_i_5__0_n_0\
    );
\section_out10_reg[61]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[60]_i_1__0_n_6\,
      Q => section_out10_reg(61)
    );
\section_out10_reg[62]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[60]_i_1__0_n_5\,
      Q => section_out10_reg(62)
    );
\section_out10_reg[63]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[60]_i_1__0_n_4\,
      Q => section_out10_reg(63)
    );
\section_out10_reg[64]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[64]_i_1__0_n_7\,
      Q => section_out10_reg(64)
    );
\section_out10_reg[64]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[60]_i_1__0_n_0\,
      CO(3) => \section_out10_reg[64]_i_1__0_n_0\,
      CO(2) => \section_out10_reg[64]_i_1__0_n_1\,
      CO(1) => \section_out10_reg[64]_i_1__0_n_2\,
      CO(0) => \section_out10_reg[64]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => section_out9_reg(65),
      DI(2) => section_out9_reg(65),
      DI(1 downto 0) => section_out9_reg(65 downto 64),
      O(3) => \section_out10_reg[64]_i_1__0_n_4\,
      O(2) => \section_out10_reg[64]_i_1__0_n_5\,
      O(1) => \section_out10_reg[64]_i_1__0_n_6\,
      O(0) => \section_out10_reg[64]_i_1__0_n_7\,
      S(3) => \section_out10[64]_i_2__0_n_0\,
      S(2) => \section_out10[64]_i_3__0_n_0\,
      S(1) => \section_out10[64]_i_4__0_n_0\,
      S(0) => \section_out10[64]_i_5__0_n_0\
    );
\section_out10_reg[65]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[64]_i_1__0_n_6\,
      Q => section_out10_reg(65)
    );
\section_out10_reg[66]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[64]_i_1__0_n_5\,
      Q => section_out10_reg(66)
    );
\section_out10_reg[67]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[64]_i_1__0_n_4\,
      Q => section_out10_reg(67)
    );
\section_out10_reg[68]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[68]_i_1__0_n_7\,
      Q => section_out10_reg(68)
    );
\section_out10_reg[68]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[64]_i_1__0_n_0\,
      CO(3) => \section_out10_reg[68]_i_1__0_n_0\,
      CO(2) => \section_out10_reg[68]_i_1__0_n_1\,
      CO(1) => \section_out10_reg[68]_i_1__0_n_2\,
      CO(0) => \section_out10_reg[68]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => section_out9_reg(65),
      DI(2) => section_out9_reg(65),
      DI(1) => section_out9_reg(65),
      DI(0) => section_out9_reg(65),
      O(3) => \section_out10_reg[68]_i_1__0_n_4\,
      O(2) => \section_out10_reg[68]_i_1__0_n_5\,
      O(1) => \section_out10_reg[68]_i_1__0_n_6\,
      O(0) => \section_out10_reg[68]_i_1__0_n_7\,
      S(3) => \section_out10[68]_i_2__0_n_0\,
      S(2) => \section_out10[68]_i_3__0_n_0\,
      S(1) => \section_out10[68]_i_4__0_n_0\,
      S(0) => \section_out10[68]_i_5__0_n_0\
    );
\section_out10_reg[69]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[68]_i_1__0_n_6\,
      Q => section_out10_reg(69)
    );
\section_out10_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[4]_i_1__0_n_5\,
      Q => section_out10_reg(6)
    );
\section_out10_reg[70]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[68]_i_1__0_n_5\,
      Q => section_out10_reg(70)
    );
\section_out10_reg[71]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[68]_i_1__0_n_4\,
      Q => section_out10_reg(71)
    );
\section_out10_reg[72]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[72]_i_1__0_n_7\,
      Q => section_out10_reg(72)
    );
\section_out10_reg[72]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[68]_i_1__0_n_0\,
      CO(3) => \section_out10_reg[72]_i_1__0_n_0\,
      CO(2) => \section_out10_reg[72]_i_1__0_n_1\,
      CO(1) => \section_out10_reg[72]_i_1__0_n_2\,
      CO(0) => \section_out10_reg[72]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => section_out9_reg(65),
      DI(2) => section_out9_reg(65),
      DI(1) => section_out9_reg(65),
      DI(0) => section_out9_reg(65),
      O(3) => \section_out10_reg[72]_i_1__0_n_4\,
      O(2) => \section_out10_reg[72]_i_1__0_n_5\,
      O(1) => \section_out10_reg[72]_i_1__0_n_6\,
      O(0) => \section_out10_reg[72]_i_1__0_n_7\,
      S(3) => \section_out10[72]_i_2__0_n_0\,
      S(2) => \section_out10[72]_i_3__0_n_0\,
      S(1) => \section_out10[72]_i_4__0_n_0\,
      S(0) => \section_out10[72]_i_5__0_n_0\
    );
\section_out10_reg[73]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[72]_i_1__0_n_6\,
      Q => section_out10_reg(73)
    );
\section_out10_reg[74]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[72]_i_1__0_n_5\,
      Q => section_out10_reg(74)
    );
\section_out10_reg[75]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[72]_i_1__0_n_4\,
      Q => section_out10_reg(75)
    );
\section_out10_reg[76]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[76]_i_1__0_n_7\,
      Q => section_out10_reg(76)
    );
\section_out10_reg[76]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[72]_i_1__0_n_0\,
      CO(3) => \NLW_section_out10_reg[76]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \section_out10_reg[76]_i_1__0_n_1\,
      CO(1) => \section_out10_reg[76]_i_1__0_n_2\,
      CO(0) => \section_out10_reg[76]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => section_out9_reg(65),
      DI(1) => section_out9_reg(65),
      DI(0) => section_out9_reg(65),
      O(3) => \section_out10_reg[76]_i_1__0_n_4\,
      O(2) => \section_out10_reg[76]_i_1__0_n_5\,
      O(1) => \section_out10_reg[76]_i_1__0_n_6\,
      O(0) => \section_out10_reg[76]_i_1__0_n_7\,
      S(3) => \section_out10[76]_i_2__0_n_0\,
      S(2) => \section_out10[76]_i_3__0_n_0\,
      S(1) => \section_out10[76]_i_4__0_n_0\,
      S(0) => \section_out10[76]_i_5__0_n_0\
    );
\section_out10_reg[77]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[76]_i_1__0_n_6\,
      Q => section_out10_reg(77)
    );
\section_out10_reg[78]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[76]_i_1__0_n_5\,
      Q => section_out10_reg(78)
    );
\section_out10_reg[79]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[76]_i_1__0_n_4\,
      Q => section_out10_reg(79)
    );
\section_out10_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[4]_i_1__0_n_4\,
      Q => section_out10_reg(7)
    );
\section_out10_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[8]_i_1__0_n_7\,
      Q => section_out10_reg(8)
    );
\section_out10_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[4]_i_1__0_n_0\,
      CO(3) => \section_out10_reg[8]_i_1__0_n_0\,
      CO(2) => \section_out10_reg[8]_i_1__0_n_1\,
      CO(1) => \section_out10_reg[8]_i_1__0_n_2\,
      CO(0) => \section_out10_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out9_reg(11 downto 8),
      O(3) => \section_out10_reg[8]_i_1__0_n_4\,
      O(2) => \section_out10_reg[8]_i_1__0_n_5\,
      O(1) => \section_out10_reg[8]_i_1__0_n_6\,
      O(0) => \section_out10_reg[8]_i_1__0_n_7\,
      S(3) => \section_out10[8]_i_2__0_n_0\,
      S(2) => \section_out10[8]_i_3__0_n_0\,
      S(1) => \section_out10[8]_i_4__0_n_0\,
      S(0) => \section_out10[8]_i_5__0_n_0\
    );
\section_out10_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[8]_i_1__0_n_6\,
      Q => section_out10_reg(9)
    );
\section_out11[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(3),
      I1 => section_out11_reg(3),
      O => \section_out11[0]_i_2__0_n_0\
    );
\section_out11[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(2),
      I1 => section_out11_reg(2),
      O => \section_out11[0]_i_3__0_n_0\
    );
\section_out11[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(1),
      I1 => section_out11_reg(1),
      O => \section_out11[0]_i_4__0_n_0\
    );
\section_out11[0]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(0),
      I1 => section_out11_reg(0),
      O => \section_out11[0]_i_5__0_n_0\
    );
\section_out11[12]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(15),
      I1 => section_out11_reg(15),
      O => \section_out11[12]_i_2__0_n_0\
    );
\section_out11[12]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(14),
      I1 => section_out11_reg(14),
      O => \section_out11[12]_i_3__0_n_0\
    );
\section_out11[12]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(13),
      I1 => section_out11_reg(13),
      O => \section_out11[12]_i_4__0_n_0\
    );
\section_out11[12]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(12),
      I1 => section_out11_reg(12),
      O => \section_out11[12]_i_5__0_n_0\
    );
\section_out11[16]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(19),
      I1 => section_out11_reg(19),
      O => \section_out11[16]_i_2__0_n_0\
    );
\section_out11[16]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(18),
      I1 => section_out11_reg(18),
      O => \section_out11[16]_i_3__0_n_0\
    );
\section_out11[16]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(17),
      I1 => section_out11_reg(17),
      O => \section_out11[16]_i_4__0_n_0\
    );
\section_out11[16]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(16),
      I1 => section_out11_reg(16),
      O => \section_out11[16]_i_5__0_n_0\
    );
\section_out11[20]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(23),
      I1 => section_out11_reg(23),
      O => \section_out11[20]_i_2__0_n_0\
    );
\section_out11[20]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(22),
      I1 => section_out11_reg(22),
      O => \section_out11[20]_i_3__0_n_0\
    );
\section_out11[20]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(21),
      I1 => section_out11_reg(21),
      O => \section_out11[20]_i_4__0_n_0\
    );
\section_out11[20]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(20),
      I1 => section_out11_reg(20),
      O => \section_out11[20]_i_5__0_n_0\
    );
\section_out11[24]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(27),
      I1 => section_out11_reg(27),
      O => \section_out11[24]_i_2__0_n_0\
    );
\section_out11[24]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(26),
      I1 => section_out11_reg(26),
      O => \section_out11[24]_i_3__0_n_0\
    );
\section_out11[24]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(25),
      I1 => section_out11_reg(25),
      O => \section_out11[24]_i_4__0_n_0\
    );
\section_out11[24]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(24),
      I1 => section_out11_reg(24),
      O => \section_out11[24]_i_5__0_n_0\
    );
\section_out11[28]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(31),
      I1 => section_out11_reg(31),
      O => \section_out11[28]_i_2__0_n_0\
    );
\section_out11[28]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(30),
      I1 => section_out11_reg(30),
      O => \section_out11[28]_i_3__0_n_0\
    );
\section_out11[28]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(29),
      I1 => section_out11_reg(29),
      O => \section_out11[28]_i_4__0_n_0\
    );
\section_out11[28]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(28),
      I1 => section_out11_reg(28),
      O => \section_out11[28]_i_5__0_n_0\
    );
\section_out11[32]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(35),
      I1 => section_out11_reg(35),
      O => \section_out11[32]_i_2__0_n_0\
    );
\section_out11[32]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(34),
      I1 => section_out11_reg(34),
      O => \section_out11[32]_i_3__0_n_0\
    );
\section_out11[32]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(33),
      I1 => section_out11_reg(33),
      O => \section_out11[32]_i_4__0_n_0\
    );
\section_out11[32]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(32),
      I1 => section_out11_reg(32),
      O => \section_out11[32]_i_5__0_n_0\
    );
\section_out11[36]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(39),
      I1 => section_out11_reg(39),
      O => \section_out11[36]_i_2__0_n_0\
    );
\section_out11[36]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(38),
      I1 => section_out11_reg(38),
      O => \section_out11[36]_i_3__0_n_0\
    );
\section_out11[36]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(37),
      I1 => section_out11_reg(37),
      O => \section_out11[36]_i_4__0_n_0\
    );
\section_out11[36]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(36),
      I1 => section_out11_reg(36),
      O => \section_out11[36]_i_5__0_n_0\
    );
\section_out11[40]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(43),
      I1 => section_out11_reg(43),
      O => \section_out11[40]_i_2__0_n_0\
    );
\section_out11[40]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(42),
      I1 => section_out11_reg(42),
      O => \section_out11[40]_i_3__0_n_0\
    );
\section_out11[40]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(41),
      I1 => section_out11_reg(41),
      O => \section_out11[40]_i_4__0_n_0\
    );
\section_out11[40]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(40),
      I1 => section_out11_reg(40),
      O => \section_out11[40]_i_5__0_n_0\
    );
\section_out11[44]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(47),
      I1 => section_out11_reg(47),
      O => \section_out11[44]_i_2__0_n_0\
    );
\section_out11[44]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(46),
      I1 => section_out11_reg(46),
      O => \section_out11[44]_i_3__0_n_0\
    );
\section_out11[44]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(45),
      I1 => section_out11_reg(45),
      O => \section_out11[44]_i_4__0_n_0\
    );
\section_out11[44]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(44),
      I1 => section_out11_reg(44),
      O => \section_out11[44]_i_5__0_n_0\
    );
\section_out11[48]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(51),
      I1 => section_out11_reg(51),
      O => \section_out11[48]_i_2__0_n_0\
    );
\section_out11[48]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(50),
      I1 => section_out11_reg(50),
      O => \section_out11[48]_i_3__0_n_0\
    );
\section_out11[48]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(49),
      I1 => section_out11_reg(49),
      O => \section_out11[48]_i_4__0_n_0\
    );
\section_out11[48]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(48),
      I1 => section_out11_reg(48),
      O => \section_out11[48]_i_5__0_n_0\
    );
\section_out11[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(7),
      I1 => section_out11_reg(7),
      O => \section_out11[4]_i_2__0_n_0\
    );
\section_out11[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(6),
      I1 => section_out11_reg(6),
      O => \section_out11[4]_i_3__0_n_0\
    );
\section_out11[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(5),
      I1 => section_out11_reg(5),
      O => \section_out11[4]_i_4__0_n_0\
    );
\section_out11[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(4),
      I1 => section_out11_reg(4),
      O => \section_out11[4]_i_5__0_n_0\
    );
\section_out11[52]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(55),
      I1 => section_out11_reg(55),
      O => \section_out11[52]_i_2__0_n_0\
    );
\section_out11[52]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(54),
      I1 => section_out11_reg(54),
      O => \section_out11[52]_i_3__0_n_0\
    );
\section_out11[52]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(53),
      I1 => section_out11_reg(53),
      O => \section_out11[52]_i_4__0_n_0\
    );
\section_out11[52]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(52),
      I1 => section_out11_reg(52),
      O => \section_out11[52]_i_5__0_n_0\
    );
\section_out11[56]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(59),
      I1 => section_out11_reg(59),
      O => \section_out11[56]_i_2__0_n_0\
    );
\section_out11[56]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(58),
      I1 => section_out11_reg(58),
      O => \section_out11[56]_i_3__0_n_0\
    );
\section_out11[56]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(57),
      I1 => section_out11_reg(57),
      O => \section_out11[56]_i_4__0_n_0\
    );
\section_out11[56]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(56),
      I1 => section_out11_reg(56),
      O => \section_out11[56]_i_5__0_n_0\
    );
\section_out11[60]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(63),
      I1 => section_out11_reg(63),
      O => \section_out11[60]_i_2__0_n_0\
    );
\section_out11[60]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(62),
      I1 => section_out11_reg(62),
      O => \section_out11[60]_i_3__0_n_0\
    );
\section_out11[60]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(61),
      I1 => section_out11_reg(61),
      O => \section_out11[60]_i_4__0_n_0\
    );
\section_out11[60]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(60),
      I1 => section_out11_reg(60),
      O => \section_out11[60]_i_5__0_n_0\
    );
\section_out11[64]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(67),
      I1 => section_out11_reg(67),
      O => \section_out11[64]_i_2__0_n_0\
    );
\section_out11[64]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(66),
      I1 => section_out11_reg(66),
      O => \section_out11[64]_i_3__0_n_0\
    );
\section_out11[64]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(65),
      I1 => section_out11_reg(65),
      O => \section_out11[64]_i_4__0_n_0\
    );
\section_out11[64]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(64),
      I1 => section_out11_reg(64),
      O => \section_out11[64]_i_5__0_n_0\
    );
\section_out11[68]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(71),
      I1 => section_out11_reg(71),
      O => \section_out11[68]_i_2__0_n_0\
    );
\section_out11[68]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(70),
      I1 => section_out11_reg(70),
      O => \section_out11[68]_i_3__0_n_0\
    );
\section_out11[68]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(69),
      I1 => section_out11_reg(69),
      O => \section_out11[68]_i_4__0_n_0\
    );
\section_out11[68]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(68),
      I1 => section_out11_reg(68),
      O => \section_out11[68]_i_5__0_n_0\
    );
\section_out11[72]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(75),
      I1 => section_out11_reg(75),
      O => \section_out11[72]_i_2__0_n_0\
    );
\section_out11[72]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(74),
      I1 => section_out11_reg(74),
      O => \section_out11[72]_i_3__0_n_0\
    );
\section_out11[72]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(73),
      I1 => section_out11_reg(73),
      O => \section_out11[72]_i_4__0_n_0\
    );
\section_out11[72]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(72),
      I1 => section_out11_reg(72),
      O => \section_out11[72]_i_5__0_n_0\
    );
\section_out11[76]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(79),
      I1 => section_out11_reg(79),
      O => \section_out11[76]_i_2__0_n_0\
    );
\section_out11[76]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(78),
      I1 => section_out11_reg(78),
      O => \section_out11[76]_i_3__0_n_0\
    );
\section_out11[76]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(77),
      I1 => section_out11_reg(77),
      O => \section_out11[76]_i_4__0_n_0\
    );
\section_out11[76]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(76),
      I1 => section_out11_reg(76),
      O => \section_out11[76]_i_5__0_n_0\
    );
\section_out11[80]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(79),
      I1 => section_out11_reg(83),
      O => \section_out11[80]_i_2__0_n_0\
    );
\section_out11[80]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(79),
      I1 => section_out11_reg(82),
      O => \section_out11[80]_i_3__0_n_0\
    );
\section_out11[80]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(79),
      I1 => section_out11_reg(81),
      O => \section_out11[80]_i_4__0_n_0\
    );
\section_out11[80]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(79),
      I1 => section_out11_reg(80),
      O => \section_out11[80]_i_5__0_n_0\
    );
\section_out11[84]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(79),
      I1 => section_out11_reg(87),
      O => \section_out11[84]_i_2__0_n_0\
    );
\section_out11[84]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(79),
      I1 => section_out11_reg(86),
      O => \section_out11[84]_i_3__0_n_0\
    );
\section_out11[84]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(79),
      I1 => section_out11_reg(85),
      O => \section_out11[84]_i_4__0_n_0\
    );
\section_out11[84]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(79),
      I1 => section_out11_reg(84),
      O => \section_out11[84]_i_5__0_n_0\
    );
\section_out11[88]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(79),
      I1 => section_out11_reg(91),
      O => \section_out11[88]_i_2__0_n_0\
    );
\section_out11[88]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(79),
      I1 => section_out11_reg(90),
      O => \section_out11[88]_i_3__0_n_0\
    );
\section_out11[88]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(79),
      I1 => section_out11_reg(89),
      O => \section_out11[88]_i_4__0_n_0\
    );
\section_out11[88]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(79),
      I1 => section_out11_reg(88),
      O => \section_out11[88]_i_5__0_n_0\
    );
\section_out11[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(11),
      I1 => section_out11_reg(11),
      O => \section_out11[8]_i_2__0_n_0\
    );
\section_out11[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(10),
      I1 => section_out11_reg(10),
      O => \section_out11[8]_i_3__0_n_0\
    );
\section_out11[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(9),
      I1 => section_out11_reg(9),
      O => \section_out11[8]_i_4__0_n_0\
    );
\section_out11[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(8),
      I1 => section_out11_reg(8),
      O => \section_out11[8]_i_5__0_n_0\
    );
\section_out11[92]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(79),
      I1 => section_out11_reg(94),
      O => \section_out11[92]_i_2__0_n_0\
    );
\section_out11[92]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(79),
      I1 => section_out11_reg(93),
      O => \section_out11[92]_i_3__0_n_0\
    );
\section_out11[92]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(79),
      I1 => section_out11_reg(92),
      O => \section_out11[92]_i_4__0_n_0\
    );
\section_out11_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[0]_i_1__0_n_7\,
      Q => section_out11_reg(0)
    );
\section_out11_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \section_out11_reg[0]_i_1__0_n_0\,
      CO(2) => \section_out11_reg[0]_i_1__0_n_1\,
      CO(1) => \section_out11_reg[0]_i_1__0_n_2\,
      CO(0) => \section_out11_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(3 downto 0),
      O(3) => \section_out11_reg[0]_i_1__0_n_4\,
      O(2) => \section_out11_reg[0]_i_1__0_n_5\,
      O(1) => \section_out11_reg[0]_i_1__0_n_6\,
      O(0) => \section_out11_reg[0]_i_1__0_n_7\,
      S(3) => \section_out11[0]_i_2__0_n_0\,
      S(2) => \section_out11[0]_i_3__0_n_0\,
      S(1) => \section_out11[0]_i_4__0_n_0\,
      S(0) => \section_out11[0]_i_5__0_n_0\
    );
\section_out11_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[8]_i_1__0_n_5\,
      Q => section_out11_reg(10)
    );
\section_out11_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[8]_i_1__0_n_4\,
      Q => section_out11_reg(11)
    );
\section_out11_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[12]_i_1__0_n_7\,
      Q => section_out11_reg(12)
    );
\section_out11_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[8]_i_1__0_n_0\,
      CO(3) => \section_out11_reg[12]_i_1__0_n_0\,
      CO(2) => \section_out11_reg[12]_i_1__0_n_1\,
      CO(1) => \section_out11_reg[12]_i_1__0_n_2\,
      CO(0) => \section_out11_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(15 downto 12),
      O(3) => \section_out11_reg[12]_i_1__0_n_4\,
      O(2) => \section_out11_reg[12]_i_1__0_n_5\,
      O(1) => \section_out11_reg[12]_i_1__0_n_6\,
      O(0) => \section_out11_reg[12]_i_1__0_n_7\,
      S(3) => \section_out11[12]_i_2__0_n_0\,
      S(2) => \section_out11[12]_i_3__0_n_0\,
      S(1) => \section_out11[12]_i_4__0_n_0\,
      S(0) => \section_out11[12]_i_5__0_n_0\
    );
\section_out11_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[12]_i_1__0_n_6\,
      Q => section_out11_reg(13)
    );
\section_out11_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[12]_i_1__0_n_5\,
      Q => section_out11_reg(14)
    );
\section_out11_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[12]_i_1__0_n_4\,
      Q => section_out11_reg(15)
    );
\section_out11_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[16]_i_1__0_n_7\,
      Q => section_out11_reg(16)
    );
\section_out11_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[12]_i_1__0_n_0\,
      CO(3) => \section_out11_reg[16]_i_1__0_n_0\,
      CO(2) => \section_out11_reg[16]_i_1__0_n_1\,
      CO(1) => \section_out11_reg[16]_i_1__0_n_2\,
      CO(0) => \section_out11_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(19 downto 16),
      O(3) => \section_out11_reg[16]_i_1__0_n_4\,
      O(2) => \section_out11_reg[16]_i_1__0_n_5\,
      O(1) => \section_out11_reg[16]_i_1__0_n_6\,
      O(0) => \section_out11_reg[16]_i_1__0_n_7\,
      S(3) => \section_out11[16]_i_2__0_n_0\,
      S(2) => \section_out11[16]_i_3__0_n_0\,
      S(1) => \section_out11[16]_i_4__0_n_0\,
      S(0) => \section_out11[16]_i_5__0_n_0\
    );
\section_out11_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[16]_i_1__0_n_6\,
      Q => section_out11_reg(17)
    );
\section_out11_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[16]_i_1__0_n_5\,
      Q => section_out11_reg(18)
    );
\section_out11_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[16]_i_1__0_n_4\,
      Q => section_out11_reg(19)
    );
\section_out11_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[0]_i_1__0_n_6\,
      Q => section_out11_reg(1)
    );
\section_out11_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[20]_i_1__0_n_7\,
      Q => section_out11_reg(20)
    );
\section_out11_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[16]_i_1__0_n_0\,
      CO(3) => \section_out11_reg[20]_i_1__0_n_0\,
      CO(2) => \section_out11_reg[20]_i_1__0_n_1\,
      CO(1) => \section_out11_reg[20]_i_1__0_n_2\,
      CO(0) => \section_out11_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(23 downto 20),
      O(3) => \section_out11_reg[20]_i_1__0_n_4\,
      O(2) => \section_out11_reg[20]_i_1__0_n_5\,
      O(1) => \section_out11_reg[20]_i_1__0_n_6\,
      O(0) => \section_out11_reg[20]_i_1__0_n_7\,
      S(3) => \section_out11[20]_i_2__0_n_0\,
      S(2) => \section_out11[20]_i_3__0_n_0\,
      S(1) => \section_out11[20]_i_4__0_n_0\,
      S(0) => \section_out11[20]_i_5__0_n_0\
    );
\section_out11_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[20]_i_1__0_n_6\,
      Q => section_out11_reg(21)
    );
\section_out11_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[20]_i_1__0_n_5\,
      Q => section_out11_reg(22)
    );
\section_out11_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[20]_i_1__0_n_4\,
      Q => section_out11_reg(23)
    );
\section_out11_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[24]_i_1__0_n_7\,
      Q => section_out11_reg(24)
    );
\section_out11_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[20]_i_1__0_n_0\,
      CO(3) => \section_out11_reg[24]_i_1__0_n_0\,
      CO(2) => \section_out11_reg[24]_i_1__0_n_1\,
      CO(1) => \section_out11_reg[24]_i_1__0_n_2\,
      CO(0) => \section_out11_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(27 downto 24),
      O(3) => \section_out11_reg[24]_i_1__0_n_4\,
      O(2) => \section_out11_reg[24]_i_1__0_n_5\,
      O(1) => \section_out11_reg[24]_i_1__0_n_6\,
      O(0) => \section_out11_reg[24]_i_1__0_n_7\,
      S(3) => \section_out11[24]_i_2__0_n_0\,
      S(2) => \section_out11[24]_i_3__0_n_0\,
      S(1) => \section_out11[24]_i_4__0_n_0\,
      S(0) => \section_out11[24]_i_5__0_n_0\
    );
\section_out11_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[24]_i_1__0_n_6\,
      Q => section_out11_reg(25)
    );
\section_out11_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[24]_i_1__0_n_5\,
      Q => section_out11_reg(26)
    );
\section_out11_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[24]_i_1__0_n_4\,
      Q => section_out11_reg(27)
    );
\section_out11_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[28]_i_1__0_n_7\,
      Q => section_out11_reg(28)
    );
\section_out11_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[24]_i_1__0_n_0\,
      CO(3) => \section_out11_reg[28]_i_1__0_n_0\,
      CO(2) => \section_out11_reg[28]_i_1__0_n_1\,
      CO(1) => \section_out11_reg[28]_i_1__0_n_2\,
      CO(0) => \section_out11_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(31 downto 28),
      O(3) => \section_out11_reg[28]_i_1__0_n_4\,
      O(2) => \section_out11_reg[28]_i_1__0_n_5\,
      O(1) => \section_out11_reg[28]_i_1__0_n_6\,
      O(0) => \section_out11_reg[28]_i_1__0_n_7\,
      S(3) => \section_out11[28]_i_2__0_n_0\,
      S(2) => \section_out11[28]_i_3__0_n_0\,
      S(1) => \section_out11[28]_i_4__0_n_0\,
      S(0) => \section_out11[28]_i_5__0_n_0\
    );
\section_out11_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[28]_i_1__0_n_6\,
      Q => section_out11_reg(29)
    );
\section_out11_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[0]_i_1__0_n_5\,
      Q => section_out11_reg(2)
    );
\section_out11_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[28]_i_1__0_n_5\,
      Q => section_out11_reg(30)
    );
\section_out11_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[28]_i_1__0_n_4\,
      Q => section_out11_reg(31)
    );
\section_out11_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[32]_i_1__0_n_7\,
      Q => section_out11_reg(32)
    );
\section_out11_reg[32]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[28]_i_1__0_n_0\,
      CO(3) => \section_out11_reg[32]_i_1__0_n_0\,
      CO(2) => \section_out11_reg[32]_i_1__0_n_1\,
      CO(1) => \section_out11_reg[32]_i_1__0_n_2\,
      CO(0) => \section_out11_reg[32]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(35 downto 32),
      O(3) => \section_out11_reg[32]_i_1__0_n_4\,
      O(2) => \section_out11_reg[32]_i_1__0_n_5\,
      O(1) => \section_out11_reg[32]_i_1__0_n_6\,
      O(0) => \section_out11_reg[32]_i_1__0_n_7\,
      S(3) => \section_out11[32]_i_2__0_n_0\,
      S(2) => \section_out11[32]_i_3__0_n_0\,
      S(1) => \section_out11[32]_i_4__0_n_0\,
      S(0) => \section_out11[32]_i_5__0_n_0\
    );
\section_out11_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[32]_i_1__0_n_6\,
      Q => section_out11_reg(33)
    );
\section_out11_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[32]_i_1__0_n_5\,
      Q => section_out11_reg(34)
    );
\section_out11_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[32]_i_1__0_n_4\,
      Q => section_out11_reg(35)
    );
\section_out11_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[36]_i_1__0_n_7\,
      Q => section_out11_reg(36)
    );
\section_out11_reg[36]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[32]_i_1__0_n_0\,
      CO(3) => \section_out11_reg[36]_i_1__0_n_0\,
      CO(2) => \section_out11_reg[36]_i_1__0_n_1\,
      CO(1) => \section_out11_reg[36]_i_1__0_n_2\,
      CO(0) => \section_out11_reg[36]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(39 downto 36),
      O(3) => \section_out11_reg[36]_i_1__0_n_4\,
      O(2) => \section_out11_reg[36]_i_1__0_n_5\,
      O(1) => \section_out11_reg[36]_i_1__0_n_6\,
      O(0) => \section_out11_reg[36]_i_1__0_n_7\,
      S(3) => \section_out11[36]_i_2__0_n_0\,
      S(2) => \section_out11[36]_i_3__0_n_0\,
      S(1) => \section_out11[36]_i_4__0_n_0\,
      S(0) => \section_out11[36]_i_5__0_n_0\
    );
\section_out11_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[36]_i_1__0_n_6\,
      Q => section_out11_reg(37)
    );
\section_out11_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[36]_i_1__0_n_5\,
      Q => section_out11_reg(38)
    );
\section_out11_reg[39]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[36]_i_1__0_n_4\,
      Q => section_out11_reg(39)
    );
\section_out11_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[0]_i_1__0_n_4\,
      Q => section_out11_reg(3)
    );
\section_out11_reg[40]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[40]_i_1__0_n_7\,
      Q => section_out11_reg(40)
    );
\section_out11_reg[40]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[36]_i_1__0_n_0\,
      CO(3) => \section_out11_reg[40]_i_1__0_n_0\,
      CO(2) => \section_out11_reg[40]_i_1__0_n_1\,
      CO(1) => \section_out11_reg[40]_i_1__0_n_2\,
      CO(0) => \section_out11_reg[40]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(43 downto 40),
      O(3) => \section_out11_reg[40]_i_1__0_n_4\,
      O(2) => \section_out11_reg[40]_i_1__0_n_5\,
      O(1) => \section_out11_reg[40]_i_1__0_n_6\,
      O(0) => \section_out11_reg[40]_i_1__0_n_7\,
      S(3) => \section_out11[40]_i_2__0_n_0\,
      S(2) => \section_out11[40]_i_3__0_n_0\,
      S(1) => \section_out11[40]_i_4__0_n_0\,
      S(0) => \section_out11[40]_i_5__0_n_0\
    );
\section_out11_reg[41]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[40]_i_1__0_n_6\,
      Q => section_out11_reg(41)
    );
\section_out11_reg[42]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[40]_i_1__0_n_5\,
      Q => section_out11_reg(42)
    );
\section_out11_reg[43]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[40]_i_1__0_n_4\,
      Q => section_out11_reg(43)
    );
\section_out11_reg[44]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[44]_i_1__0_n_7\,
      Q => section_out11_reg(44)
    );
\section_out11_reg[44]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[40]_i_1__0_n_0\,
      CO(3) => \section_out11_reg[44]_i_1__0_n_0\,
      CO(2) => \section_out11_reg[44]_i_1__0_n_1\,
      CO(1) => \section_out11_reg[44]_i_1__0_n_2\,
      CO(0) => \section_out11_reg[44]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(47 downto 44),
      O(3) => \section_out11_reg[44]_i_1__0_n_4\,
      O(2) => \section_out11_reg[44]_i_1__0_n_5\,
      O(1) => \section_out11_reg[44]_i_1__0_n_6\,
      O(0) => \section_out11_reg[44]_i_1__0_n_7\,
      S(3) => \section_out11[44]_i_2__0_n_0\,
      S(2) => \section_out11[44]_i_3__0_n_0\,
      S(1) => \section_out11[44]_i_4__0_n_0\,
      S(0) => \section_out11[44]_i_5__0_n_0\
    );
\section_out11_reg[45]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[44]_i_1__0_n_6\,
      Q => section_out11_reg(45)
    );
\section_out11_reg[46]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[44]_i_1__0_n_5\,
      Q => section_out11_reg(46)
    );
\section_out11_reg[47]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[44]_i_1__0_n_4\,
      Q => section_out11_reg(47)
    );
\section_out11_reg[48]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[48]_i_1__0_n_7\,
      Q => section_out11_reg(48)
    );
\section_out11_reg[48]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[44]_i_1__0_n_0\,
      CO(3) => \section_out11_reg[48]_i_1__0_n_0\,
      CO(2) => \section_out11_reg[48]_i_1__0_n_1\,
      CO(1) => \section_out11_reg[48]_i_1__0_n_2\,
      CO(0) => \section_out11_reg[48]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(51 downto 48),
      O(3) => \section_out11_reg[48]_i_1__0_n_4\,
      O(2) => \section_out11_reg[48]_i_1__0_n_5\,
      O(1) => \section_out11_reg[48]_i_1__0_n_6\,
      O(0) => \section_out11_reg[48]_i_1__0_n_7\,
      S(3) => \section_out11[48]_i_2__0_n_0\,
      S(2) => \section_out11[48]_i_3__0_n_0\,
      S(1) => \section_out11[48]_i_4__0_n_0\,
      S(0) => \section_out11[48]_i_5__0_n_0\
    );
\section_out11_reg[49]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[48]_i_1__0_n_6\,
      Q => section_out11_reg(49)
    );
\section_out11_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[4]_i_1__0_n_7\,
      Q => section_out11_reg(4)
    );
\section_out11_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[0]_i_1__0_n_0\,
      CO(3) => \section_out11_reg[4]_i_1__0_n_0\,
      CO(2) => \section_out11_reg[4]_i_1__0_n_1\,
      CO(1) => \section_out11_reg[4]_i_1__0_n_2\,
      CO(0) => \section_out11_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(7 downto 4),
      O(3) => \section_out11_reg[4]_i_1__0_n_4\,
      O(2) => \section_out11_reg[4]_i_1__0_n_5\,
      O(1) => \section_out11_reg[4]_i_1__0_n_6\,
      O(0) => \section_out11_reg[4]_i_1__0_n_7\,
      S(3) => \section_out11[4]_i_2__0_n_0\,
      S(2) => \section_out11[4]_i_3__0_n_0\,
      S(1) => \section_out11[4]_i_4__0_n_0\,
      S(0) => \section_out11[4]_i_5__0_n_0\
    );
\section_out11_reg[50]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[48]_i_1__0_n_5\,
      Q => section_out11_reg(50)
    );
\section_out11_reg[51]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[48]_i_1__0_n_4\,
      Q => section_out11_reg(51)
    );
\section_out11_reg[52]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[52]_i_1__0_n_7\,
      Q => section_out11_reg(52)
    );
\section_out11_reg[52]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[48]_i_1__0_n_0\,
      CO(3) => \section_out11_reg[52]_i_1__0_n_0\,
      CO(2) => \section_out11_reg[52]_i_1__0_n_1\,
      CO(1) => \section_out11_reg[52]_i_1__0_n_2\,
      CO(0) => \section_out11_reg[52]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(55 downto 52),
      O(3) => \section_out11_reg[52]_i_1__0_n_4\,
      O(2) => \section_out11_reg[52]_i_1__0_n_5\,
      O(1) => \section_out11_reg[52]_i_1__0_n_6\,
      O(0) => \section_out11_reg[52]_i_1__0_n_7\,
      S(3) => \section_out11[52]_i_2__0_n_0\,
      S(2) => \section_out11[52]_i_3__0_n_0\,
      S(1) => \section_out11[52]_i_4__0_n_0\,
      S(0) => \section_out11[52]_i_5__0_n_0\
    );
\section_out11_reg[53]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[52]_i_1__0_n_6\,
      Q => section_out11_reg(53)
    );
\section_out11_reg[54]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[52]_i_1__0_n_5\,
      Q => section_out11_reg(54)
    );
\section_out11_reg[55]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[52]_i_1__0_n_4\,
      Q => section_out11_reg(55)
    );
\section_out11_reg[56]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[56]_i_1__0_n_7\,
      Q => section_out11_reg(56)
    );
\section_out11_reg[56]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[52]_i_1__0_n_0\,
      CO(3) => \section_out11_reg[56]_i_1__0_n_0\,
      CO(2) => \section_out11_reg[56]_i_1__0_n_1\,
      CO(1) => \section_out11_reg[56]_i_1__0_n_2\,
      CO(0) => \section_out11_reg[56]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(59 downto 56),
      O(3) => \section_out11_reg[56]_i_1__0_n_4\,
      O(2) => \section_out11_reg[56]_i_1__0_n_5\,
      O(1) => \section_out11_reg[56]_i_1__0_n_6\,
      O(0) => \section_out11_reg[56]_i_1__0_n_7\,
      S(3) => \section_out11[56]_i_2__0_n_0\,
      S(2) => \section_out11[56]_i_3__0_n_0\,
      S(1) => \section_out11[56]_i_4__0_n_0\,
      S(0) => \section_out11[56]_i_5__0_n_0\
    );
\section_out11_reg[57]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[56]_i_1__0_n_6\,
      Q => section_out11_reg(57)
    );
\section_out11_reg[58]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[56]_i_1__0_n_5\,
      Q => section_out11_reg(58)
    );
\section_out11_reg[59]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[56]_i_1__0_n_4\,
      Q => section_out11_reg(59)
    );
\section_out11_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[4]_i_1__0_n_6\,
      Q => section_out11_reg(5)
    );
\section_out11_reg[60]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[60]_i_1__0_n_7\,
      Q => section_out11_reg(60)
    );
\section_out11_reg[60]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[56]_i_1__0_n_0\,
      CO(3) => \section_out11_reg[60]_i_1__0_n_0\,
      CO(2) => \section_out11_reg[60]_i_1__0_n_1\,
      CO(1) => \section_out11_reg[60]_i_1__0_n_2\,
      CO(0) => \section_out11_reg[60]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(63 downto 60),
      O(3) => \section_out11_reg[60]_i_1__0_n_4\,
      O(2) => \section_out11_reg[60]_i_1__0_n_5\,
      O(1) => \section_out11_reg[60]_i_1__0_n_6\,
      O(0) => \section_out11_reg[60]_i_1__0_n_7\,
      S(3) => \section_out11[60]_i_2__0_n_0\,
      S(2) => \section_out11[60]_i_3__0_n_0\,
      S(1) => \section_out11[60]_i_4__0_n_0\,
      S(0) => \section_out11[60]_i_5__0_n_0\
    );
\section_out11_reg[61]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[60]_i_1__0_n_6\,
      Q => section_out11_reg(61)
    );
\section_out11_reg[62]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[60]_i_1__0_n_5\,
      Q => section_out11_reg(62)
    );
\section_out11_reg[63]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[60]_i_1__0_n_4\,
      Q => section_out11_reg(63)
    );
\section_out11_reg[64]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[64]_i_1__0_n_7\,
      Q => section_out11_reg(64)
    );
\section_out11_reg[64]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[60]_i_1__0_n_0\,
      CO(3) => \section_out11_reg[64]_i_1__0_n_0\,
      CO(2) => \section_out11_reg[64]_i_1__0_n_1\,
      CO(1) => \section_out11_reg[64]_i_1__0_n_2\,
      CO(0) => \section_out11_reg[64]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(67 downto 64),
      O(3) => \section_out11_reg[64]_i_1__0_n_4\,
      O(2) => \section_out11_reg[64]_i_1__0_n_5\,
      O(1) => \section_out11_reg[64]_i_1__0_n_6\,
      O(0) => \section_out11_reg[64]_i_1__0_n_7\,
      S(3) => \section_out11[64]_i_2__0_n_0\,
      S(2) => \section_out11[64]_i_3__0_n_0\,
      S(1) => \section_out11[64]_i_4__0_n_0\,
      S(0) => \section_out11[64]_i_5__0_n_0\
    );
\section_out11_reg[65]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[64]_i_1__0_n_6\,
      Q => section_out11_reg(65)
    );
\section_out11_reg[66]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[64]_i_1__0_n_5\,
      Q => section_out11_reg(66)
    );
\section_out11_reg[67]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[64]_i_1__0_n_4\,
      Q => section_out11_reg(67)
    );
\section_out11_reg[68]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[68]_i_1__0_n_7\,
      Q => section_out11_reg(68)
    );
\section_out11_reg[68]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[64]_i_1__0_n_0\,
      CO(3) => \section_out11_reg[68]_i_1__0_n_0\,
      CO(2) => \section_out11_reg[68]_i_1__0_n_1\,
      CO(1) => \section_out11_reg[68]_i_1__0_n_2\,
      CO(0) => \section_out11_reg[68]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(71 downto 68),
      O(3) => \section_out11_reg[68]_i_1__0_n_4\,
      O(2) => \section_out11_reg[68]_i_1__0_n_5\,
      O(1) => \section_out11_reg[68]_i_1__0_n_6\,
      O(0) => \section_out11_reg[68]_i_1__0_n_7\,
      S(3) => \section_out11[68]_i_2__0_n_0\,
      S(2) => \section_out11[68]_i_3__0_n_0\,
      S(1) => \section_out11[68]_i_4__0_n_0\,
      S(0) => \section_out11[68]_i_5__0_n_0\
    );
\section_out11_reg[69]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[68]_i_1__0_n_6\,
      Q => section_out11_reg(69)
    );
\section_out11_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[4]_i_1__0_n_5\,
      Q => section_out11_reg(6)
    );
\section_out11_reg[70]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[68]_i_1__0_n_5\,
      Q => section_out11_reg(70)
    );
\section_out11_reg[71]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[68]_i_1__0_n_4\,
      Q => section_out11_reg(71)
    );
\section_out11_reg[72]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[72]_i_1__0_n_7\,
      Q => section_out11_reg(72)
    );
\section_out11_reg[72]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[68]_i_1__0_n_0\,
      CO(3) => \section_out11_reg[72]_i_1__0_n_0\,
      CO(2) => \section_out11_reg[72]_i_1__0_n_1\,
      CO(1) => \section_out11_reg[72]_i_1__0_n_2\,
      CO(0) => \section_out11_reg[72]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(75 downto 72),
      O(3) => \section_out11_reg[72]_i_1__0_n_4\,
      O(2) => \section_out11_reg[72]_i_1__0_n_5\,
      O(1) => \section_out11_reg[72]_i_1__0_n_6\,
      O(0) => \section_out11_reg[72]_i_1__0_n_7\,
      S(3) => \section_out11[72]_i_2__0_n_0\,
      S(2) => \section_out11[72]_i_3__0_n_0\,
      S(1) => \section_out11[72]_i_4__0_n_0\,
      S(0) => \section_out11[72]_i_5__0_n_0\
    );
\section_out11_reg[73]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[72]_i_1__0_n_6\,
      Q => section_out11_reg(73)
    );
\section_out11_reg[74]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[72]_i_1__0_n_5\,
      Q => section_out11_reg(74)
    );
\section_out11_reg[75]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[72]_i_1__0_n_4\,
      Q => section_out11_reg(75)
    );
\section_out11_reg[76]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[76]_i_1__0_n_7\,
      Q => section_out11_reg(76)
    );
\section_out11_reg[76]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[72]_i_1__0_n_0\,
      CO(3) => \section_out11_reg[76]_i_1__0_n_0\,
      CO(2) => \section_out11_reg[76]_i_1__0_n_1\,
      CO(1) => \section_out11_reg[76]_i_1__0_n_2\,
      CO(0) => \section_out11_reg[76]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(79 downto 76),
      O(3) => \section_out11_reg[76]_i_1__0_n_4\,
      O(2) => \section_out11_reg[76]_i_1__0_n_5\,
      O(1) => \section_out11_reg[76]_i_1__0_n_6\,
      O(0) => \section_out11_reg[76]_i_1__0_n_7\,
      S(3) => \section_out11[76]_i_2__0_n_0\,
      S(2) => \section_out11[76]_i_3__0_n_0\,
      S(1) => \section_out11[76]_i_4__0_n_0\,
      S(0) => \section_out11[76]_i_5__0_n_0\
    );
\section_out11_reg[77]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[76]_i_1__0_n_6\,
      Q => section_out11_reg(77)
    );
\section_out11_reg[78]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[76]_i_1__0_n_5\,
      Q => section_out11_reg(78)
    );
\section_out11_reg[79]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[76]_i_1__0_n_4\,
      Q => section_out11_reg(79)
    );
\section_out11_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[4]_i_1__0_n_4\,
      Q => section_out11_reg(7)
    );
\section_out11_reg[80]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[80]_i_1__0_n_7\,
      Q => section_out11_reg(80)
    );
\section_out11_reg[80]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[76]_i_1__0_n_0\,
      CO(3) => \section_out11_reg[80]_i_1__0_n_0\,
      CO(2) => \section_out11_reg[80]_i_1__0_n_1\,
      CO(1) => \section_out11_reg[80]_i_1__0_n_2\,
      CO(0) => \section_out11_reg[80]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => section_out10_reg(79),
      DI(2) => section_out10_reg(79),
      DI(1) => section_out10_reg(79),
      DI(0) => section_out10_reg(79),
      O(3) => \section_out11_reg[80]_i_1__0_n_4\,
      O(2) => \section_out11_reg[80]_i_1__0_n_5\,
      O(1) => \section_out11_reg[80]_i_1__0_n_6\,
      O(0) => \section_out11_reg[80]_i_1__0_n_7\,
      S(3) => \section_out11[80]_i_2__0_n_0\,
      S(2) => \section_out11[80]_i_3__0_n_0\,
      S(1) => \section_out11[80]_i_4__0_n_0\,
      S(0) => \section_out11[80]_i_5__0_n_0\
    );
\section_out11_reg[81]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[80]_i_1__0_n_6\,
      Q => section_out11_reg(81)
    );
\section_out11_reg[82]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[80]_i_1__0_n_5\,
      Q => section_out11_reg(82)
    );
\section_out11_reg[83]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[80]_i_1__0_n_4\,
      Q => section_out11_reg(83)
    );
\section_out11_reg[84]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[84]_i_1__0_n_7\,
      Q => section_out11_reg(84)
    );
\section_out11_reg[84]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[80]_i_1__0_n_0\,
      CO(3) => \section_out11_reg[84]_i_1__0_n_0\,
      CO(2) => \section_out11_reg[84]_i_1__0_n_1\,
      CO(1) => \section_out11_reg[84]_i_1__0_n_2\,
      CO(0) => \section_out11_reg[84]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => section_out10_reg(79),
      DI(2) => section_out10_reg(79),
      DI(1) => section_out10_reg(79),
      DI(0) => section_out10_reg(79),
      O(3) => \section_out11_reg[84]_i_1__0_n_4\,
      O(2) => \section_out11_reg[84]_i_1__0_n_5\,
      O(1) => \section_out11_reg[84]_i_1__0_n_6\,
      O(0) => \section_out11_reg[84]_i_1__0_n_7\,
      S(3) => \section_out11[84]_i_2__0_n_0\,
      S(2) => \section_out11[84]_i_3__0_n_0\,
      S(1) => \section_out11[84]_i_4__0_n_0\,
      S(0) => \section_out11[84]_i_5__0_n_0\
    );
\section_out11_reg[85]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[84]_i_1__0_n_6\,
      Q => section_out11_reg(85)
    );
\section_out11_reg[86]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[84]_i_1__0_n_5\,
      Q => section_out11_reg(86)
    );
\section_out11_reg[87]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[84]_i_1__0_n_4\,
      Q => section_out11_reg(87)
    );
\section_out11_reg[88]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[88]_i_1__0_n_7\,
      Q => section_out11_reg(88)
    );
\section_out11_reg[88]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[84]_i_1__0_n_0\,
      CO(3) => \section_out11_reg[88]_i_1__0_n_0\,
      CO(2) => \section_out11_reg[88]_i_1__0_n_1\,
      CO(1) => \section_out11_reg[88]_i_1__0_n_2\,
      CO(0) => \section_out11_reg[88]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => section_out10_reg(79),
      DI(2) => section_out10_reg(79),
      DI(1) => section_out10_reg(79),
      DI(0) => section_out10_reg(79),
      O(3) => \section_out11_reg[88]_i_1__0_n_4\,
      O(2) => \section_out11_reg[88]_i_1__0_n_5\,
      O(1) => \section_out11_reg[88]_i_1__0_n_6\,
      O(0) => \section_out11_reg[88]_i_1__0_n_7\,
      S(3) => \section_out11[88]_i_2__0_n_0\,
      S(2) => \section_out11[88]_i_3__0_n_0\,
      S(1) => \section_out11[88]_i_4__0_n_0\,
      S(0) => \section_out11[88]_i_5__0_n_0\
    );
\section_out11_reg[89]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[88]_i_1__0_n_6\,
      Q => section_out11_reg(89)
    );
\section_out11_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[8]_i_1__0_n_7\,
      Q => section_out11_reg(8)
    );
\section_out11_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[4]_i_1__0_n_0\,
      CO(3) => \section_out11_reg[8]_i_1__0_n_0\,
      CO(2) => \section_out11_reg[8]_i_1__0_n_1\,
      CO(1) => \section_out11_reg[8]_i_1__0_n_2\,
      CO(0) => \section_out11_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(11 downto 8),
      O(3) => \section_out11_reg[8]_i_1__0_n_4\,
      O(2) => \section_out11_reg[8]_i_1__0_n_5\,
      O(1) => \section_out11_reg[8]_i_1__0_n_6\,
      O(0) => \section_out11_reg[8]_i_1__0_n_7\,
      S(3) => \section_out11[8]_i_2__0_n_0\,
      S(2) => \section_out11[8]_i_3__0_n_0\,
      S(1) => \section_out11[8]_i_4__0_n_0\,
      S(0) => \section_out11[8]_i_5__0_n_0\
    );
\section_out11_reg[90]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[88]_i_1__0_n_5\,
      Q => section_out11_reg(90)
    );
\section_out11_reg[91]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[88]_i_1__0_n_4\,
      Q => section_out11_reg(91)
    );
\section_out11_reg[92]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[92]_i_1__0_n_7\,
      Q => section_out11_reg(92)
    );
\section_out11_reg[92]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[88]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_section_out11_reg[92]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \section_out11_reg[92]_i_1__0_n_2\,
      CO(0) => \section_out11_reg[92]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => section_out10_reg(79),
      DI(0) => section_out10_reg(79),
      O(3) => \NLW_section_out11_reg[92]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \section_out11_reg[92]_i_1__0_n_5\,
      O(1) => \section_out11_reg[92]_i_1__0_n_6\,
      O(0) => \section_out11_reg[92]_i_1__0_n_7\,
      S(3) => '0',
      S(2) => \section_out11[92]_i_2__0_n_0\,
      S(1) => \section_out11[92]_i_3__0_n_0\,
      S(0) => \section_out11[92]_i_4__0_n_0\
    );
\section_out11_reg[93]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[92]_i_1__0_n_6\,
      Q => section_out11_reg(93)
    );
\section_out11_reg[94]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[92]_i_1__0_n_5\,
      Q => section_out11_reg(94)
    );
\section_out11_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[8]_i_1__0_n_6\,
      Q => section_out11_reg(9)
    );
\section_out12[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(3),
      I1 => \section_out12_reg_n_0_[3]\,
      O => \section_out12[0]_i_2__0_n_0\
    );
\section_out12[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(2),
      I1 => \section_out12_reg_n_0_[2]\,
      O => \section_out12[0]_i_3__0_n_0\
    );
\section_out12[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(1),
      I1 => \section_out12_reg_n_0_[1]\,
      O => \section_out12[0]_i_4__0_n_0\
    );
\section_out12[0]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(0),
      I1 => \section_out12_reg_n_0_[0]\,
      O => \section_out12[0]_i_5__0_n_0\
    );
\section_out12[100]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(94),
      I1 => \section_out12_reg_n_0_[103]\,
      O => \section_out12[100]_i_2__0_n_0\
    );
\section_out12[100]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(94),
      I1 => \section_out12_reg_n_0_[102]\,
      O => \section_out12[100]_i_3__0_n_0\
    );
\section_out12[100]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(94),
      I1 => \section_out12_reg_n_0_[101]\,
      O => \section_out12[100]_i_4__0_n_0\
    );
\section_out12[100]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(94),
      I1 => \section_out12_reg_n_0_[100]\,
      O => \section_out12[100]_i_5__0_n_0\
    );
\section_out12[104]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(94),
      I1 => \section_out12_reg_n_0_[107]\,
      O => \section_out12[104]_i_2__0_n_0\
    );
\section_out12[104]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(94),
      I1 => \section_out12_reg_n_0_[106]\,
      O => \section_out12[104]_i_3__0_n_0\
    );
\section_out12[104]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(94),
      I1 => \section_out12_reg_n_0_[105]\,
      O => \section_out12[104]_i_4__0_n_0\
    );
\section_out12[104]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(94),
      I1 => \section_out12_reg_n_0_[104]\,
      O => \section_out12[104]_i_5__0_n_0\
    );
\section_out12[108]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(94),
      I1 => \section_out12_reg_n_0_[108]\,
      O => \section_out12[108]_i_2__0_n_0\
    );
\section_out12[12]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(15),
      I1 => \section_out12_reg_n_0_[15]\,
      O => \section_out12[12]_i_2__0_n_0\
    );
\section_out12[12]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(14),
      I1 => \section_out12_reg_n_0_[14]\,
      O => \section_out12[12]_i_3__0_n_0\
    );
\section_out12[12]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(13),
      I1 => \section_out12_reg_n_0_[13]\,
      O => \section_out12[12]_i_4__0_n_0\
    );
\section_out12[12]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(12),
      I1 => \section_out12_reg_n_0_[12]\,
      O => \section_out12[12]_i_5__0_n_0\
    );
\section_out12[16]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(19),
      I1 => \section_out12_reg_n_0_[19]\,
      O => \section_out12[16]_i_2__0_n_0\
    );
\section_out12[16]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(18),
      I1 => \section_out12_reg_n_0_[18]\,
      O => \section_out12[16]_i_3__0_n_0\
    );
\section_out12[16]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(17),
      I1 => \section_out12_reg_n_0_[17]\,
      O => \section_out12[16]_i_4__0_n_0\
    );
\section_out12[16]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(16),
      I1 => \section_out12_reg_n_0_[16]\,
      O => \section_out12[16]_i_5__0_n_0\
    );
\section_out12[20]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(23),
      I1 => \section_out12_reg_n_0_[23]\,
      O => \section_out12[20]_i_2__0_n_0\
    );
\section_out12[20]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(22),
      I1 => \section_out12_reg_n_0_[22]\,
      O => \section_out12[20]_i_3__0_n_0\
    );
\section_out12[20]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(21),
      I1 => \section_out12_reg_n_0_[21]\,
      O => \section_out12[20]_i_4__0_n_0\
    );
\section_out12[20]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(20),
      I1 => \section_out12_reg_n_0_[20]\,
      O => \section_out12[20]_i_5__0_n_0\
    );
\section_out12[24]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(27),
      I1 => \section_out12_reg_n_0_[27]\,
      O => \section_out12[24]_i_2__0_n_0\
    );
\section_out12[24]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(26),
      I1 => \section_out12_reg_n_0_[26]\,
      O => \section_out12[24]_i_3__0_n_0\
    );
\section_out12[24]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(25),
      I1 => \section_out12_reg_n_0_[25]\,
      O => \section_out12[24]_i_4__0_n_0\
    );
\section_out12[24]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(24),
      I1 => \section_out12_reg_n_0_[24]\,
      O => \section_out12[24]_i_5__0_n_0\
    );
\section_out12[28]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(31),
      I1 => \section_out12_reg_n_0_[31]\,
      O => \section_out12[28]_i_2__0_n_0\
    );
\section_out12[28]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(30),
      I1 => \section_out12_reg_n_0_[30]\,
      O => \section_out12[28]_i_3__0_n_0\
    );
\section_out12[28]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(29),
      I1 => \section_out12_reg_n_0_[29]\,
      O => \section_out12[28]_i_4__0_n_0\
    );
\section_out12[28]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(28),
      I1 => \section_out12_reg_n_0_[28]\,
      O => \section_out12[28]_i_5__0_n_0\
    );
\section_out12[32]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(35),
      I1 => \section_out12_reg_n_0_[35]\,
      O => \section_out12[32]_i_2__0_n_0\
    );
\section_out12[32]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(34),
      I1 => \section_out12_reg_n_0_[34]\,
      O => \section_out12[32]_i_3__0_n_0\
    );
\section_out12[32]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(33),
      I1 => \section_out12_reg_n_0_[33]\,
      O => \section_out12[32]_i_4__0_n_0\
    );
\section_out12[32]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(32),
      I1 => \section_out12_reg_n_0_[32]\,
      O => \section_out12[32]_i_5__0_n_0\
    );
\section_out12[36]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(39),
      I1 => \section_out12_reg_n_0_[39]\,
      O => \section_out12[36]_i_2__0_n_0\
    );
\section_out12[36]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(38),
      I1 => \section_out12_reg_n_0_[38]\,
      O => \section_out12[36]_i_3__0_n_0\
    );
\section_out12[36]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(37),
      I1 => \section_out12_reg_n_0_[37]\,
      O => \section_out12[36]_i_4__0_n_0\
    );
\section_out12[36]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(36),
      I1 => \section_out12_reg_n_0_[36]\,
      O => \section_out12[36]_i_5__0_n_0\
    );
\section_out12[40]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(43),
      I1 => \section_out12_reg_n_0_[43]\,
      O => \section_out12[40]_i_2__0_n_0\
    );
\section_out12[40]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(42),
      I1 => \section_out12_reg_n_0_[42]\,
      O => \section_out12[40]_i_3__0_n_0\
    );
\section_out12[40]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(41),
      I1 => \section_out12_reg_n_0_[41]\,
      O => \section_out12[40]_i_4__0_n_0\
    );
\section_out12[40]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(40),
      I1 => \section_out12_reg_n_0_[40]\,
      O => \section_out12[40]_i_5__0_n_0\
    );
\section_out12[44]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(47),
      I1 => \section_out12_reg_n_0_[47]\,
      O => \section_out12[44]_i_2__0_n_0\
    );
\section_out12[44]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(46),
      I1 => \section_out12_reg_n_0_[46]\,
      O => \section_out12[44]_i_3__0_n_0\
    );
\section_out12[44]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(45),
      I1 => \section_out12_reg_n_0_[45]\,
      O => \section_out12[44]_i_4__0_n_0\
    );
\section_out12[44]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(44),
      I1 => \section_out12_reg_n_0_[44]\,
      O => \section_out12[44]_i_5__0_n_0\
    );
\section_out12[48]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(51),
      I1 => \section_out12_reg_n_0_[51]\,
      O => \section_out12[48]_i_2__0_n_0\
    );
\section_out12[48]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(50),
      I1 => \section_out12_reg_n_0_[50]\,
      O => \section_out12[48]_i_3__0_n_0\
    );
\section_out12[48]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(49),
      I1 => \section_out12_reg_n_0_[49]\,
      O => \section_out12[48]_i_4__0_n_0\
    );
\section_out12[48]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(48),
      I1 => \section_out12_reg_n_0_[48]\,
      O => \section_out12[48]_i_5__0_n_0\
    );
\section_out12[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(7),
      I1 => \section_out12_reg_n_0_[7]\,
      O => \section_out12[4]_i_2__0_n_0\
    );
\section_out12[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(6),
      I1 => \section_out12_reg_n_0_[6]\,
      O => \section_out12[4]_i_3__0_n_0\
    );
\section_out12[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(5),
      I1 => \section_out12_reg_n_0_[5]\,
      O => \section_out12[4]_i_4__0_n_0\
    );
\section_out12[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(4),
      I1 => \section_out12_reg_n_0_[4]\,
      O => \section_out12[4]_i_5__0_n_0\
    );
\section_out12[52]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(55),
      I1 => \section_out12_reg_n_0_[55]\,
      O => \section_out12[52]_i_2__0_n_0\
    );
\section_out12[52]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(54),
      I1 => \section_out12_reg_n_0_[54]\,
      O => \section_out12[52]_i_3__0_n_0\
    );
\section_out12[52]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(53),
      I1 => \section_out12_reg_n_0_[53]\,
      O => \section_out12[52]_i_4__0_n_0\
    );
\section_out12[52]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(52),
      I1 => \section_out12_reg_n_0_[52]\,
      O => \section_out12[52]_i_5__0_n_0\
    );
\section_out12[56]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(59),
      I1 => \section_out12_reg_n_0_[59]\,
      O => \section_out12[56]_i_2__0_n_0\
    );
\section_out12[56]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(58),
      I1 => \section_out12_reg_n_0_[58]\,
      O => \section_out12[56]_i_3__0_n_0\
    );
\section_out12[56]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(57),
      I1 => \section_out12_reg_n_0_[57]\,
      O => \section_out12[56]_i_4__0_n_0\
    );
\section_out12[56]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(56),
      I1 => \section_out12_reg_n_0_[56]\,
      O => \section_out12[56]_i_5__0_n_0\
    );
\section_out12[60]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(63),
      I1 => \section_out12_reg_n_0_[63]\,
      O => \section_out12[60]_i_2__0_n_0\
    );
\section_out12[60]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(62),
      I1 => \section_out12_reg_n_0_[62]\,
      O => \section_out12[60]_i_3__0_n_0\
    );
\section_out12[60]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(61),
      I1 => \section_out12_reg_n_0_[61]\,
      O => \section_out12[60]_i_4__0_n_0\
    );
\section_out12[60]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(60),
      I1 => \section_out12_reg_n_0_[60]\,
      O => \section_out12[60]_i_5__0_n_0\
    );
\section_out12[64]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(67),
      I1 => \section_out12_reg_n_0_[67]\,
      O => \section_out12[64]_i_2__0_n_0\
    );
\section_out12[64]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(66),
      I1 => \section_out12_reg_n_0_[66]\,
      O => \section_out12[64]_i_3__0_n_0\
    );
\section_out12[64]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(65),
      I1 => \section_out12_reg_n_0_[65]\,
      O => \section_out12[64]_i_4__0_n_0\
    );
\section_out12[64]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(64),
      I1 => \section_out12_reg_n_0_[64]\,
      O => \section_out12[64]_i_5__0_n_0\
    );
\section_out12[68]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(71),
      I1 => \section_out12_reg_n_0_[71]\,
      O => \section_out12[68]_i_2__0_n_0\
    );
\section_out12[68]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(70),
      I1 => \section_out12_reg_n_0_[70]\,
      O => \section_out12[68]_i_3__0_n_0\
    );
\section_out12[68]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(69),
      I1 => \section_out12_reg_n_0_[69]\,
      O => \section_out12[68]_i_4__0_n_0\
    );
\section_out12[68]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(68),
      I1 => \section_out12_reg_n_0_[68]\,
      O => \section_out12[68]_i_5__0_n_0\
    );
\section_out12[72]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(75),
      I1 => \section_out12_reg_n_0_[75]\,
      O => \section_out12[72]_i_2__0_n_0\
    );
\section_out12[72]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(74),
      I1 => \section_out12_reg_n_0_[74]\,
      O => \section_out12[72]_i_3__0_n_0\
    );
\section_out12[72]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(73),
      I1 => \section_out12_reg_n_0_[73]\,
      O => \section_out12[72]_i_4__0_n_0\
    );
\section_out12[72]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(72),
      I1 => \section_out12_reg_n_0_[72]\,
      O => \section_out12[72]_i_5__0_n_0\
    );
\section_out12[76]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(79),
      I1 => \section_out12_reg_n_0_[79]\,
      O => \section_out12[76]_i_2__0_n_0\
    );
\section_out12[76]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(78),
      I1 => \section_out12_reg_n_0_[78]\,
      O => \section_out12[76]_i_3__0_n_0\
    );
\section_out12[76]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(77),
      I1 => \section_out12_reg_n_0_[77]\,
      O => \section_out12[76]_i_4__0_n_0\
    );
\section_out12[76]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(76),
      I1 => \section_out12_reg_n_0_[76]\,
      O => \section_out12[76]_i_5__0_n_0\
    );
\section_out12[80]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(83),
      I1 => \section_out12_reg_n_0_[83]\,
      O => \section_out12[80]_i_2__0_n_0\
    );
\section_out12[80]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(82),
      I1 => \section_out12_reg_n_0_[82]\,
      O => \section_out12[80]_i_3__0_n_0\
    );
\section_out12[80]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(81),
      I1 => \section_out12_reg_n_0_[81]\,
      O => \section_out12[80]_i_4__0_n_0\
    );
\section_out12[80]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(80),
      I1 => \section_out12_reg_n_0_[80]\,
      O => \section_out12[80]_i_5__0_n_0\
    );
\section_out12[84]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(87),
      I1 => \section_out12_reg_n_0_[87]\,
      O => \section_out12[84]_i_2__0_n_0\
    );
\section_out12[84]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(86),
      I1 => \section_out12_reg_n_0_[86]\,
      O => \section_out12[84]_i_3__0_n_0\
    );
\section_out12[84]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(85),
      I1 => \section_out12_reg_n_0_[85]\,
      O => \section_out12[84]_i_4__0_n_0\
    );
\section_out12[84]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(84),
      I1 => \section_out12_reg_n_0_[84]\,
      O => \section_out12[84]_i_5__0_n_0\
    );
\section_out12[88]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(91),
      I1 => \section_out12_reg_n_0_[91]\,
      O => \section_out12[88]_i_2__0_n_0\
    );
\section_out12[88]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(90),
      I1 => \section_out12_reg_n_0_[90]\,
      O => \section_out12[88]_i_3__0_n_0\
    );
\section_out12[88]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(89),
      I1 => \section_out12_reg_n_0_[89]\,
      O => \section_out12[88]_i_4__0_n_0\
    );
\section_out12[88]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(88),
      I1 => \section_out12_reg_n_0_[88]\,
      O => \section_out12[88]_i_5__0_n_0\
    );
\section_out12[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(11),
      I1 => \section_out12_reg_n_0_[11]\,
      O => \section_out12[8]_i_2__0_n_0\
    );
\section_out12[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(10),
      I1 => \section_out12_reg_n_0_[10]\,
      O => \section_out12[8]_i_3__0_n_0\
    );
\section_out12[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(9),
      I1 => \section_out12_reg_n_0_[9]\,
      O => \section_out12[8]_i_4__0_n_0\
    );
\section_out12[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(8),
      I1 => \section_out12_reg_n_0_[8]\,
      O => \section_out12[8]_i_5__0_n_0\
    );
\section_out12[92]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(94),
      I1 => \section_out12_reg_n_0_[95]\,
      O => \section_out12[92]_i_2__0_n_0\
    );
\section_out12[92]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(94),
      I1 => \section_out12_reg_n_0_[94]\,
      O => \section_out12[92]_i_3__0_n_0\
    );
\section_out12[92]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(93),
      I1 => \section_out12_reg_n_0_[93]\,
      O => \section_out12[92]_i_4__0_n_0\
    );
\section_out12[92]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(92),
      I1 => \section_out12_reg_n_0_[92]\,
      O => \section_out12[92]_i_5__0_n_0\
    );
\section_out12[96]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(94),
      I1 => \section_out12_reg_n_0_[99]\,
      O => \section_out12[96]_i_2__0_n_0\
    );
\section_out12[96]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(94),
      I1 => \section_out12_reg_n_0_[98]\,
      O => \section_out12[96]_i_3__0_n_0\
    );
\section_out12[96]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(94),
      I1 => \section_out12_reg_n_0_[97]\,
      O => \section_out12[96]_i_4__0_n_0\
    );
\section_out12[96]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(94),
      I1 => \section_out12_reg_n_0_[96]\,
      O => \section_out12[96]_i_5__0_n_0\
    );
\section_out12_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[0]_i_1__0_n_7\,
      Q => \section_out12_reg_n_0_[0]\
    );
\section_out12_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \section_out12_reg[0]_i_1__0_n_0\,
      CO(2) => \section_out12_reg[0]_i_1__0_n_1\,
      CO(1) => \section_out12_reg[0]_i_1__0_n_2\,
      CO(0) => \section_out12_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(3 downto 0),
      O(3) => \section_out12_reg[0]_i_1__0_n_4\,
      O(2) => \section_out12_reg[0]_i_1__0_n_5\,
      O(1) => \section_out12_reg[0]_i_1__0_n_6\,
      O(0) => \section_out12_reg[0]_i_1__0_n_7\,
      S(3) => \section_out12[0]_i_2__0_n_0\,
      S(2) => \section_out12[0]_i_3__0_n_0\,
      S(1) => \section_out12[0]_i_4__0_n_0\,
      S(0) => \section_out12[0]_i_5__0_n_0\
    );
\section_out12_reg[100]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[100]_i_1__0_n_7\,
      Q => \section_out12_reg_n_0_[100]\
    );
\section_out12_reg[100]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[96]_i_1__0_n_0\,
      CO(3) => \section_out12_reg[100]_i_1__0_n_0\,
      CO(2) => \section_out12_reg[100]_i_1__0_n_1\,
      CO(1) => \section_out12_reg[100]_i_1__0_n_2\,
      CO(0) => \section_out12_reg[100]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => section_out11_reg(94),
      DI(2) => section_out11_reg(94),
      DI(1) => section_out11_reg(94),
      DI(0) => section_out11_reg(94),
      O(3) => \section_out12_reg[100]_i_1__0_n_4\,
      O(2) => \section_out12_reg[100]_i_1__0_n_5\,
      O(1) => \section_out12_reg[100]_i_1__0_n_6\,
      O(0) => \section_out12_reg[100]_i_1__0_n_7\,
      S(3) => \section_out12[100]_i_2__0_n_0\,
      S(2) => \section_out12[100]_i_3__0_n_0\,
      S(1) => \section_out12[100]_i_4__0_n_0\,
      S(0) => \section_out12[100]_i_5__0_n_0\
    );
\section_out12_reg[101]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[100]_i_1__0_n_6\,
      Q => \section_out12_reg_n_0_[101]\
    );
\section_out12_reg[102]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[100]_i_1__0_n_5\,
      Q => \section_out12_reg_n_0_[102]\
    );
\section_out12_reg[103]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[100]_i_1__0_n_4\,
      Q => \section_out12_reg_n_0_[103]\
    );
\section_out12_reg[104]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[104]_i_1__0_n_7\,
      Q => \section_out12_reg_n_0_[104]\
    );
\section_out12_reg[104]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[100]_i_1__0_n_0\,
      CO(3) => \section_out12_reg[104]_i_1__0_n_0\,
      CO(2) => \section_out12_reg[104]_i_1__0_n_1\,
      CO(1) => \section_out12_reg[104]_i_1__0_n_2\,
      CO(0) => \section_out12_reg[104]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => section_out11_reg(94),
      DI(2) => section_out11_reg(94),
      DI(1) => section_out11_reg(94),
      DI(0) => section_out11_reg(94),
      O(3) => \section_out12_reg[104]_i_1__0_n_4\,
      O(2) => \section_out12_reg[104]_i_1__0_n_5\,
      O(1) => \section_out12_reg[104]_i_1__0_n_6\,
      O(0) => \section_out12_reg[104]_i_1__0_n_7\,
      S(3) => \section_out12[104]_i_2__0_n_0\,
      S(2) => \section_out12[104]_i_3__0_n_0\,
      S(1) => \section_out12[104]_i_4__0_n_0\,
      S(0) => \section_out12[104]_i_5__0_n_0\
    );
\section_out12_reg[105]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[104]_i_1__0_n_6\,
      Q => \section_out12_reg_n_0_[105]\
    );
\section_out12_reg[106]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[104]_i_1__0_n_5\,
      Q => \section_out12_reg_n_0_[106]\
    );
\section_out12_reg[107]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[104]_i_1__0_n_4\,
      Q => \section_out12_reg_n_0_[107]\
    );
\section_out12_reg[108]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[108]_i_1__0_n_7\,
      Q => \section_out12_reg_n_0_[108]\
    );
\section_out12_reg[108]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[104]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_section_out12_reg[108]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_section_out12_reg[108]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \section_out12_reg[108]_i_1__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \section_out12[108]_i_2__0_n_0\
    );
\section_out12_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[8]_i_1__0_n_5\,
      Q => \section_out12_reg_n_0_[10]\
    );
\section_out12_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[8]_i_1__0_n_4\,
      Q => \section_out12_reg_n_0_[11]\
    );
\section_out12_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[12]_i_1__0_n_7\,
      Q => \section_out12_reg_n_0_[12]\
    );
\section_out12_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[8]_i_1__0_n_0\,
      CO(3) => \section_out12_reg[12]_i_1__0_n_0\,
      CO(2) => \section_out12_reg[12]_i_1__0_n_1\,
      CO(1) => \section_out12_reg[12]_i_1__0_n_2\,
      CO(0) => \section_out12_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(15 downto 12),
      O(3) => \section_out12_reg[12]_i_1__0_n_4\,
      O(2) => \section_out12_reg[12]_i_1__0_n_5\,
      O(1) => \section_out12_reg[12]_i_1__0_n_6\,
      O(0) => \section_out12_reg[12]_i_1__0_n_7\,
      S(3) => \section_out12[12]_i_2__0_n_0\,
      S(2) => \section_out12[12]_i_3__0_n_0\,
      S(1) => \section_out12[12]_i_4__0_n_0\,
      S(0) => \section_out12[12]_i_5__0_n_0\
    );
\section_out12_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[12]_i_1__0_n_6\,
      Q => \section_out12_reg_n_0_[13]\
    );
\section_out12_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[12]_i_1__0_n_5\,
      Q => \section_out12_reg_n_0_[14]\
    );
\section_out12_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[12]_i_1__0_n_4\,
      Q => \section_out12_reg_n_0_[15]\
    );
\section_out12_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[16]_i_1__0_n_7\,
      Q => \section_out12_reg_n_0_[16]\
    );
\section_out12_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[12]_i_1__0_n_0\,
      CO(3) => \section_out12_reg[16]_i_1__0_n_0\,
      CO(2) => \section_out12_reg[16]_i_1__0_n_1\,
      CO(1) => \section_out12_reg[16]_i_1__0_n_2\,
      CO(0) => \section_out12_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(19 downto 16),
      O(3) => \section_out12_reg[16]_i_1__0_n_4\,
      O(2) => \section_out12_reg[16]_i_1__0_n_5\,
      O(1) => \section_out12_reg[16]_i_1__0_n_6\,
      O(0) => \section_out12_reg[16]_i_1__0_n_7\,
      S(3) => \section_out12[16]_i_2__0_n_0\,
      S(2) => \section_out12[16]_i_3__0_n_0\,
      S(1) => \section_out12[16]_i_4__0_n_0\,
      S(0) => \section_out12[16]_i_5__0_n_0\
    );
\section_out12_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[16]_i_1__0_n_6\,
      Q => \section_out12_reg_n_0_[17]\
    );
\section_out12_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[16]_i_1__0_n_5\,
      Q => \section_out12_reg_n_0_[18]\
    );
\section_out12_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[16]_i_1__0_n_4\,
      Q => \section_out12_reg_n_0_[19]\
    );
\section_out12_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[0]_i_1__0_n_6\,
      Q => \section_out12_reg_n_0_[1]\
    );
\section_out12_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[20]_i_1__0_n_7\,
      Q => \section_out12_reg_n_0_[20]\
    );
\section_out12_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[16]_i_1__0_n_0\,
      CO(3) => \section_out12_reg[20]_i_1__0_n_0\,
      CO(2) => \section_out12_reg[20]_i_1__0_n_1\,
      CO(1) => \section_out12_reg[20]_i_1__0_n_2\,
      CO(0) => \section_out12_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(23 downto 20),
      O(3) => \section_out12_reg[20]_i_1__0_n_4\,
      O(2) => \section_out12_reg[20]_i_1__0_n_5\,
      O(1) => \section_out12_reg[20]_i_1__0_n_6\,
      O(0) => \section_out12_reg[20]_i_1__0_n_7\,
      S(3) => \section_out12[20]_i_2__0_n_0\,
      S(2) => \section_out12[20]_i_3__0_n_0\,
      S(1) => \section_out12[20]_i_4__0_n_0\,
      S(0) => \section_out12[20]_i_5__0_n_0\
    );
\section_out12_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[20]_i_1__0_n_6\,
      Q => \section_out12_reg_n_0_[21]\
    );
\section_out12_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[20]_i_1__0_n_5\,
      Q => \section_out12_reg_n_0_[22]\
    );
\section_out12_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[20]_i_1__0_n_4\,
      Q => \section_out12_reg_n_0_[23]\
    );
\section_out12_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[24]_i_1__0_n_7\,
      Q => \section_out12_reg_n_0_[24]\
    );
\section_out12_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[20]_i_1__0_n_0\,
      CO(3) => \section_out12_reg[24]_i_1__0_n_0\,
      CO(2) => \section_out12_reg[24]_i_1__0_n_1\,
      CO(1) => \section_out12_reg[24]_i_1__0_n_2\,
      CO(0) => \section_out12_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(27 downto 24),
      O(3) => \section_out12_reg[24]_i_1__0_n_4\,
      O(2) => \section_out12_reg[24]_i_1__0_n_5\,
      O(1) => \section_out12_reg[24]_i_1__0_n_6\,
      O(0) => \section_out12_reg[24]_i_1__0_n_7\,
      S(3) => \section_out12[24]_i_2__0_n_0\,
      S(2) => \section_out12[24]_i_3__0_n_0\,
      S(1) => \section_out12[24]_i_4__0_n_0\,
      S(0) => \section_out12[24]_i_5__0_n_0\
    );
\section_out12_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[24]_i_1__0_n_6\,
      Q => \section_out12_reg_n_0_[25]\
    );
\section_out12_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[24]_i_1__0_n_5\,
      Q => \section_out12_reg_n_0_[26]\
    );
\section_out12_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[24]_i_1__0_n_4\,
      Q => \section_out12_reg_n_0_[27]\
    );
\section_out12_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[28]_i_1__0_n_7\,
      Q => \section_out12_reg_n_0_[28]\
    );
\section_out12_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[24]_i_1__0_n_0\,
      CO(3) => \section_out12_reg[28]_i_1__0_n_0\,
      CO(2) => \section_out12_reg[28]_i_1__0_n_1\,
      CO(1) => \section_out12_reg[28]_i_1__0_n_2\,
      CO(0) => \section_out12_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(31 downto 28),
      O(3) => \section_out12_reg[28]_i_1__0_n_4\,
      O(2) => \section_out12_reg[28]_i_1__0_n_5\,
      O(1) => \section_out12_reg[28]_i_1__0_n_6\,
      O(0) => \section_out12_reg[28]_i_1__0_n_7\,
      S(3) => \section_out12[28]_i_2__0_n_0\,
      S(2) => \section_out12[28]_i_3__0_n_0\,
      S(1) => \section_out12[28]_i_4__0_n_0\,
      S(0) => \section_out12[28]_i_5__0_n_0\
    );
\section_out12_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[28]_i_1__0_n_6\,
      Q => \section_out12_reg_n_0_[29]\
    );
\section_out12_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[0]_i_1__0_n_5\,
      Q => \section_out12_reg_n_0_[2]\
    );
\section_out12_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[28]_i_1__0_n_5\,
      Q => \section_out12_reg_n_0_[30]\
    );
\section_out12_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[28]_i_1__0_n_4\,
      Q => \section_out12_reg_n_0_[31]\
    );
\section_out12_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[32]_i_1__0_n_7\,
      Q => \section_out12_reg_n_0_[32]\
    );
\section_out12_reg[32]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[28]_i_1__0_n_0\,
      CO(3) => \section_out12_reg[32]_i_1__0_n_0\,
      CO(2) => \section_out12_reg[32]_i_1__0_n_1\,
      CO(1) => \section_out12_reg[32]_i_1__0_n_2\,
      CO(0) => \section_out12_reg[32]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(35 downto 32),
      O(3) => \section_out12_reg[32]_i_1__0_n_4\,
      O(2) => \section_out12_reg[32]_i_1__0_n_5\,
      O(1) => \section_out12_reg[32]_i_1__0_n_6\,
      O(0) => \section_out12_reg[32]_i_1__0_n_7\,
      S(3) => \section_out12[32]_i_2__0_n_0\,
      S(2) => \section_out12[32]_i_3__0_n_0\,
      S(1) => \section_out12[32]_i_4__0_n_0\,
      S(0) => \section_out12[32]_i_5__0_n_0\
    );
\section_out12_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[32]_i_1__0_n_6\,
      Q => \section_out12_reg_n_0_[33]\
    );
\section_out12_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[32]_i_1__0_n_5\,
      Q => \section_out12_reg_n_0_[34]\
    );
\section_out12_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[32]_i_1__0_n_4\,
      Q => \section_out12_reg_n_0_[35]\
    );
\section_out12_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[36]_i_1__0_n_7\,
      Q => \section_out12_reg_n_0_[36]\
    );
\section_out12_reg[36]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[32]_i_1__0_n_0\,
      CO(3) => \section_out12_reg[36]_i_1__0_n_0\,
      CO(2) => \section_out12_reg[36]_i_1__0_n_1\,
      CO(1) => \section_out12_reg[36]_i_1__0_n_2\,
      CO(0) => \section_out12_reg[36]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(39 downto 36),
      O(3) => \section_out12_reg[36]_i_1__0_n_4\,
      O(2) => \section_out12_reg[36]_i_1__0_n_5\,
      O(1) => \section_out12_reg[36]_i_1__0_n_6\,
      O(0) => \section_out12_reg[36]_i_1__0_n_7\,
      S(3) => \section_out12[36]_i_2__0_n_0\,
      S(2) => \section_out12[36]_i_3__0_n_0\,
      S(1) => \section_out12[36]_i_4__0_n_0\,
      S(0) => \section_out12[36]_i_5__0_n_0\
    );
\section_out12_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[36]_i_1__0_n_6\,
      Q => \section_out12_reg_n_0_[37]\
    );
\section_out12_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[36]_i_1__0_n_5\,
      Q => \section_out12_reg_n_0_[38]\
    );
\section_out12_reg[39]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[36]_i_1__0_n_4\,
      Q => \section_out12_reg_n_0_[39]\
    );
\section_out12_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[0]_i_1__0_n_4\,
      Q => \section_out12_reg_n_0_[3]\
    );
\section_out12_reg[40]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[40]_i_1__0_n_7\,
      Q => \section_out12_reg_n_0_[40]\
    );
\section_out12_reg[40]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[36]_i_1__0_n_0\,
      CO(3) => \section_out12_reg[40]_i_1__0_n_0\,
      CO(2) => \section_out12_reg[40]_i_1__0_n_1\,
      CO(1) => \section_out12_reg[40]_i_1__0_n_2\,
      CO(0) => \section_out12_reg[40]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(43 downto 40),
      O(3) => \section_out12_reg[40]_i_1__0_n_4\,
      O(2) => \section_out12_reg[40]_i_1__0_n_5\,
      O(1) => \section_out12_reg[40]_i_1__0_n_6\,
      O(0) => \section_out12_reg[40]_i_1__0_n_7\,
      S(3) => \section_out12[40]_i_2__0_n_0\,
      S(2) => \section_out12[40]_i_3__0_n_0\,
      S(1) => \section_out12[40]_i_4__0_n_0\,
      S(0) => \section_out12[40]_i_5__0_n_0\
    );
\section_out12_reg[41]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[40]_i_1__0_n_6\,
      Q => \section_out12_reg_n_0_[41]\
    );
\section_out12_reg[42]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[40]_i_1__0_n_5\,
      Q => \section_out12_reg_n_0_[42]\
    );
\section_out12_reg[43]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[40]_i_1__0_n_4\,
      Q => \section_out12_reg_n_0_[43]\
    );
\section_out12_reg[44]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[44]_i_1__0_n_7\,
      Q => \section_out12_reg_n_0_[44]\
    );
\section_out12_reg[44]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[40]_i_1__0_n_0\,
      CO(3) => \section_out12_reg[44]_i_1__0_n_0\,
      CO(2) => \section_out12_reg[44]_i_1__0_n_1\,
      CO(1) => \section_out12_reg[44]_i_1__0_n_2\,
      CO(0) => \section_out12_reg[44]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(47 downto 44),
      O(3) => \section_out12_reg[44]_i_1__0_n_4\,
      O(2) => \section_out12_reg[44]_i_1__0_n_5\,
      O(1) => \section_out12_reg[44]_i_1__0_n_6\,
      O(0) => \section_out12_reg[44]_i_1__0_n_7\,
      S(3) => \section_out12[44]_i_2__0_n_0\,
      S(2) => \section_out12[44]_i_3__0_n_0\,
      S(1) => \section_out12[44]_i_4__0_n_0\,
      S(0) => \section_out12[44]_i_5__0_n_0\
    );
\section_out12_reg[45]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[44]_i_1__0_n_6\,
      Q => \section_out12_reg_n_0_[45]\
    );
\section_out12_reg[46]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[44]_i_1__0_n_5\,
      Q => \section_out12_reg_n_0_[46]\
    );
\section_out12_reg[47]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[44]_i_1__0_n_4\,
      Q => \section_out12_reg_n_0_[47]\
    );
\section_out12_reg[48]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[48]_i_1__0_n_7\,
      Q => \section_out12_reg_n_0_[48]\
    );
\section_out12_reg[48]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[44]_i_1__0_n_0\,
      CO(3) => \section_out12_reg[48]_i_1__0_n_0\,
      CO(2) => \section_out12_reg[48]_i_1__0_n_1\,
      CO(1) => \section_out12_reg[48]_i_1__0_n_2\,
      CO(0) => \section_out12_reg[48]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(51 downto 48),
      O(3) => \section_out12_reg[48]_i_1__0_n_4\,
      O(2) => \section_out12_reg[48]_i_1__0_n_5\,
      O(1) => \section_out12_reg[48]_i_1__0_n_6\,
      O(0) => \section_out12_reg[48]_i_1__0_n_7\,
      S(3) => \section_out12[48]_i_2__0_n_0\,
      S(2) => \section_out12[48]_i_3__0_n_0\,
      S(1) => \section_out12[48]_i_4__0_n_0\,
      S(0) => \section_out12[48]_i_5__0_n_0\
    );
\section_out12_reg[49]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[48]_i_1__0_n_6\,
      Q => \section_out12_reg_n_0_[49]\
    );
\section_out12_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[4]_i_1__0_n_7\,
      Q => \section_out12_reg_n_0_[4]\
    );
\section_out12_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[0]_i_1__0_n_0\,
      CO(3) => \section_out12_reg[4]_i_1__0_n_0\,
      CO(2) => \section_out12_reg[4]_i_1__0_n_1\,
      CO(1) => \section_out12_reg[4]_i_1__0_n_2\,
      CO(0) => \section_out12_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(7 downto 4),
      O(3) => \section_out12_reg[4]_i_1__0_n_4\,
      O(2) => \section_out12_reg[4]_i_1__0_n_5\,
      O(1) => \section_out12_reg[4]_i_1__0_n_6\,
      O(0) => \section_out12_reg[4]_i_1__0_n_7\,
      S(3) => \section_out12[4]_i_2__0_n_0\,
      S(2) => \section_out12[4]_i_3__0_n_0\,
      S(1) => \section_out12[4]_i_4__0_n_0\,
      S(0) => \section_out12[4]_i_5__0_n_0\
    );
\section_out12_reg[50]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[48]_i_1__0_n_5\,
      Q => \section_out12_reg_n_0_[50]\
    );
\section_out12_reg[51]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[48]_i_1__0_n_4\,
      Q => \section_out12_reg_n_0_[51]\
    );
\section_out12_reg[52]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[52]_i_1__0_n_7\,
      Q => \section_out12_reg_n_0_[52]\
    );
\section_out12_reg[52]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[48]_i_1__0_n_0\,
      CO(3) => \section_out12_reg[52]_i_1__0_n_0\,
      CO(2) => \section_out12_reg[52]_i_1__0_n_1\,
      CO(1) => \section_out12_reg[52]_i_1__0_n_2\,
      CO(0) => \section_out12_reg[52]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(55 downto 52),
      O(3) => \section_out12_reg[52]_i_1__0_n_4\,
      O(2) => \section_out12_reg[52]_i_1__0_n_5\,
      O(1) => \section_out12_reg[52]_i_1__0_n_6\,
      O(0) => \section_out12_reg[52]_i_1__0_n_7\,
      S(3) => \section_out12[52]_i_2__0_n_0\,
      S(2) => \section_out12[52]_i_3__0_n_0\,
      S(1) => \section_out12[52]_i_4__0_n_0\,
      S(0) => \section_out12[52]_i_5__0_n_0\
    );
\section_out12_reg[53]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[52]_i_1__0_n_6\,
      Q => \section_out12_reg_n_0_[53]\
    );
\section_out12_reg[54]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[52]_i_1__0_n_5\,
      Q => \section_out12_reg_n_0_[54]\
    );
\section_out12_reg[55]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[52]_i_1__0_n_4\,
      Q => \section_out12_reg_n_0_[55]\
    );
\section_out12_reg[56]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[56]_i_1__0_n_7\,
      Q => \section_out12_reg_n_0_[56]\
    );
\section_out12_reg[56]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[52]_i_1__0_n_0\,
      CO(3) => \section_out12_reg[56]_i_1__0_n_0\,
      CO(2) => \section_out12_reg[56]_i_1__0_n_1\,
      CO(1) => \section_out12_reg[56]_i_1__0_n_2\,
      CO(0) => \section_out12_reg[56]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(59 downto 56),
      O(3) => \section_out12_reg[56]_i_1__0_n_4\,
      O(2) => \section_out12_reg[56]_i_1__0_n_5\,
      O(1) => \section_out12_reg[56]_i_1__0_n_6\,
      O(0) => \section_out12_reg[56]_i_1__0_n_7\,
      S(3) => \section_out12[56]_i_2__0_n_0\,
      S(2) => \section_out12[56]_i_3__0_n_0\,
      S(1) => \section_out12[56]_i_4__0_n_0\,
      S(0) => \section_out12[56]_i_5__0_n_0\
    );
\section_out12_reg[57]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[56]_i_1__0_n_6\,
      Q => \section_out12_reg_n_0_[57]\
    );
\section_out12_reg[58]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[56]_i_1__0_n_5\,
      Q => \section_out12_reg_n_0_[58]\
    );
\section_out12_reg[59]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[56]_i_1__0_n_4\,
      Q => \section_out12_reg_n_0_[59]\
    );
\section_out12_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[4]_i_1__0_n_6\,
      Q => \section_out12_reg_n_0_[5]\
    );
\section_out12_reg[60]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[60]_i_1__0_n_7\,
      Q => \section_out12_reg_n_0_[60]\
    );
\section_out12_reg[60]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[56]_i_1__0_n_0\,
      CO(3) => \section_out12_reg[60]_i_1__0_n_0\,
      CO(2) => \section_out12_reg[60]_i_1__0_n_1\,
      CO(1) => \section_out12_reg[60]_i_1__0_n_2\,
      CO(0) => \section_out12_reg[60]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(63 downto 60),
      O(3) => \section_out12_reg[60]_i_1__0_n_4\,
      O(2) => \section_out12_reg[60]_i_1__0_n_5\,
      O(1) => \section_out12_reg[60]_i_1__0_n_6\,
      O(0) => \section_out12_reg[60]_i_1__0_n_7\,
      S(3) => \section_out12[60]_i_2__0_n_0\,
      S(2) => \section_out12[60]_i_3__0_n_0\,
      S(1) => \section_out12[60]_i_4__0_n_0\,
      S(0) => \section_out12[60]_i_5__0_n_0\
    );
\section_out12_reg[61]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[60]_i_1__0_n_6\,
      Q => \section_out12_reg_n_0_[61]\
    );
\section_out12_reg[62]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[60]_i_1__0_n_5\,
      Q => \section_out12_reg_n_0_[62]\
    );
\section_out12_reg[63]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[60]_i_1__0_n_4\,
      Q => \section_out12_reg_n_0_[63]\
    );
\section_out12_reg[64]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[64]_i_1__0_n_7\,
      Q => \section_out12_reg_n_0_[64]\
    );
\section_out12_reg[64]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[60]_i_1__0_n_0\,
      CO(3) => \section_out12_reg[64]_i_1__0_n_0\,
      CO(2) => \section_out12_reg[64]_i_1__0_n_1\,
      CO(1) => \section_out12_reg[64]_i_1__0_n_2\,
      CO(0) => \section_out12_reg[64]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(67 downto 64),
      O(3) => \section_out12_reg[64]_i_1__0_n_4\,
      O(2) => \section_out12_reg[64]_i_1__0_n_5\,
      O(1) => \section_out12_reg[64]_i_1__0_n_6\,
      O(0) => \section_out12_reg[64]_i_1__0_n_7\,
      S(3) => \section_out12[64]_i_2__0_n_0\,
      S(2) => \section_out12[64]_i_3__0_n_0\,
      S(1) => \section_out12[64]_i_4__0_n_0\,
      S(0) => \section_out12[64]_i_5__0_n_0\
    );
\section_out12_reg[65]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[64]_i_1__0_n_6\,
      Q => \section_out12_reg_n_0_[65]\
    );
\section_out12_reg[66]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[64]_i_1__0_n_5\,
      Q => \section_out12_reg_n_0_[66]\
    );
\section_out12_reg[67]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[64]_i_1__0_n_4\,
      Q => \section_out12_reg_n_0_[67]\
    );
\section_out12_reg[68]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[68]_i_1__0_n_7\,
      Q => \section_out12_reg_n_0_[68]\
    );
\section_out12_reg[68]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[64]_i_1__0_n_0\,
      CO(3) => \section_out12_reg[68]_i_1__0_n_0\,
      CO(2) => \section_out12_reg[68]_i_1__0_n_1\,
      CO(1) => \section_out12_reg[68]_i_1__0_n_2\,
      CO(0) => \section_out12_reg[68]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(71 downto 68),
      O(3) => \section_out12_reg[68]_i_1__0_n_4\,
      O(2) => \section_out12_reg[68]_i_1__0_n_5\,
      O(1) => \section_out12_reg[68]_i_1__0_n_6\,
      O(0) => \section_out12_reg[68]_i_1__0_n_7\,
      S(3) => \section_out12[68]_i_2__0_n_0\,
      S(2) => \section_out12[68]_i_3__0_n_0\,
      S(1) => \section_out12[68]_i_4__0_n_0\,
      S(0) => \section_out12[68]_i_5__0_n_0\
    );
\section_out12_reg[69]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[68]_i_1__0_n_6\,
      Q => \section_out12_reg_n_0_[69]\
    );
\section_out12_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[4]_i_1__0_n_5\,
      Q => \section_out12_reg_n_0_[6]\
    );
\section_out12_reg[70]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[68]_i_1__0_n_5\,
      Q => \section_out12_reg_n_0_[70]\
    );
\section_out12_reg[71]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[68]_i_1__0_n_4\,
      Q => \section_out12_reg_n_0_[71]\
    );
\section_out12_reg[72]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[72]_i_1__0_n_7\,
      Q => \section_out12_reg_n_0_[72]\
    );
\section_out12_reg[72]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[68]_i_1__0_n_0\,
      CO(3) => \section_out12_reg[72]_i_1__0_n_0\,
      CO(2) => \section_out12_reg[72]_i_1__0_n_1\,
      CO(1) => \section_out12_reg[72]_i_1__0_n_2\,
      CO(0) => \section_out12_reg[72]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(75 downto 72),
      O(3) => \section_out12_reg[72]_i_1__0_n_4\,
      O(2) => \section_out12_reg[72]_i_1__0_n_5\,
      O(1) => \section_out12_reg[72]_i_1__0_n_6\,
      O(0) => \section_out12_reg[72]_i_1__0_n_7\,
      S(3) => \section_out12[72]_i_2__0_n_0\,
      S(2) => \section_out12[72]_i_3__0_n_0\,
      S(1) => \section_out12[72]_i_4__0_n_0\,
      S(0) => \section_out12[72]_i_5__0_n_0\
    );
\section_out12_reg[73]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[72]_i_1__0_n_6\,
      Q => \section_out12_reg_n_0_[73]\
    );
\section_out12_reg[74]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[72]_i_1__0_n_5\,
      Q => \section_out12_reg_n_0_[74]\
    );
\section_out12_reg[75]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[72]_i_1__0_n_4\,
      Q => \section_out12_reg_n_0_[75]\
    );
\section_out12_reg[76]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[76]_i_1__0_n_7\,
      Q => \section_out12_reg_n_0_[76]\
    );
\section_out12_reg[76]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[72]_i_1__0_n_0\,
      CO(3) => \section_out12_reg[76]_i_1__0_n_0\,
      CO(2) => \section_out12_reg[76]_i_1__0_n_1\,
      CO(1) => \section_out12_reg[76]_i_1__0_n_2\,
      CO(0) => \section_out12_reg[76]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(79 downto 76),
      O(3) => \section_out12_reg[76]_i_1__0_n_4\,
      O(2) => \section_out12_reg[76]_i_1__0_n_5\,
      O(1) => \section_out12_reg[76]_i_1__0_n_6\,
      O(0) => \section_out12_reg[76]_i_1__0_n_7\,
      S(3) => \section_out12[76]_i_2__0_n_0\,
      S(2) => \section_out12[76]_i_3__0_n_0\,
      S(1) => \section_out12[76]_i_4__0_n_0\,
      S(0) => \section_out12[76]_i_5__0_n_0\
    );
\section_out12_reg[77]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[76]_i_1__0_n_6\,
      Q => \section_out12_reg_n_0_[77]\
    );
\section_out12_reg[78]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[76]_i_1__0_n_5\,
      Q => \section_out12_reg_n_0_[78]\
    );
\section_out12_reg[79]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[76]_i_1__0_n_4\,
      Q => \section_out12_reg_n_0_[79]\
    );
\section_out12_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[4]_i_1__0_n_4\,
      Q => \section_out12_reg_n_0_[7]\
    );
\section_out12_reg[80]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[80]_i_1__0_n_7\,
      Q => \section_out12_reg_n_0_[80]\
    );
\section_out12_reg[80]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[76]_i_1__0_n_0\,
      CO(3) => \section_out12_reg[80]_i_1__0_n_0\,
      CO(2) => \section_out12_reg[80]_i_1__0_n_1\,
      CO(1) => \section_out12_reg[80]_i_1__0_n_2\,
      CO(0) => \section_out12_reg[80]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(83 downto 80),
      O(3) => \section_out12_reg[80]_i_1__0_n_4\,
      O(2) => \section_out12_reg[80]_i_1__0_n_5\,
      O(1) => \section_out12_reg[80]_i_1__0_n_6\,
      O(0) => \section_out12_reg[80]_i_1__0_n_7\,
      S(3) => \section_out12[80]_i_2__0_n_0\,
      S(2) => \section_out12[80]_i_3__0_n_0\,
      S(1) => \section_out12[80]_i_4__0_n_0\,
      S(0) => \section_out12[80]_i_5__0_n_0\
    );
\section_out12_reg[81]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[80]_i_1__0_n_6\,
      Q => \section_out12_reg_n_0_[81]\
    );
\section_out12_reg[82]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[80]_i_1__0_n_5\,
      Q => \section_out12_reg_n_0_[82]\
    );
\section_out12_reg[83]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[80]_i_1__0_n_4\,
      Q => \section_out12_reg_n_0_[83]\
    );
\section_out12_reg[84]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[84]_i_1__0_n_7\,
      Q => \section_out12_reg_n_0_[84]\
    );
\section_out12_reg[84]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[80]_i_1__0_n_0\,
      CO(3) => \section_out12_reg[84]_i_1__0_n_0\,
      CO(2) => \section_out12_reg[84]_i_1__0_n_1\,
      CO(1) => \section_out12_reg[84]_i_1__0_n_2\,
      CO(0) => \section_out12_reg[84]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(87 downto 84),
      O(3) => \section_out12_reg[84]_i_1__0_n_4\,
      O(2) => \section_out12_reg[84]_i_1__0_n_5\,
      O(1) => \section_out12_reg[84]_i_1__0_n_6\,
      O(0) => \section_out12_reg[84]_i_1__0_n_7\,
      S(3) => \section_out12[84]_i_2__0_n_0\,
      S(2) => \section_out12[84]_i_3__0_n_0\,
      S(1) => \section_out12[84]_i_4__0_n_0\,
      S(0) => \section_out12[84]_i_5__0_n_0\
    );
\section_out12_reg[85]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[84]_i_1__0_n_6\,
      Q => \section_out12_reg_n_0_[85]\
    );
\section_out12_reg[86]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[84]_i_1__0_n_5\,
      Q => \section_out12_reg_n_0_[86]\
    );
\section_out12_reg[87]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[84]_i_1__0_n_4\,
      Q => \section_out12_reg_n_0_[87]\
    );
\section_out12_reg[88]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[88]_i_1__0_n_7\,
      Q => \section_out12_reg_n_0_[88]\
    );
\section_out12_reg[88]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[84]_i_1__0_n_0\,
      CO(3) => \section_out12_reg[88]_i_1__0_n_0\,
      CO(2) => \section_out12_reg[88]_i_1__0_n_1\,
      CO(1) => \section_out12_reg[88]_i_1__0_n_2\,
      CO(0) => \section_out12_reg[88]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(91 downto 88),
      O(3) => \section_out12_reg[88]_i_1__0_n_4\,
      O(2) => \section_out12_reg[88]_i_1__0_n_5\,
      O(1) => \section_out12_reg[88]_i_1__0_n_6\,
      O(0) => \section_out12_reg[88]_i_1__0_n_7\,
      S(3) => \section_out12[88]_i_2__0_n_0\,
      S(2) => \section_out12[88]_i_3__0_n_0\,
      S(1) => \section_out12[88]_i_4__0_n_0\,
      S(0) => \section_out12[88]_i_5__0_n_0\
    );
\section_out12_reg[89]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[88]_i_1__0_n_6\,
      Q => \section_out12_reg_n_0_[89]\
    );
\section_out12_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[8]_i_1__0_n_7\,
      Q => \section_out12_reg_n_0_[8]\
    );
\section_out12_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[4]_i_1__0_n_0\,
      CO(3) => \section_out12_reg[8]_i_1__0_n_0\,
      CO(2) => \section_out12_reg[8]_i_1__0_n_1\,
      CO(1) => \section_out12_reg[8]_i_1__0_n_2\,
      CO(0) => \section_out12_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(11 downto 8),
      O(3) => \section_out12_reg[8]_i_1__0_n_4\,
      O(2) => \section_out12_reg[8]_i_1__0_n_5\,
      O(1) => \section_out12_reg[8]_i_1__0_n_6\,
      O(0) => \section_out12_reg[8]_i_1__0_n_7\,
      S(3) => \section_out12[8]_i_2__0_n_0\,
      S(2) => \section_out12[8]_i_3__0_n_0\,
      S(1) => \section_out12[8]_i_4__0_n_0\,
      S(0) => \section_out12[8]_i_5__0_n_0\
    );
\section_out12_reg[90]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[88]_i_1__0_n_5\,
      Q => \section_out12_reg_n_0_[90]\
    );
\section_out12_reg[91]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[88]_i_1__0_n_4\,
      Q => \section_out12_reg_n_0_[91]\
    );
\section_out12_reg[92]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[92]_i_1__0_n_7\,
      Q => \section_out12_reg_n_0_[92]\
    );
\section_out12_reg[92]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[88]_i_1__0_n_0\,
      CO(3) => \section_out12_reg[92]_i_1__0_n_0\,
      CO(2) => \section_out12_reg[92]_i_1__0_n_1\,
      CO(1) => \section_out12_reg[92]_i_1__0_n_2\,
      CO(0) => \section_out12_reg[92]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => section_out11_reg(94),
      DI(2 downto 0) => section_out11_reg(94 downto 92),
      O(3) => \section_out12_reg[92]_i_1__0_n_4\,
      O(2) => \section_out12_reg[92]_i_1__0_n_5\,
      O(1) => \section_out12_reg[92]_i_1__0_n_6\,
      O(0) => \section_out12_reg[92]_i_1__0_n_7\,
      S(3) => \section_out12[92]_i_2__0_n_0\,
      S(2) => \section_out12[92]_i_3__0_n_0\,
      S(1) => \section_out12[92]_i_4__0_n_0\,
      S(0) => \section_out12[92]_i_5__0_n_0\
    );
\section_out12_reg[93]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[92]_i_1__0_n_6\,
      Q => \section_out12_reg_n_0_[93]\
    );
\section_out12_reg[94]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[92]_i_1__0_n_5\,
      Q => \section_out12_reg_n_0_[94]\
    );
\section_out12_reg[95]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[92]_i_1__0_n_4\,
      Q => \section_out12_reg_n_0_[95]\
    );
\section_out12_reg[96]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[96]_i_1__0_n_7\,
      Q => \section_out12_reg_n_0_[96]\
    );
\section_out12_reg[96]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[92]_i_1__0_n_0\,
      CO(3) => \section_out12_reg[96]_i_1__0_n_0\,
      CO(2) => \section_out12_reg[96]_i_1__0_n_1\,
      CO(1) => \section_out12_reg[96]_i_1__0_n_2\,
      CO(0) => \section_out12_reg[96]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => section_out11_reg(94),
      DI(2) => section_out11_reg(94),
      DI(1) => section_out11_reg(94),
      DI(0) => section_out11_reg(94),
      O(3) => \section_out12_reg[96]_i_1__0_n_4\,
      O(2) => \section_out12_reg[96]_i_1__0_n_5\,
      O(1) => \section_out12_reg[96]_i_1__0_n_6\,
      O(0) => \section_out12_reg[96]_i_1__0_n_7\,
      S(3) => \section_out12[96]_i_2__0_n_0\,
      S(2) => \section_out12[96]_i_3__0_n_0\,
      S(1) => \section_out12[96]_i_4__0_n_0\,
      S(0) => \section_out12[96]_i_5__0_n_0\
    );
\section_out12_reg[97]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[96]_i_1__0_n_6\,
      Q => \section_out12_reg_n_0_[97]\
    );
\section_out12_reg[98]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[96]_i_1__0_n_5\,
      Q => \section_out12_reg_n_0_[98]\
    );
\section_out12_reg[99]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[96]_i_1__0_n_4\,
      Q => \section_out12_reg_n_0_[99]\
    );
\section_out12_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[8]_i_1__0_n_6\,
      Q => \section_out12_reg_n_0_[9]\
    );
\section_out7[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(3),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(3),
      O => \section_out7[0]_i_2__0_n_0\
    );
\section_out7[0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(2),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(2),
      O => \section_out7[0]_i_3__0_n_0\
    );
\section_out7[0]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(1),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(1),
      O => \section_out7[0]_i_4__0_n_0\
    );
\section_out7[0]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(0),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(0),
      O => \section_out7[0]_i_5__0_n_0\
    );
\section_out7[12]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(15),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(15),
      O => \section_out7[12]_i_2__0_n_0\
    );
\section_out7[12]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(14),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(14),
      O => \section_out7[12]_i_3__0_n_0\
    );
\section_out7[12]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(13),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(13),
      O => \section_out7[12]_i_4__0_n_0\
    );
\section_out7[12]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(12),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(12),
      O => \section_out7[12]_i_5__0_n_0\
    );
\section_out7[16]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(19),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(19),
      O => \section_out7[16]_i_2__0_n_0\
    );
\section_out7[16]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(18),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(18),
      O => \section_out7[16]_i_3__0_n_0\
    );
\section_out7[16]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(17),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(17),
      O => \section_out7[16]_i_4__0_n_0\
    );
\section_out7[16]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(16),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(16),
      O => \section_out7[16]_i_5__0_n_0\
    );
\section_out7[20]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(23),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(23),
      O => \section_out7[20]_i_2__0_n_0\
    );
\section_out7[20]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(22),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(22),
      O => \section_out7[20]_i_3__0_n_0\
    );
\section_out7[20]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(21),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(21),
      O => \section_out7[20]_i_4__0_n_0\
    );
\section_out7[20]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(20),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(20),
      O => \section_out7[20]_i_5__0_n_0\
    );
\section_out7[24]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(27),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(27),
      O => \section_out7[24]_i_2__0_n_0\
    );
\section_out7[24]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(26),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(26),
      O => \section_out7[24]_i_3__0_n_0\
    );
\section_out7[24]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(25),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(25),
      O => \section_out7[24]_i_4__0_n_0\
    );
\section_out7[24]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(24),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(24),
      O => \section_out7[24]_i_5__0_n_0\
    );
\section_out7[28]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(31),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(31),
      O => \section_out7[28]_i_2__0_n_0\
    );
\section_out7[28]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(30),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(30),
      O => \section_out7[28]_i_3__0_n_0\
    );
\section_out7[28]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(29),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(29),
      O => \section_out7[28]_i_4__0_n_0\
    );
\section_out7[28]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(28),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(28),
      O => \section_out7[28]_i_5__0_n_0\
    );
\section_out7[32]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^cur_count_reg[2]_0\(0),
      I1 => cic_pipeline6(35),
      I2 => section_out7_reg(35),
      O => \section_out7[32]_i_2__0_n_0\
    );
\section_out7[32]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(34),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(34),
      O => \section_out7[32]_i_3__0_n_0\
    );
\section_out7[32]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(33),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(33),
      O => \section_out7[32]_i_4__0_n_0\
    );
\section_out7[32]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(32),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(32),
      O => \section_out7[32]_i_5__0_n_0\
    );
\section_out7[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(7),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(7),
      O => \section_out7[4]_i_2__0_n_0\
    );
\section_out7[4]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(6),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(6),
      O => \section_out7[4]_i_3__0_n_0\
    );
\section_out7[4]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(5),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(5),
      O => \section_out7[4]_i_4__0_n_0\
    );
\section_out7[4]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(4),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(4),
      O => \section_out7[4]_i_5__0_n_0\
    );
\section_out7[8]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(11),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(11),
      O => \section_out7[8]_i_2__0_n_0\
    );
\section_out7[8]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(10),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(10),
      O => \section_out7[8]_i_3__0_n_0\
    );
\section_out7[8]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(9),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(9),
      O => \section_out7[8]_i_4__0_n_0\
    );
\section_out7[8]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(8),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(8),
      O => \section_out7[8]_i_5__0_n_0\
    );
\section_out7_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[0]_i_1__0_n_7\,
      Q => section_out7_reg(0)
    );
\section_out7_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \section_out7_reg[0]_i_1__0_n_0\,
      CO(2) => \section_out7_reg[0]_i_1__0_n_1\,
      CO(1) => \section_out7_reg[0]_i_1__0_n_2\,
      CO(0) => \section_out7_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out7_reg(3 downto 0),
      O(3) => \section_out7_reg[0]_i_1__0_n_4\,
      O(2) => \section_out7_reg[0]_i_1__0_n_5\,
      O(1) => \section_out7_reg[0]_i_1__0_n_6\,
      O(0) => \section_out7_reg[0]_i_1__0_n_7\,
      S(3) => \section_out7[0]_i_2__0_n_0\,
      S(2) => \section_out7[0]_i_3__0_n_0\,
      S(1) => \section_out7[0]_i_4__0_n_0\,
      S(0) => \section_out7[0]_i_5__0_n_0\
    );
\section_out7_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[8]_i_1__0_n_5\,
      Q => section_out7_reg(10)
    );
\section_out7_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[8]_i_1__0_n_4\,
      Q => section_out7_reg(11)
    );
\section_out7_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[12]_i_1__0_n_7\,
      Q => section_out7_reg(12)
    );
\section_out7_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out7_reg[8]_i_1__0_n_0\,
      CO(3) => \section_out7_reg[12]_i_1__0_n_0\,
      CO(2) => \section_out7_reg[12]_i_1__0_n_1\,
      CO(1) => \section_out7_reg[12]_i_1__0_n_2\,
      CO(0) => \section_out7_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out7_reg(15 downto 12),
      O(3) => \section_out7_reg[12]_i_1__0_n_4\,
      O(2) => \section_out7_reg[12]_i_1__0_n_5\,
      O(1) => \section_out7_reg[12]_i_1__0_n_6\,
      O(0) => \section_out7_reg[12]_i_1__0_n_7\,
      S(3) => \section_out7[12]_i_2__0_n_0\,
      S(2) => \section_out7[12]_i_3__0_n_0\,
      S(1) => \section_out7[12]_i_4__0_n_0\,
      S(0) => \section_out7[12]_i_5__0_n_0\
    );
\section_out7_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[12]_i_1__0_n_6\,
      Q => section_out7_reg(13)
    );
\section_out7_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[12]_i_1__0_n_5\,
      Q => section_out7_reg(14)
    );
\section_out7_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[12]_i_1__0_n_4\,
      Q => section_out7_reg(15)
    );
\section_out7_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[16]_i_1__0_n_7\,
      Q => section_out7_reg(16)
    );
\section_out7_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out7_reg[12]_i_1__0_n_0\,
      CO(3) => \section_out7_reg[16]_i_1__0_n_0\,
      CO(2) => \section_out7_reg[16]_i_1__0_n_1\,
      CO(1) => \section_out7_reg[16]_i_1__0_n_2\,
      CO(0) => \section_out7_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out7_reg(19 downto 16),
      O(3) => \section_out7_reg[16]_i_1__0_n_4\,
      O(2) => \section_out7_reg[16]_i_1__0_n_5\,
      O(1) => \section_out7_reg[16]_i_1__0_n_6\,
      O(0) => \section_out7_reg[16]_i_1__0_n_7\,
      S(3) => \section_out7[16]_i_2__0_n_0\,
      S(2) => \section_out7[16]_i_3__0_n_0\,
      S(1) => \section_out7[16]_i_4__0_n_0\,
      S(0) => \section_out7[16]_i_5__0_n_0\
    );
\section_out7_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[16]_i_1__0_n_6\,
      Q => section_out7_reg(17)
    );
\section_out7_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[16]_i_1__0_n_5\,
      Q => section_out7_reg(18)
    );
\section_out7_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[16]_i_1__0_n_4\,
      Q => section_out7_reg(19)
    );
\section_out7_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[0]_i_1__0_n_6\,
      Q => section_out7_reg(1)
    );
\section_out7_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[20]_i_1__0_n_7\,
      Q => section_out7_reg(20)
    );
\section_out7_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out7_reg[16]_i_1__0_n_0\,
      CO(3) => \section_out7_reg[20]_i_1__0_n_0\,
      CO(2) => \section_out7_reg[20]_i_1__0_n_1\,
      CO(1) => \section_out7_reg[20]_i_1__0_n_2\,
      CO(0) => \section_out7_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out7_reg(23 downto 20),
      O(3) => \section_out7_reg[20]_i_1__0_n_4\,
      O(2) => \section_out7_reg[20]_i_1__0_n_5\,
      O(1) => \section_out7_reg[20]_i_1__0_n_6\,
      O(0) => \section_out7_reg[20]_i_1__0_n_7\,
      S(3) => \section_out7[20]_i_2__0_n_0\,
      S(2) => \section_out7[20]_i_3__0_n_0\,
      S(1) => \section_out7[20]_i_4__0_n_0\,
      S(0) => \section_out7[20]_i_5__0_n_0\
    );
\section_out7_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[20]_i_1__0_n_6\,
      Q => section_out7_reg(21)
    );
\section_out7_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[20]_i_1__0_n_5\,
      Q => section_out7_reg(22)
    );
\section_out7_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[20]_i_1__0_n_4\,
      Q => section_out7_reg(23)
    );
\section_out7_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[24]_i_1__0_n_7\,
      Q => section_out7_reg(24)
    );
\section_out7_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out7_reg[20]_i_1__0_n_0\,
      CO(3) => \section_out7_reg[24]_i_1__0_n_0\,
      CO(2) => \section_out7_reg[24]_i_1__0_n_1\,
      CO(1) => \section_out7_reg[24]_i_1__0_n_2\,
      CO(0) => \section_out7_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out7_reg(27 downto 24),
      O(3) => \section_out7_reg[24]_i_1__0_n_4\,
      O(2) => \section_out7_reg[24]_i_1__0_n_5\,
      O(1) => \section_out7_reg[24]_i_1__0_n_6\,
      O(0) => \section_out7_reg[24]_i_1__0_n_7\,
      S(3) => \section_out7[24]_i_2__0_n_0\,
      S(2) => \section_out7[24]_i_3__0_n_0\,
      S(1) => \section_out7[24]_i_4__0_n_0\,
      S(0) => \section_out7[24]_i_5__0_n_0\
    );
\section_out7_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[24]_i_1__0_n_6\,
      Q => section_out7_reg(25)
    );
\section_out7_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[24]_i_1__0_n_5\,
      Q => section_out7_reg(26)
    );
\section_out7_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[24]_i_1__0_n_4\,
      Q => section_out7_reg(27)
    );
\section_out7_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[28]_i_1__0_n_7\,
      Q => section_out7_reg(28)
    );
\section_out7_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out7_reg[24]_i_1__0_n_0\,
      CO(3) => \section_out7_reg[28]_i_1__0_n_0\,
      CO(2) => \section_out7_reg[28]_i_1__0_n_1\,
      CO(1) => \section_out7_reg[28]_i_1__0_n_2\,
      CO(0) => \section_out7_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out7_reg(31 downto 28),
      O(3) => \section_out7_reg[28]_i_1__0_n_4\,
      O(2) => \section_out7_reg[28]_i_1__0_n_5\,
      O(1) => \section_out7_reg[28]_i_1__0_n_6\,
      O(0) => \section_out7_reg[28]_i_1__0_n_7\,
      S(3) => \section_out7[28]_i_2__0_n_0\,
      S(2) => \section_out7[28]_i_3__0_n_0\,
      S(1) => \section_out7[28]_i_4__0_n_0\,
      S(0) => \section_out7[28]_i_5__0_n_0\
    );
\section_out7_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[28]_i_1__0_n_6\,
      Q => section_out7_reg(29)
    );
\section_out7_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[0]_i_1__0_n_5\,
      Q => section_out7_reg(2)
    );
\section_out7_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[28]_i_1__0_n_5\,
      Q => section_out7_reg(30)
    );
\section_out7_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[28]_i_1__0_n_4\,
      Q => section_out7_reg(31)
    );
\section_out7_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[32]_i_1__0_n_7\,
      Q => section_out7_reg(32)
    );
\section_out7_reg[32]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out7_reg[28]_i_1__0_n_0\,
      CO(3) => \NLW_section_out7_reg[32]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \section_out7_reg[32]_i_1__0_n_1\,
      CO(1) => \section_out7_reg[32]_i_1__0_n_2\,
      CO(0) => \section_out7_reg[32]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => section_out7_reg(34 downto 32),
      O(3) => \section_out7_reg[32]_i_1__0_n_4\,
      O(2) => \section_out7_reg[32]_i_1__0_n_5\,
      O(1) => \section_out7_reg[32]_i_1__0_n_6\,
      O(0) => \section_out7_reg[32]_i_1__0_n_7\,
      S(3) => \section_out7[32]_i_2__0_n_0\,
      S(2) => \section_out7[32]_i_3__0_n_0\,
      S(1) => \section_out7[32]_i_4__0_n_0\,
      S(0) => \section_out7[32]_i_5__0_n_0\
    );
\section_out7_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[32]_i_1__0_n_6\,
      Q => section_out7_reg(33)
    );
\section_out7_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[32]_i_1__0_n_5\,
      Q => section_out7_reg(34)
    );
\section_out7_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[32]_i_1__0_n_4\,
      Q => section_out7_reg(35)
    );
\section_out7_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[0]_i_1__0_n_4\,
      Q => section_out7_reg(3)
    );
\section_out7_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[4]_i_1__0_n_7\,
      Q => section_out7_reg(4)
    );
\section_out7_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out7_reg[0]_i_1__0_n_0\,
      CO(3) => \section_out7_reg[4]_i_1__0_n_0\,
      CO(2) => \section_out7_reg[4]_i_1__0_n_1\,
      CO(1) => \section_out7_reg[4]_i_1__0_n_2\,
      CO(0) => \section_out7_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out7_reg(7 downto 4),
      O(3) => \section_out7_reg[4]_i_1__0_n_4\,
      O(2) => \section_out7_reg[4]_i_1__0_n_5\,
      O(1) => \section_out7_reg[4]_i_1__0_n_6\,
      O(0) => \section_out7_reg[4]_i_1__0_n_7\,
      S(3) => \section_out7[4]_i_2__0_n_0\,
      S(2) => \section_out7[4]_i_3__0_n_0\,
      S(1) => \section_out7[4]_i_4__0_n_0\,
      S(0) => \section_out7[4]_i_5__0_n_0\
    );
\section_out7_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[4]_i_1__0_n_6\,
      Q => section_out7_reg(5)
    );
\section_out7_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[4]_i_1__0_n_5\,
      Q => section_out7_reg(6)
    );
\section_out7_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[4]_i_1__0_n_4\,
      Q => section_out7_reg(7)
    );
\section_out7_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[8]_i_1__0_n_7\,
      Q => section_out7_reg(8)
    );
\section_out7_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out7_reg[4]_i_1__0_n_0\,
      CO(3) => \section_out7_reg[8]_i_1__0_n_0\,
      CO(2) => \section_out7_reg[8]_i_1__0_n_1\,
      CO(1) => \section_out7_reg[8]_i_1__0_n_2\,
      CO(0) => \section_out7_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out7_reg(11 downto 8),
      O(3) => \section_out7_reg[8]_i_1__0_n_4\,
      O(2) => \section_out7_reg[8]_i_1__0_n_5\,
      O(1) => \section_out7_reg[8]_i_1__0_n_6\,
      O(0) => \section_out7_reg[8]_i_1__0_n_7\,
      S(3) => \section_out7[8]_i_2__0_n_0\,
      S(2) => \section_out7[8]_i_3__0_n_0\,
      S(1) => \section_out7[8]_i_4__0_n_0\,
      S(0) => \section_out7[8]_i_5__0_n_0\
    );
\section_out7_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[8]_i_1__0_n_6\,
      Q => section_out7_reg(9)
    );
\section_out8[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(3),
      I1 => section_out8_reg(3),
      O => \section_out8[0]_i_2__0_n_0\
    );
\section_out8[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(2),
      I1 => section_out8_reg(2),
      O => \section_out8[0]_i_3__0_n_0\
    );
\section_out8[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(1),
      I1 => section_out8_reg(1),
      O => \section_out8[0]_i_4__0_n_0\
    );
\section_out8[0]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(0),
      I1 => section_out8_reg(0),
      O => \section_out8[0]_i_5__0_n_0\
    );
\section_out8[12]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(15),
      I1 => section_out8_reg(15),
      O => \section_out8[12]_i_2__0_n_0\
    );
\section_out8[12]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(14),
      I1 => section_out8_reg(14),
      O => \section_out8[12]_i_3__0_n_0\
    );
\section_out8[12]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(13),
      I1 => section_out8_reg(13),
      O => \section_out8[12]_i_4__0_n_0\
    );
\section_out8[12]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(12),
      I1 => section_out8_reg(12),
      O => \section_out8[12]_i_5__0_n_0\
    );
\section_out8[16]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(19),
      I1 => section_out8_reg(19),
      O => \section_out8[16]_i_2__0_n_0\
    );
\section_out8[16]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(18),
      I1 => section_out8_reg(18),
      O => \section_out8[16]_i_3__0_n_0\
    );
\section_out8[16]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(17),
      I1 => section_out8_reg(17),
      O => \section_out8[16]_i_4__0_n_0\
    );
\section_out8[16]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(16),
      I1 => section_out8_reg(16),
      O => \section_out8[16]_i_5__0_n_0\
    );
\section_out8[20]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(23),
      I1 => section_out8_reg(23),
      O => \section_out8[20]_i_2__0_n_0\
    );
\section_out8[20]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(22),
      I1 => section_out8_reg(22),
      O => \section_out8[20]_i_3__0_n_0\
    );
\section_out8[20]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(21),
      I1 => section_out8_reg(21),
      O => \section_out8[20]_i_4__0_n_0\
    );
\section_out8[20]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(20),
      I1 => section_out8_reg(20),
      O => \section_out8[20]_i_5__0_n_0\
    );
\section_out8[24]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(27),
      I1 => section_out8_reg(27),
      O => \section_out8[24]_i_2__0_n_0\
    );
\section_out8[24]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(26),
      I1 => section_out8_reg(26),
      O => \section_out8[24]_i_3__0_n_0\
    );
\section_out8[24]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(25),
      I1 => section_out8_reg(25),
      O => \section_out8[24]_i_4__0_n_0\
    );
\section_out8[24]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(24),
      I1 => section_out8_reg(24),
      O => \section_out8[24]_i_5__0_n_0\
    );
\section_out8[28]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(31),
      I1 => section_out8_reg(31),
      O => \section_out8[28]_i_2__0_n_0\
    );
\section_out8[28]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(30),
      I1 => section_out8_reg(30),
      O => \section_out8[28]_i_3__0_n_0\
    );
\section_out8[28]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(29),
      I1 => section_out8_reg(29),
      O => \section_out8[28]_i_4__0_n_0\
    );
\section_out8[28]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(28),
      I1 => section_out8_reg(28),
      O => \section_out8[28]_i_5__0_n_0\
    );
\section_out8[32]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(35),
      I1 => section_out8_reg(35),
      O => \section_out8[32]_i_2__0_n_0\
    );
\section_out8[32]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(34),
      I1 => section_out8_reg(34),
      O => \section_out8[32]_i_3__0_n_0\
    );
\section_out8[32]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(33),
      I1 => section_out8_reg(33),
      O => \section_out8[32]_i_4__0_n_0\
    );
\section_out8[32]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(32),
      I1 => section_out8_reg(32),
      O => \section_out8[32]_i_5__0_n_0\
    );
\section_out8[36]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(35),
      I1 => section_out8_reg(39),
      O => \section_out8[36]_i_2__0_n_0\
    );
\section_out8[36]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(35),
      I1 => section_out8_reg(38),
      O => \section_out8[36]_i_3__0_n_0\
    );
\section_out8[36]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(35),
      I1 => section_out8_reg(37),
      O => \section_out8[36]_i_4__0_n_0\
    );
\section_out8[36]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(35),
      I1 => section_out8_reg(36),
      O => \section_out8[36]_i_5__0_n_0\
    );
\section_out8[40]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(35),
      I1 => section_out8_reg(43),
      O => \section_out8[40]_i_2__0_n_0\
    );
\section_out8[40]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(35),
      I1 => section_out8_reg(42),
      O => \section_out8[40]_i_3__0_n_0\
    );
\section_out8[40]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(35),
      I1 => section_out8_reg(41),
      O => \section_out8[40]_i_4__0_n_0\
    );
\section_out8[40]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(35),
      I1 => section_out8_reg(40),
      O => \section_out8[40]_i_5__0_n_0\
    );
\section_out8[44]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(35),
      I1 => section_out8_reg(47),
      O => \section_out8[44]_i_2__0_n_0\
    );
\section_out8[44]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(35),
      I1 => section_out8_reg(46),
      O => \section_out8[44]_i_3__0_n_0\
    );
\section_out8[44]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(35),
      I1 => section_out8_reg(45),
      O => \section_out8[44]_i_4__0_n_0\
    );
\section_out8[44]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(35),
      I1 => section_out8_reg(44),
      O => \section_out8[44]_i_5__0_n_0\
    );
\section_out8[48]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(35),
      I1 => section_out8_reg(50),
      O => \section_out8[48]_i_2__0_n_0\
    );
\section_out8[48]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(35),
      I1 => section_out8_reg(49),
      O => \section_out8[48]_i_3__0_n_0\
    );
\section_out8[48]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(35),
      I1 => section_out8_reg(48),
      O => \section_out8[48]_i_4__0_n_0\
    );
\section_out8[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(7),
      I1 => section_out8_reg(7),
      O => \section_out8[4]_i_2__0_n_0\
    );
\section_out8[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(6),
      I1 => section_out8_reg(6),
      O => \section_out8[4]_i_3__0_n_0\
    );
\section_out8[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(5),
      I1 => section_out8_reg(5),
      O => \section_out8[4]_i_4__0_n_0\
    );
\section_out8[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(4),
      I1 => section_out8_reg(4),
      O => \section_out8[4]_i_5__0_n_0\
    );
\section_out8[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(11),
      I1 => section_out8_reg(11),
      O => \section_out8[8]_i_2__0_n_0\
    );
\section_out8[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(10),
      I1 => section_out8_reg(10),
      O => \section_out8[8]_i_3__0_n_0\
    );
\section_out8[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(9),
      I1 => section_out8_reg(9),
      O => \section_out8[8]_i_4__0_n_0\
    );
\section_out8[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(8),
      I1 => section_out8_reg(8),
      O => \section_out8[8]_i_5__0_n_0\
    );
\section_out8_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[0]_i_1__0_n_7\,
      Q => section_out8_reg(0)
    );
\section_out8_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \section_out8_reg[0]_i_1__0_n_0\,
      CO(2) => \section_out8_reg[0]_i_1__0_n_1\,
      CO(1) => \section_out8_reg[0]_i_1__0_n_2\,
      CO(0) => \section_out8_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out7_reg(3 downto 0),
      O(3) => \section_out8_reg[0]_i_1__0_n_4\,
      O(2) => \section_out8_reg[0]_i_1__0_n_5\,
      O(1) => \section_out8_reg[0]_i_1__0_n_6\,
      O(0) => \section_out8_reg[0]_i_1__0_n_7\,
      S(3) => \section_out8[0]_i_2__0_n_0\,
      S(2) => \section_out8[0]_i_3__0_n_0\,
      S(1) => \section_out8[0]_i_4__0_n_0\,
      S(0) => \section_out8[0]_i_5__0_n_0\
    );
\section_out8_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[8]_i_1__0_n_5\,
      Q => section_out8_reg(10)
    );
\section_out8_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[8]_i_1__0_n_4\,
      Q => section_out8_reg(11)
    );
\section_out8_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[12]_i_1__0_n_7\,
      Q => section_out8_reg(12)
    );
\section_out8_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out8_reg[8]_i_1__0_n_0\,
      CO(3) => \section_out8_reg[12]_i_1__0_n_0\,
      CO(2) => \section_out8_reg[12]_i_1__0_n_1\,
      CO(1) => \section_out8_reg[12]_i_1__0_n_2\,
      CO(0) => \section_out8_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out7_reg(15 downto 12),
      O(3) => \section_out8_reg[12]_i_1__0_n_4\,
      O(2) => \section_out8_reg[12]_i_1__0_n_5\,
      O(1) => \section_out8_reg[12]_i_1__0_n_6\,
      O(0) => \section_out8_reg[12]_i_1__0_n_7\,
      S(3) => \section_out8[12]_i_2__0_n_0\,
      S(2) => \section_out8[12]_i_3__0_n_0\,
      S(1) => \section_out8[12]_i_4__0_n_0\,
      S(0) => \section_out8[12]_i_5__0_n_0\
    );
\section_out8_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[12]_i_1__0_n_6\,
      Q => section_out8_reg(13)
    );
\section_out8_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[12]_i_1__0_n_5\,
      Q => section_out8_reg(14)
    );
\section_out8_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[12]_i_1__0_n_4\,
      Q => section_out8_reg(15)
    );
\section_out8_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[16]_i_1__0_n_7\,
      Q => section_out8_reg(16)
    );
\section_out8_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out8_reg[12]_i_1__0_n_0\,
      CO(3) => \section_out8_reg[16]_i_1__0_n_0\,
      CO(2) => \section_out8_reg[16]_i_1__0_n_1\,
      CO(1) => \section_out8_reg[16]_i_1__0_n_2\,
      CO(0) => \section_out8_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out7_reg(19 downto 16),
      O(3) => \section_out8_reg[16]_i_1__0_n_4\,
      O(2) => \section_out8_reg[16]_i_1__0_n_5\,
      O(1) => \section_out8_reg[16]_i_1__0_n_6\,
      O(0) => \section_out8_reg[16]_i_1__0_n_7\,
      S(3) => \section_out8[16]_i_2__0_n_0\,
      S(2) => \section_out8[16]_i_3__0_n_0\,
      S(1) => \section_out8[16]_i_4__0_n_0\,
      S(0) => \section_out8[16]_i_5__0_n_0\
    );
\section_out8_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[16]_i_1__0_n_6\,
      Q => section_out8_reg(17)
    );
\section_out8_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[16]_i_1__0_n_5\,
      Q => section_out8_reg(18)
    );
\section_out8_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[16]_i_1__0_n_4\,
      Q => section_out8_reg(19)
    );
\section_out8_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[0]_i_1__0_n_6\,
      Q => section_out8_reg(1)
    );
\section_out8_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[20]_i_1__0_n_7\,
      Q => section_out8_reg(20)
    );
\section_out8_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out8_reg[16]_i_1__0_n_0\,
      CO(3) => \section_out8_reg[20]_i_1__0_n_0\,
      CO(2) => \section_out8_reg[20]_i_1__0_n_1\,
      CO(1) => \section_out8_reg[20]_i_1__0_n_2\,
      CO(0) => \section_out8_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out7_reg(23 downto 20),
      O(3) => \section_out8_reg[20]_i_1__0_n_4\,
      O(2) => \section_out8_reg[20]_i_1__0_n_5\,
      O(1) => \section_out8_reg[20]_i_1__0_n_6\,
      O(0) => \section_out8_reg[20]_i_1__0_n_7\,
      S(3) => \section_out8[20]_i_2__0_n_0\,
      S(2) => \section_out8[20]_i_3__0_n_0\,
      S(1) => \section_out8[20]_i_4__0_n_0\,
      S(0) => \section_out8[20]_i_5__0_n_0\
    );
\section_out8_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[20]_i_1__0_n_6\,
      Q => section_out8_reg(21)
    );
\section_out8_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[20]_i_1__0_n_5\,
      Q => section_out8_reg(22)
    );
\section_out8_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[20]_i_1__0_n_4\,
      Q => section_out8_reg(23)
    );
\section_out8_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[24]_i_1__0_n_7\,
      Q => section_out8_reg(24)
    );
\section_out8_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out8_reg[20]_i_1__0_n_0\,
      CO(3) => \section_out8_reg[24]_i_1__0_n_0\,
      CO(2) => \section_out8_reg[24]_i_1__0_n_1\,
      CO(1) => \section_out8_reg[24]_i_1__0_n_2\,
      CO(0) => \section_out8_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out7_reg(27 downto 24),
      O(3) => \section_out8_reg[24]_i_1__0_n_4\,
      O(2) => \section_out8_reg[24]_i_1__0_n_5\,
      O(1) => \section_out8_reg[24]_i_1__0_n_6\,
      O(0) => \section_out8_reg[24]_i_1__0_n_7\,
      S(3) => \section_out8[24]_i_2__0_n_0\,
      S(2) => \section_out8[24]_i_3__0_n_0\,
      S(1) => \section_out8[24]_i_4__0_n_0\,
      S(0) => \section_out8[24]_i_5__0_n_0\
    );
\section_out8_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[24]_i_1__0_n_6\,
      Q => section_out8_reg(25)
    );
\section_out8_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[24]_i_1__0_n_5\,
      Q => section_out8_reg(26)
    );
\section_out8_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[24]_i_1__0_n_4\,
      Q => section_out8_reg(27)
    );
\section_out8_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[28]_i_1__0_n_7\,
      Q => section_out8_reg(28)
    );
\section_out8_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out8_reg[24]_i_1__0_n_0\,
      CO(3) => \section_out8_reg[28]_i_1__0_n_0\,
      CO(2) => \section_out8_reg[28]_i_1__0_n_1\,
      CO(1) => \section_out8_reg[28]_i_1__0_n_2\,
      CO(0) => \section_out8_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out7_reg(31 downto 28),
      O(3) => \section_out8_reg[28]_i_1__0_n_4\,
      O(2) => \section_out8_reg[28]_i_1__0_n_5\,
      O(1) => \section_out8_reg[28]_i_1__0_n_6\,
      O(0) => \section_out8_reg[28]_i_1__0_n_7\,
      S(3) => \section_out8[28]_i_2__0_n_0\,
      S(2) => \section_out8[28]_i_3__0_n_0\,
      S(1) => \section_out8[28]_i_4__0_n_0\,
      S(0) => \section_out8[28]_i_5__0_n_0\
    );
\section_out8_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[28]_i_1__0_n_6\,
      Q => section_out8_reg(29)
    );
\section_out8_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[0]_i_1__0_n_5\,
      Q => section_out8_reg(2)
    );
\section_out8_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[28]_i_1__0_n_5\,
      Q => section_out8_reg(30)
    );
\section_out8_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[28]_i_1__0_n_4\,
      Q => section_out8_reg(31)
    );
\section_out8_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[32]_i_1__0_n_7\,
      Q => section_out8_reg(32)
    );
\section_out8_reg[32]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out8_reg[28]_i_1__0_n_0\,
      CO(3) => \section_out8_reg[32]_i_1__0_n_0\,
      CO(2) => \section_out8_reg[32]_i_1__0_n_1\,
      CO(1) => \section_out8_reg[32]_i_1__0_n_2\,
      CO(0) => \section_out8_reg[32]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out7_reg(35 downto 32),
      O(3) => \section_out8_reg[32]_i_1__0_n_4\,
      O(2) => \section_out8_reg[32]_i_1__0_n_5\,
      O(1) => \section_out8_reg[32]_i_1__0_n_6\,
      O(0) => \section_out8_reg[32]_i_1__0_n_7\,
      S(3) => \section_out8[32]_i_2__0_n_0\,
      S(2) => \section_out8[32]_i_3__0_n_0\,
      S(1) => \section_out8[32]_i_4__0_n_0\,
      S(0) => \section_out8[32]_i_5__0_n_0\
    );
\section_out8_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[32]_i_1__0_n_6\,
      Q => section_out8_reg(33)
    );
\section_out8_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[32]_i_1__0_n_5\,
      Q => section_out8_reg(34)
    );
\section_out8_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[32]_i_1__0_n_4\,
      Q => section_out8_reg(35)
    );
\section_out8_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[36]_i_1__0_n_7\,
      Q => section_out8_reg(36)
    );
\section_out8_reg[36]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out8_reg[32]_i_1__0_n_0\,
      CO(3) => \section_out8_reg[36]_i_1__0_n_0\,
      CO(2) => \section_out8_reg[36]_i_1__0_n_1\,
      CO(1) => \section_out8_reg[36]_i_1__0_n_2\,
      CO(0) => \section_out8_reg[36]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => section_out7_reg(35),
      DI(2) => section_out7_reg(35),
      DI(1) => section_out7_reg(35),
      DI(0) => section_out7_reg(35),
      O(3) => \section_out8_reg[36]_i_1__0_n_4\,
      O(2) => \section_out8_reg[36]_i_1__0_n_5\,
      O(1) => \section_out8_reg[36]_i_1__0_n_6\,
      O(0) => \section_out8_reg[36]_i_1__0_n_7\,
      S(3) => \section_out8[36]_i_2__0_n_0\,
      S(2) => \section_out8[36]_i_3__0_n_0\,
      S(1) => \section_out8[36]_i_4__0_n_0\,
      S(0) => \section_out8[36]_i_5__0_n_0\
    );
\section_out8_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[36]_i_1__0_n_6\,
      Q => section_out8_reg(37)
    );
\section_out8_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[36]_i_1__0_n_5\,
      Q => section_out8_reg(38)
    );
\section_out8_reg[39]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[36]_i_1__0_n_4\,
      Q => section_out8_reg(39)
    );
\section_out8_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[0]_i_1__0_n_4\,
      Q => section_out8_reg(3)
    );
\section_out8_reg[40]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[40]_i_1__0_n_7\,
      Q => section_out8_reg(40)
    );
\section_out8_reg[40]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out8_reg[36]_i_1__0_n_0\,
      CO(3) => \section_out8_reg[40]_i_1__0_n_0\,
      CO(2) => \section_out8_reg[40]_i_1__0_n_1\,
      CO(1) => \section_out8_reg[40]_i_1__0_n_2\,
      CO(0) => \section_out8_reg[40]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => section_out7_reg(35),
      DI(2) => section_out7_reg(35),
      DI(1) => section_out7_reg(35),
      DI(0) => section_out7_reg(35),
      O(3) => \section_out8_reg[40]_i_1__0_n_4\,
      O(2) => \section_out8_reg[40]_i_1__0_n_5\,
      O(1) => \section_out8_reg[40]_i_1__0_n_6\,
      O(0) => \section_out8_reg[40]_i_1__0_n_7\,
      S(3) => \section_out8[40]_i_2__0_n_0\,
      S(2) => \section_out8[40]_i_3__0_n_0\,
      S(1) => \section_out8[40]_i_4__0_n_0\,
      S(0) => \section_out8[40]_i_5__0_n_0\
    );
\section_out8_reg[41]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[40]_i_1__0_n_6\,
      Q => section_out8_reg(41)
    );
\section_out8_reg[42]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[40]_i_1__0_n_5\,
      Q => section_out8_reg(42)
    );
\section_out8_reg[43]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[40]_i_1__0_n_4\,
      Q => section_out8_reg(43)
    );
\section_out8_reg[44]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[44]_i_1__0_n_7\,
      Q => section_out8_reg(44)
    );
\section_out8_reg[44]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out8_reg[40]_i_1__0_n_0\,
      CO(3) => \section_out8_reg[44]_i_1__0_n_0\,
      CO(2) => \section_out8_reg[44]_i_1__0_n_1\,
      CO(1) => \section_out8_reg[44]_i_1__0_n_2\,
      CO(0) => \section_out8_reg[44]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => section_out7_reg(35),
      DI(2) => section_out7_reg(35),
      DI(1) => section_out7_reg(35),
      DI(0) => section_out7_reg(35),
      O(3) => \section_out8_reg[44]_i_1__0_n_4\,
      O(2) => \section_out8_reg[44]_i_1__0_n_5\,
      O(1) => \section_out8_reg[44]_i_1__0_n_6\,
      O(0) => \section_out8_reg[44]_i_1__0_n_7\,
      S(3) => \section_out8[44]_i_2__0_n_0\,
      S(2) => \section_out8[44]_i_3__0_n_0\,
      S(1) => \section_out8[44]_i_4__0_n_0\,
      S(0) => \section_out8[44]_i_5__0_n_0\
    );
\section_out8_reg[45]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[44]_i_1__0_n_6\,
      Q => section_out8_reg(45)
    );
\section_out8_reg[46]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[44]_i_1__0_n_5\,
      Q => section_out8_reg(46)
    );
\section_out8_reg[47]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[44]_i_1__0_n_4\,
      Q => section_out8_reg(47)
    );
\section_out8_reg[48]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[48]_i_1__0_n_7\,
      Q => section_out8_reg(48)
    );
\section_out8_reg[48]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out8_reg[44]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_section_out8_reg[48]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \section_out8_reg[48]_i_1__0_n_2\,
      CO(0) => \section_out8_reg[48]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => section_out7_reg(35),
      DI(0) => section_out7_reg(35),
      O(3) => \NLW_section_out8_reg[48]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \section_out8_reg[48]_i_1__0_n_5\,
      O(1) => \section_out8_reg[48]_i_1__0_n_6\,
      O(0) => \section_out8_reg[48]_i_1__0_n_7\,
      S(3) => '0',
      S(2) => \section_out8[48]_i_2__0_n_0\,
      S(1) => \section_out8[48]_i_3__0_n_0\,
      S(0) => \section_out8[48]_i_4__0_n_0\
    );
\section_out8_reg[49]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[48]_i_1__0_n_6\,
      Q => section_out8_reg(49)
    );
\section_out8_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[4]_i_1__0_n_7\,
      Q => section_out8_reg(4)
    );
\section_out8_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out8_reg[0]_i_1__0_n_0\,
      CO(3) => \section_out8_reg[4]_i_1__0_n_0\,
      CO(2) => \section_out8_reg[4]_i_1__0_n_1\,
      CO(1) => \section_out8_reg[4]_i_1__0_n_2\,
      CO(0) => \section_out8_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out7_reg(7 downto 4),
      O(3) => \section_out8_reg[4]_i_1__0_n_4\,
      O(2) => \section_out8_reg[4]_i_1__0_n_5\,
      O(1) => \section_out8_reg[4]_i_1__0_n_6\,
      O(0) => \section_out8_reg[4]_i_1__0_n_7\,
      S(3) => \section_out8[4]_i_2__0_n_0\,
      S(2) => \section_out8[4]_i_3__0_n_0\,
      S(1) => \section_out8[4]_i_4__0_n_0\,
      S(0) => \section_out8[4]_i_5__0_n_0\
    );
\section_out8_reg[50]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[48]_i_1__0_n_5\,
      Q => section_out8_reg(50)
    );
\section_out8_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[4]_i_1__0_n_6\,
      Q => section_out8_reg(5)
    );
\section_out8_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[4]_i_1__0_n_5\,
      Q => section_out8_reg(6)
    );
\section_out8_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[4]_i_1__0_n_4\,
      Q => section_out8_reg(7)
    );
\section_out8_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[8]_i_1__0_n_7\,
      Q => section_out8_reg(8)
    );
\section_out8_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out8_reg[4]_i_1__0_n_0\,
      CO(3) => \section_out8_reg[8]_i_1__0_n_0\,
      CO(2) => \section_out8_reg[8]_i_1__0_n_1\,
      CO(1) => \section_out8_reg[8]_i_1__0_n_2\,
      CO(0) => \section_out8_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out7_reg(11 downto 8),
      O(3) => \section_out8_reg[8]_i_1__0_n_4\,
      O(2) => \section_out8_reg[8]_i_1__0_n_5\,
      O(1) => \section_out8_reg[8]_i_1__0_n_6\,
      O(0) => \section_out8_reg[8]_i_1__0_n_7\,
      S(3) => \section_out8[8]_i_2__0_n_0\,
      S(2) => \section_out8[8]_i_3__0_n_0\,
      S(1) => \section_out8[8]_i_4__0_n_0\,
      S(0) => \section_out8[8]_i_5__0_n_0\
    );
\section_out8_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[8]_i_1__0_n_6\,
      Q => section_out8_reg(9)
    );
\section_out9[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(3),
      I1 => section_out9_reg(3),
      O => \section_out9[0]_i_2__0_n_0\
    );
\section_out9[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(2),
      I1 => section_out9_reg(2),
      O => \section_out9[0]_i_3__0_n_0\
    );
\section_out9[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(1),
      I1 => section_out9_reg(1),
      O => \section_out9[0]_i_4__0_n_0\
    );
\section_out9[0]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(0),
      I1 => section_out9_reg(0),
      O => \section_out9[0]_i_5__0_n_0\
    );
\section_out9[12]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(15),
      I1 => section_out9_reg(15),
      O => \section_out9[12]_i_2__0_n_0\
    );
\section_out9[12]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(14),
      I1 => section_out9_reg(14),
      O => \section_out9[12]_i_3__0_n_0\
    );
\section_out9[12]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(13),
      I1 => section_out9_reg(13),
      O => \section_out9[12]_i_4__0_n_0\
    );
\section_out9[12]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(12),
      I1 => section_out9_reg(12),
      O => \section_out9[12]_i_5__0_n_0\
    );
\section_out9[16]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(19),
      I1 => section_out9_reg(19),
      O => \section_out9[16]_i_2__0_n_0\
    );
\section_out9[16]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(18),
      I1 => section_out9_reg(18),
      O => \section_out9[16]_i_3__0_n_0\
    );
\section_out9[16]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(17),
      I1 => section_out9_reg(17),
      O => \section_out9[16]_i_4__0_n_0\
    );
\section_out9[16]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(16),
      I1 => section_out9_reg(16),
      O => \section_out9[16]_i_5__0_n_0\
    );
\section_out9[20]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(23),
      I1 => section_out9_reg(23),
      O => \section_out9[20]_i_2__0_n_0\
    );
\section_out9[20]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(22),
      I1 => section_out9_reg(22),
      O => \section_out9[20]_i_3__0_n_0\
    );
\section_out9[20]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(21),
      I1 => section_out9_reg(21),
      O => \section_out9[20]_i_4__0_n_0\
    );
\section_out9[20]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(20),
      I1 => section_out9_reg(20),
      O => \section_out9[20]_i_5__0_n_0\
    );
\section_out9[24]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(27),
      I1 => section_out9_reg(27),
      O => \section_out9[24]_i_2__0_n_0\
    );
\section_out9[24]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(26),
      I1 => section_out9_reg(26),
      O => \section_out9[24]_i_3__0_n_0\
    );
\section_out9[24]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(25),
      I1 => section_out9_reg(25),
      O => \section_out9[24]_i_4__0_n_0\
    );
\section_out9[24]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(24),
      I1 => section_out9_reg(24),
      O => \section_out9[24]_i_5__0_n_0\
    );
\section_out9[28]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(31),
      I1 => section_out9_reg(31),
      O => \section_out9[28]_i_2__0_n_0\
    );
\section_out9[28]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(30),
      I1 => section_out9_reg(30),
      O => \section_out9[28]_i_3__0_n_0\
    );
\section_out9[28]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(29),
      I1 => section_out9_reg(29),
      O => \section_out9[28]_i_4__0_n_0\
    );
\section_out9[28]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(28),
      I1 => section_out9_reg(28),
      O => \section_out9[28]_i_5__0_n_0\
    );
\section_out9[32]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(35),
      I1 => section_out9_reg(35),
      O => \section_out9[32]_i_2__0_n_0\
    );
\section_out9[32]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(34),
      I1 => section_out9_reg(34),
      O => \section_out9[32]_i_3__0_n_0\
    );
\section_out9[32]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(33),
      I1 => section_out9_reg(33),
      O => \section_out9[32]_i_4__0_n_0\
    );
\section_out9[32]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(32),
      I1 => section_out9_reg(32),
      O => \section_out9[32]_i_5__0_n_0\
    );
\section_out9[36]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(39),
      I1 => section_out9_reg(39),
      O => \section_out9[36]_i_2__0_n_0\
    );
\section_out9[36]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(38),
      I1 => section_out9_reg(38),
      O => \section_out9[36]_i_3__0_n_0\
    );
\section_out9[36]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(37),
      I1 => section_out9_reg(37),
      O => \section_out9[36]_i_4__0_n_0\
    );
\section_out9[36]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(36),
      I1 => section_out9_reg(36),
      O => \section_out9[36]_i_5__0_n_0\
    );
\section_out9[40]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(43),
      I1 => section_out9_reg(43),
      O => \section_out9[40]_i_2__0_n_0\
    );
\section_out9[40]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(42),
      I1 => section_out9_reg(42),
      O => \section_out9[40]_i_3__0_n_0\
    );
\section_out9[40]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(41),
      I1 => section_out9_reg(41),
      O => \section_out9[40]_i_4__0_n_0\
    );
\section_out9[40]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(40),
      I1 => section_out9_reg(40),
      O => \section_out9[40]_i_5__0_n_0\
    );
\section_out9[44]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(47),
      I1 => section_out9_reg(47),
      O => \section_out9[44]_i_2__0_n_0\
    );
\section_out9[44]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(46),
      I1 => section_out9_reg(46),
      O => \section_out9[44]_i_3__0_n_0\
    );
\section_out9[44]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(45),
      I1 => section_out9_reg(45),
      O => \section_out9[44]_i_4__0_n_0\
    );
\section_out9[44]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(44),
      I1 => section_out9_reg(44),
      O => \section_out9[44]_i_5__0_n_0\
    );
\section_out9[48]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(50),
      I1 => section_out9_reg(51),
      O => \section_out9[48]_i_2__0_n_0\
    );
\section_out9[48]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(50),
      I1 => section_out9_reg(50),
      O => \section_out9[48]_i_3__0_n_0\
    );
\section_out9[48]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(49),
      I1 => section_out9_reg(49),
      O => \section_out9[48]_i_4__0_n_0\
    );
\section_out9[48]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(48),
      I1 => section_out9_reg(48),
      O => \section_out9[48]_i_5__0_n_0\
    );
\section_out9[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(7),
      I1 => section_out9_reg(7),
      O => \section_out9[4]_i_2__0_n_0\
    );
\section_out9[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(6),
      I1 => section_out9_reg(6),
      O => \section_out9[4]_i_3__0_n_0\
    );
\section_out9[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(5),
      I1 => section_out9_reg(5),
      O => \section_out9[4]_i_4__0_n_0\
    );
\section_out9[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(4),
      I1 => section_out9_reg(4),
      O => \section_out9[4]_i_5__0_n_0\
    );
\section_out9[52]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(50),
      I1 => section_out9_reg(55),
      O => \section_out9[52]_i_2__0_n_0\
    );
\section_out9[52]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(50),
      I1 => section_out9_reg(54),
      O => \section_out9[52]_i_3__0_n_0\
    );
\section_out9[52]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(50),
      I1 => section_out9_reg(53),
      O => \section_out9[52]_i_4__0_n_0\
    );
\section_out9[52]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(50),
      I1 => section_out9_reg(52),
      O => \section_out9[52]_i_5__0_n_0\
    );
\section_out9[56]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(50),
      I1 => section_out9_reg(59),
      O => \section_out9[56]_i_2__0_n_0\
    );
\section_out9[56]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(50),
      I1 => section_out9_reg(58),
      O => \section_out9[56]_i_3__0_n_0\
    );
\section_out9[56]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(50),
      I1 => section_out9_reg(57),
      O => \section_out9[56]_i_4__0_n_0\
    );
\section_out9[56]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(50),
      I1 => section_out9_reg(56),
      O => \section_out9[56]_i_5__0_n_0\
    );
\section_out9[60]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(50),
      I1 => section_out9_reg(63),
      O => \section_out9[60]_i_2__0_n_0\
    );
\section_out9[60]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(50),
      I1 => section_out9_reg(62),
      O => \section_out9[60]_i_3__0_n_0\
    );
\section_out9[60]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(50),
      I1 => section_out9_reg(61),
      O => \section_out9[60]_i_4__0_n_0\
    );
\section_out9[60]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(50),
      I1 => section_out9_reg(60),
      O => \section_out9[60]_i_5__0_n_0\
    );
\section_out9[64]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(50),
      I1 => section_out9_reg(65),
      O => \section_out9[64]_i_2__0_n_0\
    );
\section_out9[64]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(50),
      I1 => section_out9_reg(64),
      O => \section_out9[64]_i_3__0_n_0\
    );
\section_out9[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(11),
      I1 => section_out9_reg(11),
      O => \section_out9[8]_i_2__0_n_0\
    );
\section_out9[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(10),
      I1 => section_out9_reg(10),
      O => \section_out9[8]_i_3__0_n_0\
    );
\section_out9[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(9),
      I1 => section_out9_reg(9),
      O => \section_out9[8]_i_4__0_n_0\
    );
\section_out9[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(8),
      I1 => section_out9_reg(8),
      O => \section_out9[8]_i_5__0_n_0\
    );
\section_out9_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[0]_i_1__0_n_7\,
      Q => section_out9_reg(0)
    );
\section_out9_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \section_out9_reg[0]_i_1__0_n_0\,
      CO(2) => \section_out9_reg[0]_i_1__0_n_1\,
      CO(1) => \section_out9_reg[0]_i_1__0_n_2\,
      CO(0) => \section_out9_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out8_reg(3 downto 0),
      O(3) => \section_out9_reg[0]_i_1__0_n_4\,
      O(2) => \section_out9_reg[0]_i_1__0_n_5\,
      O(1) => \section_out9_reg[0]_i_1__0_n_6\,
      O(0) => \section_out9_reg[0]_i_1__0_n_7\,
      S(3) => \section_out9[0]_i_2__0_n_0\,
      S(2) => \section_out9[0]_i_3__0_n_0\,
      S(1) => \section_out9[0]_i_4__0_n_0\,
      S(0) => \section_out9[0]_i_5__0_n_0\
    );
\section_out9_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[8]_i_1__0_n_5\,
      Q => section_out9_reg(10)
    );
\section_out9_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[8]_i_1__0_n_4\,
      Q => section_out9_reg(11)
    );
\section_out9_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[12]_i_1__0_n_7\,
      Q => section_out9_reg(12)
    );
\section_out9_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out9_reg[8]_i_1__0_n_0\,
      CO(3) => \section_out9_reg[12]_i_1__0_n_0\,
      CO(2) => \section_out9_reg[12]_i_1__0_n_1\,
      CO(1) => \section_out9_reg[12]_i_1__0_n_2\,
      CO(0) => \section_out9_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out8_reg(15 downto 12),
      O(3) => \section_out9_reg[12]_i_1__0_n_4\,
      O(2) => \section_out9_reg[12]_i_1__0_n_5\,
      O(1) => \section_out9_reg[12]_i_1__0_n_6\,
      O(0) => \section_out9_reg[12]_i_1__0_n_7\,
      S(3) => \section_out9[12]_i_2__0_n_0\,
      S(2) => \section_out9[12]_i_3__0_n_0\,
      S(1) => \section_out9[12]_i_4__0_n_0\,
      S(0) => \section_out9[12]_i_5__0_n_0\
    );
\section_out9_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[12]_i_1__0_n_6\,
      Q => section_out9_reg(13)
    );
\section_out9_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[12]_i_1__0_n_5\,
      Q => section_out9_reg(14)
    );
\section_out9_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[12]_i_1__0_n_4\,
      Q => section_out9_reg(15)
    );
\section_out9_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[16]_i_1__0_n_7\,
      Q => section_out9_reg(16)
    );
\section_out9_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out9_reg[12]_i_1__0_n_0\,
      CO(3) => \section_out9_reg[16]_i_1__0_n_0\,
      CO(2) => \section_out9_reg[16]_i_1__0_n_1\,
      CO(1) => \section_out9_reg[16]_i_1__0_n_2\,
      CO(0) => \section_out9_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out8_reg(19 downto 16),
      O(3) => \section_out9_reg[16]_i_1__0_n_4\,
      O(2) => \section_out9_reg[16]_i_1__0_n_5\,
      O(1) => \section_out9_reg[16]_i_1__0_n_6\,
      O(0) => \section_out9_reg[16]_i_1__0_n_7\,
      S(3) => \section_out9[16]_i_2__0_n_0\,
      S(2) => \section_out9[16]_i_3__0_n_0\,
      S(1) => \section_out9[16]_i_4__0_n_0\,
      S(0) => \section_out9[16]_i_5__0_n_0\
    );
\section_out9_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[16]_i_1__0_n_6\,
      Q => section_out9_reg(17)
    );
\section_out9_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[16]_i_1__0_n_5\,
      Q => section_out9_reg(18)
    );
\section_out9_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[16]_i_1__0_n_4\,
      Q => section_out9_reg(19)
    );
\section_out9_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[0]_i_1__0_n_6\,
      Q => section_out9_reg(1)
    );
\section_out9_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[20]_i_1__0_n_7\,
      Q => section_out9_reg(20)
    );
\section_out9_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out9_reg[16]_i_1__0_n_0\,
      CO(3) => \section_out9_reg[20]_i_1__0_n_0\,
      CO(2) => \section_out9_reg[20]_i_1__0_n_1\,
      CO(1) => \section_out9_reg[20]_i_1__0_n_2\,
      CO(0) => \section_out9_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out8_reg(23 downto 20),
      O(3) => \section_out9_reg[20]_i_1__0_n_4\,
      O(2) => \section_out9_reg[20]_i_1__0_n_5\,
      O(1) => \section_out9_reg[20]_i_1__0_n_6\,
      O(0) => \section_out9_reg[20]_i_1__0_n_7\,
      S(3) => \section_out9[20]_i_2__0_n_0\,
      S(2) => \section_out9[20]_i_3__0_n_0\,
      S(1) => \section_out9[20]_i_4__0_n_0\,
      S(0) => \section_out9[20]_i_5__0_n_0\
    );
\section_out9_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[20]_i_1__0_n_6\,
      Q => section_out9_reg(21)
    );
\section_out9_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[20]_i_1__0_n_5\,
      Q => section_out9_reg(22)
    );
\section_out9_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[20]_i_1__0_n_4\,
      Q => section_out9_reg(23)
    );
\section_out9_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[24]_i_1__0_n_7\,
      Q => section_out9_reg(24)
    );
\section_out9_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out9_reg[20]_i_1__0_n_0\,
      CO(3) => \section_out9_reg[24]_i_1__0_n_0\,
      CO(2) => \section_out9_reg[24]_i_1__0_n_1\,
      CO(1) => \section_out9_reg[24]_i_1__0_n_2\,
      CO(0) => \section_out9_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out8_reg(27 downto 24),
      O(3) => \section_out9_reg[24]_i_1__0_n_4\,
      O(2) => \section_out9_reg[24]_i_1__0_n_5\,
      O(1) => \section_out9_reg[24]_i_1__0_n_6\,
      O(0) => \section_out9_reg[24]_i_1__0_n_7\,
      S(3) => \section_out9[24]_i_2__0_n_0\,
      S(2) => \section_out9[24]_i_3__0_n_0\,
      S(1) => \section_out9[24]_i_4__0_n_0\,
      S(0) => \section_out9[24]_i_5__0_n_0\
    );
\section_out9_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[24]_i_1__0_n_6\,
      Q => section_out9_reg(25)
    );
\section_out9_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[24]_i_1__0_n_5\,
      Q => section_out9_reg(26)
    );
\section_out9_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[24]_i_1__0_n_4\,
      Q => section_out9_reg(27)
    );
\section_out9_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[28]_i_1__0_n_7\,
      Q => section_out9_reg(28)
    );
\section_out9_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out9_reg[24]_i_1__0_n_0\,
      CO(3) => \section_out9_reg[28]_i_1__0_n_0\,
      CO(2) => \section_out9_reg[28]_i_1__0_n_1\,
      CO(1) => \section_out9_reg[28]_i_1__0_n_2\,
      CO(0) => \section_out9_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out8_reg(31 downto 28),
      O(3) => \section_out9_reg[28]_i_1__0_n_4\,
      O(2) => \section_out9_reg[28]_i_1__0_n_5\,
      O(1) => \section_out9_reg[28]_i_1__0_n_6\,
      O(0) => \section_out9_reg[28]_i_1__0_n_7\,
      S(3) => \section_out9[28]_i_2__0_n_0\,
      S(2) => \section_out9[28]_i_3__0_n_0\,
      S(1) => \section_out9[28]_i_4__0_n_0\,
      S(0) => \section_out9[28]_i_5__0_n_0\
    );
\section_out9_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[28]_i_1__0_n_6\,
      Q => section_out9_reg(29)
    );
\section_out9_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[0]_i_1__0_n_5\,
      Q => section_out9_reg(2)
    );
\section_out9_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[28]_i_1__0_n_5\,
      Q => section_out9_reg(30)
    );
\section_out9_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[28]_i_1__0_n_4\,
      Q => section_out9_reg(31)
    );
\section_out9_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[32]_i_1__0_n_7\,
      Q => section_out9_reg(32)
    );
\section_out9_reg[32]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out9_reg[28]_i_1__0_n_0\,
      CO(3) => \section_out9_reg[32]_i_1__0_n_0\,
      CO(2) => \section_out9_reg[32]_i_1__0_n_1\,
      CO(1) => \section_out9_reg[32]_i_1__0_n_2\,
      CO(0) => \section_out9_reg[32]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out8_reg(35 downto 32),
      O(3) => \section_out9_reg[32]_i_1__0_n_4\,
      O(2) => \section_out9_reg[32]_i_1__0_n_5\,
      O(1) => \section_out9_reg[32]_i_1__0_n_6\,
      O(0) => \section_out9_reg[32]_i_1__0_n_7\,
      S(3) => \section_out9[32]_i_2__0_n_0\,
      S(2) => \section_out9[32]_i_3__0_n_0\,
      S(1) => \section_out9[32]_i_4__0_n_0\,
      S(0) => \section_out9[32]_i_5__0_n_0\
    );
\section_out9_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[32]_i_1__0_n_6\,
      Q => section_out9_reg(33)
    );
\section_out9_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[32]_i_1__0_n_5\,
      Q => section_out9_reg(34)
    );
\section_out9_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[32]_i_1__0_n_4\,
      Q => section_out9_reg(35)
    );
\section_out9_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[36]_i_1__0_n_7\,
      Q => section_out9_reg(36)
    );
\section_out9_reg[36]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out9_reg[32]_i_1__0_n_0\,
      CO(3) => \section_out9_reg[36]_i_1__0_n_0\,
      CO(2) => \section_out9_reg[36]_i_1__0_n_1\,
      CO(1) => \section_out9_reg[36]_i_1__0_n_2\,
      CO(0) => \section_out9_reg[36]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out8_reg(39 downto 36),
      O(3) => \section_out9_reg[36]_i_1__0_n_4\,
      O(2) => \section_out9_reg[36]_i_1__0_n_5\,
      O(1) => \section_out9_reg[36]_i_1__0_n_6\,
      O(0) => \section_out9_reg[36]_i_1__0_n_7\,
      S(3) => \section_out9[36]_i_2__0_n_0\,
      S(2) => \section_out9[36]_i_3__0_n_0\,
      S(1) => \section_out9[36]_i_4__0_n_0\,
      S(0) => \section_out9[36]_i_5__0_n_0\
    );
\section_out9_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[36]_i_1__0_n_6\,
      Q => section_out9_reg(37)
    );
\section_out9_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[36]_i_1__0_n_5\,
      Q => section_out9_reg(38)
    );
\section_out9_reg[39]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[36]_i_1__0_n_4\,
      Q => section_out9_reg(39)
    );
\section_out9_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[0]_i_1__0_n_4\,
      Q => section_out9_reg(3)
    );
\section_out9_reg[40]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[40]_i_1__0_n_7\,
      Q => section_out9_reg(40)
    );
\section_out9_reg[40]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out9_reg[36]_i_1__0_n_0\,
      CO(3) => \section_out9_reg[40]_i_1__0_n_0\,
      CO(2) => \section_out9_reg[40]_i_1__0_n_1\,
      CO(1) => \section_out9_reg[40]_i_1__0_n_2\,
      CO(0) => \section_out9_reg[40]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out8_reg(43 downto 40),
      O(3) => \section_out9_reg[40]_i_1__0_n_4\,
      O(2) => \section_out9_reg[40]_i_1__0_n_5\,
      O(1) => \section_out9_reg[40]_i_1__0_n_6\,
      O(0) => \section_out9_reg[40]_i_1__0_n_7\,
      S(3) => \section_out9[40]_i_2__0_n_0\,
      S(2) => \section_out9[40]_i_3__0_n_0\,
      S(1) => \section_out9[40]_i_4__0_n_0\,
      S(0) => \section_out9[40]_i_5__0_n_0\
    );
\section_out9_reg[41]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[40]_i_1__0_n_6\,
      Q => section_out9_reg(41)
    );
\section_out9_reg[42]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[40]_i_1__0_n_5\,
      Q => section_out9_reg(42)
    );
\section_out9_reg[43]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[40]_i_1__0_n_4\,
      Q => section_out9_reg(43)
    );
\section_out9_reg[44]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[44]_i_1__0_n_7\,
      Q => section_out9_reg(44)
    );
\section_out9_reg[44]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out9_reg[40]_i_1__0_n_0\,
      CO(3) => \section_out9_reg[44]_i_1__0_n_0\,
      CO(2) => \section_out9_reg[44]_i_1__0_n_1\,
      CO(1) => \section_out9_reg[44]_i_1__0_n_2\,
      CO(0) => \section_out9_reg[44]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out8_reg(47 downto 44),
      O(3) => \section_out9_reg[44]_i_1__0_n_4\,
      O(2) => \section_out9_reg[44]_i_1__0_n_5\,
      O(1) => \section_out9_reg[44]_i_1__0_n_6\,
      O(0) => \section_out9_reg[44]_i_1__0_n_7\,
      S(3) => \section_out9[44]_i_2__0_n_0\,
      S(2) => \section_out9[44]_i_3__0_n_0\,
      S(1) => \section_out9[44]_i_4__0_n_0\,
      S(0) => \section_out9[44]_i_5__0_n_0\
    );
\section_out9_reg[45]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[44]_i_1__0_n_6\,
      Q => section_out9_reg(45)
    );
\section_out9_reg[46]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[44]_i_1__0_n_5\,
      Q => section_out9_reg(46)
    );
\section_out9_reg[47]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[44]_i_1__0_n_4\,
      Q => section_out9_reg(47)
    );
\section_out9_reg[48]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[48]_i_1__0_n_7\,
      Q => section_out9_reg(48)
    );
\section_out9_reg[48]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out9_reg[44]_i_1__0_n_0\,
      CO(3) => \section_out9_reg[48]_i_1__0_n_0\,
      CO(2) => \section_out9_reg[48]_i_1__0_n_1\,
      CO(1) => \section_out9_reg[48]_i_1__0_n_2\,
      CO(0) => \section_out9_reg[48]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => section_out8_reg(50),
      DI(2 downto 0) => section_out8_reg(50 downto 48),
      O(3) => \section_out9_reg[48]_i_1__0_n_4\,
      O(2) => \section_out9_reg[48]_i_1__0_n_5\,
      O(1) => \section_out9_reg[48]_i_1__0_n_6\,
      O(0) => \section_out9_reg[48]_i_1__0_n_7\,
      S(3) => \section_out9[48]_i_2__0_n_0\,
      S(2) => \section_out9[48]_i_3__0_n_0\,
      S(1) => \section_out9[48]_i_4__0_n_0\,
      S(0) => \section_out9[48]_i_5__0_n_0\
    );
\section_out9_reg[49]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[48]_i_1__0_n_6\,
      Q => section_out9_reg(49)
    );
\section_out9_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[4]_i_1__0_n_7\,
      Q => section_out9_reg(4)
    );
\section_out9_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out9_reg[0]_i_1__0_n_0\,
      CO(3) => \section_out9_reg[4]_i_1__0_n_0\,
      CO(2) => \section_out9_reg[4]_i_1__0_n_1\,
      CO(1) => \section_out9_reg[4]_i_1__0_n_2\,
      CO(0) => \section_out9_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out8_reg(7 downto 4),
      O(3) => \section_out9_reg[4]_i_1__0_n_4\,
      O(2) => \section_out9_reg[4]_i_1__0_n_5\,
      O(1) => \section_out9_reg[4]_i_1__0_n_6\,
      O(0) => \section_out9_reg[4]_i_1__0_n_7\,
      S(3) => \section_out9[4]_i_2__0_n_0\,
      S(2) => \section_out9[4]_i_3__0_n_0\,
      S(1) => \section_out9[4]_i_4__0_n_0\,
      S(0) => \section_out9[4]_i_5__0_n_0\
    );
\section_out9_reg[50]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[48]_i_1__0_n_5\,
      Q => section_out9_reg(50)
    );
\section_out9_reg[51]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[48]_i_1__0_n_4\,
      Q => section_out9_reg(51)
    );
\section_out9_reg[52]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[52]_i_1__0_n_7\,
      Q => section_out9_reg(52)
    );
\section_out9_reg[52]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out9_reg[48]_i_1__0_n_0\,
      CO(3) => \section_out9_reg[52]_i_1__0_n_0\,
      CO(2) => \section_out9_reg[52]_i_1__0_n_1\,
      CO(1) => \section_out9_reg[52]_i_1__0_n_2\,
      CO(0) => \section_out9_reg[52]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => section_out8_reg(50),
      DI(2) => section_out8_reg(50),
      DI(1) => section_out8_reg(50),
      DI(0) => section_out8_reg(50),
      O(3) => \section_out9_reg[52]_i_1__0_n_4\,
      O(2) => \section_out9_reg[52]_i_1__0_n_5\,
      O(1) => \section_out9_reg[52]_i_1__0_n_6\,
      O(0) => \section_out9_reg[52]_i_1__0_n_7\,
      S(3) => \section_out9[52]_i_2__0_n_0\,
      S(2) => \section_out9[52]_i_3__0_n_0\,
      S(1) => \section_out9[52]_i_4__0_n_0\,
      S(0) => \section_out9[52]_i_5__0_n_0\
    );
\section_out9_reg[53]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[52]_i_1__0_n_6\,
      Q => section_out9_reg(53)
    );
\section_out9_reg[54]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[52]_i_1__0_n_5\,
      Q => section_out9_reg(54)
    );
\section_out9_reg[55]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[52]_i_1__0_n_4\,
      Q => section_out9_reg(55)
    );
\section_out9_reg[56]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[56]_i_1__0_n_7\,
      Q => section_out9_reg(56)
    );
\section_out9_reg[56]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out9_reg[52]_i_1__0_n_0\,
      CO(3) => \section_out9_reg[56]_i_1__0_n_0\,
      CO(2) => \section_out9_reg[56]_i_1__0_n_1\,
      CO(1) => \section_out9_reg[56]_i_1__0_n_2\,
      CO(0) => \section_out9_reg[56]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => section_out8_reg(50),
      DI(2) => section_out8_reg(50),
      DI(1) => section_out8_reg(50),
      DI(0) => section_out8_reg(50),
      O(3) => \section_out9_reg[56]_i_1__0_n_4\,
      O(2) => \section_out9_reg[56]_i_1__0_n_5\,
      O(1) => \section_out9_reg[56]_i_1__0_n_6\,
      O(0) => \section_out9_reg[56]_i_1__0_n_7\,
      S(3) => \section_out9[56]_i_2__0_n_0\,
      S(2) => \section_out9[56]_i_3__0_n_0\,
      S(1) => \section_out9[56]_i_4__0_n_0\,
      S(0) => \section_out9[56]_i_5__0_n_0\
    );
\section_out9_reg[57]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[56]_i_1__0_n_6\,
      Q => section_out9_reg(57)
    );
\section_out9_reg[58]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[56]_i_1__0_n_5\,
      Q => section_out9_reg(58)
    );
\section_out9_reg[59]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[56]_i_1__0_n_4\,
      Q => section_out9_reg(59)
    );
\section_out9_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[4]_i_1__0_n_6\,
      Q => section_out9_reg(5)
    );
\section_out9_reg[60]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[60]_i_1__0_n_7\,
      Q => section_out9_reg(60)
    );
\section_out9_reg[60]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out9_reg[56]_i_1__0_n_0\,
      CO(3) => \section_out9_reg[60]_i_1__0_n_0\,
      CO(2) => \section_out9_reg[60]_i_1__0_n_1\,
      CO(1) => \section_out9_reg[60]_i_1__0_n_2\,
      CO(0) => \section_out9_reg[60]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => section_out8_reg(50),
      DI(2) => section_out8_reg(50),
      DI(1) => section_out8_reg(50),
      DI(0) => section_out8_reg(50),
      O(3) => \section_out9_reg[60]_i_1__0_n_4\,
      O(2) => \section_out9_reg[60]_i_1__0_n_5\,
      O(1) => \section_out9_reg[60]_i_1__0_n_6\,
      O(0) => \section_out9_reg[60]_i_1__0_n_7\,
      S(3) => \section_out9[60]_i_2__0_n_0\,
      S(2) => \section_out9[60]_i_3__0_n_0\,
      S(1) => \section_out9[60]_i_4__0_n_0\,
      S(0) => \section_out9[60]_i_5__0_n_0\
    );
\section_out9_reg[61]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[60]_i_1__0_n_6\,
      Q => section_out9_reg(61)
    );
\section_out9_reg[62]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[60]_i_1__0_n_5\,
      Q => section_out9_reg(62)
    );
\section_out9_reg[63]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[60]_i_1__0_n_4\,
      Q => section_out9_reg(63)
    );
\section_out9_reg[64]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[64]_i_1__0_n_7\,
      Q => section_out9_reg(64)
    );
\section_out9_reg[64]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out9_reg[60]_i_1__0_n_0\,
      CO(3 downto 1) => \NLW_section_out9_reg[64]_i_1__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \section_out9_reg[64]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => section_out8_reg(50),
      O(3 downto 2) => \NLW_section_out9_reg[64]_i_1__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \section_out9_reg[64]_i_1__0_n_6\,
      O(0) => \section_out9_reg[64]_i_1__0_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \section_out9[64]_i_2__0_n_0\,
      S(0) => \section_out9[64]_i_3__0_n_0\
    );
\section_out9_reg[65]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[64]_i_1__0_n_6\,
      Q => section_out9_reg(65)
    );
\section_out9_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[4]_i_1__0_n_5\,
      Q => section_out9_reg(6)
    );
\section_out9_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[4]_i_1__0_n_4\,
      Q => section_out9_reg(7)
    );
\section_out9_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[8]_i_1__0_n_7\,
      Q => section_out9_reg(8)
    );
\section_out9_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out9_reg[4]_i_1__0_n_0\,
      CO(3) => \section_out9_reg[8]_i_1__0_n_0\,
      CO(2) => \section_out9_reg[8]_i_1__0_n_1\,
      CO(1) => \section_out9_reg[8]_i_1__0_n_2\,
      CO(0) => \section_out9_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out8_reg(11 downto 8),
      O(3) => \section_out9_reg[8]_i_1__0_n_4\,
      O(2) => \section_out9_reg[8]_i_1__0_n_5\,
      O(1) => \section_out9_reg[8]_i_1__0_n_6\,
      O(0) => \section_out9_reg[8]_i_1__0_n_7\,
      S(3) => \section_out9[8]_i_2__0_n_0\,
      S(2) => \section_out9[8]_i_3__0_n_0\,
      S(1) => \section_out9[8]_i_4__0_n_0\,
      S(0) => \section_out9[8]_i_5__0_n_0\
    );
\section_out9_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[8]_i_1__0_n_6\,
      Q => section_out9_reg(9)
    );
sub_temp_1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_temp_1_carry_n_0,
      CO(2) => sub_temp_1_carry_n_1,
      CO(1) => sub_temp_1_carry_n_2,
      CO(0) => sub_temp_1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => cic_pipeline1(3 downto 0),
      O(3 downto 0) => sub_temp_1(3 downto 0),
      S(3) => \sub_temp_1_carry_i_1__0_n_0\,
      S(2) => \sub_temp_1_carry_i_2__0_n_0\,
      S(1) => \sub_temp_1_carry_i_3__0_n_0\,
      S(0) => \sub_temp_1_carry_i_4__0_n_0\
    );
\sub_temp_1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_temp_1_carry_n_0,
      CO(3) => \sub_temp_1_carry__0_n_0\,
      CO(2) => \sub_temp_1_carry__0_n_1\,
      CO(1) => \sub_temp_1_carry__0_n_2\,
      CO(0) => \sub_temp_1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline1(7 downto 4),
      O(3 downto 0) => sub_temp_1(7 downto 4),
      S(3) => \sub_temp_1_carry__0_i_1__0_n_0\,
      S(2) => \sub_temp_1_carry__0_i_2__0_n_0\,
      S(1) => \sub_temp_1_carry__0_i_3__0_n_0\,
      S(0) => \sub_temp_1_carry__0_i_4__0_n_0\
    );
\sub_temp_1_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(7),
      I1 => diff2(7),
      O => \sub_temp_1_carry__0_i_1__0_n_0\
    );
\sub_temp_1_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(6),
      I1 => diff2(6),
      O => \sub_temp_1_carry__0_i_2__0_n_0\
    );
\sub_temp_1_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(5),
      I1 => diff2(5),
      O => \sub_temp_1_carry__0_i_3__0_n_0\
    );
\sub_temp_1_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(4),
      I1 => diff2(4),
      O => \sub_temp_1_carry__0_i_4__0_n_0\
    );
\sub_temp_1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_1_carry__0_n_0\,
      CO(3) => \sub_temp_1_carry__1_n_0\,
      CO(2) => \sub_temp_1_carry__1_n_1\,
      CO(1) => \sub_temp_1_carry__1_n_2\,
      CO(0) => \sub_temp_1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline1(11 downto 8),
      O(3 downto 0) => sub_temp_1(11 downto 8),
      S(3) => \sub_temp_1_carry__1_i_1__0_n_0\,
      S(2) => \sub_temp_1_carry__1_i_2__0_n_0\,
      S(1) => \sub_temp_1_carry__1_i_3__0_n_0\,
      S(0) => \sub_temp_1_carry__1_i_4__0_n_0\
    );
\sub_temp_1_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(11),
      I1 => diff2(11),
      O => \sub_temp_1_carry__1_i_1__0_n_0\
    );
\sub_temp_1_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(10),
      I1 => diff2(10),
      O => \sub_temp_1_carry__1_i_2__0_n_0\
    );
\sub_temp_1_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(9),
      I1 => diff2(9),
      O => \sub_temp_1_carry__1_i_3__0_n_0\
    );
\sub_temp_1_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(8),
      I1 => diff2(8),
      O => \sub_temp_1_carry__1_i_4__0_n_0\
    );
\sub_temp_1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_1_carry__1_n_0\,
      CO(3) => \sub_temp_1_carry__2_n_0\,
      CO(2) => \sub_temp_1_carry__2_n_1\,
      CO(1) => \sub_temp_1_carry__2_n_2\,
      CO(0) => \sub_temp_1_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline1(15 downto 12),
      O(3 downto 0) => sub_temp_1(15 downto 12),
      S(3) => \sub_temp_1_carry__2_i_1__0_n_0\,
      S(2) => \sub_temp_1_carry__2_i_2__0_n_0\,
      S(1) => \sub_temp_1_carry__2_i_3__0_n_0\,
      S(0) => \sub_temp_1_carry__2_i_4__0_n_0\
    );
\sub_temp_1_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(15),
      I1 => diff2(15),
      O => \sub_temp_1_carry__2_i_1__0_n_0\
    );
\sub_temp_1_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(14),
      I1 => diff2(14),
      O => \sub_temp_1_carry__2_i_2__0_n_0\
    );
\sub_temp_1_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(13),
      I1 => diff2(13),
      O => \sub_temp_1_carry__2_i_3__0_n_0\
    );
\sub_temp_1_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(12),
      I1 => diff2(12),
      O => \sub_temp_1_carry__2_i_4__0_n_0\
    );
\sub_temp_1_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_1_carry__2_n_0\,
      CO(3) => \sub_temp_1_carry__3_n_0\,
      CO(2) => \sub_temp_1_carry__3_n_1\,
      CO(1) => \sub_temp_1_carry__3_n_2\,
      CO(0) => \sub_temp_1_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline1(19 downto 16),
      O(3 downto 0) => sub_temp_1(19 downto 16),
      S(3) => \sub_temp_1_carry__3_i_1__0_n_0\,
      S(2) => \sub_temp_1_carry__3_i_2__0_n_0\,
      S(1) => \sub_temp_1_carry__3_i_3__0_n_0\,
      S(0) => \sub_temp_1_carry__3_i_4__0_n_0\
    );
\sub_temp_1_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(19),
      I1 => diff2(19),
      O => \sub_temp_1_carry__3_i_1__0_n_0\
    );
\sub_temp_1_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(18),
      I1 => diff2(18),
      O => \sub_temp_1_carry__3_i_2__0_n_0\
    );
\sub_temp_1_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(17),
      I1 => diff2(17),
      O => \sub_temp_1_carry__3_i_3__0_n_0\
    );
\sub_temp_1_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(16),
      I1 => diff2(16),
      O => \sub_temp_1_carry__3_i_4__0_n_0\
    );
\sub_temp_1_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_1_carry__3_n_0\,
      CO(3) => \sub_temp_1_carry__4_n_0\,
      CO(2) => \sub_temp_1_carry__4_n_1\,
      CO(1) => \sub_temp_1_carry__4_n_2\,
      CO(0) => \sub_temp_1_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline1(23 downto 20),
      O(3 downto 0) => sub_temp_1(23 downto 20),
      S(3) => \sub_temp_1_carry__4_i_1__0_n_0\,
      S(2) => \sub_temp_1_carry__4_i_2__0_n_0\,
      S(1) => \sub_temp_1_carry__4_i_3__0_n_0\,
      S(0) => \sub_temp_1_carry__4_i_4__0_n_0\
    );
\sub_temp_1_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(23),
      I1 => diff2(23),
      O => \sub_temp_1_carry__4_i_1__0_n_0\
    );
\sub_temp_1_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(22),
      I1 => diff2(22),
      O => \sub_temp_1_carry__4_i_2__0_n_0\
    );
\sub_temp_1_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(21),
      I1 => diff2(21),
      O => \sub_temp_1_carry__4_i_3__0_n_0\
    );
\sub_temp_1_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(20),
      I1 => diff2(20),
      O => \sub_temp_1_carry__4_i_4__0_n_0\
    );
\sub_temp_1_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_1_carry__4_n_0\,
      CO(3) => \sub_temp_1_carry__5_n_0\,
      CO(2) => \sub_temp_1_carry__5_n_1\,
      CO(1) => \sub_temp_1_carry__5_n_2\,
      CO(0) => \sub_temp_1_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline1(27 downto 24),
      O(3 downto 0) => sub_temp_1(27 downto 24),
      S(3) => \sub_temp_1_carry__5_i_1__0_n_0\,
      S(2) => \sub_temp_1_carry__5_i_2__0_n_0\,
      S(1) => \sub_temp_1_carry__5_i_3__0_n_0\,
      S(0) => \sub_temp_1_carry__5_i_4__0_n_0\
    );
\sub_temp_1_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(27),
      I1 => diff2(27),
      O => \sub_temp_1_carry__5_i_1__0_n_0\
    );
\sub_temp_1_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(26),
      I1 => diff2(26),
      O => \sub_temp_1_carry__5_i_2__0_n_0\
    );
\sub_temp_1_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(25),
      I1 => diff2(25),
      O => \sub_temp_1_carry__5_i_3__0_n_0\
    );
\sub_temp_1_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(24),
      I1 => diff2(24),
      O => \sub_temp_1_carry__5_i_4__0_n_0\
    );
\sub_temp_1_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_1_carry__5_n_0\,
      CO(3) => \sub_temp_1_carry__6_n_0\,
      CO(2) => \sub_temp_1_carry__6_n_1\,
      CO(1) => \sub_temp_1_carry__6_n_2\,
      CO(0) => \sub_temp_1_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => diff2(31),
      DI(2 downto 0) => cic_pipeline1(30 downto 28),
      O(3 downto 0) => sub_temp_1(31 downto 28),
      S(3) => \sub_temp_1_carry__6_i_1__0_n_0\,
      S(2) => \sub_temp_1_carry__6_i_2__0_n_0\,
      S(1) => \sub_temp_1_carry__6_i_3__0_n_0\,
      S(0) => \sub_temp_1_carry__6_i_4__0_n_0\
    );
\sub_temp_1_carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => diff2(31),
      I1 => cic_pipeline1(31),
      O => \sub_temp_1_carry__6_i_1__0_n_0\
    );
\sub_temp_1_carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(30),
      I1 => diff2(30),
      O => \sub_temp_1_carry__6_i_2__0_n_0\
    );
\sub_temp_1_carry__6_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(29),
      I1 => diff2(29),
      O => \sub_temp_1_carry__6_i_3__0_n_0\
    );
\sub_temp_1_carry__6_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(28),
      I1 => diff2(28),
      O => \sub_temp_1_carry__6_i_4__0_n_0\
    );
\sub_temp_1_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_1_carry__6_n_0\,
      CO(3 downto 0) => \NLW_sub_temp_1_carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sub_temp_1_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => sub_temp_1(32),
      S(3 downto 0) => B"0001"
    );
\sub_temp_1_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(3),
      I1 => diff2(3),
      O => \sub_temp_1_carry_i_1__0_n_0\
    );
\sub_temp_1_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(2),
      I1 => diff2(2),
      O => \sub_temp_1_carry_i_2__0_n_0\
    );
\sub_temp_1_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(1),
      I1 => diff2(1),
      O => \sub_temp_1_carry_i_3__0_n_0\
    );
\sub_temp_1_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(0),
      I1 => diff2(0),
      O => \sub_temp_1_carry_i_4__0_n_0\
    );
sub_temp_2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_temp_2_carry_n_0,
      CO(2) => sub_temp_2_carry_n_1,
      CO(1) => sub_temp_2_carry_n_2,
      CO(0) => sub_temp_2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => cic_pipeline2(3 downto 0),
      O(3 downto 0) => sub_temp_2(3 downto 0),
      S(3) => \sub_temp_2_carry_i_1__0_n_0\,
      S(2) => \sub_temp_2_carry_i_2__0_n_0\,
      S(1) => \sub_temp_2_carry_i_3__0_n_0\,
      S(0) => \sub_temp_2_carry_i_4__0_n_0\
    );
\sub_temp_2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_temp_2_carry_n_0,
      CO(3) => \sub_temp_2_carry__0_n_0\,
      CO(2) => \sub_temp_2_carry__0_n_1\,
      CO(1) => \sub_temp_2_carry__0_n_2\,
      CO(0) => \sub_temp_2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline2(7 downto 4),
      O(3 downto 0) => sub_temp_2(7 downto 4),
      S(3) => \sub_temp_2_carry__0_i_1__0_n_0\,
      S(2) => \sub_temp_2_carry__0_i_2__0_n_0\,
      S(1) => \sub_temp_2_carry__0_i_3__0_n_0\,
      S(0) => \sub_temp_2_carry__0_i_4__0_n_0\
    );
\sub_temp_2_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(7),
      I1 => diff3(7),
      O => \sub_temp_2_carry__0_i_1__0_n_0\
    );
\sub_temp_2_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(6),
      I1 => diff3(6),
      O => \sub_temp_2_carry__0_i_2__0_n_0\
    );
\sub_temp_2_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(5),
      I1 => diff3(5),
      O => \sub_temp_2_carry__0_i_3__0_n_0\
    );
\sub_temp_2_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(4),
      I1 => diff3(4),
      O => \sub_temp_2_carry__0_i_4__0_n_0\
    );
\sub_temp_2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_2_carry__0_n_0\,
      CO(3) => \sub_temp_2_carry__1_n_0\,
      CO(2) => \sub_temp_2_carry__1_n_1\,
      CO(1) => \sub_temp_2_carry__1_n_2\,
      CO(0) => \sub_temp_2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline2(11 downto 8),
      O(3 downto 0) => sub_temp_2(11 downto 8),
      S(3) => \sub_temp_2_carry__1_i_1__0_n_0\,
      S(2) => \sub_temp_2_carry__1_i_2__0_n_0\,
      S(1) => \sub_temp_2_carry__1_i_3__0_n_0\,
      S(0) => \sub_temp_2_carry__1_i_4__0_n_0\
    );
\sub_temp_2_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(11),
      I1 => diff3(11),
      O => \sub_temp_2_carry__1_i_1__0_n_0\
    );
\sub_temp_2_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(10),
      I1 => diff3(10),
      O => \sub_temp_2_carry__1_i_2__0_n_0\
    );
\sub_temp_2_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(9),
      I1 => diff3(9),
      O => \sub_temp_2_carry__1_i_3__0_n_0\
    );
\sub_temp_2_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(8),
      I1 => diff3(8),
      O => \sub_temp_2_carry__1_i_4__0_n_0\
    );
\sub_temp_2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_2_carry__1_n_0\,
      CO(3) => \sub_temp_2_carry__2_n_0\,
      CO(2) => \sub_temp_2_carry__2_n_1\,
      CO(1) => \sub_temp_2_carry__2_n_2\,
      CO(0) => \sub_temp_2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline2(15 downto 12),
      O(3 downto 0) => sub_temp_2(15 downto 12),
      S(3) => \sub_temp_2_carry__2_i_1__0_n_0\,
      S(2) => \sub_temp_2_carry__2_i_2__0_n_0\,
      S(1) => \sub_temp_2_carry__2_i_3__0_n_0\,
      S(0) => \sub_temp_2_carry__2_i_4__0_n_0\
    );
\sub_temp_2_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(15),
      I1 => diff3(15),
      O => \sub_temp_2_carry__2_i_1__0_n_0\
    );
\sub_temp_2_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(14),
      I1 => diff3(14),
      O => \sub_temp_2_carry__2_i_2__0_n_0\
    );
\sub_temp_2_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(13),
      I1 => diff3(13),
      O => \sub_temp_2_carry__2_i_3__0_n_0\
    );
\sub_temp_2_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(12),
      I1 => diff3(12),
      O => \sub_temp_2_carry__2_i_4__0_n_0\
    );
\sub_temp_2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_2_carry__2_n_0\,
      CO(3) => \sub_temp_2_carry__3_n_0\,
      CO(2) => \sub_temp_2_carry__3_n_1\,
      CO(1) => \sub_temp_2_carry__3_n_2\,
      CO(0) => \sub_temp_2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline2(19 downto 16),
      O(3 downto 0) => sub_temp_2(19 downto 16),
      S(3) => \sub_temp_2_carry__3_i_1__0_n_0\,
      S(2) => \sub_temp_2_carry__3_i_2__0_n_0\,
      S(1) => \sub_temp_2_carry__3_i_3__0_n_0\,
      S(0) => \sub_temp_2_carry__3_i_4__0_n_0\
    );
\sub_temp_2_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(19),
      I1 => diff3(19),
      O => \sub_temp_2_carry__3_i_1__0_n_0\
    );
\sub_temp_2_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(18),
      I1 => diff3(18),
      O => \sub_temp_2_carry__3_i_2__0_n_0\
    );
\sub_temp_2_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(17),
      I1 => diff3(17),
      O => \sub_temp_2_carry__3_i_3__0_n_0\
    );
\sub_temp_2_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(16),
      I1 => diff3(16),
      O => \sub_temp_2_carry__3_i_4__0_n_0\
    );
\sub_temp_2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_2_carry__3_n_0\,
      CO(3) => \sub_temp_2_carry__4_n_0\,
      CO(2) => \sub_temp_2_carry__4_n_1\,
      CO(1) => \sub_temp_2_carry__4_n_2\,
      CO(0) => \sub_temp_2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline2(23 downto 20),
      O(3 downto 0) => sub_temp_2(23 downto 20),
      S(3) => \sub_temp_2_carry__4_i_1__0_n_0\,
      S(2) => \sub_temp_2_carry__4_i_2__0_n_0\,
      S(1) => \sub_temp_2_carry__4_i_3__0_n_0\,
      S(0) => \sub_temp_2_carry__4_i_4__0_n_0\
    );
\sub_temp_2_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(23),
      I1 => diff3(23),
      O => \sub_temp_2_carry__4_i_1__0_n_0\
    );
\sub_temp_2_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(22),
      I1 => diff3(22),
      O => \sub_temp_2_carry__4_i_2__0_n_0\
    );
\sub_temp_2_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(21),
      I1 => diff3(21),
      O => \sub_temp_2_carry__4_i_3__0_n_0\
    );
\sub_temp_2_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(20),
      I1 => diff3(20),
      O => \sub_temp_2_carry__4_i_4__0_n_0\
    );
\sub_temp_2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_2_carry__4_n_0\,
      CO(3) => \sub_temp_2_carry__5_n_0\,
      CO(2) => \sub_temp_2_carry__5_n_1\,
      CO(1) => \sub_temp_2_carry__5_n_2\,
      CO(0) => \sub_temp_2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline2(27 downto 24),
      O(3 downto 0) => sub_temp_2(27 downto 24),
      S(3) => \sub_temp_2_carry__5_i_1__0_n_0\,
      S(2) => \sub_temp_2_carry__5_i_2__0_n_0\,
      S(1) => \sub_temp_2_carry__5_i_3__0_n_0\,
      S(0) => \sub_temp_2_carry__5_i_4__0_n_0\
    );
\sub_temp_2_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(27),
      I1 => diff3(27),
      O => \sub_temp_2_carry__5_i_1__0_n_0\
    );
\sub_temp_2_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(26),
      I1 => diff3(26),
      O => \sub_temp_2_carry__5_i_2__0_n_0\
    );
\sub_temp_2_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(25),
      I1 => diff3(25),
      O => \sub_temp_2_carry__5_i_3__0_n_0\
    );
\sub_temp_2_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(24),
      I1 => diff3(24),
      O => \sub_temp_2_carry__5_i_4__0_n_0\
    );
\sub_temp_2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_2_carry__5_n_0\,
      CO(3) => \sub_temp_2_carry__6_n_0\,
      CO(2) => \sub_temp_2_carry__6_n_1\,
      CO(1) => \sub_temp_2_carry__6_n_2\,
      CO(0) => \sub_temp_2_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline2(31 downto 28),
      O(3 downto 0) => sub_temp_2(31 downto 28),
      S(3) => \sub_temp_2_carry__6_i_1__0_n_0\,
      S(2) => \sub_temp_2_carry__6_i_2__0_n_0\,
      S(1) => \sub_temp_2_carry__6_i_3__0_n_0\,
      S(0) => \sub_temp_2_carry__6_i_4__0_n_0\
    );
\sub_temp_2_carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(31),
      I1 => diff3(31),
      O => \sub_temp_2_carry__6_i_1__0_n_0\
    );
\sub_temp_2_carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(30),
      I1 => diff3(30),
      O => \sub_temp_2_carry__6_i_2__0_n_0\
    );
\sub_temp_2_carry__6_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(29),
      I1 => diff3(29),
      O => \sub_temp_2_carry__6_i_3__0_n_0\
    );
\sub_temp_2_carry__6_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(28),
      I1 => diff3(28),
      O => \sub_temp_2_carry__6_i_4__0_n_0\
    );
\sub_temp_2_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_2_carry__6_n_0\,
      CO(3 downto 1) => \NLW_sub_temp_2_carry__7_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sub_temp_2_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => diff3(32),
      O(3 downto 2) => \NLW_sub_temp_2_carry__7_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sub_temp_2(33 downto 32),
      S(3 downto 1) => B"001",
      S(0) => \sub_temp_2_carry__7_i_1__0_n_0\
    );
\sub_temp_2_carry__7_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => diff3(32),
      I1 => cic_pipeline2(32),
      O => \sub_temp_2_carry__7_i_1__0_n_0\
    );
\sub_temp_2_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(3),
      I1 => diff3(3),
      O => \sub_temp_2_carry_i_1__0_n_0\
    );
\sub_temp_2_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(2),
      I1 => diff3(2),
      O => \sub_temp_2_carry_i_2__0_n_0\
    );
\sub_temp_2_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(1),
      I1 => diff3(1),
      O => \sub_temp_2_carry_i_3__0_n_0\
    );
\sub_temp_2_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(0),
      I1 => diff3(0),
      O => \sub_temp_2_carry_i_4__0_n_0\
    );
sub_temp_3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_temp_3_carry_n_0,
      CO(2) => sub_temp_3_carry_n_1,
      CO(1) => sub_temp_3_carry_n_2,
      CO(0) => sub_temp_3_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => cic_pipeline3(3 downto 0),
      O(3 downto 0) => sub_temp_3(3 downto 0),
      S(3) => \sub_temp_3_carry_i_1__0_n_0\,
      S(2) => \sub_temp_3_carry_i_2__0_n_0\,
      S(1) => \sub_temp_3_carry_i_3__0_n_0\,
      S(0) => \sub_temp_3_carry_i_4__0_n_0\
    );
\sub_temp_3_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_temp_3_carry_n_0,
      CO(3) => \sub_temp_3_carry__0_n_0\,
      CO(2) => \sub_temp_3_carry__0_n_1\,
      CO(1) => \sub_temp_3_carry__0_n_2\,
      CO(0) => \sub_temp_3_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline3(7 downto 4),
      O(3 downto 0) => sub_temp_3(7 downto 4),
      S(3) => \sub_temp_3_carry__0_i_1__0_n_0\,
      S(2) => \sub_temp_3_carry__0_i_2__0_n_0\,
      S(1) => \sub_temp_3_carry__0_i_3__0_n_0\,
      S(0) => \sub_temp_3_carry__0_i_4__0_n_0\
    );
\sub_temp_3_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(7),
      I1 => diff4(7),
      O => \sub_temp_3_carry__0_i_1__0_n_0\
    );
\sub_temp_3_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(6),
      I1 => diff4(6),
      O => \sub_temp_3_carry__0_i_2__0_n_0\
    );
\sub_temp_3_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(5),
      I1 => diff4(5),
      O => \sub_temp_3_carry__0_i_3__0_n_0\
    );
\sub_temp_3_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(4),
      I1 => diff4(4),
      O => \sub_temp_3_carry__0_i_4__0_n_0\
    );
\sub_temp_3_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_3_carry__0_n_0\,
      CO(3) => \sub_temp_3_carry__1_n_0\,
      CO(2) => \sub_temp_3_carry__1_n_1\,
      CO(1) => \sub_temp_3_carry__1_n_2\,
      CO(0) => \sub_temp_3_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline3(11 downto 8),
      O(3 downto 0) => sub_temp_3(11 downto 8),
      S(3) => \sub_temp_3_carry__1_i_1__0_n_0\,
      S(2) => \sub_temp_3_carry__1_i_2__0_n_0\,
      S(1) => \sub_temp_3_carry__1_i_3__0_n_0\,
      S(0) => \sub_temp_3_carry__1_i_4__0_n_0\
    );
\sub_temp_3_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(11),
      I1 => diff4(11),
      O => \sub_temp_3_carry__1_i_1__0_n_0\
    );
\sub_temp_3_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(10),
      I1 => diff4(10),
      O => \sub_temp_3_carry__1_i_2__0_n_0\
    );
\sub_temp_3_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(9),
      I1 => diff4(9),
      O => \sub_temp_3_carry__1_i_3__0_n_0\
    );
\sub_temp_3_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(8),
      I1 => diff4(8),
      O => \sub_temp_3_carry__1_i_4__0_n_0\
    );
\sub_temp_3_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_3_carry__1_n_0\,
      CO(3) => \sub_temp_3_carry__2_n_0\,
      CO(2) => \sub_temp_3_carry__2_n_1\,
      CO(1) => \sub_temp_3_carry__2_n_2\,
      CO(0) => \sub_temp_3_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline3(15 downto 12),
      O(3 downto 0) => sub_temp_3(15 downto 12),
      S(3) => \sub_temp_3_carry__2_i_1__0_n_0\,
      S(2) => \sub_temp_3_carry__2_i_2__0_n_0\,
      S(1) => \sub_temp_3_carry__2_i_3__0_n_0\,
      S(0) => \sub_temp_3_carry__2_i_4__0_n_0\
    );
\sub_temp_3_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(15),
      I1 => diff4(15),
      O => \sub_temp_3_carry__2_i_1__0_n_0\
    );
\sub_temp_3_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(14),
      I1 => diff4(14),
      O => \sub_temp_3_carry__2_i_2__0_n_0\
    );
\sub_temp_3_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(13),
      I1 => diff4(13),
      O => \sub_temp_3_carry__2_i_3__0_n_0\
    );
\sub_temp_3_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(12),
      I1 => diff4(12),
      O => \sub_temp_3_carry__2_i_4__0_n_0\
    );
\sub_temp_3_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_3_carry__2_n_0\,
      CO(3) => \sub_temp_3_carry__3_n_0\,
      CO(2) => \sub_temp_3_carry__3_n_1\,
      CO(1) => \sub_temp_3_carry__3_n_2\,
      CO(0) => \sub_temp_3_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline3(19 downto 16),
      O(3 downto 0) => sub_temp_3(19 downto 16),
      S(3) => \sub_temp_3_carry__3_i_1__0_n_0\,
      S(2) => \sub_temp_3_carry__3_i_2__0_n_0\,
      S(1) => \sub_temp_3_carry__3_i_3__0_n_0\,
      S(0) => \sub_temp_3_carry__3_i_4__0_n_0\
    );
\sub_temp_3_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(19),
      I1 => diff4(19),
      O => \sub_temp_3_carry__3_i_1__0_n_0\
    );
\sub_temp_3_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(18),
      I1 => diff4(18),
      O => \sub_temp_3_carry__3_i_2__0_n_0\
    );
\sub_temp_3_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(17),
      I1 => diff4(17),
      O => \sub_temp_3_carry__3_i_3__0_n_0\
    );
\sub_temp_3_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(16),
      I1 => diff4(16),
      O => \sub_temp_3_carry__3_i_4__0_n_0\
    );
\sub_temp_3_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_3_carry__3_n_0\,
      CO(3) => \sub_temp_3_carry__4_n_0\,
      CO(2) => \sub_temp_3_carry__4_n_1\,
      CO(1) => \sub_temp_3_carry__4_n_2\,
      CO(0) => \sub_temp_3_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline3(23 downto 20),
      O(3 downto 0) => sub_temp_3(23 downto 20),
      S(3) => \sub_temp_3_carry__4_i_1__0_n_0\,
      S(2) => \sub_temp_3_carry__4_i_2__0_n_0\,
      S(1) => \sub_temp_3_carry__4_i_3__0_n_0\,
      S(0) => \sub_temp_3_carry__4_i_4__0_n_0\
    );
\sub_temp_3_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(23),
      I1 => diff4(23),
      O => \sub_temp_3_carry__4_i_1__0_n_0\
    );
\sub_temp_3_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(22),
      I1 => diff4(22),
      O => \sub_temp_3_carry__4_i_2__0_n_0\
    );
\sub_temp_3_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(21),
      I1 => diff4(21),
      O => \sub_temp_3_carry__4_i_3__0_n_0\
    );
\sub_temp_3_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(20),
      I1 => diff4(20),
      O => \sub_temp_3_carry__4_i_4__0_n_0\
    );
\sub_temp_3_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_3_carry__4_n_0\,
      CO(3) => \sub_temp_3_carry__5_n_0\,
      CO(2) => \sub_temp_3_carry__5_n_1\,
      CO(1) => \sub_temp_3_carry__5_n_2\,
      CO(0) => \sub_temp_3_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline3(27 downto 24),
      O(3 downto 0) => sub_temp_3(27 downto 24),
      S(3) => \sub_temp_3_carry__5_i_1__0_n_0\,
      S(2) => \sub_temp_3_carry__5_i_2__0_n_0\,
      S(1) => \sub_temp_3_carry__5_i_3__0_n_0\,
      S(0) => \sub_temp_3_carry__5_i_4__0_n_0\
    );
\sub_temp_3_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(27),
      I1 => diff4(27),
      O => \sub_temp_3_carry__5_i_1__0_n_0\
    );
\sub_temp_3_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(26),
      I1 => diff4(26),
      O => \sub_temp_3_carry__5_i_2__0_n_0\
    );
\sub_temp_3_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(25),
      I1 => diff4(25),
      O => \sub_temp_3_carry__5_i_3__0_n_0\
    );
\sub_temp_3_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(24),
      I1 => diff4(24),
      O => \sub_temp_3_carry__5_i_4__0_n_0\
    );
\sub_temp_3_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_3_carry__5_n_0\,
      CO(3) => \sub_temp_3_carry__6_n_0\,
      CO(2) => \sub_temp_3_carry__6_n_1\,
      CO(1) => \sub_temp_3_carry__6_n_2\,
      CO(0) => \sub_temp_3_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline3(31 downto 28),
      O(3 downto 0) => sub_temp_3(31 downto 28),
      S(3) => \sub_temp_3_carry__6_i_1__0_n_0\,
      S(2) => \sub_temp_3_carry__6_i_2__0_n_0\,
      S(1) => \sub_temp_3_carry__6_i_3__0_n_0\,
      S(0) => \sub_temp_3_carry__6_i_4__0_n_0\
    );
\sub_temp_3_carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(31),
      I1 => diff4(31),
      O => \sub_temp_3_carry__6_i_1__0_n_0\
    );
\sub_temp_3_carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(30),
      I1 => diff4(30),
      O => \sub_temp_3_carry__6_i_2__0_n_0\
    );
\sub_temp_3_carry__6_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(29),
      I1 => diff4(29),
      O => \sub_temp_3_carry__6_i_3__0_n_0\
    );
\sub_temp_3_carry__6_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(28),
      I1 => diff4(28),
      O => \sub_temp_3_carry__6_i_4__0_n_0\
    );
\sub_temp_3_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_3_carry__6_n_0\,
      CO(3 downto 2) => \NLW_sub_temp_3_carry__7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub_temp_3_carry__7_n_2\,
      CO(0) => \sub_temp_3_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => diff4(33),
      DI(0) => cic_pipeline3(32),
      O(3) => \NLW_sub_temp_3_carry__7_O_UNCONNECTED\(3),
      O(2 downto 0) => sub_temp_3(34 downto 32),
      S(3 downto 2) => B"01",
      S(1) => \sub_temp_3_carry__7_i_1__0_n_0\,
      S(0) => \sub_temp_3_carry__7_i_2__0_n_0\
    );
\sub_temp_3_carry__7_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => diff4(33),
      I1 => cic_pipeline3(33),
      O => \sub_temp_3_carry__7_i_1__0_n_0\
    );
\sub_temp_3_carry__7_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(32),
      I1 => diff4(32),
      O => \sub_temp_3_carry__7_i_2__0_n_0\
    );
\sub_temp_3_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(3),
      I1 => diff4(3),
      O => \sub_temp_3_carry_i_1__0_n_0\
    );
\sub_temp_3_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(2),
      I1 => diff4(2),
      O => \sub_temp_3_carry_i_2__0_n_0\
    );
\sub_temp_3_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(1),
      I1 => diff4(1),
      O => \sub_temp_3_carry_i_3__0_n_0\
    );
\sub_temp_3_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(0),
      I1 => diff4(0),
      O => \sub_temp_3_carry_i_4__0_n_0\
    );
sub_temp_4_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_temp_4_carry_n_0,
      CO(2) => sub_temp_4_carry_n_1,
      CO(1) => sub_temp_4_carry_n_2,
      CO(0) => sub_temp_4_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => cic_pipeline4(3 downto 0),
      O(3 downto 0) => sub_temp_4(3 downto 0),
      S(3) => \sub_temp_4_carry_i_1__0_n_0\,
      S(2) => \sub_temp_4_carry_i_2__0_n_0\,
      S(1) => \sub_temp_4_carry_i_3__0_n_0\,
      S(0) => \sub_temp_4_carry_i_4__0_n_0\
    );
\sub_temp_4_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_temp_4_carry_n_0,
      CO(3) => \sub_temp_4_carry__0_n_0\,
      CO(2) => \sub_temp_4_carry__0_n_1\,
      CO(1) => \sub_temp_4_carry__0_n_2\,
      CO(0) => \sub_temp_4_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline4(7 downto 4),
      O(3 downto 0) => sub_temp_4(7 downto 4),
      S(3) => \sub_temp_4_carry__0_i_1__0_n_0\,
      S(2) => \sub_temp_4_carry__0_i_2__0_n_0\,
      S(1) => \sub_temp_4_carry__0_i_3__0_n_0\,
      S(0) => \sub_temp_4_carry__0_i_4__0_n_0\
    );
\sub_temp_4_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(7),
      I1 => diff5(7),
      O => \sub_temp_4_carry__0_i_1__0_n_0\
    );
\sub_temp_4_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(6),
      I1 => diff5(6),
      O => \sub_temp_4_carry__0_i_2__0_n_0\
    );
\sub_temp_4_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(5),
      I1 => diff5(5),
      O => \sub_temp_4_carry__0_i_3__0_n_0\
    );
\sub_temp_4_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(4),
      I1 => diff5(4),
      O => \sub_temp_4_carry__0_i_4__0_n_0\
    );
\sub_temp_4_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_4_carry__0_n_0\,
      CO(3) => \sub_temp_4_carry__1_n_0\,
      CO(2) => \sub_temp_4_carry__1_n_1\,
      CO(1) => \sub_temp_4_carry__1_n_2\,
      CO(0) => \sub_temp_4_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline4(11 downto 8),
      O(3 downto 0) => sub_temp_4(11 downto 8),
      S(3) => \sub_temp_4_carry__1_i_1__0_n_0\,
      S(2) => \sub_temp_4_carry__1_i_2__0_n_0\,
      S(1) => \sub_temp_4_carry__1_i_3__0_n_0\,
      S(0) => \sub_temp_4_carry__1_i_4__0_n_0\
    );
\sub_temp_4_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(11),
      I1 => diff5(11),
      O => \sub_temp_4_carry__1_i_1__0_n_0\
    );
\sub_temp_4_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(10),
      I1 => diff5(10),
      O => \sub_temp_4_carry__1_i_2__0_n_0\
    );
\sub_temp_4_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(9),
      I1 => diff5(9),
      O => \sub_temp_4_carry__1_i_3__0_n_0\
    );
\sub_temp_4_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(8),
      I1 => diff5(8),
      O => \sub_temp_4_carry__1_i_4__0_n_0\
    );
\sub_temp_4_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_4_carry__1_n_0\,
      CO(3) => \sub_temp_4_carry__2_n_0\,
      CO(2) => \sub_temp_4_carry__2_n_1\,
      CO(1) => \sub_temp_4_carry__2_n_2\,
      CO(0) => \sub_temp_4_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline4(15 downto 12),
      O(3 downto 0) => sub_temp_4(15 downto 12),
      S(3) => \sub_temp_4_carry__2_i_1__0_n_0\,
      S(2) => \sub_temp_4_carry__2_i_2__0_n_0\,
      S(1) => \sub_temp_4_carry__2_i_3__0_n_0\,
      S(0) => \sub_temp_4_carry__2_i_4__0_n_0\
    );
\sub_temp_4_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(15),
      I1 => diff5(15),
      O => \sub_temp_4_carry__2_i_1__0_n_0\
    );
\sub_temp_4_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(14),
      I1 => diff5(14),
      O => \sub_temp_4_carry__2_i_2__0_n_0\
    );
\sub_temp_4_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(13),
      I1 => diff5(13),
      O => \sub_temp_4_carry__2_i_3__0_n_0\
    );
\sub_temp_4_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(12),
      I1 => diff5(12),
      O => \sub_temp_4_carry__2_i_4__0_n_0\
    );
\sub_temp_4_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_4_carry__2_n_0\,
      CO(3) => \sub_temp_4_carry__3_n_0\,
      CO(2) => \sub_temp_4_carry__3_n_1\,
      CO(1) => \sub_temp_4_carry__3_n_2\,
      CO(0) => \sub_temp_4_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline4(19 downto 16),
      O(3 downto 0) => sub_temp_4(19 downto 16),
      S(3) => \sub_temp_4_carry__3_i_1__0_n_0\,
      S(2) => \sub_temp_4_carry__3_i_2__0_n_0\,
      S(1) => \sub_temp_4_carry__3_i_3__0_n_0\,
      S(0) => \sub_temp_4_carry__3_i_4__0_n_0\
    );
\sub_temp_4_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(19),
      I1 => diff5(19),
      O => \sub_temp_4_carry__3_i_1__0_n_0\
    );
\sub_temp_4_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(18),
      I1 => diff5(18),
      O => \sub_temp_4_carry__3_i_2__0_n_0\
    );
\sub_temp_4_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(17),
      I1 => diff5(17),
      O => \sub_temp_4_carry__3_i_3__0_n_0\
    );
\sub_temp_4_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(16),
      I1 => diff5(16),
      O => \sub_temp_4_carry__3_i_4__0_n_0\
    );
\sub_temp_4_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_4_carry__3_n_0\,
      CO(3) => \sub_temp_4_carry__4_n_0\,
      CO(2) => \sub_temp_4_carry__4_n_1\,
      CO(1) => \sub_temp_4_carry__4_n_2\,
      CO(0) => \sub_temp_4_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline4(23 downto 20),
      O(3 downto 0) => sub_temp_4(23 downto 20),
      S(3) => \sub_temp_4_carry__4_i_1__0_n_0\,
      S(2) => \sub_temp_4_carry__4_i_2__0_n_0\,
      S(1) => \sub_temp_4_carry__4_i_3__0_n_0\,
      S(0) => \sub_temp_4_carry__4_i_4__0_n_0\
    );
\sub_temp_4_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(23),
      I1 => diff5(23),
      O => \sub_temp_4_carry__4_i_1__0_n_0\
    );
\sub_temp_4_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(22),
      I1 => diff5(22),
      O => \sub_temp_4_carry__4_i_2__0_n_0\
    );
\sub_temp_4_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(21),
      I1 => diff5(21),
      O => \sub_temp_4_carry__4_i_3__0_n_0\
    );
\sub_temp_4_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(20),
      I1 => diff5(20),
      O => \sub_temp_4_carry__4_i_4__0_n_0\
    );
\sub_temp_4_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_4_carry__4_n_0\,
      CO(3) => \sub_temp_4_carry__5_n_0\,
      CO(2) => \sub_temp_4_carry__5_n_1\,
      CO(1) => \sub_temp_4_carry__5_n_2\,
      CO(0) => \sub_temp_4_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline4(27 downto 24),
      O(3 downto 0) => sub_temp_4(27 downto 24),
      S(3) => \sub_temp_4_carry__5_i_1__0_n_0\,
      S(2) => \sub_temp_4_carry__5_i_2__0_n_0\,
      S(1) => \sub_temp_4_carry__5_i_3__0_n_0\,
      S(0) => \sub_temp_4_carry__5_i_4__0_n_0\
    );
\sub_temp_4_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(27),
      I1 => diff5(27),
      O => \sub_temp_4_carry__5_i_1__0_n_0\
    );
\sub_temp_4_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(26),
      I1 => diff5(26),
      O => \sub_temp_4_carry__5_i_2__0_n_0\
    );
\sub_temp_4_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(25),
      I1 => diff5(25),
      O => \sub_temp_4_carry__5_i_3__0_n_0\
    );
\sub_temp_4_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(24),
      I1 => diff5(24),
      O => \sub_temp_4_carry__5_i_4__0_n_0\
    );
\sub_temp_4_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_4_carry__5_n_0\,
      CO(3) => \sub_temp_4_carry__6_n_0\,
      CO(2) => \sub_temp_4_carry__6_n_1\,
      CO(1) => \sub_temp_4_carry__6_n_2\,
      CO(0) => \sub_temp_4_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline4(31 downto 28),
      O(3 downto 0) => sub_temp_4(31 downto 28),
      S(3) => \sub_temp_4_carry__6_i_1__0_n_0\,
      S(2) => \sub_temp_4_carry__6_i_2__0_n_0\,
      S(1) => \sub_temp_4_carry__6_i_3__0_n_0\,
      S(0) => \sub_temp_4_carry__6_i_4__0_n_0\
    );
\sub_temp_4_carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(31),
      I1 => diff5(31),
      O => \sub_temp_4_carry__6_i_1__0_n_0\
    );
\sub_temp_4_carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(30),
      I1 => diff5(30),
      O => \sub_temp_4_carry__6_i_2__0_n_0\
    );
\sub_temp_4_carry__6_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(29),
      I1 => diff5(29),
      O => \sub_temp_4_carry__6_i_3__0_n_0\
    );
\sub_temp_4_carry__6_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(28),
      I1 => diff5(28),
      O => \sub_temp_4_carry__6_i_4__0_n_0\
    );
\sub_temp_4_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_4_carry__6_n_0\,
      CO(3) => \NLW_sub_temp_4_carry__7_CO_UNCONNECTED\(3),
      CO(2) => \sub_temp_4_carry__7_n_1\,
      CO(1) => \sub_temp_4_carry__7_n_2\,
      CO(0) => \sub_temp_4_carry__7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => diff5(34),
      DI(1 downto 0) => cic_pipeline4(33 downto 32),
      O(3 downto 0) => sub_temp_4(35 downto 32),
      S(3) => '1',
      S(2) => \sub_temp_4_carry__7_i_1__0_n_0\,
      S(1) => \sub_temp_4_carry__7_i_2__0_n_0\,
      S(0) => \sub_temp_4_carry__7_i_3__0_n_0\
    );
\sub_temp_4_carry__7_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => diff5(34),
      I1 => cic_pipeline4(34),
      O => \sub_temp_4_carry__7_i_1__0_n_0\
    );
\sub_temp_4_carry__7_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(33),
      I1 => diff5(33),
      O => \sub_temp_4_carry__7_i_2__0_n_0\
    );
\sub_temp_4_carry__7_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(32),
      I1 => diff5(32),
      O => \sub_temp_4_carry__7_i_3__0_n_0\
    );
\sub_temp_4_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(3),
      I1 => diff5(3),
      O => \sub_temp_4_carry_i_1__0_n_0\
    );
\sub_temp_4_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(2),
      I1 => diff5(2),
      O => \sub_temp_4_carry_i_2__0_n_0\
    );
\sub_temp_4_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(1),
      I1 => diff5(1),
      O => \sub_temp_4_carry_i_3__0_n_0\
    );
\sub_temp_4_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(0),
      I1 => diff5(0),
      O => \sub_temp_4_carry_i_4__0_n_0\
    );
sub_temp_5_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_temp_5_carry_n_0,
      CO(2) => sub_temp_5_carry_n_1,
      CO(1) => sub_temp_5_carry_n_2,
      CO(0) => sub_temp_5_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => cic_pipeline5(3 downto 0),
      O(3 downto 0) => sub_temp_5(3 downto 0),
      S(3) => \sub_temp_5_carry_i_1__0_n_0\,
      S(2) => \sub_temp_5_carry_i_2__0_n_0\,
      S(1) => \sub_temp_5_carry_i_3__0_n_0\,
      S(0) => \sub_temp_5_carry_i_4__0_n_0\
    );
\sub_temp_5_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_temp_5_carry_n_0,
      CO(3) => \sub_temp_5_carry__0_n_0\,
      CO(2) => \sub_temp_5_carry__0_n_1\,
      CO(1) => \sub_temp_5_carry__0_n_2\,
      CO(0) => \sub_temp_5_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline5(7 downto 4),
      O(3 downto 0) => sub_temp_5(7 downto 4),
      S(3) => \sub_temp_5_carry__0_i_1__0_n_0\,
      S(2) => \sub_temp_5_carry__0_i_2__0_n_0\,
      S(1) => \sub_temp_5_carry__0_i_3__0_n_0\,
      S(0) => \sub_temp_5_carry__0_i_4__0_n_0\
    );
\sub_temp_5_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(7),
      I1 => diff6(7),
      O => \sub_temp_5_carry__0_i_1__0_n_0\
    );
\sub_temp_5_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(6),
      I1 => diff6(6),
      O => \sub_temp_5_carry__0_i_2__0_n_0\
    );
\sub_temp_5_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(5),
      I1 => diff6(5),
      O => \sub_temp_5_carry__0_i_3__0_n_0\
    );
\sub_temp_5_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(4),
      I1 => diff6(4),
      O => \sub_temp_5_carry__0_i_4__0_n_0\
    );
\sub_temp_5_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_5_carry__0_n_0\,
      CO(3) => \sub_temp_5_carry__1_n_0\,
      CO(2) => \sub_temp_5_carry__1_n_1\,
      CO(1) => \sub_temp_5_carry__1_n_2\,
      CO(0) => \sub_temp_5_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline5(11 downto 8),
      O(3 downto 0) => sub_temp_5(11 downto 8),
      S(3) => \sub_temp_5_carry__1_i_1__0_n_0\,
      S(2) => \sub_temp_5_carry__1_i_2__0_n_0\,
      S(1) => \sub_temp_5_carry__1_i_3__0_n_0\,
      S(0) => \sub_temp_5_carry__1_i_4__0_n_0\
    );
\sub_temp_5_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(11),
      I1 => diff6(11),
      O => \sub_temp_5_carry__1_i_1__0_n_0\
    );
\sub_temp_5_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(10),
      I1 => diff6(10),
      O => \sub_temp_5_carry__1_i_2__0_n_0\
    );
\sub_temp_5_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(9),
      I1 => diff6(9),
      O => \sub_temp_5_carry__1_i_3__0_n_0\
    );
\sub_temp_5_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(8),
      I1 => diff6(8),
      O => \sub_temp_5_carry__1_i_4__0_n_0\
    );
\sub_temp_5_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_5_carry__1_n_0\,
      CO(3) => \sub_temp_5_carry__2_n_0\,
      CO(2) => \sub_temp_5_carry__2_n_1\,
      CO(1) => \sub_temp_5_carry__2_n_2\,
      CO(0) => \sub_temp_5_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline5(15 downto 12),
      O(3 downto 0) => sub_temp_5(15 downto 12),
      S(3) => \sub_temp_5_carry__2_i_1__0_n_0\,
      S(2) => \sub_temp_5_carry__2_i_2__0_n_0\,
      S(1) => \sub_temp_5_carry__2_i_3__0_n_0\,
      S(0) => \sub_temp_5_carry__2_i_4__0_n_0\
    );
\sub_temp_5_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(15),
      I1 => diff6(15),
      O => \sub_temp_5_carry__2_i_1__0_n_0\
    );
\sub_temp_5_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(14),
      I1 => diff6(14),
      O => \sub_temp_5_carry__2_i_2__0_n_0\
    );
\sub_temp_5_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(13),
      I1 => diff6(13),
      O => \sub_temp_5_carry__2_i_3__0_n_0\
    );
\sub_temp_5_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(12),
      I1 => diff6(12),
      O => \sub_temp_5_carry__2_i_4__0_n_0\
    );
\sub_temp_5_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_5_carry__2_n_0\,
      CO(3) => \sub_temp_5_carry__3_n_0\,
      CO(2) => \sub_temp_5_carry__3_n_1\,
      CO(1) => \sub_temp_5_carry__3_n_2\,
      CO(0) => \sub_temp_5_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline5(19 downto 16),
      O(3 downto 0) => sub_temp_5(19 downto 16),
      S(3) => \sub_temp_5_carry__3_i_1__0_n_0\,
      S(2) => \sub_temp_5_carry__3_i_2__0_n_0\,
      S(1) => \sub_temp_5_carry__3_i_3__0_n_0\,
      S(0) => \sub_temp_5_carry__3_i_4__0_n_0\
    );
\sub_temp_5_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(19),
      I1 => diff6(19),
      O => \sub_temp_5_carry__3_i_1__0_n_0\
    );
\sub_temp_5_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(18),
      I1 => diff6(18),
      O => \sub_temp_5_carry__3_i_2__0_n_0\
    );
\sub_temp_5_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(17),
      I1 => diff6(17),
      O => \sub_temp_5_carry__3_i_3__0_n_0\
    );
\sub_temp_5_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(16),
      I1 => diff6(16),
      O => \sub_temp_5_carry__3_i_4__0_n_0\
    );
\sub_temp_5_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_5_carry__3_n_0\,
      CO(3) => \sub_temp_5_carry__4_n_0\,
      CO(2) => \sub_temp_5_carry__4_n_1\,
      CO(1) => \sub_temp_5_carry__4_n_2\,
      CO(0) => \sub_temp_5_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline5(23 downto 20),
      O(3 downto 0) => sub_temp_5(23 downto 20),
      S(3) => \sub_temp_5_carry__4_i_1__0_n_0\,
      S(2) => \sub_temp_5_carry__4_i_2__0_n_0\,
      S(1) => \sub_temp_5_carry__4_i_3__0_n_0\,
      S(0) => \sub_temp_5_carry__4_i_4__0_n_0\
    );
\sub_temp_5_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(23),
      I1 => diff6(23),
      O => \sub_temp_5_carry__4_i_1__0_n_0\
    );
\sub_temp_5_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(22),
      I1 => diff6(22),
      O => \sub_temp_5_carry__4_i_2__0_n_0\
    );
\sub_temp_5_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(21),
      I1 => diff6(21),
      O => \sub_temp_5_carry__4_i_3__0_n_0\
    );
\sub_temp_5_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(20),
      I1 => diff6(20),
      O => \sub_temp_5_carry__4_i_4__0_n_0\
    );
\sub_temp_5_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_5_carry__4_n_0\,
      CO(3) => \sub_temp_5_carry__5_n_0\,
      CO(2) => \sub_temp_5_carry__5_n_1\,
      CO(1) => \sub_temp_5_carry__5_n_2\,
      CO(0) => \sub_temp_5_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline5(27 downto 24),
      O(3 downto 0) => sub_temp_5(27 downto 24),
      S(3) => \sub_temp_5_carry__5_i_1__0_n_0\,
      S(2) => \sub_temp_5_carry__5_i_2__0_n_0\,
      S(1) => \sub_temp_5_carry__5_i_3__0_n_0\,
      S(0) => \sub_temp_5_carry__5_i_4__0_n_0\
    );
\sub_temp_5_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(27),
      I1 => diff6(27),
      O => \sub_temp_5_carry__5_i_1__0_n_0\
    );
\sub_temp_5_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(26),
      I1 => diff6(26),
      O => \sub_temp_5_carry__5_i_2__0_n_0\
    );
\sub_temp_5_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(25),
      I1 => diff6(25),
      O => \sub_temp_5_carry__5_i_3__0_n_0\
    );
\sub_temp_5_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(24),
      I1 => diff6(24),
      O => \sub_temp_5_carry__5_i_4__0_n_0\
    );
\sub_temp_5_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_5_carry__5_n_0\,
      CO(3) => \sub_temp_5_carry__6_n_0\,
      CO(2) => \sub_temp_5_carry__6_n_1\,
      CO(1) => \sub_temp_5_carry__6_n_2\,
      CO(0) => \sub_temp_5_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline5(31 downto 28),
      O(3 downto 0) => sub_temp_5(31 downto 28),
      S(3) => \sub_temp_5_carry__6_i_1__0_n_0\,
      S(2) => \sub_temp_5_carry__6_i_2__0_n_0\,
      S(1) => \sub_temp_5_carry__6_i_3__0_n_0\,
      S(0) => \sub_temp_5_carry__6_i_4__0_n_0\
    );
\sub_temp_5_carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(31),
      I1 => diff6(31),
      O => \sub_temp_5_carry__6_i_1__0_n_0\
    );
\sub_temp_5_carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(30),
      I1 => diff6(30),
      O => \sub_temp_5_carry__6_i_2__0_n_0\
    );
\sub_temp_5_carry__6_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(29),
      I1 => diff6(29),
      O => \sub_temp_5_carry__6_i_3__0_n_0\
    );
\sub_temp_5_carry__6_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(28),
      I1 => diff6(28),
      O => \sub_temp_5_carry__6_i_4__0_n_0\
    );
\sub_temp_5_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_5_carry__6_n_0\,
      CO(3) => \NLW_sub_temp_5_carry__7_CO_UNCONNECTED\(3),
      CO(2) => \sub_temp_5_carry__7_n_1\,
      CO(1) => \sub_temp_5_carry__7_n_2\,
      CO(0) => \sub_temp_5_carry__7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => cic_pipeline5(34 downto 32),
      O(3 downto 0) => sub_temp_5(35 downto 32),
      S(3) => \sub_temp_5_carry__7_i_1__0_n_0\,
      S(2) => \sub_temp_5_carry__7_i_2__0_n_0\,
      S(1) => \sub_temp_5_carry__7_i_3__0_n_0\,
      S(0) => \sub_temp_5_carry__7_i_4__0_n_0\
    );
\sub_temp_5_carry__7_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(35),
      I1 => diff6(35),
      O => \sub_temp_5_carry__7_i_1__0_n_0\
    );
\sub_temp_5_carry__7_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(34),
      I1 => diff6(34),
      O => \sub_temp_5_carry__7_i_2__0_n_0\
    );
\sub_temp_5_carry__7_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(33),
      I1 => diff6(33),
      O => \sub_temp_5_carry__7_i_3__0_n_0\
    );
\sub_temp_5_carry__7_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(32),
      I1 => diff6(32),
      O => \sub_temp_5_carry__7_i_4__0_n_0\
    );
\sub_temp_5_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(3),
      I1 => diff6(3),
      O => \sub_temp_5_carry_i_1__0_n_0\
    );
\sub_temp_5_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(2),
      I1 => diff6(2),
      O => \sub_temp_5_carry_i_2__0_n_0\
    );
\sub_temp_5_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(1),
      I1 => diff6(1),
      O => \sub_temp_5_carry_i_3__0_n_0\
    );
\sub_temp_5_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(0),
      I1 => diff6(0),
      O => \sub_temp_5_carry_i_4__0_n_0\
    );
sub_temp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_temp_carry_n_0,
      CO(2) => sub_temp_carry_n_1,
      CO(1) => sub_temp_carry_n_2,
      CO(0) => sub_temp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => input_register(3 downto 0),
      O(3 downto 0) => sub_temp(3 downto 0),
      S(3) => \sub_temp_carry_i_1__0_n_0\,
      S(2) => \sub_temp_carry_i_2__0_n_0\,
      S(1) => \sub_temp_carry_i_3__0_n_0\,
      S(0) => \sub_temp_carry_i_4__0_n_0\
    );
\sub_temp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_temp_carry_n_0,
      CO(3) => \sub_temp_carry__0_n_0\,
      CO(2) => \sub_temp_carry__0_n_1\,
      CO(1) => \sub_temp_carry__0_n_2\,
      CO(0) => \sub_temp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => input_register(7 downto 4),
      O(3 downto 0) => sub_temp(7 downto 4),
      S(3) => \sub_temp_carry__0_i_1__0_n_0\,
      S(2) => \sub_temp_carry__0_i_2__0_n_0\,
      S(1) => \sub_temp_carry__0_i_3__0_n_0\,
      S(0) => \sub_temp_carry__0_i_4__0_n_0\
    );
\sub_temp_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(7),
      I1 => diff1(7),
      O => \sub_temp_carry__0_i_1__0_n_0\
    );
\sub_temp_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(6),
      I1 => diff1(6),
      O => \sub_temp_carry__0_i_2__0_n_0\
    );
\sub_temp_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(5),
      I1 => diff1(5),
      O => \sub_temp_carry__0_i_3__0_n_0\
    );
\sub_temp_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(4),
      I1 => diff1(4),
      O => \sub_temp_carry__0_i_4__0_n_0\
    );
\sub_temp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_carry__0_n_0\,
      CO(3) => \sub_temp_carry__1_n_0\,
      CO(2) => \sub_temp_carry__1_n_1\,
      CO(1) => \sub_temp_carry__1_n_2\,
      CO(0) => \sub_temp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => input_register(11 downto 8),
      O(3 downto 0) => sub_temp(11 downto 8),
      S(3) => \sub_temp_carry__1_i_1__0_n_0\,
      S(2) => \sub_temp_carry__1_i_2__0_n_0\,
      S(1) => \sub_temp_carry__1_i_3__0_n_0\,
      S(0) => \sub_temp_carry__1_i_4__0_n_0\
    );
\sub_temp_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(11),
      I1 => diff1(11),
      O => \sub_temp_carry__1_i_1__0_n_0\
    );
\sub_temp_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(10),
      I1 => diff1(10),
      O => \sub_temp_carry__1_i_2__0_n_0\
    );
\sub_temp_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(9),
      I1 => diff1(9),
      O => \sub_temp_carry__1_i_3__0_n_0\
    );
\sub_temp_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(8),
      I1 => diff1(8),
      O => \sub_temp_carry__1_i_4__0_n_0\
    );
\sub_temp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_carry__1_n_0\,
      CO(3) => \sub_temp_carry__2_n_0\,
      CO(2) => \sub_temp_carry__2_n_1\,
      CO(1) => \sub_temp_carry__2_n_2\,
      CO(0) => \sub_temp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => input_register(15 downto 12),
      O(3 downto 0) => sub_temp(15 downto 12),
      S(3) => \sub_temp_carry__2_i_1__0_n_0\,
      S(2) => \sub_temp_carry__2_i_2__0_n_0\,
      S(1) => \sub_temp_carry__2_i_3__0_n_0\,
      S(0) => \sub_temp_carry__2_i_4__0_n_0\
    );
\sub_temp_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(15),
      I1 => diff1(15),
      O => \sub_temp_carry__2_i_1__0_n_0\
    );
\sub_temp_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(14),
      I1 => diff1(14),
      O => \sub_temp_carry__2_i_2__0_n_0\
    );
\sub_temp_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(13),
      I1 => diff1(13),
      O => \sub_temp_carry__2_i_3__0_n_0\
    );
\sub_temp_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(12),
      I1 => diff1(12),
      O => \sub_temp_carry__2_i_4__0_n_0\
    );
\sub_temp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_carry__2_n_0\,
      CO(3) => \sub_temp_carry__3_n_0\,
      CO(2) => \sub_temp_carry__3_n_1\,
      CO(1) => \sub_temp_carry__3_n_2\,
      CO(0) => \sub_temp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => input_register(19 downto 16),
      O(3 downto 0) => sub_temp(19 downto 16),
      S(3) => \sub_temp_carry__3_i_1__0_n_0\,
      S(2) => \sub_temp_carry__3_i_2__0_n_0\,
      S(1) => \sub_temp_carry__3_i_3__0_n_0\,
      S(0) => \sub_temp_carry__3_i_4__0_n_0\
    );
\sub_temp_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(19),
      I1 => diff1(19),
      O => \sub_temp_carry__3_i_1__0_n_0\
    );
\sub_temp_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(18),
      I1 => diff1(18),
      O => \sub_temp_carry__3_i_2__0_n_0\
    );
\sub_temp_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(17),
      I1 => diff1(17),
      O => \sub_temp_carry__3_i_3__0_n_0\
    );
\sub_temp_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(16),
      I1 => diff1(16),
      O => \sub_temp_carry__3_i_4__0_n_0\
    );
\sub_temp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_carry__3_n_0\,
      CO(3) => \sub_temp_carry__4_n_0\,
      CO(2) => \sub_temp_carry__4_n_1\,
      CO(1) => \sub_temp_carry__4_n_2\,
      CO(0) => \sub_temp_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => input_register(23 downto 20),
      O(3 downto 0) => sub_temp(23 downto 20),
      S(3) => \sub_temp_carry__4_i_1__0_n_0\,
      S(2) => \sub_temp_carry__4_i_2__0_n_0\,
      S(1) => \sub_temp_carry__4_i_3__0_n_0\,
      S(0) => \sub_temp_carry__4_i_4__0_n_0\
    );
\sub_temp_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(23),
      I1 => diff1(23),
      O => \sub_temp_carry__4_i_1__0_n_0\
    );
\sub_temp_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(22),
      I1 => diff1(22),
      O => \sub_temp_carry__4_i_2__0_n_0\
    );
\sub_temp_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(21),
      I1 => diff1(21),
      O => \sub_temp_carry__4_i_3__0_n_0\
    );
\sub_temp_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(20),
      I1 => diff1(20),
      O => \sub_temp_carry__4_i_4__0_n_0\
    );
\sub_temp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_carry__4_n_0\,
      CO(3) => \sub_temp_carry__5_n_0\,
      CO(2) => \sub_temp_carry__5_n_1\,
      CO(1) => \sub_temp_carry__5_n_2\,
      CO(0) => \sub_temp_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => input_register(27 downto 24),
      O(3 downto 0) => sub_temp(27 downto 24),
      S(3) => \sub_temp_carry__5_i_1__0_n_0\,
      S(2) => \sub_temp_carry__5_i_2__0_n_0\,
      S(1) => \sub_temp_carry__5_i_3__0_n_0\,
      S(0) => \sub_temp_carry__5_i_4__0_n_0\
    );
\sub_temp_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(27),
      I1 => diff1(27),
      O => \sub_temp_carry__5_i_1__0_n_0\
    );
\sub_temp_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(26),
      I1 => diff1(26),
      O => \sub_temp_carry__5_i_2__0_n_0\
    );
\sub_temp_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(25),
      I1 => diff1(25),
      O => \sub_temp_carry__5_i_3__0_n_0\
    );
\sub_temp_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(24),
      I1 => diff1(24),
      O => \sub_temp_carry__5_i_4__0_n_0\
    );
\sub_temp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_carry__5_n_0\,
      CO(3) => \NLW_sub_temp_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \sub_temp_carry__6_n_1\,
      CO(1) => \sub_temp_carry__6_n_2\,
      CO(0) => \sub_temp_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => diff1(30),
      DI(1 downto 0) => input_register(29 downto 28),
      O(3 downto 0) => sub_temp(31 downto 28),
      S(3) => '1',
      S(2) => \sub_temp_carry__6_i_1__0_n_0\,
      S(1) => \sub_temp_carry__6_i_2__0_n_0\,
      S(0) => \sub_temp_carry__6_i_3__0_n_0\
    );
\sub_temp_carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => diff1(30),
      I1 => input_register(30),
      O => \sub_temp_carry__6_i_1__0_n_0\
    );
\sub_temp_carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(29),
      I1 => diff1(29),
      O => \sub_temp_carry__6_i_2__0_n_0\
    );
\sub_temp_carry__6_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(28),
      I1 => diff1(28),
      O => \sub_temp_carry__6_i_3__0_n_0\
    );
\sub_temp_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(3),
      I1 => diff1(3),
      O => \sub_temp_carry_i_1__0_n_0\
    );
\sub_temp_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(2),
      I1 => diff1(2),
      O => \sub_temp_carry_i_2__0_n_0\
    );
\sub_temp_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(1),
      I1 => diff1(1),
      O => \sub_temp_carry_i_3__0_n_0\
    );
\sub_temp_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(0),
      I1 => diff1(0),
      O => \sub_temp_carry_i_4__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_dac_interpolate_0_cic_interp_1 is
  port (
    \cur_count_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_count_reg[0]_0\ : out STD_LOGIC;
    \cur_count_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \output_register_reg[31]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_clk : in STD_LOGIC;
    reset02_out : in STD_LOGIC;
    cur_count1_carry_i_1_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cur_count1_carry_i_4_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    cur_count1_carry_i_3_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cur_count1_carry_i_1_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_count1_carry__1_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_int_ready_reg : in STD_LOGIC;
    dac_int_ready_reg_0 : in STD_LOGIC;
    dac_int_ready_reg_1 : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cur_count1_carry__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_count1_carry__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \input_register_reg[30]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_dac_interpolate_0_cic_interp_1 : entity is "cic_interp";
end system_axi_dac_interpolate_0_cic_interp_1;

architecture STRUCTURE of system_axi_dac_interpolate_0_cic_interp_1 is
  signal cic_pipeline1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cic_pipeline2 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal cic_pipeline3 : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal cic_pipeline4 : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal cic_pipeline5 : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal cic_pipeline6 : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal cur_count : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \cur_count1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \cur_count1_carry__0_n_0\ : STD_LOGIC;
  signal \cur_count1_carry__0_n_1\ : STD_LOGIC;
  signal \cur_count1_carry__0_n_2\ : STD_LOGIC;
  signal \cur_count1_carry__0_n_3\ : STD_LOGIC;
  signal \cur_count1_carry__1_n_2\ : STD_LOGIC;
  signal \cur_count1_carry__1_n_3\ : STD_LOGIC;
  signal cur_count1_carry_i_1_n_0 : STD_LOGIC;
  signal cur_count1_carry_i_2_n_0 : STD_LOGIC;
  signal cur_count1_carry_i_3_n_0 : STD_LOGIC;
  signal cur_count1_carry_i_4_n_0 : STD_LOGIC;
  signal cur_count1_carry_n_0 : STD_LOGIC;
  signal cur_count1_carry_n_1 : STD_LOGIC;
  signal cur_count1_carry_n_2 : STD_LOGIC;
  signal cur_count1_carry_n_3 : STD_LOGIC;
  signal cur_count2 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \cur_count2_carry__0_n_0\ : STD_LOGIC;
  signal \cur_count2_carry__0_n_1\ : STD_LOGIC;
  signal \cur_count2_carry__0_n_2\ : STD_LOGIC;
  signal \cur_count2_carry__0_n_3\ : STD_LOGIC;
  signal cur_count2_carry_n_0 : STD_LOGIC;
  signal cur_count2_carry_n_1 : STD_LOGIC;
  signal cur_count2_carry_n_2 : STD_LOGIC;
  signal cur_count2_carry_n_3 : STD_LOGIC;
  signal \cur_count[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \cur_count[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \cur_count[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \cur_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \cur_count[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \cur_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \cur_count[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \cur_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \cur_count[12]_i_2_n_0\ : STD_LOGIC;
  signal \cur_count[12]_i_3_n_0\ : STD_LOGIC;
  signal \cur_count[12]_i_4_n_0\ : STD_LOGIC;
  signal \cur_count[12]_i_5_n_0\ : STD_LOGIC;
  signal \cur_count[4]_i_2_n_0\ : STD_LOGIC;
  signal \cur_count[4]_i_3_n_0\ : STD_LOGIC;
  signal \cur_count[4]_i_4_n_0\ : STD_LOGIC;
  signal \cur_count[4]_i_5_n_0\ : STD_LOGIC;
  signal \cur_count[8]_i_2_n_0\ : STD_LOGIC;
  signal \cur_count[8]_i_3_n_0\ : STD_LOGIC;
  signal \cur_count[8]_i_4_n_0\ : STD_LOGIC;
  signal \cur_count[8]_i_5_n_0\ : STD_LOGIC;
  signal \cur_count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \cur_count_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \cur_count_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \cur_count_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \cur_count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \cur_count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \cur_count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \cur_count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \cur_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \cur_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \cur_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \cur_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \cur_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \cur_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \cur_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \^cur_count_reg[15]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^cur_count_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \cur_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \cur_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \cur_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \cur_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \cur_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \cur_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \cur_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \cur_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \cur_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \cur_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \cur_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \cur_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \cur_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \cur_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \cur_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \cur_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^d_data_cntrl_int_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal diff1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal diff2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal diff3 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal diff4 : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal diff5 : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal diff6 : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal input_register : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal load : STD_LOGIC;
  signal \output_register[16]_i_2_n_0\ : STD_LOGIC;
  signal \output_register[17]_i_2_n_0\ : STD_LOGIC;
  signal \output_register[18]_i_2_n_0\ : STD_LOGIC;
  signal \output_register[19]_i_2_n_0\ : STD_LOGIC;
  signal \output_register[20]_i_2_n_0\ : STD_LOGIC;
  signal \output_register[21]_i_2_n_0\ : STD_LOGIC;
  signal \output_register[22]_i_2_n_0\ : STD_LOGIC;
  signal \output_register[23]_i_2_n_0\ : STD_LOGIC;
  signal \output_register[24]_i_2_n_0\ : STD_LOGIC;
  signal \output_register[25]_i_2_n_0\ : STD_LOGIC;
  signal \output_register[26]_i_2_n_0\ : STD_LOGIC;
  signal \output_register[27]_i_2_n_0\ : STD_LOGIC;
  signal \output_register[28]_i_2_n_0\ : STD_LOGIC;
  signal \output_register[29]_i_2_n_0\ : STD_LOGIC;
  signal \output_register[30]_i_2_n_0\ : STD_LOGIC;
  signal \output_register[31]_i_2_n_0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \section_out10[0]_i_2_n_0\ : STD_LOGIC;
  signal \section_out10[0]_i_3_n_0\ : STD_LOGIC;
  signal \section_out10[0]_i_4_n_0\ : STD_LOGIC;
  signal \section_out10[0]_i_5_n_0\ : STD_LOGIC;
  signal \section_out10[12]_i_2_n_0\ : STD_LOGIC;
  signal \section_out10[12]_i_3_n_0\ : STD_LOGIC;
  signal \section_out10[12]_i_4_n_0\ : STD_LOGIC;
  signal \section_out10[12]_i_5_n_0\ : STD_LOGIC;
  signal \section_out10[16]_i_2_n_0\ : STD_LOGIC;
  signal \section_out10[16]_i_3_n_0\ : STD_LOGIC;
  signal \section_out10[16]_i_4_n_0\ : STD_LOGIC;
  signal \section_out10[16]_i_5_n_0\ : STD_LOGIC;
  signal \section_out10[20]_i_2_n_0\ : STD_LOGIC;
  signal \section_out10[20]_i_3_n_0\ : STD_LOGIC;
  signal \section_out10[20]_i_4_n_0\ : STD_LOGIC;
  signal \section_out10[20]_i_5_n_0\ : STD_LOGIC;
  signal \section_out10[24]_i_2_n_0\ : STD_LOGIC;
  signal \section_out10[24]_i_3_n_0\ : STD_LOGIC;
  signal \section_out10[24]_i_4_n_0\ : STD_LOGIC;
  signal \section_out10[24]_i_5_n_0\ : STD_LOGIC;
  signal \section_out10[28]_i_2_n_0\ : STD_LOGIC;
  signal \section_out10[28]_i_3_n_0\ : STD_LOGIC;
  signal \section_out10[28]_i_4_n_0\ : STD_LOGIC;
  signal \section_out10[28]_i_5_n_0\ : STD_LOGIC;
  signal \section_out10[32]_i_2_n_0\ : STD_LOGIC;
  signal \section_out10[32]_i_3_n_0\ : STD_LOGIC;
  signal \section_out10[32]_i_4_n_0\ : STD_LOGIC;
  signal \section_out10[32]_i_5_n_0\ : STD_LOGIC;
  signal \section_out10[36]_i_2_n_0\ : STD_LOGIC;
  signal \section_out10[36]_i_3_n_0\ : STD_LOGIC;
  signal \section_out10[36]_i_4_n_0\ : STD_LOGIC;
  signal \section_out10[36]_i_5_n_0\ : STD_LOGIC;
  signal \section_out10[40]_i_2_n_0\ : STD_LOGIC;
  signal \section_out10[40]_i_3_n_0\ : STD_LOGIC;
  signal \section_out10[40]_i_4_n_0\ : STD_LOGIC;
  signal \section_out10[40]_i_5_n_0\ : STD_LOGIC;
  signal \section_out10[44]_i_2_n_0\ : STD_LOGIC;
  signal \section_out10[44]_i_3_n_0\ : STD_LOGIC;
  signal \section_out10[44]_i_4_n_0\ : STD_LOGIC;
  signal \section_out10[44]_i_5_n_0\ : STD_LOGIC;
  signal \section_out10[48]_i_2_n_0\ : STD_LOGIC;
  signal \section_out10[48]_i_3_n_0\ : STD_LOGIC;
  signal \section_out10[48]_i_4_n_0\ : STD_LOGIC;
  signal \section_out10[48]_i_5_n_0\ : STD_LOGIC;
  signal \section_out10[4]_i_2_n_0\ : STD_LOGIC;
  signal \section_out10[4]_i_3_n_0\ : STD_LOGIC;
  signal \section_out10[4]_i_4_n_0\ : STD_LOGIC;
  signal \section_out10[4]_i_5_n_0\ : STD_LOGIC;
  signal \section_out10[52]_i_2_n_0\ : STD_LOGIC;
  signal \section_out10[52]_i_3_n_0\ : STD_LOGIC;
  signal \section_out10[52]_i_4_n_0\ : STD_LOGIC;
  signal \section_out10[52]_i_5_n_0\ : STD_LOGIC;
  signal \section_out10[56]_i_2_n_0\ : STD_LOGIC;
  signal \section_out10[56]_i_3_n_0\ : STD_LOGIC;
  signal \section_out10[56]_i_4_n_0\ : STD_LOGIC;
  signal \section_out10[56]_i_5_n_0\ : STD_LOGIC;
  signal \section_out10[60]_i_2_n_0\ : STD_LOGIC;
  signal \section_out10[60]_i_3_n_0\ : STD_LOGIC;
  signal \section_out10[60]_i_4_n_0\ : STD_LOGIC;
  signal \section_out10[60]_i_5_n_0\ : STD_LOGIC;
  signal \section_out10[64]_i_2_n_0\ : STD_LOGIC;
  signal \section_out10[64]_i_3_n_0\ : STD_LOGIC;
  signal \section_out10[64]_i_4_n_0\ : STD_LOGIC;
  signal \section_out10[64]_i_5_n_0\ : STD_LOGIC;
  signal \section_out10[68]_i_2_n_0\ : STD_LOGIC;
  signal \section_out10[68]_i_3_n_0\ : STD_LOGIC;
  signal \section_out10[68]_i_4_n_0\ : STD_LOGIC;
  signal \section_out10[68]_i_5_n_0\ : STD_LOGIC;
  signal \section_out10[72]_i_2_n_0\ : STD_LOGIC;
  signal \section_out10[72]_i_3_n_0\ : STD_LOGIC;
  signal \section_out10[72]_i_4_n_0\ : STD_LOGIC;
  signal \section_out10[72]_i_5_n_0\ : STD_LOGIC;
  signal \section_out10[76]_i_2_n_0\ : STD_LOGIC;
  signal \section_out10[76]_i_3_n_0\ : STD_LOGIC;
  signal \section_out10[76]_i_4_n_0\ : STD_LOGIC;
  signal \section_out10[76]_i_5_n_0\ : STD_LOGIC;
  signal \section_out10[8]_i_2_n_0\ : STD_LOGIC;
  signal \section_out10[8]_i_3_n_0\ : STD_LOGIC;
  signal \section_out10[8]_i_4_n_0\ : STD_LOGIC;
  signal \section_out10[8]_i_5_n_0\ : STD_LOGIC;
  signal section_out10_reg : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal \section_out10_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \section_out10_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \section_out10_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \section_out10_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \section_out10_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \section_out10_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \section_out10_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \section_out10_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \section_out10_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \section_out10_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \section_out10_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \section_out10_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \section_out10_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \section_out10_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \section_out10_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \section_out10_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \section_out10_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \section_out10_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \section_out10_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \section_out10_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \section_out10_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \section_out10_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \section_out10_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \section_out10_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \section_out10_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \section_out10_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \section_out10_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \section_out10_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \section_out10_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \section_out10_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \section_out10_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \section_out10_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \section_out10_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \section_out10_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \section_out10_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \section_out10_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \section_out10_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \section_out10_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \section_out10_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \section_out10_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \section_out10_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \section_out10_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \section_out10_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \section_out10_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \section_out10_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \section_out10_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \section_out10_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \section_out10_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \section_out10_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \section_out10_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \section_out10_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \section_out10_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \section_out10_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \section_out10_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \section_out10_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \section_out10_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \section_out10_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \section_out10_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \section_out10_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \section_out10_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \section_out10_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \section_out10_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \section_out10_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \section_out10_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \section_out10_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \section_out10_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \section_out10_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \section_out10_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \section_out10_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \section_out10_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \section_out10_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \section_out10_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \section_out10_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \section_out10_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \section_out10_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \section_out10_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \section_out10_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \section_out10_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \section_out10_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \section_out10_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \section_out10_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \section_out10_reg[48]_i_1_n_1\ : STD_LOGIC;
  signal \section_out10_reg[48]_i_1_n_2\ : STD_LOGIC;
  signal \section_out10_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \section_out10_reg[48]_i_1_n_4\ : STD_LOGIC;
  signal \section_out10_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \section_out10_reg[48]_i_1_n_6\ : STD_LOGIC;
  signal \section_out10_reg[48]_i_1_n_7\ : STD_LOGIC;
  signal \section_out10_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \section_out10_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \section_out10_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \section_out10_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \section_out10_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \section_out10_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \section_out10_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \section_out10_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \section_out10_reg[52]_i_1_n_0\ : STD_LOGIC;
  signal \section_out10_reg[52]_i_1_n_1\ : STD_LOGIC;
  signal \section_out10_reg[52]_i_1_n_2\ : STD_LOGIC;
  signal \section_out10_reg[52]_i_1_n_3\ : STD_LOGIC;
  signal \section_out10_reg[52]_i_1_n_4\ : STD_LOGIC;
  signal \section_out10_reg[52]_i_1_n_5\ : STD_LOGIC;
  signal \section_out10_reg[52]_i_1_n_6\ : STD_LOGIC;
  signal \section_out10_reg[52]_i_1_n_7\ : STD_LOGIC;
  signal \section_out10_reg[56]_i_1_n_0\ : STD_LOGIC;
  signal \section_out10_reg[56]_i_1_n_1\ : STD_LOGIC;
  signal \section_out10_reg[56]_i_1_n_2\ : STD_LOGIC;
  signal \section_out10_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \section_out10_reg[56]_i_1_n_4\ : STD_LOGIC;
  signal \section_out10_reg[56]_i_1_n_5\ : STD_LOGIC;
  signal \section_out10_reg[56]_i_1_n_6\ : STD_LOGIC;
  signal \section_out10_reg[56]_i_1_n_7\ : STD_LOGIC;
  signal \section_out10_reg[60]_i_1_n_0\ : STD_LOGIC;
  signal \section_out10_reg[60]_i_1_n_1\ : STD_LOGIC;
  signal \section_out10_reg[60]_i_1_n_2\ : STD_LOGIC;
  signal \section_out10_reg[60]_i_1_n_3\ : STD_LOGIC;
  signal \section_out10_reg[60]_i_1_n_4\ : STD_LOGIC;
  signal \section_out10_reg[60]_i_1_n_5\ : STD_LOGIC;
  signal \section_out10_reg[60]_i_1_n_6\ : STD_LOGIC;
  signal \section_out10_reg[60]_i_1_n_7\ : STD_LOGIC;
  signal \section_out10_reg[64]_i_1_n_0\ : STD_LOGIC;
  signal \section_out10_reg[64]_i_1_n_1\ : STD_LOGIC;
  signal \section_out10_reg[64]_i_1_n_2\ : STD_LOGIC;
  signal \section_out10_reg[64]_i_1_n_3\ : STD_LOGIC;
  signal \section_out10_reg[64]_i_1_n_4\ : STD_LOGIC;
  signal \section_out10_reg[64]_i_1_n_5\ : STD_LOGIC;
  signal \section_out10_reg[64]_i_1_n_6\ : STD_LOGIC;
  signal \section_out10_reg[64]_i_1_n_7\ : STD_LOGIC;
  signal \section_out10_reg[68]_i_1_n_0\ : STD_LOGIC;
  signal \section_out10_reg[68]_i_1_n_1\ : STD_LOGIC;
  signal \section_out10_reg[68]_i_1_n_2\ : STD_LOGIC;
  signal \section_out10_reg[68]_i_1_n_3\ : STD_LOGIC;
  signal \section_out10_reg[68]_i_1_n_4\ : STD_LOGIC;
  signal \section_out10_reg[68]_i_1_n_5\ : STD_LOGIC;
  signal \section_out10_reg[68]_i_1_n_6\ : STD_LOGIC;
  signal \section_out10_reg[68]_i_1_n_7\ : STD_LOGIC;
  signal \section_out10_reg[72]_i_1_n_0\ : STD_LOGIC;
  signal \section_out10_reg[72]_i_1_n_1\ : STD_LOGIC;
  signal \section_out10_reg[72]_i_1_n_2\ : STD_LOGIC;
  signal \section_out10_reg[72]_i_1_n_3\ : STD_LOGIC;
  signal \section_out10_reg[72]_i_1_n_4\ : STD_LOGIC;
  signal \section_out10_reg[72]_i_1_n_5\ : STD_LOGIC;
  signal \section_out10_reg[72]_i_1_n_6\ : STD_LOGIC;
  signal \section_out10_reg[72]_i_1_n_7\ : STD_LOGIC;
  signal \section_out10_reg[76]_i_1_n_1\ : STD_LOGIC;
  signal \section_out10_reg[76]_i_1_n_2\ : STD_LOGIC;
  signal \section_out10_reg[76]_i_1_n_3\ : STD_LOGIC;
  signal \section_out10_reg[76]_i_1_n_4\ : STD_LOGIC;
  signal \section_out10_reg[76]_i_1_n_5\ : STD_LOGIC;
  signal \section_out10_reg[76]_i_1_n_6\ : STD_LOGIC;
  signal \section_out10_reg[76]_i_1_n_7\ : STD_LOGIC;
  signal \section_out10_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \section_out10_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \section_out10_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \section_out10_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \section_out10_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \section_out10_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \section_out10_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \section_out10_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \section_out11[0]_i_2_n_0\ : STD_LOGIC;
  signal \section_out11[0]_i_3_n_0\ : STD_LOGIC;
  signal \section_out11[0]_i_4_n_0\ : STD_LOGIC;
  signal \section_out11[0]_i_5_n_0\ : STD_LOGIC;
  signal \section_out11[12]_i_2_n_0\ : STD_LOGIC;
  signal \section_out11[12]_i_3_n_0\ : STD_LOGIC;
  signal \section_out11[12]_i_4_n_0\ : STD_LOGIC;
  signal \section_out11[12]_i_5_n_0\ : STD_LOGIC;
  signal \section_out11[16]_i_2_n_0\ : STD_LOGIC;
  signal \section_out11[16]_i_3_n_0\ : STD_LOGIC;
  signal \section_out11[16]_i_4_n_0\ : STD_LOGIC;
  signal \section_out11[16]_i_5_n_0\ : STD_LOGIC;
  signal \section_out11[20]_i_2_n_0\ : STD_LOGIC;
  signal \section_out11[20]_i_3_n_0\ : STD_LOGIC;
  signal \section_out11[20]_i_4_n_0\ : STD_LOGIC;
  signal \section_out11[20]_i_5_n_0\ : STD_LOGIC;
  signal \section_out11[24]_i_2_n_0\ : STD_LOGIC;
  signal \section_out11[24]_i_3_n_0\ : STD_LOGIC;
  signal \section_out11[24]_i_4_n_0\ : STD_LOGIC;
  signal \section_out11[24]_i_5_n_0\ : STD_LOGIC;
  signal \section_out11[28]_i_2_n_0\ : STD_LOGIC;
  signal \section_out11[28]_i_3_n_0\ : STD_LOGIC;
  signal \section_out11[28]_i_4_n_0\ : STD_LOGIC;
  signal \section_out11[28]_i_5_n_0\ : STD_LOGIC;
  signal \section_out11[32]_i_2_n_0\ : STD_LOGIC;
  signal \section_out11[32]_i_3_n_0\ : STD_LOGIC;
  signal \section_out11[32]_i_4_n_0\ : STD_LOGIC;
  signal \section_out11[32]_i_5_n_0\ : STD_LOGIC;
  signal \section_out11[36]_i_2_n_0\ : STD_LOGIC;
  signal \section_out11[36]_i_3_n_0\ : STD_LOGIC;
  signal \section_out11[36]_i_4_n_0\ : STD_LOGIC;
  signal \section_out11[36]_i_5_n_0\ : STD_LOGIC;
  signal \section_out11[40]_i_2_n_0\ : STD_LOGIC;
  signal \section_out11[40]_i_3_n_0\ : STD_LOGIC;
  signal \section_out11[40]_i_4_n_0\ : STD_LOGIC;
  signal \section_out11[40]_i_5_n_0\ : STD_LOGIC;
  signal \section_out11[44]_i_2_n_0\ : STD_LOGIC;
  signal \section_out11[44]_i_3_n_0\ : STD_LOGIC;
  signal \section_out11[44]_i_4_n_0\ : STD_LOGIC;
  signal \section_out11[44]_i_5_n_0\ : STD_LOGIC;
  signal \section_out11[48]_i_2_n_0\ : STD_LOGIC;
  signal \section_out11[48]_i_3_n_0\ : STD_LOGIC;
  signal \section_out11[48]_i_4_n_0\ : STD_LOGIC;
  signal \section_out11[48]_i_5_n_0\ : STD_LOGIC;
  signal \section_out11[4]_i_2_n_0\ : STD_LOGIC;
  signal \section_out11[4]_i_3_n_0\ : STD_LOGIC;
  signal \section_out11[4]_i_4_n_0\ : STD_LOGIC;
  signal \section_out11[4]_i_5_n_0\ : STD_LOGIC;
  signal \section_out11[52]_i_2_n_0\ : STD_LOGIC;
  signal \section_out11[52]_i_3_n_0\ : STD_LOGIC;
  signal \section_out11[52]_i_4_n_0\ : STD_LOGIC;
  signal \section_out11[52]_i_5_n_0\ : STD_LOGIC;
  signal \section_out11[56]_i_2_n_0\ : STD_LOGIC;
  signal \section_out11[56]_i_3_n_0\ : STD_LOGIC;
  signal \section_out11[56]_i_4_n_0\ : STD_LOGIC;
  signal \section_out11[56]_i_5_n_0\ : STD_LOGIC;
  signal \section_out11[60]_i_2_n_0\ : STD_LOGIC;
  signal \section_out11[60]_i_3_n_0\ : STD_LOGIC;
  signal \section_out11[60]_i_4_n_0\ : STD_LOGIC;
  signal \section_out11[60]_i_5_n_0\ : STD_LOGIC;
  signal \section_out11[64]_i_2_n_0\ : STD_LOGIC;
  signal \section_out11[64]_i_3_n_0\ : STD_LOGIC;
  signal \section_out11[64]_i_4_n_0\ : STD_LOGIC;
  signal \section_out11[64]_i_5_n_0\ : STD_LOGIC;
  signal \section_out11[68]_i_2_n_0\ : STD_LOGIC;
  signal \section_out11[68]_i_3_n_0\ : STD_LOGIC;
  signal \section_out11[68]_i_4_n_0\ : STD_LOGIC;
  signal \section_out11[68]_i_5_n_0\ : STD_LOGIC;
  signal \section_out11[72]_i_2_n_0\ : STD_LOGIC;
  signal \section_out11[72]_i_3_n_0\ : STD_LOGIC;
  signal \section_out11[72]_i_4_n_0\ : STD_LOGIC;
  signal \section_out11[72]_i_5_n_0\ : STD_LOGIC;
  signal \section_out11[76]_i_2_n_0\ : STD_LOGIC;
  signal \section_out11[76]_i_3_n_0\ : STD_LOGIC;
  signal \section_out11[76]_i_4_n_0\ : STD_LOGIC;
  signal \section_out11[76]_i_5_n_0\ : STD_LOGIC;
  signal \section_out11[80]_i_2_n_0\ : STD_LOGIC;
  signal \section_out11[80]_i_3_n_0\ : STD_LOGIC;
  signal \section_out11[80]_i_4_n_0\ : STD_LOGIC;
  signal \section_out11[80]_i_5_n_0\ : STD_LOGIC;
  signal \section_out11[84]_i_2_n_0\ : STD_LOGIC;
  signal \section_out11[84]_i_3_n_0\ : STD_LOGIC;
  signal \section_out11[84]_i_4_n_0\ : STD_LOGIC;
  signal \section_out11[84]_i_5_n_0\ : STD_LOGIC;
  signal \section_out11[88]_i_2_n_0\ : STD_LOGIC;
  signal \section_out11[88]_i_3_n_0\ : STD_LOGIC;
  signal \section_out11[88]_i_4_n_0\ : STD_LOGIC;
  signal \section_out11[88]_i_5_n_0\ : STD_LOGIC;
  signal \section_out11[8]_i_2_n_0\ : STD_LOGIC;
  signal \section_out11[8]_i_3_n_0\ : STD_LOGIC;
  signal \section_out11[8]_i_4_n_0\ : STD_LOGIC;
  signal \section_out11[8]_i_5_n_0\ : STD_LOGIC;
  signal \section_out11[92]_i_2_n_0\ : STD_LOGIC;
  signal \section_out11[92]_i_3_n_0\ : STD_LOGIC;
  signal \section_out11[92]_i_4_n_0\ : STD_LOGIC;
  signal section_out11_reg : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal \section_out11_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \section_out11_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \section_out11_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \section_out11_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \section_out11_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \section_out11_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \section_out11_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \section_out11_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \section_out11_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \section_out11_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \section_out11_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \section_out11_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \section_out11_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \section_out11_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \section_out11_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \section_out11_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \section_out11_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \section_out11_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \section_out11_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \section_out11_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \section_out11_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \section_out11_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \section_out11_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \section_out11_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \section_out11_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \section_out11_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \section_out11_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \section_out11_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \section_out11_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \section_out11_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \section_out11_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \section_out11_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \section_out11_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \section_out11_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \section_out11_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \section_out11_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \section_out11_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \section_out11_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \section_out11_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \section_out11_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \section_out11_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \section_out11_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \section_out11_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \section_out11_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \section_out11_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \section_out11_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \section_out11_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \section_out11_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \section_out11_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \section_out11_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \section_out11_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \section_out11_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \section_out11_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \section_out11_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \section_out11_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \section_out11_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \section_out11_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \section_out11_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \section_out11_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \section_out11_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \section_out11_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \section_out11_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \section_out11_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \section_out11_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \section_out11_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \section_out11_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \section_out11_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \section_out11_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \section_out11_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \section_out11_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \section_out11_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \section_out11_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \section_out11_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \section_out11_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \section_out11_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \section_out11_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \section_out11_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \section_out11_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \section_out11_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \section_out11_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \section_out11_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \section_out11_reg[48]_i_1_n_1\ : STD_LOGIC;
  signal \section_out11_reg[48]_i_1_n_2\ : STD_LOGIC;
  signal \section_out11_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \section_out11_reg[48]_i_1_n_4\ : STD_LOGIC;
  signal \section_out11_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \section_out11_reg[48]_i_1_n_6\ : STD_LOGIC;
  signal \section_out11_reg[48]_i_1_n_7\ : STD_LOGIC;
  signal \section_out11_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \section_out11_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \section_out11_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \section_out11_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \section_out11_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \section_out11_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \section_out11_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \section_out11_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \section_out11_reg[52]_i_1_n_0\ : STD_LOGIC;
  signal \section_out11_reg[52]_i_1_n_1\ : STD_LOGIC;
  signal \section_out11_reg[52]_i_1_n_2\ : STD_LOGIC;
  signal \section_out11_reg[52]_i_1_n_3\ : STD_LOGIC;
  signal \section_out11_reg[52]_i_1_n_4\ : STD_LOGIC;
  signal \section_out11_reg[52]_i_1_n_5\ : STD_LOGIC;
  signal \section_out11_reg[52]_i_1_n_6\ : STD_LOGIC;
  signal \section_out11_reg[52]_i_1_n_7\ : STD_LOGIC;
  signal \section_out11_reg[56]_i_1_n_0\ : STD_LOGIC;
  signal \section_out11_reg[56]_i_1_n_1\ : STD_LOGIC;
  signal \section_out11_reg[56]_i_1_n_2\ : STD_LOGIC;
  signal \section_out11_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \section_out11_reg[56]_i_1_n_4\ : STD_LOGIC;
  signal \section_out11_reg[56]_i_1_n_5\ : STD_LOGIC;
  signal \section_out11_reg[56]_i_1_n_6\ : STD_LOGIC;
  signal \section_out11_reg[56]_i_1_n_7\ : STD_LOGIC;
  signal \section_out11_reg[60]_i_1_n_0\ : STD_LOGIC;
  signal \section_out11_reg[60]_i_1_n_1\ : STD_LOGIC;
  signal \section_out11_reg[60]_i_1_n_2\ : STD_LOGIC;
  signal \section_out11_reg[60]_i_1_n_3\ : STD_LOGIC;
  signal \section_out11_reg[60]_i_1_n_4\ : STD_LOGIC;
  signal \section_out11_reg[60]_i_1_n_5\ : STD_LOGIC;
  signal \section_out11_reg[60]_i_1_n_6\ : STD_LOGIC;
  signal \section_out11_reg[60]_i_1_n_7\ : STD_LOGIC;
  signal \section_out11_reg[64]_i_1_n_0\ : STD_LOGIC;
  signal \section_out11_reg[64]_i_1_n_1\ : STD_LOGIC;
  signal \section_out11_reg[64]_i_1_n_2\ : STD_LOGIC;
  signal \section_out11_reg[64]_i_1_n_3\ : STD_LOGIC;
  signal \section_out11_reg[64]_i_1_n_4\ : STD_LOGIC;
  signal \section_out11_reg[64]_i_1_n_5\ : STD_LOGIC;
  signal \section_out11_reg[64]_i_1_n_6\ : STD_LOGIC;
  signal \section_out11_reg[64]_i_1_n_7\ : STD_LOGIC;
  signal \section_out11_reg[68]_i_1_n_0\ : STD_LOGIC;
  signal \section_out11_reg[68]_i_1_n_1\ : STD_LOGIC;
  signal \section_out11_reg[68]_i_1_n_2\ : STD_LOGIC;
  signal \section_out11_reg[68]_i_1_n_3\ : STD_LOGIC;
  signal \section_out11_reg[68]_i_1_n_4\ : STD_LOGIC;
  signal \section_out11_reg[68]_i_1_n_5\ : STD_LOGIC;
  signal \section_out11_reg[68]_i_1_n_6\ : STD_LOGIC;
  signal \section_out11_reg[68]_i_1_n_7\ : STD_LOGIC;
  signal \section_out11_reg[72]_i_1_n_0\ : STD_LOGIC;
  signal \section_out11_reg[72]_i_1_n_1\ : STD_LOGIC;
  signal \section_out11_reg[72]_i_1_n_2\ : STD_LOGIC;
  signal \section_out11_reg[72]_i_1_n_3\ : STD_LOGIC;
  signal \section_out11_reg[72]_i_1_n_4\ : STD_LOGIC;
  signal \section_out11_reg[72]_i_1_n_5\ : STD_LOGIC;
  signal \section_out11_reg[72]_i_1_n_6\ : STD_LOGIC;
  signal \section_out11_reg[72]_i_1_n_7\ : STD_LOGIC;
  signal \section_out11_reg[76]_i_1_n_0\ : STD_LOGIC;
  signal \section_out11_reg[76]_i_1_n_1\ : STD_LOGIC;
  signal \section_out11_reg[76]_i_1_n_2\ : STD_LOGIC;
  signal \section_out11_reg[76]_i_1_n_3\ : STD_LOGIC;
  signal \section_out11_reg[76]_i_1_n_4\ : STD_LOGIC;
  signal \section_out11_reg[76]_i_1_n_5\ : STD_LOGIC;
  signal \section_out11_reg[76]_i_1_n_6\ : STD_LOGIC;
  signal \section_out11_reg[76]_i_1_n_7\ : STD_LOGIC;
  signal \section_out11_reg[80]_i_1_n_0\ : STD_LOGIC;
  signal \section_out11_reg[80]_i_1_n_1\ : STD_LOGIC;
  signal \section_out11_reg[80]_i_1_n_2\ : STD_LOGIC;
  signal \section_out11_reg[80]_i_1_n_3\ : STD_LOGIC;
  signal \section_out11_reg[80]_i_1_n_4\ : STD_LOGIC;
  signal \section_out11_reg[80]_i_1_n_5\ : STD_LOGIC;
  signal \section_out11_reg[80]_i_1_n_6\ : STD_LOGIC;
  signal \section_out11_reg[80]_i_1_n_7\ : STD_LOGIC;
  signal \section_out11_reg[84]_i_1_n_0\ : STD_LOGIC;
  signal \section_out11_reg[84]_i_1_n_1\ : STD_LOGIC;
  signal \section_out11_reg[84]_i_1_n_2\ : STD_LOGIC;
  signal \section_out11_reg[84]_i_1_n_3\ : STD_LOGIC;
  signal \section_out11_reg[84]_i_1_n_4\ : STD_LOGIC;
  signal \section_out11_reg[84]_i_1_n_5\ : STD_LOGIC;
  signal \section_out11_reg[84]_i_1_n_6\ : STD_LOGIC;
  signal \section_out11_reg[84]_i_1_n_7\ : STD_LOGIC;
  signal \section_out11_reg[88]_i_1_n_0\ : STD_LOGIC;
  signal \section_out11_reg[88]_i_1_n_1\ : STD_LOGIC;
  signal \section_out11_reg[88]_i_1_n_2\ : STD_LOGIC;
  signal \section_out11_reg[88]_i_1_n_3\ : STD_LOGIC;
  signal \section_out11_reg[88]_i_1_n_4\ : STD_LOGIC;
  signal \section_out11_reg[88]_i_1_n_5\ : STD_LOGIC;
  signal \section_out11_reg[88]_i_1_n_6\ : STD_LOGIC;
  signal \section_out11_reg[88]_i_1_n_7\ : STD_LOGIC;
  signal \section_out11_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \section_out11_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \section_out11_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \section_out11_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \section_out11_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \section_out11_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \section_out11_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \section_out11_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \section_out11_reg[92]_i_1_n_2\ : STD_LOGIC;
  signal \section_out11_reg[92]_i_1_n_3\ : STD_LOGIC;
  signal \section_out11_reg[92]_i_1_n_5\ : STD_LOGIC;
  signal \section_out11_reg[92]_i_1_n_6\ : STD_LOGIC;
  signal \section_out11_reg[92]_i_1_n_7\ : STD_LOGIC;
  signal \section_out12[0]_i_2_n_0\ : STD_LOGIC;
  signal \section_out12[0]_i_3_n_0\ : STD_LOGIC;
  signal \section_out12[0]_i_4_n_0\ : STD_LOGIC;
  signal \section_out12[0]_i_5_n_0\ : STD_LOGIC;
  signal \section_out12[100]_i_2_n_0\ : STD_LOGIC;
  signal \section_out12[100]_i_3_n_0\ : STD_LOGIC;
  signal \section_out12[100]_i_4_n_0\ : STD_LOGIC;
  signal \section_out12[100]_i_5_n_0\ : STD_LOGIC;
  signal \section_out12[104]_i_2_n_0\ : STD_LOGIC;
  signal \section_out12[104]_i_3_n_0\ : STD_LOGIC;
  signal \section_out12[104]_i_4_n_0\ : STD_LOGIC;
  signal \section_out12[104]_i_5_n_0\ : STD_LOGIC;
  signal \section_out12[108]_i_2_n_0\ : STD_LOGIC;
  signal \section_out12[12]_i_2_n_0\ : STD_LOGIC;
  signal \section_out12[12]_i_3_n_0\ : STD_LOGIC;
  signal \section_out12[12]_i_4_n_0\ : STD_LOGIC;
  signal \section_out12[12]_i_5_n_0\ : STD_LOGIC;
  signal \section_out12[16]_i_2_n_0\ : STD_LOGIC;
  signal \section_out12[16]_i_3_n_0\ : STD_LOGIC;
  signal \section_out12[16]_i_4_n_0\ : STD_LOGIC;
  signal \section_out12[16]_i_5_n_0\ : STD_LOGIC;
  signal \section_out12[20]_i_2_n_0\ : STD_LOGIC;
  signal \section_out12[20]_i_3_n_0\ : STD_LOGIC;
  signal \section_out12[20]_i_4_n_0\ : STD_LOGIC;
  signal \section_out12[20]_i_5_n_0\ : STD_LOGIC;
  signal \section_out12[24]_i_2_n_0\ : STD_LOGIC;
  signal \section_out12[24]_i_3_n_0\ : STD_LOGIC;
  signal \section_out12[24]_i_4_n_0\ : STD_LOGIC;
  signal \section_out12[24]_i_5_n_0\ : STD_LOGIC;
  signal \section_out12[28]_i_2_n_0\ : STD_LOGIC;
  signal \section_out12[28]_i_3_n_0\ : STD_LOGIC;
  signal \section_out12[28]_i_4_n_0\ : STD_LOGIC;
  signal \section_out12[28]_i_5_n_0\ : STD_LOGIC;
  signal \section_out12[32]_i_2_n_0\ : STD_LOGIC;
  signal \section_out12[32]_i_3_n_0\ : STD_LOGIC;
  signal \section_out12[32]_i_4_n_0\ : STD_LOGIC;
  signal \section_out12[32]_i_5_n_0\ : STD_LOGIC;
  signal \section_out12[36]_i_2_n_0\ : STD_LOGIC;
  signal \section_out12[36]_i_3_n_0\ : STD_LOGIC;
  signal \section_out12[36]_i_4_n_0\ : STD_LOGIC;
  signal \section_out12[36]_i_5_n_0\ : STD_LOGIC;
  signal \section_out12[40]_i_2_n_0\ : STD_LOGIC;
  signal \section_out12[40]_i_3_n_0\ : STD_LOGIC;
  signal \section_out12[40]_i_4_n_0\ : STD_LOGIC;
  signal \section_out12[40]_i_5_n_0\ : STD_LOGIC;
  signal \section_out12[44]_i_2_n_0\ : STD_LOGIC;
  signal \section_out12[44]_i_3_n_0\ : STD_LOGIC;
  signal \section_out12[44]_i_4_n_0\ : STD_LOGIC;
  signal \section_out12[44]_i_5_n_0\ : STD_LOGIC;
  signal \section_out12[48]_i_2_n_0\ : STD_LOGIC;
  signal \section_out12[48]_i_3_n_0\ : STD_LOGIC;
  signal \section_out12[48]_i_4_n_0\ : STD_LOGIC;
  signal \section_out12[48]_i_5_n_0\ : STD_LOGIC;
  signal \section_out12[4]_i_2_n_0\ : STD_LOGIC;
  signal \section_out12[4]_i_3_n_0\ : STD_LOGIC;
  signal \section_out12[4]_i_4_n_0\ : STD_LOGIC;
  signal \section_out12[4]_i_5_n_0\ : STD_LOGIC;
  signal \section_out12[52]_i_2_n_0\ : STD_LOGIC;
  signal \section_out12[52]_i_3_n_0\ : STD_LOGIC;
  signal \section_out12[52]_i_4_n_0\ : STD_LOGIC;
  signal \section_out12[52]_i_5_n_0\ : STD_LOGIC;
  signal \section_out12[56]_i_2_n_0\ : STD_LOGIC;
  signal \section_out12[56]_i_3_n_0\ : STD_LOGIC;
  signal \section_out12[56]_i_4_n_0\ : STD_LOGIC;
  signal \section_out12[56]_i_5_n_0\ : STD_LOGIC;
  signal \section_out12[60]_i_2_n_0\ : STD_LOGIC;
  signal \section_out12[60]_i_3_n_0\ : STD_LOGIC;
  signal \section_out12[60]_i_4_n_0\ : STD_LOGIC;
  signal \section_out12[60]_i_5_n_0\ : STD_LOGIC;
  signal \section_out12[64]_i_2_n_0\ : STD_LOGIC;
  signal \section_out12[64]_i_3_n_0\ : STD_LOGIC;
  signal \section_out12[64]_i_4_n_0\ : STD_LOGIC;
  signal \section_out12[64]_i_5_n_0\ : STD_LOGIC;
  signal \section_out12[68]_i_2_n_0\ : STD_LOGIC;
  signal \section_out12[68]_i_3_n_0\ : STD_LOGIC;
  signal \section_out12[68]_i_4_n_0\ : STD_LOGIC;
  signal \section_out12[68]_i_5_n_0\ : STD_LOGIC;
  signal \section_out12[72]_i_2_n_0\ : STD_LOGIC;
  signal \section_out12[72]_i_3_n_0\ : STD_LOGIC;
  signal \section_out12[72]_i_4_n_0\ : STD_LOGIC;
  signal \section_out12[72]_i_5_n_0\ : STD_LOGIC;
  signal \section_out12[76]_i_2_n_0\ : STD_LOGIC;
  signal \section_out12[76]_i_3_n_0\ : STD_LOGIC;
  signal \section_out12[76]_i_4_n_0\ : STD_LOGIC;
  signal \section_out12[76]_i_5_n_0\ : STD_LOGIC;
  signal \section_out12[80]_i_2_n_0\ : STD_LOGIC;
  signal \section_out12[80]_i_3_n_0\ : STD_LOGIC;
  signal \section_out12[80]_i_4_n_0\ : STD_LOGIC;
  signal \section_out12[80]_i_5_n_0\ : STD_LOGIC;
  signal \section_out12[84]_i_2_n_0\ : STD_LOGIC;
  signal \section_out12[84]_i_3_n_0\ : STD_LOGIC;
  signal \section_out12[84]_i_4_n_0\ : STD_LOGIC;
  signal \section_out12[84]_i_5_n_0\ : STD_LOGIC;
  signal \section_out12[88]_i_2_n_0\ : STD_LOGIC;
  signal \section_out12[88]_i_3_n_0\ : STD_LOGIC;
  signal \section_out12[88]_i_4_n_0\ : STD_LOGIC;
  signal \section_out12[88]_i_5_n_0\ : STD_LOGIC;
  signal \section_out12[8]_i_2_n_0\ : STD_LOGIC;
  signal \section_out12[8]_i_3_n_0\ : STD_LOGIC;
  signal \section_out12[8]_i_4_n_0\ : STD_LOGIC;
  signal \section_out12[8]_i_5_n_0\ : STD_LOGIC;
  signal \section_out12[92]_i_2_n_0\ : STD_LOGIC;
  signal \section_out12[92]_i_3_n_0\ : STD_LOGIC;
  signal \section_out12[92]_i_4_n_0\ : STD_LOGIC;
  signal \section_out12[92]_i_5_n_0\ : STD_LOGIC;
  signal \section_out12[96]_i_2_n_0\ : STD_LOGIC;
  signal \section_out12[96]_i_3_n_0\ : STD_LOGIC;
  signal \section_out12[96]_i_4_n_0\ : STD_LOGIC;
  signal \section_out12[96]_i_5_n_0\ : STD_LOGIC;
  signal \section_out12_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \section_out12_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \section_out12_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \section_out12_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \section_out12_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \section_out12_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \section_out12_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \section_out12_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \section_out12_reg[100]_i_1_n_0\ : STD_LOGIC;
  signal \section_out12_reg[100]_i_1_n_1\ : STD_LOGIC;
  signal \section_out12_reg[100]_i_1_n_2\ : STD_LOGIC;
  signal \section_out12_reg[100]_i_1_n_3\ : STD_LOGIC;
  signal \section_out12_reg[100]_i_1_n_4\ : STD_LOGIC;
  signal \section_out12_reg[100]_i_1_n_5\ : STD_LOGIC;
  signal \section_out12_reg[100]_i_1_n_6\ : STD_LOGIC;
  signal \section_out12_reg[100]_i_1_n_7\ : STD_LOGIC;
  signal \section_out12_reg[104]_i_1_n_0\ : STD_LOGIC;
  signal \section_out12_reg[104]_i_1_n_1\ : STD_LOGIC;
  signal \section_out12_reg[104]_i_1_n_2\ : STD_LOGIC;
  signal \section_out12_reg[104]_i_1_n_3\ : STD_LOGIC;
  signal \section_out12_reg[104]_i_1_n_4\ : STD_LOGIC;
  signal \section_out12_reg[104]_i_1_n_5\ : STD_LOGIC;
  signal \section_out12_reg[104]_i_1_n_6\ : STD_LOGIC;
  signal \section_out12_reg[104]_i_1_n_7\ : STD_LOGIC;
  signal \section_out12_reg[108]_i_1_n_7\ : STD_LOGIC;
  signal \section_out12_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \section_out12_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \section_out12_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \section_out12_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \section_out12_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \section_out12_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \section_out12_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \section_out12_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \section_out12_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \section_out12_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \section_out12_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \section_out12_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \section_out12_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \section_out12_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \section_out12_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \section_out12_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \section_out12_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \section_out12_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \section_out12_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \section_out12_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \section_out12_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \section_out12_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \section_out12_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \section_out12_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \section_out12_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \section_out12_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \section_out12_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \section_out12_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \section_out12_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \section_out12_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \section_out12_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \section_out12_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \section_out12_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \section_out12_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \section_out12_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \section_out12_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \section_out12_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \section_out12_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \section_out12_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \section_out12_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \section_out12_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \section_out12_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \section_out12_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \section_out12_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \section_out12_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \section_out12_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \section_out12_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \section_out12_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \section_out12_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \section_out12_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \section_out12_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \section_out12_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \section_out12_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \section_out12_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \section_out12_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \section_out12_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \section_out12_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \section_out12_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \section_out12_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \section_out12_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \section_out12_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \section_out12_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \section_out12_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \section_out12_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \section_out12_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \section_out12_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \section_out12_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \section_out12_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \section_out12_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \section_out12_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \section_out12_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \section_out12_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \section_out12_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \section_out12_reg[48]_i_1_n_1\ : STD_LOGIC;
  signal \section_out12_reg[48]_i_1_n_2\ : STD_LOGIC;
  signal \section_out12_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \section_out12_reg[48]_i_1_n_4\ : STD_LOGIC;
  signal \section_out12_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \section_out12_reg[48]_i_1_n_6\ : STD_LOGIC;
  signal \section_out12_reg[48]_i_1_n_7\ : STD_LOGIC;
  signal \section_out12_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \section_out12_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \section_out12_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \section_out12_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \section_out12_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \section_out12_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \section_out12_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \section_out12_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \section_out12_reg[52]_i_1_n_0\ : STD_LOGIC;
  signal \section_out12_reg[52]_i_1_n_1\ : STD_LOGIC;
  signal \section_out12_reg[52]_i_1_n_2\ : STD_LOGIC;
  signal \section_out12_reg[52]_i_1_n_3\ : STD_LOGIC;
  signal \section_out12_reg[52]_i_1_n_4\ : STD_LOGIC;
  signal \section_out12_reg[52]_i_1_n_5\ : STD_LOGIC;
  signal \section_out12_reg[52]_i_1_n_6\ : STD_LOGIC;
  signal \section_out12_reg[52]_i_1_n_7\ : STD_LOGIC;
  signal \section_out12_reg[56]_i_1_n_0\ : STD_LOGIC;
  signal \section_out12_reg[56]_i_1_n_1\ : STD_LOGIC;
  signal \section_out12_reg[56]_i_1_n_2\ : STD_LOGIC;
  signal \section_out12_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \section_out12_reg[56]_i_1_n_4\ : STD_LOGIC;
  signal \section_out12_reg[56]_i_1_n_5\ : STD_LOGIC;
  signal \section_out12_reg[56]_i_1_n_6\ : STD_LOGIC;
  signal \section_out12_reg[56]_i_1_n_7\ : STD_LOGIC;
  signal \section_out12_reg[60]_i_1_n_0\ : STD_LOGIC;
  signal \section_out12_reg[60]_i_1_n_1\ : STD_LOGIC;
  signal \section_out12_reg[60]_i_1_n_2\ : STD_LOGIC;
  signal \section_out12_reg[60]_i_1_n_3\ : STD_LOGIC;
  signal \section_out12_reg[60]_i_1_n_4\ : STD_LOGIC;
  signal \section_out12_reg[60]_i_1_n_5\ : STD_LOGIC;
  signal \section_out12_reg[60]_i_1_n_6\ : STD_LOGIC;
  signal \section_out12_reg[60]_i_1_n_7\ : STD_LOGIC;
  signal \section_out12_reg[64]_i_1_n_0\ : STD_LOGIC;
  signal \section_out12_reg[64]_i_1_n_1\ : STD_LOGIC;
  signal \section_out12_reg[64]_i_1_n_2\ : STD_LOGIC;
  signal \section_out12_reg[64]_i_1_n_3\ : STD_LOGIC;
  signal \section_out12_reg[64]_i_1_n_4\ : STD_LOGIC;
  signal \section_out12_reg[64]_i_1_n_5\ : STD_LOGIC;
  signal \section_out12_reg[64]_i_1_n_6\ : STD_LOGIC;
  signal \section_out12_reg[64]_i_1_n_7\ : STD_LOGIC;
  signal \section_out12_reg[68]_i_1_n_0\ : STD_LOGIC;
  signal \section_out12_reg[68]_i_1_n_1\ : STD_LOGIC;
  signal \section_out12_reg[68]_i_1_n_2\ : STD_LOGIC;
  signal \section_out12_reg[68]_i_1_n_3\ : STD_LOGIC;
  signal \section_out12_reg[68]_i_1_n_4\ : STD_LOGIC;
  signal \section_out12_reg[68]_i_1_n_5\ : STD_LOGIC;
  signal \section_out12_reg[68]_i_1_n_6\ : STD_LOGIC;
  signal \section_out12_reg[68]_i_1_n_7\ : STD_LOGIC;
  signal \section_out12_reg[72]_i_1_n_0\ : STD_LOGIC;
  signal \section_out12_reg[72]_i_1_n_1\ : STD_LOGIC;
  signal \section_out12_reg[72]_i_1_n_2\ : STD_LOGIC;
  signal \section_out12_reg[72]_i_1_n_3\ : STD_LOGIC;
  signal \section_out12_reg[72]_i_1_n_4\ : STD_LOGIC;
  signal \section_out12_reg[72]_i_1_n_5\ : STD_LOGIC;
  signal \section_out12_reg[72]_i_1_n_6\ : STD_LOGIC;
  signal \section_out12_reg[72]_i_1_n_7\ : STD_LOGIC;
  signal \section_out12_reg[76]_i_1_n_0\ : STD_LOGIC;
  signal \section_out12_reg[76]_i_1_n_1\ : STD_LOGIC;
  signal \section_out12_reg[76]_i_1_n_2\ : STD_LOGIC;
  signal \section_out12_reg[76]_i_1_n_3\ : STD_LOGIC;
  signal \section_out12_reg[76]_i_1_n_4\ : STD_LOGIC;
  signal \section_out12_reg[76]_i_1_n_5\ : STD_LOGIC;
  signal \section_out12_reg[76]_i_1_n_6\ : STD_LOGIC;
  signal \section_out12_reg[76]_i_1_n_7\ : STD_LOGIC;
  signal \section_out12_reg[80]_i_1_n_0\ : STD_LOGIC;
  signal \section_out12_reg[80]_i_1_n_1\ : STD_LOGIC;
  signal \section_out12_reg[80]_i_1_n_2\ : STD_LOGIC;
  signal \section_out12_reg[80]_i_1_n_3\ : STD_LOGIC;
  signal \section_out12_reg[80]_i_1_n_4\ : STD_LOGIC;
  signal \section_out12_reg[80]_i_1_n_5\ : STD_LOGIC;
  signal \section_out12_reg[80]_i_1_n_6\ : STD_LOGIC;
  signal \section_out12_reg[80]_i_1_n_7\ : STD_LOGIC;
  signal \section_out12_reg[84]_i_1_n_0\ : STD_LOGIC;
  signal \section_out12_reg[84]_i_1_n_1\ : STD_LOGIC;
  signal \section_out12_reg[84]_i_1_n_2\ : STD_LOGIC;
  signal \section_out12_reg[84]_i_1_n_3\ : STD_LOGIC;
  signal \section_out12_reg[84]_i_1_n_4\ : STD_LOGIC;
  signal \section_out12_reg[84]_i_1_n_5\ : STD_LOGIC;
  signal \section_out12_reg[84]_i_1_n_6\ : STD_LOGIC;
  signal \section_out12_reg[84]_i_1_n_7\ : STD_LOGIC;
  signal \section_out12_reg[88]_i_1_n_0\ : STD_LOGIC;
  signal \section_out12_reg[88]_i_1_n_1\ : STD_LOGIC;
  signal \section_out12_reg[88]_i_1_n_2\ : STD_LOGIC;
  signal \section_out12_reg[88]_i_1_n_3\ : STD_LOGIC;
  signal \section_out12_reg[88]_i_1_n_4\ : STD_LOGIC;
  signal \section_out12_reg[88]_i_1_n_5\ : STD_LOGIC;
  signal \section_out12_reg[88]_i_1_n_6\ : STD_LOGIC;
  signal \section_out12_reg[88]_i_1_n_7\ : STD_LOGIC;
  signal \section_out12_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \section_out12_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \section_out12_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \section_out12_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \section_out12_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \section_out12_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \section_out12_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \section_out12_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \section_out12_reg[92]_i_1_n_0\ : STD_LOGIC;
  signal \section_out12_reg[92]_i_1_n_1\ : STD_LOGIC;
  signal \section_out12_reg[92]_i_1_n_2\ : STD_LOGIC;
  signal \section_out12_reg[92]_i_1_n_3\ : STD_LOGIC;
  signal \section_out12_reg[92]_i_1_n_4\ : STD_LOGIC;
  signal \section_out12_reg[92]_i_1_n_5\ : STD_LOGIC;
  signal \section_out12_reg[92]_i_1_n_6\ : STD_LOGIC;
  signal \section_out12_reg[92]_i_1_n_7\ : STD_LOGIC;
  signal \section_out12_reg[96]_i_1_n_0\ : STD_LOGIC;
  signal \section_out12_reg[96]_i_1_n_1\ : STD_LOGIC;
  signal \section_out12_reg[96]_i_1_n_2\ : STD_LOGIC;
  signal \section_out12_reg[96]_i_1_n_3\ : STD_LOGIC;
  signal \section_out12_reg[96]_i_1_n_4\ : STD_LOGIC;
  signal \section_out12_reg[96]_i_1_n_5\ : STD_LOGIC;
  signal \section_out12_reg[96]_i_1_n_6\ : STD_LOGIC;
  signal \section_out12_reg[96]_i_1_n_7\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[0]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[100]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[101]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[102]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[103]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[104]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[105]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[106]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[107]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[108]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[10]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[11]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[12]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[13]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[14]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[15]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[16]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[17]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[18]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[19]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[1]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[20]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[21]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[22]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[23]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[24]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[25]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[26]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[27]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[28]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[29]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[2]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[30]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[31]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[32]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[33]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[34]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[35]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[36]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[37]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[38]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[39]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[3]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[40]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[41]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[42]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[43]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[44]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[45]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[46]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[47]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[48]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[49]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[4]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[50]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[51]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[52]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[53]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[54]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[55]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[56]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[57]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[58]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[59]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[5]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[60]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[61]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[62]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[63]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[64]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[65]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[66]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[67]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[68]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[69]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[6]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[70]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[71]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[72]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[73]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[74]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[75]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[76]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[77]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[78]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[79]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[7]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[80]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[81]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[82]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[83]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[84]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[85]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[86]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[87]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[88]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[89]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[8]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[90]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[91]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[92]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[93]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[94]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[95]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[96]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[97]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[98]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[99]\ : STD_LOGIC;
  signal \section_out12_reg_n_0_[9]\ : STD_LOGIC;
  signal \section_out7[0]_i_2_n_0\ : STD_LOGIC;
  signal \section_out7[0]_i_3_n_0\ : STD_LOGIC;
  signal \section_out7[0]_i_4_n_0\ : STD_LOGIC;
  signal \section_out7[0]_i_5_n_0\ : STD_LOGIC;
  signal \section_out7[12]_i_2_n_0\ : STD_LOGIC;
  signal \section_out7[12]_i_3_n_0\ : STD_LOGIC;
  signal \section_out7[12]_i_4_n_0\ : STD_LOGIC;
  signal \section_out7[12]_i_5_n_0\ : STD_LOGIC;
  signal \section_out7[16]_i_2_n_0\ : STD_LOGIC;
  signal \section_out7[16]_i_3_n_0\ : STD_LOGIC;
  signal \section_out7[16]_i_4_n_0\ : STD_LOGIC;
  signal \section_out7[16]_i_5_n_0\ : STD_LOGIC;
  signal \section_out7[20]_i_2_n_0\ : STD_LOGIC;
  signal \section_out7[20]_i_3_n_0\ : STD_LOGIC;
  signal \section_out7[20]_i_4_n_0\ : STD_LOGIC;
  signal \section_out7[20]_i_5_n_0\ : STD_LOGIC;
  signal \section_out7[24]_i_2_n_0\ : STD_LOGIC;
  signal \section_out7[24]_i_3_n_0\ : STD_LOGIC;
  signal \section_out7[24]_i_4_n_0\ : STD_LOGIC;
  signal \section_out7[24]_i_5_n_0\ : STD_LOGIC;
  signal \section_out7[28]_i_2_n_0\ : STD_LOGIC;
  signal \section_out7[28]_i_3_n_0\ : STD_LOGIC;
  signal \section_out7[28]_i_4_n_0\ : STD_LOGIC;
  signal \section_out7[28]_i_5_n_0\ : STD_LOGIC;
  signal \section_out7[32]_i_2_n_0\ : STD_LOGIC;
  signal \section_out7[32]_i_3_n_0\ : STD_LOGIC;
  signal \section_out7[32]_i_4_n_0\ : STD_LOGIC;
  signal \section_out7[32]_i_5_n_0\ : STD_LOGIC;
  signal \section_out7[4]_i_2_n_0\ : STD_LOGIC;
  signal \section_out7[4]_i_3_n_0\ : STD_LOGIC;
  signal \section_out7[4]_i_4_n_0\ : STD_LOGIC;
  signal \section_out7[4]_i_5_n_0\ : STD_LOGIC;
  signal \section_out7[8]_i_2_n_0\ : STD_LOGIC;
  signal \section_out7[8]_i_3_n_0\ : STD_LOGIC;
  signal \section_out7[8]_i_4_n_0\ : STD_LOGIC;
  signal \section_out7[8]_i_5_n_0\ : STD_LOGIC;
  signal section_out7_reg : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \section_out7_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \section_out7_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \section_out7_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \section_out7_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \section_out7_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \section_out7_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \section_out7_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \section_out7_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \section_out7_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \section_out7_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \section_out7_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \section_out7_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \section_out7_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \section_out7_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \section_out7_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \section_out7_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \section_out7_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \section_out7_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \section_out7_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \section_out7_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \section_out7_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \section_out7_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \section_out7_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \section_out7_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \section_out7_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \section_out7_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \section_out7_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \section_out7_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \section_out7_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \section_out7_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \section_out7_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \section_out7_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \section_out7_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \section_out7_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \section_out7_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \section_out7_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \section_out7_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \section_out7_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \section_out7_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \section_out7_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \section_out7_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \section_out7_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \section_out7_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \section_out7_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \section_out7_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \section_out7_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \section_out7_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \section_out7_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \section_out7_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \section_out7_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \section_out7_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \section_out7_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \section_out7_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \section_out7_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \section_out7_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \section_out7_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \section_out7_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \section_out7_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \section_out7_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \section_out7_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \section_out7_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \section_out7_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \section_out7_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \section_out7_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \section_out7_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \section_out7_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \section_out7_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \section_out7_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \section_out7_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \section_out7_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \section_out7_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \section_out8[0]_i_2_n_0\ : STD_LOGIC;
  signal \section_out8[0]_i_3_n_0\ : STD_LOGIC;
  signal \section_out8[0]_i_4_n_0\ : STD_LOGIC;
  signal \section_out8[0]_i_5_n_0\ : STD_LOGIC;
  signal \section_out8[12]_i_2_n_0\ : STD_LOGIC;
  signal \section_out8[12]_i_3_n_0\ : STD_LOGIC;
  signal \section_out8[12]_i_4_n_0\ : STD_LOGIC;
  signal \section_out8[12]_i_5_n_0\ : STD_LOGIC;
  signal \section_out8[16]_i_2_n_0\ : STD_LOGIC;
  signal \section_out8[16]_i_3_n_0\ : STD_LOGIC;
  signal \section_out8[16]_i_4_n_0\ : STD_LOGIC;
  signal \section_out8[16]_i_5_n_0\ : STD_LOGIC;
  signal \section_out8[20]_i_2_n_0\ : STD_LOGIC;
  signal \section_out8[20]_i_3_n_0\ : STD_LOGIC;
  signal \section_out8[20]_i_4_n_0\ : STD_LOGIC;
  signal \section_out8[20]_i_5_n_0\ : STD_LOGIC;
  signal \section_out8[24]_i_2_n_0\ : STD_LOGIC;
  signal \section_out8[24]_i_3_n_0\ : STD_LOGIC;
  signal \section_out8[24]_i_4_n_0\ : STD_LOGIC;
  signal \section_out8[24]_i_5_n_0\ : STD_LOGIC;
  signal \section_out8[28]_i_2_n_0\ : STD_LOGIC;
  signal \section_out8[28]_i_3_n_0\ : STD_LOGIC;
  signal \section_out8[28]_i_4_n_0\ : STD_LOGIC;
  signal \section_out8[28]_i_5_n_0\ : STD_LOGIC;
  signal \section_out8[32]_i_2_n_0\ : STD_LOGIC;
  signal \section_out8[32]_i_3_n_0\ : STD_LOGIC;
  signal \section_out8[32]_i_4_n_0\ : STD_LOGIC;
  signal \section_out8[32]_i_5_n_0\ : STD_LOGIC;
  signal \section_out8[36]_i_2_n_0\ : STD_LOGIC;
  signal \section_out8[36]_i_3_n_0\ : STD_LOGIC;
  signal \section_out8[36]_i_4_n_0\ : STD_LOGIC;
  signal \section_out8[36]_i_5_n_0\ : STD_LOGIC;
  signal \section_out8[40]_i_2_n_0\ : STD_LOGIC;
  signal \section_out8[40]_i_3_n_0\ : STD_LOGIC;
  signal \section_out8[40]_i_4_n_0\ : STD_LOGIC;
  signal \section_out8[40]_i_5_n_0\ : STD_LOGIC;
  signal \section_out8[44]_i_2_n_0\ : STD_LOGIC;
  signal \section_out8[44]_i_3_n_0\ : STD_LOGIC;
  signal \section_out8[44]_i_4_n_0\ : STD_LOGIC;
  signal \section_out8[44]_i_5_n_0\ : STD_LOGIC;
  signal \section_out8[48]_i_2_n_0\ : STD_LOGIC;
  signal \section_out8[48]_i_3_n_0\ : STD_LOGIC;
  signal \section_out8[48]_i_4_n_0\ : STD_LOGIC;
  signal \section_out8[4]_i_2_n_0\ : STD_LOGIC;
  signal \section_out8[4]_i_3_n_0\ : STD_LOGIC;
  signal \section_out8[4]_i_4_n_0\ : STD_LOGIC;
  signal \section_out8[4]_i_5_n_0\ : STD_LOGIC;
  signal \section_out8[8]_i_2_n_0\ : STD_LOGIC;
  signal \section_out8[8]_i_3_n_0\ : STD_LOGIC;
  signal \section_out8[8]_i_4_n_0\ : STD_LOGIC;
  signal \section_out8[8]_i_5_n_0\ : STD_LOGIC;
  signal section_out8_reg : STD_LOGIC_VECTOR ( 50 downto 0 );
  signal \section_out8_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \section_out8_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \section_out8_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \section_out8_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \section_out8_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \section_out8_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \section_out8_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \section_out8_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \section_out8_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \section_out8_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \section_out8_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \section_out8_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \section_out8_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \section_out8_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \section_out8_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \section_out8_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \section_out8_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \section_out8_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \section_out8_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \section_out8_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \section_out8_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \section_out8_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \section_out8_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \section_out8_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \section_out8_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \section_out8_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \section_out8_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \section_out8_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \section_out8_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \section_out8_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \section_out8_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \section_out8_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \section_out8_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \section_out8_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \section_out8_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \section_out8_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \section_out8_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \section_out8_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \section_out8_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \section_out8_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \section_out8_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \section_out8_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \section_out8_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \section_out8_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \section_out8_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \section_out8_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \section_out8_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \section_out8_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \section_out8_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \section_out8_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \section_out8_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \section_out8_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \section_out8_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \section_out8_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \section_out8_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \section_out8_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \section_out8_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \section_out8_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \section_out8_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \section_out8_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \section_out8_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \section_out8_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \section_out8_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \section_out8_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \section_out8_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \section_out8_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \section_out8_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \section_out8_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \section_out8_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \section_out8_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \section_out8_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \section_out8_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \section_out8_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \section_out8_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \section_out8_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \section_out8_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \section_out8_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \section_out8_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \section_out8_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \section_out8_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \section_out8_reg[48]_i_1_n_2\ : STD_LOGIC;
  signal \section_out8_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \section_out8_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \section_out8_reg[48]_i_1_n_6\ : STD_LOGIC;
  signal \section_out8_reg[48]_i_1_n_7\ : STD_LOGIC;
  signal \section_out8_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \section_out8_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \section_out8_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \section_out8_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \section_out8_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \section_out8_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \section_out8_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \section_out8_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \section_out8_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \section_out8_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \section_out8_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \section_out8_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \section_out8_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \section_out8_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \section_out8_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \section_out8_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \section_out9[0]_i_2_n_0\ : STD_LOGIC;
  signal \section_out9[0]_i_3_n_0\ : STD_LOGIC;
  signal \section_out9[0]_i_4_n_0\ : STD_LOGIC;
  signal \section_out9[0]_i_5_n_0\ : STD_LOGIC;
  signal \section_out9[12]_i_2_n_0\ : STD_LOGIC;
  signal \section_out9[12]_i_3_n_0\ : STD_LOGIC;
  signal \section_out9[12]_i_4_n_0\ : STD_LOGIC;
  signal \section_out9[12]_i_5_n_0\ : STD_LOGIC;
  signal \section_out9[16]_i_2_n_0\ : STD_LOGIC;
  signal \section_out9[16]_i_3_n_0\ : STD_LOGIC;
  signal \section_out9[16]_i_4_n_0\ : STD_LOGIC;
  signal \section_out9[16]_i_5_n_0\ : STD_LOGIC;
  signal \section_out9[20]_i_2_n_0\ : STD_LOGIC;
  signal \section_out9[20]_i_3_n_0\ : STD_LOGIC;
  signal \section_out9[20]_i_4_n_0\ : STD_LOGIC;
  signal \section_out9[20]_i_5_n_0\ : STD_LOGIC;
  signal \section_out9[24]_i_2_n_0\ : STD_LOGIC;
  signal \section_out9[24]_i_3_n_0\ : STD_LOGIC;
  signal \section_out9[24]_i_4_n_0\ : STD_LOGIC;
  signal \section_out9[24]_i_5_n_0\ : STD_LOGIC;
  signal \section_out9[28]_i_2_n_0\ : STD_LOGIC;
  signal \section_out9[28]_i_3_n_0\ : STD_LOGIC;
  signal \section_out9[28]_i_4_n_0\ : STD_LOGIC;
  signal \section_out9[28]_i_5_n_0\ : STD_LOGIC;
  signal \section_out9[32]_i_2_n_0\ : STD_LOGIC;
  signal \section_out9[32]_i_3_n_0\ : STD_LOGIC;
  signal \section_out9[32]_i_4_n_0\ : STD_LOGIC;
  signal \section_out9[32]_i_5_n_0\ : STD_LOGIC;
  signal \section_out9[36]_i_2_n_0\ : STD_LOGIC;
  signal \section_out9[36]_i_3_n_0\ : STD_LOGIC;
  signal \section_out9[36]_i_4_n_0\ : STD_LOGIC;
  signal \section_out9[36]_i_5_n_0\ : STD_LOGIC;
  signal \section_out9[40]_i_2_n_0\ : STD_LOGIC;
  signal \section_out9[40]_i_3_n_0\ : STD_LOGIC;
  signal \section_out9[40]_i_4_n_0\ : STD_LOGIC;
  signal \section_out9[40]_i_5_n_0\ : STD_LOGIC;
  signal \section_out9[44]_i_2_n_0\ : STD_LOGIC;
  signal \section_out9[44]_i_3_n_0\ : STD_LOGIC;
  signal \section_out9[44]_i_4_n_0\ : STD_LOGIC;
  signal \section_out9[44]_i_5_n_0\ : STD_LOGIC;
  signal \section_out9[48]_i_2_n_0\ : STD_LOGIC;
  signal \section_out9[48]_i_3_n_0\ : STD_LOGIC;
  signal \section_out9[48]_i_4_n_0\ : STD_LOGIC;
  signal \section_out9[48]_i_5_n_0\ : STD_LOGIC;
  signal \section_out9[4]_i_2_n_0\ : STD_LOGIC;
  signal \section_out9[4]_i_3_n_0\ : STD_LOGIC;
  signal \section_out9[4]_i_4_n_0\ : STD_LOGIC;
  signal \section_out9[4]_i_5_n_0\ : STD_LOGIC;
  signal \section_out9[52]_i_2_n_0\ : STD_LOGIC;
  signal \section_out9[52]_i_3_n_0\ : STD_LOGIC;
  signal \section_out9[52]_i_4_n_0\ : STD_LOGIC;
  signal \section_out9[52]_i_5_n_0\ : STD_LOGIC;
  signal \section_out9[56]_i_2_n_0\ : STD_LOGIC;
  signal \section_out9[56]_i_3_n_0\ : STD_LOGIC;
  signal \section_out9[56]_i_4_n_0\ : STD_LOGIC;
  signal \section_out9[56]_i_5_n_0\ : STD_LOGIC;
  signal \section_out9[60]_i_2_n_0\ : STD_LOGIC;
  signal \section_out9[60]_i_3_n_0\ : STD_LOGIC;
  signal \section_out9[60]_i_4_n_0\ : STD_LOGIC;
  signal \section_out9[60]_i_5_n_0\ : STD_LOGIC;
  signal \section_out9[64]_i_2_n_0\ : STD_LOGIC;
  signal \section_out9[64]_i_3_n_0\ : STD_LOGIC;
  signal \section_out9[8]_i_2_n_0\ : STD_LOGIC;
  signal \section_out9[8]_i_3_n_0\ : STD_LOGIC;
  signal \section_out9[8]_i_4_n_0\ : STD_LOGIC;
  signal \section_out9[8]_i_5_n_0\ : STD_LOGIC;
  signal section_out9_reg : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal \section_out9_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \section_out9_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \section_out9_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \section_out9_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \section_out9_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \section_out9_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \section_out9_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \section_out9_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \section_out9_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \section_out9_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \section_out9_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \section_out9_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \section_out9_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \section_out9_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \section_out9_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \section_out9_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \section_out9_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \section_out9_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \section_out9_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \section_out9_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \section_out9_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \section_out9_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \section_out9_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \section_out9_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \section_out9_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \section_out9_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \section_out9_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \section_out9_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \section_out9_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \section_out9_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \section_out9_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \section_out9_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \section_out9_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \section_out9_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \section_out9_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \section_out9_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \section_out9_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \section_out9_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \section_out9_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \section_out9_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \section_out9_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \section_out9_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \section_out9_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \section_out9_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \section_out9_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \section_out9_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \section_out9_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \section_out9_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \section_out9_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \section_out9_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \section_out9_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \section_out9_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \section_out9_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \section_out9_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \section_out9_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \section_out9_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \section_out9_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \section_out9_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \section_out9_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \section_out9_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \section_out9_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \section_out9_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \section_out9_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \section_out9_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \section_out9_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \section_out9_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \section_out9_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \section_out9_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \section_out9_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \section_out9_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \section_out9_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \section_out9_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \section_out9_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \section_out9_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \section_out9_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \section_out9_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \section_out9_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \section_out9_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \section_out9_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \section_out9_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \section_out9_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \section_out9_reg[48]_i_1_n_1\ : STD_LOGIC;
  signal \section_out9_reg[48]_i_1_n_2\ : STD_LOGIC;
  signal \section_out9_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \section_out9_reg[48]_i_1_n_4\ : STD_LOGIC;
  signal \section_out9_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \section_out9_reg[48]_i_1_n_6\ : STD_LOGIC;
  signal \section_out9_reg[48]_i_1_n_7\ : STD_LOGIC;
  signal \section_out9_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \section_out9_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \section_out9_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \section_out9_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \section_out9_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \section_out9_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \section_out9_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \section_out9_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \section_out9_reg[52]_i_1_n_0\ : STD_LOGIC;
  signal \section_out9_reg[52]_i_1_n_1\ : STD_LOGIC;
  signal \section_out9_reg[52]_i_1_n_2\ : STD_LOGIC;
  signal \section_out9_reg[52]_i_1_n_3\ : STD_LOGIC;
  signal \section_out9_reg[52]_i_1_n_4\ : STD_LOGIC;
  signal \section_out9_reg[52]_i_1_n_5\ : STD_LOGIC;
  signal \section_out9_reg[52]_i_1_n_6\ : STD_LOGIC;
  signal \section_out9_reg[52]_i_1_n_7\ : STD_LOGIC;
  signal \section_out9_reg[56]_i_1_n_0\ : STD_LOGIC;
  signal \section_out9_reg[56]_i_1_n_1\ : STD_LOGIC;
  signal \section_out9_reg[56]_i_1_n_2\ : STD_LOGIC;
  signal \section_out9_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \section_out9_reg[56]_i_1_n_4\ : STD_LOGIC;
  signal \section_out9_reg[56]_i_1_n_5\ : STD_LOGIC;
  signal \section_out9_reg[56]_i_1_n_6\ : STD_LOGIC;
  signal \section_out9_reg[56]_i_1_n_7\ : STD_LOGIC;
  signal \section_out9_reg[60]_i_1_n_0\ : STD_LOGIC;
  signal \section_out9_reg[60]_i_1_n_1\ : STD_LOGIC;
  signal \section_out9_reg[60]_i_1_n_2\ : STD_LOGIC;
  signal \section_out9_reg[60]_i_1_n_3\ : STD_LOGIC;
  signal \section_out9_reg[60]_i_1_n_4\ : STD_LOGIC;
  signal \section_out9_reg[60]_i_1_n_5\ : STD_LOGIC;
  signal \section_out9_reg[60]_i_1_n_6\ : STD_LOGIC;
  signal \section_out9_reg[60]_i_1_n_7\ : STD_LOGIC;
  signal \section_out9_reg[64]_i_1_n_3\ : STD_LOGIC;
  signal \section_out9_reg[64]_i_1_n_6\ : STD_LOGIC;
  signal \section_out9_reg[64]_i_1_n_7\ : STD_LOGIC;
  signal \section_out9_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \section_out9_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \section_out9_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \section_out9_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \section_out9_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \section_out9_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \section_out9_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \section_out9_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal sub_temp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sub_temp_1 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \sub_temp_1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__0_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__0_n_1\ : STD_LOGIC;
  signal \sub_temp_1_carry__0_n_2\ : STD_LOGIC;
  signal \sub_temp_1_carry__0_n_3\ : STD_LOGIC;
  signal \sub_temp_1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__1_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__1_n_1\ : STD_LOGIC;
  signal \sub_temp_1_carry__1_n_2\ : STD_LOGIC;
  signal \sub_temp_1_carry__1_n_3\ : STD_LOGIC;
  signal \sub_temp_1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__2_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__2_n_1\ : STD_LOGIC;
  signal \sub_temp_1_carry__2_n_2\ : STD_LOGIC;
  signal \sub_temp_1_carry__2_n_3\ : STD_LOGIC;
  signal \sub_temp_1_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__3_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__3_n_1\ : STD_LOGIC;
  signal \sub_temp_1_carry__3_n_2\ : STD_LOGIC;
  signal \sub_temp_1_carry__3_n_3\ : STD_LOGIC;
  signal \sub_temp_1_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__4_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__4_n_1\ : STD_LOGIC;
  signal \sub_temp_1_carry__4_n_2\ : STD_LOGIC;
  signal \sub_temp_1_carry__4_n_3\ : STD_LOGIC;
  signal \sub_temp_1_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__5_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__5_n_1\ : STD_LOGIC;
  signal \sub_temp_1_carry__5_n_2\ : STD_LOGIC;
  signal \sub_temp_1_carry__5_n_3\ : STD_LOGIC;
  signal \sub_temp_1_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__6_n_0\ : STD_LOGIC;
  signal \sub_temp_1_carry__6_n_1\ : STD_LOGIC;
  signal \sub_temp_1_carry__6_n_2\ : STD_LOGIC;
  signal \sub_temp_1_carry__6_n_3\ : STD_LOGIC;
  signal sub_temp_1_carry_i_1_n_0 : STD_LOGIC;
  signal sub_temp_1_carry_i_2_n_0 : STD_LOGIC;
  signal sub_temp_1_carry_i_3_n_0 : STD_LOGIC;
  signal sub_temp_1_carry_i_4_n_0 : STD_LOGIC;
  signal sub_temp_1_carry_n_0 : STD_LOGIC;
  signal sub_temp_1_carry_n_1 : STD_LOGIC;
  signal sub_temp_1_carry_n_2 : STD_LOGIC;
  signal sub_temp_1_carry_n_3 : STD_LOGIC;
  signal sub_temp_2 : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \sub_temp_2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__0_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__0_n_1\ : STD_LOGIC;
  signal \sub_temp_2_carry__0_n_2\ : STD_LOGIC;
  signal \sub_temp_2_carry__0_n_3\ : STD_LOGIC;
  signal \sub_temp_2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__1_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__1_n_1\ : STD_LOGIC;
  signal \sub_temp_2_carry__1_n_2\ : STD_LOGIC;
  signal \sub_temp_2_carry__1_n_3\ : STD_LOGIC;
  signal \sub_temp_2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__2_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__2_n_1\ : STD_LOGIC;
  signal \sub_temp_2_carry__2_n_2\ : STD_LOGIC;
  signal \sub_temp_2_carry__2_n_3\ : STD_LOGIC;
  signal \sub_temp_2_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__3_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__3_n_1\ : STD_LOGIC;
  signal \sub_temp_2_carry__3_n_2\ : STD_LOGIC;
  signal \sub_temp_2_carry__3_n_3\ : STD_LOGIC;
  signal \sub_temp_2_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__4_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__4_n_1\ : STD_LOGIC;
  signal \sub_temp_2_carry__4_n_2\ : STD_LOGIC;
  signal \sub_temp_2_carry__4_n_3\ : STD_LOGIC;
  signal \sub_temp_2_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__5_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__5_n_1\ : STD_LOGIC;
  signal \sub_temp_2_carry__5_n_2\ : STD_LOGIC;
  signal \sub_temp_2_carry__5_n_3\ : STD_LOGIC;
  signal \sub_temp_2_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__6_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__6_n_1\ : STD_LOGIC;
  signal \sub_temp_2_carry__6_n_2\ : STD_LOGIC;
  signal \sub_temp_2_carry__6_n_3\ : STD_LOGIC;
  signal \sub_temp_2_carry__7_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_2_carry__7_n_3\ : STD_LOGIC;
  signal sub_temp_2_carry_i_1_n_0 : STD_LOGIC;
  signal sub_temp_2_carry_i_2_n_0 : STD_LOGIC;
  signal sub_temp_2_carry_i_3_n_0 : STD_LOGIC;
  signal sub_temp_2_carry_i_4_n_0 : STD_LOGIC;
  signal sub_temp_2_carry_n_0 : STD_LOGIC;
  signal sub_temp_2_carry_n_1 : STD_LOGIC;
  signal sub_temp_2_carry_n_2 : STD_LOGIC;
  signal sub_temp_2_carry_n_3 : STD_LOGIC;
  signal sub_temp_3 : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \sub_temp_3_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__0_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__0_n_1\ : STD_LOGIC;
  signal \sub_temp_3_carry__0_n_2\ : STD_LOGIC;
  signal \sub_temp_3_carry__0_n_3\ : STD_LOGIC;
  signal \sub_temp_3_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__1_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__1_n_1\ : STD_LOGIC;
  signal \sub_temp_3_carry__1_n_2\ : STD_LOGIC;
  signal \sub_temp_3_carry__1_n_3\ : STD_LOGIC;
  signal \sub_temp_3_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__2_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__2_n_1\ : STD_LOGIC;
  signal \sub_temp_3_carry__2_n_2\ : STD_LOGIC;
  signal \sub_temp_3_carry__2_n_3\ : STD_LOGIC;
  signal \sub_temp_3_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__3_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__3_n_1\ : STD_LOGIC;
  signal \sub_temp_3_carry__3_n_2\ : STD_LOGIC;
  signal \sub_temp_3_carry__3_n_3\ : STD_LOGIC;
  signal \sub_temp_3_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__4_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__4_n_1\ : STD_LOGIC;
  signal \sub_temp_3_carry__4_n_2\ : STD_LOGIC;
  signal \sub_temp_3_carry__4_n_3\ : STD_LOGIC;
  signal \sub_temp_3_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__5_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__5_n_1\ : STD_LOGIC;
  signal \sub_temp_3_carry__5_n_2\ : STD_LOGIC;
  signal \sub_temp_3_carry__5_n_3\ : STD_LOGIC;
  signal \sub_temp_3_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__6_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__6_n_1\ : STD_LOGIC;
  signal \sub_temp_3_carry__6_n_2\ : STD_LOGIC;
  signal \sub_temp_3_carry__6_n_3\ : STD_LOGIC;
  signal \sub_temp_3_carry__7_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__7_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_3_carry__7_n_2\ : STD_LOGIC;
  signal \sub_temp_3_carry__7_n_3\ : STD_LOGIC;
  signal sub_temp_3_carry_i_1_n_0 : STD_LOGIC;
  signal sub_temp_3_carry_i_2_n_0 : STD_LOGIC;
  signal sub_temp_3_carry_i_3_n_0 : STD_LOGIC;
  signal sub_temp_3_carry_i_4_n_0 : STD_LOGIC;
  signal sub_temp_3_carry_n_0 : STD_LOGIC;
  signal sub_temp_3_carry_n_1 : STD_LOGIC;
  signal sub_temp_3_carry_n_2 : STD_LOGIC;
  signal sub_temp_3_carry_n_3 : STD_LOGIC;
  signal sub_temp_4 : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \sub_temp_4_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__0_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__0_n_1\ : STD_LOGIC;
  signal \sub_temp_4_carry__0_n_2\ : STD_LOGIC;
  signal \sub_temp_4_carry__0_n_3\ : STD_LOGIC;
  signal \sub_temp_4_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__1_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__1_n_1\ : STD_LOGIC;
  signal \sub_temp_4_carry__1_n_2\ : STD_LOGIC;
  signal \sub_temp_4_carry__1_n_3\ : STD_LOGIC;
  signal \sub_temp_4_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__2_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__2_n_1\ : STD_LOGIC;
  signal \sub_temp_4_carry__2_n_2\ : STD_LOGIC;
  signal \sub_temp_4_carry__2_n_3\ : STD_LOGIC;
  signal \sub_temp_4_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__3_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__3_n_1\ : STD_LOGIC;
  signal \sub_temp_4_carry__3_n_2\ : STD_LOGIC;
  signal \sub_temp_4_carry__3_n_3\ : STD_LOGIC;
  signal \sub_temp_4_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__4_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__4_n_1\ : STD_LOGIC;
  signal \sub_temp_4_carry__4_n_2\ : STD_LOGIC;
  signal \sub_temp_4_carry__4_n_3\ : STD_LOGIC;
  signal \sub_temp_4_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__5_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__5_n_1\ : STD_LOGIC;
  signal \sub_temp_4_carry__5_n_2\ : STD_LOGIC;
  signal \sub_temp_4_carry__5_n_3\ : STD_LOGIC;
  signal \sub_temp_4_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__6_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__6_n_1\ : STD_LOGIC;
  signal \sub_temp_4_carry__6_n_2\ : STD_LOGIC;
  signal \sub_temp_4_carry__6_n_3\ : STD_LOGIC;
  signal \sub_temp_4_carry__7_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__7_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__7_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_4_carry__7_n_1\ : STD_LOGIC;
  signal \sub_temp_4_carry__7_n_2\ : STD_LOGIC;
  signal \sub_temp_4_carry__7_n_3\ : STD_LOGIC;
  signal sub_temp_4_carry_i_1_n_0 : STD_LOGIC;
  signal sub_temp_4_carry_i_2_n_0 : STD_LOGIC;
  signal sub_temp_4_carry_i_3_n_0 : STD_LOGIC;
  signal sub_temp_4_carry_i_4_n_0 : STD_LOGIC;
  signal sub_temp_4_carry_n_0 : STD_LOGIC;
  signal sub_temp_4_carry_n_1 : STD_LOGIC;
  signal sub_temp_4_carry_n_2 : STD_LOGIC;
  signal sub_temp_4_carry_n_3 : STD_LOGIC;
  signal sub_temp_5 : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \sub_temp_5_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__0_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__0_n_1\ : STD_LOGIC;
  signal \sub_temp_5_carry__0_n_2\ : STD_LOGIC;
  signal \sub_temp_5_carry__0_n_3\ : STD_LOGIC;
  signal \sub_temp_5_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__1_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__1_n_1\ : STD_LOGIC;
  signal \sub_temp_5_carry__1_n_2\ : STD_LOGIC;
  signal \sub_temp_5_carry__1_n_3\ : STD_LOGIC;
  signal \sub_temp_5_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__2_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__2_n_1\ : STD_LOGIC;
  signal \sub_temp_5_carry__2_n_2\ : STD_LOGIC;
  signal \sub_temp_5_carry__2_n_3\ : STD_LOGIC;
  signal \sub_temp_5_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__3_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__3_n_1\ : STD_LOGIC;
  signal \sub_temp_5_carry__3_n_2\ : STD_LOGIC;
  signal \sub_temp_5_carry__3_n_3\ : STD_LOGIC;
  signal \sub_temp_5_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__4_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__4_n_1\ : STD_LOGIC;
  signal \sub_temp_5_carry__4_n_2\ : STD_LOGIC;
  signal \sub_temp_5_carry__4_n_3\ : STD_LOGIC;
  signal \sub_temp_5_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__5_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__5_n_1\ : STD_LOGIC;
  signal \sub_temp_5_carry__5_n_2\ : STD_LOGIC;
  signal \sub_temp_5_carry__5_n_3\ : STD_LOGIC;
  signal \sub_temp_5_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__6_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__6_n_1\ : STD_LOGIC;
  signal \sub_temp_5_carry__6_n_2\ : STD_LOGIC;
  signal \sub_temp_5_carry__6_n_3\ : STD_LOGIC;
  signal \sub_temp_5_carry__7_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__7_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__7_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__7_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_5_carry__7_n_1\ : STD_LOGIC;
  signal \sub_temp_5_carry__7_n_2\ : STD_LOGIC;
  signal \sub_temp_5_carry__7_n_3\ : STD_LOGIC;
  signal sub_temp_5_carry_i_1_n_0 : STD_LOGIC;
  signal sub_temp_5_carry_i_2_n_0 : STD_LOGIC;
  signal sub_temp_5_carry_i_3_n_0 : STD_LOGIC;
  signal sub_temp_5_carry_i_4_n_0 : STD_LOGIC;
  signal sub_temp_5_carry_n_0 : STD_LOGIC;
  signal sub_temp_5_carry_n_1 : STD_LOGIC;
  signal sub_temp_5_carry_n_2 : STD_LOGIC;
  signal sub_temp_5_carry_n_3 : STD_LOGIC;
  signal \sub_temp_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__0_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__0_n_1\ : STD_LOGIC;
  signal \sub_temp_carry__0_n_2\ : STD_LOGIC;
  signal \sub_temp_carry__0_n_3\ : STD_LOGIC;
  signal \sub_temp_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__1_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__1_n_1\ : STD_LOGIC;
  signal \sub_temp_carry__1_n_2\ : STD_LOGIC;
  signal \sub_temp_carry__1_n_3\ : STD_LOGIC;
  signal \sub_temp_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__2_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__2_n_1\ : STD_LOGIC;
  signal \sub_temp_carry__2_n_2\ : STD_LOGIC;
  signal \sub_temp_carry__2_n_3\ : STD_LOGIC;
  signal \sub_temp_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__3_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__3_n_1\ : STD_LOGIC;
  signal \sub_temp_carry__3_n_2\ : STD_LOGIC;
  signal \sub_temp_carry__3_n_3\ : STD_LOGIC;
  signal \sub_temp_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__4_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__4_n_1\ : STD_LOGIC;
  signal \sub_temp_carry__4_n_2\ : STD_LOGIC;
  signal \sub_temp_carry__4_n_3\ : STD_LOGIC;
  signal \sub_temp_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__5_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__5_n_1\ : STD_LOGIC;
  signal \sub_temp_carry__5_n_2\ : STD_LOGIC;
  signal \sub_temp_carry__5_n_3\ : STD_LOGIC;
  signal \sub_temp_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \sub_temp_carry__6_n_1\ : STD_LOGIC;
  signal \sub_temp_carry__6_n_2\ : STD_LOGIC;
  signal \sub_temp_carry__6_n_3\ : STD_LOGIC;
  signal sub_temp_carry_i_1_n_0 : STD_LOGIC;
  signal sub_temp_carry_i_2_n_0 : STD_LOGIC;
  signal sub_temp_carry_i_3_n_0 : STD_LOGIC;
  signal sub_temp_carry_i_4_n_0 : STD_LOGIC;
  signal sub_temp_carry_n_0 : STD_LOGIC;
  signal sub_temp_carry_n_1 : STD_LOGIC;
  signal sub_temp_carry_n_2 : STD_LOGIC;
  signal sub_temp_carry_n_3 : STD_LOGIC;
  signal NLW_cur_count1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cur_count1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cur_count1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cur_count1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cur_count2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cur_count2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cur_count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_section_out10_reg[76]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_section_out11_reg[92]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_section_out11_reg[92]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_section_out12_reg[108]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_section_out12_reg[108]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_section_out7_reg[32]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_section_out8_reg[48]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_section_out8_reg[48]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_section_out9_reg[64]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_section_out9_reg[64]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_temp_1_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sub_temp_1_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sub_temp_2_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sub_temp_2_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_temp_3_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_temp_3_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sub_temp_4_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sub_temp_5_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sub_temp_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \cur_count_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cur_count_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cur_count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cur_count_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[32]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[36]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[40]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[44]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[48]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[52]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[56]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[60]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[64]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[68]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[72]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[76]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out10_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[32]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[36]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[40]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[44]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[48]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[52]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[56]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[60]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[64]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[68]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[72]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[76]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[80]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[84]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[88]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out11_reg[92]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out7_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out7_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out7_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out7_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out7_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out7_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out7_reg[32]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out7_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out7_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out8_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out8_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out8_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out8_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out8_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out8_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out8_reg[32]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out8_reg[36]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out8_reg[40]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out8_reg[44]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out8_reg[48]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out8_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out8_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out9_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out9_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out9_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out9_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out9_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out9_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out9_reg[32]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out9_reg[36]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out9_reg[40]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out9_reg[44]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out9_reg[48]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out9_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out9_reg[52]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out9_reg[56]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out9_reg[60]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out9_reg[64]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \section_out9_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of sub_temp_5_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_temp_5_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_temp_5_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_temp_5_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_temp_5_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_temp_5_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_temp_5_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_temp_5_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_temp_5_carry__7\ : label is 35;
begin
  \cur_count_reg[15]_0\(0) <= \^cur_count_reg[15]_0\(0);
  \cur_count_reg[2]_0\(0) <= \^cur_count_reg[2]_0\(0);
  \d_data_cntrl_int_reg[1]\(0) <= \^d_data_cntrl_int_reg[1]\(0);
\cic_pipeline1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(0),
      Q => cic_pipeline1(0)
    );
\cic_pipeline1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(10),
      Q => cic_pipeline1(10)
    );
\cic_pipeline1_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(11),
      Q => cic_pipeline1(11)
    );
\cic_pipeline1_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(12),
      Q => cic_pipeline1(12)
    );
\cic_pipeline1_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(13),
      Q => cic_pipeline1(13)
    );
\cic_pipeline1_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(14),
      Q => cic_pipeline1(14)
    );
\cic_pipeline1_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(15),
      Q => cic_pipeline1(15)
    );
\cic_pipeline1_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(16),
      Q => cic_pipeline1(16)
    );
\cic_pipeline1_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(17),
      Q => cic_pipeline1(17)
    );
\cic_pipeline1_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(18),
      Q => cic_pipeline1(18)
    );
\cic_pipeline1_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(19),
      Q => cic_pipeline1(19)
    );
\cic_pipeline1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(1),
      Q => cic_pipeline1(1)
    );
\cic_pipeline1_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(20),
      Q => cic_pipeline1(20)
    );
\cic_pipeline1_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(21),
      Q => cic_pipeline1(21)
    );
\cic_pipeline1_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(22),
      Q => cic_pipeline1(22)
    );
\cic_pipeline1_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(23),
      Q => cic_pipeline1(23)
    );
\cic_pipeline1_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(24),
      Q => cic_pipeline1(24)
    );
\cic_pipeline1_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(25),
      Q => cic_pipeline1(25)
    );
\cic_pipeline1_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(26),
      Q => cic_pipeline1(26)
    );
\cic_pipeline1_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(27),
      Q => cic_pipeline1(27)
    );
\cic_pipeline1_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(28),
      Q => cic_pipeline1(28)
    );
\cic_pipeline1_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(29),
      Q => cic_pipeline1(29)
    );
\cic_pipeline1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(2),
      Q => cic_pipeline1(2)
    );
\cic_pipeline1_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(30),
      Q => cic_pipeline1(30)
    );
\cic_pipeline1_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(31),
      Q => cic_pipeline1(31)
    );
\cic_pipeline1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(3),
      Q => cic_pipeline1(3)
    );
\cic_pipeline1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(4),
      Q => cic_pipeline1(4)
    );
\cic_pipeline1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(5),
      Q => cic_pipeline1(5)
    );
\cic_pipeline1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(6),
      Q => cic_pipeline1(6)
    );
\cic_pipeline1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(7),
      Q => cic_pipeline1(7)
    );
\cic_pipeline1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(8),
      Q => cic_pipeline1(8)
    );
\cic_pipeline1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp(9),
      Q => cic_pipeline1(9)
    );
\cic_pipeline2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(0),
      Q => cic_pipeline2(0)
    );
\cic_pipeline2_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(10),
      Q => cic_pipeline2(10)
    );
\cic_pipeline2_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(11),
      Q => cic_pipeline2(11)
    );
\cic_pipeline2_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(12),
      Q => cic_pipeline2(12)
    );
\cic_pipeline2_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(13),
      Q => cic_pipeline2(13)
    );
\cic_pipeline2_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(14),
      Q => cic_pipeline2(14)
    );
\cic_pipeline2_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(15),
      Q => cic_pipeline2(15)
    );
\cic_pipeline2_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(16),
      Q => cic_pipeline2(16)
    );
\cic_pipeline2_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(17),
      Q => cic_pipeline2(17)
    );
\cic_pipeline2_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(18),
      Q => cic_pipeline2(18)
    );
\cic_pipeline2_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(19),
      Q => cic_pipeline2(19)
    );
\cic_pipeline2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(1),
      Q => cic_pipeline2(1)
    );
\cic_pipeline2_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(20),
      Q => cic_pipeline2(20)
    );
\cic_pipeline2_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(21),
      Q => cic_pipeline2(21)
    );
\cic_pipeline2_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(22),
      Q => cic_pipeline2(22)
    );
\cic_pipeline2_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(23),
      Q => cic_pipeline2(23)
    );
\cic_pipeline2_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(24),
      Q => cic_pipeline2(24)
    );
\cic_pipeline2_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(25),
      Q => cic_pipeline2(25)
    );
\cic_pipeline2_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(26),
      Q => cic_pipeline2(26)
    );
\cic_pipeline2_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(27),
      Q => cic_pipeline2(27)
    );
\cic_pipeline2_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(28),
      Q => cic_pipeline2(28)
    );
\cic_pipeline2_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(29),
      Q => cic_pipeline2(29)
    );
\cic_pipeline2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(2),
      Q => cic_pipeline2(2)
    );
\cic_pipeline2_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(30),
      Q => cic_pipeline2(30)
    );
\cic_pipeline2_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(31),
      Q => cic_pipeline2(31)
    );
\cic_pipeline2_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(32),
      Q => cic_pipeline2(32)
    );
\cic_pipeline2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(3),
      Q => cic_pipeline2(3)
    );
\cic_pipeline2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(4),
      Q => cic_pipeline2(4)
    );
\cic_pipeline2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(5),
      Q => cic_pipeline2(5)
    );
\cic_pipeline2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(6),
      Q => cic_pipeline2(6)
    );
\cic_pipeline2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(7),
      Q => cic_pipeline2(7)
    );
\cic_pipeline2_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(8),
      Q => cic_pipeline2(8)
    );
\cic_pipeline2_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_1(9),
      Q => cic_pipeline2(9)
    );
\cic_pipeline3_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(0),
      Q => cic_pipeline3(0)
    );
\cic_pipeline3_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(10),
      Q => cic_pipeline3(10)
    );
\cic_pipeline3_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(11),
      Q => cic_pipeline3(11)
    );
\cic_pipeline3_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(12),
      Q => cic_pipeline3(12)
    );
\cic_pipeline3_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(13),
      Q => cic_pipeline3(13)
    );
\cic_pipeline3_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(14),
      Q => cic_pipeline3(14)
    );
\cic_pipeline3_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(15),
      Q => cic_pipeline3(15)
    );
\cic_pipeline3_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(16),
      Q => cic_pipeline3(16)
    );
\cic_pipeline3_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(17),
      Q => cic_pipeline3(17)
    );
\cic_pipeline3_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(18),
      Q => cic_pipeline3(18)
    );
\cic_pipeline3_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(19),
      Q => cic_pipeline3(19)
    );
\cic_pipeline3_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(1),
      Q => cic_pipeline3(1)
    );
\cic_pipeline3_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(20),
      Q => cic_pipeline3(20)
    );
\cic_pipeline3_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(21),
      Q => cic_pipeline3(21)
    );
\cic_pipeline3_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(22),
      Q => cic_pipeline3(22)
    );
\cic_pipeline3_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(23),
      Q => cic_pipeline3(23)
    );
\cic_pipeline3_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(24),
      Q => cic_pipeline3(24)
    );
\cic_pipeline3_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(25),
      Q => cic_pipeline3(25)
    );
\cic_pipeline3_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(26),
      Q => cic_pipeline3(26)
    );
\cic_pipeline3_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(27),
      Q => cic_pipeline3(27)
    );
\cic_pipeline3_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(28),
      Q => cic_pipeline3(28)
    );
\cic_pipeline3_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(29),
      Q => cic_pipeline3(29)
    );
\cic_pipeline3_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(2),
      Q => cic_pipeline3(2)
    );
\cic_pipeline3_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(30),
      Q => cic_pipeline3(30)
    );
\cic_pipeline3_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(31),
      Q => cic_pipeline3(31)
    );
\cic_pipeline3_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(32),
      Q => cic_pipeline3(32)
    );
\cic_pipeline3_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(33),
      Q => cic_pipeline3(33)
    );
\cic_pipeline3_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(3),
      Q => cic_pipeline3(3)
    );
\cic_pipeline3_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(4),
      Q => cic_pipeline3(4)
    );
\cic_pipeline3_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(5),
      Q => cic_pipeline3(5)
    );
\cic_pipeline3_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(6),
      Q => cic_pipeline3(6)
    );
\cic_pipeline3_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(7),
      Q => cic_pipeline3(7)
    );
\cic_pipeline3_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(8),
      Q => cic_pipeline3(8)
    );
\cic_pipeline3_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_2(9),
      Q => cic_pipeline3(9)
    );
\cic_pipeline4_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(0),
      Q => cic_pipeline4(0)
    );
\cic_pipeline4_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(10),
      Q => cic_pipeline4(10)
    );
\cic_pipeline4_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(11),
      Q => cic_pipeline4(11)
    );
\cic_pipeline4_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(12),
      Q => cic_pipeline4(12)
    );
\cic_pipeline4_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(13),
      Q => cic_pipeline4(13)
    );
\cic_pipeline4_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(14),
      Q => cic_pipeline4(14)
    );
\cic_pipeline4_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(15),
      Q => cic_pipeline4(15)
    );
\cic_pipeline4_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(16),
      Q => cic_pipeline4(16)
    );
\cic_pipeline4_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(17),
      Q => cic_pipeline4(17)
    );
\cic_pipeline4_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(18),
      Q => cic_pipeline4(18)
    );
\cic_pipeline4_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(19),
      Q => cic_pipeline4(19)
    );
\cic_pipeline4_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(1),
      Q => cic_pipeline4(1)
    );
\cic_pipeline4_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(20),
      Q => cic_pipeline4(20)
    );
\cic_pipeline4_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(21),
      Q => cic_pipeline4(21)
    );
\cic_pipeline4_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(22),
      Q => cic_pipeline4(22)
    );
\cic_pipeline4_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(23),
      Q => cic_pipeline4(23)
    );
\cic_pipeline4_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(24),
      Q => cic_pipeline4(24)
    );
\cic_pipeline4_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(25),
      Q => cic_pipeline4(25)
    );
\cic_pipeline4_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(26),
      Q => cic_pipeline4(26)
    );
\cic_pipeline4_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(27),
      Q => cic_pipeline4(27)
    );
\cic_pipeline4_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(28),
      Q => cic_pipeline4(28)
    );
\cic_pipeline4_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(29),
      Q => cic_pipeline4(29)
    );
\cic_pipeline4_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(2),
      Q => cic_pipeline4(2)
    );
\cic_pipeline4_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(30),
      Q => cic_pipeline4(30)
    );
\cic_pipeline4_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(31),
      Q => cic_pipeline4(31)
    );
\cic_pipeline4_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(32),
      Q => cic_pipeline4(32)
    );
\cic_pipeline4_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(33),
      Q => cic_pipeline4(33)
    );
\cic_pipeline4_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(34),
      Q => cic_pipeline4(34)
    );
\cic_pipeline4_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(3),
      Q => cic_pipeline4(3)
    );
\cic_pipeline4_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(4),
      Q => cic_pipeline4(4)
    );
\cic_pipeline4_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(5),
      Q => cic_pipeline4(5)
    );
\cic_pipeline4_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(6),
      Q => cic_pipeline4(6)
    );
\cic_pipeline4_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(7),
      Q => cic_pipeline4(7)
    );
\cic_pipeline4_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(8),
      Q => cic_pipeline4(8)
    );
\cic_pipeline4_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_3(9),
      Q => cic_pipeline4(9)
    );
\cic_pipeline5_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(0),
      Q => cic_pipeline5(0)
    );
\cic_pipeline5_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(10),
      Q => cic_pipeline5(10)
    );
\cic_pipeline5_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(11),
      Q => cic_pipeline5(11)
    );
\cic_pipeline5_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(12),
      Q => cic_pipeline5(12)
    );
\cic_pipeline5_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(13),
      Q => cic_pipeline5(13)
    );
\cic_pipeline5_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(14),
      Q => cic_pipeline5(14)
    );
\cic_pipeline5_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(15),
      Q => cic_pipeline5(15)
    );
\cic_pipeline5_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(16),
      Q => cic_pipeline5(16)
    );
\cic_pipeline5_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(17),
      Q => cic_pipeline5(17)
    );
\cic_pipeline5_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(18),
      Q => cic_pipeline5(18)
    );
\cic_pipeline5_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(19),
      Q => cic_pipeline5(19)
    );
\cic_pipeline5_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(1),
      Q => cic_pipeline5(1)
    );
\cic_pipeline5_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(20),
      Q => cic_pipeline5(20)
    );
\cic_pipeline5_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(21),
      Q => cic_pipeline5(21)
    );
\cic_pipeline5_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(22),
      Q => cic_pipeline5(22)
    );
\cic_pipeline5_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(23),
      Q => cic_pipeline5(23)
    );
\cic_pipeline5_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(24),
      Q => cic_pipeline5(24)
    );
\cic_pipeline5_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(25),
      Q => cic_pipeline5(25)
    );
\cic_pipeline5_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(26),
      Q => cic_pipeline5(26)
    );
\cic_pipeline5_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(27),
      Q => cic_pipeline5(27)
    );
\cic_pipeline5_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(28),
      Q => cic_pipeline5(28)
    );
\cic_pipeline5_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(29),
      Q => cic_pipeline5(29)
    );
\cic_pipeline5_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(2),
      Q => cic_pipeline5(2)
    );
\cic_pipeline5_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(30),
      Q => cic_pipeline5(30)
    );
\cic_pipeline5_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(31),
      Q => cic_pipeline5(31)
    );
\cic_pipeline5_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(32),
      Q => cic_pipeline5(32)
    );
\cic_pipeline5_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(33),
      Q => cic_pipeline5(33)
    );
\cic_pipeline5_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(34),
      Q => cic_pipeline5(34)
    );
\cic_pipeline5_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(35),
      Q => cic_pipeline5(35)
    );
\cic_pipeline5_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(3),
      Q => cic_pipeline5(3)
    );
\cic_pipeline5_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(4),
      Q => cic_pipeline5(4)
    );
\cic_pipeline5_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(5),
      Q => cic_pipeline5(5)
    );
\cic_pipeline5_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(6),
      Q => cic_pipeline5(6)
    );
\cic_pipeline5_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(7),
      Q => cic_pipeline5(7)
    );
\cic_pipeline5_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(8),
      Q => cic_pipeline5(8)
    );
\cic_pipeline5_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_4(9),
      Q => cic_pipeline5(9)
    );
\cic_pipeline6_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(0),
      Q => cic_pipeline6(0)
    );
\cic_pipeline6_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(10),
      Q => cic_pipeline6(10)
    );
\cic_pipeline6_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(11),
      Q => cic_pipeline6(11)
    );
\cic_pipeline6_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(12),
      Q => cic_pipeline6(12)
    );
\cic_pipeline6_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(13),
      Q => cic_pipeline6(13)
    );
\cic_pipeline6_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(14),
      Q => cic_pipeline6(14)
    );
\cic_pipeline6_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(15),
      Q => cic_pipeline6(15)
    );
\cic_pipeline6_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(16),
      Q => cic_pipeline6(16)
    );
\cic_pipeline6_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(17),
      Q => cic_pipeline6(17)
    );
\cic_pipeline6_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(18),
      Q => cic_pipeline6(18)
    );
\cic_pipeline6_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(19),
      Q => cic_pipeline6(19)
    );
\cic_pipeline6_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(1),
      Q => cic_pipeline6(1)
    );
\cic_pipeline6_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(20),
      Q => cic_pipeline6(20)
    );
\cic_pipeline6_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(21),
      Q => cic_pipeline6(21)
    );
\cic_pipeline6_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(22),
      Q => cic_pipeline6(22)
    );
\cic_pipeline6_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(23),
      Q => cic_pipeline6(23)
    );
\cic_pipeline6_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(24),
      Q => cic_pipeline6(24)
    );
\cic_pipeline6_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(25),
      Q => cic_pipeline6(25)
    );
\cic_pipeline6_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(26),
      Q => cic_pipeline6(26)
    );
\cic_pipeline6_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(27),
      Q => cic_pipeline6(27)
    );
\cic_pipeline6_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(28),
      Q => cic_pipeline6(28)
    );
\cic_pipeline6_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(29),
      Q => cic_pipeline6(29)
    );
\cic_pipeline6_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(2),
      Q => cic_pipeline6(2)
    );
\cic_pipeline6_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(30),
      Q => cic_pipeline6(30)
    );
\cic_pipeline6_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(31),
      Q => cic_pipeline6(31)
    );
\cic_pipeline6_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(32),
      Q => cic_pipeline6(32)
    );
\cic_pipeline6_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(33),
      Q => cic_pipeline6(33)
    );
\cic_pipeline6_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(34),
      Q => cic_pipeline6(34)
    );
\cic_pipeline6_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(35),
      Q => cic_pipeline6(35)
    );
\cic_pipeline6_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(3),
      Q => cic_pipeline6(3)
    );
\cic_pipeline6_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(4),
      Q => cic_pipeline6(4)
    );
\cic_pipeline6_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(5),
      Q => cic_pipeline6(5)
    );
\cic_pipeline6_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(6),
      Q => cic_pipeline6(6)
    );
\cic_pipeline6_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(7),
      Q => cic_pipeline6(7)
    );
\cic_pipeline6_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(8),
      Q => cic_pipeline6(8)
    );
\cic_pipeline6_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => sub_temp_5(9),
      Q => cic_pipeline6(9)
    );
cur_count1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cur_count1_carry_n_0,
      CO(2) => cur_count1_carry_n_1,
      CO(1) => cur_count1_carry_n_2,
      CO(0) => cur_count1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_cur_count1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => cur_count1_carry_i_1_n_0,
      S(2) => cur_count1_carry_i_2_n_0,
      S(1) => cur_count1_carry_i_3_n_0,
      S(0) => cur_count1_carry_i_4_n_0
    );
\cur_count1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cur_count1_carry_n_0,
      CO(3) => \cur_count1_carry__0_n_0\,
      CO(2) => \cur_count1_carry__0_n_1\,
      CO(1) => \cur_count1_carry__0_n_2\,
      CO(0) => \cur_count1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cur_count1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \cur_count1_carry__1_0\(1),
      S(2 downto 1) => \cur_count1_carry__1_0\(1 downto 0),
      S(0) => \cur_count1_carry__0_i_3_n_0\
    );
\cur_count1_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900990090000"
    )
        port map (
      I0 => cur_count(12),
      I1 => \cur_count1_carry__0_0\(0),
      I2 => \cur_count1_carry__0_0\(1),
      I3 => cur_count(14),
      I4 => cur_count(13),
      I5 => \cur_count1_carry__0_1\(0),
      O => \cur_count1_carry__0_i_3_n_0\
    );
\cur_count1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cur_count1_carry__0_n_0\,
      CO(3) => \NLW_cur_count1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => load,
      CO(1) => \cur_count1_carry__1_n_2\,
      CO(0) => \cur_count1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cur_count1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \cur_count1_carry__1_0\(1),
      S(1) => \cur_count1_carry__1_0\(1),
      S(0) => \cur_count1_carry__1_0\(1)
    );
cur_count1_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00099000"
    )
        port map (
      I0 => cur_count2(9),
      I1 => cur_count(9),
      I2 => cur_count(11),
      I3 => cur_count(10),
      I4 => \^d_data_cntrl_int_reg[1]\(0),
      O => cur_count1_carry_i_1_n_0
    );
cur_count1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cur_count(6),
      I1 => cur_count2(6),
      I2 => cur_count2(8),
      I3 => cur_count(8),
      I4 => cur_count(7),
      I5 => cur_count2(7),
      O => cur_count1_carry_i_2_n_0
    );
cur_count1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cur_count(3),
      I1 => cur_count2(3),
      I2 => cur_count2(4),
      I3 => cur_count(4),
      I4 => cur_count(5),
      I5 => cur_count2(5),
      O => cur_count1_carry_i_3_n_0
    );
cur_count1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cur_count(0),
      I1 => Q(1),
      I2 => cur_count2(2),
      I3 => cur_count(2),
      I4 => cur_count(1),
      I5 => cur_count2(1),
      O => cur_count1_carry_i_4_n_0
    );
cur_count2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cur_count2_carry_n_0,
      CO(2) => cur_count2_carry_n_1,
      CO(1) => cur_count2_carry_n_2,
      CO(0) => cur_count2_carry_n_3,
      CYINIT => cur_count1_carry_i_1_0(0),
      DI(3) => cur_count1_carry_i_1_0(3),
      DI(2) => cur_count1_carry_i_4_0(0),
      DI(1 downto 0) => cur_count1_carry_i_1_0(2 downto 1),
      O(3 downto 0) => cur_count2(4 downto 1),
      S(3 downto 0) => S(3 downto 0)
    );
\cur_count2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cur_count2_carry_n_0,
      CO(3) => \cur_count2_carry__0_n_0\,
      CO(2) => \cur_count2_carry__0_n_1\,
      CO(1) => \cur_count2_carry__0_n_2\,
      CO(0) => \cur_count2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => cur_count1_carry_i_1_0(6 downto 4),
      DI(0) => DI(0),
      O(3 downto 0) => cur_count2(8 downto 5),
      S(3 downto 0) => cur_count1_carry_i_3_0(3 downto 0)
    );
\cur_count2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cur_count2_carry__0_n_0\,
      CO(3 downto 2) => \NLW_cur_count2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^d_data_cntrl_int_reg[1]\(0),
      CO(0) => \NLW_cur_count2_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => cur_count1_carry_i_1_0(7),
      O(3 downto 1) => \NLW_cur_count2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => cur_count2(9),
      S(3 downto 1) => B"001",
      S(0) => cur_count1_carry_i_1_1(0)
    );
\cur_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => cur_count(2),
      I1 => cur_count(1),
      I2 => cur_count(0),
      I3 => \cur_count[0]_i_4_n_0\,
      I4 => \cur_count[0]_i_5_n_0\,
      I5 => \cur_count[0]_i_6_n_0\,
      O => \^cur_count_reg[2]_0\(0)
    );
\cur_count[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_count(0),
      I1 => load,
      O => \cur_count[0]_i_2__0_n_0\
    );
\cur_count[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_count(3),
      I1 => load,
      O => \cur_count[0]_i_3__0_n_0\
    );
\cur_count[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => cur_count(6),
      I1 => cur_count(5),
      I2 => cur_count(4),
      I3 => cur_count(3),
      O => \cur_count[0]_i_4_n_0\
    );
\cur_count[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_count(2),
      I1 => load,
      O => \cur_count[0]_i_4__0_n_0\
    );
\cur_count[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => cur_count(10),
      I1 => cur_count(9),
      I2 => cur_count(8),
      I3 => cur_count(7),
      O => \cur_count[0]_i_5_n_0\
    );
\cur_count[0]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_count(1),
      I1 => load,
      O => \cur_count[0]_i_5__0_n_0\
    );
\cur_count[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => cur_count(11),
      I1 => cur_count(12),
      I2 => cur_count(13),
      I3 => cur_count(14),
      I4 => \^cur_count_reg[15]_0\(0),
      I5 => E(0),
      O => \cur_count[0]_i_6_n_0\
    );
\cur_count[0]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cur_count(0),
      I1 => load,
      O => \cur_count[0]_i_6__0_n_0\
    );
\cur_count[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^cur_count_reg[15]_0\(0),
      I1 => load,
      O => \cur_count[12]_i_2_n_0\
    );
\cur_count[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_count(14),
      I1 => load,
      O => \cur_count[12]_i_3_n_0\
    );
\cur_count[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_count(13),
      I1 => load,
      O => \cur_count[12]_i_4_n_0\
    );
\cur_count[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_count(12),
      I1 => load,
      O => \cur_count[12]_i_5_n_0\
    );
\cur_count[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_count(7),
      I1 => load,
      O => \cur_count[4]_i_2_n_0\
    );
\cur_count[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_count(6),
      I1 => load,
      O => \cur_count[4]_i_3_n_0\
    );
\cur_count[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_count(5),
      I1 => load,
      O => \cur_count[4]_i_4_n_0\
    );
\cur_count[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_count(4),
      I1 => load,
      O => \cur_count[4]_i_5_n_0\
    );
\cur_count[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_count(11),
      I1 => load,
      O => \cur_count[8]_i_2_n_0\
    );
\cur_count[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_count(10),
      I1 => load,
      O => \cur_count[8]_i_3_n_0\
    );
\cur_count[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_count(9),
      I1 => load,
      O => \cur_count[8]_i_4_n_0\
    );
\cur_count[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_count(8),
      I1 => load,
      O => \cur_count[8]_i_5_n_0\
    );
\cur_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \cur_count_reg[0]_i_1_n_7\,
      Q => cur_count(0)
    );
\cur_count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cur_count_reg[0]_i_1_n_0\,
      CO(2) => \cur_count_reg[0]_i_1_n_1\,
      CO(1) => \cur_count_reg[0]_i_1_n_2\,
      CO(0) => \cur_count_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \cur_count[0]_i_2__0_n_0\,
      O(3) => \cur_count_reg[0]_i_1_n_4\,
      O(2) => \cur_count_reg[0]_i_1_n_5\,
      O(1) => \cur_count_reg[0]_i_1_n_6\,
      O(0) => \cur_count_reg[0]_i_1_n_7\,
      S(3) => \cur_count[0]_i_3__0_n_0\,
      S(2) => \cur_count[0]_i_4__0_n_0\,
      S(1) => \cur_count[0]_i_5__0_n_0\,
      S(0) => \cur_count[0]_i_6__0_n_0\
    );
\cur_count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \cur_count_reg[8]_i_1_n_5\,
      Q => cur_count(10)
    );
\cur_count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \cur_count_reg[8]_i_1_n_4\,
      Q => cur_count(11)
    );
\cur_count_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \cur_count_reg[12]_i_1_n_7\,
      Q => cur_count(12)
    );
\cur_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cur_count_reg[8]_i_1_n_0\,
      CO(3) => \NLW_cur_count_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \cur_count_reg[12]_i_1_n_1\,
      CO(1) => \cur_count_reg[12]_i_1_n_2\,
      CO(0) => \cur_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cur_count_reg[12]_i_1_n_4\,
      O(2) => \cur_count_reg[12]_i_1_n_5\,
      O(1) => \cur_count_reg[12]_i_1_n_6\,
      O(0) => \cur_count_reg[12]_i_1_n_7\,
      S(3) => \cur_count[12]_i_2_n_0\,
      S(2) => \cur_count[12]_i_3_n_0\,
      S(1) => \cur_count[12]_i_4_n_0\,
      S(0) => \cur_count[12]_i_5_n_0\
    );
\cur_count_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \cur_count_reg[12]_i_1_n_6\,
      Q => cur_count(13)
    );
\cur_count_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \cur_count_reg[12]_i_1_n_5\,
      Q => cur_count(14)
    );
\cur_count_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \cur_count_reg[12]_i_1_n_4\,
      Q => \^cur_count_reg[15]_0\(0)
    );
\cur_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \cur_count_reg[0]_i_1_n_6\,
      Q => cur_count(1)
    );
\cur_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \cur_count_reg[0]_i_1_n_5\,
      Q => cur_count(2)
    );
\cur_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \cur_count_reg[0]_i_1_n_4\,
      Q => cur_count(3)
    );
\cur_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \cur_count_reg[4]_i_1_n_7\,
      Q => cur_count(4)
    );
\cur_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cur_count_reg[0]_i_1_n_0\,
      CO(3) => \cur_count_reg[4]_i_1_n_0\,
      CO(2) => \cur_count_reg[4]_i_1_n_1\,
      CO(1) => \cur_count_reg[4]_i_1_n_2\,
      CO(0) => \cur_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cur_count_reg[4]_i_1_n_4\,
      O(2) => \cur_count_reg[4]_i_1_n_5\,
      O(1) => \cur_count_reg[4]_i_1_n_6\,
      O(0) => \cur_count_reg[4]_i_1_n_7\,
      S(3) => \cur_count[4]_i_2_n_0\,
      S(2) => \cur_count[4]_i_3_n_0\,
      S(1) => \cur_count[4]_i_4_n_0\,
      S(0) => \cur_count[4]_i_5_n_0\
    );
\cur_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \cur_count_reg[4]_i_1_n_6\,
      Q => cur_count(5)
    );
\cur_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \cur_count_reg[4]_i_1_n_5\,
      Q => cur_count(6)
    );
\cur_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \cur_count_reg[4]_i_1_n_4\,
      Q => cur_count(7)
    );
\cur_count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \cur_count_reg[8]_i_1_n_7\,
      Q => cur_count(8)
    );
\cur_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cur_count_reg[4]_i_1_n_0\,
      CO(3) => \cur_count_reg[8]_i_1_n_0\,
      CO(2) => \cur_count_reg[8]_i_1_n_1\,
      CO(1) => \cur_count_reg[8]_i_1_n_2\,
      CO(0) => \cur_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cur_count_reg[8]_i_1_n_4\,
      O(2) => \cur_count_reg[8]_i_1_n_5\,
      O(1) => \cur_count_reg[8]_i_1_n_6\,
      O(0) => \cur_count_reg[8]_i_1_n_7\,
      S(3) => \cur_count[8]_i_2_n_0\,
      S(2) => \cur_count[8]_i_3_n_0\,
      S(1) => \cur_count[8]_i_4_n_0\,
      S(0) => \cur_count[8]_i_5_n_0\
    );
\cur_count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \cur_count_reg[8]_i_1_n_6\,
      Q => cur_count(9)
    );
dac_int_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202000200020002"
    )
        port map (
      I0 => CO(0),
      I1 => dac_int_ready_reg,
      I2 => dac_int_ready_reg_0,
      I3 => dac_int_ready_reg_1,
      I4 => \^cur_count_reg[2]_0\(0),
      I5 => B(0),
      O => \cur_count_reg[0]_0\
    );
\diff1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(0),
      Q => diff1(0)
    );
\diff1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(10),
      Q => diff1(10)
    );
\diff1_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(11),
      Q => diff1(11)
    );
\diff1_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(12),
      Q => diff1(12)
    );
\diff1_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(13),
      Q => diff1(13)
    );
\diff1_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(14),
      Q => diff1(14)
    );
\diff1_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(15),
      Q => diff1(15)
    );
\diff1_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(16),
      Q => diff1(16)
    );
\diff1_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(17),
      Q => diff1(17)
    );
\diff1_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(18),
      Q => diff1(18)
    );
\diff1_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(19),
      Q => diff1(19)
    );
\diff1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(1),
      Q => diff1(1)
    );
\diff1_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(20),
      Q => diff1(20)
    );
\diff1_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(21),
      Q => diff1(21)
    );
\diff1_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(22),
      Q => diff1(22)
    );
\diff1_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(23),
      Q => diff1(23)
    );
\diff1_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(24),
      Q => diff1(24)
    );
\diff1_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(25),
      Q => diff1(25)
    );
\diff1_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(26),
      Q => diff1(26)
    );
\diff1_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(27),
      Q => diff1(27)
    );
\diff1_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(28),
      Q => diff1(28)
    );
\diff1_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(29),
      Q => diff1(29)
    );
\diff1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(2),
      Q => diff1(2)
    );
\diff1_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(30),
      Q => diff1(30)
    );
\diff1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(3),
      Q => diff1(3)
    );
\diff1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(4),
      Q => diff1(4)
    );
\diff1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(5),
      Q => diff1(5)
    );
\diff1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(6),
      Q => diff1(6)
    );
\diff1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(7),
      Q => diff1(7)
    );
\diff1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(8),
      Q => diff1(8)
    );
\diff1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => input_register(9),
      Q => diff1(9)
    );
\diff2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(0),
      Q => diff2(0)
    );
\diff2_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(10),
      Q => diff2(10)
    );
\diff2_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(11),
      Q => diff2(11)
    );
\diff2_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(12),
      Q => diff2(12)
    );
\diff2_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(13),
      Q => diff2(13)
    );
\diff2_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(14),
      Q => diff2(14)
    );
\diff2_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(15),
      Q => diff2(15)
    );
\diff2_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(16),
      Q => diff2(16)
    );
\diff2_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(17),
      Q => diff2(17)
    );
\diff2_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(18),
      Q => diff2(18)
    );
\diff2_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(19),
      Q => diff2(19)
    );
\diff2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(1),
      Q => diff2(1)
    );
\diff2_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(20),
      Q => diff2(20)
    );
\diff2_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(21),
      Q => diff2(21)
    );
\diff2_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(22),
      Q => diff2(22)
    );
\diff2_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(23),
      Q => diff2(23)
    );
\diff2_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(24),
      Q => diff2(24)
    );
\diff2_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(25),
      Q => diff2(25)
    );
\diff2_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(26),
      Q => diff2(26)
    );
\diff2_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(27),
      Q => diff2(27)
    );
\diff2_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(28),
      Q => diff2(28)
    );
\diff2_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(29),
      Q => diff2(29)
    );
\diff2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(2),
      Q => diff2(2)
    );
\diff2_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(30),
      Q => diff2(30)
    );
\diff2_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(31),
      Q => diff2(31)
    );
\diff2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(3),
      Q => diff2(3)
    );
\diff2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(4),
      Q => diff2(4)
    );
\diff2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(5),
      Q => diff2(5)
    );
\diff2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(6),
      Q => diff2(6)
    );
\diff2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(7),
      Q => diff2(7)
    );
\diff2_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(8),
      Q => diff2(8)
    );
\diff2_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline1(9),
      Q => diff2(9)
    );
\diff3_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(0),
      Q => diff3(0)
    );
\diff3_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(10),
      Q => diff3(10)
    );
\diff3_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(11),
      Q => diff3(11)
    );
\diff3_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(12),
      Q => diff3(12)
    );
\diff3_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(13),
      Q => diff3(13)
    );
\diff3_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(14),
      Q => diff3(14)
    );
\diff3_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(15),
      Q => diff3(15)
    );
\diff3_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(16),
      Q => diff3(16)
    );
\diff3_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(17),
      Q => diff3(17)
    );
\diff3_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(18),
      Q => diff3(18)
    );
\diff3_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(19),
      Q => diff3(19)
    );
\diff3_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(1),
      Q => diff3(1)
    );
\diff3_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(20),
      Q => diff3(20)
    );
\diff3_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(21),
      Q => diff3(21)
    );
\diff3_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(22),
      Q => diff3(22)
    );
\diff3_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(23),
      Q => diff3(23)
    );
\diff3_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(24),
      Q => diff3(24)
    );
\diff3_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(25),
      Q => diff3(25)
    );
\diff3_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(26),
      Q => diff3(26)
    );
\diff3_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(27),
      Q => diff3(27)
    );
\diff3_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(28),
      Q => diff3(28)
    );
\diff3_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(29),
      Q => diff3(29)
    );
\diff3_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(2),
      Q => diff3(2)
    );
\diff3_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(30),
      Q => diff3(30)
    );
\diff3_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(31),
      Q => diff3(31)
    );
\diff3_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(32),
      Q => diff3(32)
    );
\diff3_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(3),
      Q => diff3(3)
    );
\diff3_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(4),
      Q => diff3(4)
    );
\diff3_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(5),
      Q => diff3(5)
    );
\diff3_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(6),
      Q => diff3(6)
    );
\diff3_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(7),
      Q => diff3(7)
    );
\diff3_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(8),
      Q => diff3(8)
    );
\diff3_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline2(9),
      Q => diff3(9)
    );
\diff4_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(0),
      Q => diff4(0)
    );
\diff4_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(10),
      Q => diff4(10)
    );
\diff4_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(11),
      Q => diff4(11)
    );
\diff4_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(12),
      Q => diff4(12)
    );
\diff4_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(13),
      Q => diff4(13)
    );
\diff4_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(14),
      Q => diff4(14)
    );
\diff4_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(15),
      Q => diff4(15)
    );
\diff4_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(16),
      Q => diff4(16)
    );
\diff4_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(17),
      Q => diff4(17)
    );
\diff4_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(18),
      Q => diff4(18)
    );
\diff4_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(19),
      Q => diff4(19)
    );
\diff4_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(1),
      Q => diff4(1)
    );
\diff4_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(20),
      Q => diff4(20)
    );
\diff4_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(21),
      Q => diff4(21)
    );
\diff4_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(22),
      Q => diff4(22)
    );
\diff4_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(23),
      Q => diff4(23)
    );
\diff4_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(24),
      Q => diff4(24)
    );
\diff4_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(25),
      Q => diff4(25)
    );
\diff4_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(26),
      Q => diff4(26)
    );
\diff4_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(27),
      Q => diff4(27)
    );
\diff4_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(28),
      Q => diff4(28)
    );
\diff4_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(29),
      Q => diff4(29)
    );
\diff4_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(2),
      Q => diff4(2)
    );
\diff4_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(30),
      Q => diff4(30)
    );
\diff4_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(31),
      Q => diff4(31)
    );
\diff4_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(32),
      Q => diff4(32)
    );
\diff4_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(33),
      Q => diff4(33)
    );
\diff4_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(3),
      Q => diff4(3)
    );
\diff4_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(4),
      Q => diff4(4)
    );
\diff4_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(5),
      Q => diff4(5)
    );
\diff4_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(6),
      Q => diff4(6)
    );
\diff4_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(7),
      Q => diff4(7)
    );
\diff4_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(8),
      Q => diff4(8)
    );
\diff4_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline3(9),
      Q => diff4(9)
    );
\diff5_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(0),
      Q => diff5(0)
    );
\diff5_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(10),
      Q => diff5(10)
    );
\diff5_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(11),
      Q => diff5(11)
    );
\diff5_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(12),
      Q => diff5(12)
    );
\diff5_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(13),
      Q => diff5(13)
    );
\diff5_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(14),
      Q => diff5(14)
    );
\diff5_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(15),
      Q => diff5(15)
    );
\diff5_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(16),
      Q => diff5(16)
    );
\diff5_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(17),
      Q => diff5(17)
    );
\diff5_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(18),
      Q => diff5(18)
    );
\diff5_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(19),
      Q => diff5(19)
    );
\diff5_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(1),
      Q => diff5(1)
    );
\diff5_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(20),
      Q => diff5(20)
    );
\diff5_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(21),
      Q => diff5(21)
    );
\diff5_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(22),
      Q => diff5(22)
    );
\diff5_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(23),
      Q => diff5(23)
    );
\diff5_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(24),
      Q => diff5(24)
    );
\diff5_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(25),
      Q => diff5(25)
    );
\diff5_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(26),
      Q => diff5(26)
    );
\diff5_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(27),
      Q => diff5(27)
    );
\diff5_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(28),
      Q => diff5(28)
    );
\diff5_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(29),
      Q => diff5(29)
    );
\diff5_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(2),
      Q => diff5(2)
    );
\diff5_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(30),
      Q => diff5(30)
    );
\diff5_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(31),
      Q => diff5(31)
    );
\diff5_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(32),
      Q => diff5(32)
    );
\diff5_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(33),
      Q => diff5(33)
    );
\diff5_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(34),
      Q => diff5(34)
    );
\diff5_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(3),
      Q => diff5(3)
    );
\diff5_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(4),
      Q => diff5(4)
    );
\diff5_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(5),
      Q => diff5(5)
    );
\diff5_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(6),
      Q => diff5(6)
    );
\diff5_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(7),
      Q => diff5(7)
    );
\diff5_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(8),
      Q => diff5(8)
    );
\diff5_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline4(9),
      Q => diff5(9)
    );
\diff6_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(0),
      Q => diff6(0)
    );
\diff6_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(10),
      Q => diff6(10)
    );
\diff6_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(11),
      Q => diff6(11)
    );
\diff6_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(12),
      Q => diff6(12)
    );
\diff6_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(13),
      Q => diff6(13)
    );
\diff6_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(14),
      Q => diff6(14)
    );
\diff6_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(15),
      Q => diff6(15)
    );
\diff6_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(16),
      Q => diff6(16)
    );
\diff6_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(17),
      Q => diff6(17)
    );
\diff6_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(18),
      Q => diff6(18)
    );
\diff6_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(19),
      Q => diff6(19)
    );
\diff6_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(1),
      Q => diff6(1)
    );
\diff6_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(20),
      Q => diff6(20)
    );
\diff6_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(21),
      Q => diff6(21)
    );
\diff6_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(22),
      Q => diff6(22)
    );
\diff6_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(23),
      Q => diff6(23)
    );
\diff6_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(24),
      Q => diff6(24)
    );
\diff6_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(25),
      Q => diff6(25)
    );
\diff6_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(26),
      Q => diff6(26)
    );
\diff6_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(27),
      Q => diff6(27)
    );
\diff6_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(28),
      Q => diff6(28)
    );
\diff6_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(29),
      Q => diff6(29)
    );
\diff6_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(2),
      Q => diff6(2)
    );
\diff6_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(30),
      Q => diff6(30)
    );
\diff6_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(31),
      Q => diff6(31)
    );
\diff6_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(32),
      Q => diff6(32)
    );
\diff6_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(33),
      Q => diff6(33)
    );
\diff6_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(34),
      Q => diff6(34)
    );
\diff6_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(35),
      Q => diff6(35)
    );
\diff6_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(3),
      Q => diff6(3)
    );
\diff6_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(4),
      Q => diff6(4)
    );
\diff6_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(5),
      Q => diff6(5)
    );
\diff6_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(6),
      Q => diff6(6)
    );
\diff6_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(7),
      Q => diff6(7)
    );
\diff6_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(8),
      Q => diff6(8)
    );
\diff6_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => cic_pipeline5(9),
      Q => diff6(9)
    );
\input_register_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(0),
      Q => input_register(0)
    );
\input_register_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(10),
      Q => input_register(10)
    );
\input_register_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(11),
      Q => input_register(11)
    );
\input_register_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(12),
      Q => input_register(12)
    );
\input_register_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(13),
      Q => input_register(13)
    );
\input_register_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(14),
      Q => input_register(14)
    );
\input_register_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(15),
      Q => input_register(15)
    );
\input_register_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(16),
      Q => input_register(16)
    );
\input_register_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(17),
      Q => input_register(17)
    );
\input_register_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(18),
      Q => input_register(18)
    );
\input_register_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(19),
      Q => input_register(19)
    );
\input_register_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(1),
      Q => input_register(1)
    );
\input_register_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(20),
      Q => input_register(20)
    );
\input_register_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(21),
      Q => input_register(21)
    );
\input_register_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(22),
      Q => input_register(22)
    );
\input_register_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(23),
      Q => input_register(23)
    );
\input_register_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(24),
      Q => input_register(24)
    );
\input_register_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(25),
      Q => input_register(25)
    );
\input_register_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(26),
      Q => input_register(26)
    );
\input_register_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(27),
      Q => input_register(27)
    );
\input_register_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(28),
      Q => input_register(28)
    );
\input_register_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(29),
      Q => input_register(29)
    );
\input_register_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(2),
      Q => input_register(2)
    );
\input_register_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(30),
      Q => input_register(30)
    );
\input_register_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(3),
      Q => input_register(3)
    );
\input_register_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(4),
      Q => input_register(4)
    );
\input_register_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(5),
      Q => input_register(5)
    );
\input_register_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(6),
      Q => input_register(6)
    );
\input_register_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(7),
      Q => input_register(7)
    );
\input_register_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(8),
      Q => input_register(8)
    );
\input_register_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => \^cur_count_reg[2]_0\(0),
      CLR => reset02_out,
      D => \input_register_reg[30]_0\(9),
      Q => input_register(9)
    );
\output_register[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABAAAABAAAAAA"
    )
        port map (
      I0 => \output_register[16]_i_2_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \section_out12_reg_n_0_[43]\,
      I5 => \section_out12_reg_n_0_[76]\,
      O => p_0_out(16)
    );
\output_register[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0FFAF00C000A0"
    )
        port map (
      I0 => \section_out12_reg_n_0_[26]\,
      I1 => \section_out12_reg_n_0_[59]\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \section_out12_reg_n_0_[93]\,
      O => \output_register[16]_i_2_n_0\
    );
\output_register[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABAAAABAAAAAA"
    )
        port map (
      I0 => \output_register[17]_i_2_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \section_out12_reg_n_0_[44]\,
      I5 => \section_out12_reg_n_0_[77]\,
      O => p_0_out(17)
    );
\output_register[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0FFAF00C000A0"
    )
        port map (
      I0 => \section_out12_reg_n_0_[27]\,
      I1 => \section_out12_reg_n_0_[60]\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \section_out12_reg_n_0_[94]\,
      O => \output_register[17]_i_2_n_0\
    );
\output_register[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABAAAABAAAAAA"
    )
        port map (
      I0 => \output_register[18]_i_2_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \section_out12_reg_n_0_[45]\,
      I5 => \section_out12_reg_n_0_[78]\,
      O => p_0_out(18)
    );
\output_register[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0FFAF00C000A0"
    )
        port map (
      I0 => \section_out12_reg_n_0_[28]\,
      I1 => \section_out12_reg_n_0_[61]\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \section_out12_reg_n_0_[95]\,
      O => \output_register[18]_i_2_n_0\
    );
\output_register[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABAAAABAAAAAA"
    )
        port map (
      I0 => \output_register[19]_i_2_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \section_out12_reg_n_0_[46]\,
      I5 => \section_out12_reg_n_0_[79]\,
      O => p_0_out(19)
    );
\output_register[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0FFAF00C000A0"
    )
        port map (
      I0 => \section_out12_reg_n_0_[29]\,
      I1 => \section_out12_reg_n_0_[62]\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \section_out12_reg_n_0_[96]\,
      O => \output_register[19]_i_2_n_0\
    );
\output_register[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABAAAABAAAAAA"
    )
        port map (
      I0 => \output_register[20]_i_2_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \section_out12_reg_n_0_[47]\,
      I5 => \section_out12_reg_n_0_[80]\,
      O => p_0_out(20)
    );
\output_register[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0FFAF00C000A0"
    )
        port map (
      I0 => \section_out12_reg_n_0_[30]\,
      I1 => \section_out12_reg_n_0_[63]\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \section_out12_reg_n_0_[97]\,
      O => \output_register[20]_i_2_n_0\
    );
\output_register[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABAAAABAAAAAA"
    )
        port map (
      I0 => \output_register[21]_i_2_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \section_out12_reg_n_0_[48]\,
      I5 => \section_out12_reg_n_0_[81]\,
      O => p_0_out(21)
    );
\output_register[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0FFAF00C000A0"
    )
        port map (
      I0 => \section_out12_reg_n_0_[31]\,
      I1 => \section_out12_reg_n_0_[64]\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \section_out12_reg_n_0_[98]\,
      O => \output_register[21]_i_2_n_0\
    );
\output_register[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABAAAABAAAAAA"
    )
        port map (
      I0 => \output_register[22]_i_2_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \section_out12_reg_n_0_[49]\,
      I5 => \section_out12_reg_n_0_[82]\,
      O => p_0_out(22)
    );
\output_register[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0FFAF00C000A0"
    )
        port map (
      I0 => \section_out12_reg_n_0_[32]\,
      I1 => \section_out12_reg_n_0_[65]\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \section_out12_reg_n_0_[99]\,
      O => \output_register[22]_i_2_n_0\
    );
\output_register[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABAAAABAAAAAA"
    )
        port map (
      I0 => \output_register[23]_i_2_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \section_out12_reg_n_0_[50]\,
      I5 => \section_out12_reg_n_0_[83]\,
      O => p_0_out(23)
    );
\output_register[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0FFAF00C000A0"
    )
        port map (
      I0 => \section_out12_reg_n_0_[33]\,
      I1 => \section_out12_reg_n_0_[66]\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \section_out12_reg_n_0_[100]\,
      O => \output_register[23]_i_2_n_0\
    );
\output_register[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABAAAABAAAAAA"
    )
        port map (
      I0 => \output_register[24]_i_2_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \section_out12_reg_n_0_[51]\,
      I5 => \section_out12_reg_n_0_[84]\,
      O => p_0_out(24)
    );
\output_register[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0FFAF00C000A0"
    )
        port map (
      I0 => \section_out12_reg_n_0_[34]\,
      I1 => \section_out12_reg_n_0_[67]\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \section_out12_reg_n_0_[101]\,
      O => \output_register[24]_i_2_n_0\
    );
\output_register[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABAAAABAAAAAA"
    )
        port map (
      I0 => \output_register[25]_i_2_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \section_out12_reg_n_0_[52]\,
      I5 => \section_out12_reg_n_0_[85]\,
      O => p_0_out(25)
    );
\output_register[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0FFAF00C000A0"
    )
        port map (
      I0 => \section_out12_reg_n_0_[35]\,
      I1 => \section_out12_reg_n_0_[68]\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \section_out12_reg_n_0_[102]\,
      O => \output_register[25]_i_2_n_0\
    );
\output_register[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABAAAABAAAAAA"
    )
        port map (
      I0 => \output_register[26]_i_2_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \section_out12_reg_n_0_[53]\,
      I5 => \section_out12_reg_n_0_[86]\,
      O => p_0_out(26)
    );
\output_register[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0FFAF00C000A0"
    )
        port map (
      I0 => \section_out12_reg_n_0_[36]\,
      I1 => \section_out12_reg_n_0_[69]\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \section_out12_reg_n_0_[103]\,
      O => \output_register[26]_i_2_n_0\
    );
\output_register[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABAAAABAAAAAA"
    )
        port map (
      I0 => \output_register[27]_i_2_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \section_out12_reg_n_0_[54]\,
      I5 => \section_out12_reg_n_0_[87]\,
      O => p_0_out(27)
    );
\output_register[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0FFAF00C000A0"
    )
        port map (
      I0 => \section_out12_reg_n_0_[37]\,
      I1 => \section_out12_reg_n_0_[70]\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \section_out12_reg_n_0_[104]\,
      O => \output_register[27]_i_2_n_0\
    );
\output_register[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABAAAABAAAAAA"
    )
        port map (
      I0 => \output_register[28]_i_2_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \section_out12_reg_n_0_[55]\,
      I5 => \section_out12_reg_n_0_[88]\,
      O => p_0_out(28)
    );
\output_register[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0FFAF00C000A0"
    )
        port map (
      I0 => \section_out12_reg_n_0_[38]\,
      I1 => \section_out12_reg_n_0_[71]\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \section_out12_reg_n_0_[105]\,
      O => \output_register[28]_i_2_n_0\
    );
\output_register[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABAAAABAAAAAA"
    )
        port map (
      I0 => \output_register[29]_i_2_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \section_out12_reg_n_0_[56]\,
      I5 => \section_out12_reg_n_0_[89]\,
      O => p_0_out(29)
    );
\output_register[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0FFAF00C000A0"
    )
        port map (
      I0 => \section_out12_reg_n_0_[39]\,
      I1 => \section_out12_reg_n_0_[72]\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \section_out12_reg_n_0_[106]\,
      O => \output_register[29]_i_2_n_0\
    );
\output_register[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABAAAABAAAAAA"
    )
        port map (
      I0 => \output_register[30]_i_2_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \section_out12_reg_n_0_[57]\,
      I5 => \section_out12_reg_n_0_[90]\,
      O => p_0_out(30)
    );
\output_register[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0FFAF00C000A0"
    )
        port map (
      I0 => \section_out12_reg_n_0_[40]\,
      I1 => \section_out12_reg_n_0_[73]\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \section_out12_reg_n_0_[107]\,
      O => \output_register[30]_i_2_n_0\
    );
\output_register[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAABAAAABAAAAAA"
    )
        port map (
      I0 => \output_register[31]_i_2_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \section_out12_reg_n_0_[58]\,
      I5 => \section_out12_reg_n_0_[91]\,
      O => p_0_out(31)
    );
\output_register[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000CC00F0F0AAF0"
    )
        port map (
      I0 => \section_out12_reg_n_0_[41]\,
      I1 => \section_out12_reg_n_0_[74]\,
      I2 => \section_out12_reg_n_0_[108]\,
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(1),
      O => \output_register[31]_i_2_n_0\
    );
\output_register_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => p_0_out(16),
      Q => \output_register_reg[31]_0\(0)
    );
\output_register_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => p_0_out(17),
      Q => \output_register_reg[31]_0\(1)
    );
\output_register_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => p_0_out(18),
      Q => \output_register_reg[31]_0\(2)
    );
\output_register_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => p_0_out(19),
      Q => \output_register_reg[31]_0\(3)
    );
\output_register_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => p_0_out(20),
      Q => \output_register_reg[31]_0\(4)
    );
\output_register_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => p_0_out(21),
      Q => \output_register_reg[31]_0\(5)
    );
\output_register_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => p_0_out(22),
      Q => \output_register_reg[31]_0\(6)
    );
\output_register_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => p_0_out(23),
      Q => \output_register_reg[31]_0\(7)
    );
\output_register_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => p_0_out(24),
      Q => \output_register_reg[31]_0\(8)
    );
\output_register_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => p_0_out(25),
      Q => \output_register_reg[31]_0\(9)
    );
\output_register_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => p_0_out(26),
      Q => \output_register_reg[31]_0\(10)
    );
\output_register_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => p_0_out(27),
      Q => \output_register_reg[31]_0\(11)
    );
\output_register_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => p_0_out(28),
      Q => \output_register_reg[31]_0\(12)
    );
\output_register_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => p_0_out(29),
      Q => \output_register_reg[31]_0\(13)
    );
\output_register_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => p_0_out(30),
      Q => \output_register_reg[31]_0\(14)
    );
\output_register_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => p_0_out(31),
      Q => \output_register_reg[31]_0\(15)
    );
\section_out10[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(3),
      I1 => section_out10_reg(3),
      O => \section_out10[0]_i_2_n_0\
    );
\section_out10[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(2),
      I1 => section_out10_reg(2),
      O => \section_out10[0]_i_3_n_0\
    );
\section_out10[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(1),
      I1 => section_out10_reg(1),
      O => \section_out10[0]_i_4_n_0\
    );
\section_out10[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(0),
      I1 => section_out10_reg(0),
      O => \section_out10[0]_i_5_n_0\
    );
\section_out10[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(15),
      I1 => section_out10_reg(15),
      O => \section_out10[12]_i_2_n_0\
    );
\section_out10[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(14),
      I1 => section_out10_reg(14),
      O => \section_out10[12]_i_3_n_0\
    );
\section_out10[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(13),
      I1 => section_out10_reg(13),
      O => \section_out10[12]_i_4_n_0\
    );
\section_out10[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(12),
      I1 => section_out10_reg(12),
      O => \section_out10[12]_i_5_n_0\
    );
\section_out10[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(19),
      I1 => section_out10_reg(19),
      O => \section_out10[16]_i_2_n_0\
    );
\section_out10[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(18),
      I1 => section_out10_reg(18),
      O => \section_out10[16]_i_3_n_0\
    );
\section_out10[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(17),
      I1 => section_out10_reg(17),
      O => \section_out10[16]_i_4_n_0\
    );
\section_out10[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(16),
      I1 => section_out10_reg(16),
      O => \section_out10[16]_i_5_n_0\
    );
\section_out10[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(23),
      I1 => section_out10_reg(23),
      O => \section_out10[20]_i_2_n_0\
    );
\section_out10[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(22),
      I1 => section_out10_reg(22),
      O => \section_out10[20]_i_3_n_0\
    );
\section_out10[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(21),
      I1 => section_out10_reg(21),
      O => \section_out10[20]_i_4_n_0\
    );
\section_out10[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(20),
      I1 => section_out10_reg(20),
      O => \section_out10[20]_i_5_n_0\
    );
\section_out10[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(27),
      I1 => section_out10_reg(27),
      O => \section_out10[24]_i_2_n_0\
    );
\section_out10[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(26),
      I1 => section_out10_reg(26),
      O => \section_out10[24]_i_3_n_0\
    );
\section_out10[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(25),
      I1 => section_out10_reg(25),
      O => \section_out10[24]_i_4_n_0\
    );
\section_out10[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(24),
      I1 => section_out10_reg(24),
      O => \section_out10[24]_i_5_n_0\
    );
\section_out10[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(31),
      I1 => section_out10_reg(31),
      O => \section_out10[28]_i_2_n_0\
    );
\section_out10[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(30),
      I1 => section_out10_reg(30),
      O => \section_out10[28]_i_3_n_0\
    );
\section_out10[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(29),
      I1 => section_out10_reg(29),
      O => \section_out10[28]_i_4_n_0\
    );
\section_out10[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(28),
      I1 => section_out10_reg(28),
      O => \section_out10[28]_i_5_n_0\
    );
\section_out10[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(35),
      I1 => section_out10_reg(35),
      O => \section_out10[32]_i_2_n_0\
    );
\section_out10[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(34),
      I1 => section_out10_reg(34),
      O => \section_out10[32]_i_3_n_0\
    );
\section_out10[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(33),
      I1 => section_out10_reg(33),
      O => \section_out10[32]_i_4_n_0\
    );
\section_out10[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(32),
      I1 => section_out10_reg(32),
      O => \section_out10[32]_i_5_n_0\
    );
\section_out10[36]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(39),
      I1 => section_out10_reg(39),
      O => \section_out10[36]_i_2_n_0\
    );
\section_out10[36]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(38),
      I1 => section_out10_reg(38),
      O => \section_out10[36]_i_3_n_0\
    );
\section_out10[36]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(37),
      I1 => section_out10_reg(37),
      O => \section_out10[36]_i_4_n_0\
    );
\section_out10[36]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(36),
      I1 => section_out10_reg(36),
      O => \section_out10[36]_i_5_n_0\
    );
\section_out10[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(43),
      I1 => section_out10_reg(43),
      O => \section_out10[40]_i_2_n_0\
    );
\section_out10[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(42),
      I1 => section_out10_reg(42),
      O => \section_out10[40]_i_3_n_0\
    );
\section_out10[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(41),
      I1 => section_out10_reg(41),
      O => \section_out10[40]_i_4_n_0\
    );
\section_out10[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(40),
      I1 => section_out10_reg(40),
      O => \section_out10[40]_i_5_n_0\
    );
\section_out10[44]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(47),
      I1 => section_out10_reg(47),
      O => \section_out10[44]_i_2_n_0\
    );
\section_out10[44]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(46),
      I1 => section_out10_reg(46),
      O => \section_out10[44]_i_3_n_0\
    );
\section_out10[44]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(45),
      I1 => section_out10_reg(45),
      O => \section_out10[44]_i_4_n_0\
    );
\section_out10[44]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(44),
      I1 => section_out10_reg(44),
      O => \section_out10[44]_i_5_n_0\
    );
\section_out10[48]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(51),
      I1 => section_out10_reg(51),
      O => \section_out10[48]_i_2_n_0\
    );
\section_out10[48]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(50),
      I1 => section_out10_reg(50),
      O => \section_out10[48]_i_3_n_0\
    );
\section_out10[48]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(49),
      I1 => section_out10_reg(49),
      O => \section_out10[48]_i_4_n_0\
    );
\section_out10[48]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(48),
      I1 => section_out10_reg(48),
      O => \section_out10[48]_i_5_n_0\
    );
\section_out10[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(7),
      I1 => section_out10_reg(7),
      O => \section_out10[4]_i_2_n_0\
    );
\section_out10[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(6),
      I1 => section_out10_reg(6),
      O => \section_out10[4]_i_3_n_0\
    );
\section_out10[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(5),
      I1 => section_out10_reg(5),
      O => \section_out10[4]_i_4_n_0\
    );
\section_out10[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(4),
      I1 => section_out10_reg(4),
      O => \section_out10[4]_i_5_n_0\
    );
\section_out10[52]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(55),
      I1 => section_out10_reg(55),
      O => \section_out10[52]_i_2_n_0\
    );
\section_out10[52]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(54),
      I1 => section_out10_reg(54),
      O => \section_out10[52]_i_3_n_0\
    );
\section_out10[52]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(53),
      I1 => section_out10_reg(53),
      O => \section_out10[52]_i_4_n_0\
    );
\section_out10[52]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(52),
      I1 => section_out10_reg(52),
      O => \section_out10[52]_i_5_n_0\
    );
\section_out10[56]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(59),
      I1 => section_out10_reg(59),
      O => \section_out10[56]_i_2_n_0\
    );
\section_out10[56]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(58),
      I1 => section_out10_reg(58),
      O => \section_out10[56]_i_3_n_0\
    );
\section_out10[56]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(57),
      I1 => section_out10_reg(57),
      O => \section_out10[56]_i_4_n_0\
    );
\section_out10[56]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(56),
      I1 => section_out10_reg(56),
      O => \section_out10[56]_i_5_n_0\
    );
\section_out10[60]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(63),
      I1 => section_out10_reg(63),
      O => \section_out10[60]_i_2_n_0\
    );
\section_out10[60]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(62),
      I1 => section_out10_reg(62),
      O => \section_out10[60]_i_3_n_0\
    );
\section_out10[60]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(61),
      I1 => section_out10_reg(61),
      O => \section_out10[60]_i_4_n_0\
    );
\section_out10[60]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(60),
      I1 => section_out10_reg(60),
      O => \section_out10[60]_i_5_n_0\
    );
\section_out10[64]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(65),
      I1 => section_out10_reg(67),
      O => \section_out10[64]_i_2_n_0\
    );
\section_out10[64]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(65),
      I1 => section_out10_reg(66),
      O => \section_out10[64]_i_3_n_0\
    );
\section_out10[64]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(65),
      I1 => section_out10_reg(65),
      O => \section_out10[64]_i_4_n_0\
    );
\section_out10[64]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(64),
      I1 => section_out10_reg(64),
      O => \section_out10[64]_i_5_n_0\
    );
\section_out10[68]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(65),
      I1 => section_out10_reg(71),
      O => \section_out10[68]_i_2_n_0\
    );
\section_out10[68]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(65),
      I1 => section_out10_reg(70),
      O => \section_out10[68]_i_3_n_0\
    );
\section_out10[68]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(65),
      I1 => section_out10_reg(69),
      O => \section_out10[68]_i_4_n_0\
    );
\section_out10[68]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(65),
      I1 => section_out10_reg(68),
      O => \section_out10[68]_i_5_n_0\
    );
\section_out10[72]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(65),
      I1 => section_out10_reg(75),
      O => \section_out10[72]_i_2_n_0\
    );
\section_out10[72]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(65),
      I1 => section_out10_reg(74),
      O => \section_out10[72]_i_3_n_0\
    );
\section_out10[72]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(65),
      I1 => section_out10_reg(73),
      O => \section_out10[72]_i_4_n_0\
    );
\section_out10[72]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(65),
      I1 => section_out10_reg(72),
      O => \section_out10[72]_i_5_n_0\
    );
\section_out10[76]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(65),
      I1 => section_out10_reg(79),
      O => \section_out10[76]_i_2_n_0\
    );
\section_out10[76]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(65),
      I1 => section_out10_reg(78),
      O => \section_out10[76]_i_3_n_0\
    );
\section_out10[76]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(65),
      I1 => section_out10_reg(77),
      O => \section_out10[76]_i_4_n_0\
    );
\section_out10[76]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(65),
      I1 => section_out10_reg(76),
      O => \section_out10[76]_i_5_n_0\
    );
\section_out10[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(11),
      I1 => section_out10_reg(11),
      O => \section_out10[8]_i_2_n_0\
    );
\section_out10[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(10),
      I1 => section_out10_reg(10),
      O => \section_out10[8]_i_3_n_0\
    );
\section_out10[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(9),
      I1 => section_out10_reg(9),
      O => \section_out10[8]_i_4_n_0\
    );
\section_out10[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out9_reg(8),
      I1 => section_out10_reg(8),
      O => \section_out10[8]_i_5_n_0\
    );
\section_out10_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[0]_i_1_n_7\,
      Q => section_out10_reg(0)
    );
\section_out10_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \section_out10_reg[0]_i_1_n_0\,
      CO(2) => \section_out10_reg[0]_i_1_n_1\,
      CO(1) => \section_out10_reg[0]_i_1_n_2\,
      CO(0) => \section_out10_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out9_reg(3 downto 0),
      O(3) => \section_out10_reg[0]_i_1_n_4\,
      O(2) => \section_out10_reg[0]_i_1_n_5\,
      O(1) => \section_out10_reg[0]_i_1_n_6\,
      O(0) => \section_out10_reg[0]_i_1_n_7\,
      S(3) => \section_out10[0]_i_2_n_0\,
      S(2) => \section_out10[0]_i_3_n_0\,
      S(1) => \section_out10[0]_i_4_n_0\,
      S(0) => \section_out10[0]_i_5_n_0\
    );
\section_out10_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[8]_i_1_n_5\,
      Q => section_out10_reg(10)
    );
\section_out10_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[8]_i_1_n_4\,
      Q => section_out10_reg(11)
    );
\section_out10_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[12]_i_1_n_7\,
      Q => section_out10_reg(12)
    );
\section_out10_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[8]_i_1_n_0\,
      CO(3) => \section_out10_reg[12]_i_1_n_0\,
      CO(2) => \section_out10_reg[12]_i_1_n_1\,
      CO(1) => \section_out10_reg[12]_i_1_n_2\,
      CO(0) => \section_out10_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out9_reg(15 downto 12),
      O(3) => \section_out10_reg[12]_i_1_n_4\,
      O(2) => \section_out10_reg[12]_i_1_n_5\,
      O(1) => \section_out10_reg[12]_i_1_n_6\,
      O(0) => \section_out10_reg[12]_i_1_n_7\,
      S(3) => \section_out10[12]_i_2_n_0\,
      S(2) => \section_out10[12]_i_3_n_0\,
      S(1) => \section_out10[12]_i_4_n_0\,
      S(0) => \section_out10[12]_i_5_n_0\
    );
\section_out10_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[12]_i_1_n_6\,
      Q => section_out10_reg(13)
    );
\section_out10_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[12]_i_1_n_5\,
      Q => section_out10_reg(14)
    );
\section_out10_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[12]_i_1_n_4\,
      Q => section_out10_reg(15)
    );
\section_out10_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[16]_i_1_n_7\,
      Q => section_out10_reg(16)
    );
\section_out10_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[12]_i_1_n_0\,
      CO(3) => \section_out10_reg[16]_i_1_n_0\,
      CO(2) => \section_out10_reg[16]_i_1_n_1\,
      CO(1) => \section_out10_reg[16]_i_1_n_2\,
      CO(0) => \section_out10_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out9_reg(19 downto 16),
      O(3) => \section_out10_reg[16]_i_1_n_4\,
      O(2) => \section_out10_reg[16]_i_1_n_5\,
      O(1) => \section_out10_reg[16]_i_1_n_6\,
      O(0) => \section_out10_reg[16]_i_1_n_7\,
      S(3) => \section_out10[16]_i_2_n_0\,
      S(2) => \section_out10[16]_i_3_n_0\,
      S(1) => \section_out10[16]_i_4_n_0\,
      S(0) => \section_out10[16]_i_5_n_0\
    );
\section_out10_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[16]_i_1_n_6\,
      Q => section_out10_reg(17)
    );
\section_out10_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[16]_i_1_n_5\,
      Q => section_out10_reg(18)
    );
\section_out10_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[16]_i_1_n_4\,
      Q => section_out10_reg(19)
    );
\section_out10_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[0]_i_1_n_6\,
      Q => section_out10_reg(1)
    );
\section_out10_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[20]_i_1_n_7\,
      Q => section_out10_reg(20)
    );
\section_out10_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[16]_i_1_n_0\,
      CO(3) => \section_out10_reg[20]_i_1_n_0\,
      CO(2) => \section_out10_reg[20]_i_1_n_1\,
      CO(1) => \section_out10_reg[20]_i_1_n_2\,
      CO(0) => \section_out10_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out9_reg(23 downto 20),
      O(3) => \section_out10_reg[20]_i_1_n_4\,
      O(2) => \section_out10_reg[20]_i_1_n_5\,
      O(1) => \section_out10_reg[20]_i_1_n_6\,
      O(0) => \section_out10_reg[20]_i_1_n_7\,
      S(3) => \section_out10[20]_i_2_n_0\,
      S(2) => \section_out10[20]_i_3_n_0\,
      S(1) => \section_out10[20]_i_4_n_0\,
      S(0) => \section_out10[20]_i_5_n_0\
    );
\section_out10_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[20]_i_1_n_6\,
      Q => section_out10_reg(21)
    );
\section_out10_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[20]_i_1_n_5\,
      Q => section_out10_reg(22)
    );
\section_out10_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[20]_i_1_n_4\,
      Q => section_out10_reg(23)
    );
\section_out10_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[24]_i_1_n_7\,
      Q => section_out10_reg(24)
    );
\section_out10_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[20]_i_1_n_0\,
      CO(3) => \section_out10_reg[24]_i_1_n_0\,
      CO(2) => \section_out10_reg[24]_i_1_n_1\,
      CO(1) => \section_out10_reg[24]_i_1_n_2\,
      CO(0) => \section_out10_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out9_reg(27 downto 24),
      O(3) => \section_out10_reg[24]_i_1_n_4\,
      O(2) => \section_out10_reg[24]_i_1_n_5\,
      O(1) => \section_out10_reg[24]_i_1_n_6\,
      O(0) => \section_out10_reg[24]_i_1_n_7\,
      S(3) => \section_out10[24]_i_2_n_0\,
      S(2) => \section_out10[24]_i_3_n_0\,
      S(1) => \section_out10[24]_i_4_n_0\,
      S(0) => \section_out10[24]_i_5_n_0\
    );
\section_out10_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[24]_i_1_n_6\,
      Q => section_out10_reg(25)
    );
\section_out10_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[24]_i_1_n_5\,
      Q => section_out10_reg(26)
    );
\section_out10_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[24]_i_1_n_4\,
      Q => section_out10_reg(27)
    );
\section_out10_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[28]_i_1_n_7\,
      Q => section_out10_reg(28)
    );
\section_out10_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[24]_i_1_n_0\,
      CO(3) => \section_out10_reg[28]_i_1_n_0\,
      CO(2) => \section_out10_reg[28]_i_1_n_1\,
      CO(1) => \section_out10_reg[28]_i_1_n_2\,
      CO(0) => \section_out10_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out9_reg(31 downto 28),
      O(3) => \section_out10_reg[28]_i_1_n_4\,
      O(2) => \section_out10_reg[28]_i_1_n_5\,
      O(1) => \section_out10_reg[28]_i_1_n_6\,
      O(0) => \section_out10_reg[28]_i_1_n_7\,
      S(3) => \section_out10[28]_i_2_n_0\,
      S(2) => \section_out10[28]_i_3_n_0\,
      S(1) => \section_out10[28]_i_4_n_0\,
      S(0) => \section_out10[28]_i_5_n_0\
    );
\section_out10_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[28]_i_1_n_6\,
      Q => section_out10_reg(29)
    );
\section_out10_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[0]_i_1_n_5\,
      Q => section_out10_reg(2)
    );
\section_out10_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[28]_i_1_n_5\,
      Q => section_out10_reg(30)
    );
\section_out10_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[28]_i_1_n_4\,
      Q => section_out10_reg(31)
    );
\section_out10_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[32]_i_1_n_7\,
      Q => section_out10_reg(32)
    );
\section_out10_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[28]_i_1_n_0\,
      CO(3) => \section_out10_reg[32]_i_1_n_0\,
      CO(2) => \section_out10_reg[32]_i_1_n_1\,
      CO(1) => \section_out10_reg[32]_i_1_n_2\,
      CO(0) => \section_out10_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out9_reg(35 downto 32),
      O(3) => \section_out10_reg[32]_i_1_n_4\,
      O(2) => \section_out10_reg[32]_i_1_n_5\,
      O(1) => \section_out10_reg[32]_i_1_n_6\,
      O(0) => \section_out10_reg[32]_i_1_n_7\,
      S(3) => \section_out10[32]_i_2_n_0\,
      S(2) => \section_out10[32]_i_3_n_0\,
      S(1) => \section_out10[32]_i_4_n_0\,
      S(0) => \section_out10[32]_i_5_n_0\
    );
\section_out10_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[32]_i_1_n_6\,
      Q => section_out10_reg(33)
    );
\section_out10_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[32]_i_1_n_5\,
      Q => section_out10_reg(34)
    );
\section_out10_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[32]_i_1_n_4\,
      Q => section_out10_reg(35)
    );
\section_out10_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[36]_i_1_n_7\,
      Q => section_out10_reg(36)
    );
\section_out10_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[32]_i_1_n_0\,
      CO(3) => \section_out10_reg[36]_i_1_n_0\,
      CO(2) => \section_out10_reg[36]_i_1_n_1\,
      CO(1) => \section_out10_reg[36]_i_1_n_2\,
      CO(0) => \section_out10_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out9_reg(39 downto 36),
      O(3) => \section_out10_reg[36]_i_1_n_4\,
      O(2) => \section_out10_reg[36]_i_1_n_5\,
      O(1) => \section_out10_reg[36]_i_1_n_6\,
      O(0) => \section_out10_reg[36]_i_1_n_7\,
      S(3) => \section_out10[36]_i_2_n_0\,
      S(2) => \section_out10[36]_i_3_n_0\,
      S(1) => \section_out10[36]_i_4_n_0\,
      S(0) => \section_out10[36]_i_5_n_0\
    );
\section_out10_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[36]_i_1_n_6\,
      Q => section_out10_reg(37)
    );
\section_out10_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[36]_i_1_n_5\,
      Q => section_out10_reg(38)
    );
\section_out10_reg[39]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[36]_i_1_n_4\,
      Q => section_out10_reg(39)
    );
\section_out10_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[0]_i_1_n_4\,
      Q => section_out10_reg(3)
    );
\section_out10_reg[40]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[40]_i_1_n_7\,
      Q => section_out10_reg(40)
    );
\section_out10_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[36]_i_1_n_0\,
      CO(3) => \section_out10_reg[40]_i_1_n_0\,
      CO(2) => \section_out10_reg[40]_i_1_n_1\,
      CO(1) => \section_out10_reg[40]_i_1_n_2\,
      CO(0) => \section_out10_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out9_reg(43 downto 40),
      O(3) => \section_out10_reg[40]_i_1_n_4\,
      O(2) => \section_out10_reg[40]_i_1_n_5\,
      O(1) => \section_out10_reg[40]_i_1_n_6\,
      O(0) => \section_out10_reg[40]_i_1_n_7\,
      S(3) => \section_out10[40]_i_2_n_0\,
      S(2) => \section_out10[40]_i_3_n_0\,
      S(1) => \section_out10[40]_i_4_n_0\,
      S(0) => \section_out10[40]_i_5_n_0\
    );
\section_out10_reg[41]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[40]_i_1_n_6\,
      Q => section_out10_reg(41)
    );
\section_out10_reg[42]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[40]_i_1_n_5\,
      Q => section_out10_reg(42)
    );
\section_out10_reg[43]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[40]_i_1_n_4\,
      Q => section_out10_reg(43)
    );
\section_out10_reg[44]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[44]_i_1_n_7\,
      Q => section_out10_reg(44)
    );
\section_out10_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[40]_i_1_n_0\,
      CO(3) => \section_out10_reg[44]_i_1_n_0\,
      CO(2) => \section_out10_reg[44]_i_1_n_1\,
      CO(1) => \section_out10_reg[44]_i_1_n_2\,
      CO(0) => \section_out10_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out9_reg(47 downto 44),
      O(3) => \section_out10_reg[44]_i_1_n_4\,
      O(2) => \section_out10_reg[44]_i_1_n_5\,
      O(1) => \section_out10_reg[44]_i_1_n_6\,
      O(0) => \section_out10_reg[44]_i_1_n_7\,
      S(3) => \section_out10[44]_i_2_n_0\,
      S(2) => \section_out10[44]_i_3_n_0\,
      S(1) => \section_out10[44]_i_4_n_0\,
      S(0) => \section_out10[44]_i_5_n_0\
    );
\section_out10_reg[45]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[44]_i_1_n_6\,
      Q => section_out10_reg(45)
    );
\section_out10_reg[46]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[44]_i_1_n_5\,
      Q => section_out10_reg(46)
    );
\section_out10_reg[47]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[44]_i_1_n_4\,
      Q => section_out10_reg(47)
    );
\section_out10_reg[48]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[48]_i_1_n_7\,
      Q => section_out10_reg(48)
    );
\section_out10_reg[48]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[44]_i_1_n_0\,
      CO(3) => \section_out10_reg[48]_i_1_n_0\,
      CO(2) => \section_out10_reg[48]_i_1_n_1\,
      CO(1) => \section_out10_reg[48]_i_1_n_2\,
      CO(0) => \section_out10_reg[48]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out9_reg(51 downto 48),
      O(3) => \section_out10_reg[48]_i_1_n_4\,
      O(2) => \section_out10_reg[48]_i_1_n_5\,
      O(1) => \section_out10_reg[48]_i_1_n_6\,
      O(0) => \section_out10_reg[48]_i_1_n_7\,
      S(3) => \section_out10[48]_i_2_n_0\,
      S(2) => \section_out10[48]_i_3_n_0\,
      S(1) => \section_out10[48]_i_4_n_0\,
      S(0) => \section_out10[48]_i_5_n_0\
    );
\section_out10_reg[49]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[48]_i_1_n_6\,
      Q => section_out10_reg(49)
    );
\section_out10_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[4]_i_1_n_7\,
      Q => section_out10_reg(4)
    );
\section_out10_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[0]_i_1_n_0\,
      CO(3) => \section_out10_reg[4]_i_1_n_0\,
      CO(2) => \section_out10_reg[4]_i_1_n_1\,
      CO(1) => \section_out10_reg[4]_i_1_n_2\,
      CO(0) => \section_out10_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out9_reg(7 downto 4),
      O(3) => \section_out10_reg[4]_i_1_n_4\,
      O(2) => \section_out10_reg[4]_i_1_n_5\,
      O(1) => \section_out10_reg[4]_i_1_n_6\,
      O(0) => \section_out10_reg[4]_i_1_n_7\,
      S(3) => \section_out10[4]_i_2_n_0\,
      S(2) => \section_out10[4]_i_3_n_0\,
      S(1) => \section_out10[4]_i_4_n_0\,
      S(0) => \section_out10[4]_i_5_n_0\
    );
\section_out10_reg[50]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[48]_i_1_n_5\,
      Q => section_out10_reg(50)
    );
\section_out10_reg[51]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[48]_i_1_n_4\,
      Q => section_out10_reg(51)
    );
\section_out10_reg[52]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[52]_i_1_n_7\,
      Q => section_out10_reg(52)
    );
\section_out10_reg[52]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[48]_i_1_n_0\,
      CO(3) => \section_out10_reg[52]_i_1_n_0\,
      CO(2) => \section_out10_reg[52]_i_1_n_1\,
      CO(1) => \section_out10_reg[52]_i_1_n_2\,
      CO(0) => \section_out10_reg[52]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out9_reg(55 downto 52),
      O(3) => \section_out10_reg[52]_i_1_n_4\,
      O(2) => \section_out10_reg[52]_i_1_n_5\,
      O(1) => \section_out10_reg[52]_i_1_n_6\,
      O(0) => \section_out10_reg[52]_i_1_n_7\,
      S(3) => \section_out10[52]_i_2_n_0\,
      S(2) => \section_out10[52]_i_3_n_0\,
      S(1) => \section_out10[52]_i_4_n_0\,
      S(0) => \section_out10[52]_i_5_n_0\
    );
\section_out10_reg[53]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[52]_i_1_n_6\,
      Q => section_out10_reg(53)
    );
\section_out10_reg[54]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[52]_i_1_n_5\,
      Q => section_out10_reg(54)
    );
\section_out10_reg[55]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[52]_i_1_n_4\,
      Q => section_out10_reg(55)
    );
\section_out10_reg[56]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[56]_i_1_n_7\,
      Q => section_out10_reg(56)
    );
\section_out10_reg[56]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[52]_i_1_n_0\,
      CO(3) => \section_out10_reg[56]_i_1_n_0\,
      CO(2) => \section_out10_reg[56]_i_1_n_1\,
      CO(1) => \section_out10_reg[56]_i_1_n_2\,
      CO(0) => \section_out10_reg[56]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out9_reg(59 downto 56),
      O(3) => \section_out10_reg[56]_i_1_n_4\,
      O(2) => \section_out10_reg[56]_i_1_n_5\,
      O(1) => \section_out10_reg[56]_i_1_n_6\,
      O(0) => \section_out10_reg[56]_i_1_n_7\,
      S(3) => \section_out10[56]_i_2_n_0\,
      S(2) => \section_out10[56]_i_3_n_0\,
      S(1) => \section_out10[56]_i_4_n_0\,
      S(0) => \section_out10[56]_i_5_n_0\
    );
\section_out10_reg[57]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[56]_i_1_n_6\,
      Q => section_out10_reg(57)
    );
\section_out10_reg[58]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[56]_i_1_n_5\,
      Q => section_out10_reg(58)
    );
\section_out10_reg[59]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[56]_i_1_n_4\,
      Q => section_out10_reg(59)
    );
\section_out10_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[4]_i_1_n_6\,
      Q => section_out10_reg(5)
    );
\section_out10_reg[60]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[60]_i_1_n_7\,
      Q => section_out10_reg(60)
    );
\section_out10_reg[60]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[56]_i_1_n_0\,
      CO(3) => \section_out10_reg[60]_i_1_n_0\,
      CO(2) => \section_out10_reg[60]_i_1_n_1\,
      CO(1) => \section_out10_reg[60]_i_1_n_2\,
      CO(0) => \section_out10_reg[60]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out9_reg(63 downto 60),
      O(3) => \section_out10_reg[60]_i_1_n_4\,
      O(2) => \section_out10_reg[60]_i_1_n_5\,
      O(1) => \section_out10_reg[60]_i_1_n_6\,
      O(0) => \section_out10_reg[60]_i_1_n_7\,
      S(3) => \section_out10[60]_i_2_n_0\,
      S(2) => \section_out10[60]_i_3_n_0\,
      S(1) => \section_out10[60]_i_4_n_0\,
      S(0) => \section_out10[60]_i_5_n_0\
    );
\section_out10_reg[61]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[60]_i_1_n_6\,
      Q => section_out10_reg(61)
    );
\section_out10_reg[62]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[60]_i_1_n_5\,
      Q => section_out10_reg(62)
    );
\section_out10_reg[63]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[60]_i_1_n_4\,
      Q => section_out10_reg(63)
    );
\section_out10_reg[64]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[64]_i_1_n_7\,
      Q => section_out10_reg(64)
    );
\section_out10_reg[64]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[60]_i_1_n_0\,
      CO(3) => \section_out10_reg[64]_i_1_n_0\,
      CO(2) => \section_out10_reg[64]_i_1_n_1\,
      CO(1) => \section_out10_reg[64]_i_1_n_2\,
      CO(0) => \section_out10_reg[64]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => section_out9_reg(65),
      DI(2) => section_out9_reg(65),
      DI(1 downto 0) => section_out9_reg(65 downto 64),
      O(3) => \section_out10_reg[64]_i_1_n_4\,
      O(2) => \section_out10_reg[64]_i_1_n_5\,
      O(1) => \section_out10_reg[64]_i_1_n_6\,
      O(0) => \section_out10_reg[64]_i_1_n_7\,
      S(3) => \section_out10[64]_i_2_n_0\,
      S(2) => \section_out10[64]_i_3_n_0\,
      S(1) => \section_out10[64]_i_4_n_0\,
      S(0) => \section_out10[64]_i_5_n_0\
    );
\section_out10_reg[65]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[64]_i_1_n_6\,
      Q => section_out10_reg(65)
    );
\section_out10_reg[66]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[64]_i_1_n_5\,
      Q => section_out10_reg(66)
    );
\section_out10_reg[67]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[64]_i_1_n_4\,
      Q => section_out10_reg(67)
    );
\section_out10_reg[68]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[68]_i_1_n_7\,
      Q => section_out10_reg(68)
    );
\section_out10_reg[68]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[64]_i_1_n_0\,
      CO(3) => \section_out10_reg[68]_i_1_n_0\,
      CO(2) => \section_out10_reg[68]_i_1_n_1\,
      CO(1) => \section_out10_reg[68]_i_1_n_2\,
      CO(0) => \section_out10_reg[68]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => section_out9_reg(65),
      DI(2) => section_out9_reg(65),
      DI(1) => section_out9_reg(65),
      DI(0) => section_out9_reg(65),
      O(3) => \section_out10_reg[68]_i_1_n_4\,
      O(2) => \section_out10_reg[68]_i_1_n_5\,
      O(1) => \section_out10_reg[68]_i_1_n_6\,
      O(0) => \section_out10_reg[68]_i_1_n_7\,
      S(3) => \section_out10[68]_i_2_n_0\,
      S(2) => \section_out10[68]_i_3_n_0\,
      S(1) => \section_out10[68]_i_4_n_0\,
      S(0) => \section_out10[68]_i_5_n_0\
    );
\section_out10_reg[69]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[68]_i_1_n_6\,
      Q => section_out10_reg(69)
    );
\section_out10_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[4]_i_1_n_5\,
      Q => section_out10_reg(6)
    );
\section_out10_reg[70]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[68]_i_1_n_5\,
      Q => section_out10_reg(70)
    );
\section_out10_reg[71]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[68]_i_1_n_4\,
      Q => section_out10_reg(71)
    );
\section_out10_reg[72]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[72]_i_1_n_7\,
      Q => section_out10_reg(72)
    );
\section_out10_reg[72]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[68]_i_1_n_0\,
      CO(3) => \section_out10_reg[72]_i_1_n_0\,
      CO(2) => \section_out10_reg[72]_i_1_n_1\,
      CO(1) => \section_out10_reg[72]_i_1_n_2\,
      CO(0) => \section_out10_reg[72]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => section_out9_reg(65),
      DI(2) => section_out9_reg(65),
      DI(1) => section_out9_reg(65),
      DI(0) => section_out9_reg(65),
      O(3) => \section_out10_reg[72]_i_1_n_4\,
      O(2) => \section_out10_reg[72]_i_1_n_5\,
      O(1) => \section_out10_reg[72]_i_1_n_6\,
      O(0) => \section_out10_reg[72]_i_1_n_7\,
      S(3) => \section_out10[72]_i_2_n_0\,
      S(2) => \section_out10[72]_i_3_n_0\,
      S(1) => \section_out10[72]_i_4_n_0\,
      S(0) => \section_out10[72]_i_5_n_0\
    );
\section_out10_reg[73]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[72]_i_1_n_6\,
      Q => section_out10_reg(73)
    );
\section_out10_reg[74]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[72]_i_1_n_5\,
      Q => section_out10_reg(74)
    );
\section_out10_reg[75]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[72]_i_1_n_4\,
      Q => section_out10_reg(75)
    );
\section_out10_reg[76]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[76]_i_1_n_7\,
      Q => section_out10_reg(76)
    );
\section_out10_reg[76]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[72]_i_1_n_0\,
      CO(3) => \NLW_section_out10_reg[76]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \section_out10_reg[76]_i_1_n_1\,
      CO(1) => \section_out10_reg[76]_i_1_n_2\,
      CO(0) => \section_out10_reg[76]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => section_out9_reg(65),
      DI(1) => section_out9_reg(65),
      DI(0) => section_out9_reg(65),
      O(3) => \section_out10_reg[76]_i_1_n_4\,
      O(2) => \section_out10_reg[76]_i_1_n_5\,
      O(1) => \section_out10_reg[76]_i_1_n_6\,
      O(0) => \section_out10_reg[76]_i_1_n_7\,
      S(3) => \section_out10[76]_i_2_n_0\,
      S(2) => \section_out10[76]_i_3_n_0\,
      S(1) => \section_out10[76]_i_4_n_0\,
      S(0) => \section_out10[76]_i_5_n_0\
    );
\section_out10_reg[77]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[76]_i_1_n_6\,
      Q => section_out10_reg(77)
    );
\section_out10_reg[78]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[76]_i_1_n_5\,
      Q => section_out10_reg(78)
    );
\section_out10_reg[79]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[76]_i_1_n_4\,
      Q => section_out10_reg(79)
    );
\section_out10_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[4]_i_1_n_4\,
      Q => section_out10_reg(7)
    );
\section_out10_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[8]_i_1_n_7\,
      Q => section_out10_reg(8)
    );
\section_out10_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out10_reg[4]_i_1_n_0\,
      CO(3) => \section_out10_reg[8]_i_1_n_0\,
      CO(2) => \section_out10_reg[8]_i_1_n_1\,
      CO(1) => \section_out10_reg[8]_i_1_n_2\,
      CO(0) => \section_out10_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out9_reg(11 downto 8),
      O(3) => \section_out10_reg[8]_i_1_n_4\,
      O(2) => \section_out10_reg[8]_i_1_n_5\,
      O(1) => \section_out10_reg[8]_i_1_n_6\,
      O(0) => \section_out10_reg[8]_i_1_n_7\,
      S(3) => \section_out10[8]_i_2_n_0\,
      S(2) => \section_out10[8]_i_3_n_0\,
      S(1) => \section_out10[8]_i_4_n_0\,
      S(0) => \section_out10[8]_i_5_n_0\
    );
\section_out10_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out10_reg[8]_i_1_n_6\,
      Q => section_out10_reg(9)
    );
\section_out11[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(3),
      I1 => section_out11_reg(3),
      O => \section_out11[0]_i_2_n_0\
    );
\section_out11[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(2),
      I1 => section_out11_reg(2),
      O => \section_out11[0]_i_3_n_0\
    );
\section_out11[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(1),
      I1 => section_out11_reg(1),
      O => \section_out11[0]_i_4_n_0\
    );
\section_out11[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(0),
      I1 => section_out11_reg(0),
      O => \section_out11[0]_i_5_n_0\
    );
\section_out11[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(15),
      I1 => section_out11_reg(15),
      O => \section_out11[12]_i_2_n_0\
    );
\section_out11[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(14),
      I1 => section_out11_reg(14),
      O => \section_out11[12]_i_3_n_0\
    );
\section_out11[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(13),
      I1 => section_out11_reg(13),
      O => \section_out11[12]_i_4_n_0\
    );
\section_out11[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(12),
      I1 => section_out11_reg(12),
      O => \section_out11[12]_i_5_n_0\
    );
\section_out11[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(19),
      I1 => section_out11_reg(19),
      O => \section_out11[16]_i_2_n_0\
    );
\section_out11[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(18),
      I1 => section_out11_reg(18),
      O => \section_out11[16]_i_3_n_0\
    );
\section_out11[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(17),
      I1 => section_out11_reg(17),
      O => \section_out11[16]_i_4_n_0\
    );
\section_out11[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(16),
      I1 => section_out11_reg(16),
      O => \section_out11[16]_i_5_n_0\
    );
\section_out11[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(23),
      I1 => section_out11_reg(23),
      O => \section_out11[20]_i_2_n_0\
    );
\section_out11[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(22),
      I1 => section_out11_reg(22),
      O => \section_out11[20]_i_3_n_0\
    );
\section_out11[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(21),
      I1 => section_out11_reg(21),
      O => \section_out11[20]_i_4_n_0\
    );
\section_out11[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(20),
      I1 => section_out11_reg(20),
      O => \section_out11[20]_i_5_n_0\
    );
\section_out11[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(27),
      I1 => section_out11_reg(27),
      O => \section_out11[24]_i_2_n_0\
    );
\section_out11[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(26),
      I1 => section_out11_reg(26),
      O => \section_out11[24]_i_3_n_0\
    );
\section_out11[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(25),
      I1 => section_out11_reg(25),
      O => \section_out11[24]_i_4_n_0\
    );
\section_out11[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(24),
      I1 => section_out11_reg(24),
      O => \section_out11[24]_i_5_n_0\
    );
\section_out11[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(31),
      I1 => section_out11_reg(31),
      O => \section_out11[28]_i_2_n_0\
    );
\section_out11[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(30),
      I1 => section_out11_reg(30),
      O => \section_out11[28]_i_3_n_0\
    );
\section_out11[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(29),
      I1 => section_out11_reg(29),
      O => \section_out11[28]_i_4_n_0\
    );
\section_out11[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(28),
      I1 => section_out11_reg(28),
      O => \section_out11[28]_i_5_n_0\
    );
\section_out11[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(35),
      I1 => section_out11_reg(35),
      O => \section_out11[32]_i_2_n_0\
    );
\section_out11[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(34),
      I1 => section_out11_reg(34),
      O => \section_out11[32]_i_3_n_0\
    );
\section_out11[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(33),
      I1 => section_out11_reg(33),
      O => \section_out11[32]_i_4_n_0\
    );
\section_out11[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(32),
      I1 => section_out11_reg(32),
      O => \section_out11[32]_i_5_n_0\
    );
\section_out11[36]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(39),
      I1 => section_out11_reg(39),
      O => \section_out11[36]_i_2_n_0\
    );
\section_out11[36]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(38),
      I1 => section_out11_reg(38),
      O => \section_out11[36]_i_3_n_0\
    );
\section_out11[36]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(37),
      I1 => section_out11_reg(37),
      O => \section_out11[36]_i_4_n_0\
    );
\section_out11[36]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(36),
      I1 => section_out11_reg(36),
      O => \section_out11[36]_i_5_n_0\
    );
\section_out11[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(43),
      I1 => section_out11_reg(43),
      O => \section_out11[40]_i_2_n_0\
    );
\section_out11[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(42),
      I1 => section_out11_reg(42),
      O => \section_out11[40]_i_3_n_0\
    );
\section_out11[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(41),
      I1 => section_out11_reg(41),
      O => \section_out11[40]_i_4_n_0\
    );
\section_out11[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(40),
      I1 => section_out11_reg(40),
      O => \section_out11[40]_i_5_n_0\
    );
\section_out11[44]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(47),
      I1 => section_out11_reg(47),
      O => \section_out11[44]_i_2_n_0\
    );
\section_out11[44]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(46),
      I1 => section_out11_reg(46),
      O => \section_out11[44]_i_3_n_0\
    );
\section_out11[44]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(45),
      I1 => section_out11_reg(45),
      O => \section_out11[44]_i_4_n_0\
    );
\section_out11[44]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(44),
      I1 => section_out11_reg(44),
      O => \section_out11[44]_i_5_n_0\
    );
\section_out11[48]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(51),
      I1 => section_out11_reg(51),
      O => \section_out11[48]_i_2_n_0\
    );
\section_out11[48]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(50),
      I1 => section_out11_reg(50),
      O => \section_out11[48]_i_3_n_0\
    );
\section_out11[48]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(49),
      I1 => section_out11_reg(49),
      O => \section_out11[48]_i_4_n_0\
    );
\section_out11[48]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(48),
      I1 => section_out11_reg(48),
      O => \section_out11[48]_i_5_n_0\
    );
\section_out11[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(7),
      I1 => section_out11_reg(7),
      O => \section_out11[4]_i_2_n_0\
    );
\section_out11[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(6),
      I1 => section_out11_reg(6),
      O => \section_out11[4]_i_3_n_0\
    );
\section_out11[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(5),
      I1 => section_out11_reg(5),
      O => \section_out11[4]_i_4_n_0\
    );
\section_out11[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(4),
      I1 => section_out11_reg(4),
      O => \section_out11[4]_i_5_n_0\
    );
\section_out11[52]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(55),
      I1 => section_out11_reg(55),
      O => \section_out11[52]_i_2_n_0\
    );
\section_out11[52]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(54),
      I1 => section_out11_reg(54),
      O => \section_out11[52]_i_3_n_0\
    );
\section_out11[52]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(53),
      I1 => section_out11_reg(53),
      O => \section_out11[52]_i_4_n_0\
    );
\section_out11[52]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(52),
      I1 => section_out11_reg(52),
      O => \section_out11[52]_i_5_n_0\
    );
\section_out11[56]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(59),
      I1 => section_out11_reg(59),
      O => \section_out11[56]_i_2_n_0\
    );
\section_out11[56]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(58),
      I1 => section_out11_reg(58),
      O => \section_out11[56]_i_3_n_0\
    );
\section_out11[56]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(57),
      I1 => section_out11_reg(57),
      O => \section_out11[56]_i_4_n_0\
    );
\section_out11[56]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(56),
      I1 => section_out11_reg(56),
      O => \section_out11[56]_i_5_n_0\
    );
\section_out11[60]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(63),
      I1 => section_out11_reg(63),
      O => \section_out11[60]_i_2_n_0\
    );
\section_out11[60]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(62),
      I1 => section_out11_reg(62),
      O => \section_out11[60]_i_3_n_0\
    );
\section_out11[60]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(61),
      I1 => section_out11_reg(61),
      O => \section_out11[60]_i_4_n_0\
    );
\section_out11[60]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(60),
      I1 => section_out11_reg(60),
      O => \section_out11[60]_i_5_n_0\
    );
\section_out11[64]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(67),
      I1 => section_out11_reg(67),
      O => \section_out11[64]_i_2_n_0\
    );
\section_out11[64]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(66),
      I1 => section_out11_reg(66),
      O => \section_out11[64]_i_3_n_0\
    );
\section_out11[64]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(65),
      I1 => section_out11_reg(65),
      O => \section_out11[64]_i_4_n_0\
    );
\section_out11[64]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(64),
      I1 => section_out11_reg(64),
      O => \section_out11[64]_i_5_n_0\
    );
\section_out11[68]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(71),
      I1 => section_out11_reg(71),
      O => \section_out11[68]_i_2_n_0\
    );
\section_out11[68]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(70),
      I1 => section_out11_reg(70),
      O => \section_out11[68]_i_3_n_0\
    );
\section_out11[68]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(69),
      I1 => section_out11_reg(69),
      O => \section_out11[68]_i_4_n_0\
    );
\section_out11[68]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(68),
      I1 => section_out11_reg(68),
      O => \section_out11[68]_i_5_n_0\
    );
\section_out11[72]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(75),
      I1 => section_out11_reg(75),
      O => \section_out11[72]_i_2_n_0\
    );
\section_out11[72]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(74),
      I1 => section_out11_reg(74),
      O => \section_out11[72]_i_3_n_0\
    );
\section_out11[72]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(73),
      I1 => section_out11_reg(73),
      O => \section_out11[72]_i_4_n_0\
    );
\section_out11[72]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(72),
      I1 => section_out11_reg(72),
      O => \section_out11[72]_i_5_n_0\
    );
\section_out11[76]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(79),
      I1 => section_out11_reg(79),
      O => \section_out11[76]_i_2_n_0\
    );
\section_out11[76]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(78),
      I1 => section_out11_reg(78),
      O => \section_out11[76]_i_3_n_0\
    );
\section_out11[76]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(77),
      I1 => section_out11_reg(77),
      O => \section_out11[76]_i_4_n_0\
    );
\section_out11[76]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(76),
      I1 => section_out11_reg(76),
      O => \section_out11[76]_i_5_n_0\
    );
\section_out11[80]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(79),
      I1 => section_out11_reg(83),
      O => \section_out11[80]_i_2_n_0\
    );
\section_out11[80]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(79),
      I1 => section_out11_reg(82),
      O => \section_out11[80]_i_3_n_0\
    );
\section_out11[80]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(79),
      I1 => section_out11_reg(81),
      O => \section_out11[80]_i_4_n_0\
    );
\section_out11[80]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(79),
      I1 => section_out11_reg(80),
      O => \section_out11[80]_i_5_n_0\
    );
\section_out11[84]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(79),
      I1 => section_out11_reg(87),
      O => \section_out11[84]_i_2_n_0\
    );
\section_out11[84]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(79),
      I1 => section_out11_reg(86),
      O => \section_out11[84]_i_3_n_0\
    );
\section_out11[84]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(79),
      I1 => section_out11_reg(85),
      O => \section_out11[84]_i_4_n_0\
    );
\section_out11[84]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(79),
      I1 => section_out11_reg(84),
      O => \section_out11[84]_i_5_n_0\
    );
\section_out11[88]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(79),
      I1 => section_out11_reg(91),
      O => \section_out11[88]_i_2_n_0\
    );
\section_out11[88]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(79),
      I1 => section_out11_reg(90),
      O => \section_out11[88]_i_3_n_0\
    );
\section_out11[88]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(79),
      I1 => section_out11_reg(89),
      O => \section_out11[88]_i_4_n_0\
    );
\section_out11[88]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(79),
      I1 => section_out11_reg(88),
      O => \section_out11[88]_i_5_n_0\
    );
\section_out11[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(11),
      I1 => section_out11_reg(11),
      O => \section_out11[8]_i_2_n_0\
    );
\section_out11[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(10),
      I1 => section_out11_reg(10),
      O => \section_out11[8]_i_3_n_0\
    );
\section_out11[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(9),
      I1 => section_out11_reg(9),
      O => \section_out11[8]_i_4_n_0\
    );
\section_out11[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(8),
      I1 => section_out11_reg(8),
      O => \section_out11[8]_i_5_n_0\
    );
\section_out11[92]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(79),
      I1 => section_out11_reg(94),
      O => \section_out11[92]_i_2_n_0\
    );
\section_out11[92]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(79),
      I1 => section_out11_reg(93),
      O => \section_out11[92]_i_3_n_0\
    );
\section_out11[92]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out10_reg(79),
      I1 => section_out11_reg(92),
      O => \section_out11[92]_i_4_n_0\
    );
\section_out11_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[0]_i_1_n_7\,
      Q => section_out11_reg(0)
    );
\section_out11_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \section_out11_reg[0]_i_1_n_0\,
      CO(2) => \section_out11_reg[0]_i_1_n_1\,
      CO(1) => \section_out11_reg[0]_i_1_n_2\,
      CO(0) => \section_out11_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(3 downto 0),
      O(3) => \section_out11_reg[0]_i_1_n_4\,
      O(2) => \section_out11_reg[0]_i_1_n_5\,
      O(1) => \section_out11_reg[0]_i_1_n_6\,
      O(0) => \section_out11_reg[0]_i_1_n_7\,
      S(3) => \section_out11[0]_i_2_n_0\,
      S(2) => \section_out11[0]_i_3_n_0\,
      S(1) => \section_out11[0]_i_4_n_0\,
      S(0) => \section_out11[0]_i_5_n_0\
    );
\section_out11_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[8]_i_1_n_5\,
      Q => section_out11_reg(10)
    );
\section_out11_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[8]_i_1_n_4\,
      Q => section_out11_reg(11)
    );
\section_out11_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[12]_i_1_n_7\,
      Q => section_out11_reg(12)
    );
\section_out11_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[8]_i_1_n_0\,
      CO(3) => \section_out11_reg[12]_i_1_n_0\,
      CO(2) => \section_out11_reg[12]_i_1_n_1\,
      CO(1) => \section_out11_reg[12]_i_1_n_2\,
      CO(0) => \section_out11_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(15 downto 12),
      O(3) => \section_out11_reg[12]_i_1_n_4\,
      O(2) => \section_out11_reg[12]_i_1_n_5\,
      O(1) => \section_out11_reg[12]_i_1_n_6\,
      O(0) => \section_out11_reg[12]_i_1_n_7\,
      S(3) => \section_out11[12]_i_2_n_0\,
      S(2) => \section_out11[12]_i_3_n_0\,
      S(1) => \section_out11[12]_i_4_n_0\,
      S(0) => \section_out11[12]_i_5_n_0\
    );
\section_out11_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[12]_i_1_n_6\,
      Q => section_out11_reg(13)
    );
\section_out11_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[12]_i_1_n_5\,
      Q => section_out11_reg(14)
    );
\section_out11_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[12]_i_1_n_4\,
      Q => section_out11_reg(15)
    );
\section_out11_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[16]_i_1_n_7\,
      Q => section_out11_reg(16)
    );
\section_out11_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[12]_i_1_n_0\,
      CO(3) => \section_out11_reg[16]_i_1_n_0\,
      CO(2) => \section_out11_reg[16]_i_1_n_1\,
      CO(1) => \section_out11_reg[16]_i_1_n_2\,
      CO(0) => \section_out11_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(19 downto 16),
      O(3) => \section_out11_reg[16]_i_1_n_4\,
      O(2) => \section_out11_reg[16]_i_1_n_5\,
      O(1) => \section_out11_reg[16]_i_1_n_6\,
      O(0) => \section_out11_reg[16]_i_1_n_7\,
      S(3) => \section_out11[16]_i_2_n_0\,
      S(2) => \section_out11[16]_i_3_n_0\,
      S(1) => \section_out11[16]_i_4_n_0\,
      S(0) => \section_out11[16]_i_5_n_0\
    );
\section_out11_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[16]_i_1_n_6\,
      Q => section_out11_reg(17)
    );
\section_out11_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[16]_i_1_n_5\,
      Q => section_out11_reg(18)
    );
\section_out11_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[16]_i_1_n_4\,
      Q => section_out11_reg(19)
    );
\section_out11_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[0]_i_1_n_6\,
      Q => section_out11_reg(1)
    );
\section_out11_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[20]_i_1_n_7\,
      Q => section_out11_reg(20)
    );
\section_out11_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[16]_i_1_n_0\,
      CO(3) => \section_out11_reg[20]_i_1_n_0\,
      CO(2) => \section_out11_reg[20]_i_1_n_1\,
      CO(1) => \section_out11_reg[20]_i_1_n_2\,
      CO(0) => \section_out11_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(23 downto 20),
      O(3) => \section_out11_reg[20]_i_1_n_4\,
      O(2) => \section_out11_reg[20]_i_1_n_5\,
      O(1) => \section_out11_reg[20]_i_1_n_6\,
      O(0) => \section_out11_reg[20]_i_1_n_7\,
      S(3) => \section_out11[20]_i_2_n_0\,
      S(2) => \section_out11[20]_i_3_n_0\,
      S(1) => \section_out11[20]_i_4_n_0\,
      S(0) => \section_out11[20]_i_5_n_0\
    );
\section_out11_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[20]_i_1_n_6\,
      Q => section_out11_reg(21)
    );
\section_out11_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[20]_i_1_n_5\,
      Q => section_out11_reg(22)
    );
\section_out11_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[20]_i_1_n_4\,
      Q => section_out11_reg(23)
    );
\section_out11_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[24]_i_1_n_7\,
      Q => section_out11_reg(24)
    );
\section_out11_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[20]_i_1_n_0\,
      CO(3) => \section_out11_reg[24]_i_1_n_0\,
      CO(2) => \section_out11_reg[24]_i_1_n_1\,
      CO(1) => \section_out11_reg[24]_i_1_n_2\,
      CO(0) => \section_out11_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(27 downto 24),
      O(3) => \section_out11_reg[24]_i_1_n_4\,
      O(2) => \section_out11_reg[24]_i_1_n_5\,
      O(1) => \section_out11_reg[24]_i_1_n_6\,
      O(0) => \section_out11_reg[24]_i_1_n_7\,
      S(3) => \section_out11[24]_i_2_n_0\,
      S(2) => \section_out11[24]_i_3_n_0\,
      S(1) => \section_out11[24]_i_4_n_0\,
      S(0) => \section_out11[24]_i_5_n_0\
    );
\section_out11_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[24]_i_1_n_6\,
      Q => section_out11_reg(25)
    );
\section_out11_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[24]_i_1_n_5\,
      Q => section_out11_reg(26)
    );
\section_out11_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[24]_i_1_n_4\,
      Q => section_out11_reg(27)
    );
\section_out11_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[28]_i_1_n_7\,
      Q => section_out11_reg(28)
    );
\section_out11_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[24]_i_1_n_0\,
      CO(3) => \section_out11_reg[28]_i_1_n_0\,
      CO(2) => \section_out11_reg[28]_i_1_n_1\,
      CO(1) => \section_out11_reg[28]_i_1_n_2\,
      CO(0) => \section_out11_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(31 downto 28),
      O(3) => \section_out11_reg[28]_i_1_n_4\,
      O(2) => \section_out11_reg[28]_i_1_n_5\,
      O(1) => \section_out11_reg[28]_i_1_n_6\,
      O(0) => \section_out11_reg[28]_i_1_n_7\,
      S(3) => \section_out11[28]_i_2_n_0\,
      S(2) => \section_out11[28]_i_3_n_0\,
      S(1) => \section_out11[28]_i_4_n_0\,
      S(0) => \section_out11[28]_i_5_n_0\
    );
\section_out11_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[28]_i_1_n_6\,
      Q => section_out11_reg(29)
    );
\section_out11_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[0]_i_1_n_5\,
      Q => section_out11_reg(2)
    );
\section_out11_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[28]_i_1_n_5\,
      Q => section_out11_reg(30)
    );
\section_out11_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[28]_i_1_n_4\,
      Q => section_out11_reg(31)
    );
\section_out11_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[32]_i_1_n_7\,
      Q => section_out11_reg(32)
    );
\section_out11_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[28]_i_1_n_0\,
      CO(3) => \section_out11_reg[32]_i_1_n_0\,
      CO(2) => \section_out11_reg[32]_i_1_n_1\,
      CO(1) => \section_out11_reg[32]_i_1_n_2\,
      CO(0) => \section_out11_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(35 downto 32),
      O(3) => \section_out11_reg[32]_i_1_n_4\,
      O(2) => \section_out11_reg[32]_i_1_n_5\,
      O(1) => \section_out11_reg[32]_i_1_n_6\,
      O(0) => \section_out11_reg[32]_i_1_n_7\,
      S(3) => \section_out11[32]_i_2_n_0\,
      S(2) => \section_out11[32]_i_3_n_0\,
      S(1) => \section_out11[32]_i_4_n_0\,
      S(0) => \section_out11[32]_i_5_n_0\
    );
\section_out11_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[32]_i_1_n_6\,
      Q => section_out11_reg(33)
    );
\section_out11_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[32]_i_1_n_5\,
      Q => section_out11_reg(34)
    );
\section_out11_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[32]_i_1_n_4\,
      Q => section_out11_reg(35)
    );
\section_out11_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[36]_i_1_n_7\,
      Q => section_out11_reg(36)
    );
\section_out11_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[32]_i_1_n_0\,
      CO(3) => \section_out11_reg[36]_i_1_n_0\,
      CO(2) => \section_out11_reg[36]_i_1_n_1\,
      CO(1) => \section_out11_reg[36]_i_1_n_2\,
      CO(0) => \section_out11_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(39 downto 36),
      O(3) => \section_out11_reg[36]_i_1_n_4\,
      O(2) => \section_out11_reg[36]_i_1_n_5\,
      O(1) => \section_out11_reg[36]_i_1_n_6\,
      O(0) => \section_out11_reg[36]_i_1_n_7\,
      S(3) => \section_out11[36]_i_2_n_0\,
      S(2) => \section_out11[36]_i_3_n_0\,
      S(1) => \section_out11[36]_i_4_n_0\,
      S(0) => \section_out11[36]_i_5_n_0\
    );
\section_out11_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[36]_i_1_n_6\,
      Q => section_out11_reg(37)
    );
\section_out11_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[36]_i_1_n_5\,
      Q => section_out11_reg(38)
    );
\section_out11_reg[39]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[36]_i_1_n_4\,
      Q => section_out11_reg(39)
    );
\section_out11_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[0]_i_1_n_4\,
      Q => section_out11_reg(3)
    );
\section_out11_reg[40]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[40]_i_1_n_7\,
      Q => section_out11_reg(40)
    );
\section_out11_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[36]_i_1_n_0\,
      CO(3) => \section_out11_reg[40]_i_1_n_0\,
      CO(2) => \section_out11_reg[40]_i_1_n_1\,
      CO(1) => \section_out11_reg[40]_i_1_n_2\,
      CO(0) => \section_out11_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(43 downto 40),
      O(3) => \section_out11_reg[40]_i_1_n_4\,
      O(2) => \section_out11_reg[40]_i_1_n_5\,
      O(1) => \section_out11_reg[40]_i_1_n_6\,
      O(0) => \section_out11_reg[40]_i_1_n_7\,
      S(3) => \section_out11[40]_i_2_n_0\,
      S(2) => \section_out11[40]_i_3_n_0\,
      S(1) => \section_out11[40]_i_4_n_0\,
      S(0) => \section_out11[40]_i_5_n_0\
    );
\section_out11_reg[41]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[40]_i_1_n_6\,
      Q => section_out11_reg(41)
    );
\section_out11_reg[42]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[40]_i_1_n_5\,
      Q => section_out11_reg(42)
    );
\section_out11_reg[43]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[40]_i_1_n_4\,
      Q => section_out11_reg(43)
    );
\section_out11_reg[44]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[44]_i_1_n_7\,
      Q => section_out11_reg(44)
    );
\section_out11_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[40]_i_1_n_0\,
      CO(3) => \section_out11_reg[44]_i_1_n_0\,
      CO(2) => \section_out11_reg[44]_i_1_n_1\,
      CO(1) => \section_out11_reg[44]_i_1_n_2\,
      CO(0) => \section_out11_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(47 downto 44),
      O(3) => \section_out11_reg[44]_i_1_n_4\,
      O(2) => \section_out11_reg[44]_i_1_n_5\,
      O(1) => \section_out11_reg[44]_i_1_n_6\,
      O(0) => \section_out11_reg[44]_i_1_n_7\,
      S(3) => \section_out11[44]_i_2_n_0\,
      S(2) => \section_out11[44]_i_3_n_0\,
      S(1) => \section_out11[44]_i_4_n_0\,
      S(0) => \section_out11[44]_i_5_n_0\
    );
\section_out11_reg[45]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[44]_i_1_n_6\,
      Q => section_out11_reg(45)
    );
\section_out11_reg[46]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[44]_i_1_n_5\,
      Q => section_out11_reg(46)
    );
\section_out11_reg[47]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[44]_i_1_n_4\,
      Q => section_out11_reg(47)
    );
\section_out11_reg[48]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[48]_i_1_n_7\,
      Q => section_out11_reg(48)
    );
\section_out11_reg[48]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[44]_i_1_n_0\,
      CO(3) => \section_out11_reg[48]_i_1_n_0\,
      CO(2) => \section_out11_reg[48]_i_1_n_1\,
      CO(1) => \section_out11_reg[48]_i_1_n_2\,
      CO(0) => \section_out11_reg[48]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(51 downto 48),
      O(3) => \section_out11_reg[48]_i_1_n_4\,
      O(2) => \section_out11_reg[48]_i_1_n_5\,
      O(1) => \section_out11_reg[48]_i_1_n_6\,
      O(0) => \section_out11_reg[48]_i_1_n_7\,
      S(3) => \section_out11[48]_i_2_n_0\,
      S(2) => \section_out11[48]_i_3_n_0\,
      S(1) => \section_out11[48]_i_4_n_0\,
      S(0) => \section_out11[48]_i_5_n_0\
    );
\section_out11_reg[49]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[48]_i_1_n_6\,
      Q => section_out11_reg(49)
    );
\section_out11_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[4]_i_1_n_7\,
      Q => section_out11_reg(4)
    );
\section_out11_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[0]_i_1_n_0\,
      CO(3) => \section_out11_reg[4]_i_1_n_0\,
      CO(2) => \section_out11_reg[4]_i_1_n_1\,
      CO(1) => \section_out11_reg[4]_i_1_n_2\,
      CO(0) => \section_out11_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(7 downto 4),
      O(3) => \section_out11_reg[4]_i_1_n_4\,
      O(2) => \section_out11_reg[4]_i_1_n_5\,
      O(1) => \section_out11_reg[4]_i_1_n_6\,
      O(0) => \section_out11_reg[4]_i_1_n_7\,
      S(3) => \section_out11[4]_i_2_n_0\,
      S(2) => \section_out11[4]_i_3_n_0\,
      S(1) => \section_out11[4]_i_4_n_0\,
      S(0) => \section_out11[4]_i_5_n_0\
    );
\section_out11_reg[50]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[48]_i_1_n_5\,
      Q => section_out11_reg(50)
    );
\section_out11_reg[51]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[48]_i_1_n_4\,
      Q => section_out11_reg(51)
    );
\section_out11_reg[52]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[52]_i_1_n_7\,
      Q => section_out11_reg(52)
    );
\section_out11_reg[52]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[48]_i_1_n_0\,
      CO(3) => \section_out11_reg[52]_i_1_n_0\,
      CO(2) => \section_out11_reg[52]_i_1_n_1\,
      CO(1) => \section_out11_reg[52]_i_1_n_2\,
      CO(0) => \section_out11_reg[52]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(55 downto 52),
      O(3) => \section_out11_reg[52]_i_1_n_4\,
      O(2) => \section_out11_reg[52]_i_1_n_5\,
      O(1) => \section_out11_reg[52]_i_1_n_6\,
      O(0) => \section_out11_reg[52]_i_1_n_7\,
      S(3) => \section_out11[52]_i_2_n_0\,
      S(2) => \section_out11[52]_i_3_n_0\,
      S(1) => \section_out11[52]_i_4_n_0\,
      S(0) => \section_out11[52]_i_5_n_0\
    );
\section_out11_reg[53]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[52]_i_1_n_6\,
      Q => section_out11_reg(53)
    );
\section_out11_reg[54]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[52]_i_1_n_5\,
      Q => section_out11_reg(54)
    );
\section_out11_reg[55]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[52]_i_1_n_4\,
      Q => section_out11_reg(55)
    );
\section_out11_reg[56]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[56]_i_1_n_7\,
      Q => section_out11_reg(56)
    );
\section_out11_reg[56]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[52]_i_1_n_0\,
      CO(3) => \section_out11_reg[56]_i_1_n_0\,
      CO(2) => \section_out11_reg[56]_i_1_n_1\,
      CO(1) => \section_out11_reg[56]_i_1_n_2\,
      CO(0) => \section_out11_reg[56]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(59 downto 56),
      O(3) => \section_out11_reg[56]_i_1_n_4\,
      O(2) => \section_out11_reg[56]_i_1_n_5\,
      O(1) => \section_out11_reg[56]_i_1_n_6\,
      O(0) => \section_out11_reg[56]_i_1_n_7\,
      S(3) => \section_out11[56]_i_2_n_0\,
      S(2) => \section_out11[56]_i_3_n_0\,
      S(1) => \section_out11[56]_i_4_n_0\,
      S(0) => \section_out11[56]_i_5_n_0\
    );
\section_out11_reg[57]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[56]_i_1_n_6\,
      Q => section_out11_reg(57)
    );
\section_out11_reg[58]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[56]_i_1_n_5\,
      Q => section_out11_reg(58)
    );
\section_out11_reg[59]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[56]_i_1_n_4\,
      Q => section_out11_reg(59)
    );
\section_out11_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[4]_i_1_n_6\,
      Q => section_out11_reg(5)
    );
\section_out11_reg[60]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[60]_i_1_n_7\,
      Q => section_out11_reg(60)
    );
\section_out11_reg[60]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[56]_i_1_n_0\,
      CO(3) => \section_out11_reg[60]_i_1_n_0\,
      CO(2) => \section_out11_reg[60]_i_1_n_1\,
      CO(1) => \section_out11_reg[60]_i_1_n_2\,
      CO(0) => \section_out11_reg[60]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(63 downto 60),
      O(3) => \section_out11_reg[60]_i_1_n_4\,
      O(2) => \section_out11_reg[60]_i_1_n_5\,
      O(1) => \section_out11_reg[60]_i_1_n_6\,
      O(0) => \section_out11_reg[60]_i_1_n_7\,
      S(3) => \section_out11[60]_i_2_n_0\,
      S(2) => \section_out11[60]_i_3_n_0\,
      S(1) => \section_out11[60]_i_4_n_0\,
      S(0) => \section_out11[60]_i_5_n_0\
    );
\section_out11_reg[61]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[60]_i_1_n_6\,
      Q => section_out11_reg(61)
    );
\section_out11_reg[62]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[60]_i_1_n_5\,
      Q => section_out11_reg(62)
    );
\section_out11_reg[63]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[60]_i_1_n_4\,
      Q => section_out11_reg(63)
    );
\section_out11_reg[64]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[64]_i_1_n_7\,
      Q => section_out11_reg(64)
    );
\section_out11_reg[64]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[60]_i_1_n_0\,
      CO(3) => \section_out11_reg[64]_i_1_n_0\,
      CO(2) => \section_out11_reg[64]_i_1_n_1\,
      CO(1) => \section_out11_reg[64]_i_1_n_2\,
      CO(0) => \section_out11_reg[64]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(67 downto 64),
      O(3) => \section_out11_reg[64]_i_1_n_4\,
      O(2) => \section_out11_reg[64]_i_1_n_5\,
      O(1) => \section_out11_reg[64]_i_1_n_6\,
      O(0) => \section_out11_reg[64]_i_1_n_7\,
      S(3) => \section_out11[64]_i_2_n_0\,
      S(2) => \section_out11[64]_i_3_n_0\,
      S(1) => \section_out11[64]_i_4_n_0\,
      S(0) => \section_out11[64]_i_5_n_0\
    );
\section_out11_reg[65]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[64]_i_1_n_6\,
      Q => section_out11_reg(65)
    );
\section_out11_reg[66]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[64]_i_1_n_5\,
      Q => section_out11_reg(66)
    );
\section_out11_reg[67]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[64]_i_1_n_4\,
      Q => section_out11_reg(67)
    );
\section_out11_reg[68]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[68]_i_1_n_7\,
      Q => section_out11_reg(68)
    );
\section_out11_reg[68]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[64]_i_1_n_0\,
      CO(3) => \section_out11_reg[68]_i_1_n_0\,
      CO(2) => \section_out11_reg[68]_i_1_n_1\,
      CO(1) => \section_out11_reg[68]_i_1_n_2\,
      CO(0) => \section_out11_reg[68]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(71 downto 68),
      O(3) => \section_out11_reg[68]_i_1_n_4\,
      O(2) => \section_out11_reg[68]_i_1_n_5\,
      O(1) => \section_out11_reg[68]_i_1_n_6\,
      O(0) => \section_out11_reg[68]_i_1_n_7\,
      S(3) => \section_out11[68]_i_2_n_0\,
      S(2) => \section_out11[68]_i_3_n_0\,
      S(1) => \section_out11[68]_i_4_n_0\,
      S(0) => \section_out11[68]_i_5_n_0\
    );
\section_out11_reg[69]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[68]_i_1_n_6\,
      Q => section_out11_reg(69)
    );
\section_out11_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[4]_i_1_n_5\,
      Q => section_out11_reg(6)
    );
\section_out11_reg[70]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[68]_i_1_n_5\,
      Q => section_out11_reg(70)
    );
\section_out11_reg[71]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[68]_i_1_n_4\,
      Q => section_out11_reg(71)
    );
\section_out11_reg[72]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[72]_i_1_n_7\,
      Q => section_out11_reg(72)
    );
\section_out11_reg[72]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[68]_i_1_n_0\,
      CO(3) => \section_out11_reg[72]_i_1_n_0\,
      CO(2) => \section_out11_reg[72]_i_1_n_1\,
      CO(1) => \section_out11_reg[72]_i_1_n_2\,
      CO(0) => \section_out11_reg[72]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(75 downto 72),
      O(3) => \section_out11_reg[72]_i_1_n_4\,
      O(2) => \section_out11_reg[72]_i_1_n_5\,
      O(1) => \section_out11_reg[72]_i_1_n_6\,
      O(0) => \section_out11_reg[72]_i_1_n_7\,
      S(3) => \section_out11[72]_i_2_n_0\,
      S(2) => \section_out11[72]_i_3_n_0\,
      S(1) => \section_out11[72]_i_4_n_0\,
      S(0) => \section_out11[72]_i_5_n_0\
    );
\section_out11_reg[73]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[72]_i_1_n_6\,
      Q => section_out11_reg(73)
    );
\section_out11_reg[74]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[72]_i_1_n_5\,
      Q => section_out11_reg(74)
    );
\section_out11_reg[75]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[72]_i_1_n_4\,
      Q => section_out11_reg(75)
    );
\section_out11_reg[76]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[76]_i_1_n_7\,
      Q => section_out11_reg(76)
    );
\section_out11_reg[76]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[72]_i_1_n_0\,
      CO(3) => \section_out11_reg[76]_i_1_n_0\,
      CO(2) => \section_out11_reg[76]_i_1_n_1\,
      CO(1) => \section_out11_reg[76]_i_1_n_2\,
      CO(0) => \section_out11_reg[76]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(79 downto 76),
      O(3) => \section_out11_reg[76]_i_1_n_4\,
      O(2) => \section_out11_reg[76]_i_1_n_5\,
      O(1) => \section_out11_reg[76]_i_1_n_6\,
      O(0) => \section_out11_reg[76]_i_1_n_7\,
      S(3) => \section_out11[76]_i_2_n_0\,
      S(2) => \section_out11[76]_i_3_n_0\,
      S(1) => \section_out11[76]_i_4_n_0\,
      S(0) => \section_out11[76]_i_5_n_0\
    );
\section_out11_reg[77]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[76]_i_1_n_6\,
      Q => section_out11_reg(77)
    );
\section_out11_reg[78]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[76]_i_1_n_5\,
      Q => section_out11_reg(78)
    );
\section_out11_reg[79]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[76]_i_1_n_4\,
      Q => section_out11_reg(79)
    );
\section_out11_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[4]_i_1_n_4\,
      Q => section_out11_reg(7)
    );
\section_out11_reg[80]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[80]_i_1_n_7\,
      Q => section_out11_reg(80)
    );
\section_out11_reg[80]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[76]_i_1_n_0\,
      CO(3) => \section_out11_reg[80]_i_1_n_0\,
      CO(2) => \section_out11_reg[80]_i_1_n_1\,
      CO(1) => \section_out11_reg[80]_i_1_n_2\,
      CO(0) => \section_out11_reg[80]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => section_out10_reg(79),
      DI(2) => section_out10_reg(79),
      DI(1) => section_out10_reg(79),
      DI(0) => section_out10_reg(79),
      O(3) => \section_out11_reg[80]_i_1_n_4\,
      O(2) => \section_out11_reg[80]_i_1_n_5\,
      O(1) => \section_out11_reg[80]_i_1_n_6\,
      O(0) => \section_out11_reg[80]_i_1_n_7\,
      S(3) => \section_out11[80]_i_2_n_0\,
      S(2) => \section_out11[80]_i_3_n_0\,
      S(1) => \section_out11[80]_i_4_n_0\,
      S(0) => \section_out11[80]_i_5_n_0\
    );
\section_out11_reg[81]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[80]_i_1_n_6\,
      Q => section_out11_reg(81)
    );
\section_out11_reg[82]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[80]_i_1_n_5\,
      Q => section_out11_reg(82)
    );
\section_out11_reg[83]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[80]_i_1_n_4\,
      Q => section_out11_reg(83)
    );
\section_out11_reg[84]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[84]_i_1_n_7\,
      Q => section_out11_reg(84)
    );
\section_out11_reg[84]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[80]_i_1_n_0\,
      CO(3) => \section_out11_reg[84]_i_1_n_0\,
      CO(2) => \section_out11_reg[84]_i_1_n_1\,
      CO(1) => \section_out11_reg[84]_i_1_n_2\,
      CO(0) => \section_out11_reg[84]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => section_out10_reg(79),
      DI(2) => section_out10_reg(79),
      DI(1) => section_out10_reg(79),
      DI(0) => section_out10_reg(79),
      O(3) => \section_out11_reg[84]_i_1_n_4\,
      O(2) => \section_out11_reg[84]_i_1_n_5\,
      O(1) => \section_out11_reg[84]_i_1_n_6\,
      O(0) => \section_out11_reg[84]_i_1_n_7\,
      S(3) => \section_out11[84]_i_2_n_0\,
      S(2) => \section_out11[84]_i_3_n_0\,
      S(1) => \section_out11[84]_i_4_n_0\,
      S(0) => \section_out11[84]_i_5_n_0\
    );
\section_out11_reg[85]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[84]_i_1_n_6\,
      Q => section_out11_reg(85)
    );
\section_out11_reg[86]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[84]_i_1_n_5\,
      Q => section_out11_reg(86)
    );
\section_out11_reg[87]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[84]_i_1_n_4\,
      Q => section_out11_reg(87)
    );
\section_out11_reg[88]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[88]_i_1_n_7\,
      Q => section_out11_reg(88)
    );
\section_out11_reg[88]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[84]_i_1_n_0\,
      CO(3) => \section_out11_reg[88]_i_1_n_0\,
      CO(2) => \section_out11_reg[88]_i_1_n_1\,
      CO(1) => \section_out11_reg[88]_i_1_n_2\,
      CO(0) => \section_out11_reg[88]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => section_out10_reg(79),
      DI(2) => section_out10_reg(79),
      DI(1) => section_out10_reg(79),
      DI(0) => section_out10_reg(79),
      O(3) => \section_out11_reg[88]_i_1_n_4\,
      O(2) => \section_out11_reg[88]_i_1_n_5\,
      O(1) => \section_out11_reg[88]_i_1_n_6\,
      O(0) => \section_out11_reg[88]_i_1_n_7\,
      S(3) => \section_out11[88]_i_2_n_0\,
      S(2) => \section_out11[88]_i_3_n_0\,
      S(1) => \section_out11[88]_i_4_n_0\,
      S(0) => \section_out11[88]_i_5_n_0\
    );
\section_out11_reg[89]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[88]_i_1_n_6\,
      Q => section_out11_reg(89)
    );
\section_out11_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[8]_i_1_n_7\,
      Q => section_out11_reg(8)
    );
\section_out11_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[4]_i_1_n_0\,
      CO(3) => \section_out11_reg[8]_i_1_n_0\,
      CO(2) => \section_out11_reg[8]_i_1_n_1\,
      CO(1) => \section_out11_reg[8]_i_1_n_2\,
      CO(0) => \section_out11_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out10_reg(11 downto 8),
      O(3) => \section_out11_reg[8]_i_1_n_4\,
      O(2) => \section_out11_reg[8]_i_1_n_5\,
      O(1) => \section_out11_reg[8]_i_1_n_6\,
      O(0) => \section_out11_reg[8]_i_1_n_7\,
      S(3) => \section_out11[8]_i_2_n_0\,
      S(2) => \section_out11[8]_i_3_n_0\,
      S(1) => \section_out11[8]_i_4_n_0\,
      S(0) => \section_out11[8]_i_5_n_0\
    );
\section_out11_reg[90]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[88]_i_1_n_5\,
      Q => section_out11_reg(90)
    );
\section_out11_reg[91]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[88]_i_1_n_4\,
      Q => section_out11_reg(91)
    );
\section_out11_reg[92]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[92]_i_1_n_7\,
      Q => section_out11_reg(92)
    );
\section_out11_reg[92]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out11_reg[88]_i_1_n_0\,
      CO(3 downto 2) => \NLW_section_out11_reg[92]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \section_out11_reg[92]_i_1_n_2\,
      CO(0) => \section_out11_reg[92]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => section_out10_reg(79),
      DI(0) => section_out10_reg(79),
      O(3) => \NLW_section_out11_reg[92]_i_1_O_UNCONNECTED\(3),
      O(2) => \section_out11_reg[92]_i_1_n_5\,
      O(1) => \section_out11_reg[92]_i_1_n_6\,
      O(0) => \section_out11_reg[92]_i_1_n_7\,
      S(3) => '0',
      S(2) => \section_out11[92]_i_2_n_0\,
      S(1) => \section_out11[92]_i_3_n_0\,
      S(0) => \section_out11[92]_i_4_n_0\
    );
\section_out11_reg[93]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[92]_i_1_n_6\,
      Q => section_out11_reg(93)
    );
\section_out11_reg[94]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[92]_i_1_n_5\,
      Q => section_out11_reg(94)
    );
\section_out11_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out11_reg[8]_i_1_n_6\,
      Q => section_out11_reg(9)
    );
\section_out12[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(3),
      I1 => \section_out12_reg_n_0_[3]\,
      O => \section_out12[0]_i_2_n_0\
    );
\section_out12[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(2),
      I1 => \section_out12_reg_n_0_[2]\,
      O => \section_out12[0]_i_3_n_0\
    );
\section_out12[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(1),
      I1 => \section_out12_reg_n_0_[1]\,
      O => \section_out12[0]_i_4_n_0\
    );
\section_out12[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(0),
      I1 => \section_out12_reg_n_0_[0]\,
      O => \section_out12[0]_i_5_n_0\
    );
\section_out12[100]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(94),
      I1 => \section_out12_reg_n_0_[103]\,
      O => \section_out12[100]_i_2_n_0\
    );
\section_out12[100]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(94),
      I1 => \section_out12_reg_n_0_[102]\,
      O => \section_out12[100]_i_3_n_0\
    );
\section_out12[100]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(94),
      I1 => \section_out12_reg_n_0_[101]\,
      O => \section_out12[100]_i_4_n_0\
    );
\section_out12[100]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(94),
      I1 => \section_out12_reg_n_0_[100]\,
      O => \section_out12[100]_i_5_n_0\
    );
\section_out12[104]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(94),
      I1 => \section_out12_reg_n_0_[107]\,
      O => \section_out12[104]_i_2_n_0\
    );
\section_out12[104]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(94),
      I1 => \section_out12_reg_n_0_[106]\,
      O => \section_out12[104]_i_3_n_0\
    );
\section_out12[104]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(94),
      I1 => \section_out12_reg_n_0_[105]\,
      O => \section_out12[104]_i_4_n_0\
    );
\section_out12[104]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(94),
      I1 => \section_out12_reg_n_0_[104]\,
      O => \section_out12[104]_i_5_n_0\
    );
\section_out12[108]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(94),
      I1 => \section_out12_reg_n_0_[108]\,
      O => \section_out12[108]_i_2_n_0\
    );
\section_out12[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(15),
      I1 => \section_out12_reg_n_0_[15]\,
      O => \section_out12[12]_i_2_n_0\
    );
\section_out12[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(14),
      I1 => \section_out12_reg_n_0_[14]\,
      O => \section_out12[12]_i_3_n_0\
    );
\section_out12[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(13),
      I1 => \section_out12_reg_n_0_[13]\,
      O => \section_out12[12]_i_4_n_0\
    );
\section_out12[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(12),
      I1 => \section_out12_reg_n_0_[12]\,
      O => \section_out12[12]_i_5_n_0\
    );
\section_out12[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(19),
      I1 => \section_out12_reg_n_0_[19]\,
      O => \section_out12[16]_i_2_n_0\
    );
\section_out12[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(18),
      I1 => \section_out12_reg_n_0_[18]\,
      O => \section_out12[16]_i_3_n_0\
    );
\section_out12[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(17),
      I1 => \section_out12_reg_n_0_[17]\,
      O => \section_out12[16]_i_4_n_0\
    );
\section_out12[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(16),
      I1 => \section_out12_reg_n_0_[16]\,
      O => \section_out12[16]_i_5_n_0\
    );
\section_out12[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(23),
      I1 => \section_out12_reg_n_0_[23]\,
      O => \section_out12[20]_i_2_n_0\
    );
\section_out12[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(22),
      I1 => \section_out12_reg_n_0_[22]\,
      O => \section_out12[20]_i_3_n_0\
    );
\section_out12[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(21),
      I1 => \section_out12_reg_n_0_[21]\,
      O => \section_out12[20]_i_4_n_0\
    );
\section_out12[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(20),
      I1 => \section_out12_reg_n_0_[20]\,
      O => \section_out12[20]_i_5_n_0\
    );
\section_out12[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(27),
      I1 => \section_out12_reg_n_0_[27]\,
      O => \section_out12[24]_i_2_n_0\
    );
\section_out12[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(26),
      I1 => \section_out12_reg_n_0_[26]\,
      O => \section_out12[24]_i_3_n_0\
    );
\section_out12[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(25),
      I1 => \section_out12_reg_n_0_[25]\,
      O => \section_out12[24]_i_4_n_0\
    );
\section_out12[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(24),
      I1 => \section_out12_reg_n_0_[24]\,
      O => \section_out12[24]_i_5_n_0\
    );
\section_out12[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(31),
      I1 => \section_out12_reg_n_0_[31]\,
      O => \section_out12[28]_i_2_n_0\
    );
\section_out12[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(30),
      I1 => \section_out12_reg_n_0_[30]\,
      O => \section_out12[28]_i_3_n_0\
    );
\section_out12[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(29),
      I1 => \section_out12_reg_n_0_[29]\,
      O => \section_out12[28]_i_4_n_0\
    );
\section_out12[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(28),
      I1 => \section_out12_reg_n_0_[28]\,
      O => \section_out12[28]_i_5_n_0\
    );
\section_out12[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(35),
      I1 => \section_out12_reg_n_0_[35]\,
      O => \section_out12[32]_i_2_n_0\
    );
\section_out12[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(34),
      I1 => \section_out12_reg_n_0_[34]\,
      O => \section_out12[32]_i_3_n_0\
    );
\section_out12[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(33),
      I1 => \section_out12_reg_n_0_[33]\,
      O => \section_out12[32]_i_4_n_0\
    );
\section_out12[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(32),
      I1 => \section_out12_reg_n_0_[32]\,
      O => \section_out12[32]_i_5_n_0\
    );
\section_out12[36]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(39),
      I1 => \section_out12_reg_n_0_[39]\,
      O => \section_out12[36]_i_2_n_0\
    );
\section_out12[36]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(38),
      I1 => \section_out12_reg_n_0_[38]\,
      O => \section_out12[36]_i_3_n_0\
    );
\section_out12[36]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(37),
      I1 => \section_out12_reg_n_0_[37]\,
      O => \section_out12[36]_i_4_n_0\
    );
\section_out12[36]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(36),
      I1 => \section_out12_reg_n_0_[36]\,
      O => \section_out12[36]_i_5_n_0\
    );
\section_out12[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(43),
      I1 => \section_out12_reg_n_0_[43]\,
      O => \section_out12[40]_i_2_n_0\
    );
\section_out12[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(42),
      I1 => \section_out12_reg_n_0_[42]\,
      O => \section_out12[40]_i_3_n_0\
    );
\section_out12[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(41),
      I1 => \section_out12_reg_n_0_[41]\,
      O => \section_out12[40]_i_4_n_0\
    );
\section_out12[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(40),
      I1 => \section_out12_reg_n_0_[40]\,
      O => \section_out12[40]_i_5_n_0\
    );
\section_out12[44]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(47),
      I1 => \section_out12_reg_n_0_[47]\,
      O => \section_out12[44]_i_2_n_0\
    );
\section_out12[44]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(46),
      I1 => \section_out12_reg_n_0_[46]\,
      O => \section_out12[44]_i_3_n_0\
    );
\section_out12[44]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(45),
      I1 => \section_out12_reg_n_0_[45]\,
      O => \section_out12[44]_i_4_n_0\
    );
\section_out12[44]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(44),
      I1 => \section_out12_reg_n_0_[44]\,
      O => \section_out12[44]_i_5_n_0\
    );
\section_out12[48]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(51),
      I1 => \section_out12_reg_n_0_[51]\,
      O => \section_out12[48]_i_2_n_0\
    );
\section_out12[48]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(50),
      I1 => \section_out12_reg_n_0_[50]\,
      O => \section_out12[48]_i_3_n_0\
    );
\section_out12[48]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(49),
      I1 => \section_out12_reg_n_0_[49]\,
      O => \section_out12[48]_i_4_n_0\
    );
\section_out12[48]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(48),
      I1 => \section_out12_reg_n_0_[48]\,
      O => \section_out12[48]_i_5_n_0\
    );
\section_out12[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(7),
      I1 => \section_out12_reg_n_0_[7]\,
      O => \section_out12[4]_i_2_n_0\
    );
\section_out12[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(6),
      I1 => \section_out12_reg_n_0_[6]\,
      O => \section_out12[4]_i_3_n_0\
    );
\section_out12[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(5),
      I1 => \section_out12_reg_n_0_[5]\,
      O => \section_out12[4]_i_4_n_0\
    );
\section_out12[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(4),
      I1 => \section_out12_reg_n_0_[4]\,
      O => \section_out12[4]_i_5_n_0\
    );
\section_out12[52]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(55),
      I1 => \section_out12_reg_n_0_[55]\,
      O => \section_out12[52]_i_2_n_0\
    );
\section_out12[52]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(54),
      I1 => \section_out12_reg_n_0_[54]\,
      O => \section_out12[52]_i_3_n_0\
    );
\section_out12[52]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(53),
      I1 => \section_out12_reg_n_0_[53]\,
      O => \section_out12[52]_i_4_n_0\
    );
\section_out12[52]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(52),
      I1 => \section_out12_reg_n_0_[52]\,
      O => \section_out12[52]_i_5_n_0\
    );
\section_out12[56]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(59),
      I1 => \section_out12_reg_n_0_[59]\,
      O => \section_out12[56]_i_2_n_0\
    );
\section_out12[56]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(58),
      I1 => \section_out12_reg_n_0_[58]\,
      O => \section_out12[56]_i_3_n_0\
    );
\section_out12[56]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(57),
      I1 => \section_out12_reg_n_0_[57]\,
      O => \section_out12[56]_i_4_n_0\
    );
\section_out12[56]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(56),
      I1 => \section_out12_reg_n_0_[56]\,
      O => \section_out12[56]_i_5_n_0\
    );
\section_out12[60]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(63),
      I1 => \section_out12_reg_n_0_[63]\,
      O => \section_out12[60]_i_2_n_0\
    );
\section_out12[60]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(62),
      I1 => \section_out12_reg_n_0_[62]\,
      O => \section_out12[60]_i_3_n_0\
    );
\section_out12[60]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(61),
      I1 => \section_out12_reg_n_0_[61]\,
      O => \section_out12[60]_i_4_n_0\
    );
\section_out12[60]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(60),
      I1 => \section_out12_reg_n_0_[60]\,
      O => \section_out12[60]_i_5_n_0\
    );
\section_out12[64]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(67),
      I1 => \section_out12_reg_n_0_[67]\,
      O => \section_out12[64]_i_2_n_0\
    );
\section_out12[64]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(66),
      I1 => \section_out12_reg_n_0_[66]\,
      O => \section_out12[64]_i_3_n_0\
    );
\section_out12[64]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(65),
      I1 => \section_out12_reg_n_0_[65]\,
      O => \section_out12[64]_i_4_n_0\
    );
\section_out12[64]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(64),
      I1 => \section_out12_reg_n_0_[64]\,
      O => \section_out12[64]_i_5_n_0\
    );
\section_out12[68]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(71),
      I1 => \section_out12_reg_n_0_[71]\,
      O => \section_out12[68]_i_2_n_0\
    );
\section_out12[68]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(70),
      I1 => \section_out12_reg_n_0_[70]\,
      O => \section_out12[68]_i_3_n_0\
    );
\section_out12[68]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(69),
      I1 => \section_out12_reg_n_0_[69]\,
      O => \section_out12[68]_i_4_n_0\
    );
\section_out12[68]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(68),
      I1 => \section_out12_reg_n_0_[68]\,
      O => \section_out12[68]_i_5_n_0\
    );
\section_out12[72]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(75),
      I1 => \section_out12_reg_n_0_[75]\,
      O => \section_out12[72]_i_2_n_0\
    );
\section_out12[72]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(74),
      I1 => \section_out12_reg_n_0_[74]\,
      O => \section_out12[72]_i_3_n_0\
    );
\section_out12[72]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(73),
      I1 => \section_out12_reg_n_0_[73]\,
      O => \section_out12[72]_i_4_n_0\
    );
\section_out12[72]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(72),
      I1 => \section_out12_reg_n_0_[72]\,
      O => \section_out12[72]_i_5_n_0\
    );
\section_out12[76]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(79),
      I1 => \section_out12_reg_n_0_[79]\,
      O => \section_out12[76]_i_2_n_0\
    );
\section_out12[76]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(78),
      I1 => \section_out12_reg_n_0_[78]\,
      O => \section_out12[76]_i_3_n_0\
    );
\section_out12[76]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(77),
      I1 => \section_out12_reg_n_0_[77]\,
      O => \section_out12[76]_i_4_n_0\
    );
\section_out12[76]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(76),
      I1 => \section_out12_reg_n_0_[76]\,
      O => \section_out12[76]_i_5_n_0\
    );
\section_out12[80]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(83),
      I1 => \section_out12_reg_n_0_[83]\,
      O => \section_out12[80]_i_2_n_0\
    );
\section_out12[80]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(82),
      I1 => \section_out12_reg_n_0_[82]\,
      O => \section_out12[80]_i_3_n_0\
    );
\section_out12[80]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(81),
      I1 => \section_out12_reg_n_0_[81]\,
      O => \section_out12[80]_i_4_n_0\
    );
\section_out12[80]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(80),
      I1 => \section_out12_reg_n_0_[80]\,
      O => \section_out12[80]_i_5_n_0\
    );
\section_out12[84]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(87),
      I1 => \section_out12_reg_n_0_[87]\,
      O => \section_out12[84]_i_2_n_0\
    );
\section_out12[84]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(86),
      I1 => \section_out12_reg_n_0_[86]\,
      O => \section_out12[84]_i_3_n_0\
    );
\section_out12[84]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(85),
      I1 => \section_out12_reg_n_0_[85]\,
      O => \section_out12[84]_i_4_n_0\
    );
\section_out12[84]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(84),
      I1 => \section_out12_reg_n_0_[84]\,
      O => \section_out12[84]_i_5_n_0\
    );
\section_out12[88]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(91),
      I1 => \section_out12_reg_n_0_[91]\,
      O => \section_out12[88]_i_2_n_0\
    );
\section_out12[88]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(90),
      I1 => \section_out12_reg_n_0_[90]\,
      O => \section_out12[88]_i_3_n_0\
    );
\section_out12[88]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(89),
      I1 => \section_out12_reg_n_0_[89]\,
      O => \section_out12[88]_i_4_n_0\
    );
\section_out12[88]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(88),
      I1 => \section_out12_reg_n_0_[88]\,
      O => \section_out12[88]_i_5_n_0\
    );
\section_out12[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(11),
      I1 => \section_out12_reg_n_0_[11]\,
      O => \section_out12[8]_i_2_n_0\
    );
\section_out12[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(10),
      I1 => \section_out12_reg_n_0_[10]\,
      O => \section_out12[8]_i_3_n_0\
    );
\section_out12[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(9),
      I1 => \section_out12_reg_n_0_[9]\,
      O => \section_out12[8]_i_4_n_0\
    );
\section_out12[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(8),
      I1 => \section_out12_reg_n_0_[8]\,
      O => \section_out12[8]_i_5_n_0\
    );
\section_out12[92]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(94),
      I1 => \section_out12_reg_n_0_[95]\,
      O => \section_out12[92]_i_2_n_0\
    );
\section_out12[92]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(94),
      I1 => \section_out12_reg_n_0_[94]\,
      O => \section_out12[92]_i_3_n_0\
    );
\section_out12[92]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(93),
      I1 => \section_out12_reg_n_0_[93]\,
      O => \section_out12[92]_i_4_n_0\
    );
\section_out12[92]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(92),
      I1 => \section_out12_reg_n_0_[92]\,
      O => \section_out12[92]_i_5_n_0\
    );
\section_out12[96]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(94),
      I1 => \section_out12_reg_n_0_[99]\,
      O => \section_out12[96]_i_2_n_0\
    );
\section_out12[96]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(94),
      I1 => \section_out12_reg_n_0_[98]\,
      O => \section_out12[96]_i_3_n_0\
    );
\section_out12[96]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(94),
      I1 => \section_out12_reg_n_0_[97]\,
      O => \section_out12[96]_i_4_n_0\
    );
\section_out12[96]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out11_reg(94),
      I1 => \section_out12_reg_n_0_[96]\,
      O => \section_out12[96]_i_5_n_0\
    );
\section_out12_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[0]_i_1_n_7\,
      Q => \section_out12_reg_n_0_[0]\
    );
\section_out12_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \section_out12_reg[0]_i_1_n_0\,
      CO(2) => \section_out12_reg[0]_i_1_n_1\,
      CO(1) => \section_out12_reg[0]_i_1_n_2\,
      CO(0) => \section_out12_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(3 downto 0),
      O(3) => \section_out12_reg[0]_i_1_n_4\,
      O(2) => \section_out12_reg[0]_i_1_n_5\,
      O(1) => \section_out12_reg[0]_i_1_n_6\,
      O(0) => \section_out12_reg[0]_i_1_n_7\,
      S(3) => \section_out12[0]_i_2_n_0\,
      S(2) => \section_out12[0]_i_3_n_0\,
      S(1) => \section_out12[0]_i_4_n_0\,
      S(0) => \section_out12[0]_i_5_n_0\
    );
\section_out12_reg[100]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[100]_i_1_n_7\,
      Q => \section_out12_reg_n_0_[100]\
    );
\section_out12_reg[100]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[96]_i_1_n_0\,
      CO(3) => \section_out12_reg[100]_i_1_n_0\,
      CO(2) => \section_out12_reg[100]_i_1_n_1\,
      CO(1) => \section_out12_reg[100]_i_1_n_2\,
      CO(0) => \section_out12_reg[100]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => section_out11_reg(94),
      DI(2) => section_out11_reg(94),
      DI(1) => section_out11_reg(94),
      DI(0) => section_out11_reg(94),
      O(3) => \section_out12_reg[100]_i_1_n_4\,
      O(2) => \section_out12_reg[100]_i_1_n_5\,
      O(1) => \section_out12_reg[100]_i_1_n_6\,
      O(0) => \section_out12_reg[100]_i_1_n_7\,
      S(3) => \section_out12[100]_i_2_n_0\,
      S(2) => \section_out12[100]_i_3_n_0\,
      S(1) => \section_out12[100]_i_4_n_0\,
      S(0) => \section_out12[100]_i_5_n_0\
    );
\section_out12_reg[101]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[100]_i_1_n_6\,
      Q => \section_out12_reg_n_0_[101]\
    );
\section_out12_reg[102]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[100]_i_1_n_5\,
      Q => \section_out12_reg_n_0_[102]\
    );
\section_out12_reg[103]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[100]_i_1_n_4\,
      Q => \section_out12_reg_n_0_[103]\
    );
\section_out12_reg[104]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[104]_i_1_n_7\,
      Q => \section_out12_reg_n_0_[104]\
    );
\section_out12_reg[104]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[100]_i_1_n_0\,
      CO(3) => \section_out12_reg[104]_i_1_n_0\,
      CO(2) => \section_out12_reg[104]_i_1_n_1\,
      CO(1) => \section_out12_reg[104]_i_1_n_2\,
      CO(0) => \section_out12_reg[104]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => section_out11_reg(94),
      DI(2) => section_out11_reg(94),
      DI(1) => section_out11_reg(94),
      DI(0) => section_out11_reg(94),
      O(3) => \section_out12_reg[104]_i_1_n_4\,
      O(2) => \section_out12_reg[104]_i_1_n_5\,
      O(1) => \section_out12_reg[104]_i_1_n_6\,
      O(0) => \section_out12_reg[104]_i_1_n_7\,
      S(3) => \section_out12[104]_i_2_n_0\,
      S(2) => \section_out12[104]_i_3_n_0\,
      S(1) => \section_out12[104]_i_4_n_0\,
      S(0) => \section_out12[104]_i_5_n_0\
    );
\section_out12_reg[105]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[104]_i_1_n_6\,
      Q => \section_out12_reg_n_0_[105]\
    );
\section_out12_reg[106]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[104]_i_1_n_5\,
      Q => \section_out12_reg_n_0_[106]\
    );
\section_out12_reg[107]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[104]_i_1_n_4\,
      Q => \section_out12_reg_n_0_[107]\
    );
\section_out12_reg[108]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[108]_i_1_n_7\,
      Q => \section_out12_reg_n_0_[108]\
    );
\section_out12_reg[108]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[104]_i_1_n_0\,
      CO(3 downto 0) => \NLW_section_out12_reg[108]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_section_out12_reg[108]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \section_out12_reg[108]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \section_out12[108]_i_2_n_0\
    );
\section_out12_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[8]_i_1_n_5\,
      Q => \section_out12_reg_n_0_[10]\
    );
\section_out12_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[8]_i_1_n_4\,
      Q => \section_out12_reg_n_0_[11]\
    );
\section_out12_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[12]_i_1_n_7\,
      Q => \section_out12_reg_n_0_[12]\
    );
\section_out12_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[8]_i_1_n_0\,
      CO(3) => \section_out12_reg[12]_i_1_n_0\,
      CO(2) => \section_out12_reg[12]_i_1_n_1\,
      CO(1) => \section_out12_reg[12]_i_1_n_2\,
      CO(0) => \section_out12_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(15 downto 12),
      O(3) => \section_out12_reg[12]_i_1_n_4\,
      O(2) => \section_out12_reg[12]_i_1_n_5\,
      O(1) => \section_out12_reg[12]_i_1_n_6\,
      O(0) => \section_out12_reg[12]_i_1_n_7\,
      S(3) => \section_out12[12]_i_2_n_0\,
      S(2) => \section_out12[12]_i_3_n_0\,
      S(1) => \section_out12[12]_i_4_n_0\,
      S(0) => \section_out12[12]_i_5_n_0\
    );
\section_out12_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[12]_i_1_n_6\,
      Q => \section_out12_reg_n_0_[13]\
    );
\section_out12_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[12]_i_1_n_5\,
      Q => \section_out12_reg_n_0_[14]\
    );
\section_out12_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[12]_i_1_n_4\,
      Q => \section_out12_reg_n_0_[15]\
    );
\section_out12_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[16]_i_1_n_7\,
      Q => \section_out12_reg_n_0_[16]\
    );
\section_out12_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[12]_i_1_n_0\,
      CO(3) => \section_out12_reg[16]_i_1_n_0\,
      CO(2) => \section_out12_reg[16]_i_1_n_1\,
      CO(1) => \section_out12_reg[16]_i_1_n_2\,
      CO(0) => \section_out12_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(19 downto 16),
      O(3) => \section_out12_reg[16]_i_1_n_4\,
      O(2) => \section_out12_reg[16]_i_1_n_5\,
      O(1) => \section_out12_reg[16]_i_1_n_6\,
      O(0) => \section_out12_reg[16]_i_1_n_7\,
      S(3) => \section_out12[16]_i_2_n_0\,
      S(2) => \section_out12[16]_i_3_n_0\,
      S(1) => \section_out12[16]_i_4_n_0\,
      S(0) => \section_out12[16]_i_5_n_0\
    );
\section_out12_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[16]_i_1_n_6\,
      Q => \section_out12_reg_n_0_[17]\
    );
\section_out12_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[16]_i_1_n_5\,
      Q => \section_out12_reg_n_0_[18]\
    );
\section_out12_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[16]_i_1_n_4\,
      Q => \section_out12_reg_n_0_[19]\
    );
\section_out12_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[0]_i_1_n_6\,
      Q => \section_out12_reg_n_0_[1]\
    );
\section_out12_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[20]_i_1_n_7\,
      Q => \section_out12_reg_n_0_[20]\
    );
\section_out12_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[16]_i_1_n_0\,
      CO(3) => \section_out12_reg[20]_i_1_n_0\,
      CO(2) => \section_out12_reg[20]_i_1_n_1\,
      CO(1) => \section_out12_reg[20]_i_1_n_2\,
      CO(0) => \section_out12_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(23 downto 20),
      O(3) => \section_out12_reg[20]_i_1_n_4\,
      O(2) => \section_out12_reg[20]_i_1_n_5\,
      O(1) => \section_out12_reg[20]_i_1_n_6\,
      O(0) => \section_out12_reg[20]_i_1_n_7\,
      S(3) => \section_out12[20]_i_2_n_0\,
      S(2) => \section_out12[20]_i_3_n_0\,
      S(1) => \section_out12[20]_i_4_n_0\,
      S(0) => \section_out12[20]_i_5_n_0\
    );
\section_out12_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[20]_i_1_n_6\,
      Q => \section_out12_reg_n_0_[21]\
    );
\section_out12_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[20]_i_1_n_5\,
      Q => \section_out12_reg_n_0_[22]\
    );
\section_out12_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[20]_i_1_n_4\,
      Q => \section_out12_reg_n_0_[23]\
    );
\section_out12_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[24]_i_1_n_7\,
      Q => \section_out12_reg_n_0_[24]\
    );
\section_out12_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[20]_i_1_n_0\,
      CO(3) => \section_out12_reg[24]_i_1_n_0\,
      CO(2) => \section_out12_reg[24]_i_1_n_1\,
      CO(1) => \section_out12_reg[24]_i_1_n_2\,
      CO(0) => \section_out12_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(27 downto 24),
      O(3) => \section_out12_reg[24]_i_1_n_4\,
      O(2) => \section_out12_reg[24]_i_1_n_5\,
      O(1) => \section_out12_reg[24]_i_1_n_6\,
      O(0) => \section_out12_reg[24]_i_1_n_7\,
      S(3) => \section_out12[24]_i_2_n_0\,
      S(2) => \section_out12[24]_i_3_n_0\,
      S(1) => \section_out12[24]_i_4_n_0\,
      S(0) => \section_out12[24]_i_5_n_0\
    );
\section_out12_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[24]_i_1_n_6\,
      Q => \section_out12_reg_n_0_[25]\
    );
\section_out12_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[24]_i_1_n_5\,
      Q => \section_out12_reg_n_0_[26]\
    );
\section_out12_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[24]_i_1_n_4\,
      Q => \section_out12_reg_n_0_[27]\
    );
\section_out12_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[28]_i_1_n_7\,
      Q => \section_out12_reg_n_0_[28]\
    );
\section_out12_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[24]_i_1_n_0\,
      CO(3) => \section_out12_reg[28]_i_1_n_0\,
      CO(2) => \section_out12_reg[28]_i_1_n_1\,
      CO(1) => \section_out12_reg[28]_i_1_n_2\,
      CO(0) => \section_out12_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(31 downto 28),
      O(3) => \section_out12_reg[28]_i_1_n_4\,
      O(2) => \section_out12_reg[28]_i_1_n_5\,
      O(1) => \section_out12_reg[28]_i_1_n_6\,
      O(0) => \section_out12_reg[28]_i_1_n_7\,
      S(3) => \section_out12[28]_i_2_n_0\,
      S(2) => \section_out12[28]_i_3_n_0\,
      S(1) => \section_out12[28]_i_4_n_0\,
      S(0) => \section_out12[28]_i_5_n_0\
    );
\section_out12_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[28]_i_1_n_6\,
      Q => \section_out12_reg_n_0_[29]\
    );
\section_out12_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[0]_i_1_n_5\,
      Q => \section_out12_reg_n_0_[2]\
    );
\section_out12_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[28]_i_1_n_5\,
      Q => \section_out12_reg_n_0_[30]\
    );
\section_out12_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[28]_i_1_n_4\,
      Q => \section_out12_reg_n_0_[31]\
    );
\section_out12_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[32]_i_1_n_7\,
      Q => \section_out12_reg_n_0_[32]\
    );
\section_out12_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[28]_i_1_n_0\,
      CO(3) => \section_out12_reg[32]_i_1_n_0\,
      CO(2) => \section_out12_reg[32]_i_1_n_1\,
      CO(1) => \section_out12_reg[32]_i_1_n_2\,
      CO(0) => \section_out12_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(35 downto 32),
      O(3) => \section_out12_reg[32]_i_1_n_4\,
      O(2) => \section_out12_reg[32]_i_1_n_5\,
      O(1) => \section_out12_reg[32]_i_1_n_6\,
      O(0) => \section_out12_reg[32]_i_1_n_7\,
      S(3) => \section_out12[32]_i_2_n_0\,
      S(2) => \section_out12[32]_i_3_n_0\,
      S(1) => \section_out12[32]_i_4_n_0\,
      S(0) => \section_out12[32]_i_5_n_0\
    );
\section_out12_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[32]_i_1_n_6\,
      Q => \section_out12_reg_n_0_[33]\
    );
\section_out12_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[32]_i_1_n_5\,
      Q => \section_out12_reg_n_0_[34]\
    );
\section_out12_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[32]_i_1_n_4\,
      Q => \section_out12_reg_n_0_[35]\
    );
\section_out12_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[36]_i_1_n_7\,
      Q => \section_out12_reg_n_0_[36]\
    );
\section_out12_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[32]_i_1_n_0\,
      CO(3) => \section_out12_reg[36]_i_1_n_0\,
      CO(2) => \section_out12_reg[36]_i_1_n_1\,
      CO(1) => \section_out12_reg[36]_i_1_n_2\,
      CO(0) => \section_out12_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(39 downto 36),
      O(3) => \section_out12_reg[36]_i_1_n_4\,
      O(2) => \section_out12_reg[36]_i_1_n_5\,
      O(1) => \section_out12_reg[36]_i_1_n_6\,
      O(0) => \section_out12_reg[36]_i_1_n_7\,
      S(3) => \section_out12[36]_i_2_n_0\,
      S(2) => \section_out12[36]_i_3_n_0\,
      S(1) => \section_out12[36]_i_4_n_0\,
      S(0) => \section_out12[36]_i_5_n_0\
    );
\section_out12_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[36]_i_1_n_6\,
      Q => \section_out12_reg_n_0_[37]\
    );
\section_out12_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[36]_i_1_n_5\,
      Q => \section_out12_reg_n_0_[38]\
    );
\section_out12_reg[39]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[36]_i_1_n_4\,
      Q => \section_out12_reg_n_0_[39]\
    );
\section_out12_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[0]_i_1_n_4\,
      Q => \section_out12_reg_n_0_[3]\
    );
\section_out12_reg[40]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[40]_i_1_n_7\,
      Q => \section_out12_reg_n_0_[40]\
    );
\section_out12_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[36]_i_1_n_0\,
      CO(3) => \section_out12_reg[40]_i_1_n_0\,
      CO(2) => \section_out12_reg[40]_i_1_n_1\,
      CO(1) => \section_out12_reg[40]_i_1_n_2\,
      CO(0) => \section_out12_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(43 downto 40),
      O(3) => \section_out12_reg[40]_i_1_n_4\,
      O(2) => \section_out12_reg[40]_i_1_n_5\,
      O(1) => \section_out12_reg[40]_i_1_n_6\,
      O(0) => \section_out12_reg[40]_i_1_n_7\,
      S(3) => \section_out12[40]_i_2_n_0\,
      S(2) => \section_out12[40]_i_3_n_0\,
      S(1) => \section_out12[40]_i_4_n_0\,
      S(0) => \section_out12[40]_i_5_n_0\
    );
\section_out12_reg[41]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[40]_i_1_n_6\,
      Q => \section_out12_reg_n_0_[41]\
    );
\section_out12_reg[42]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[40]_i_1_n_5\,
      Q => \section_out12_reg_n_0_[42]\
    );
\section_out12_reg[43]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[40]_i_1_n_4\,
      Q => \section_out12_reg_n_0_[43]\
    );
\section_out12_reg[44]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[44]_i_1_n_7\,
      Q => \section_out12_reg_n_0_[44]\
    );
\section_out12_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[40]_i_1_n_0\,
      CO(3) => \section_out12_reg[44]_i_1_n_0\,
      CO(2) => \section_out12_reg[44]_i_1_n_1\,
      CO(1) => \section_out12_reg[44]_i_1_n_2\,
      CO(0) => \section_out12_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(47 downto 44),
      O(3) => \section_out12_reg[44]_i_1_n_4\,
      O(2) => \section_out12_reg[44]_i_1_n_5\,
      O(1) => \section_out12_reg[44]_i_1_n_6\,
      O(0) => \section_out12_reg[44]_i_1_n_7\,
      S(3) => \section_out12[44]_i_2_n_0\,
      S(2) => \section_out12[44]_i_3_n_0\,
      S(1) => \section_out12[44]_i_4_n_0\,
      S(0) => \section_out12[44]_i_5_n_0\
    );
\section_out12_reg[45]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[44]_i_1_n_6\,
      Q => \section_out12_reg_n_0_[45]\
    );
\section_out12_reg[46]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[44]_i_1_n_5\,
      Q => \section_out12_reg_n_0_[46]\
    );
\section_out12_reg[47]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[44]_i_1_n_4\,
      Q => \section_out12_reg_n_0_[47]\
    );
\section_out12_reg[48]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[48]_i_1_n_7\,
      Q => \section_out12_reg_n_0_[48]\
    );
\section_out12_reg[48]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[44]_i_1_n_0\,
      CO(3) => \section_out12_reg[48]_i_1_n_0\,
      CO(2) => \section_out12_reg[48]_i_1_n_1\,
      CO(1) => \section_out12_reg[48]_i_1_n_2\,
      CO(0) => \section_out12_reg[48]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(51 downto 48),
      O(3) => \section_out12_reg[48]_i_1_n_4\,
      O(2) => \section_out12_reg[48]_i_1_n_5\,
      O(1) => \section_out12_reg[48]_i_1_n_6\,
      O(0) => \section_out12_reg[48]_i_1_n_7\,
      S(3) => \section_out12[48]_i_2_n_0\,
      S(2) => \section_out12[48]_i_3_n_0\,
      S(1) => \section_out12[48]_i_4_n_0\,
      S(0) => \section_out12[48]_i_5_n_0\
    );
\section_out12_reg[49]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[48]_i_1_n_6\,
      Q => \section_out12_reg_n_0_[49]\
    );
\section_out12_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[4]_i_1_n_7\,
      Q => \section_out12_reg_n_0_[4]\
    );
\section_out12_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[0]_i_1_n_0\,
      CO(3) => \section_out12_reg[4]_i_1_n_0\,
      CO(2) => \section_out12_reg[4]_i_1_n_1\,
      CO(1) => \section_out12_reg[4]_i_1_n_2\,
      CO(0) => \section_out12_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(7 downto 4),
      O(3) => \section_out12_reg[4]_i_1_n_4\,
      O(2) => \section_out12_reg[4]_i_1_n_5\,
      O(1) => \section_out12_reg[4]_i_1_n_6\,
      O(0) => \section_out12_reg[4]_i_1_n_7\,
      S(3) => \section_out12[4]_i_2_n_0\,
      S(2) => \section_out12[4]_i_3_n_0\,
      S(1) => \section_out12[4]_i_4_n_0\,
      S(0) => \section_out12[4]_i_5_n_0\
    );
\section_out12_reg[50]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[48]_i_1_n_5\,
      Q => \section_out12_reg_n_0_[50]\
    );
\section_out12_reg[51]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[48]_i_1_n_4\,
      Q => \section_out12_reg_n_0_[51]\
    );
\section_out12_reg[52]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[52]_i_1_n_7\,
      Q => \section_out12_reg_n_0_[52]\
    );
\section_out12_reg[52]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[48]_i_1_n_0\,
      CO(3) => \section_out12_reg[52]_i_1_n_0\,
      CO(2) => \section_out12_reg[52]_i_1_n_1\,
      CO(1) => \section_out12_reg[52]_i_1_n_2\,
      CO(0) => \section_out12_reg[52]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(55 downto 52),
      O(3) => \section_out12_reg[52]_i_1_n_4\,
      O(2) => \section_out12_reg[52]_i_1_n_5\,
      O(1) => \section_out12_reg[52]_i_1_n_6\,
      O(0) => \section_out12_reg[52]_i_1_n_7\,
      S(3) => \section_out12[52]_i_2_n_0\,
      S(2) => \section_out12[52]_i_3_n_0\,
      S(1) => \section_out12[52]_i_4_n_0\,
      S(0) => \section_out12[52]_i_5_n_0\
    );
\section_out12_reg[53]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[52]_i_1_n_6\,
      Q => \section_out12_reg_n_0_[53]\
    );
\section_out12_reg[54]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[52]_i_1_n_5\,
      Q => \section_out12_reg_n_0_[54]\
    );
\section_out12_reg[55]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[52]_i_1_n_4\,
      Q => \section_out12_reg_n_0_[55]\
    );
\section_out12_reg[56]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[56]_i_1_n_7\,
      Q => \section_out12_reg_n_0_[56]\
    );
\section_out12_reg[56]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[52]_i_1_n_0\,
      CO(3) => \section_out12_reg[56]_i_1_n_0\,
      CO(2) => \section_out12_reg[56]_i_1_n_1\,
      CO(1) => \section_out12_reg[56]_i_1_n_2\,
      CO(0) => \section_out12_reg[56]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(59 downto 56),
      O(3) => \section_out12_reg[56]_i_1_n_4\,
      O(2) => \section_out12_reg[56]_i_1_n_5\,
      O(1) => \section_out12_reg[56]_i_1_n_6\,
      O(0) => \section_out12_reg[56]_i_1_n_7\,
      S(3) => \section_out12[56]_i_2_n_0\,
      S(2) => \section_out12[56]_i_3_n_0\,
      S(1) => \section_out12[56]_i_4_n_0\,
      S(0) => \section_out12[56]_i_5_n_0\
    );
\section_out12_reg[57]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[56]_i_1_n_6\,
      Q => \section_out12_reg_n_0_[57]\
    );
\section_out12_reg[58]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[56]_i_1_n_5\,
      Q => \section_out12_reg_n_0_[58]\
    );
\section_out12_reg[59]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[56]_i_1_n_4\,
      Q => \section_out12_reg_n_0_[59]\
    );
\section_out12_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[4]_i_1_n_6\,
      Q => \section_out12_reg_n_0_[5]\
    );
\section_out12_reg[60]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[60]_i_1_n_7\,
      Q => \section_out12_reg_n_0_[60]\
    );
\section_out12_reg[60]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[56]_i_1_n_0\,
      CO(3) => \section_out12_reg[60]_i_1_n_0\,
      CO(2) => \section_out12_reg[60]_i_1_n_1\,
      CO(1) => \section_out12_reg[60]_i_1_n_2\,
      CO(0) => \section_out12_reg[60]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(63 downto 60),
      O(3) => \section_out12_reg[60]_i_1_n_4\,
      O(2) => \section_out12_reg[60]_i_1_n_5\,
      O(1) => \section_out12_reg[60]_i_1_n_6\,
      O(0) => \section_out12_reg[60]_i_1_n_7\,
      S(3) => \section_out12[60]_i_2_n_0\,
      S(2) => \section_out12[60]_i_3_n_0\,
      S(1) => \section_out12[60]_i_4_n_0\,
      S(0) => \section_out12[60]_i_5_n_0\
    );
\section_out12_reg[61]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[60]_i_1_n_6\,
      Q => \section_out12_reg_n_0_[61]\
    );
\section_out12_reg[62]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[60]_i_1_n_5\,
      Q => \section_out12_reg_n_0_[62]\
    );
\section_out12_reg[63]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[60]_i_1_n_4\,
      Q => \section_out12_reg_n_0_[63]\
    );
\section_out12_reg[64]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[64]_i_1_n_7\,
      Q => \section_out12_reg_n_0_[64]\
    );
\section_out12_reg[64]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[60]_i_1_n_0\,
      CO(3) => \section_out12_reg[64]_i_1_n_0\,
      CO(2) => \section_out12_reg[64]_i_1_n_1\,
      CO(1) => \section_out12_reg[64]_i_1_n_2\,
      CO(0) => \section_out12_reg[64]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(67 downto 64),
      O(3) => \section_out12_reg[64]_i_1_n_4\,
      O(2) => \section_out12_reg[64]_i_1_n_5\,
      O(1) => \section_out12_reg[64]_i_1_n_6\,
      O(0) => \section_out12_reg[64]_i_1_n_7\,
      S(3) => \section_out12[64]_i_2_n_0\,
      S(2) => \section_out12[64]_i_3_n_0\,
      S(1) => \section_out12[64]_i_4_n_0\,
      S(0) => \section_out12[64]_i_5_n_0\
    );
\section_out12_reg[65]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[64]_i_1_n_6\,
      Q => \section_out12_reg_n_0_[65]\
    );
\section_out12_reg[66]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[64]_i_1_n_5\,
      Q => \section_out12_reg_n_0_[66]\
    );
\section_out12_reg[67]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[64]_i_1_n_4\,
      Q => \section_out12_reg_n_0_[67]\
    );
\section_out12_reg[68]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[68]_i_1_n_7\,
      Q => \section_out12_reg_n_0_[68]\
    );
\section_out12_reg[68]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[64]_i_1_n_0\,
      CO(3) => \section_out12_reg[68]_i_1_n_0\,
      CO(2) => \section_out12_reg[68]_i_1_n_1\,
      CO(1) => \section_out12_reg[68]_i_1_n_2\,
      CO(0) => \section_out12_reg[68]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(71 downto 68),
      O(3) => \section_out12_reg[68]_i_1_n_4\,
      O(2) => \section_out12_reg[68]_i_1_n_5\,
      O(1) => \section_out12_reg[68]_i_1_n_6\,
      O(0) => \section_out12_reg[68]_i_1_n_7\,
      S(3) => \section_out12[68]_i_2_n_0\,
      S(2) => \section_out12[68]_i_3_n_0\,
      S(1) => \section_out12[68]_i_4_n_0\,
      S(0) => \section_out12[68]_i_5_n_0\
    );
\section_out12_reg[69]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[68]_i_1_n_6\,
      Q => \section_out12_reg_n_0_[69]\
    );
\section_out12_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[4]_i_1_n_5\,
      Q => \section_out12_reg_n_0_[6]\
    );
\section_out12_reg[70]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[68]_i_1_n_5\,
      Q => \section_out12_reg_n_0_[70]\
    );
\section_out12_reg[71]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[68]_i_1_n_4\,
      Q => \section_out12_reg_n_0_[71]\
    );
\section_out12_reg[72]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[72]_i_1_n_7\,
      Q => \section_out12_reg_n_0_[72]\
    );
\section_out12_reg[72]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[68]_i_1_n_0\,
      CO(3) => \section_out12_reg[72]_i_1_n_0\,
      CO(2) => \section_out12_reg[72]_i_1_n_1\,
      CO(1) => \section_out12_reg[72]_i_1_n_2\,
      CO(0) => \section_out12_reg[72]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(75 downto 72),
      O(3) => \section_out12_reg[72]_i_1_n_4\,
      O(2) => \section_out12_reg[72]_i_1_n_5\,
      O(1) => \section_out12_reg[72]_i_1_n_6\,
      O(0) => \section_out12_reg[72]_i_1_n_7\,
      S(3) => \section_out12[72]_i_2_n_0\,
      S(2) => \section_out12[72]_i_3_n_0\,
      S(1) => \section_out12[72]_i_4_n_0\,
      S(0) => \section_out12[72]_i_5_n_0\
    );
\section_out12_reg[73]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[72]_i_1_n_6\,
      Q => \section_out12_reg_n_0_[73]\
    );
\section_out12_reg[74]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[72]_i_1_n_5\,
      Q => \section_out12_reg_n_0_[74]\
    );
\section_out12_reg[75]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[72]_i_1_n_4\,
      Q => \section_out12_reg_n_0_[75]\
    );
\section_out12_reg[76]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[76]_i_1_n_7\,
      Q => \section_out12_reg_n_0_[76]\
    );
\section_out12_reg[76]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[72]_i_1_n_0\,
      CO(3) => \section_out12_reg[76]_i_1_n_0\,
      CO(2) => \section_out12_reg[76]_i_1_n_1\,
      CO(1) => \section_out12_reg[76]_i_1_n_2\,
      CO(0) => \section_out12_reg[76]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(79 downto 76),
      O(3) => \section_out12_reg[76]_i_1_n_4\,
      O(2) => \section_out12_reg[76]_i_1_n_5\,
      O(1) => \section_out12_reg[76]_i_1_n_6\,
      O(0) => \section_out12_reg[76]_i_1_n_7\,
      S(3) => \section_out12[76]_i_2_n_0\,
      S(2) => \section_out12[76]_i_3_n_0\,
      S(1) => \section_out12[76]_i_4_n_0\,
      S(0) => \section_out12[76]_i_5_n_0\
    );
\section_out12_reg[77]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[76]_i_1_n_6\,
      Q => \section_out12_reg_n_0_[77]\
    );
\section_out12_reg[78]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[76]_i_1_n_5\,
      Q => \section_out12_reg_n_0_[78]\
    );
\section_out12_reg[79]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[76]_i_1_n_4\,
      Q => \section_out12_reg_n_0_[79]\
    );
\section_out12_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[4]_i_1_n_4\,
      Q => \section_out12_reg_n_0_[7]\
    );
\section_out12_reg[80]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[80]_i_1_n_7\,
      Q => \section_out12_reg_n_0_[80]\
    );
\section_out12_reg[80]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[76]_i_1_n_0\,
      CO(3) => \section_out12_reg[80]_i_1_n_0\,
      CO(2) => \section_out12_reg[80]_i_1_n_1\,
      CO(1) => \section_out12_reg[80]_i_1_n_2\,
      CO(0) => \section_out12_reg[80]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(83 downto 80),
      O(3) => \section_out12_reg[80]_i_1_n_4\,
      O(2) => \section_out12_reg[80]_i_1_n_5\,
      O(1) => \section_out12_reg[80]_i_1_n_6\,
      O(0) => \section_out12_reg[80]_i_1_n_7\,
      S(3) => \section_out12[80]_i_2_n_0\,
      S(2) => \section_out12[80]_i_3_n_0\,
      S(1) => \section_out12[80]_i_4_n_0\,
      S(0) => \section_out12[80]_i_5_n_0\
    );
\section_out12_reg[81]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[80]_i_1_n_6\,
      Q => \section_out12_reg_n_0_[81]\
    );
\section_out12_reg[82]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[80]_i_1_n_5\,
      Q => \section_out12_reg_n_0_[82]\
    );
\section_out12_reg[83]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[80]_i_1_n_4\,
      Q => \section_out12_reg_n_0_[83]\
    );
\section_out12_reg[84]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[84]_i_1_n_7\,
      Q => \section_out12_reg_n_0_[84]\
    );
\section_out12_reg[84]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[80]_i_1_n_0\,
      CO(3) => \section_out12_reg[84]_i_1_n_0\,
      CO(2) => \section_out12_reg[84]_i_1_n_1\,
      CO(1) => \section_out12_reg[84]_i_1_n_2\,
      CO(0) => \section_out12_reg[84]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(87 downto 84),
      O(3) => \section_out12_reg[84]_i_1_n_4\,
      O(2) => \section_out12_reg[84]_i_1_n_5\,
      O(1) => \section_out12_reg[84]_i_1_n_6\,
      O(0) => \section_out12_reg[84]_i_1_n_7\,
      S(3) => \section_out12[84]_i_2_n_0\,
      S(2) => \section_out12[84]_i_3_n_0\,
      S(1) => \section_out12[84]_i_4_n_0\,
      S(0) => \section_out12[84]_i_5_n_0\
    );
\section_out12_reg[85]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[84]_i_1_n_6\,
      Q => \section_out12_reg_n_0_[85]\
    );
\section_out12_reg[86]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[84]_i_1_n_5\,
      Q => \section_out12_reg_n_0_[86]\
    );
\section_out12_reg[87]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[84]_i_1_n_4\,
      Q => \section_out12_reg_n_0_[87]\
    );
\section_out12_reg[88]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[88]_i_1_n_7\,
      Q => \section_out12_reg_n_0_[88]\
    );
\section_out12_reg[88]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[84]_i_1_n_0\,
      CO(3) => \section_out12_reg[88]_i_1_n_0\,
      CO(2) => \section_out12_reg[88]_i_1_n_1\,
      CO(1) => \section_out12_reg[88]_i_1_n_2\,
      CO(0) => \section_out12_reg[88]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(91 downto 88),
      O(3) => \section_out12_reg[88]_i_1_n_4\,
      O(2) => \section_out12_reg[88]_i_1_n_5\,
      O(1) => \section_out12_reg[88]_i_1_n_6\,
      O(0) => \section_out12_reg[88]_i_1_n_7\,
      S(3) => \section_out12[88]_i_2_n_0\,
      S(2) => \section_out12[88]_i_3_n_0\,
      S(1) => \section_out12[88]_i_4_n_0\,
      S(0) => \section_out12[88]_i_5_n_0\
    );
\section_out12_reg[89]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[88]_i_1_n_6\,
      Q => \section_out12_reg_n_0_[89]\
    );
\section_out12_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[8]_i_1_n_7\,
      Q => \section_out12_reg_n_0_[8]\
    );
\section_out12_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[4]_i_1_n_0\,
      CO(3) => \section_out12_reg[8]_i_1_n_0\,
      CO(2) => \section_out12_reg[8]_i_1_n_1\,
      CO(1) => \section_out12_reg[8]_i_1_n_2\,
      CO(0) => \section_out12_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out11_reg(11 downto 8),
      O(3) => \section_out12_reg[8]_i_1_n_4\,
      O(2) => \section_out12_reg[8]_i_1_n_5\,
      O(1) => \section_out12_reg[8]_i_1_n_6\,
      O(0) => \section_out12_reg[8]_i_1_n_7\,
      S(3) => \section_out12[8]_i_2_n_0\,
      S(2) => \section_out12[8]_i_3_n_0\,
      S(1) => \section_out12[8]_i_4_n_0\,
      S(0) => \section_out12[8]_i_5_n_0\
    );
\section_out12_reg[90]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[88]_i_1_n_5\,
      Q => \section_out12_reg_n_0_[90]\
    );
\section_out12_reg[91]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[88]_i_1_n_4\,
      Q => \section_out12_reg_n_0_[91]\
    );
\section_out12_reg[92]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[92]_i_1_n_7\,
      Q => \section_out12_reg_n_0_[92]\
    );
\section_out12_reg[92]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[88]_i_1_n_0\,
      CO(3) => \section_out12_reg[92]_i_1_n_0\,
      CO(2) => \section_out12_reg[92]_i_1_n_1\,
      CO(1) => \section_out12_reg[92]_i_1_n_2\,
      CO(0) => \section_out12_reg[92]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => section_out11_reg(94),
      DI(2 downto 0) => section_out11_reg(94 downto 92),
      O(3) => \section_out12_reg[92]_i_1_n_4\,
      O(2) => \section_out12_reg[92]_i_1_n_5\,
      O(1) => \section_out12_reg[92]_i_1_n_6\,
      O(0) => \section_out12_reg[92]_i_1_n_7\,
      S(3) => \section_out12[92]_i_2_n_0\,
      S(2) => \section_out12[92]_i_3_n_0\,
      S(1) => \section_out12[92]_i_4_n_0\,
      S(0) => \section_out12[92]_i_5_n_0\
    );
\section_out12_reg[93]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[92]_i_1_n_6\,
      Q => \section_out12_reg_n_0_[93]\
    );
\section_out12_reg[94]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[92]_i_1_n_5\,
      Q => \section_out12_reg_n_0_[94]\
    );
\section_out12_reg[95]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[92]_i_1_n_4\,
      Q => \section_out12_reg_n_0_[95]\
    );
\section_out12_reg[96]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[96]_i_1_n_7\,
      Q => \section_out12_reg_n_0_[96]\
    );
\section_out12_reg[96]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out12_reg[92]_i_1_n_0\,
      CO(3) => \section_out12_reg[96]_i_1_n_0\,
      CO(2) => \section_out12_reg[96]_i_1_n_1\,
      CO(1) => \section_out12_reg[96]_i_1_n_2\,
      CO(0) => \section_out12_reg[96]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => section_out11_reg(94),
      DI(2) => section_out11_reg(94),
      DI(1) => section_out11_reg(94),
      DI(0) => section_out11_reg(94),
      O(3) => \section_out12_reg[96]_i_1_n_4\,
      O(2) => \section_out12_reg[96]_i_1_n_5\,
      O(1) => \section_out12_reg[96]_i_1_n_6\,
      O(0) => \section_out12_reg[96]_i_1_n_7\,
      S(3) => \section_out12[96]_i_2_n_0\,
      S(2) => \section_out12[96]_i_3_n_0\,
      S(1) => \section_out12[96]_i_4_n_0\,
      S(0) => \section_out12[96]_i_5_n_0\
    );
\section_out12_reg[97]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[96]_i_1_n_6\,
      Q => \section_out12_reg_n_0_[97]\
    );
\section_out12_reg[98]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[96]_i_1_n_5\,
      Q => \section_out12_reg_n_0_[98]\
    );
\section_out12_reg[99]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[96]_i_1_n_4\,
      Q => \section_out12_reg_n_0_[99]\
    );
\section_out12_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out12_reg[8]_i_1_n_6\,
      Q => \section_out12_reg_n_0_[9]\
    );
\section_out7[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(3),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(3),
      O => \section_out7[0]_i_2_n_0\
    );
\section_out7[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(2),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(2),
      O => \section_out7[0]_i_3_n_0\
    );
\section_out7[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(1),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(1),
      O => \section_out7[0]_i_4_n_0\
    );
\section_out7[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(0),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(0),
      O => \section_out7[0]_i_5_n_0\
    );
\section_out7[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(15),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(15),
      O => \section_out7[12]_i_2_n_0\
    );
\section_out7[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(14),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(14),
      O => \section_out7[12]_i_3_n_0\
    );
\section_out7[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(13),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(13),
      O => \section_out7[12]_i_4_n_0\
    );
\section_out7[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(12),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(12),
      O => \section_out7[12]_i_5_n_0\
    );
\section_out7[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(19),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(19),
      O => \section_out7[16]_i_2_n_0\
    );
\section_out7[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(18),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(18),
      O => \section_out7[16]_i_3_n_0\
    );
\section_out7[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(17),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(17),
      O => \section_out7[16]_i_4_n_0\
    );
\section_out7[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(16),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(16),
      O => \section_out7[16]_i_5_n_0\
    );
\section_out7[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(23),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(23),
      O => \section_out7[20]_i_2_n_0\
    );
\section_out7[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(22),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(22),
      O => \section_out7[20]_i_3_n_0\
    );
\section_out7[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(21),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(21),
      O => \section_out7[20]_i_4_n_0\
    );
\section_out7[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(20),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(20),
      O => \section_out7[20]_i_5_n_0\
    );
\section_out7[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(27),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(27),
      O => \section_out7[24]_i_2_n_0\
    );
\section_out7[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(26),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(26),
      O => \section_out7[24]_i_3_n_0\
    );
\section_out7[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(25),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(25),
      O => \section_out7[24]_i_4_n_0\
    );
\section_out7[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(24),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(24),
      O => \section_out7[24]_i_5_n_0\
    );
\section_out7[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(31),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(31),
      O => \section_out7[28]_i_2_n_0\
    );
\section_out7[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(30),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(30),
      O => \section_out7[28]_i_3_n_0\
    );
\section_out7[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(29),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(29),
      O => \section_out7[28]_i_4_n_0\
    );
\section_out7[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(28),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(28),
      O => \section_out7[28]_i_5_n_0\
    );
\section_out7[32]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^cur_count_reg[2]_0\(0),
      I1 => cic_pipeline6(35),
      I2 => section_out7_reg(35),
      O => \section_out7[32]_i_2_n_0\
    );
\section_out7[32]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(34),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(34),
      O => \section_out7[32]_i_3_n_0\
    );
\section_out7[32]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(33),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(33),
      O => \section_out7[32]_i_4_n_0\
    );
\section_out7[32]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(32),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(32),
      O => \section_out7[32]_i_5_n_0\
    );
\section_out7[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(7),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(7),
      O => \section_out7[4]_i_2_n_0\
    );
\section_out7[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(6),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(6),
      O => \section_out7[4]_i_3_n_0\
    );
\section_out7[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(5),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(5),
      O => \section_out7[4]_i_4_n_0\
    );
\section_out7[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(4),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(4),
      O => \section_out7[4]_i_5_n_0\
    );
\section_out7[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(11),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(11),
      O => \section_out7[8]_i_2_n_0\
    );
\section_out7[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(10),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(10),
      O => \section_out7[8]_i_3_n_0\
    );
\section_out7[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(9),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(9),
      O => \section_out7[8]_i_4_n_0\
    );
\section_out7[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cic_pipeline6(8),
      I1 => \^cur_count_reg[2]_0\(0),
      I2 => section_out7_reg(8),
      O => \section_out7[8]_i_5_n_0\
    );
\section_out7_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[0]_i_1_n_7\,
      Q => section_out7_reg(0)
    );
\section_out7_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \section_out7_reg[0]_i_1_n_0\,
      CO(2) => \section_out7_reg[0]_i_1_n_1\,
      CO(1) => \section_out7_reg[0]_i_1_n_2\,
      CO(0) => \section_out7_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out7_reg(3 downto 0),
      O(3) => \section_out7_reg[0]_i_1_n_4\,
      O(2) => \section_out7_reg[0]_i_1_n_5\,
      O(1) => \section_out7_reg[0]_i_1_n_6\,
      O(0) => \section_out7_reg[0]_i_1_n_7\,
      S(3) => \section_out7[0]_i_2_n_0\,
      S(2) => \section_out7[0]_i_3_n_0\,
      S(1) => \section_out7[0]_i_4_n_0\,
      S(0) => \section_out7[0]_i_5_n_0\
    );
\section_out7_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[8]_i_1_n_5\,
      Q => section_out7_reg(10)
    );
\section_out7_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[8]_i_1_n_4\,
      Q => section_out7_reg(11)
    );
\section_out7_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[12]_i_1_n_7\,
      Q => section_out7_reg(12)
    );
\section_out7_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out7_reg[8]_i_1_n_0\,
      CO(3) => \section_out7_reg[12]_i_1_n_0\,
      CO(2) => \section_out7_reg[12]_i_1_n_1\,
      CO(1) => \section_out7_reg[12]_i_1_n_2\,
      CO(0) => \section_out7_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out7_reg(15 downto 12),
      O(3) => \section_out7_reg[12]_i_1_n_4\,
      O(2) => \section_out7_reg[12]_i_1_n_5\,
      O(1) => \section_out7_reg[12]_i_1_n_6\,
      O(0) => \section_out7_reg[12]_i_1_n_7\,
      S(3) => \section_out7[12]_i_2_n_0\,
      S(2) => \section_out7[12]_i_3_n_0\,
      S(1) => \section_out7[12]_i_4_n_0\,
      S(0) => \section_out7[12]_i_5_n_0\
    );
\section_out7_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[12]_i_1_n_6\,
      Q => section_out7_reg(13)
    );
\section_out7_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[12]_i_1_n_5\,
      Q => section_out7_reg(14)
    );
\section_out7_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[12]_i_1_n_4\,
      Q => section_out7_reg(15)
    );
\section_out7_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[16]_i_1_n_7\,
      Q => section_out7_reg(16)
    );
\section_out7_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out7_reg[12]_i_1_n_0\,
      CO(3) => \section_out7_reg[16]_i_1_n_0\,
      CO(2) => \section_out7_reg[16]_i_1_n_1\,
      CO(1) => \section_out7_reg[16]_i_1_n_2\,
      CO(0) => \section_out7_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out7_reg(19 downto 16),
      O(3) => \section_out7_reg[16]_i_1_n_4\,
      O(2) => \section_out7_reg[16]_i_1_n_5\,
      O(1) => \section_out7_reg[16]_i_1_n_6\,
      O(0) => \section_out7_reg[16]_i_1_n_7\,
      S(3) => \section_out7[16]_i_2_n_0\,
      S(2) => \section_out7[16]_i_3_n_0\,
      S(1) => \section_out7[16]_i_4_n_0\,
      S(0) => \section_out7[16]_i_5_n_0\
    );
\section_out7_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[16]_i_1_n_6\,
      Q => section_out7_reg(17)
    );
\section_out7_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[16]_i_1_n_5\,
      Q => section_out7_reg(18)
    );
\section_out7_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[16]_i_1_n_4\,
      Q => section_out7_reg(19)
    );
\section_out7_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[0]_i_1_n_6\,
      Q => section_out7_reg(1)
    );
\section_out7_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[20]_i_1_n_7\,
      Q => section_out7_reg(20)
    );
\section_out7_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out7_reg[16]_i_1_n_0\,
      CO(3) => \section_out7_reg[20]_i_1_n_0\,
      CO(2) => \section_out7_reg[20]_i_1_n_1\,
      CO(1) => \section_out7_reg[20]_i_1_n_2\,
      CO(0) => \section_out7_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out7_reg(23 downto 20),
      O(3) => \section_out7_reg[20]_i_1_n_4\,
      O(2) => \section_out7_reg[20]_i_1_n_5\,
      O(1) => \section_out7_reg[20]_i_1_n_6\,
      O(0) => \section_out7_reg[20]_i_1_n_7\,
      S(3) => \section_out7[20]_i_2_n_0\,
      S(2) => \section_out7[20]_i_3_n_0\,
      S(1) => \section_out7[20]_i_4_n_0\,
      S(0) => \section_out7[20]_i_5_n_0\
    );
\section_out7_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[20]_i_1_n_6\,
      Q => section_out7_reg(21)
    );
\section_out7_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[20]_i_1_n_5\,
      Q => section_out7_reg(22)
    );
\section_out7_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[20]_i_1_n_4\,
      Q => section_out7_reg(23)
    );
\section_out7_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[24]_i_1_n_7\,
      Q => section_out7_reg(24)
    );
\section_out7_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out7_reg[20]_i_1_n_0\,
      CO(3) => \section_out7_reg[24]_i_1_n_0\,
      CO(2) => \section_out7_reg[24]_i_1_n_1\,
      CO(1) => \section_out7_reg[24]_i_1_n_2\,
      CO(0) => \section_out7_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out7_reg(27 downto 24),
      O(3) => \section_out7_reg[24]_i_1_n_4\,
      O(2) => \section_out7_reg[24]_i_1_n_5\,
      O(1) => \section_out7_reg[24]_i_1_n_6\,
      O(0) => \section_out7_reg[24]_i_1_n_7\,
      S(3) => \section_out7[24]_i_2_n_0\,
      S(2) => \section_out7[24]_i_3_n_0\,
      S(1) => \section_out7[24]_i_4_n_0\,
      S(0) => \section_out7[24]_i_5_n_0\
    );
\section_out7_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[24]_i_1_n_6\,
      Q => section_out7_reg(25)
    );
\section_out7_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[24]_i_1_n_5\,
      Q => section_out7_reg(26)
    );
\section_out7_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[24]_i_1_n_4\,
      Q => section_out7_reg(27)
    );
\section_out7_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[28]_i_1_n_7\,
      Q => section_out7_reg(28)
    );
\section_out7_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out7_reg[24]_i_1_n_0\,
      CO(3) => \section_out7_reg[28]_i_1_n_0\,
      CO(2) => \section_out7_reg[28]_i_1_n_1\,
      CO(1) => \section_out7_reg[28]_i_1_n_2\,
      CO(0) => \section_out7_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out7_reg(31 downto 28),
      O(3) => \section_out7_reg[28]_i_1_n_4\,
      O(2) => \section_out7_reg[28]_i_1_n_5\,
      O(1) => \section_out7_reg[28]_i_1_n_6\,
      O(0) => \section_out7_reg[28]_i_1_n_7\,
      S(3) => \section_out7[28]_i_2_n_0\,
      S(2) => \section_out7[28]_i_3_n_0\,
      S(1) => \section_out7[28]_i_4_n_0\,
      S(0) => \section_out7[28]_i_5_n_0\
    );
\section_out7_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[28]_i_1_n_6\,
      Q => section_out7_reg(29)
    );
\section_out7_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[0]_i_1_n_5\,
      Q => section_out7_reg(2)
    );
\section_out7_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[28]_i_1_n_5\,
      Q => section_out7_reg(30)
    );
\section_out7_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[28]_i_1_n_4\,
      Q => section_out7_reg(31)
    );
\section_out7_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[32]_i_1_n_7\,
      Q => section_out7_reg(32)
    );
\section_out7_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out7_reg[28]_i_1_n_0\,
      CO(3) => \NLW_section_out7_reg[32]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \section_out7_reg[32]_i_1_n_1\,
      CO(1) => \section_out7_reg[32]_i_1_n_2\,
      CO(0) => \section_out7_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => section_out7_reg(34 downto 32),
      O(3) => \section_out7_reg[32]_i_1_n_4\,
      O(2) => \section_out7_reg[32]_i_1_n_5\,
      O(1) => \section_out7_reg[32]_i_1_n_6\,
      O(0) => \section_out7_reg[32]_i_1_n_7\,
      S(3) => \section_out7[32]_i_2_n_0\,
      S(2) => \section_out7[32]_i_3_n_0\,
      S(1) => \section_out7[32]_i_4_n_0\,
      S(0) => \section_out7[32]_i_5_n_0\
    );
\section_out7_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[32]_i_1_n_6\,
      Q => section_out7_reg(33)
    );
\section_out7_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[32]_i_1_n_5\,
      Q => section_out7_reg(34)
    );
\section_out7_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[32]_i_1_n_4\,
      Q => section_out7_reg(35)
    );
\section_out7_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[0]_i_1_n_4\,
      Q => section_out7_reg(3)
    );
\section_out7_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[4]_i_1_n_7\,
      Q => section_out7_reg(4)
    );
\section_out7_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out7_reg[0]_i_1_n_0\,
      CO(3) => \section_out7_reg[4]_i_1_n_0\,
      CO(2) => \section_out7_reg[4]_i_1_n_1\,
      CO(1) => \section_out7_reg[4]_i_1_n_2\,
      CO(0) => \section_out7_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out7_reg(7 downto 4),
      O(3) => \section_out7_reg[4]_i_1_n_4\,
      O(2) => \section_out7_reg[4]_i_1_n_5\,
      O(1) => \section_out7_reg[4]_i_1_n_6\,
      O(0) => \section_out7_reg[4]_i_1_n_7\,
      S(3) => \section_out7[4]_i_2_n_0\,
      S(2) => \section_out7[4]_i_3_n_0\,
      S(1) => \section_out7[4]_i_4_n_0\,
      S(0) => \section_out7[4]_i_5_n_0\
    );
\section_out7_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[4]_i_1_n_6\,
      Q => section_out7_reg(5)
    );
\section_out7_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[4]_i_1_n_5\,
      Q => section_out7_reg(6)
    );
\section_out7_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[4]_i_1_n_4\,
      Q => section_out7_reg(7)
    );
\section_out7_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[8]_i_1_n_7\,
      Q => section_out7_reg(8)
    );
\section_out7_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out7_reg[4]_i_1_n_0\,
      CO(3) => \section_out7_reg[8]_i_1_n_0\,
      CO(2) => \section_out7_reg[8]_i_1_n_1\,
      CO(1) => \section_out7_reg[8]_i_1_n_2\,
      CO(0) => \section_out7_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out7_reg(11 downto 8),
      O(3) => \section_out7_reg[8]_i_1_n_4\,
      O(2) => \section_out7_reg[8]_i_1_n_5\,
      O(1) => \section_out7_reg[8]_i_1_n_6\,
      O(0) => \section_out7_reg[8]_i_1_n_7\,
      S(3) => \section_out7[8]_i_2_n_0\,
      S(2) => \section_out7[8]_i_3_n_0\,
      S(1) => \section_out7[8]_i_4_n_0\,
      S(0) => \section_out7[8]_i_5_n_0\
    );
\section_out7_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out7_reg[8]_i_1_n_6\,
      Q => section_out7_reg(9)
    );
\section_out8[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(3),
      I1 => section_out8_reg(3),
      O => \section_out8[0]_i_2_n_0\
    );
\section_out8[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(2),
      I1 => section_out8_reg(2),
      O => \section_out8[0]_i_3_n_0\
    );
\section_out8[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(1),
      I1 => section_out8_reg(1),
      O => \section_out8[0]_i_4_n_0\
    );
\section_out8[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(0),
      I1 => section_out8_reg(0),
      O => \section_out8[0]_i_5_n_0\
    );
\section_out8[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(15),
      I1 => section_out8_reg(15),
      O => \section_out8[12]_i_2_n_0\
    );
\section_out8[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(14),
      I1 => section_out8_reg(14),
      O => \section_out8[12]_i_3_n_0\
    );
\section_out8[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(13),
      I1 => section_out8_reg(13),
      O => \section_out8[12]_i_4_n_0\
    );
\section_out8[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(12),
      I1 => section_out8_reg(12),
      O => \section_out8[12]_i_5_n_0\
    );
\section_out8[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(19),
      I1 => section_out8_reg(19),
      O => \section_out8[16]_i_2_n_0\
    );
\section_out8[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(18),
      I1 => section_out8_reg(18),
      O => \section_out8[16]_i_3_n_0\
    );
\section_out8[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(17),
      I1 => section_out8_reg(17),
      O => \section_out8[16]_i_4_n_0\
    );
\section_out8[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(16),
      I1 => section_out8_reg(16),
      O => \section_out8[16]_i_5_n_0\
    );
\section_out8[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(23),
      I1 => section_out8_reg(23),
      O => \section_out8[20]_i_2_n_0\
    );
\section_out8[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(22),
      I1 => section_out8_reg(22),
      O => \section_out8[20]_i_3_n_0\
    );
\section_out8[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(21),
      I1 => section_out8_reg(21),
      O => \section_out8[20]_i_4_n_0\
    );
\section_out8[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(20),
      I1 => section_out8_reg(20),
      O => \section_out8[20]_i_5_n_0\
    );
\section_out8[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(27),
      I1 => section_out8_reg(27),
      O => \section_out8[24]_i_2_n_0\
    );
\section_out8[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(26),
      I1 => section_out8_reg(26),
      O => \section_out8[24]_i_3_n_0\
    );
\section_out8[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(25),
      I1 => section_out8_reg(25),
      O => \section_out8[24]_i_4_n_0\
    );
\section_out8[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(24),
      I1 => section_out8_reg(24),
      O => \section_out8[24]_i_5_n_0\
    );
\section_out8[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(31),
      I1 => section_out8_reg(31),
      O => \section_out8[28]_i_2_n_0\
    );
\section_out8[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(30),
      I1 => section_out8_reg(30),
      O => \section_out8[28]_i_3_n_0\
    );
\section_out8[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(29),
      I1 => section_out8_reg(29),
      O => \section_out8[28]_i_4_n_0\
    );
\section_out8[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(28),
      I1 => section_out8_reg(28),
      O => \section_out8[28]_i_5_n_0\
    );
\section_out8[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(35),
      I1 => section_out8_reg(35),
      O => \section_out8[32]_i_2_n_0\
    );
\section_out8[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(34),
      I1 => section_out8_reg(34),
      O => \section_out8[32]_i_3_n_0\
    );
\section_out8[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(33),
      I1 => section_out8_reg(33),
      O => \section_out8[32]_i_4_n_0\
    );
\section_out8[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(32),
      I1 => section_out8_reg(32),
      O => \section_out8[32]_i_5_n_0\
    );
\section_out8[36]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(35),
      I1 => section_out8_reg(39),
      O => \section_out8[36]_i_2_n_0\
    );
\section_out8[36]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(35),
      I1 => section_out8_reg(38),
      O => \section_out8[36]_i_3_n_0\
    );
\section_out8[36]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(35),
      I1 => section_out8_reg(37),
      O => \section_out8[36]_i_4_n_0\
    );
\section_out8[36]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(35),
      I1 => section_out8_reg(36),
      O => \section_out8[36]_i_5_n_0\
    );
\section_out8[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(35),
      I1 => section_out8_reg(43),
      O => \section_out8[40]_i_2_n_0\
    );
\section_out8[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(35),
      I1 => section_out8_reg(42),
      O => \section_out8[40]_i_3_n_0\
    );
\section_out8[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(35),
      I1 => section_out8_reg(41),
      O => \section_out8[40]_i_4_n_0\
    );
\section_out8[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(35),
      I1 => section_out8_reg(40),
      O => \section_out8[40]_i_5_n_0\
    );
\section_out8[44]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(35),
      I1 => section_out8_reg(47),
      O => \section_out8[44]_i_2_n_0\
    );
\section_out8[44]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(35),
      I1 => section_out8_reg(46),
      O => \section_out8[44]_i_3_n_0\
    );
\section_out8[44]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(35),
      I1 => section_out8_reg(45),
      O => \section_out8[44]_i_4_n_0\
    );
\section_out8[44]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(35),
      I1 => section_out8_reg(44),
      O => \section_out8[44]_i_5_n_0\
    );
\section_out8[48]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(35),
      I1 => section_out8_reg(50),
      O => \section_out8[48]_i_2_n_0\
    );
\section_out8[48]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(35),
      I1 => section_out8_reg(49),
      O => \section_out8[48]_i_3_n_0\
    );
\section_out8[48]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(35),
      I1 => section_out8_reg(48),
      O => \section_out8[48]_i_4_n_0\
    );
\section_out8[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(7),
      I1 => section_out8_reg(7),
      O => \section_out8[4]_i_2_n_0\
    );
\section_out8[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(6),
      I1 => section_out8_reg(6),
      O => \section_out8[4]_i_3_n_0\
    );
\section_out8[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(5),
      I1 => section_out8_reg(5),
      O => \section_out8[4]_i_4_n_0\
    );
\section_out8[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(4),
      I1 => section_out8_reg(4),
      O => \section_out8[4]_i_5_n_0\
    );
\section_out8[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(11),
      I1 => section_out8_reg(11),
      O => \section_out8[8]_i_2_n_0\
    );
\section_out8[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(10),
      I1 => section_out8_reg(10),
      O => \section_out8[8]_i_3_n_0\
    );
\section_out8[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(9),
      I1 => section_out8_reg(9),
      O => \section_out8[8]_i_4_n_0\
    );
\section_out8[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out7_reg(8),
      I1 => section_out8_reg(8),
      O => \section_out8[8]_i_5_n_0\
    );
\section_out8_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[0]_i_1_n_7\,
      Q => section_out8_reg(0)
    );
\section_out8_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \section_out8_reg[0]_i_1_n_0\,
      CO(2) => \section_out8_reg[0]_i_1_n_1\,
      CO(1) => \section_out8_reg[0]_i_1_n_2\,
      CO(0) => \section_out8_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out7_reg(3 downto 0),
      O(3) => \section_out8_reg[0]_i_1_n_4\,
      O(2) => \section_out8_reg[0]_i_1_n_5\,
      O(1) => \section_out8_reg[0]_i_1_n_6\,
      O(0) => \section_out8_reg[0]_i_1_n_7\,
      S(3) => \section_out8[0]_i_2_n_0\,
      S(2) => \section_out8[0]_i_3_n_0\,
      S(1) => \section_out8[0]_i_4_n_0\,
      S(0) => \section_out8[0]_i_5_n_0\
    );
\section_out8_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[8]_i_1_n_5\,
      Q => section_out8_reg(10)
    );
\section_out8_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[8]_i_1_n_4\,
      Q => section_out8_reg(11)
    );
\section_out8_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[12]_i_1_n_7\,
      Q => section_out8_reg(12)
    );
\section_out8_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out8_reg[8]_i_1_n_0\,
      CO(3) => \section_out8_reg[12]_i_1_n_0\,
      CO(2) => \section_out8_reg[12]_i_1_n_1\,
      CO(1) => \section_out8_reg[12]_i_1_n_2\,
      CO(0) => \section_out8_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out7_reg(15 downto 12),
      O(3) => \section_out8_reg[12]_i_1_n_4\,
      O(2) => \section_out8_reg[12]_i_1_n_5\,
      O(1) => \section_out8_reg[12]_i_1_n_6\,
      O(0) => \section_out8_reg[12]_i_1_n_7\,
      S(3) => \section_out8[12]_i_2_n_0\,
      S(2) => \section_out8[12]_i_3_n_0\,
      S(1) => \section_out8[12]_i_4_n_0\,
      S(0) => \section_out8[12]_i_5_n_0\
    );
\section_out8_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[12]_i_1_n_6\,
      Q => section_out8_reg(13)
    );
\section_out8_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[12]_i_1_n_5\,
      Q => section_out8_reg(14)
    );
\section_out8_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[12]_i_1_n_4\,
      Q => section_out8_reg(15)
    );
\section_out8_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[16]_i_1_n_7\,
      Q => section_out8_reg(16)
    );
\section_out8_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out8_reg[12]_i_1_n_0\,
      CO(3) => \section_out8_reg[16]_i_1_n_0\,
      CO(2) => \section_out8_reg[16]_i_1_n_1\,
      CO(1) => \section_out8_reg[16]_i_1_n_2\,
      CO(0) => \section_out8_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out7_reg(19 downto 16),
      O(3) => \section_out8_reg[16]_i_1_n_4\,
      O(2) => \section_out8_reg[16]_i_1_n_5\,
      O(1) => \section_out8_reg[16]_i_1_n_6\,
      O(0) => \section_out8_reg[16]_i_1_n_7\,
      S(3) => \section_out8[16]_i_2_n_0\,
      S(2) => \section_out8[16]_i_3_n_0\,
      S(1) => \section_out8[16]_i_4_n_0\,
      S(0) => \section_out8[16]_i_5_n_0\
    );
\section_out8_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[16]_i_1_n_6\,
      Q => section_out8_reg(17)
    );
\section_out8_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[16]_i_1_n_5\,
      Q => section_out8_reg(18)
    );
\section_out8_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[16]_i_1_n_4\,
      Q => section_out8_reg(19)
    );
\section_out8_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[0]_i_1_n_6\,
      Q => section_out8_reg(1)
    );
\section_out8_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[20]_i_1_n_7\,
      Q => section_out8_reg(20)
    );
\section_out8_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out8_reg[16]_i_1_n_0\,
      CO(3) => \section_out8_reg[20]_i_1_n_0\,
      CO(2) => \section_out8_reg[20]_i_1_n_1\,
      CO(1) => \section_out8_reg[20]_i_1_n_2\,
      CO(0) => \section_out8_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out7_reg(23 downto 20),
      O(3) => \section_out8_reg[20]_i_1_n_4\,
      O(2) => \section_out8_reg[20]_i_1_n_5\,
      O(1) => \section_out8_reg[20]_i_1_n_6\,
      O(0) => \section_out8_reg[20]_i_1_n_7\,
      S(3) => \section_out8[20]_i_2_n_0\,
      S(2) => \section_out8[20]_i_3_n_0\,
      S(1) => \section_out8[20]_i_4_n_0\,
      S(0) => \section_out8[20]_i_5_n_0\
    );
\section_out8_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[20]_i_1_n_6\,
      Q => section_out8_reg(21)
    );
\section_out8_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[20]_i_1_n_5\,
      Q => section_out8_reg(22)
    );
\section_out8_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[20]_i_1_n_4\,
      Q => section_out8_reg(23)
    );
\section_out8_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[24]_i_1_n_7\,
      Q => section_out8_reg(24)
    );
\section_out8_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out8_reg[20]_i_1_n_0\,
      CO(3) => \section_out8_reg[24]_i_1_n_0\,
      CO(2) => \section_out8_reg[24]_i_1_n_1\,
      CO(1) => \section_out8_reg[24]_i_1_n_2\,
      CO(0) => \section_out8_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out7_reg(27 downto 24),
      O(3) => \section_out8_reg[24]_i_1_n_4\,
      O(2) => \section_out8_reg[24]_i_1_n_5\,
      O(1) => \section_out8_reg[24]_i_1_n_6\,
      O(0) => \section_out8_reg[24]_i_1_n_7\,
      S(3) => \section_out8[24]_i_2_n_0\,
      S(2) => \section_out8[24]_i_3_n_0\,
      S(1) => \section_out8[24]_i_4_n_0\,
      S(0) => \section_out8[24]_i_5_n_0\
    );
\section_out8_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[24]_i_1_n_6\,
      Q => section_out8_reg(25)
    );
\section_out8_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[24]_i_1_n_5\,
      Q => section_out8_reg(26)
    );
\section_out8_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[24]_i_1_n_4\,
      Q => section_out8_reg(27)
    );
\section_out8_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[28]_i_1_n_7\,
      Q => section_out8_reg(28)
    );
\section_out8_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out8_reg[24]_i_1_n_0\,
      CO(3) => \section_out8_reg[28]_i_1_n_0\,
      CO(2) => \section_out8_reg[28]_i_1_n_1\,
      CO(1) => \section_out8_reg[28]_i_1_n_2\,
      CO(0) => \section_out8_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out7_reg(31 downto 28),
      O(3) => \section_out8_reg[28]_i_1_n_4\,
      O(2) => \section_out8_reg[28]_i_1_n_5\,
      O(1) => \section_out8_reg[28]_i_1_n_6\,
      O(0) => \section_out8_reg[28]_i_1_n_7\,
      S(3) => \section_out8[28]_i_2_n_0\,
      S(2) => \section_out8[28]_i_3_n_0\,
      S(1) => \section_out8[28]_i_4_n_0\,
      S(0) => \section_out8[28]_i_5_n_0\
    );
\section_out8_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[28]_i_1_n_6\,
      Q => section_out8_reg(29)
    );
\section_out8_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[0]_i_1_n_5\,
      Q => section_out8_reg(2)
    );
\section_out8_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[28]_i_1_n_5\,
      Q => section_out8_reg(30)
    );
\section_out8_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[28]_i_1_n_4\,
      Q => section_out8_reg(31)
    );
\section_out8_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[32]_i_1_n_7\,
      Q => section_out8_reg(32)
    );
\section_out8_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out8_reg[28]_i_1_n_0\,
      CO(3) => \section_out8_reg[32]_i_1_n_0\,
      CO(2) => \section_out8_reg[32]_i_1_n_1\,
      CO(1) => \section_out8_reg[32]_i_1_n_2\,
      CO(0) => \section_out8_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out7_reg(35 downto 32),
      O(3) => \section_out8_reg[32]_i_1_n_4\,
      O(2) => \section_out8_reg[32]_i_1_n_5\,
      O(1) => \section_out8_reg[32]_i_1_n_6\,
      O(0) => \section_out8_reg[32]_i_1_n_7\,
      S(3) => \section_out8[32]_i_2_n_0\,
      S(2) => \section_out8[32]_i_3_n_0\,
      S(1) => \section_out8[32]_i_4_n_0\,
      S(0) => \section_out8[32]_i_5_n_0\
    );
\section_out8_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[32]_i_1_n_6\,
      Q => section_out8_reg(33)
    );
\section_out8_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[32]_i_1_n_5\,
      Q => section_out8_reg(34)
    );
\section_out8_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[32]_i_1_n_4\,
      Q => section_out8_reg(35)
    );
\section_out8_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[36]_i_1_n_7\,
      Q => section_out8_reg(36)
    );
\section_out8_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out8_reg[32]_i_1_n_0\,
      CO(3) => \section_out8_reg[36]_i_1_n_0\,
      CO(2) => \section_out8_reg[36]_i_1_n_1\,
      CO(1) => \section_out8_reg[36]_i_1_n_2\,
      CO(0) => \section_out8_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => section_out7_reg(35),
      DI(2) => section_out7_reg(35),
      DI(1) => section_out7_reg(35),
      DI(0) => section_out7_reg(35),
      O(3) => \section_out8_reg[36]_i_1_n_4\,
      O(2) => \section_out8_reg[36]_i_1_n_5\,
      O(1) => \section_out8_reg[36]_i_1_n_6\,
      O(0) => \section_out8_reg[36]_i_1_n_7\,
      S(3) => \section_out8[36]_i_2_n_0\,
      S(2) => \section_out8[36]_i_3_n_0\,
      S(1) => \section_out8[36]_i_4_n_0\,
      S(0) => \section_out8[36]_i_5_n_0\
    );
\section_out8_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[36]_i_1_n_6\,
      Q => section_out8_reg(37)
    );
\section_out8_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[36]_i_1_n_5\,
      Q => section_out8_reg(38)
    );
\section_out8_reg[39]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[36]_i_1_n_4\,
      Q => section_out8_reg(39)
    );
\section_out8_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[0]_i_1_n_4\,
      Q => section_out8_reg(3)
    );
\section_out8_reg[40]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[40]_i_1_n_7\,
      Q => section_out8_reg(40)
    );
\section_out8_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out8_reg[36]_i_1_n_0\,
      CO(3) => \section_out8_reg[40]_i_1_n_0\,
      CO(2) => \section_out8_reg[40]_i_1_n_1\,
      CO(1) => \section_out8_reg[40]_i_1_n_2\,
      CO(0) => \section_out8_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => section_out7_reg(35),
      DI(2) => section_out7_reg(35),
      DI(1) => section_out7_reg(35),
      DI(0) => section_out7_reg(35),
      O(3) => \section_out8_reg[40]_i_1_n_4\,
      O(2) => \section_out8_reg[40]_i_1_n_5\,
      O(1) => \section_out8_reg[40]_i_1_n_6\,
      O(0) => \section_out8_reg[40]_i_1_n_7\,
      S(3) => \section_out8[40]_i_2_n_0\,
      S(2) => \section_out8[40]_i_3_n_0\,
      S(1) => \section_out8[40]_i_4_n_0\,
      S(0) => \section_out8[40]_i_5_n_0\
    );
\section_out8_reg[41]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[40]_i_1_n_6\,
      Q => section_out8_reg(41)
    );
\section_out8_reg[42]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[40]_i_1_n_5\,
      Q => section_out8_reg(42)
    );
\section_out8_reg[43]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[40]_i_1_n_4\,
      Q => section_out8_reg(43)
    );
\section_out8_reg[44]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[44]_i_1_n_7\,
      Q => section_out8_reg(44)
    );
\section_out8_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out8_reg[40]_i_1_n_0\,
      CO(3) => \section_out8_reg[44]_i_1_n_0\,
      CO(2) => \section_out8_reg[44]_i_1_n_1\,
      CO(1) => \section_out8_reg[44]_i_1_n_2\,
      CO(0) => \section_out8_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => section_out7_reg(35),
      DI(2) => section_out7_reg(35),
      DI(1) => section_out7_reg(35),
      DI(0) => section_out7_reg(35),
      O(3) => \section_out8_reg[44]_i_1_n_4\,
      O(2) => \section_out8_reg[44]_i_1_n_5\,
      O(1) => \section_out8_reg[44]_i_1_n_6\,
      O(0) => \section_out8_reg[44]_i_1_n_7\,
      S(3) => \section_out8[44]_i_2_n_0\,
      S(2) => \section_out8[44]_i_3_n_0\,
      S(1) => \section_out8[44]_i_4_n_0\,
      S(0) => \section_out8[44]_i_5_n_0\
    );
\section_out8_reg[45]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[44]_i_1_n_6\,
      Q => section_out8_reg(45)
    );
\section_out8_reg[46]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[44]_i_1_n_5\,
      Q => section_out8_reg(46)
    );
\section_out8_reg[47]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[44]_i_1_n_4\,
      Q => section_out8_reg(47)
    );
\section_out8_reg[48]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[48]_i_1_n_7\,
      Q => section_out8_reg(48)
    );
\section_out8_reg[48]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out8_reg[44]_i_1_n_0\,
      CO(3 downto 2) => \NLW_section_out8_reg[48]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \section_out8_reg[48]_i_1_n_2\,
      CO(0) => \section_out8_reg[48]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => section_out7_reg(35),
      DI(0) => section_out7_reg(35),
      O(3) => \NLW_section_out8_reg[48]_i_1_O_UNCONNECTED\(3),
      O(2) => \section_out8_reg[48]_i_1_n_5\,
      O(1) => \section_out8_reg[48]_i_1_n_6\,
      O(0) => \section_out8_reg[48]_i_1_n_7\,
      S(3) => '0',
      S(2) => \section_out8[48]_i_2_n_0\,
      S(1) => \section_out8[48]_i_3_n_0\,
      S(0) => \section_out8[48]_i_4_n_0\
    );
\section_out8_reg[49]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[48]_i_1_n_6\,
      Q => section_out8_reg(49)
    );
\section_out8_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[4]_i_1_n_7\,
      Q => section_out8_reg(4)
    );
\section_out8_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out8_reg[0]_i_1_n_0\,
      CO(3) => \section_out8_reg[4]_i_1_n_0\,
      CO(2) => \section_out8_reg[4]_i_1_n_1\,
      CO(1) => \section_out8_reg[4]_i_1_n_2\,
      CO(0) => \section_out8_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out7_reg(7 downto 4),
      O(3) => \section_out8_reg[4]_i_1_n_4\,
      O(2) => \section_out8_reg[4]_i_1_n_5\,
      O(1) => \section_out8_reg[4]_i_1_n_6\,
      O(0) => \section_out8_reg[4]_i_1_n_7\,
      S(3) => \section_out8[4]_i_2_n_0\,
      S(2) => \section_out8[4]_i_3_n_0\,
      S(1) => \section_out8[4]_i_4_n_0\,
      S(0) => \section_out8[4]_i_5_n_0\
    );
\section_out8_reg[50]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[48]_i_1_n_5\,
      Q => section_out8_reg(50)
    );
\section_out8_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[4]_i_1_n_6\,
      Q => section_out8_reg(5)
    );
\section_out8_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[4]_i_1_n_5\,
      Q => section_out8_reg(6)
    );
\section_out8_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[4]_i_1_n_4\,
      Q => section_out8_reg(7)
    );
\section_out8_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[8]_i_1_n_7\,
      Q => section_out8_reg(8)
    );
\section_out8_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out8_reg[4]_i_1_n_0\,
      CO(3) => \section_out8_reg[8]_i_1_n_0\,
      CO(2) => \section_out8_reg[8]_i_1_n_1\,
      CO(1) => \section_out8_reg[8]_i_1_n_2\,
      CO(0) => \section_out8_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out7_reg(11 downto 8),
      O(3) => \section_out8_reg[8]_i_1_n_4\,
      O(2) => \section_out8_reg[8]_i_1_n_5\,
      O(1) => \section_out8_reg[8]_i_1_n_6\,
      O(0) => \section_out8_reg[8]_i_1_n_7\,
      S(3) => \section_out8[8]_i_2_n_0\,
      S(2) => \section_out8[8]_i_3_n_0\,
      S(1) => \section_out8[8]_i_4_n_0\,
      S(0) => \section_out8[8]_i_5_n_0\
    );
\section_out8_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out8_reg[8]_i_1_n_6\,
      Q => section_out8_reg(9)
    );
\section_out9[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(3),
      I1 => section_out9_reg(3),
      O => \section_out9[0]_i_2_n_0\
    );
\section_out9[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(2),
      I1 => section_out9_reg(2),
      O => \section_out9[0]_i_3_n_0\
    );
\section_out9[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(1),
      I1 => section_out9_reg(1),
      O => \section_out9[0]_i_4_n_0\
    );
\section_out9[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(0),
      I1 => section_out9_reg(0),
      O => \section_out9[0]_i_5_n_0\
    );
\section_out9[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(15),
      I1 => section_out9_reg(15),
      O => \section_out9[12]_i_2_n_0\
    );
\section_out9[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(14),
      I1 => section_out9_reg(14),
      O => \section_out9[12]_i_3_n_0\
    );
\section_out9[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(13),
      I1 => section_out9_reg(13),
      O => \section_out9[12]_i_4_n_0\
    );
\section_out9[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(12),
      I1 => section_out9_reg(12),
      O => \section_out9[12]_i_5_n_0\
    );
\section_out9[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(19),
      I1 => section_out9_reg(19),
      O => \section_out9[16]_i_2_n_0\
    );
\section_out9[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(18),
      I1 => section_out9_reg(18),
      O => \section_out9[16]_i_3_n_0\
    );
\section_out9[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(17),
      I1 => section_out9_reg(17),
      O => \section_out9[16]_i_4_n_0\
    );
\section_out9[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(16),
      I1 => section_out9_reg(16),
      O => \section_out9[16]_i_5_n_0\
    );
\section_out9[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(23),
      I1 => section_out9_reg(23),
      O => \section_out9[20]_i_2_n_0\
    );
\section_out9[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(22),
      I1 => section_out9_reg(22),
      O => \section_out9[20]_i_3_n_0\
    );
\section_out9[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(21),
      I1 => section_out9_reg(21),
      O => \section_out9[20]_i_4_n_0\
    );
\section_out9[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(20),
      I1 => section_out9_reg(20),
      O => \section_out9[20]_i_5_n_0\
    );
\section_out9[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(27),
      I1 => section_out9_reg(27),
      O => \section_out9[24]_i_2_n_0\
    );
\section_out9[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(26),
      I1 => section_out9_reg(26),
      O => \section_out9[24]_i_3_n_0\
    );
\section_out9[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(25),
      I1 => section_out9_reg(25),
      O => \section_out9[24]_i_4_n_0\
    );
\section_out9[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(24),
      I1 => section_out9_reg(24),
      O => \section_out9[24]_i_5_n_0\
    );
\section_out9[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(31),
      I1 => section_out9_reg(31),
      O => \section_out9[28]_i_2_n_0\
    );
\section_out9[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(30),
      I1 => section_out9_reg(30),
      O => \section_out9[28]_i_3_n_0\
    );
\section_out9[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(29),
      I1 => section_out9_reg(29),
      O => \section_out9[28]_i_4_n_0\
    );
\section_out9[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(28),
      I1 => section_out9_reg(28),
      O => \section_out9[28]_i_5_n_0\
    );
\section_out9[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(35),
      I1 => section_out9_reg(35),
      O => \section_out9[32]_i_2_n_0\
    );
\section_out9[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(34),
      I1 => section_out9_reg(34),
      O => \section_out9[32]_i_3_n_0\
    );
\section_out9[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(33),
      I1 => section_out9_reg(33),
      O => \section_out9[32]_i_4_n_0\
    );
\section_out9[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(32),
      I1 => section_out9_reg(32),
      O => \section_out9[32]_i_5_n_0\
    );
\section_out9[36]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(39),
      I1 => section_out9_reg(39),
      O => \section_out9[36]_i_2_n_0\
    );
\section_out9[36]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(38),
      I1 => section_out9_reg(38),
      O => \section_out9[36]_i_3_n_0\
    );
\section_out9[36]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(37),
      I1 => section_out9_reg(37),
      O => \section_out9[36]_i_4_n_0\
    );
\section_out9[36]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(36),
      I1 => section_out9_reg(36),
      O => \section_out9[36]_i_5_n_0\
    );
\section_out9[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(43),
      I1 => section_out9_reg(43),
      O => \section_out9[40]_i_2_n_0\
    );
\section_out9[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(42),
      I1 => section_out9_reg(42),
      O => \section_out9[40]_i_3_n_0\
    );
\section_out9[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(41),
      I1 => section_out9_reg(41),
      O => \section_out9[40]_i_4_n_0\
    );
\section_out9[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(40),
      I1 => section_out9_reg(40),
      O => \section_out9[40]_i_5_n_0\
    );
\section_out9[44]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(47),
      I1 => section_out9_reg(47),
      O => \section_out9[44]_i_2_n_0\
    );
\section_out9[44]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(46),
      I1 => section_out9_reg(46),
      O => \section_out9[44]_i_3_n_0\
    );
\section_out9[44]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(45),
      I1 => section_out9_reg(45),
      O => \section_out9[44]_i_4_n_0\
    );
\section_out9[44]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(44),
      I1 => section_out9_reg(44),
      O => \section_out9[44]_i_5_n_0\
    );
\section_out9[48]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(50),
      I1 => section_out9_reg(51),
      O => \section_out9[48]_i_2_n_0\
    );
\section_out9[48]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(50),
      I1 => section_out9_reg(50),
      O => \section_out9[48]_i_3_n_0\
    );
\section_out9[48]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(49),
      I1 => section_out9_reg(49),
      O => \section_out9[48]_i_4_n_0\
    );
\section_out9[48]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(48),
      I1 => section_out9_reg(48),
      O => \section_out9[48]_i_5_n_0\
    );
\section_out9[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(7),
      I1 => section_out9_reg(7),
      O => \section_out9[4]_i_2_n_0\
    );
\section_out9[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(6),
      I1 => section_out9_reg(6),
      O => \section_out9[4]_i_3_n_0\
    );
\section_out9[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(5),
      I1 => section_out9_reg(5),
      O => \section_out9[4]_i_4_n_0\
    );
\section_out9[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(4),
      I1 => section_out9_reg(4),
      O => \section_out9[4]_i_5_n_0\
    );
\section_out9[52]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(50),
      I1 => section_out9_reg(55),
      O => \section_out9[52]_i_2_n_0\
    );
\section_out9[52]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(50),
      I1 => section_out9_reg(54),
      O => \section_out9[52]_i_3_n_0\
    );
\section_out9[52]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(50),
      I1 => section_out9_reg(53),
      O => \section_out9[52]_i_4_n_0\
    );
\section_out9[52]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(50),
      I1 => section_out9_reg(52),
      O => \section_out9[52]_i_5_n_0\
    );
\section_out9[56]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(50),
      I1 => section_out9_reg(59),
      O => \section_out9[56]_i_2_n_0\
    );
\section_out9[56]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(50),
      I1 => section_out9_reg(58),
      O => \section_out9[56]_i_3_n_0\
    );
\section_out9[56]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(50),
      I1 => section_out9_reg(57),
      O => \section_out9[56]_i_4_n_0\
    );
\section_out9[56]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(50),
      I1 => section_out9_reg(56),
      O => \section_out9[56]_i_5_n_0\
    );
\section_out9[60]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(50),
      I1 => section_out9_reg(63),
      O => \section_out9[60]_i_2_n_0\
    );
\section_out9[60]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(50),
      I1 => section_out9_reg(62),
      O => \section_out9[60]_i_3_n_0\
    );
\section_out9[60]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(50),
      I1 => section_out9_reg(61),
      O => \section_out9[60]_i_4_n_0\
    );
\section_out9[60]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(50),
      I1 => section_out9_reg(60),
      O => \section_out9[60]_i_5_n_0\
    );
\section_out9[64]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(50),
      I1 => section_out9_reg(65),
      O => \section_out9[64]_i_2_n_0\
    );
\section_out9[64]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(50),
      I1 => section_out9_reg(64),
      O => \section_out9[64]_i_3_n_0\
    );
\section_out9[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(11),
      I1 => section_out9_reg(11),
      O => \section_out9[8]_i_2_n_0\
    );
\section_out9[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(10),
      I1 => section_out9_reg(10),
      O => \section_out9[8]_i_3_n_0\
    );
\section_out9[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(9),
      I1 => section_out9_reg(9),
      O => \section_out9[8]_i_4_n_0\
    );
\section_out9[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => section_out8_reg(8),
      I1 => section_out9_reg(8),
      O => \section_out9[8]_i_5_n_0\
    );
\section_out9_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[0]_i_1_n_7\,
      Q => section_out9_reg(0)
    );
\section_out9_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \section_out9_reg[0]_i_1_n_0\,
      CO(2) => \section_out9_reg[0]_i_1_n_1\,
      CO(1) => \section_out9_reg[0]_i_1_n_2\,
      CO(0) => \section_out9_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out8_reg(3 downto 0),
      O(3) => \section_out9_reg[0]_i_1_n_4\,
      O(2) => \section_out9_reg[0]_i_1_n_5\,
      O(1) => \section_out9_reg[0]_i_1_n_6\,
      O(0) => \section_out9_reg[0]_i_1_n_7\,
      S(3) => \section_out9[0]_i_2_n_0\,
      S(2) => \section_out9[0]_i_3_n_0\,
      S(1) => \section_out9[0]_i_4_n_0\,
      S(0) => \section_out9[0]_i_5_n_0\
    );
\section_out9_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[8]_i_1_n_5\,
      Q => section_out9_reg(10)
    );
\section_out9_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[8]_i_1_n_4\,
      Q => section_out9_reg(11)
    );
\section_out9_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[12]_i_1_n_7\,
      Q => section_out9_reg(12)
    );
\section_out9_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out9_reg[8]_i_1_n_0\,
      CO(3) => \section_out9_reg[12]_i_1_n_0\,
      CO(2) => \section_out9_reg[12]_i_1_n_1\,
      CO(1) => \section_out9_reg[12]_i_1_n_2\,
      CO(0) => \section_out9_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out8_reg(15 downto 12),
      O(3) => \section_out9_reg[12]_i_1_n_4\,
      O(2) => \section_out9_reg[12]_i_1_n_5\,
      O(1) => \section_out9_reg[12]_i_1_n_6\,
      O(0) => \section_out9_reg[12]_i_1_n_7\,
      S(3) => \section_out9[12]_i_2_n_0\,
      S(2) => \section_out9[12]_i_3_n_0\,
      S(1) => \section_out9[12]_i_4_n_0\,
      S(0) => \section_out9[12]_i_5_n_0\
    );
\section_out9_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[12]_i_1_n_6\,
      Q => section_out9_reg(13)
    );
\section_out9_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[12]_i_1_n_5\,
      Q => section_out9_reg(14)
    );
\section_out9_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[12]_i_1_n_4\,
      Q => section_out9_reg(15)
    );
\section_out9_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[16]_i_1_n_7\,
      Q => section_out9_reg(16)
    );
\section_out9_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out9_reg[12]_i_1_n_0\,
      CO(3) => \section_out9_reg[16]_i_1_n_0\,
      CO(2) => \section_out9_reg[16]_i_1_n_1\,
      CO(1) => \section_out9_reg[16]_i_1_n_2\,
      CO(0) => \section_out9_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out8_reg(19 downto 16),
      O(3) => \section_out9_reg[16]_i_1_n_4\,
      O(2) => \section_out9_reg[16]_i_1_n_5\,
      O(1) => \section_out9_reg[16]_i_1_n_6\,
      O(0) => \section_out9_reg[16]_i_1_n_7\,
      S(3) => \section_out9[16]_i_2_n_0\,
      S(2) => \section_out9[16]_i_3_n_0\,
      S(1) => \section_out9[16]_i_4_n_0\,
      S(0) => \section_out9[16]_i_5_n_0\
    );
\section_out9_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[16]_i_1_n_6\,
      Q => section_out9_reg(17)
    );
\section_out9_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[16]_i_1_n_5\,
      Q => section_out9_reg(18)
    );
\section_out9_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[16]_i_1_n_4\,
      Q => section_out9_reg(19)
    );
\section_out9_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[0]_i_1_n_6\,
      Q => section_out9_reg(1)
    );
\section_out9_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[20]_i_1_n_7\,
      Q => section_out9_reg(20)
    );
\section_out9_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out9_reg[16]_i_1_n_0\,
      CO(3) => \section_out9_reg[20]_i_1_n_0\,
      CO(2) => \section_out9_reg[20]_i_1_n_1\,
      CO(1) => \section_out9_reg[20]_i_1_n_2\,
      CO(0) => \section_out9_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out8_reg(23 downto 20),
      O(3) => \section_out9_reg[20]_i_1_n_4\,
      O(2) => \section_out9_reg[20]_i_1_n_5\,
      O(1) => \section_out9_reg[20]_i_1_n_6\,
      O(0) => \section_out9_reg[20]_i_1_n_7\,
      S(3) => \section_out9[20]_i_2_n_0\,
      S(2) => \section_out9[20]_i_3_n_0\,
      S(1) => \section_out9[20]_i_4_n_0\,
      S(0) => \section_out9[20]_i_5_n_0\
    );
\section_out9_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[20]_i_1_n_6\,
      Q => section_out9_reg(21)
    );
\section_out9_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[20]_i_1_n_5\,
      Q => section_out9_reg(22)
    );
\section_out9_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[20]_i_1_n_4\,
      Q => section_out9_reg(23)
    );
\section_out9_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[24]_i_1_n_7\,
      Q => section_out9_reg(24)
    );
\section_out9_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out9_reg[20]_i_1_n_0\,
      CO(3) => \section_out9_reg[24]_i_1_n_0\,
      CO(2) => \section_out9_reg[24]_i_1_n_1\,
      CO(1) => \section_out9_reg[24]_i_1_n_2\,
      CO(0) => \section_out9_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out8_reg(27 downto 24),
      O(3) => \section_out9_reg[24]_i_1_n_4\,
      O(2) => \section_out9_reg[24]_i_1_n_5\,
      O(1) => \section_out9_reg[24]_i_1_n_6\,
      O(0) => \section_out9_reg[24]_i_1_n_7\,
      S(3) => \section_out9[24]_i_2_n_0\,
      S(2) => \section_out9[24]_i_3_n_0\,
      S(1) => \section_out9[24]_i_4_n_0\,
      S(0) => \section_out9[24]_i_5_n_0\
    );
\section_out9_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[24]_i_1_n_6\,
      Q => section_out9_reg(25)
    );
\section_out9_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[24]_i_1_n_5\,
      Q => section_out9_reg(26)
    );
\section_out9_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[24]_i_1_n_4\,
      Q => section_out9_reg(27)
    );
\section_out9_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[28]_i_1_n_7\,
      Q => section_out9_reg(28)
    );
\section_out9_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out9_reg[24]_i_1_n_0\,
      CO(3) => \section_out9_reg[28]_i_1_n_0\,
      CO(2) => \section_out9_reg[28]_i_1_n_1\,
      CO(1) => \section_out9_reg[28]_i_1_n_2\,
      CO(0) => \section_out9_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out8_reg(31 downto 28),
      O(3) => \section_out9_reg[28]_i_1_n_4\,
      O(2) => \section_out9_reg[28]_i_1_n_5\,
      O(1) => \section_out9_reg[28]_i_1_n_6\,
      O(0) => \section_out9_reg[28]_i_1_n_7\,
      S(3) => \section_out9[28]_i_2_n_0\,
      S(2) => \section_out9[28]_i_3_n_0\,
      S(1) => \section_out9[28]_i_4_n_0\,
      S(0) => \section_out9[28]_i_5_n_0\
    );
\section_out9_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[28]_i_1_n_6\,
      Q => section_out9_reg(29)
    );
\section_out9_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[0]_i_1_n_5\,
      Q => section_out9_reg(2)
    );
\section_out9_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[28]_i_1_n_5\,
      Q => section_out9_reg(30)
    );
\section_out9_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[28]_i_1_n_4\,
      Q => section_out9_reg(31)
    );
\section_out9_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[32]_i_1_n_7\,
      Q => section_out9_reg(32)
    );
\section_out9_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out9_reg[28]_i_1_n_0\,
      CO(3) => \section_out9_reg[32]_i_1_n_0\,
      CO(2) => \section_out9_reg[32]_i_1_n_1\,
      CO(1) => \section_out9_reg[32]_i_1_n_2\,
      CO(0) => \section_out9_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out8_reg(35 downto 32),
      O(3) => \section_out9_reg[32]_i_1_n_4\,
      O(2) => \section_out9_reg[32]_i_1_n_5\,
      O(1) => \section_out9_reg[32]_i_1_n_6\,
      O(0) => \section_out9_reg[32]_i_1_n_7\,
      S(3) => \section_out9[32]_i_2_n_0\,
      S(2) => \section_out9[32]_i_3_n_0\,
      S(1) => \section_out9[32]_i_4_n_0\,
      S(0) => \section_out9[32]_i_5_n_0\
    );
\section_out9_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[32]_i_1_n_6\,
      Q => section_out9_reg(33)
    );
\section_out9_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[32]_i_1_n_5\,
      Q => section_out9_reg(34)
    );
\section_out9_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[32]_i_1_n_4\,
      Q => section_out9_reg(35)
    );
\section_out9_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[36]_i_1_n_7\,
      Q => section_out9_reg(36)
    );
\section_out9_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out9_reg[32]_i_1_n_0\,
      CO(3) => \section_out9_reg[36]_i_1_n_0\,
      CO(2) => \section_out9_reg[36]_i_1_n_1\,
      CO(1) => \section_out9_reg[36]_i_1_n_2\,
      CO(0) => \section_out9_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out8_reg(39 downto 36),
      O(3) => \section_out9_reg[36]_i_1_n_4\,
      O(2) => \section_out9_reg[36]_i_1_n_5\,
      O(1) => \section_out9_reg[36]_i_1_n_6\,
      O(0) => \section_out9_reg[36]_i_1_n_7\,
      S(3) => \section_out9[36]_i_2_n_0\,
      S(2) => \section_out9[36]_i_3_n_0\,
      S(1) => \section_out9[36]_i_4_n_0\,
      S(0) => \section_out9[36]_i_5_n_0\
    );
\section_out9_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[36]_i_1_n_6\,
      Q => section_out9_reg(37)
    );
\section_out9_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[36]_i_1_n_5\,
      Q => section_out9_reg(38)
    );
\section_out9_reg[39]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[36]_i_1_n_4\,
      Q => section_out9_reg(39)
    );
\section_out9_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[0]_i_1_n_4\,
      Q => section_out9_reg(3)
    );
\section_out9_reg[40]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[40]_i_1_n_7\,
      Q => section_out9_reg(40)
    );
\section_out9_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out9_reg[36]_i_1_n_0\,
      CO(3) => \section_out9_reg[40]_i_1_n_0\,
      CO(2) => \section_out9_reg[40]_i_1_n_1\,
      CO(1) => \section_out9_reg[40]_i_1_n_2\,
      CO(0) => \section_out9_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out8_reg(43 downto 40),
      O(3) => \section_out9_reg[40]_i_1_n_4\,
      O(2) => \section_out9_reg[40]_i_1_n_5\,
      O(1) => \section_out9_reg[40]_i_1_n_6\,
      O(0) => \section_out9_reg[40]_i_1_n_7\,
      S(3) => \section_out9[40]_i_2_n_0\,
      S(2) => \section_out9[40]_i_3_n_0\,
      S(1) => \section_out9[40]_i_4_n_0\,
      S(0) => \section_out9[40]_i_5_n_0\
    );
\section_out9_reg[41]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[40]_i_1_n_6\,
      Q => section_out9_reg(41)
    );
\section_out9_reg[42]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[40]_i_1_n_5\,
      Q => section_out9_reg(42)
    );
\section_out9_reg[43]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[40]_i_1_n_4\,
      Q => section_out9_reg(43)
    );
\section_out9_reg[44]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[44]_i_1_n_7\,
      Q => section_out9_reg(44)
    );
\section_out9_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out9_reg[40]_i_1_n_0\,
      CO(3) => \section_out9_reg[44]_i_1_n_0\,
      CO(2) => \section_out9_reg[44]_i_1_n_1\,
      CO(1) => \section_out9_reg[44]_i_1_n_2\,
      CO(0) => \section_out9_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out8_reg(47 downto 44),
      O(3) => \section_out9_reg[44]_i_1_n_4\,
      O(2) => \section_out9_reg[44]_i_1_n_5\,
      O(1) => \section_out9_reg[44]_i_1_n_6\,
      O(0) => \section_out9_reg[44]_i_1_n_7\,
      S(3) => \section_out9[44]_i_2_n_0\,
      S(2) => \section_out9[44]_i_3_n_0\,
      S(1) => \section_out9[44]_i_4_n_0\,
      S(0) => \section_out9[44]_i_5_n_0\
    );
\section_out9_reg[45]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[44]_i_1_n_6\,
      Q => section_out9_reg(45)
    );
\section_out9_reg[46]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[44]_i_1_n_5\,
      Q => section_out9_reg(46)
    );
\section_out9_reg[47]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[44]_i_1_n_4\,
      Q => section_out9_reg(47)
    );
\section_out9_reg[48]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[48]_i_1_n_7\,
      Q => section_out9_reg(48)
    );
\section_out9_reg[48]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out9_reg[44]_i_1_n_0\,
      CO(3) => \section_out9_reg[48]_i_1_n_0\,
      CO(2) => \section_out9_reg[48]_i_1_n_1\,
      CO(1) => \section_out9_reg[48]_i_1_n_2\,
      CO(0) => \section_out9_reg[48]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => section_out8_reg(50),
      DI(2 downto 0) => section_out8_reg(50 downto 48),
      O(3) => \section_out9_reg[48]_i_1_n_4\,
      O(2) => \section_out9_reg[48]_i_1_n_5\,
      O(1) => \section_out9_reg[48]_i_1_n_6\,
      O(0) => \section_out9_reg[48]_i_1_n_7\,
      S(3) => \section_out9[48]_i_2_n_0\,
      S(2) => \section_out9[48]_i_3_n_0\,
      S(1) => \section_out9[48]_i_4_n_0\,
      S(0) => \section_out9[48]_i_5_n_0\
    );
\section_out9_reg[49]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[48]_i_1_n_6\,
      Q => section_out9_reg(49)
    );
\section_out9_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[4]_i_1_n_7\,
      Q => section_out9_reg(4)
    );
\section_out9_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out9_reg[0]_i_1_n_0\,
      CO(3) => \section_out9_reg[4]_i_1_n_0\,
      CO(2) => \section_out9_reg[4]_i_1_n_1\,
      CO(1) => \section_out9_reg[4]_i_1_n_2\,
      CO(0) => \section_out9_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out8_reg(7 downto 4),
      O(3) => \section_out9_reg[4]_i_1_n_4\,
      O(2) => \section_out9_reg[4]_i_1_n_5\,
      O(1) => \section_out9_reg[4]_i_1_n_6\,
      O(0) => \section_out9_reg[4]_i_1_n_7\,
      S(3) => \section_out9[4]_i_2_n_0\,
      S(2) => \section_out9[4]_i_3_n_0\,
      S(1) => \section_out9[4]_i_4_n_0\,
      S(0) => \section_out9[4]_i_5_n_0\
    );
\section_out9_reg[50]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[48]_i_1_n_5\,
      Q => section_out9_reg(50)
    );
\section_out9_reg[51]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[48]_i_1_n_4\,
      Q => section_out9_reg(51)
    );
\section_out9_reg[52]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[52]_i_1_n_7\,
      Q => section_out9_reg(52)
    );
\section_out9_reg[52]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out9_reg[48]_i_1_n_0\,
      CO(3) => \section_out9_reg[52]_i_1_n_0\,
      CO(2) => \section_out9_reg[52]_i_1_n_1\,
      CO(1) => \section_out9_reg[52]_i_1_n_2\,
      CO(0) => \section_out9_reg[52]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => section_out8_reg(50),
      DI(2) => section_out8_reg(50),
      DI(1) => section_out8_reg(50),
      DI(0) => section_out8_reg(50),
      O(3) => \section_out9_reg[52]_i_1_n_4\,
      O(2) => \section_out9_reg[52]_i_1_n_5\,
      O(1) => \section_out9_reg[52]_i_1_n_6\,
      O(0) => \section_out9_reg[52]_i_1_n_7\,
      S(3) => \section_out9[52]_i_2_n_0\,
      S(2) => \section_out9[52]_i_3_n_0\,
      S(1) => \section_out9[52]_i_4_n_0\,
      S(0) => \section_out9[52]_i_5_n_0\
    );
\section_out9_reg[53]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[52]_i_1_n_6\,
      Q => section_out9_reg(53)
    );
\section_out9_reg[54]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[52]_i_1_n_5\,
      Q => section_out9_reg(54)
    );
\section_out9_reg[55]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[52]_i_1_n_4\,
      Q => section_out9_reg(55)
    );
\section_out9_reg[56]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[56]_i_1_n_7\,
      Q => section_out9_reg(56)
    );
\section_out9_reg[56]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out9_reg[52]_i_1_n_0\,
      CO(3) => \section_out9_reg[56]_i_1_n_0\,
      CO(2) => \section_out9_reg[56]_i_1_n_1\,
      CO(1) => \section_out9_reg[56]_i_1_n_2\,
      CO(0) => \section_out9_reg[56]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => section_out8_reg(50),
      DI(2) => section_out8_reg(50),
      DI(1) => section_out8_reg(50),
      DI(0) => section_out8_reg(50),
      O(3) => \section_out9_reg[56]_i_1_n_4\,
      O(2) => \section_out9_reg[56]_i_1_n_5\,
      O(1) => \section_out9_reg[56]_i_1_n_6\,
      O(0) => \section_out9_reg[56]_i_1_n_7\,
      S(3) => \section_out9[56]_i_2_n_0\,
      S(2) => \section_out9[56]_i_3_n_0\,
      S(1) => \section_out9[56]_i_4_n_0\,
      S(0) => \section_out9[56]_i_5_n_0\
    );
\section_out9_reg[57]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[56]_i_1_n_6\,
      Q => section_out9_reg(57)
    );
\section_out9_reg[58]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[56]_i_1_n_5\,
      Q => section_out9_reg(58)
    );
\section_out9_reg[59]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[56]_i_1_n_4\,
      Q => section_out9_reg(59)
    );
\section_out9_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[4]_i_1_n_6\,
      Q => section_out9_reg(5)
    );
\section_out9_reg[60]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[60]_i_1_n_7\,
      Q => section_out9_reg(60)
    );
\section_out9_reg[60]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out9_reg[56]_i_1_n_0\,
      CO(3) => \section_out9_reg[60]_i_1_n_0\,
      CO(2) => \section_out9_reg[60]_i_1_n_1\,
      CO(1) => \section_out9_reg[60]_i_1_n_2\,
      CO(0) => \section_out9_reg[60]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => section_out8_reg(50),
      DI(2) => section_out8_reg(50),
      DI(1) => section_out8_reg(50),
      DI(0) => section_out8_reg(50),
      O(3) => \section_out9_reg[60]_i_1_n_4\,
      O(2) => \section_out9_reg[60]_i_1_n_5\,
      O(1) => \section_out9_reg[60]_i_1_n_6\,
      O(0) => \section_out9_reg[60]_i_1_n_7\,
      S(3) => \section_out9[60]_i_2_n_0\,
      S(2) => \section_out9[60]_i_3_n_0\,
      S(1) => \section_out9[60]_i_4_n_0\,
      S(0) => \section_out9[60]_i_5_n_0\
    );
\section_out9_reg[61]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[60]_i_1_n_6\,
      Q => section_out9_reg(61)
    );
\section_out9_reg[62]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[60]_i_1_n_5\,
      Q => section_out9_reg(62)
    );
\section_out9_reg[63]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[60]_i_1_n_4\,
      Q => section_out9_reg(63)
    );
\section_out9_reg[64]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[64]_i_1_n_7\,
      Q => section_out9_reg(64)
    );
\section_out9_reg[64]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out9_reg[60]_i_1_n_0\,
      CO(3 downto 1) => \NLW_section_out9_reg[64]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \section_out9_reg[64]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => section_out8_reg(50),
      O(3 downto 2) => \NLW_section_out9_reg[64]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \section_out9_reg[64]_i_1_n_6\,
      O(0) => \section_out9_reg[64]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \section_out9[64]_i_2_n_0\,
      S(0) => \section_out9[64]_i_3_n_0\
    );
\section_out9_reg[65]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[64]_i_1_n_6\,
      Q => section_out9_reg(65)
    );
\section_out9_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[4]_i_1_n_5\,
      Q => section_out9_reg(6)
    );
\section_out9_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[4]_i_1_n_4\,
      Q => section_out9_reg(7)
    );
\section_out9_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[8]_i_1_n_7\,
      Q => section_out9_reg(8)
    );
\section_out9_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \section_out9_reg[4]_i_1_n_0\,
      CO(3) => \section_out9_reg[8]_i_1_n_0\,
      CO(2) => \section_out9_reg[8]_i_1_n_1\,
      CO(1) => \section_out9_reg[8]_i_1_n_2\,
      CO(0) => \section_out9_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => section_out8_reg(11 downto 8),
      O(3) => \section_out9_reg[8]_i_1_n_4\,
      O(2) => \section_out9_reg[8]_i_1_n_5\,
      O(1) => \section_out9_reg[8]_i_1_n_6\,
      O(0) => \section_out9_reg[8]_i_1_n_7\,
      S(3) => \section_out9[8]_i_2_n_0\,
      S(2) => \section_out9[8]_i_3_n_0\,
      S(1) => \section_out9[8]_i_4_n_0\,
      S(0) => \section_out9[8]_i_5_n_0\
    );
\section_out9_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset02_out,
      D => \section_out9_reg[8]_i_1_n_6\,
      Q => section_out9_reg(9)
    );
sub_temp_1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_temp_1_carry_n_0,
      CO(2) => sub_temp_1_carry_n_1,
      CO(1) => sub_temp_1_carry_n_2,
      CO(0) => sub_temp_1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => cic_pipeline1(3 downto 0),
      O(3 downto 0) => sub_temp_1(3 downto 0),
      S(3) => sub_temp_1_carry_i_1_n_0,
      S(2) => sub_temp_1_carry_i_2_n_0,
      S(1) => sub_temp_1_carry_i_3_n_0,
      S(0) => sub_temp_1_carry_i_4_n_0
    );
\sub_temp_1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_temp_1_carry_n_0,
      CO(3) => \sub_temp_1_carry__0_n_0\,
      CO(2) => \sub_temp_1_carry__0_n_1\,
      CO(1) => \sub_temp_1_carry__0_n_2\,
      CO(0) => \sub_temp_1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline1(7 downto 4),
      O(3 downto 0) => sub_temp_1(7 downto 4),
      S(3) => \sub_temp_1_carry__0_i_1_n_0\,
      S(2) => \sub_temp_1_carry__0_i_2_n_0\,
      S(1) => \sub_temp_1_carry__0_i_3_n_0\,
      S(0) => \sub_temp_1_carry__0_i_4_n_0\
    );
\sub_temp_1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(7),
      I1 => diff2(7),
      O => \sub_temp_1_carry__0_i_1_n_0\
    );
\sub_temp_1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(6),
      I1 => diff2(6),
      O => \sub_temp_1_carry__0_i_2_n_0\
    );
\sub_temp_1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(5),
      I1 => diff2(5),
      O => \sub_temp_1_carry__0_i_3_n_0\
    );
\sub_temp_1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(4),
      I1 => diff2(4),
      O => \sub_temp_1_carry__0_i_4_n_0\
    );
\sub_temp_1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_1_carry__0_n_0\,
      CO(3) => \sub_temp_1_carry__1_n_0\,
      CO(2) => \sub_temp_1_carry__1_n_1\,
      CO(1) => \sub_temp_1_carry__1_n_2\,
      CO(0) => \sub_temp_1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline1(11 downto 8),
      O(3 downto 0) => sub_temp_1(11 downto 8),
      S(3) => \sub_temp_1_carry__1_i_1_n_0\,
      S(2) => \sub_temp_1_carry__1_i_2_n_0\,
      S(1) => \sub_temp_1_carry__1_i_3_n_0\,
      S(0) => \sub_temp_1_carry__1_i_4_n_0\
    );
\sub_temp_1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(11),
      I1 => diff2(11),
      O => \sub_temp_1_carry__1_i_1_n_0\
    );
\sub_temp_1_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(10),
      I1 => diff2(10),
      O => \sub_temp_1_carry__1_i_2_n_0\
    );
\sub_temp_1_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(9),
      I1 => diff2(9),
      O => \sub_temp_1_carry__1_i_3_n_0\
    );
\sub_temp_1_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(8),
      I1 => diff2(8),
      O => \sub_temp_1_carry__1_i_4_n_0\
    );
\sub_temp_1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_1_carry__1_n_0\,
      CO(3) => \sub_temp_1_carry__2_n_0\,
      CO(2) => \sub_temp_1_carry__2_n_1\,
      CO(1) => \sub_temp_1_carry__2_n_2\,
      CO(0) => \sub_temp_1_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline1(15 downto 12),
      O(3 downto 0) => sub_temp_1(15 downto 12),
      S(3) => \sub_temp_1_carry__2_i_1_n_0\,
      S(2) => \sub_temp_1_carry__2_i_2_n_0\,
      S(1) => \sub_temp_1_carry__2_i_3_n_0\,
      S(0) => \sub_temp_1_carry__2_i_4_n_0\
    );
\sub_temp_1_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(15),
      I1 => diff2(15),
      O => \sub_temp_1_carry__2_i_1_n_0\
    );
\sub_temp_1_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(14),
      I1 => diff2(14),
      O => \sub_temp_1_carry__2_i_2_n_0\
    );
\sub_temp_1_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(13),
      I1 => diff2(13),
      O => \sub_temp_1_carry__2_i_3_n_0\
    );
\sub_temp_1_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(12),
      I1 => diff2(12),
      O => \sub_temp_1_carry__2_i_4_n_0\
    );
\sub_temp_1_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_1_carry__2_n_0\,
      CO(3) => \sub_temp_1_carry__3_n_0\,
      CO(2) => \sub_temp_1_carry__3_n_1\,
      CO(1) => \sub_temp_1_carry__3_n_2\,
      CO(0) => \sub_temp_1_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline1(19 downto 16),
      O(3 downto 0) => sub_temp_1(19 downto 16),
      S(3) => \sub_temp_1_carry__3_i_1_n_0\,
      S(2) => \sub_temp_1_carry__3_i_2_n_0\,
      S(1) => \sub_temp_1_carry__3_i_3_n_0\,
      S(0) => \sub_temp_1_carry__3_i_4_n_0\
    );
\sub_temp_1_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(19),
      I1 => diff2(19),
      O => \sub_temp_1_carry__3_i_1_n_0\
    );
\sub_temp_1_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(18),
      I1 => diff2(18),
      O => \sub_temp_1_carry__3_i_2_n_0\
    );
\sub_temp_1_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(17),
      I1 => diff2(17),
      O => \sub_temp_1_carry__3_i_3_n_0\
    );
\sub_temp_1_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(16),
      I1 => diff2(16),
      O => \sub_temp_1_carry__3_i_4_n_0\
    );
\sub_temp_1_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_1_carry__3_n_0\,
      CO(3) => \sub_temp_1_carry__4_n_0\,
      CO(2) => \sub_temp_1_carry__4_n_1\,
      CO(1) => \sub_temp_1_carry__4_n_2\,
      CO(0) => \sub_temp_1_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline1(23 downto 20),
      O(3 downto 0) => sub_temp_1(23 downto 20),
      S(3) => \sub_temp_1_carry__4_i_1_n_0\,
      S(2) => \sub_temp_1_carry__4_i_2_n_0\,
      S(1) => \sub_temp_1_carry__4_i_3_n_0\,
      S(0) => \sub_temp_1_carry__4_i_4_n_0\
    );
\sub_temp_1_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(23),
      I1 => diff2(23),
      O => \sub_temp_1_carry__4_i_1_n_0\
    );
\sub_temp_1_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(22),
      I1 => diff2(22),
      O => \sub_temp_1_carry__4_i_2_n_0\
    );
\sub_temp_1_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(21),
      I1 => diff2(21),
      O => \sub_temp_1_carry__4_i_3_n_0\
    );
\sub_temp_1_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(20),
      I1 => diff2(20),
      O => \sub_temp_1_carry__4_i_4_n_0\
    );
\sub_temp_1_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_1_carry__4_n_0\,
      CO(3) => \sub_temp_1_carry__5_n_0\,
      CO(2) => \sub_temp_1_carry__5_n_1\,
      CO(1) => \sub_temp_1_carry__5_n_2\,
      CO(0) => \sub_temp_1_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline1(27 downto 24),
      O(3 downto 0) => sub_temp_1(27 downto 24),
      S(3) => \sub_temp_1_carry__5_i_1_n_0\,
      S(2) => \sub_temp_1_carry__5_i_2_n_0\,
      S(1) => \sub_temp_1_carry__5_i_3_n_0\,
      S(0) => \sub_temp_1_carry__5_i_4_n_0\
    );
\sub_temp_1_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(27),
      I1 => diff2(27),
      O => \sub_temp_1_carry__5_i_1_n_0\
    );
\sub_temp_1_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(26),
      I1 => diff2(26),
      O => \sub_temp_1_carry__5_i_2_n_0\
    );
\sub_temp_1_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(25),
      I1 => diff2(25),
      O => \sub_temp_1_carry__5_i_3_n_0\
    );
\sub_temp_1_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(24),
      I1 => diff2(24),
      O => \sub_temp_1_carry__5_i_4_n_0\
    );
\sub_temp_1_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_1_carry__5_n_0\,
      CO(3) => \sub_temp_1_carry__6_n_0\,
      CO(2) => \sub_temp_1_carry__6_n_1\,
      CO(1) => \sub_temp_1_carry__6_n_2\,
      CO(0) => \sub_temp_1_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => diff2(31),
      DI(2 downto 0) => cic_pipeline1(30 downto 28),
      O(3 downto 0) => sub_temp_1(31 downto 28),
      S(3) => \sub_temp_1_carry__6_i_1_n_0\,
      S(2) => \sub_temp_1_carry__6_i_2_n_0\,
      S(1) => \sub_temp_1_carry__6_i_3_n_0\,
      S(0) => \sub_temp_1_carry__6_i_4_n_0\
    );
\sub_temp_1_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => diff2(31),
      I1 => cic_pipeline1(31),
      O => \sub_temp_1_carry__6_i_1_n_0\
    );
\sub_temp_1_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(30),
      I1 => diff2(30),
      O => \sub_temp_1_carry__6_i_2_n_0\
    );
\sub_temp_1_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(29),
      I1 => diff2(29),
      O => \sub_temp_1_carry__6_i_3_n_0\
    );
\sub_temp_1_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(28),
      I1 => diff2(28),
      O => \sub_temp_1_carry__6_i_4_n_0\
    );
\sub_temp_1_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_1_carry__6_n_0\,
      CO(3 downto 0) => \NLW_sub_temp_1_carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sub_temp_1_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => sub_temp_1(32),
      S(3 downto 0) => B"0001"
    );
sub_temp_1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(3),
      I1 => diff2(3),
      O => sub_temp_1_carry_i_1_n_0
    );
sub_temp_1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(2),
      I1 => diff2(2),
      O => sub_temp_1_carry_i_2_n_0
    );
sub_temp_1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(1),
      I1 => diff2(1),
      O => sub_temp_1_carry_i_3_n_0
    );
sub_temp_1_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline1(0),
      I1 => diff2(0),
      O => sub_temp_1_carry_i_4_n_0
    );
sub_temp_2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_temp_2_carry_n_0,
      CO(2) => sub_temp_2_carry_n_1,
      CO(1) => sub_temp_2_carry_n_2,
      CO(0) => sub_temp_2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => cic_pipeline2(3 downto 0),
      O(3 downto 0) => sub_temp_2(3 downto 0),
      S(3) => sub_temp_2_carry_i_1_n_0,
      S(2) => sub_temp_2_carry_i_2_n_0,
      S(1) => sub_temp_2_carry_i_3_n_0,
      S(0) => sub_temp_2_carry_i_4_n_0
    );
\sub_temp_2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_temp_2_carry_n_0,
      CO(3) => \sub_temp_2_carry__0_n_0\,
      CO(2) => \sub_temp_2_carry__0_n_1\,
      CO(1) => \sub_temp_2_carry__0_n_2\,
      CO(0) => \sub_temp_2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline2(7 downto 4),
      O(3 downto 0) => sub_temp_2(7 downto 4),
      S(3) => \sub_temp_2_carry__0_i_1_n_0\,
      S(2) => \sub_temp_2_carry__0_i_2_n_0\,
      S(1) => \sub_temp_2_carry__0_i_3_n_0\,
      S(0) => \sub_temp_2_carry__0_i_4_n_0\
    );
\sub_temp_2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(7),
      I1 => diff3(7),
      O => \sub_temp_2_carry__0_i_1_n_0\
    );
\sub_temp_2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(6),
      I1 => diff3(6),
      O => \sub_temp_2_carry__0_i_2_n_0\
    );
\sub_temp_2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(5),
      I1 => diff3(5),
      O => \sub_temp_2_carry__0_i_3_n_0\
    );
\sub_temp_2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(4),
      I1 => diff3(4),
      O => \sub_temp_2_carry__0_i_4_n_0\
    );
\sub_temp_2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_2_carry__0_n_0\,
      CO(3) => \sub_temp_2_carry__1_n_0\,
      CO(2) => \sub_temp_2_carry__1_n_1\,
      CO(1) => \sub_temp_2_carry__1_n_2\,
      CO(0) => \sub_temp_2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline2(11 downto 8),
      O(3 downto 0) => sub_temp_2(11 downto 8),
      S(3) => \sub_temp_2_carry__1_i_1_n_0\,
      S(2) => \sub_temp_2_carry__1_i_2_n_0\,
      S(1) => \sub_temp_2_carry__1_i_3_n_0\,
      S(0) => \sub_temp_2_carry__1_i_4_n_0\
    );
\sub_temp_2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(11),
      I1 => diff3(11),
      O => \sub_temp_2_carry__1_i_1_n_0\
    );
\sub_temp_2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(10),
      I1 => diff3(10),
      O => \sub_temp_2_carry__1_i_2_n_0\
    );
\sub_temp_2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(9),
      I1 => diff3(9),
      O => \sub_temp_2_carry__1_i_3_n_0\
    );
\sub_temp_2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(8),
      I1 => diff3(8),
      O => \sub_temp_2_carry__1_i_4_n_0\
    );
\sub_temp_2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_2_carry__1_n_0\,
      CO(3) => \sub_temp_2_carry__2_n_0\,
      CO(2) => \sub_temp_2_carry__2_n_1\,
      CO(1) => \sub_temp_2_carry__2_n_2\,
      CO(0) => \sub_temp_2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline2(15 downto 12),
      O(3 downto 0) => sub_temp_2(15 downto 12),
      S(3) => \sub_temp_2_carry__2_i_1_n_0\,
      S(2) => \sub_temp_2_carry__2_i_2_n_0\,
      S(1) => \sub_temp_2_carry__2_i_3_n_0\,
      S(0) => \sub_temp_2_carry__2_i_4_n_0\
    );
\sub_temp_2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(15),
      I1 => diff3(15),
      O => \sub_temp_2_carry__2_i_1_n_0\
    );
\sub_temp_2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(14),
      I1 => diff3(14),
      O => \sub_temp_2_carry__2_i_2_n_0\
    );
\sub_temp_2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(13),
      I1 => diff3(13),
      O => \sub_temp_2_carry__2_i_3_n_0\
    );
\sub_temp_2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(12),
      I1 => diff3(12),
      O => \sub_temp_2_carry__2_i_4_n_0\
    );
\sub_temp_2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_2_carry__2_n_0\,
      CO(3) => \sub_temp_2_carry__3_n_0\,
      CO(2) => \sub_temp_2_carry__3_n_1\,
      CO(1) => \sub_temp_2_carry__3_n_2\,
      CO(0) => \sub_temp_2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline2(19 downto 16),
      O(3 downto 0) => sub_temp_2(19 downto 16),
      S(3) => \sub_temp_2_carry__3_i_1_n_0\,
      S(2) => \sub_temp_2_carry__3_i_2_n_0\,
      S(1) => \sub_temp_2_carry__3_i_3_n_0\,
      S(0) => \sub_temp_2_carry__3_i_4_n_0\
    );
\sub_temp_2_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(19),
      I1 => diff3(19),
      O => \sub_temp_2_carry__3_i_1_n_0\
    );
\sub_temp_2_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(18),
      I1 => diff3(18),
      O => \sub_temp_2_carry__3_i_2_n_0\
    );
\sub_temp_2_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(17),
      I1 => diff3(17),
      O => \sub_temp_2_carry__3_i_3_n_0\
    );
\sub_temp_2_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(16),
      I1 => diff3(16),
      O => \sub_temp_2_carry__3_i_4_n_0\
    );
\sub_temp_2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_2_carry__3_n_0\,
      CO(3) => \sub_temp_2_carry__4_n_0\,
      CO(2) => \sub_temp_2_carry__4_n_1\,
      CO(1) => \sub_temp_2_carry__4_n_2\,
      CO(0) => \sub_temp_2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline2(23 downto 20),
      O(3 downto 0) => sub_temp_2(23 downto 20),
      S(3) => \sub_temp_2_carry__4_i_1_n_0\,
      S(2) => \sub_temp_2_carry__4_i_2_n_0\,
      S(1) => \sub_temp_2_carry__4_i_3_n_0\,
      S(0) => \sub_temp_2_carry__4_i_4_n_0\
    );
\sub_temp_2_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(23),
      I1 => diff3(23),
      O => \sub_temp_2_carry__4_i_1_n_0\
    );
\sub_temp_2_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(22),
      I1 => diff3(22),
      O => \sub_temp_2_carry__4_i_2_n_0\
    );
\sub_temp_2_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(21),
      I1 => diff3(21),
      O => \sub_temp_2_carry__4_i_3_n_0\
    );
\sub_temp_2_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(20),
      I1 => diff3(20),
      O => \sub_temp_2_carry__4_i_4_n_0\
    );
\sub_temp_2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_2_carry__4_n_0\,
      CO(3) => \sub_temp_2_carry__5_n_0\,
      CO(2) => \sub_temp_2_carry__5_n_1\,
      CO(1) => \sub_temp_2_carry__5_n_2\,
      CO(0) => \sub_temp_2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline2(27 downto 24),
      O(3 downto 0) => sub_temp_2(27 downto 24),
      S(3) => \sub_temp_2_carry__5_i_1_n_0\,
      S(2) => \sub_temp_2_carry__5_i_2_n_0\,
      S(1) => \sub_temp_2_carry__5_i_3_n_0\,
      S(0) => \sub_temp_2_carry__5_i_4_n_0\
    );
\sub_temp_2_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(27),
      I1 => diff3(27),
      O => \sub_temp_2_carry__5_i_1_n_0\
    );
\sub_temp_2_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(26),
      I1 => diff3(26),
      O => \sub_temp_2_carry__5_i_2_n_0\
    );
\sub_temp_2_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(25),
      I1 => diff3(25),
      O => \sub_temp_2_carry__5_i_3_n_0\
    );
\sub_temp_2_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(24),
      I1 => diff3(24),
      O => \sub_temp_2_carry__5_i_4_n_0\
    );
\sub_temp_2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_2_carry__5_n_0\,
      CO(3) => \sub_temp_2_carry__6_n_0\,
      CO(2) => \sub_temp_2_carry__6_n_1\,
      CO(1) => \sub_temp_2_carry__6_n_2\,
      CO(0) => \sub_temp_2_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline2(31 downto 28),
      O(3 downto 0) => sub_temp_2(31 downto 28),
      S(3) => \sub_temp_2_carry__6_i_1_n_0\,
      S(2) => \sub_temp_2_carry__6_i_2_n_0\,
      S(1) => \sub_temp_2_carry__6_i_3_n_0\,
      S(0) => \sub_temp_2_carry__6_i_4_n_0\
    );
\sub_temp_2_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(31),
      I1 => diff3(31),
      O => \sub_temp_2_carry__6_i_1_n_0\
    );
\sub_temp_2_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(30),
      I1 => diff3(30),
      O => \sub_temp_2_carry__6_i_2_n_0\
    );
\sub_temp_2_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(29),
      I1 => diff3(29),
      O => \sub_temp_2_carry__6_i_3_n_0\
    );
\sub_temp_2_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(28),
      I1 => diff3(28),
      O => \sub_temp_2_carry__6_i_4_n_0\
    );
\sub_temp_2_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_2_carry__6_n_0\,
      CO(3 downto 1) => \NLW_sub_temp_2_carry__7_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sub_temp_2_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => diff3(32),
      O(3 downto 2) => \NLW_sub_temp_2_carry__7_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sub_temp_2(33 downto 32),
      S(3 downto 1) => B"001",
      S(0) => \sub_temp_2_carry__7_i_1_n_0\
    );
\sub_temp_2_carry__7_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => diff3(32),
      I1 => cic_pipeline2(32),
      O => \sub_temp_2_carry__7_i_1_n_0\
    );
sub_temp_2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(3),
      I1 => diff3(3),
      O => sub_temp_2_carry_i_1_n_0
    );
sub_temp_2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(2),
      I1 => diff3(2),
      O => sub_temp_2_carry_i_2_n_0
    );
sub_temp_2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(1),
      I1 => diff3(1),
      O => sub_temp_2_carry_i_3_n_0
    );
sub_temp_2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline2(0),
      I1 => diff3(0),
      O => sub_temp_2_carry_i_4_n_0
    );
sub_temp_3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_temp_3_carry_n_0,
      CO(2) => sub_temp_3_carry_n_1,
      CO(1) => sub_temp_3_carry_n_2,
      CO(0) => sub_temp_3_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => cic_pipeline3(3 downto 0),
      O(3 downto 0) => sub_temp_3(3 downto 0),
      S(3) => sub_temp_3_carry_i_1_n_0,
      S(2) => sub_temp_3_carry_i_2_n_0,
      S(1) => sub_temp_3_carry_i_3_n_0,
      S(0) => sub_temp_3_carry_i_4_n_0
    );
\sub_temp_3_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_temp_3_carry_n_0,
      CO(3) => \sub_temp_3_carry__0_n_0\,
      CO(2) => \sub_temp_3_carry__0_n_1\,
      CO(1) => \sub_temp_3_carry__0_n_2\,
      CO(0) => \sub_temp_3_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline3(7 downto 4),
      O(3 downto 0) => sub_temp_3(7 downto 4),
      S(3) => \sub_temp_3_carry__0_i_1_n_0\,
      S(2) => \sub_temp_3_carry__0_i_2_n_0\,
      S(1) => \sub_temp_3_carry__0_i_3_n_0\,
      S(0) => \sub_temp_3_carry__0_i_4_n_0\
    );
\sub_temp_3_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(7),
      I1 => diff4(7),
      O => \sub_temp_3_carry__0_i_1_n_0\
    );
\sub_temp_3_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(6),
      I1 => diff4(6),
      O => \sub_temp_3_carry__0_i_2_n_0\
    );
\sub_temp_3_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(5),
      I1 => diff4(5),
      O => \sub_temp_3_carry__0_i_3_n_0\
    );
\sub_temp_3_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(4),
      I1 => diff4(4),
      O => \sub_temp_3_carry__0_i_4_n_0\
    );
\sub_temp_3_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_3_carry__0_n_0\,
      CO(3) => \sub_temp_3_carry__1_n_0\,
      CO(2) => \sub_temp_3_carry__1_n_1\,
      CO(1) => \sub_temp_3_carry__1_n_2\,
      CO(0) => \sub_temp_3_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline3(11 downto 8),
      O(3 downto 0) => sub_temp_3(11 downto 8),
      S(3) => \sub_temp_3_carry__1_i_1_n_0\,
      S(2) => \sub_temp_3_carry__1_i_2_n_0\,
      S(1) => \sub_temp_3_carry__1_i_3_n_0\,
      S(0) => \sub_temp_3_carry__1_i_4_n_0\
    );
\sub_temp_3_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(11),
      I1 => diff4(11),
      O => \sub_temp_3_carry__1_i_1_n_0\
    );
\sub_temp_3_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(10),
      I1 => diff4(10),
      O => \sub_temp_3_carry__1_i_2_n_0\
    );
\sub_temp_3_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(9),
      I1 => diff4(9),
      O => \sub_temp_3_carry__1_i_3_n_0\
    );
\sub_temp_3_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(8),
      I1 => diff4(8),
      O => \sub_temp_3_carry__1_i_4_n_0\
    );
\sub_temp_3_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_3_carry__1_n_0\,
      CO(3) => \sub_temp_3_carry__2_n_0\,
      CO(2) => \sub_temp_3_carry__2_n_1\,
      CO(1) => \sub_temp_3_carry__2_n_2\,
      CO(0) => \sub_temp_3_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline3(15 downto 12),
      O(3 downto 0) => sub_temp_3(15 downto 12),
      S(3) => \sub_temp_3_carry__2_i_1_n_0\,
      S(2) => \sub_temp_3_carry__2_i_2_n_0\,
      S(1) => \sub_temp_3_carry__2_i_3_n_0\,
      S(0) => \sub_temp_3_carry__2_i_4_n_0\
    );
\sub_temp_3_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(15),
      I1 => diff4(15),
      O => \sub_temp_3_carry__2_i_1_n_0\
    );
\sub_temp_3_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(14),
      I1 => diff4(14),
      O => \sub_temp_3_carry__2_i_2_n_0\
    );
\sub_temp_3_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(13),
      I1 => diff4(13),
      O => \sub_temp_3_carry__2_i_3_n_0\
    );
\sub_temp_3_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(12),
      I1 => diff4(12),
      O => \sub_temp_3_carry__2_i_4_n_0\
    );
\sub_temp_3_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_3_carry__2_n_0\,
      CO(3) => \sub_temp_3_carry__3_n_0\,
      CO(2) => \sub_temp_3_carry__3_n_1\,
      CO(1) => \sub_temp_3_carry__3_n_2\,
      CO(0) => \sub_temp_3_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline3(19 downto 16),
      O(3 downto 0) => sub_temp_3(19 downto 16),
      S(3) => \sub_temp_3_carry__3_i_1_n_0\,
      S(2) => \sub_temp_3_carry__3_i_2_n_0\,
      S(1) => \sub_temp_3_carry__3_i_3_n_0\,
      S(0) => \sub_temp_3_carry__3_i_4_n_0\
    );
\sub_temp_3_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(19),
      I1 => diff4(19),
      O => \sub_temp_3_carry__3_i_1_n_0\
    );
\sub_temp_3_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(18),
      I1 => diff4(18),
      O => \sub_temp_3_carry__3_i_2_n_0\
    );
\sub_temp_3_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(17),
      I1 => diff4(17),
      O => \sub_temp_3_carry__3_i_3_n_0\
    );
\sub_temp_3_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(16),
      I1 => diff4(16),
      O => \sub_temp_3_carry__3_i_4_n_0\
    );
\sub_temp_3_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_3_carry__3_n_0\,
      CO(3) => \sub_temp_3_carry__4_n_0\,
      CO(2) => \sub_temp_3_carry__4_n_1\,
      CO(1) => \sub_temp_3_carry__4_n_2\,
      CO(0) => \sub_temp_3_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline3(23 downto 20),
      O(3 downto 0) => sub_temp_3(23 downto 20),
      S(3) => \sub_temp_3_carry__4_i_1_n_0\,
      S(2) => \sub_temp_3_carry__4_i_2_n_0\,
      S(1) => \sub_temp_3_carry__4_i_3_n_0\,
      S(0) => \sub_temp_3_carry__4_i_4_n_0\
    );
\sub_temp_3_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(23),
      I1 => diff4(23),
      O => \sub_temp_3_carry__4_i_1_n_0\
    );
\sub_temp_3_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(22),
      I1 => diff4(22),
      O => \sub_temp_3_carry__4_i_2_n_0\
    );
\sub_temp_3_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(21),
      I1 => diff4(21),
      O => \sub_temp_3_carry__4_i_3_n_0\
    );
\sub_temp_3_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(20),
      I1 => diff4(20),
      O => \sub_temp_3_carry__4_i_4_n_0\
    );
\sub_temp_3_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_3_carry__4_n_0\,
      CO(3) => \sub_temp_3_carry__5_n_0\,
      CO(2) => \sub_temp_3_carry__5_n_1\,
      CO(1) => \sub_temp_3_carry__5_n_2\,
      CO(0) => \sub_temp_3_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline3(27 downto 24),
      O(3 downto 0) => sub_temp_3(27 downto 24),
      S(3) => \sub_temp_3_carry__5_i_1_n_0\,
      S(2) => \sub_temp_3_carry__5_i_2_n_0\,
      S(1) => \sub_temp_3_carry__5_i_3_n_0\,
      S(0) => \sub_temp_3_carry__5_i_4_n_0\
    );
\sub_temp_3_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(27),
      I1 => diff4(27),
      O => \sub_temp_3_carry__5_i_1_n_0\
    );
\sub_temp_3_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(26),
      I1 => diff4(26),
      O => \sub_temp_3_carry__5_i_2_n_0\
    );
\sub_temp_3_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(25),
      I1 => diff4(25),
      O => \sub_temp_3_carry__5_i_3_n_0\
    );
\sub_temp_3_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(24),
      I1 => diff4(24),
      O => \sub_temp_3_carry__5_i_4_n_0\
    );
\sub_temp_3_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_3_carry__5_n_0\,
      CO(3) => \sub_temp_3_carry__6_n_0\,
      CO(2) => \sub_temp_3_carry__6_n_1\,
      CO(1) => \sub_temp_3_carry__6_n_2\,
      CO(0) => \sub_temp_3_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline3(31 downto 28),
      O(3 downto 0) => sub_temp_3(31 downto 28),
      S(3) => \sub_temp_3_carry__6_i_1_n_0\,
      S(2) => \sub_temp_3_carry__6_i_2_n_0\,
      S(1) => \sub_temp_3_carry__6_i_3_n_0\,
      S(0) => \sub_temp_3_carry__6_i_4_n_0\
    );
\sub_temp_3_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(31),
      I1 => diff4(31),
      O => \sub_temp_3_carry__6_i_1_n_0\
    );
\sub_temp_3_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(30),
      I1 => diff4(30),
      O => \sub_temp_3_carry__6_i_2_n_0\
    );
\sub_temp_3_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(29),
      I1 => diff4(29),
      O => \sub_temp_3_carry__6_i_3_n_0\
    );
\sub_temp_3_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(28),
      I1 => diff4(28),
      O => \sub_temp_3_carry__6_i_4_n_0\
    );
\sub_temp_3_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_3_carry__6_n_0\,
      CO(3 downto 2) => \NLW_sub_temp_3_carry__7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub_temp_3_carry__7_n_2\,
      CO(0) => \sub_temp_3_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => diff4(33),
      DI(0) => cic_pipeline3(32),
      O(3) => \NLW_sub_temp_3_carry__7_O_UNCONNECTED\(3),
      O(2 downto 0) => sub_temp_3(34 downto 32),
      S(3 downto 2) => B"01",
      S(1) => \sub_temp_3_carry__7_i_1_n_0\,
      S(0) => \sub_temp_3_carry__7_i_2_n_0\
    );
\sub_temp_3_carry__7_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => diff4(33),
      I1 => cic_pipeline3(33),
      O => \sub_temp_3_carry__7_i_1_n_0\
    );
\sub_temp_3_carry__7_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(32),
      I1 => diff4(32),
      O => \sub_temp_3_carry__7_i_2_n_0\
    );
sub_temp_3_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(3),
      I1 => diff4(3),
      O => sub_temp_3_carry_i_1_n_0
    );
sub_temp_3_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(2),
      I1 => diff4(2),
      O => sub_temp_3_carry_i_2_n_0
    );
sub_temp_3_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(1),
      I1 => diff4(1),
      O => sub_temp_3_carry_i_3_n_0
    );
sub_temp_3_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline3(0),
      I1 => diff4(0),
      O => sub_temp_3_carry_i_4_n_0
    );
sub_temp_4_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_temp_4_carry_n_0,
      CO(2) => sub_temp_4_carry_n_1,
      CO(1) => sub_temp_4_carry_n_2,
      CO(0) => sub_temp_4_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => cic_pipeline4(3 downto 0),
      O(3 downto 0) => sub_temp_4(3 downto 0),
      S(3) => sub_temp_4_carry_i_1_n_0,
      S(2) => sub_temp_4_carry_i_2_n_0,
      S(1) => sub_temp_4_carry_i_3_n_0,
      S(0) => sub_temp_4_carry_i_4_n_0
    );
\sub_temp_4_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_temp_4_carry_n_0,
      CO(3) => \sub_temp_4_carry__0_n_0\,
      CO(2) => \sub_temp_4_carry__0_n_1\,
      CO(1) => \sub_temp_4_carry__0_n_2\,
      CO(0) => \sub_temp_4_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline4(7 downto 4),
      O(3 downto 0) => sub_temp_4(7 downto 4),
      S(3) => \sub_temp_4_carry__0_i_1_n_0\,
      S(2) => \sub_temp_4_carry__0_i_2_n_0\,
      S(1) => \sub_temp_4_carry__0_i_3_n_0\,
      S(0) => \sub_temp_4_carry__0_i_4_n_0\
    );
\sub_temp_4_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(7),
      I1 => diff5(7),
      O => \sub_temp_4_carry__0_i_1_n_0\
    );
\sub_temp_4_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(6),
      I1 => diff5(6),
      O => \sub_temp_4_carry__0_i_2_n_0\
    );
\sub_temp_4_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(5),
      I1 => diff5(5),
      O => \sub_temp_4_carry__0_i_3_n_0\
    );
\sub_temp_4_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(4),
      I1 => diff5(4),
      O => \sub_temp_4_carry__0_i_4_n_0\
    );
\sub_temp_4_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_4_carry__0_n_0\,
      CO(3) => \sub_temp_4_carry__1_n_0\,
      CO(2) => \sub_temp_4_carry__1_n_1\,
      CO(1) => \sub_temp_4_carry__1_n_2\,
      CO(0) => \sub_temp_4_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline4(11 downto 8),
      O(3 downto 0) => sub_temp_4(11 downto 8),
      S(3) => \sub_temp_4_carry__1_i_1_n_0\,
      S(2) => \sub_temp_4_carry__1_i_2_n_0\,
      S(1) => \sub_temp_4_carry__1_i_3_n_0\,
      S(0) => \sub_temp_4_carry__1_i_4_n_0\
    );
\sub_temp_4_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(11),
      I1 => diff5(11),
      O => \sub_temp_4_carry__1_i_1_n_0\
    );
\sub_temp_4_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(10),
      I1 => diff5(10),
      O => \sub_temp_4_carry__1_i_2_n_0\
    );
\sub_temp_4_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(9),
      I1 => diff5(9),
      O => \sub_temp_4_carry__1_i_3_n_0\
    );
\sub_temp_4_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(8),
      I1 => diff5(8),
      O => \sub_temp_4_carry__1_i_4_n_0\
    );
\sub_temp_4_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_4_carry__1_n_0\,
      CO(3) => \sub_temp_4_carry__2_n_0\,
      CO(2) => \sub_temp_4_carry__2_n_1\,
      CO(1) => \sub_temp_4_carry__2_n_2\,
      CO(0) => \sub_temp_4_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline4(15 downto 12),
      O(3 downto 0) => sub_temp_4(15 downto 12),
      S(3) => \sub_temp_4_carry__2_i_1_n_0\,
      S(2) => \sub_temp_4_carry__2_i_2_n_0\,
      S(1) => \sub_temp_4_carry__2_i_3_n_0\,
      S(0) => \sub_temp_4_carry__2_i_4_n_0\
    );
\sub_temp_4_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(15),
      I1 => diff5(15),
      O => \sub_temp_4_carry__2_i_1_n_0\
    );
\sub_temp_4_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(14),
      I1 => diff5(14),
      O => \sub_temp_4_carry__2_i_2_n_0\
    );
\sub_temp_4_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(13),
      I1 => diff5(13),
      O => \sub_temp_4_carry__2_i_3_n_0\
    );
\sub_temp_4_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(12),
      I1 => diff5(12),
      O => \sub_temp_4_carry__2_i_4_n_0\
    );
\sub_temp_4_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_4_carry__2_n_0\,
      CO(3) => \sub_temp_4_carry__3_n_0\,
      CO(2) => \sub_temp_4_carry__3_n_1\,
      CO(1) => \sub_temp_4_carry__3_n_2\,
      CO(0) => \sub_temp_4_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline4(19 downto 16),
      O(3 downto 0) => sub_temp_4(19 downto 16),
      S(3) => \sub_temp_4_carry__3_i_1_n_0\,
      S(2) => \sub_temp_4_carry__3_i_2_n_0\,
      S(1) => \sub_temp_4_carry__3_i_3_n_0\,
      S(0) => \sub_temp_4_carry__3_i_4_n_0\
    );
\sub_temp_4_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(19),
      I1 => diff5(19),
      O => \sub_temp_4_carry__3_i_1_n_0\
    );
\sub_temp_4_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(18),
      I1 => diff5(18),
      O => \sub_temp_4_carry__3_i_2_n_0\
    );
\sub_temp_4_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(17),
      I1 => diff5(17),
      O => \sub_temp_4_carry__3_i_3_n_0\
    );
\sub_temp_4_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(16),
      I1 => diff5(16),
      O => \sub_temp_4_carry__3_i_4_n_0\
    );
\sub_temp_4_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_4_carry__3_n_0\,
      CO(3) => \sub_temp_4_carry__4_n_0\,
      CO(2) => \sub_temp_4_carry__4_n_1\,
      CO(1) => \sub_temp_4_carry__4_n_2\,
      CO(0) => \sub_temp_4_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline4(23 downto 20),
      O(3 downto 0) => sub_temp_4(23 downto 20),
      S(3) => \sub_temp_4_carry__4_i_1_n_0\,
      S(2) => \sub_temp_4_carry__4_i_2_n_0\,
      S(1) => \sub_temp_4_carry__4_i_3_n_0\,
      S(0) => \sub_temp_4_carry__4_i_4_n_0\
    );
\sub_temp_4_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(23),
      I1 => diff5(23),
      O => \sub_temp_4_carry__4_i_1_n_0\
    );
\sub_temp_4_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(22),
      I1 => diff5(22),
      O => \sub_temp_4_carry__4_i_2_n_0\
    );
\sub_temp_4_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(21),
      I1 => diff5(21),
      O => \sub_temp_4_carry__4_i_3_n_0\
    );
\sub_temp_4_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(20),
      I1 => diff5(20),
      O => \sub_temp_4_carry__4_i_4_n_0\
    );
\sub_temp_4_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_4_carry__4_n_0\,
      CO(3) => \sub_temp_4_carry__5_n_0\,
      CO(2) => \sub_temp_4_carry__5_n_1\,
      CO(1) => \sub_temp_4_carry__5_n_2\,
      CO(0) => \sub_temp_4_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline4(27 downto 24),
      O(3 downto 0) => sub_temp_4(27 downto 24),
      S(3) => \sub_temp_4_carry__5_i_1_n_0\,
      S(2) => \sub_temp_4_carry__5_i_2_n_0\,
      S(1) => \sub_temp_4_carry__5_i_3_n_0\,
      S(0) => \sub_temp_4_carry__5_i_4_n_0\
    );
\sub_temp_4_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(27),
      I1 => diff5(27),
      O => \sub_temp_4_carry__5_i_1_n_0\
    );
\sub_temp_4_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(26),
      I1 => diff5(26),
      O => \sub_temp_4_carry__5_i_2_n_0\
    );
\sub_temp_4_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(25),
      I1 => diff5(25),
      O => \sub_temp_4_carry__5_i_3_n_0\
    );
\sub_temp_4_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(24),
      I1 => diff5(24),
      O => \sub_temp_4_carry__5_i_4_n_0\
    );
\sub_temp_4_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_4_carry__5_n_0\,
      CO(3) => \sub_temp_4_carry__6_n_0\,
      CO(2) => \sub_temp_4_carry__6_n_1\,
      CO(1) => \sub_temp_4_carry__6_n_2\,
      CO(0) => \sub_temp_4_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline4(31 downto 28),
      O(3 downto 0) => sub_temp_4(31 downto 28),
      S(3) => \sub_temp_4_carry__6_i_1_n_0\,
      S(2) => \sub_temp_4_carry__6_i_2_n_0\,
      S(1) => \sub_temp_4_carry__6_i_3_n_0\,
      S(0) => \sub_temp_4_carry__6_i_4_n_0\
    );
\sub_temp_4_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(31),
      I1 => diff5(31),
      O => \sub_temp_4_carry__6_i_1_n_0\
    );
\sub_temp_4_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(30),
      I1 => diff5(30),
      O => \sub_temp_4_carry__6_i_2_n_0\
    );
\sub_temp_4_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(29),
      I1 => diff5(29),
      O => \sub_temp_4_carry__6_i_3_n_0\
    );
\sub_temp_4_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(28),
      I1 => diff5(28),
      O => \sub_temp_4_carry__6_i_4_n_0\
    );
\sub_temp_4_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_4_carry__6_n_0\,
      CO(3) => \NLW_sub_temp_4_carry__7_CO_UNCONNECTED\(3),
      CO(2) => \sub_temp_4_carry__7_n_1\,
      CO(1) => \sub_temp_4_carry__7_n_2\,
      CO(0) => \sub_temp_4_carry__7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => diff5(34),
      DI(1 downto 0) => cic_pipeline4(33 downto 32),
      O(3 downto 0) => sub_temp_4(35 downto 32),
      S(3) => '1',
      S(2) => \sub_temp_4_carry__7_i_1_n_0\,
      S(1) => \sub_temp_4_carry__7_i_2_n_0\,
      S(0) => \sub_temp_4_carry__7_i_3_n_0\
    );
\sub_temp_4_carry__7_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => diff5(34),
      I1 => cic_pipeline4(34),
      O => \sub_temp_4_carry__7_i_1_n_0\
    );
\sub_temp_4_carry__7_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(33),
      I1 => diff5(33),
      O => \sub_temp_4_carry__7_i_2_n_0\
    );
\sub_temp_4_carry__7_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(32),
      I1 => diff5(32),
      O => \sub_temp_4_carry__7_i_3_n_0\
    );
sub_temp_4_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(3),
      I1 => diff5(3),
      O => sub_temp_4_carry_i_1_n_0
    );
sub_temp_4_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(2),
      I1 => diff5(2),
      O => sub_temp_4_carry_i_2_n_0
    );
sub_temp_4_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(1),
      I1 => diff5(1),
      O => sub_temp_4_carry_i_3_n_0
    );
sub_temp_4_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline4(0),
      I1 => diff5(0),
      O => sub_temp_4_carry_i_4_n_0
    );
sub_temp_5_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_temp_5_carry_n_0,
      CO(2) => sub_temp_5_carry_n_1,
      CO(1) => sub_temp_5_carry_n_2,
      CO(0) => sub_temp_5_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => cic_pipeline5(3 downto 0),
      O(3 downto 0) => sub_temp_5(3 downto 0),
      S(3) => sub_temp_5_carry_i_1_n_0,
      S(2) => sub_temp_5_carry_i_2_n_0,
      S(1) => sub_temp_5_carry_i_3_n_0,
      S(0) => sub_temp_5_carry_i_4_n_0
    );
\sub_temp_5_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_temp_5_carry_n_0,
      CO(3) => \sub_temp_5_carry__0_n_0\,
      CO(2) => \sub_temp_5_carry__0_n_1\,
      CO(1) => \sub_temp_5_carry__0_n_2\,
      CO(0) => \sub_temp_5_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline5(7 downto 4),
      O(3 downto 0) => sub_temp_5(7 downto 4),
      S(3) => \sub_temp_5_carry__0_i_1_n_0\,
      S(2) => \sub_temp_5_carry__0_i_2_n_0\,
      S(1) => \sub_temp_5_carry__0_i_3_n_0\,
      S(0) => \sub_temp_5_carry__0_i_4_n_0\
    );
\sub_temp_5_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(7),
      I1 => diff6(7),
      O => \sub_temp_5_carry__0_i_1_n_0\
    );
\sub_temp_5_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(6),
      I1 => diff6(6),
      O => \sub_temp_5_carry__0_i_2_n_0\
    );
\sub_temp_5_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(5),
      I1 => diff6(5),
      O => \sub_temp_5_carry__0_i_3_n_0\
    );
\sub_temp_5_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(4),
      I1 => diff6(4),
      O => \sub_temp_5_carry__0_i_4_n_0\
    );
\sub_temp_5_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_5_carry__0_n_0\,
      CO(3) => \sub_temp_5_carry__1_n_0\,
      CO(2) => \sub_temp_5_carry__1_n_1\,
      CO(1) => \sub_temp_5_carry__1_n_2\,
      CO(0) => \sub_temp_5_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline5(11 downto 8),
      O(3 downto 0) => sub_temp_5(11 downto 8),
      S(3) => \sub_temp_5_carry__1_i_1_n_0\,
      S(2) => \sub_temp_5_carry__1_i_2_n_0\,
      S(1) => \sub_temp_5_carry__1_i_3_n_0\,
      S(0) => \sub_temp_5_carry__1_i_4_n_0\
    );
\sub_temp_5_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(11),
      I1 => diff6(11),
      O => \sub_temp_5_carry__1_i_1_n_0\
    );
\sub_temp_5_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(10),
      I1 => diff6(10),
      O => \sub_temp_5_carry__1_i_2_n_0\
    );
\sub_temp_5_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(9),
      I1 => diff6(9),
      O => \sub_temp_5_carry__1_i_3_n_0\
    );
\sub_temp_5_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(8),
      I1 => diff6(8),
      O => \sub_temp_5_carry__1_i_4_n_0\
    );
\sub_temp_5_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_5_carry__1_n_0\,
      CO(3) => \sub_temp_5_carry__2_n_0\,
      CO(2) => \sub_temp_5_carry__2_n_1\,
      CO(1) => \sub_temp_5_carry__2_n_2\,
      CO(0) => \sub_temp_5_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline5(15 downto 12),
      O(3 downto 0) => sub_temp_5(15 downto 12),
      S(3) => \sub_temp_5_carry__2_i_1_n_0\,
      S(2) => \sub_temp_5_carry__2_i_2_n_0\,
      S(1) => \sub_temp_5_carry__2_i_3_n_0\,
      S(0) => \sub_temp_5_carry__2_i_4_n_0\
    );
\sub_temp_5_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(15),
      I1 => diff6(15),
      O => \sub_temp_5_carry__2_i_1_n_0\
    );
\sub_temp_5_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(14),
      I1 => diff6(14),
      O => \sub_temp_5_carry__2_i_2_n_0\
    );
\sub_temp_5_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(13),
      I1 => diff6(13),
      O => \sub_temp_5_carry__2_i_3_n_0\
    );
\sub_temp_5_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(12),
      I1 => diff6(12),
      O => \sub_temp_5_carry__2_i_4_n_0\
    );
\sub_temp_5_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_5_carry__2_n_0\,
      CO(3) => \sub_temp_5_carry__3_n_0\,
      CO(2) => \sub_temp_5_carry__3_n_1\,
      CO(1) => \sub_temp_5_carry__3_n_2\,
      CO(0) => \sub_temp_5_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline5(19 downto 16),
      O(3 downto 0) => sub_temp_5(19 downto 16),
      S(3) => \sub_temp_5_carry__3_i_1_n_0\,
      S(2) => \sub_temp_5_carry__3_i_2_n_0\,
      S(1) => \sub_temp_5_carry__3_i_3_n_0\,
      S(0) => \sub_temp_5_carry__3_i_4_n_0\
    );
\sub_temp_5_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(19),
      I1 => diff6(19),
      O => \sub_temp_5_carry__3_i_1_n_0\
    );
\sub_temp_5_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(18),
      I1 => diff6(18),
      O => \sub_temp_5_carry__3_i_2_n_0\
    );
\sub_temp_5_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(17),
      I1 => diff6(17),
      O => \sub_temp_5_carry__3_i_3_n_0\
    );
\sub_temp_5_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(16),
      I1 => diff6(16),
      O => \sub_temp_5_carry__3_i_4_n_0\
    );
\sub_temp_5_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_5_carry__3_n_0\,
      CO(3) => \sub_temp_5_carry__4_n_0\,
      CO(2) => \sub_temp_5_carry__4_n_1\,
      CO(1) => \sub_temp_5_carry__4_n_2\,
      CO(0) => \sub_temp_5_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline5(23 downto 20),
      O(3 downto 0) => sub_temp_5(23 downto 20),
      S(3) => \sub_temp_5_carry__4_i_1_n_0\,
      S(2) => \sub_temp_5_carry__4_i_2_n_0\,
      S(1) => \sub_temp_5_carry__4_i_3_n_0\,
      S(0) => \sub_temp_5_carry__4_i_4_n_0\
    );
\sub_temp_5_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(23),
      I1 => diff6(23),
      O => \sub_temp_5_carry__4_i_1_n_0\
    );
\sub_temp_5_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(22),
      I1 => diff6(22),
      O => \sub_temp_5_carry__4_i_2_n_0\
    );
\sub_temp_5_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(21),
      I1 => diff6(21),
      O => \sub_temp_5_carry__4_i_3_n_0\
    );
\sub_temp_5_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(20),
      I1 => diff6(20),
      O => \sub_temp_5_carry__4_i_4_n_0\
    );
\sub_temp_5_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_5_carry__4_n_0\,
      CO(3) => \sub_temp_5_carry__5_n_0\,
      CO(2) => \sub_temp_5_carry__5_n_1\,
      CO(1) => \sub_temp_5_carry__5_n_2\,
      CO(0) => \sub_temp_5_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline5(27 downto 24),
      O(3 downto 0) => sub_temp_5(27 downto 24),
      S(3) => \sub_temp_5_carry__5_i_1_n_0\,
      S(2) => \sub_temp_5_carry__5_i_2_n_0\,
      S(1) => \sub_temp_5_carry__5_i_3_n_0\,
      S(0) => \sub_temp_5_carry__5_i_4_n_0\
    );
\sub_temp_5_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(27),
      I1 => diff6(27),
      O => \sub_temp_5_carry__5_i_1_n_0\
    );
\sub_temp_5_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(26),
      I1 => diff6(26),
      O => \sub_temp_5_carry__5_i_2_n_0\
    );
\sub_temp_5_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(25),
      I1 => diff6(25),
      O => \sub_temp_5_carry__5_i_3_n_0\
    );
\sub_temp_5_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(24),
      I1 => diff6(24),
      O => \sub_temp_5_carry__5_i_4_n_0\
    );
\sub_temp_5_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_5_carry__5_n_0\,
      CO(3) => \sub_temp_5_carry__6_n_0\,
      CO(2) => \sub_temp_5_carry__6_n_1\,
      CO(1) => \sub_temp_5_carry__6_n_2\,
      CO(0) => \sub_temp_5_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cic_pipeline5(31 downto 28),
      O(3 downto 0) => sub_temp_5(31 downto 28),
      S(3) => \sub_temp_5_carry__6_i_1_n_0\,
      S(2) => \sub_temp_5_carry__6_i_2_n_0\,
      S(1) => \sub_temp_5_carry__6_i_3_n_0\,
      S(0) => \sub_temp_5_carry__6_i_4_n_0\
    );
\sub_temp_5_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(31),
      I1 => diff6(31),
      O => \sub_temp_5_carry__6_i_1_n_0\
    );
\sub_temp_5_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(30),
      I1 => diff6(30),
      O => \sub_temp_5_carry__6_i_2_n_0\
    );
\sub_temp_5_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(29),
      I1 => diff6(29),
      O => \sub_temp_5_carry__6_i_3_n_0\
    );
\sub_temp_5_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(28),
      I1 => diff6(28),
      O => \sub_temp_5_carry__6_i_4_n_0\
    );
\sub_temp_5_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_5_carry__6_n_0\,
      CO(3) => \NLW_sub_temp_5_carry__7_CO_UNCONNECTED\(3),
      CO(2) => \sub_temp_5_carry__7_n_1\,
      CO(1) => \sub_temp_5_carry__7_n_2\,
      CO(0) => \sub_temp_5_carry__7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => cic_pipeline5(34 downto 32),
      O(3 downto 0) => sub_temp_5(35 downto 32),
      S(3) => \sub_temp_5_carry__7_i_1_n_0\,
      S(2) => \sub_temp_5_carry__7_i_2_n_0\,
      S(1) => \sub_temp_5_carry__7_i_3_n_0\,
      S(0) => \sub_temp_5_carry__7_i_4_n_0\
    );
\sub_temp_5_carry__7_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(35),
      I1 => diff6(35),
      O => \sub_temp_5_carry__7_i_1_n_0\
    );
\sub_temp_5_carry__7_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(34),
      I1 => diff6(34),
      O => \sub_temp_5_carry__7_i_2_n_0\
    );
\sub_temp_5_carry__7_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(33),
      I1 => diff6(33),
      O => \sub_temp_5_carry__7_i_3_n_0\
    );
\sub_temp_5_carry__7_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(32),
      I1 => diff6(32),
      O => \sub_temp_5_carry__7_i_4_n_0\
    );
sub_temp_5_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(3),
      I1 => diff6(3),
      O => sub_temp_5_carry_i_1_n_0
    );
sub_temp_5_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(2),
      I1 => diff6(2),
      O => sub_temp_5_carry_i_2_n_0
    );
sub_temp_5_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(1),
      I1 => diff6(1),
      O => sub_temp_5_carry_i_3_n_0
    );
sub_temp_5_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cic_pipeline5(0),
      I1 => diff6(0),
      O => sub_temp_5_carry_i_4_n_0
    );
sub_temp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_temp_carry_n_0,
      CO(2) => sub_temp_carry_n_1,
      CO(1) => sub_temp_carry_n_2,
      CO(0) => sub_temp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => input_register(3 downto 0),
      O(3 downto 0) => sub_temp(3 downto 0),
      S(3) => sub_temp_carry_i_1_n_0,
      S(2) => sub_temp_carry_i_2_n_0,
      S(1) => sub_temp_carry_i_3_n_0,
      S(0) => sub_temp_carry_i_4_n_0
    );
\sub_temp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_temp_carry_n_0,
      CO(3) => \sub_temp_carry__0_n_0\,
      CO(2) => \sub_temp_carry__0_n_1\,
      CO(1) => \sub_temp_carry__0_n_2\,
      CO(0) => \sub_temp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => input_register(7 downto 4),
      O(3 downto 0) => sub_temp(7 downto 4),
      S(3) => \sub_temp_carry__0_i_1_n_0\,
      S(2) => \sub_temp_carry__0_i_2_n_0\,
      S(1) => \sub_temp_carry__0_i_3_n_0\,
      S(0) => \sub_temp_carry__0_i_4_n_0\
    );
\sub_temp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(7),
      I1 => diff1(7),
      O => \sub_temp_carry__0_i_1_n_0\
    );
\sub_temp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(6),
      I1 => diff1(6),
      O => \sub_temp_carry__0_i_2_n_0\
    );
\sub_temp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(5),
      I1 => diff1(5),
      O => \sub_temp_carry__0_i_3_n_0\
    );
\sub_temp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(4),
      I1 => diff1(4),
      O => \sub_temp_carry__0_i_4_n_0\
    );
\sub_temp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_carry__0_n_0\,
      CO(3) => \sub_temp_carry__1_n_0\,
      CO(2) => \sub_temp_carry__1_n_1\,
      CO(1) => \sub_temp_carry__1_n_2\,
      CO(0) => \sub_temp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => input_register(11 downto 8),
      O(3 downto 0) => sub_temp(11 downto 8),
      S(3) => \sub_temp_carry__1_i_1_n_0\,
      S(2) => \sub_temp_carry__1_i_2_n_0\,
      S(1) => \sub_temp_carry__1_i_3_n_0\,
      S(0) => \sub_temp_carry__1_i_4_n_0\
    );
\sub_temp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(11),
      I1 => diff1(11),
      O => \sub_temp_carry__1_i_1_n_0\
    );
\sub_temp_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(10),
      I1 => diff1(10),
      O => \sub_temp_carry__1_i_2_n_0\
    );
\sub_temp_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(9),
      I1 => diff1(9),
      O => \sub_temp_carry__1_i_3_n_0\
    );
\sub_temp_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(8),
      I1 => diff1(8),
      O => \sub_temp_carry__1_i_4_n_0\
    );
\sub_temp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_carry__1_n_0\,
      CO(3) => \sub_temp_carry__2_n_0\,
      CO(2) => \sub_temp_carry__2_n_1\,
      CO(1) => \sub_temp_carry__2_n_2\,
      CO(0) => \sub_temp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => input_register(15 downto 12),
      O(3 downto 0) => sub_temp(15 downto 12),
      S(3) => \sub_temp_carry__2_i_1_n_0\,
      S(2) => \sub_temp_carry__2_i_2_n_0\,
      S(1) => \sub_temp_carry__2_i_3_n_0\,
      S(0) => \sub_temp_carry__2_i_4_n_0\
    );
\sub_temp_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(15),
      I1 => diff1(15),
      O => \sub_temp_carry__2_i_1_n_0\
    );
\sub_temp_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(14),
      I1 => diff1(14),
      O => \sub_temp_carry__2_i_2_n_0\
    );
\sub_temp_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(13),
      I1 => diff1(13),
      O => \sub_temp_carry__2_i_3_n_0\
    );
\sub_temp_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(12),
      I1 => diff1(12),
      O => \sub_temp_carry__2_i_4_n_0\
    );
\sub_temp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_carry__2_n_0\,
      CO(3) => \sub_temp_carry__3_n_0\,
      CO(2) => \sub_temp_carry__3_n_1\,
      CO(1) => \sub_temp_carry__3_n_2\,
      CO(0) => \sub_temp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => input_register(19 downto 16),
      O(3 downto 0) => sub_temp(19 downto 16),
      S(3) => \sub_temp_carry__3_i_1_n_0\,
      S(2) => \sub_temp_carry__3_i_2_n_0\,
      S(1) => \sub_temp_carry__3_i_3_n_0\,
      S(0) => \sub_temp_carry__3_i_4_n_0\
    );
\sub_temp_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(19),
      I1 => diff1(19),
      O => \sub_temp_carry__3_i_1_n_0\
    );
\sub_temp_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(18),
      I1 => diff1(18),
      O => \sub_temp_carry__3_i_2_n_0\
    );
\sub_temp_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(17),
      I1 => diff1(17),
      O => \sub_temp_carry__3_i_3_n_0\
    );
\sub_temp_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(16),
      I1 => diff1(16),
      O => \sub_temp_carry__3_i_4_n_0\
    );
\sub_temp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_carry__3_n_0\,
      CO(3) => \sub_temp_carry__4_n_0\,
      CO(2) => \sub_temp_carry__4_n_1\,
      CO(1) => \sub_temp_carry__4_n_2\,
      CO(0) => \sub_temp_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => input_register(23 downto 20),
      O(3 downto 0) => sub_temp(23 downto 20),
      S(3) => \sub_temp_carry__4_i_1_n_0\,
      S(2) => \sub_temp_carry__4_i_2_n_0\,
      S(1) => \sub_temp_carry__4_i_3_n_0\,
      S(0) => \sub_temp_carry__4_i_4_n_0\
    );
\sub_temp_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(23),
      I1 => diff1(23),
      O => \sub_temp_carry__4_i_1_n_0\
    );
\sub_temp_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(22),
      I1 => diff1(22),
      O => \sub_temp_carry__4_i_2_n_0\
    );
\sub_temp_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(21),
      I1 => diff1(21),
      O => \sub_temp_carry__4_i_3_n_0\
    );
\sub_temp_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(20),
      I1 => diff1(20),
      O => \sub_temp_carry__4_i_4_n_0\
    );
\sub_temp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_carry__4_n_0\,
      CO(3) => \sub_temp_carry__5_n_0\,
      CO(2) => \sub_temp_carry__5_n_1\,
      CO(1) => \sub_temp_carry__5_n_2\,
      CO(0) => \sub_temp_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => input_register(27 downto 24),
      O(3 downto 0) => sub_temp(27 downto 24),
      S(3) => \sub_temp_carry__5_i_1_n_0\,
      S(2) => \sub_temp_carry__5_i_2_n_0\,
      S(1) => \sub_temp_carry__5_i_3_n_0\,
      S(0) => \sub_temp_carry__5_i_4_n_0\
    );
\sub_temp_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(27),
      I1 => diff1(27),
      O => \sub_temp_carry__5_i_1_n_0\
    );
\sub_temp_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(26),
      I1 => diff1(26),
      O => \sub_temp_carry__5_i_2_n_0\
    );
\sub_temp_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(25),
      I1 => diff1(25),
      O => \sub_temp_carry__5_i_3_n_0\
    );
\sub_temp_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(24),
      I1 => diff1(24),
      O => \sub_temp_carry__5_i_4_n_0\
    );
\sub_temp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_temp_carry__5_n_0\,
      CO(3) => \NLW_sub_temp_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \sub_temp_carry__6_n_1\,
      CO(1) => \sub_temp_carry__6_n_2\,
      CO(0) => \sub_temp_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => diff1(30),
      DI(1 downto 0) => input_register(29 downto 28),
      O(3 downto 0) => sub_temp(31 downto 28),
      S(3) => '1',
      S(2) => \sub_temp_carry__6_i_1_n_0\,
      S(1) => \sub_temp_carry__6_i_2_n_0\,
      S(0) => \sub_temp_carry__6_i_3_n_0\
    );
\sub_temp_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => diff1(30),
      I1 => input_register(30),
      O => \sub_temp_carry__6_i_1_n_0\
    );
\sub_temp_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(29),
      I1 => diff1(29),
      O => \sub_temp_carry__6_i_2_n_0\
    );
\sub_temp_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(28),
      I1 => diff1(28),
      O => \sub_temp_carry__6_i_3_n_0\
    );
sub_temp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(3),
      I1 => diff1(3),
      O => sub_temp_carry_i_1_n_0
    );
sub_temp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(2),
      I1 => diff1(2),
      O => sub_temp_carry_i_2_n_0
    );
sub_temp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(1),
      I1 => diff1(1),
      O => sub_temp_carry_i_3_n_0
    );
sub_temp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_register(0),
      I1 => diff1(0),
      O => sub_temp_carry_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_dac_interpolate_0_fir_interp is
  port (
    B : out STD_LOGIC_VECTOR ( 0 to 0 );
    \output_register_reg[30]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_clk : in STD_LOGIC;
    reset0 : in STD_LOGIC;
    \sumdelay_pipeline2_reg[0][30]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_dac_interpolate_0_fir_interp : entity is "fir_interp";
end system_axi_dac_interpolate_0_fir_interp;

architecture STRUCTURE of system_axi_dac_interpolate_0_fir_interp is
  signal \^b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_temp_1_n_100 : STD_LOGIC;
  signal add_temp_1_n_101 : STD_LOGIC;
  signal add_temp_1_n_102 : STD_LOGIC;
  signal add_temp_1_n_103 : STD_LOGIC;
  signal add_temp_1_n_104 : STD_LOGIC;
  signal add_temp_1_n_105 : STD_LOGIC;
  signal add_temp_1_n_75 : STD_LOGIC;
  signal add_temp_1_n_76 : STD_LOGIC;
  signal add_temp_1_n_77 : STD_LOGIC;
  signal add_temp_1_n_78 : STD_LOGIC;
  signal add_temp_1_n_79 : STD_LOGIC;
  signal add_temp_1_n_80 : STD_LOGIC;
  signal add_temp_1_n_81 : STD_LOGIC;
  signal add_temp_1_n_82 : STD_LOGIC;
  signal add_temp_1_n_83 : STD_LOGIC;
  signal add_temp_1_n_84 : STD_LOGIC;
  signal add_temp_1_n_85 : STD_LOGIC;
  signal add_temp_1_n_86 : STD_LOGIC;
  signal add_temp_1_n_87 : STD_LOGIC;
  signal add_temp_1_n_88 : STD_LOGIC;
  signal add_temp_1_n_89 : STD_LOGIC;
  signal add_temp_1_n_90 : STD_LOGIC;
  signal add_temp_1_n_91 : STD_LOGIC;
  signal add_temp_1_n_92 : STD_LOGIC;
  signal add_temp_1_n_93 : STD_LOGIC;
  signal add_temp_1_n_94 : STD_LOGIC;
  signal add_temp_1_n_95 : STD_LOGIC;
  signal add_temp_1_n_96 : STD_LOGIC;
  signal add_temp_1_n_97 : STD_LOGIC;
  signal add_temp_1_n_98 : STD_LOGIC;
  signal add_temp_1_n_99 : STD_LOGIC;
  signal add_temp_2_n_100 : STD_LOGIC;
  signal add_temp_2_n_101 : STD_LOGIC;
  signal add_temp_2_n_102 : STD_LOGIC;
  signal add_temp_2_n_103 : STD_LOGIC;
  signal add_temp_2_n_104 : STD_LOGIC;
  signal add_temp_2_n_105 : STD_LOGIC;
  signal add_temp_2_n_74 : STD_LOGIC;
  signal add_temp_2_n_75 : STD_LOGIC;
  signal add_temp_2_n_76 : STD_LOGIC;
  signal add_temp_2_n_77 : STD_LOGIC;
  signal add_temp_2_n_78 : STD_LOGIC;
  signal add_temp_2_n_79 : STD_LOGIC;
  signal add_temp_2_n_80 : STD_LOGIC;
  signal add_temp_2_n_81 : STD_LOGIC;
  signal add_temp_2_n_82 : STD_LOGIC;
  signal add_temp_2_n_83 : STD_LOGIC;
  signal add_temp_2_n_84 : STD_LOGIC;
  signal add_temp_2_n_85 : STD_LOGIC;
  signal add_temp_2_n_86 : STD_LOGIC;
  signal add_temp_2_n_87 : STD_LOGIC;
  signal add_temp_2_n_88 : STD_LOGIC;
  signal add_temp_2_n_89 : STD_LOGIC;
  signal add_temp_2_n_90 : STD_LOGIC;
  signal add_temp_2_n_91 : STD_LOGIC;
  signal add_temp_2_n_92 : STD_LOGIC;
  signal add_temp_2_n_93 : STD_LOGIC;
  signal add_temp_2_n_94 : STD_LOGIC;
  signal add_temp_2_n_95 : STD_LOGIC;
  signal add_temp_2_n_96 : STD_LOGIC;
  signal add_temp_2_n_97 : STD_LOGIC;
  signal add_temp_2_n_98 : STD_LOGIC;
  signal add_temp_2_n_99 : STD_LOGIC;
  signal add_temp_3_i_1_n_0 : STD_LOGIC;
  signal add_temp_3_n_100 : STD_LOGIC;
  signal add_temp_3_n_101 : STD_LOGIC;
  signal add_temp_3_n_102 : STD_LOGIC;
  signal add_temp_3_n_103 : STD_LOGIC;
  signal add_temp_3_n_104 : STD_LOGIC;
  signal add_temp_3_n_105 : STD_LOGIC;
  signal add_temp_3_n_74 : STD_LOGIC;
  signal add_temp_3_n_75 : STD_LOGIC;
  signal add_temp_3_n_76 : STD_LOGIC;
  signal add_temp_3_n_77 : STD_LOGIC;
  signal add_temp_3_n_78 : STD_LOGIC;
  signal add_temp_3_n_79 : STD_LOGIC;
  signal add_temp_3_n_80 : STD_LOGIC;
  signal add_temp_3_n_81 : STD_LOGIC;
  signal add_temp_3_n_82 : STD_LOGIC;
  signal add_temp_3_n_83 : STD_LOGIC;
  signal add_temp_3_n_84 : STD_LOGIC;
  signal add_temp_3_n_85 : STD_LOGIC;
  signal add_temp_3_n_86 : STD_LOGIC;
  signal add_temp_3_n_87 : STD_LOGIC;
  signal add_temp_3_n_88 : STD_LOGIC;
  signal add_temp_3_n_89 : STD_LOGIC;
  signal add_temp_3_n_90 : STD_LOGIC;
  signal add_temp_3_n_91 : STD_LOGIC;
  signal add_temp_3_n_92 : STD_LOGIC;
  signal add_temp_3_n_93 : STD_LOGIC;
  signal add_temp_3_n_94 : STD_LOGIC;
  signal add_temp_3_n_95 : STD_LOGIC;
  signal add_temp_3_n_96 : STD_LOGIC;
  signal add_temp_3_n_97 : STD_LOGIC;
  signal add_temp_3_n_98 : STD_LOGIC;
  signal add_temp_3_n_99 : STD_LOGIC;
  signal add_temp_4_i_1_n_0 : STD_LOGIC;
  signal add_temp_4_n_100 : STD_LOGIC;
  signal add_temp_4_n_101 : STD_LOGIC;
  signal add_temp_4_n_102 : STD_LOGIC;
  signal add_temp_4_n_103 : STD_LOGIC;
  signal add_temp_4_n_104 : STD_LOGIC;
  signal add_temp_4_n_105 : STD_LOGIC;
  signal add_temp_4_n_75 : STD_LOGIC;
  signal add_temp_4_n_76 : STD_LOGIC;
  signal add_temp_4_n_77 : STD_LOGIC;
  signal add_temp_4_n_78 : STD_LOGIC;
  signal add_temp_4_n_79 : STD_LOGIC;
  signal add_temp_4_n_80 : STD_LOGIC;
  signal add_temp_4_n_81 : STD_LOGIC;
  signal add_temp_4_n_82 : STD_LOGIC;
  signal add_temp_4_n_83 : STD_LOGIC;
  signal add_temp_4_n_84 : STD_LOGIC;
  signal add_temp_4_n_85 : STD_LOGIC;
  signal add_temp_4_n_86 : STD_LOGIC;
  signal add_temp_4_n_87 : STD_LOGIC;
  signal add_temp_4_n_88 : STD_LOGIC;
  signal add_temp_4_n_89 : STD_LOGIC;
  signal add_temp_4_n_90 : STD_LOGIC;
  signal add_temp_4_n_91 : STD_LOGIC;
  signal add_temp_4_n_92 : STD_LOGIC;
  signal add_temp_4_n_93 : STD_LOGIC;
  signal add_temp_4_n_94 : STD_LOGIC;
  signal add_temp_4_n_95 : STD_LOGIC;
  signal add_temp_4_n_96 : STD_LOGIC;
  signal add_temp_4_n_97 : STD_LOGIC;
  signal add_temp_4_n_98 : STD_LOGIC;
  signal add_temp_4_n_99 : STD_LOGIC;
  signal add_temp_5_n_100 : STD_LOGIC;
  signal add_temp_5_n_101 : STD_LOGIC;
  signal add_temp_5_n_102 : STD_LOGIC;
  signal add_temp_5_n_103 : STD_LOGIC;
  signal add_temp_5_n_104 : STD_LOGIC;
  signal add_temp_5_n_105 : STD_LOGIC;
  signal add_temp_5_n_78 : STD_LOGIC;
  signal add_temp_5_n_79 : STD_LOGIC;
  signal add_temp_5_n_80 : STD_LOGIC;
  signal add_temp_5_n_81 : STD_LOGIC;
  signal add_temp_5_n_82 : STD_LOGIC;
  signal add_temp_5_n_83 : STD_LOGIC;
  signal add_temp_5_n_84 : STD_LOGIC;
  signal add_temp_5_n_85 : STD_LOGIC;
  signal add_temp_5_n_86 : STD_LOGIC;
  signal add_temp_5_n_87 : STD_LOGIC;
  signal add_temp_5_n_88 : STD_LOGIC;
  signal add_temp_5_n_89 : STD_LOGIC;
  signal add_temp_5_n_90 : STD_LOGIC;
  signal add_temp_5_n_91 : STD_LOGIC;
  signal add_temp_5_n_92 : STD_LOGIC;
  signal add_temp_5_n_93 : STD_LOGIC;
  signal add_temp_5_n_94 : STD_LOGIC;
  signal add_temp_5_n_95 : STD_LOGIC;
  signal add_temp_5_n_96 : STD_LOGIC;
  signal add_temp_5_n_97 : STD_LOGIC;
  signal add_temp_5_n_98 : STD_LOGIC;
  signal add_temp_5_n_99 : STD_LOGIC;
  signal add_temp_n_100 : STD_LOGIC;
  signal add_temp_n_101 : STD_LOGIC;
  signal add_temp_n_102 : STD_LOGIC;
  signal add_temp_n_103 : STD_LOGIC;
  signal add_temp_n_104 : STD_LOGIC;
  signal add_temp_n_105 : STD_LOGIC;
  signal add_temp_n_78 : STD_LOGIC;
  signal add_temp_n_79 : STD_LOGIC;
  signal add_temp_n_80 : STD_LOGIC;
  signal add_temp_n_81 : STD_LOGIC;
  signal add_temp_n_82 : STD_LOGIC;
  signal add_temp_n_83 : STD_LOGIC;
  signal add_temp_n_84 : STD_LOGIC;
  signal add_temp_n_85 : STD_LOGIC;
  signal add_temp_n_86 : STD_LOGIC;
  signal add_temp_n_87 : STD_LOGIC;
  signal add_temp_n_88 : STD_LOGIC;
  signal add_temp_n_89 : STD_LOGIC;
  signal add_temp_n_90 : STD_LOGIC;
  signal add_temp_n_91 : STD_LOGIC;
  signal add_temp_n_92 : STD_LOGIC;
  signal add_temp_n_93 : STD_LOGIC;
  signal add_temp_n_94 : STD_LOGIC;
  signal add_temp_n_95 : STD_LOGIC;
  signal add_temp_n_96 : STD_LOGIC;
  signal add_temp_n_97 : STD_LOGIC;
  signal add_temp_n_98 : STD_LOGIC;
  signal add_temp_n_99 : STD_LOGIC;
  signal \cur_count[0]_i_2__1_n_0\ : STD_LOGIC;
  signal dac_fir_valid : STD_LOGIC;
  signal \delay_pipeline_reg[0]_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \delay_pipeline_reg[10]_18\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \delay_pipeline_reg[11]_19\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \delay_pipeline_reg[1]_4\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \delay_pipeline_reg[2]_5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \delay_pipeline_reg[3]_6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \delay_pipeline_reg[4]_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \delay_pipeline_reg[5]_11\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \delay_pipeline_reg[6]_12\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \delay_pipeline_reg[7]_13\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \delay_pipeline_reg[8]_16\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \delay_pipeline_reg[9]_17\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \output_register[11]_i_2_n_0\ : STD_LOGIC;
  signal \output_register[11]_i_3_n_0\ : STD_LOGIC;
  signal \output_register[11]_i_4_n_0\ : STD_LOGIC;
  signal \output_register[11]_i_5_n_0\ : STD_LOGIC;
  signal \output_register[15]_i_2_n_0\ : STD_LOGIC;
  signal \output_register[15]_i_3_n_0\ : STD_LOGIC;
  signal \output_register[15]_i_4_n_0\ : STD_LOGIC;
  signal \output_register[15]_i_5_n_0\ : STD_LOGIC;
  signal \output_register[19]_i_2_n_0\ : STD_LOGIC;
  signal \output_register[19]_i_3_n_0\ : STD_LOGIC;
  signal \output_register[19]_i_4_n_0\ : STD_LOGIC;
  signal \output_register[19]_i_5_n_0\ : STD_LOGIC;
  signal \output_register[23]_i_2_n_0\ : STD_LOGIC;
  signal \output_register[23]_i_3_n_0\ : STD_LOGIC;
  signal \output_register[23]_i_4_n_0\ : STD_LOGIC;
  signal \output_register[23]_i_5_n_0\ : STD_LOGIC;
  signal \output_register[27]_i_2_n_0\ : STD_LOGIC;
  signal \output_register[27]_i_3_n_0\ : STD_LOGIC;
  signal \output_register[27]_i_4_n_0\ : STD_LOGIC;
  signal \output_register[27]_i_5_n_0\ : STD_LOGIC;
  signal \output_register[30]_i_2_n_0\ : STD_LOGIC;
  signal \output_register[30]_i_3_n_0\ : STD_LOGIC;
  signal \output_register[30]_i_4_n_0\ : STD_LOGIC;
  signal \output_register[3]_i_2_n_0\ : STD_LOGIC;
  signal \output_register[3]_i_3_n_0\ : STD_LOGIC;
  signal \output_register[3]_i_4_n_0\ : STD_LOGIC;
  signal \output_register[3]_i_5_n_0\ : STD_LOGIC;
  signal \output_register[7]_i_2_n_0\ : STD_LOGIC;
  signal \output_register[7]_i_3_n_0\ : STD_LOGIC;
  signal \output_register[7]_i_4_n_0\ : STD_LOGIC;
  signal \output_register[7]_i_5_n_0\ : STD_LOGIC;
  signal \output_register_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \output_register_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \output_register_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \output_register_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \output_register_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \output_register_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \output_register_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \output_register_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \output_register_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \output_register_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \output_register_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \output_register_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \output_register_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \output_register_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \output_register_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \output_register_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \output_register_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \output_register_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \output_register_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \output_register_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \output_register_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \output_register_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \output_register_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \output_register_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \output_register_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \output_register_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \output_register_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \output_register_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \output_register_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \output_register_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal product_10_i_1_n_0 : STD_LOGIC;
  signal product_10_i_2_n_0 : STD_LOGIC;
  signal product_10_n_100 : STD_LOGIC;
  signal product_10_n_101 : STD_LOGIC;
  signal product_10_n_102 : STD_LOGIC;
  signal product_10_n_103 : STD_LOGIC;
  signal product_10_n_104 : STD_LOGIC;
  signal product_10_n_105 : STD_LOGIC;
  signal product_10_n_106 : STD_LOGIC;
  signal product_10_n_107 : STD_LOGIC;
  signal product_10_n_108 : STD_LOGIC;
  signal product_10_n_109 : STD_LOGIC;
  signal product_10_n_110 : STD_LOGIC;
  signal product_10_n_111 : STD_LOGIC;
  signal product_10_n_112 : STD_LOGIC;
  signal product_10_n_113 : STD_LOGIC;
  signal product_10_n_114 : STD_LOGIC;
  signal product_10_n_115 : STD_LOGIC;
  signal product_10_n_116 : STD_LOGIC;
  signal product_10_n_117 : STD_LOGIC;
  signal product_10_n_118 : STD_LOGIC;
  signal product_10_n_119 : STD_LOGIC;
  signal product_10_n_120 : STD_LOGIC;
  signal product_10_n_121 : STD_LOGIC;
  signal product_10_n_122 : STD_LOGIC;
  signal product_10_n_123 : STD_LOGIC;
  signal product_10_n_124 : STD_LOGIC;
  signal product_10_n_125 : STD_LOGIC;
  signal product_10_n_126 : STD_LOGIC;
  signal product_10_n_127 : STD_LOGIC;
  signal product_10_n_128 : STD_LOGIC;
  signal product_10_n_129 : STD_LOGIC;
  signal product_10_n_130 : STD_LOGIC;
  signal product_10_n_131 : STD_LOGIC;
  signal product_10_n_132 : STD_LOGIC;
  signal product_10_n_133 : STD_LOGIC;
  signal product_10_n_134 : STD_LOGIC;
  signal product_10_n_135 : STD_LOGIC;
  signal product_10_n_136 : STD_LOGIC;
  signal product_10_n_137 : STD_LOGIC;
  signal product_10_n_138 : STD_LOGIC;
  signal product_10_n_139 : STD_LOGIC;
  signal product_10_n_140 : STD_LOGIC;
  signal product_10_n_141 : STD_LOGIC;
  signal product_10_n_142 : STD_LOGIC;
  signal product_10_n_143 : STD_LOGIC;
  signal product_10_n_144 : STD_LOGIC;
  signal product_10_n_145 : STD_LOGIC;
  signal product_10_n_146 : STD_LOGIC;
  signal product_10_n_147 : STD_LOGIC;
  signal product_10_n_148 : STD_LOGIC;
  signal product_10_n_149 : STD_LOGIC;
  signal product_10_n_150 : STD_LOGIC;
  signal product_10_n_151 : STD_LOGIC;
  signal product_10_n_152 : STD_LOGIC;
  signal product_10_n_153 : STD_LOGIC;
  signal product_10_n_80 : STD_LOGIC;
  signal product_10_n_81 : STD_LOGIC;
  signal product_10_n_82 : STD_LOGIC;
  signal product_10_n_83 : STD_LOGIC;
  signal product_10_n_84 : STD_LOGIC;
  signal product_10_n_85 : STD_LOGIC;
  signal product_10_n_86 : STD_LOGIC;
  signal product_10_n_87 : STD_LOGIC;
  signal product_10_n_88 : STD_LOGIC;
  signal product_10_n_89 : STD_LOGIC;
  signal product_10_n_90 : STD_LOGIC;
  signal product_10_n_91 : STD_LOGIC;
  signal product_10_n_92 : STD_LOGIC;
  signal product_10_n_93 : STD_LOGIC;
  signal product_10_n_94 : STD_LOGIC;
  signal product_10_n_95 : STD_LOGIC;
  signal product_10_n_96 : STD_LOGIC;
  signal product_10_n_97 : STD_LOGIC;
  signal product_10_n_98 : STD_LOGIC;
  signal product_10_n_99 : STD_LOGIC;
  signal product_2_n_100 : STD_LOGIC;
  signal product_2_n_101 : STD_LOGIC;
  signal product_2_n_102 : STD_LOGIC;
  signal product_2_n_103 : STD_LOGIC;
  signal product_2_n_104 : STD_LOGIC;
  signal product_2_n_105 : STD_LOGIC;
  signal product_2_n_106 : STD_LOGIC;
  signal product_2_n_107 : STD_LOGIC;
  signal product_2_n_108 : STD_LOGIC;
  signal product_2_n_109 : STD_LOGIC;
  signal product_2_n_110 : STD_LOGIC;
  signal product_2_n_111 : STD_LOGIC;
  signal product_2_n_112 : STD_LOGIC;
  signal product_2_n_113 : STD_LOGIC;
  signal product_2_n_114 : STD_LOGIC;
  signal product_2_n_115 : STD_LOGIC;
  signal product_2_n_116 : STD_LOGIC;
  signal product_2_n_117 : STD_LOGIC;
  signal product_2_n_118 : STD_LOGIC;
  signal product_2_n_119 : STD_LOGIC;
  signal product_2_n_120 : STD_LOGIC;
  signal product_2_n_121 : STD_LOGIC;
  signal product_2_n_122 : STD_LOGIC;
  signal product_2_n_123 : STD_LOGIC;
  signal product_2_n_124 : STD_LOGIC;
  signal product_2_n_125 : STD_LOGIC;
  signal product_2_n_126 : STD_LOGIC;
  signal product_2_n_127 : STD_LOGIC;
  signal product_2_n_128 : STD_LOGIC;
  signal product_2_n_129 : STD_LOGIC;
  signal product_2_n_130 : STD_LOGIC;
  signal product_2_n_131 : STD_LOGIC;
  signal product_2_n_132 : STD_LOGIC;
  signal product_2_n_133 : STD_LOGIC;
  signal product_2_n_134 : STD_LOGIC;
  signal product_2_n_135 : STD_LOGIC;
  signal product_2_n_136 : STD_LOGIC;
  signal product_2_n_137 : STD_LOGIC;
  signal product_2_n_138 : STD_LOGIC;
  signal product_2_n_139 : STD_LOGIC;
  signal product_2_n_140 : STD_LOGIC;
  signal product_2_n_141 : STD_LOGIC;
  signal product_2_n_142 : STD_LOGIC;
  signal product_2_n_143 : STD_LOGIC;
  signal product_2_n_144 : STD_LOGIC;
  signal product_2_n_145 : STD_LOGIC;
  signal product_2_n_146 : STD_LOGIC;
  signal product_2_n_147 : STD_LOGIC;
  signal product_2_n_148 : STD_LOGIC;
  signal product_2_n_149 : STD_LOGIC;
  signal product_2_n_150 : STD_LOGIC;
  signal product_2_n_151 : STD_LOGIC;
  signal product_2_n_152 : STD_LOGIC;
  signal product_2_n_153 : STD_LOGIC;
  signal product_2_n_78 : STD_LOGIC;
  signal product_2_n_79 : STD_LOGIC;
  signal product_2_n_80 : STD_LOGIC;
  signal product_2_n_81 : STD_LOGIC;
  signal product_2_n_82 : STD_LOGIC;
  signal product_2_n_83 : STD_LOGIC;
  signal product_2_n_84 : STD_LOGIC;
  signal product_2_n_85 : STD_LOGIC;
  signal product_2_n_86 : STD_LOGIC;
  signal product_2_n_87 : STD_LOGIC;
  signal product_2_n_88 : STD_LOGIC;
  signal product_2_n_89 : STD_LOGIC;
  signal product_2_n_90 : STD_LOGIC;
  signal product_2_n_91 : STD_LOGIC;
  signal product_2_n_92 : STD_LOGIC;
  signal product_2_n_93 : STD_LOGIC;
  signal product_2_n_94 : STD_LOGIC;
  signal product_2_n_95 : STD_LOGIC;
  signal product_2_n_96 : STD_LOGIC;
  signal product_2_n_97 : STD_LOGIC;
  signal product_2_n_98 : STD_LOGIC;
  signal product_2_n_99 : STD_LOGIC;
  signal product_4_n_100 : STD_LOGIC;
  signal product_4_n_101 : STD_LOGIC;
  signal product_4_n_102 : STD_LOGIC;
  signal product_4_n_103 : STD_LOGIC;
  signal product_4_n_104 : STD_LOGIC;
  signal product_4_n_105 : STD_LOGIC;
  signal product_4_n_106 : STD_LOGIC;
  signal product_4_n_107 : STD_LOGIC;
  signal product_4_n_108 : STD_LOGIC;
  signal product_4_n_109 : STD_LOGIC;
  signal product_4_n_110 : STD_LOGIC;
  signal product_4_n_111 : STD_LOGIC;
  signal product_4_n_112 : STD_LOGIC;
  signal product_4_n_113 : STD_LOGIC;
  signal product_4_n_114 : STD_LOGIC;
  signal product_4_n_115 : STD_LOGIC;
  signal product_4_n_116 : STD_LOGIC;
  signal product_4_n_117 : STD_LOGIC;
  signal product_4_n_118 : STD_LOGIC;
  signal product_4_n_119 : STD_LOGIC;
  signal product_4_n_120 : STD_LOGIC;
  signal product_4_n_121 : STD_LOGIC;
  signal product_4_n_122 : STD_LOGIC;
  signal product_4_n_123 : STD_LOGIC;
  signal product_4_n_124 : STD_LOGIC;
  signal product_4_n_125 : STD_LOGIC;
  signal product_4_n_126 : STD_LOGIC;
  signal product_4_n_127 : STD_LOGIC;
  signal product_4_n_128 : STD_LOGIC;
  signal product_4_n_129 : STD_LOGIC;
  signal product_4_n_130 : STD_LOGIC;
  signal product_4_n_131 : STD_LOGIC;
  signal product_4_n_132 : STD_LOGIC;
  signal product_4_n_133 : STD_LOGIC;
  signal product_4_n_134 : STD_LOGIC;
  signal product_4_n_135 : STD_LOGIC;
  signal product_4_n_136 : STD_LOGIC;
  signal product_4_n_137 : STD_LOGIC;
  signal product_4_n_138 : STD_LOGIC;
  signal product_4_n_139 : STD_LOGIC;
  signal product_4_n_140 : STD_LOGIC;
  signal product_4_n_141 : STD_LOGIC;
  signal product_4_n_142 : STD_LOGIC;
  signal product_4_n_143 : STD_LOGIC;
  signal product_4_n_144 : STD_LOGIC;
  signal product_4_n_145 : STD_LOGIC;
  signal product_4_n_146 : STD_LOGIC;
  signal product_4_n_147 : STD_LOGIC;
  signal product_4_n_148 : STD_LOGIC;
  signal product_4_n_149 : STD_LOGIC;
  signal product_4_n_150 : STD_LOGIC;
  signal product_4_n_151 : STD_LOGIC;
  signal product_4_n_152 : STD_LOGIC;
  signal product_4_n_153 : STD_LOGIC;
  signal product_4_n_77 : STD_LOGIC;
  signal product_4_n_78 : STD_LOGIC;
  signal product_4_n_79 : STD_LOGIC;
  signal product_4_n_80 : STD_LOGIC;
  signal product_4_n_81 : STD_LOGIC;
  signal product_4_n_82 : STD_LOGIC;
  signal product_4_n_83 : STD_LOGIC;
  signal product_4_n_84 : STD_LOGIC;
  signal product_4_n_85 : STD_LOGIC;
  signal product_4_n_86 : STD_LOGIC;
  signal product_4_n_87 : STD_LOGIC;
  signal product_4_n_88 : STD_LOGIC;
  signal product_4_n_89 : STD_LOGIC;
  signal product_4_n_90 : STD_LOGIC;
  signal product_4_n_91 : STD_LOGIC;
  signal product_4_n_92 : STD_LOGIC;
  signal product_4_n_93 : STD_LOGIC;
  signal product_4_n_94 : STD_LOGIC;
  signal product_4_n_95 : STD_LOGIC;
  signal product_4_n_96 : STD_LOGIC;
  signal product_4_n_97 : STD_LOGIC;
  signal product_4_n_98 : STD_LOGIC;
  signal product_4_n_99 : STD_LOGIC;
  signal product_6_i_1_n_0 : STD_LOGIC;
  signal product_6_n_100 : STD_LOGIC;
  signal product_6_n_101 : STD_LOGIC;
  signal product_6_n_102 : STD_LOGIC;
  signal product_6_n_103 : STD_LOGIC;
  signal product_6_n_104 : STD_LOGIC;
  signal product_6_n_105 : STD_LOGIC;
  signal product_6_n_106 : STD_LOGIC;
  signal product_6_n_107 : STD_LOGIC;
  signal product_6_n_108 : STD_LOGIC;
  signal product_6_n_109 : STD_LOGIC;
  signal product_6_n_110 : STD_LOGIC;
  signal product_6_n_111 : STD_LOGIC;
  signal product_6_n_112 : STD_LOGIC;
  signal product_6_n_113 : STD_LOGIC;
  signal product_6_n_114 : STD_LOGIC;
  signal product_6_n_115 : STD_LOGIC;
  signal product_6_n_116 : STD_LOGIC;
  signal product_6_n_117 : STD_LOGIC;
  signal product_6_n_118 : STD_LOGIC;
  signal product_6_n_119 : STD_LOGIC;
  signal product_6_n_120 : STD_LOGIC;
  signal product_6_n_121 : STD_LOGIC;
  signal product_6_n_122 : STD_LOGIC;
  signal product_6_n_123 : STD_LOGIC;
  signal product_6_n_124 : STD_LOGIC;
  signal product_6_n_125 : STD_LOGIC;
  signal product_6_n_126 : STD_LOGIC;
  signal product_6_n_127 : STD_LOGIC;
  signal product_6_n_128 : STD_LOGIC;
  signal product_6_n_129 : STD_LOGIC;
  signal product_6_n_130 : STD_LOGIC;
  signal product_6_n_131 : STD_LOGIC;
  signal product_6_n_132 : STD_LOGIC;
  signal product_6_n_133 : STD_LOGIC;
  signal product_6_n_134 : STD_LOGIC;
  signal product_6_n_135 : STD_LOGIC;
  signal product_6_n_136 : STD_LOGIC;
  signal product_6_n_137 : STD_LOGIC;
  signal product_6_n_138 : STD_LOGIC;
  signal product_6_n_139 : STD_LOGIC;
  signal product_6_n_140 : STD_LOGIC;
  signal product_6_n_141 : STD_LOGIC;
  signal product_6_n_142 : STD_LOGIC;
  signal product_6_n_143 : STD_LOGIC;
  signal product_6_n_144 : STD_LOGIC;
  signal product_6_n_145 : STD_LOGIC;
  signal product_6_n_146 : STD_LOGIC;
  signal product_6_n_147 : STD_LOGIC;
  signal product_6_n_148 : STD_LOGIC;
  signal product_6_n_149 : STD_LOGIC;
  signal product_6_n_150 : STD_LOGIC;
  signal product_6_n_151 : STD_LOGIC;
  signal product_6_n_152 : STD_LOGIC;
  signal product_6_n_153 : STD_LOGIC;
  signal product_6_n_74 : STD_LOGIC;
  signal product_6_n_75 : STD_LOGIC;
  signal product_6_n_76 : STD_LOGIC;
  signal product_6_n_77 : STD_LOGIC;
  signal product_6_n_78 : STD_LOGIC;
  signal product_6_n_79 : STD_LOGIC;
  signal product_6_n_80 : STD_LOGIC;
  signal product_6_n_81 : STD_LOGIC;
  signal product_6_n_82 : STD_LOGIC;
  signal product_6_n_83 : STD_LOGIC;
  signal product_6_n_84 : STD_LOGIC;
  signal product_6_n_85 : STD_LOGIC;
  signal product_6_n_86 : STD_LOGIC;
  signal product_6_n_87 : STD_LOGIC;
  signal product_6_n_88 : STD_LOGIC;
  signal product_6_n_89 : STD_LOGIC;
  signal product_6_n_90 : STD_LOGIC;
  signal product_6_n_91 : STD_LOGIC;
  signal product_6_n_92 : STD_LOGIC;
  signal product_6_n_93 : STD_LOGIC;
  signal product_6_n_94 : STD_LOGIC;
  signal product_6_n_95 : STD_LOGIC;
  signal product_6_n_96 : STD_LOGIC;
  signal product_6_n_97 : STD_LOGIC;
  signal product_6_n_98 : STD_LOGIC;
  signal product_6_n_99 : STD_LOGIC;
  signal product_8_n_100 : STD_LOGIC;
  signal product_8_n_101 : STD_LOGIC;
  signal product_8_n_102 : STD_LOGIC;
  signal product_8_n_103 : STD_LOGIC;
  signal product_8_n_104 : STD_LOGIC;
  signal product_8_n_105 : STD_LOGIC;
  signal product_8_n_106 : STD_LOGIC;
  signal product_8_n_107 : STD_LOGIC;
  signal product_8_n_108 : STD_LOGIC;
  signal product_8_n_109 : STD_LOGIC;
  signal product_8_n_110 : STD_LOGIC;
  signal product_8_n_111 : STD_LOGIC;
  signal product_8_n_112 : STD_LOGIC;
  signal product_8_n_113 : STD_LOGIC;
  signal product_8_n_114 : STD_LOGIC;
  signal product_8_n_115 : STD_LOGIC;
  signal product_8_n_116 : STD_LOGIC;
  signal product_8_n_117 : STD_LOGIC;
  signal product_8_n_118 : STD_LOGIC;
  signal product_8_n_119 : STD_LOGIC;
  signal product_8_n_120 : STD_LOGIC;
  signal product_8_n_121 : STD_LOGIC;
  signal product_8_n_122 : STD_LOGIC;
  signal product_8_n_123 : STD_LOGIC;
  signal product_8_n_124 : STD_LOGIC;
  signal product_8_n_125 : STD_LOGIC;
  signal product_8_n_126 : STD_LOGIC;
  signal product_8_n_127 : STD_LOGIC;
  signal product_8_n_128 : STD_LOGIC;
  signal product_8_n_129 : STD_LOGIC;
  signal product_8_n_130 : STD_LOGIC;
  signal product_8_n_131 : STD_LOGIC;
  signal product_8_n_132 : STD_LOGIC;
  signal product_8_n_133 : STD_LOGIC;
  signal product_8_n_134 : STD_LOGIC;
  signal product_8_n_135 : STD_LOGIC;
  signal product_8_n_136 : STD_LOGIC;
  signal product_8_n_137 : STD_LOGIC;
  signal product_8_n_138 : STD_LOGIC;
  signal product_8_n_139 : STD_LOGIC;
  signal product_8_n_140 : STD_LOGIC;
  signal product_8_n_141 : STD_LOGIC;
  signal product_8_n_142 : STD_LOGIC;
  signal product_8_n_143 : STD_LOGIC;
  signal product_8_n_144 : STD_LOGIC;
  signal product_8_n_145 : STD_LOGIC;
  signal product_8_n_146 : STD_LOGIC;
  signal product_8_n_147 : STD_LOGIC;
  signal product_8_n_148 : STD_LOGIC;
  signal product_8_n_149 : STD_LOGIC;
  signal product_8_n_150 : STD_LOGIC;
  signal product_8_n_151 : STD_LOGIC;
  signal product_8_n_152 : STD_LOGIC;
  signal product_8_n_153 : STD_LOGIC;
  signal product_8_n_77 : STD_LOGIC;
  signal product_8_n_78 : STD_LOGIC;
  signal product_8_n_79 : STD_LOGIC;
  signal product_8_n_80 : STD_LOGIC;
  signal product_8_n_81 : STD_LOGIC;
  signal product_8_n_82 : STD_LOGIC;
  signal product_8_n_83 : STD_LOGIC;
  signal product_8_n_84 : STD_LOGIC;
  signal product_8_n_85 : STD_LOGIC;
  signal product_8_n_86 : STD_LOGIC;
  signal product_8_n_87 : STD_LOGIC;
  signal product_8_n_88 : STD_LOGIC;
  signal product_8_n_89 : STD_LOGIC;
  signal product_8_n_90 : STD_LOGIC;
  signal product_8_n_91 : STD_LOGIC;
  signal product_8_n_92 : STD_LOGIC;
  signal product_8_n_93 : STD_LOGIC;
  signal product_8_n_94 : STD_LOGIC;
  signal product_8_n_95 : STD_LOGIC;
  signal product_8_n_96 : STD_LOGIC;
  signal product_8_n_97 : STD_LOGIC;
  signal product_8_n_98 : STD_LOGIC;
  signal product_8_n_99 : STD_LOGIC;
  signal product_n_100 : STD_LOGIC;
  signal product_n_101 : STD_LOGIC;
  signal product_n_102 : STD_LOGIC;
  signal product_n_103 : STD_LOGIC;
  signal product_n_104 : STD_LOGIC;
  signal product_n_105 : STD_LOGIC;
  signal product_n_106 : STD_LOGIC;
  signal product_n_107 : STD_LOGIC;
  signal product_n_108 : STD_LOGIC;
  signal product_n_109 : STD_LOGIC;
  signal product_n_110 : STD_LOGIC;
  signal product_n_111 : STD_LOGIC;
  signal product_n_112 : STD_LOGIC;
  signal product_n_113 : STD_LOGIC;
  signal product_n_114 : STD_LOGIC;
  signal product_n_115 : STD_LOGIC;
  signal product_n_116 : STD_LOGIC;
  signal product_n_117 : STD_LOGIC;
  signal product_n_118 : STD_LOGIC;
  signal product_n_119 : STD_LOGIC;
  signal product_n_120 : STD_LOGIC;
  signal product_n_121 : STD_LOGIC;
  signal product_n_122 : STD_LOGIC;
  signal product_n_123 : STD_LOGIC;
  signal product_n_124 : STD_LOGIC;
  signal product_n_125 : STD_LOGIC;
  signal product_n_126 : STD_LOGIC;
  signal product_n_127 : STD_LOGIC;
  signal product_n_128 : STD_LOGIC;
  signal product_n_129 : STD_LOGIC;
  signal product_n_130 : STD_LOGIC;
  signal product_n_131 : STD_LOGIC;
  signal product_n_132 : STD_LOGIC;
  signal product_n_133 : STD_LOGIC;
  signal product_n_134 : STD_LOGIC;
  signal product_n_135 : STD_LOGIC;
  signal product_n_136 : STD_LOGIC;
  signal product_n_137 : STD_LOGIC;
  signal product_n_138 : STD_LOGIC;
  signal product_n_139 : STD_LOGIC;
  signal product_n_140 : STD_LOGIC;
  signal product_n_141 : STD_LOGIC;
  signal product_n_142 : STD_LOGIC;
  signal product_n_143 : STD_LOGIC;
  signal product_n_144 : STD_LOGIC;
  signal product_n_145 : STD_LOGIC;
  signal product_n_146 : STD_LOGIC;
  signal product_n_147 : STD_LOGIC;
  signal product_n_148 : STD_LOGIC;
  signal product_n_149 : STD_LOGIC;
  signal product_n_150 : STD_LOGIC;
  signal product_n_151 : STD_LOGIC;
  signal product_n_152 : STD_LOGIC;
  signal product_n_153 : STD_LOGIC;
  signal product_n_81 : STD_LOGIC;
  signal product_n_82 : STD_LOGIC;
  signal product_n_83 : STD_LOGIC;
  signal product_n_84 : STD_LOGIC;
  signal product_n_85 : STD_LOGIC;
  signal product_n_86 : STD_LOGIC;
  signal product_n_87 : STD_LOGIC;
  signal product_n_88 : STD_LOGIC;
  signal product_n_89 : STD_LOGIC;
  signal product_n_90 : STD_LOGIC;
  signal product_n_91 : STD_LOGIC;
  signal product_n_92 : STD_LOGIC;
  signal product_n_93 : STD_LOGIC;
  signal product_n_94 : STD_LOGIC;
  signal product_n_95 : STD_LOGIC;
  signal product_n_96 : STD_LOGIC;
  signal product_n_97 : STD_LOGIC;
  signal product_n_98 : STD_LOGIC;
  signal product_n_99 : STD_LOGIC;
  signal sum4 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \sumdelay_pipeline1_reg[0]_2\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \sumdelay_pipeline1_reg[2]_1\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \sumdelay_pipeline1_reg[4]_0\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \sumdelay_pipeline2[0][11]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][11]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][11]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][11]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][15]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][15]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][15]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][15]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][19]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][19]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][19]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][19]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][23]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][23]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][23]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][23]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][27]_i_2__0_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][27]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][27]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][27]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][27]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][30]_i_3__0_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][30]_i_4_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][30]_i_5_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][30]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][3]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][3]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][3]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][3]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][7]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][7]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][7]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][7]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][11]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][11]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][11]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][11]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][15]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][15]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][15]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][15]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][19]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][19]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][19]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][19]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][23]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][23]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][23]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][23]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][27]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][27]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][27]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][27]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][30]_i_4_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][30]_i_5_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][30]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][3]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][3]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][3]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][3]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][7]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][7]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][7]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][7]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][11]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][11]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][11]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][11]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][15]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][15]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][15]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][15]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][19]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][19]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][19]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][19]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][23]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][23]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][23]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][23]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][27]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][27]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][27]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][27]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][30]_i_4_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][30]_i_5_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][30]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][3]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][3]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][3]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][3]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][7]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][7]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][7]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][7]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][11]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][11]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][11]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][15]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][15]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][15]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][19]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][19]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][19]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][19]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][23]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][23]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][23]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][23]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][27]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][27]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][27]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][27]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][30]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][30]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][3]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][3]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][3]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][7]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][7]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][7]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0]_21\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \sumdelay_pipeline2_reg[1][11]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][11]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][11]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][11]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][15]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][15]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][15]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][15]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][19]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][19]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][19]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][19]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][23]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][23]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][23]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][23]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][27]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][27]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][27]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][27]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][30]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][30]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][3]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][3]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][3]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][7]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][7]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][7]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1]_15\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \sumdelay_pipeline2_reg[2][11]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][11]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][11]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][11]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][15]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][15]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][15]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][15]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][19]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][19]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][19]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][19]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][23]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][23]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][23]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][23]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][27]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][27]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][27]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][27]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][30]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][30]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][3]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][3]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][3]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][7]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][7]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][7]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2]_8\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \sumdelay_pipeline3[0][11]_i_2_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][11]_i_3_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][11]_i_4_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][11]_i_5_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][15]_i_2_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][15]_i_3_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][15]_i_4_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][15]_i_5_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][19]_i_2_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][19]_i_3_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][19]_i_4_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][19]_i_5_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][23]_i_2_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][23]_i_3_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][23]_i_4_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][23]_i_5_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][27]_i_2_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][27]_i_3_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][27]_i_4_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][27]_i_5_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][30]_i_2_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][30]_i_3_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][30]_i_4_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][3]_i_3_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][3]_i_4_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][3]_i_5_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][7]_i_3_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][7]_i_4_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][7]_i_5_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][11]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][11]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][11]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][15]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][15]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][15]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][19]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][19]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][19]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][19]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][23]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][23]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][23]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][23]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][27]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][27]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][27]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][27]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][30]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][30]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][3]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][3]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][3]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][7]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][7]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][7]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0]_23\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \sumdelay_pipeline3_reg[1]_9\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \sumvector2[0]_20\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \sumvector2[1]_14\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \sumvector2[2]_7\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \sumvector3[0]_22\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal NLW_add_temp_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_temp_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_temp_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_temp_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_add_temp_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_temp_1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_temp_1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_temp_1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_temp_1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_add_temp_1_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_temp_2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_temp_2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_temp_2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_temp_2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_add_temp_2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_temp_3_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_3_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_3_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_3_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_3_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_3_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_3_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_temp_3_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_temp_3_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_temp_3_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_add_temp_3_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_temp_4_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_4_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_4_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_4_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_4_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_4_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_4_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_temp_4_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_temp_4_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_temp_4_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_add_temp_4_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_temp_5_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_5_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_5_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_5_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_5_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_5_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_5_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_temp_5_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_temp_5_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_temp_5_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_add_temp_5_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_output_register_reg[30]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_output_register_reg[30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_product_10_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_10_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_10_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_10_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_10_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_10_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_10_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_product_10_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_product_10_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_product_10_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_product_2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_product_2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_product_2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_product_2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_product_4_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_4_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_4_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_4_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_4_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_4_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_4_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_product_4_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_product_4_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_product_4_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_product_6_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_6_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_6_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_6_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_6_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_6_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_6_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_product_6_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_product_6_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_product_6_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_product_8_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_8_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_8_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_8_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_8_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_8_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_8_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_product_8_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_product_8_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_product_8_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal \NLW_sumdelay_pipeline2_reg[0][30]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sumdelay_pipeline2_reg[0][30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sumdelay_pipeline2_reg[1][30]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sumdelay_pipeline2_reg[1][30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sumdelay_pipeline2_reg[2][30]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sumdelay_pipeline2_reg[2][30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sumdelay_pipeline3_reg[0][30]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sumdelay_pipeline3_reg[0][30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of add_temp : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of add_temp_1 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of add_temp_2 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of add_temp_3 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of add_temp_4 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of add_temp_5 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of product : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of product_10 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of product_2 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of product_4 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of product_6 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of product_8 : label is "{SYNTH-13 {cell *THIS*}}";
begin
  B(0) <= \^b\(0);
add_temp: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \delay_pipeline_reg[10]_18\(15),
      A(28) => \delay_pipeline_reg[10]_18\(15),
      A(27) => \delay_pipeline_reg[10]_18\(15),
      A(26) => \delay_pipeline_reg[10]_18\(15),
      A(25) => \delay_pipeline_reg[10]_18\(15),
      A(24) => \delay_pipeline_reg[10]_18\(15),
      A(23) => \delay_pipeline_reg[10]_18\(15),
      A(22) => \delay_pipeline_reg[10]_18\(15),
      A(21) => \delay_pipeline_reg[10]_18\(15),
      A(20) => \delay_pipeline_reg[10]_18\(15),
      A(19) => \delay_pipeline_reg[10]_18\(15),
      A(18) => \delay_pipeline_reg[10]_18\(15),
      A(17) => \delay_pipeline_reg[10]_18\(15),
      A(16) => \delay_pipeline_reg[10]_18\(15),
      A(15 downto 0) => \delay_pipeline_reg[10]_18\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_temp_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^b\(0),
      B(16) => \^b\(0),
      B(15) => \^b\(0),
      B(14) => \^b\(0),
      B(13) => \^b\(0),
      B(12) => \^b\(0),
      B(11) => \^b\(0),
      B(10) => \^b\(0),
      B(9) => \^b\(0),
      B(8) => '1',
      B(7) => product_6_i_1_n_0,
      B(6 downto 4) => B"111",
      B(3) => \^b\(0),
      B(2 downto 0) => B"010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_temp_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_temp_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_temp_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => dac_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_temp_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_add_temp_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_add_temp_P_UNCONNECTED(47 downto 28),
      P(27) => add_temp_n_78,
      P(26) => add_temp_n_79,
      P(25) => add_temp_n_80,
      P(24) => add_temp_n_81,
      P(23) => add_temp_n_82,
      P(22) => add_temp_n_83,
      P(21) => add_temp_n_84,
      P(20) => add_temp_n_85,
      P(19) => add_temp_n_86,
      P(18) => add_temp_n_87,
      P(17) => add_temp_n_88,
      P(16) => add_temp_n_89,
      P(15) => add_temp_n_90,
      P(14) => add_temp_n_91,
      P(13) => add_temp_n_92,
      P(12) => add_temp_n_93,
      P(11) => add_temp_n_94,
      P(10) => add_temp_n_95,
      P(9) => add_temp_n_96,
      P(8) => add_temp_n_97,
      P(7) => add_temp_n_98,
      P(6) => add_temp_n_99,
      P(5) => add_temp_n_100,
      P(4) => add_temp_n_101,
      P(3) => add_temp_n_102,
      P(2) => add_temp_n_103,
      P(1) => add_temp_n_104,
      P(0) => add_temp_n_105,
      PATTERNBDETECT => NLW_add_temp_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_temp_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => product_n_106,
      PCIN(46) => product_n_107,
      PCIN(45) => product_n_108,
      PCIN(44) => product_n_109,
      PCIN(43) => product_n_110,
      PCIN(42) => product_n_111,
      PCIN(41) => product_n_112,
      PCIN(40) => product_n_113,
      PCIN(39) => product_n_114,
      PCIN(38) => product_n_115,
      PCIN(37) => product_n_116,
      PCIN(36) => product_n_117,
      PCIN(35) => product_n_118,
      PCIN(34) => product_n_119,
      PCIN(33) => product_n_120,
      PCIN(32) => product_n_121,
      PCIN(31) => product_n_122,
      PCIN(30) => product_n_123,
      PCIN(29) => product_n_124,
      PCIN(28) => product_n_125,
      PCIN(27) => product_n_126,
      PCIN(26) => product_n_127,
      PCIN(25) => product_n_128,
      PCIN(24) => product_n_129,
      PCIN(23) => product_n_130,
      PCIN(22) => product_n_131,
      PCIN(21) => product_n_132,
      PCIN(20) => product_n_133,
      PCIN(19) => product_n_134,
      PCIN(18) => product_n_135,
      PCIN(17) => product_n_136,
      PCIN(16) => product_n_137,
      PCIN(15) => product_n_138,
      PCIN(14) => product_n_139,
      PCIN(13) => product_n_140,
      PCIN(12) => product_n_141,
      PCIN(11) => product_n_142,
      PCIN(10) => product_n_143,
      PCIN(9) => product_n_144,
      PCIN(8) => product_n_145,
      PCIN(7) => product_n_146,
      PCIN(6) => product_n_147,
      PCIN(5) => product_n_148,
      PCIN(4) => product_n_149,
      PCIN(3) => product_n_150,
      PCIN(2) => product_n_151,
      PCIN(1) => product_n_152,
      PCIN(0) => product_n_153,
      PCOUT(47 downto 0) => NLW_add_temp_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_temp_UNDERFLOW_UNCONNECTED
    );
add_temp_1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \delay_pipeline_reg[8]_16\(15),
      A(28) => \delay_pipeline_reg[8]_16\(15),
      A(27) => \delay_pipeline_reg[8]_16\(15),
      A(26) => \delay_pipeline_reg[8]_16\(15),
      A(25) => \delay_pipeline_reg[8]_16\(15),
      A(24) => \delay_pipeline_reg[8]_16\(15),
      A(23) => \delay_pipeline_reg[8]_16\(15),
      A(22) => \delay_pipeline_reg[8]_16\(15),
      A(21) => \delay_pipeline_reg[8]_16\(15),
      A(20) => \delay_pipeline_reg[8]_16\(15),
      A(19) => \delay_pipeline_reg[8]_16\(15),
      A(18) => \delay_pipeline_reg[8]_16\(15),
      A(17) => \delay_pipeline_reg[8]_16\(15),
      A(16) => \delay_pipeline_reg[8]_16\(15),
      A(15 downto 0) => \delay_pipeline_reg[8]_16\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_temp_1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 12) => B"111111",
      B(11) => \^b\(0),
      B(10) => '0',
      B(9) => \^b\(0),
      B(8) => '0',
      B(7) => \^b\(0),
      B(6) => '0',
      B(5) => \^b\(0),
      B(4) => '0',
      B(3) => \^b\(0),
      B(2) => \^b\(0),
      B(1 downto 0) => B"10",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_temp_1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_temp_1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_temp_1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => dac_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_temp_1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_add_temp_1_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_add_temp_1_P_UNCONNECTED(47 downto 31),
      P(30) => add_temp_1_n_75,
      P(29) => add_temp_1_n_76,
      P(28) => add_temp_1_n_77,
      P(27) => add_temp_1_n_78,
      P(26) => add_temp_1_n_79,
      P(25) => add_temp_1_n_80,
      P(24) => add_temp_1_n_81,
      P(23) => add_temp_1_n_82,
      P(22) => add_temp_1_n_83,
      P(21) => add_temp_1_n_84,
      P(20) => add_temp_1_n_85,
      P(19) => add_temp_1_n_86,
      P(18) => add_temp_1_n_87,
      P(17) => add_temp_1_n_88,
      P(16) => add_temp_1_n_89,
      P(15) => add_temp_1_n_90,
      P(14) => add_temp_1_n_91,
      P(13) => add_temp_1_n_92,
      P(12) => add_temp_1_n_93,
      P(11) => add_temp_1_n_94,
      P(10) => add_temp_1_n_95,
      P(9) => add_temp_1_n_96,
      P(8) => add_temp_1_n_97,
      P(7) => add_temp_1_n_98,
      P(6) => add_temp_1_n_99,
      P(5) => add_temp_1_n_100,
      P(4) => add_temp_1_n_101,
      P(3) => add_temp_1_n_102,
      P(2) => add_temp_1_n_103,
      P(1) => add_temp_1_n_104,
      P(0) => add_temp_1_n_105,
      PATTERNBDETECT => NLW_add_temp_1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_temp_1_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => product_2_n_106,
      PCIN(46) => product_2_n_107,
      PCIN(45) => product_2_n_108,
      PCIN(44) => product_2_n_109,
      PCIN(43) => product_2_n_110,
      PCIN(42) => product_2_n_111,
      PCIN(41) => product_2_n_112,
      PCIN(40) => product_2_n_113,
      PCIN(39) => product_2_n_114,
      PCIN(38) => product_2_n_115,
      PCIN(37) => product_2_n_116,
      PCIN(36) => product_2_n_117,
      PCIN(35) => product_2_n_118,
      PCIN(34) => product_2_n_119,
      PCIN(33) => product_2_n_120,
      PCIN(32) => product_2_n_121,
      PCIN(31) => product_2_n_122,
      PCIN(30) => product_2_n_123,
      PCIN(29) => product_2_n_124,
      PCIN(28) => product_2_n_125,
      PCIN(27) => product_2_n_126,
      PCIN(26) => product_2_n_127,
      PCIN(25) => product_2_n_128,
      PCIN(24) => product_2_n_129,
      PCIN(23) => product_2_n_130,
      PCIN(22) => product_2_n_131,
      PCIN(21) => product_2_n_132,
      PCIN(20) => product_2_n_133,
      PCIN(19) => product_2_n_134,
      PCIN(18) => product_2_n_135,
      PCIN(17) => product_2_n_136,
      PCIN(16) => product_2_n_137,
      PCIN(15) => product_2_n_138,
      PCIN(14) => product_2_n_139,
      PCIN(13) => product_2_n_140,
      PCIN(12) => product_2_n_141,
      PCIN(11) => product_2_n_142,
      PCIN(10) => product_2_n_143,
      PCIN(9) => product_2_n_144,
      PCIN(8) => product_2_n_145,
      PCIN(7) => product_2_n_146,
      PCIN(6) => product_2_n_147,
      PCIN(5) => product_2_n_148,
      PCIN(4) => product_2_n_149,
      PCIN(3) => product_2_n_150,
      PCIN(2) => product_2_n_151,
      PCIN(1) => product_2_n_152,
      PCIN(0) => product_2_n_153,
      PCOUT(47 downto 0) => NLW_add_temp_1_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_temp_1_UNDERFLOW_UNCONNECTED
    );
add_temp_2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \delay_pipeline_reg[6]_12\(15),
      A(28) => \delay_pipeline_reg[6]_12\(15),
      A(27) => \delay_pipeline_reg[6]_12\(15),
      A(26) => \delay_pipeline_reg[6]_12\(15),
      A(25) => \delay_pipeline_reg[6]_12\(15),
      A(24) => \delay_pipeline_reg[6]_12\(15),
      A(23) => \delay_pipeline_reg[6]_12\(15),
      A(22) => \delay_pipeline_reg[6]_12\(15),
      A(21) => \delay_pipeline_reg[6]_12\(15),
      A(20) => \delay_pipeline_reg[6]_12\(15),
      A(19) => \delay_pipeline_reg[6]_12\(15),
      A(18) => \delay_pipeline_reg[6]_12\(15),
      A(17) => \delay_pipeline_reg[6]_12\(15),
      A(16) => \delay_pipeline_reg[6]_12\(15),
      A(15 downto 0) => \delay_pipeline_reg[6]_12\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_temp_2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14) => add_temp_3_i_1_n_0,
      B(13) => \^b\(0),
      B(12 downto 9) => B"1011",
      B(8) => add_temp_3_i_1_n_0,
      B(7) => \^b\(0),
      B(6 downto 4) => B"011",
      B(3) => add_temp_3_i_1_n_0,
      B(2) => add_temp_3_i_1_n_0,
      B(1 downto 0) => B"11",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_temp_2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_temp_2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_temp_2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => dac_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_temp_2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_add_temp_2_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_add_temp_2_P_UNCONNECTED(47 downto 32),
      P(31) => add_temp_2_n_74,
      P(30) => add_temp_2_n_75,
      P(29) => add_temp_2_n_76,
      P(28) => add_temp_2_n_77,
      P(27) => add_temp_2_n_78,
      P(26) => add_temp_2_n_79,
      P(25) => add_temp_2_n_80,
      P(24) => add_temp_2_n_81,
      P(23) => add_temp_2_n_82,
      P(22) => add_temp_2_n_83,
      P(21) => add_temp_2_n_84,
      P(20) => add_temp_2_n_85,
      P(19) => add_temp_2_n_86,
      P(18) => add_temp_2_n_87,
      P(17) => add_temp_2_n_88,
      P(16) => add_temp_2_n_89,
      P(15) => add_temp_2_n_90,
      P(14) => add_temp_2_n_91,
      P(13) => add_temp_2_n_92,
      P(12) => add_temp_2_n_93,
      P(11) => add_temp_2_n_94,
      P(10) => add_temp_2_n_95,
      P(9) => add_temp_2_n_96,
      P(8) => add_temp_2_n_97,
      P(7) => add_temp_2_n_98,
      P(6) => add_temp_2_n_99,
      P(5) => add_temp_2_n_100,
      P(4) => add_temp_2_n_101,
      P(3) => add_temp_2_n_102,
      P(2) => add_temp_2_n_103,
      P(1) => add_temp_2_n_104,
      P(0) => add_temp_2_n_105,
      PATTERNBDETECT => NLW_add_temp_2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_temp_2_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => product_4_n_106,
      PCIN(46) => product_4_n_107,
      PCIN(45) => product_4_n_108,
      PCIN(44) => product_4_n_109,
      PCIN(43) => product_4_n_110,
      PCIN(42) => product_4_n_111,
      PCIN(41) => product_4_n_112,
      PCIN(40) => product_4_n_113,
      PCIN(39) => product_4_n_114,
      PCIN(38) => product_4_n_115,
      PCIN(37) => product_4_n_116,
      PCIN(36) => product_4_n_117,
      PCIN(35) => product_4_n_118,
      PCIN(34) => product_4_n_119,
      PCIN(33) => product_4_n_120,
      PCIN(32) => product_4_n_121,
      PCIN(31) => product_4_n_122,
      PCIN(30) => product_4_n_123,
      PCIN(29) => product_4_n_124,
      PCIN(28) => product_4_n_125,
      PCIN(27) => product_4_n_126,
      PCIN(26) => product_4_n_127,
      PCIN(25) => product_4_n_128,
      PCIN(24) => product_4_n_129,
      PCIN(23) => product_4_n_130,
      PCIN(22) => product_4_n_131,
      PCIN(21) => product_4_n_132,
      PCIN(20) => product_4_n_133,
      PCIN(19) => product_4_n_134,
      PCIN(18) => product_4_n_135,
      PCIN(17) => product_4_n_136,
      PCIN(16) => product_4_n_137,
      PCIN(15) => product_4_n_138,
      PCIN(14) => product_4_n_139,
      PCIN(13) => product_4_n_140,
      PCIN(12) => product_4_n_141,
      PCIN(11) => product_4_n_142,
      PCIN(10) => product_4_n_143,
      PCIN(9) => product_4_n_144,
      PCIN(8) => product_4_n_145,
      PCIN(7) => product_4_n_146,
      PCIN(6) => product_4_n_147,
      PCIN(5) => product_4_n_148,
      PCIN(4) => product_4_n_149,
      PCIN(3) => product_4_n_150,
      PCIN(2) => product_4_n_151,
      PCIN(1) => product_4_n_152,
      PCIN(0) => product_4_n_153,
      PCOUT(47 downto 0) => NLW_add_temp_2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_temp_2_UNDERFLOW_UNCONNECTED
    );
add_temp_3: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \delay_pipeline_reg[4]_10\(15),
      A(28) => \delay_pipeline_reg[4]_10\(15),
      A(27) => \delay_pipeline_reg[4]_10\(15),
      A(26) => \delay_pipeline_reg[4]_10\(15),
      A(25) => \delay_pipeline_reg[4]_10\(15),
      A(24) => \delay_pipeline_reg[4]_10\(15),
      A(23) => \delay_pipeline_reg[4]_10\(15),
      A(22) => \delay_pipeline_reg[4]_10\(15),
      A(21) => \delay_pipeline_reg[4]_10\(15),
      A(20) => \delay_pipeline_reg[4]_10\(15),
      A(19) => \delay_pipeline_reg[4]_10\(15),
      A(18) => \delay_pipeline_reg[4]_10\(15),
      A(17) => \delay_pipeline_reg[4]_10\(15),
      A(16) => \delay_pipeline_reg[4]_10\(15),
      A(15 downto 0) => \delay_pipeline_reg[4]_10\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_temp_3_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => add_temp_4_i_1_n_0,
      B(16) => add_temp_4_i_1_n_0,
      B(15) => add_temp_3_i_1_n_0,
      B(14) => add_temp_3_i_1_n_0,
      B(13) => add_temp_3_i_1_n_0,
      B(12) => add_temp_3_i_1_n_0,
      B(11) => \^b\(0),
      B(10) => \^b\(0),
      B(9) => add_temp_4_i_1_n_0,
      B(8) => '0',
      B(7) => \^b\(0),
      B(6) => add_temp_4_i_1_n_0,
      B(5) => add_temp_4_i_1_n_0,
      B(4) => \^b\(0),
      B(3 downto 2) => B"10",
      B(1) => \^b\(0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_temp_3_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_temp_3_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_temp_3_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => dac_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_temp_3_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_add_temp_3_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_add_temp_3_P_UNCONNECTED(47 downto 32),
      P(31) => add_temp_3_n_74,
      P(30) => add_temp_3_n_75,
      P(29) => add_temp_3_n_76,
      P(28) => add_temp_3_n_77,
      P(27) => add_temp_3_n_78,
      P(26) => add_temp_3_n_79,
      P(25) => add_temp_3_n_80,
      P(24) => add_temp_3_n_81,
      P(23) => add_temp_3_n_82,
      P(22) => add_temp_3_n_83,
      P(21) => add_temp_3_n_84,
      P(20) => add_temp_3_n_85,
      P(19) => add_temp_3_n_86,
      P(18) => add_temp_3_n_87,
      P(17) => add_temp_3_n_88,
      P(16) => add_temp_3_n_89,
      P(15) => add_temp_3_n_90,
      P(14) => add_temp_3_n_91,
      P(13) => add_temp_3_n_92,
      P(12) => add_temp_3_n_93,
      P(11) => add_temp_3_n_94,
      P(10) => add_temp_3_n_95,
      P(9) => add_temp_3_n_96,
      P(8) => add_temp_3_n_97,
      P(7) => add_temp_3_n_98,
      P(6) => add_temp_3_n_99,
      P(5) => add_temp_3_n_100,
      P(4) => add_temp_3_n_101,
      P(3) => add_temp_3_n_102,
      P(2) => add_temp_3_n_103,
      P(1) => add_temp_3_n_104,
      P(0) => add_temp_3_n_105,
      PATTERNBDETECT => NLW_add_temp_3_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_temp_3_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => product_6_n_106,
      PCIN(46) => product_6_n_107,
      PCIN(45) => product_6_n_108,
      PCIN(44) => product_6_n_109,
      PCIN(43) => product_6_n_110,
      PCIN(42) => product_6_n_111,
      PCIN(41) => product_6_n_112,
      PCIN(40) => product_6_n_113,
      PCIN(39) => product_6_n_114,
      PCIN(38) => product_6_n_115,
      PCIN(37) => product_6_n_116,
      PCIN(36) => product_6_n_117,
      PCIN(35) => product_6_n_118,
      PCIN(34) => product_6_n_119,
      PCIN(33) => product_6_n_120,
      PCIN(32) => product_6_n_121,
      PCIN(31) => product_6_n_122,
      PCIN(30) => product_6_n_123,
      PCIN(29) => product_6_n_124,
      PCIN(28) => product_6_n_125,
      PCIN(27) => product_6_n_126,
      PCIN(26) => product_6_n_127,
      PCIN(25) => product_6_n_128,
      PCIN(24) => product_6_n_129,
      PCIN(23) => product_6_n_130,
      PCIN(22) => product_6_n_131,
      PCIN(21) => product_6_n_132,
      PCIN(20) => product_6_n_133,
      PCIN(19) => product_6_n_134,
      PCIN(18) => product_6_n_135,
      PCIN(17) => product_6_n_136,
      PCIN(16) => product_6_n_137,
      PCIN(15) => product_6_n_138,
      PCIN(14) => product_6_n_139,
      PCIN(13) => product_6_n_140,
      PCIN(12) => product_6_n_141,
      PCIN(11) => product_6_n_142,
      PCIN(10) => product_6_n_143,
      PCIN(9) => product_6_n_144,
      PCIN(8) => product_6_n_145,
      PCIN(7) => product_6_n_146,
      PCIN(6) => product_6_n_147,
      PCIN(5) => product_6_n_148,
      PCIN(4) => product_6_n_149,
      PCIN(3) => product_6_n_150,
      PCIN(2) => product_6_n_151,
      PCIN(1) => product_6_n_152,
      PCIN(0) => product_6_n_153,
      PCOUT(47 downto 0) => NLW_add_temp_3_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_temp_3_UNDERFLOW_UNCONNECTED
    );
add_temp_3_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^b\(0),
      O => add_temp_3_i_1_n_0
    );
add_temp_4: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \delay_pipeline_reg[2]_5\(15),
      A(28) => \delay_pipeline_reg[2]_5\(15),
      A(27) => \delay_pipeline_reg[2]_5\(15),
      A(26) => \delay_pipeline_reg[2]_5\(15),
      A(25) => \delay_pipeline_reg[2]_5\(15),
      A(24) => \delay_pipeline_reg[2]_5\(15),
      A(23) => \delay_pipeline_reg[2]_5\(15),
      A(22) => \delay_pipeline_reg[2]_5\(15),
      A(21) => \delay_pipeline_reg[2]_5\(15),
      A(20) => \delay_pipeline_reg[2]_5\(15),
      A(19) => \delay_pipeline_reg[2]_5\(15),
      A(18) => \delay_pipeline_reg[2]_5\(15),
      A(17) => \delay_pipeline_reg[2]_5\(15),
      A(16) => \delay_pipeline_reg[2]_5\(15),
      A(15 downto 0) => \delay_pipeline_reg[2]_5\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_temp_4_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 11) => B"0000000",
      B(10) => add_temp_4_i_1_n_0,
      B(9) => \^b\(0),
      B(8) => \^b\(0),
      B(7) => '1',
      B(6) => add_temp_4_i_1_n_0,
      B(5) => '1',
      B(4) => add_temp_4_i_1_n_0,
      B(3) => '1',
      B(2) => add_temp_4_i_1_n_0,
      B(1) => add_temp_4_i_1_n_0,
      B(0) => product_10_i_1_n_0,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_temp_4_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_temp_4_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_temp_4_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => dac_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_temp_4_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_add_temp_4_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_add_temp_4_P_UNCONNECTED(47 downto 31),
      P(30) => add_temp_4_n_75,
      P(29) => add_temp_4_n_76,
      P(28) => add_temp_4_n_77,
      P(27) => add_temp_4_n_78,
      P(26) => add_temp_4_n_79,
      P(25) => add_temp_4_n_80,
      P(24) => add_temp_4_n_81,
      P(23) => add_temp_4_n_82,
      P(22) => add_temp_4_n_83,
      P(21) => add_temp_4_n_84,
      P(20) => add_temp_4_n_85,
      P(19) => add_temp_4_n_86,
      P(18) => add_temp_4_n_87,
      P(17) => add_temp_4_n_88,
      P(16) => add_temp_4_n_89,
      P(15) => add_temp_4_n_90,
      P(14) => add_temp_4_n_91,
      P(13) => add_temp_4_n_92,
      P(12) => add_temp_4_n_93,
      P(11) => add_temp_4_n_94,
      P(10) => add_temp_4_n_95,
      P(9) => add_temp_4_n_96,
      P(8) => add_temp_4_n_97,
      P(7) => add_temp_4_n_98,
      P(6) => add_temp_4_n_99,
      P(5) => add_temp_4_n_100,
      P(4) => add_temp_4_n_101,
      P(3) => add_temp_4_n_102,
      P(2) => add_temp_4_n_103,
      P(1) => add_temp_4_n_104,
      P(0) => add_temp_4_n_105,
      PATTERNBDETECT => NLW_add_temp_4_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_temp_4_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => product_8_n_106,
      PCIN(46) => product_8_n_107,
      PCIN(45) => product_8_n_108,
      PCIN(44) => product_8_n_109,
      PCIN(43) => product_8_n_110,
      PCIN(42) => product_8_n_111,
      PCIN(41) => product_8_n_112,
      PCIN(40) => product_8_n_113,
      PCIN(39) => product_8_n_114,
      PCIN(38) => product_8_n_115,
      PCIN(37) => product_8_n_116,
      PCIN(36) => product_8_n_117,
      PCIN(35) => product_8_n_118,
      PCIN(34) => product_8_n_119,
      PCIN(33) => product_8_n_120,
      PCIN(32) => product_8_n_121,
      PCIN(31) => product_8_n_122,
      PCIN(30) => product_8_n_123,
      PCIN(29) => product_8_n_124,
      PCIN(28) => product_8_n_125,
      PCIN(27) => product_8_n_126,
      PCIN(26) => product_8_n_127,
      PCIN(25) => product_8_n_128,
      PCIN(24) => product_8_n_129,
      PCIN(23) => product_8_n_130,
      PCIN(22) => product_8_n_131,
      PCIN(21) => product_8_n_132,
      PCIN(20) => product_8_n_133,
      PCIN(19) => product_8_n_134,
      PCIN(18) => product_8_n_135,
      PCIN(17) => product_8_n_136,
      PCIN(16) => product_8_n_137,
      PCIN(15) => product_8_n_138,
      PCIN(14) => product_8_n_139,
      PCIN(13) => product_8_n_140,
      PCIN(12) => product_8_n_141,
      PCIN(11) => product_8_n_142,
      PCIN(10) => product_8_n_143,
      PCIN(9) => product_8_n_144,
      PCIN(8) => product_8_n_145,
      PCIN(7) => product_8_n_146,
      PCIN(6) => product_8_n_147,
      PCIN(5) => product_8_n_148,
      PCIN(4) => product_8_n_149,
      PCIN(3) => product_8_n_150,
      PCIN(2) => product_8_n_151,
      PCIN(1) => product_8_n_152,
      PCIN(0) => product_8_n_153,
      PCOUT(47 downto 0) => NLW_add_temp_4_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_temp_4_UNDERFLOW_UNCONNECTED
    );
add_temp_4_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^b\(0),
      O => add_temp_4_i_1_n_0
    );
add_temp_5: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \delay_pipeline_reg[0]_3\(15),
      A(28) => \delay_pipeline_reg[0]_3\(15),
      A(27) => \delay_pipeline_reg[0]_3\(15),
      A(26) => \delay_pipeline_reg[0]_3\(15),
      A(25) => \delay_pipeline_reg[0]_3\(15),
      A(24) => \delay_pipeline_reg[0]_3\(15),
      A(23) => \delay_pipeline_reg[0]_3\(15),
      A(22) => \delay_pipeline_reg[0]_3\(15),
      A(21) => \delay_pipeline_reg[0]_3\(15),
      A(20) => \delay_pipeline_reg[0]_3\(15),
      A(19) => \delay_pipeline_reg[0]_3\(15),
      A(18) => \delay_pipeline_reg[0]_3\(15),
      A(17) => \delay_pipeline_reg[0]_3\(15),
      A(16) => \delay_pipeline_reg[0]_3\(15),
      A(15 downto 0) => \delay_pipeline_reg[0]_3\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_temp_5_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"1111111111",
      B(7) => product_10_i_1_n_0,
      B(6) => '0',
      B(5) => product_10_i_1_n_0,
      B(4) => \^b\(0),
      B(3) => '1',
      B(2) => \^b\(0),
      B(1) => '0',
      B(0) => product_10_i_1_n_0,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_temp_5_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_temp_5_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_temp_5_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => dac_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_temp_5_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_add_temp_5_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_add_temp_5_P_UNCONNECTED(47 downto 28),
      P(27) => add_temp_5_n_78,
      P(26) => add_temp_5_n_79,
      P(25) => add_temp_5_n_80,
      P(24) => add_temp_5_n_81,
      P(23) => add_temp_5_n_82,
      P(22) => add_temp_5_n_83,
      P(21) => add_temp_5_n_84,
      P(20) => add_temp_5_n_85,
      P(19) => add_temp_5_n_86,
      P(18) => add_temp_5_n_87,
      P(17) => add_temp_5_n_88,
      P(16) => add_temp_5_n_89,
      P(15) => add_temp_5_n_90,
      P(14) => add_temp_5_n_91,
      P(13) => add_temp_5_n_92,
      P(12) => add_temp_5_n_93,
      P(11) => add_temp_5_n_94,
      P(10) => add_temp_5_n_95,
      P(9) => add_temp_5_n_96,
      P(8) => add_temp_5_n_97,
      P(7) => add_temp_5_n_98,
      P(6) => add_temp_5_n_99,
      P(5) => add_temp_5_n_100,
      P(4) => add_temp_5_n_101,
      P(3) => add_temp_5_n_102,
      P(2) => add_temp_5_n_103,
      P(1) => add_temp_5_n_104,
      P(0) => add_temp_5_n_105,
      PATTERNBDETECT => NLW_add_temp_5_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_temp_5_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => product_10_n_106,
      PCIN(46) => product_10_n_107,
      PCIN(45) => product_10_n_108,
      PCIN(44) => product_10_n_109,
      PCIN(43) => product_10_n_110,
      PCIN(42) => product_10_n_111,
      PCIN(41) => product_10_n_112,
      PCIN(40) => product_10_n_113,
      PCIN(39) => product_10_n_114,
      PCIN(38) => product_10_n_115,
      PCIN(37) => product_10_n_116,
      PCIN(36) => product_10_n_117,
      PCIN(35) => product_10_n_118,
      PCIN(34) => product_10_n_119,
      PCIN(33) => product_10_n_120,
      PCIN(32) => product_10_n_121,
      PCIN(31) => product_10_n_122,
      PCIN(30) => product_10_n_123,
      PCIN(29) => product_10_n_124,
      PCIN(28) => product_10_n_125,
      PCIN(27) => product_10_n_126,
      PCIN(26) => product_10_n_127,
      PCIN(25) => product_10_n_128,
      PCIN(24) => product_10_n_129,
      PCIN(23) => product_10_n_130,
      PCIN(22) => product_10_n_131,
      PCIN(21) => product_10_n_132,
      PCIN(20) => product_10_n_133,
      PCIN(19) => product_10_n_134,
      PCIN(18) => product_10_n_135,
      PCIN(17) => product_10_n_136,
      PCIN(16) => product_10_n_137,
      PCIN(15) => product_10_n_138,
      PCIN(14) => product_10_n_139,
      PCIN(13) => product_10_n_140,
      PCIN(12) => product_10_n_141,
      PCIN(11) => product_10_n_142,
      PCIN(10) => product_10_n_143,
      PCIN(9) => product_10_n_144,
      PCIN(8) => product_10_n_145,
      PCIN(7) => product_10_n_146,
      PCIN(6) => product_10_n_147,
      PCIN(5) => product_10_n_148,
      PCIN(4) => product_10_n_149,
      PCIN(3) => product_10_n_150,
      PCIN(2) => product_10_n_151,
      PCIN(1) => product_10_n_152,
      PCIN(0) => product_10_n_153,
      PCOUT(47 downto 0) => NLW_add_temp_5_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_temp_5_UNDERFLOW_UNCONNECTED
    );
\cur_count[0]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^b\(0),
      O => \cur_count[0]_i_2__1_n_0\
    );
\cur_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \cur_count[0]_i_2__1_n_0\,
      Q => \^b\(0)
    );
\delay_pipeline[0][15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^b\(0),
      I1 => E(0),
      O => dac_fir_valid
    );
\delay_pipeline_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => Q(0),
      Q => \delay_pipeline_reg[0]_3\(0)
    );
\delay_pipeline_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => Q(10),
      Q => \delay_pipeline_reg[0]_3\(10)
    );
\delay_pipeline_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => Q(11),
      Q => \delay_pipeline_reg[0]_3\(11)
    );
\delay_pipeline_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => Q(12),
      Q => \delay_pipeline_reg[0]_3\(12)
    );
\delay_pipeline_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => Q(13),
      Q => \delay_pipeline_reg[0]_3\(13)
    );
\delay_pipeline_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => Q(14),
      Q => \delay_pipeline_reg[0]_3\(14)
    );
\delay_pipeline_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => Q(15),
      Q => \delay_pipeline_reg[0]_3\(15)
    );
\delay_pipeline_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => Q(1),
      Q => \delay_pipeline_reg[0]_3\(1)
    );
\delay_pipeline_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => Q(2),
      Q => \delay_pipeline_reg[0]_3\(2)
    );
\delay_pipeline_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => Q(3),
      Q => \delay_pipeline_reg[0]_3\(3)
    );
\delay_pipeline_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => Q(4),
      Q => \delay_pipeline_reg[0]_3\(4)
    );
\delay_pipeline_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => Q(5),
      Q => \delay_pipeline_reg[0]_3\(5)
    );
\delay_pipeline_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => Q(6),
      Q => \delay_pipeline_reg[0]_3\(6)
    );
\delay_pipeline_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => Q(7),
      Q => \delay_pipeline_reg[0]_3\(7)
    );
\delay_pipeline_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => Q(8),
      Q => \delay_pipeline_reg[0]_3\(8)
    );
\delay_pipeline_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => Q(9),
      Q => \delay_pipeline_reg[0]_3\(9)
    );
\delay_pipeline_reg[10][0]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[9]_17\(0),
      Q => \delay_pipeline_reg[10]_18\(0)
    );
\delay_pipeline_reg[10][10]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[9]_17\(10),
      Q => \delay_pipeline_reg[10]_18\(10)
    );
\delay_pipeline_reg[10][11]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[9]_17\(11),
      Q => \delay_pipeline_reg[10]_18\(11)
    );
\delay_pipeline_reg[10][12]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[9]_17\(12),
      Q => \delay_pipeline_reg[10]_18\(12)
    );
\delay_pipeline_reg[10][13]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[9]_17\(13),
      Q => \delay_pipeline_reg[10]_18\(13)
    );
\delay_pipeline_reg[10][14]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[9]_17\(14),
      Q => \delay_pipeline_reg[10]_18\(14)
    );
\delay_pipeline_reg[10][15]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[9]_17\(15),
      Q => \delay_pipeline_reg[10]_18\(15)
    );
\delay_pipeline_reg[10][1]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[9]_17\(1),
      Q => \delay_pipeline_reg[10]_18\(1)
    );
\delay_pipeline_reg[10][2]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[9]_17\(2),
      Q => \delay_pipeline_reg[10]_18\(2)
    );
\delay_pipeline_reg[10][3]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[9]_17\(3),
      Q => \delay_pipeline_reg[10]_18\(3)
    );
\delay_pipeline_reg[10][4]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[9]_17\(4),
      Q => \delay_pipeline_reg[10]_18\(4)
    );
\delay_pipeline_reg[10][5]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[9]_17\(5),
      Q => \delay_pipeline_reg[10]_18\(5)
    );
\delay_pipeline_reg[10][6]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[9]_17\(6),
      Q => \delay_pipeline_reg[10]_18\(6)
    );
\delay_pipeline_reg[10][7]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[9]_17\(7),
      Q => \delay_pipeline_reg[10]_18\(7)
    );
\delay_pipeline_reg[10][8]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[9]_17\(8),
      Q => \delay_pipeline_reg[10]_18\(8)
    );
\delay_pipeline_reg[10][9]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[9]_17\(9),
      Q => \delay_pipeline_reg[10]_18\(9)
    );
\delay_pipeline_reg[11][0]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[10]_18\(0),
      Q => \delay_pipeline_reg[11]_19\(0)
    );
\delay_pipeline_reg[11][10]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[10]_18\(10),
      Q => \delay_pipeline_reg[11]_19\(10)
    );
\delay_pipeline_reg[11][11]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[10]_18\(11),
      Q => \delay_pipeline_reg[11]_19\(11)
    );
\delay_pipeline_reg[11][12]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[10]_18\(12),
      Q => \delay_pipeline_reg[11]_19\(12)
    );
\delay_pipeline_reg[11][13]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[10]_18\(13),
      Q => \delay_pipeline_reg[11]_19\(13)
    );
\delay_pipeline_reg[11][14]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[10]_18\(14),
      Q => \delay_pipeline_reg[11]_19\(14)
    );
\delay_pipeline_reg[11][15]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[10]_18\(15),
      Q => \delay_pipeline_reg[11]_19\(15)
    );
\delay_pipeline_reg[11][1]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[10]_18\(1),
      Q => \delay_pipeline_reg[11]_19\(1)
    );
\delay_pipeline_reg[11][2]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[10]_18\(2),
      Q => \delay_pipeline_reg[11]_19\(2)
    );
\delay_pipeline_reg[11][3]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[10]_18\(3),
      Q => \delay_pipeline_reg[11]_19\(3)
    );
\delay_pipeline_reg[11][4]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[10]_18\(4),
      Q => \delay_pipeline_reg[11]_19\(4)
    );
\delay_pipeline_reg[11][5]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[10]_18\(5),
      Q => \delay_pipeline_reg[11]_19\(5)
    );
\delay_pipeline_reg[11][6]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[10]_18\(6),
      Q => \delay_pipeline_reg[11]_19\(6)
    );
\delay_pipeline_reg[11][7]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[10]_18\(7),
      Q => \delay_pipeline_reg[11]_19\(7)
    );
\delay_pipeline_reg[11][8]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[10]_18\(8),
      Q => \delay_pipeline_reg[11]_19\(8)
    );
\delay_pipeline_reg[11][9]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[10]_18\(9),
      Q => \delay_pipeline_reg[11]_19\(9)
    );
\delay_pipeline_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[0]_3\(0),
      Q => \delay_pipeline_reg[1]_4\(0)
    );
\delay_pipeline_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[0]_3\(10),
      Q => \delay_pipeline_reg[1]_4\(10)
    );
\delay_pipeline_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[0]_3\(11),
      Q => \delay_pipeline_reg[1]_4\(11)
    );
\delay_pipeline_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[0]_3\(12),
      Q => \delay_pipeline_reg[1]_4\(12)
    );
\delay_pipeline_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[0]_3\(13),
      Q => \delay_pipeline_reg[1]_4\(13)
    );
\delay_pipeline_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[0]_3\(14),
      Q => \delay_pipeline_reg[1]_4\(14)
    );
\delay_pipeline_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[0]_3\(15),
      Q => \delay_pipeline_reg[1]_4\(15)
    );
\delay_pipeline_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[0]_3\(1),
      Q => \delay_pipeline_reg[1]_4\(1)
    );
\delay_pipeline_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[0]_3\(2),
      Q => \delay_pipeline_reg[1]_4\(2)
    );
\delay_pipeline_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[0]_3\(3),
      Q => \delay_pipeline_reg[1]_4\(3)
    );
\delay_pipeline_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[0]_3\(4),
      Q => \delay_pipeline_reg[1]_4\(4)
    );
\delay_pipeline_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[0]_3\(5),
      Q => \delay_pipeline_reg[1]_4\(5)
    );
\delay_pipeline_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[0]_3\(6),
      Q => \delay_pipeline_reg[1]_4\(6)
    );
\delay_pipeline_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[0]_3\(7),
      Q => \delay_pipeline_reg[1]_4\(7)
    );
\delay_pipeline_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[0]_3\(8),
      Q => \delay_pipeline_reg[1]_4\(8)
    );
\delay_pipeline_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[0]_3\(9),
      Q => \delay_pipeline_reg[1]_4\(9)
    );
\delay_pipeline_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[1]_4\(0),
      Q => \delay_pipeline_reg[2]_5\(0)
    );
\delay_pipeline_reg[2][10]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[1]_4\(10),
      Q => \delay_pipeline_reg[2]_5\(10)
    );
\delay_pipeline_reg[2][11]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[1]_4\(11),
      Q => \delay_pipeline_reg[2]_5\(11)
    );
\delay_pipeline_reg[2][12]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[1]_4\(12),
      Q => \delay_pipeline_reg[2]_5\(12)
    );
\delay_pipeline_reg[2][13]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[1]_4\(13),
      Q => \delay_pipeline_reg[2]_5\(13)
    );
\delay_pipeline_reg[2][14]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[1]_4\(14),
      Q => \delay_pipeline_reg[2]_5\(14)
    );
\delay_pipeline_reg[2][15]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[1]_4\(15),
      Q => \delay_pipeline_reg[2]_5\(15)
    );
\delay_pipeline_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[1]_4\(1),
      Q => \delay_pipeline_reg[2]_5\(1)
    );
\delay_pipeline_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[1]_4\(2),
      Q => \delay_pipeline_reg[2]_5\(2)
    );
\delay_pipeline_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[1]_4\(3),
      Q => \delay_pipeline_reg[2]_5\(3)
    );
\delay_pipeline_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[1]_4\(4),
      Q => \delay_pipeline_reg[2]_5\(4)
    );
\delay_pipeline_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[1]_4\(5),
      Q => \delay_pipeline_reg[2]_5\(5)
    );
\delay_pipeline_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[1]_4\(6),
      Q => \delay_pipeline_reg[2]_5\(6)
    );
\delay_pipeline_reg[2][7]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[1]_4\(7),
      Q => \delay_pipeline_reg[2]_5\(7)
    );
\delay_pipeline_reg[2][8]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[1]_4\(8),
      Q => \delay_pipeline_reg[2]_5\(8)
    );
\delay_pipeline_reg[2][9]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[1]_4\(9),
      Q => \delay_pipeline_reg[2]_5\(9)
    );
\delay_pipeline_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[2]_5\(0),
      Q => \delay_pipeline_reg[3]_6\(0)
    );
\delay_pipeline_reg[3][10]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[2]_5\(10),
      Q => \delay_pipeline_reg[3]_6\(10)
    );
\delay_pipeline_reg[3][11]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[2]_5\(11),
      Q => \delay_pipeline_reg[3]_6\(11)
    );
\delay_pipeline_reg[3][12]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[2]_5\(12),
      Q => \delay_pipeline_reg[3]_6\(12)
    );
\delay_pipeline_reg[3][13]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[2]_5\(13),
      Q => \delay_pipeline_reg[3]_6\(13)
    );
\delay_pipeline_reg[3][14]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[2]_5\(14),
      Q => \delay_pipeline_reg[3]_6\(14)
    );
\delay_pipeline_reg[3][15]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[2]_5\(15),
      Q => \delay_pipeline_reg[3]_6\(15)
    );
\delay_pipeline_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[2]_5\(1),
      Q => \delay_pipeline_reg[3]_6\(1)
    );
\delay_pipeline_reg[3][2]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[2]_5\(2),
      Q => \delay_pipeline_reg[3]_6\(2)
    );
\delay_pipeline_reg[3][3]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[2]_5\(3),
      Q => \delay_pipeline_reg[3]_6\(3)
    );
\delay_pipeline_reg[3][4]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[2]_5\(4),
      Q => \delay_pipeline_reg[3]_6\(4)
    );
\delay_pipeline_reg[3][5]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[2]_5\(5),
      Q => \delay_pipeline_reg[3]_6\(5)
    );
\delay_pipeline_reg[3][6]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[2]_5\(6),
      Q => \delay_pipeline_reg[3]_6\(6)
    );
\delay_pipeline_reg[3][7]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[2]_5\(7),
      Q => \delay_pipeline_reg[3]_6\(7)
    );
\delay_pipeline_reg[3][8]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[2]_5\(8),
      Q => \delay_pipeline_reg[3]_6\(8)
    );
\delay_pipeline_reg[3][9]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[2]_5\(9),
      Q => \delay_pipeline_reg[3]_6\(9)
    );
\delay_pipeline_reg[4][0]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[3]_6\(0),
      Q => \delay_pipeline_reg[4]_10\(0)
    );
\delay_pipeline_reg[4][10]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[3]_6\(10),
      Q => \delay_pipeline_reg[4]_10\(10)
    );
\delay_pipeline_reg[4][11]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[3]_6\(11),
      Q => \delay_pipeline_reg[4]_10\(11)
    );
\delay_pipeline_reg[4][12]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[3]_6\(12),
      Q => \delay_pipeline_reg[4]_10\(12)
    );
\delay_pipeline_reg[4][13]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[3]_6\(13),
      Q => \delay_pipeline_reg[4]_10\(13)
    );
\delay_pipeline_reg[4][14]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[3]_6\(14),
      Q => \delay_pipeline_reg[4]_10\(14)
    );
\delay_pipeline_reg[4][15]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[3]_6\(15),
      Q => \delay_pipeline_reg[4]_10\(15)
    );
\delay_pipeline_reg[4][1]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[3]_6\(1),
      Q => \delay_pipeline_reg[4]_10\(1)
    );
\delay_pipeline_reg[4][2]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[3]_6\(2),
      Q => \delay_pipeline_reg[4]_10\(2)
    );
\delay_pipeline_reg[4][3]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[3]_6\(3),
      Q => \delay_pipeline_reg[4]_10\(3)
    );
\delay_pipeline_reg[4][4]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[3]_6\(4),
      Q => \delay_pipeline_reg[4]_10\(4)
    );
\delay_pipeline_reg[4][5]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[3]_6\(5),
      Q => \delay_pipeline_reg[4]_10\(5)
    );
\delay_pipeline_reg[4][6]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[3]_6\(6),
      Q => \delay_pipeline_reg[4]_10\(6)
    );
\delay_pipeline_reg[4][7]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[3]_6\(7),
      Q => \delay_pipeline_reg[4]_10\(7)
    );
\delay_pipeline_reg[4][8]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[3]_6\(8),
      Q => \delay_pipeline_reg[4]_10\(8)
    );
\delay_pipeline_reg[4][9]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[3]_6\(9),
      Q => \delay_pipeline_reg[4]_10\(9)
    );
\delay_pipeline_reg[5][0]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[4]_10\(0),
      Q => \delay_pipeline_reg[5]_11\(0)
    );
\delay_pipeline_reg[5][10]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[4]_10\(10),
      Q => \delay_pipeline_reg[5]_11\(10)
    );
\delay_pipeline_reg[5][11]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[4]_10\(11),
      Q => \delay_pipeline_reg[5]_11\(11)
    );
\delay_pipeline_reg[5][12]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[4]_10\(12),
      Q => \delay_pipeline_reg[5]_11\(12)
    );
\delay_pipeline_reg[5][13]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[4]_10\(13),
      Q => \delay_pipeline_reg[5]_11\(13)
    );
\delay_pipeline_reg[5][14]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[4]_10\(14),
      Q => \delay_pipeline_reg[5]_11\(14)
    );
\delay_pipeline_reg[5][15]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[4]_10\(15),
      Q => \delay_pipeline_reg[5]_11\(15)
    );
\delay_pipeline_reg[5][1]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[4]_10\(1),
      Q => \delay_pipeline_reg[5]_11\(1)
    );
\delay_pipeline_reg[5][2]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[4]_10\(2),
      Q => \delay_pipeline_reg[5]_11\(2)
    );
\delay_pipeline_reg[5][3]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[4]_10\(3),
      Q => \delay_pipeline_reg[5]_11\(3)
    );
\delay_pipeline_reg[5][4]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[4]_10\(4),
      Q => \delay_pipeline_reg[5]_11\(4)
    );
\delay_pipeline_reg[5][5]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[4]_10\(5),
      Q => \delay_pipeline_reg[5]_11\(5)
    );
\delay_pipeline_reg[5][6]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[4]_10\(6),
      Q => \delay_pipeline_reg[5]_11\(6)
    );
\delay_pipeline_reg[5][7]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[4]_10\(7),
      Q => \delay_pipeline_reg[5]_11\(7)
    );
\delay_pipeline_reg[5][8]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[4]_10\(8),
      Q => \delay_pipeline_reg[5]_11\(8)
    );
\delay_pipeline_reg[5][9]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[4]_10\(9),
      Q => \delay_pipeline_reg[5]_11\(9)
    );
\delay_pipeline_reg[6][0]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[5]_11\(0),
      Q => \delay_pipeline_reg[6]_12\(0)
    );
\delay_pipeline_reg[6][10]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[5]_11\(10),
      Q => \delay_pipeline_reg[6]_12\(10)
    );
\delay_pipeline_reg[6][11]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[5]_11\(11),
      Q => \delay_pipeline_reg[6]_12\(11)
    );
\delay_pipeline_reg[6][12]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[5]_11\(12),
      Q => \delay_pipeline_reg[6]_12\(12)
    );
\delay_pipeline_reg[6][13]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[5]_11\(13),
      Q => \delay_pipeline_reg[6]_12\(13)
    );
\delay_pipeline_reg[6][14]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[5]_11\(14),
      Q => \delay_pipeline_reg[6]_12\(14)
    );
\delay_pipeline_reg[6][15]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[5]_11\(15),
      Q => \delay_pipeline_reg[6]_12\(15)
    );
\delay_pipeline_reg[6][1]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[5]_11\(1),
      Q => \delay_pipeline_reg[6]_12\(1)
    );
\delay_pipeline_reg[6][2]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[5]_11\(2),
      Q => \delay_pipeline_reg[6]_12\(2)
    );
\delay_pipeline_reg[6][3]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[5]_11\(3),
      Q => \delay_pipeline_reg[6]_12\(3)
    );
\delay_pipeline_reg[6][4]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[5]_11\(4),
      Q => \delay_pipeline_reg[6]_12\(4)
    );
\delay_pipeline_reg[6][5]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[5]_11\(5),
      Q => \delay_pipeline_reg[6]_12\(5)
    );
\delay_pipeline_reg[6][6]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[5]_11\(6),
      Q => \delay_pipeline_reg[6]_12\(6)
    );
\delay_pipeline_reg[6][7]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[5]_11\(7),
      Q => \delay_pipeline_reg[6]_12\(7)
    );
\delay_pipeline_reg[6][8]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[5]_11\(8),
      Q => \delay_pipeline_reg[6]_12\(8)
    );
\delay_pipeline_reg[6][9]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[5]_11\(9),
      Q => \delay_pipeline_reg[6]_12\(9)
    );
\delay_pipeline_reg[7][0]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[6]_12\(0),
      Q => \delay_pipeline_reg[7]_13\(0)
    );
\delay_pipeline_reg[7][10]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[6]_12\(10),
      Q => \delay_pipeline_reg[7]_13\(10)
    );
\delay_pipeline_reg[7][11]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[6]_12\(11),
      Q => \delay_pipeline_reg[7]_13\(11)
    );
\delay_pipeline_reg[7][12]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[6]_12\(12),
      Q => \delay_pipeline_reg[7]_13\(12)
    );
\delay_pipeline_reg[7][13]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[6]_12\(13),
      Q => \delay_pipeline_reg[7]_13\(13)
    );
\delay_pipeline_reg[7][14]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[6]_12\(14),
      Q => \delay_pipeline_reg[7]_13\(14)
    );
\delay_pipeline_reg[7][15]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[6]_12\(15),
      Q => \delay_pipeline_reg[7]_13\(15)
    );
\delay_pipeline_reg[7][1]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[6]_12\(1),
      Q => \delay_pipeline_reg[7]_13\(1)
    );
\delay_pipeline_reg[7][2]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[6]_12\(2),
      Q => \delay_pipeline_reg[7]_13\(2)
    );
\delay_pipeline_reg[7][3]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[6]_12\(3),
      Q => \delay_pipeline_reg[7]_13\(3)
    );
\delay_pipeline_reg[7][4]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[6]_12\(4),
      Q => \delay_pipeline_reg[7]_13\(4)
    );
\delay_pipeline_reg[7][5]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[6]_12\(5),
      Q => \delay_pipeline_reg[7]_13\(5)
    );
\delay_pipeline_reg[7][6]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[6]_12\(6),
      Q => \delay_pipeline_reg[7]_13\(6)
    );
\delay_pipeline_reg[7][7]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[6]_12\(7),
      Q => \delay_pipeline_reg[7]_13\(7)
    );
\delay_pipeline_reg[7][8]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[6]_12\(8),
      Q => \delay_pipeline_reg[7]_13\(8)
    );
\delay_pipeline_reg[7][9]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[6]_12\(9),
      Q => \delay_pipeline_reg[7]_13\(9)
    );
\delay_pipeline_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[7]_13\(0),
      Q => \delay_pipeline_reg[8]_16\(0)
    );
\delay_pipeline_reg[8][10]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[7]_13\(10),
      Q => \delay_pipeline_reg[8]_16\(10)
    );
\delay_pipeline_reg[8][11]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[7]_13\(11),
      Q => \delay_pipeline_reg[8]_16\(11)
    );
\delay_pipeline_reg[8][12]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[7]_13\(12),
      Q => \delay_pipeline_reg[8]_16\(12)
    );
\delay_pipeline_reg[8][13]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[7]_13\(13),
      Q => \delay_pipeline_reg[8]_16\(13)
    );
\delay_pipeline_reg[8][14]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[7]_13\(14),
      Q => \delay_pipeline_reg[8]_16\(14)
    );
\delay_pipeline_reg[8][15]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[7]_13\(15),
      Q => \delay_pipeline_reg[8]_16\(15)
    );
\delay_pipeline_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[7]_13\(1),
      Q => \delay_pipeline_reg[8]_16\(1)
    );
\delay_pipeline_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[7]_13\(2),
      Q => \delay_pipeline_reg[8]_16\(2)
    );
\delay_pipeline_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[7]_13\(3),
      Q => \delay_pipeline_reg[8]_16\(3)
    );
\delay_pipeline_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[7]_13\(4),
      Q => \delay_pipeline_reg[8]_16\(4)
    );
\delay_pipeline_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[7]_13\(5),
      Q => \delay_pipeline_reg[8]_16\(5)
    );
\delay_pipeline_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[7]_13\(6),
      Q => \delay_pipeline_reg[8]_16\(6)
    );
\delay_pipeline_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[7]_13\(7),
      Q => \delay_pipeline_reg[8]_16\(7)
    );
\delay_pipeline_reg[8][8]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[7]_13\(8),
      Q => \delay_pipeline_reg[8]_16\(8)
    );
\delay_pipeline_reg[8][9]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[7]_13\(9),
      Q => \delay_pipeline_reg[8]_16\(9)
    );
\delay_pipeline_reg[9][0]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[8]_16\(0),
      Q => \delay_pipeline_reg[9]_17\(0)
    );
\delay_pipeline_reg[9][10]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[8]_16\(10),
      Q => \delay_pipeline_reg[9]_17\(10)
    );
\delay_pipeline_reg[9][11]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[8]_16\(11),
      Q => \delay_pipeline_reg[9]_17\(11)
    );
\delay_pipeline_reg[9][12]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[8]_16\(12),
      Q => \delay_pipeline_reg[9]_17\(12)
    );
\delay_pipeline_reg[9][13]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[8]_16\(13),
      Q => \delay_pipeline_reg[9]_17\(13)
    );
\delay_pipeline_reg[9][14]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[8]_16\(14),
      Q => \delay_pipeline_reg[9]_17\(14)
    );
\delay_pipeline_reg[9][15]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[8]_16\(15),
      Q => \delay_pipeline_reg[9]_17\(15)
    );
\delay_pipeline_reg[9][1]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[8]_16\(1),
      Q => \delay_pipeline_reg[9]_17\(1)
    );
\delay_pipeline_reg[9][2]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[8]_16\(2),
      Q => \delay_pipeline_reg[9]_17\(2)
    );
\delay_pipeline_reg[9][3]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[8]_16\(3),
      Q => \delay_pipeline_reg[9]_17\(3)
    );
\delay_pipeline_reg[9][4]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[8]_16\(4),
      Q => \delay_pipeline_reg[9]_17\(4)
    );
\delay_pipeline_reg[9][5]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[8]_16\(5),
      Q => \delay_pipeline_reg[9]_17\(5)
    );
\delay_pipeline_reg[9][6]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[8]_16\(6),
      Q => \delay_pipeline_reg[9]_17\(6)
    );
\delay_pipeline_reg[9][7]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[8]_16\(7),
      Q => \delay_pipeline_reg[9]_17\(7)
    );
\delay_pipeline_reg[9][8]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[8]_16\(8),
      Q => \delay_pipeline_reg[9]_17\(8)
    );
\delay_pipeline_reg[9][9]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[8]_16\(9),
      Q => \delay_pipeline_reg[9]_17\(9)
    );
\output_register[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(11),
      I1 => \sumdelay_pipeline3_reg[1]_9\(11),
      O => \output_register[11]_i_2_n_0\
    );
\output_register[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(10),
      I1 => \sumdelay_pipeline3_reg[1]_9\(10),
      O => \output_register[11]_i_3_n_0\
    );
\output_register[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(9),
      I1 => \sumdelay_pipeline3_reg[1]_9\(9),
      O => \output_register[11]_i_4_n_0\
    );
\output_register[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(8),
      I1 => \sumdelay_pipeline3_reg[1]_9\(8),
      O => \output_register[11]_i_5_n_0\
    );
\output_register[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(15),
      I1 => \sumdelay_pipeline3_reg[1]_9\(15),
      O => \output_register[15]_i_2_n_0\
    );
\output_register[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(14),
      I1 => \sumdelay_pipeline3_reg[1]_9\(14),
      O => \output_register[15]_i_3_n_0\
    );
\output_register[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(13),
      I1 => \sumdelay_pipeline3_reg[1]_9\(13),
      O => \output_register[15]_i_4_n_0\
    );
\output_register[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(12),
      I1 => \sumdelay_pipeline3_reg[1]_9\(12),
      O => \output_register[15]_i_5_n_0\
    );
\output_register[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(19),
      I1 => \sumdelay_pipeline3_reg[1]_9\(19),
      O => \output_register[19]_i_2_n_0\
    );
\output_register[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(18),
      I1 => \sumdelay_pipeline3_reg[1]_9\(18),
      O => \output_register[19]_i_3_n_0\
    );
\output_register[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(17),
      I1 => \sumdelay_pipeline3_reg[1]_9\(17),
      O => \output_register[19]_i_4_n_0\
    );
\output_register[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(16),
      I1 => \sumdelay_pipeline3_reg[1]_9\(16),
      O => \output_register[19]_i_5_n_0\
    );
\output_register[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(23),
      I1 => \sumdelay_pipeline3_reg[1]_9\(23),
      O => \output_register[23]_i_2_n_0\
    );
\output_register[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(22),
      I1 => \sumdelay_pipeline3_reg[1]_9\(22),
      O => \output_register[23]_i_3_n_0\
    );
\output_register[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(21),
      I1 => \sumdelay_pipeline3_reg[1]_9\(21),
      O => \output_register[23]_i_4_n_0\
    );
\output_register[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(20),
      I1 => \sumdelay_pipeline3_reg[1]_9\(20),
      O => \output_register[23]_i_5_n_0\
    );
\output_register[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(27),
      I1 => \sumdelay_pipeline3_reg[1]_9\(27),
      O => \output_register[27]_i_2_n_0\
    );
\output_register[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(26),
      I1 => \sumdelay_pipeline3_reg[1]_9\(26),
      O => \output_register[27]_i_3_n_0\
    );
\output_register[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(25),
      I1 => \sumdelay_pipeline3_reg[1]_9\(25),
      O => \output_register[27]_i_4_n_0\
    );
\output_register[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(24),
      I1 => \sumdelay_pipeline3_reg[1]_9\(24),
      O => \output_register[27]_i_5_n_0\
    );
\output_register[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(30),
      I1 => \sumdelay_pipeline3_reg[1]_9\(30),
      O => \output_register[30]_i_2_n_0\
    );
\output_register[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(29),
      I1 => \sumdelay_pipeline3_reg[1]_9\(29),
      O => \output_register[30]_i_3_n_0\
    );
\output_register[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(28),
      I1 => \sumdelay_pipeline3_reg[1]_9\(28),
      O => \output_register[30]_i_4_n_0\
    );
\output_register[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(3),
      I1 => \sumdelay_pipeline3_reg[1]_9\(3),
      O => \output_register[3]_i_2_n_0\
    );
\output_register[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(2),
      I1 => \sumdelay_pipeline3_reg[1]_9\(2),
      O => \output_register[3]_i_3_n_0\
    );
\output_register[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(1),
      I1 => \sumdelay_pipeline3_reg[1]_9\(1),
      O => \output_register[3]_i_4_n_0\
    );
\output_register[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(0),
      I1 => \sumdelay_pipeline3_reg[1]_9\(0),
      O => \output_register[3]_i_5_n_0\
    );
\output_register[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(7),
      I1 => \sumdelay_pipeline3_reg[1]_9\(7),
      O => \output_register[7]_i_2_n_0\
    );
\output_register[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(6),
      I1 => \sumdelay_pipeline3_reg[1]_9\(6),
      O => \output_register[7]_i_3_n_0\
    );
\output_register[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(5),
      I1 => \sumdelay_pipeline3_reg[1]_9\(5),
      O => \output_register[7]_i_4_n_0\
    );
\output_register[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(4),
      I1 => \sumdelay_pipeline3_reg[1]_9\(4),
      O => \output_register[7]_i_5_n_0\
    );
\output_register_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(0),
      Q => \output_register_reg[30]_0\(0)
    );
\output_register_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(10),
      Q => \output_register_reg[30]_0\(10)
    );
\output_register_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(11),
      Q => \output_register_reg[30]_0\(11)
    );
\output_register_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_register_reg[7]_i_1_n_0\,
      CO(3) => \output_register_reg[11]_i_1_n_0\,
      CO(2) => \output_register_reg[11]_i_1_n_1\,
      CO(1) => \output_register_reg[11]_i_1_n_2\,
      CO(0) => \output_register_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline3_reg[0]_23\(11 downto 8),
      O(3 downto 0) => sum4(11 downto 8),
      S(3) => \output_register[11]_i_2_n_0\,
      S(2) => \output_register[11]_i_3_n_0\,
      S(1) => \output_register[11]_i_4_n_0\,
      S(0) => \output_register[11]_i_5_n_0\
    );
\output_register_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(12),
      Q => \output_register_reg[30]_0\(12)
    );
\output_register_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(13),
      Q => \output_register_reg[30]_0\(13)
    );
\output_register_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(14),
      Q => \output_register_reg[30]_0\(14)
    );
\output_register_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(15),
      Q => \output_register_reg[30]_0\(15)
    );
\output_register_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_register_reg[11]_i_1_n_0\,
      CO(3) => \output_register_reg[15]_i_1_n_0\,
      CO(2) => \output_register_reg[15]_i_1_n_1\,
      CO(1) => \output_register_reg[15]_i_1_n_2\,
      CO(0) => \output_register_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline3_reg[0]_23\(15 downto 12),
      O(3 downto 0) => sum4(15 downto 12),
      S(3) => \output_register[15]_i_2_n_0\,
      S(2) => \output_register[15]_i_3_n_0\,
      S(1) => \output_register[15]_i_4_n_0\,
      S(0) => \output_register[15]_i_5_n_0\
    );
\output_register_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(16),
      Q => \output_register_reg[30]_0\(16)
    );
\output_register_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(17),
      Q => \output_register_reg[30]_0\(17)
    );
\output_register_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(18),
      Q => \output_register_reg[30]_0\(18)
    );
\output_register_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(19),
      Q => \output_register_reg[30]_0\(19)
    );
\output_register_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_register_reg[15]_i_1_n_0\,
      CO(3) => \output_register_reg[19]_i_1_n_0\,
      CO(2) => \output_register_reg[19]_i_1_n_1\,
      CO(1) => \output_register_reg[19]_i_1_n_2\,
      CO(0) => \output_register_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline3_reg[0]_23\(19 downto 16),
      O(3 downto 0) => sum4(19 downto 16),
      S(3) => \output_register[19]_i_2_n_0\,
      S(2) => \output_register[19]_i_3_n_0\,
      S(1) => \output_register[19]_i_4_n_0\,
      S(0) => \output_register[19]_i_5_n_0\
    );
\output_register_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(1),
      Q => \output_register_reg[30]_0\(1)
    );
\output_register_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(20),
      Q => \output_register_reg[30]_0\(20)
    );
\output_register_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(21),
      Q => \output_register_reg[30]_0\(21)
    );
\output_register_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(22),
      Q => \output_register_reg[30]_0\(22)
    );
\output_register_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(23),
      Q => \output_register_reg[30]_0\(23)
    );
\output_register_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_register_reg[19]_i_1_n_0\,
      CO(3) => \output_register_reg[23]_i_1_n_0\,
      CO(2) => \output_register_reg[23]_i_1_n_1\,
      CO(1) => \output_register_reg[23]_i_1_n_2\,
      CO(0) => \output_register_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline3_reg[0]_23\(23 downto 20),
      O(3 downto 0) => sum4(23 downto 20),
      S(3) => \output_register[23]_i_2_n_0\,
      S(2) => \output_register[23]_i_3_n_0\,
      S(1) => \output_register[23]_i_4_n_0\,
      S(0) => \output_register[23]_i_5_n_0\
    );
\output_register_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(24),
      Q => \output_register_reg[30]_0\(24)
    );
\output_register_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(25),
      Q => \output_register_reg[30]_0\(25)
    );
\output_register_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(26),
      Q => \output_register_reg[30]_0\(26)
    );
\output_register_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(27),
      Q => \output_register_reg[30]_0\(27)
    );
\output_register_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_register_reg[23]_i_1_n_0\,
      CO(3) => \output_register_reg[27]_i_1_n_0\,
      CO(2) => \output_register_reg[27]_i_1_n_1\,
      CO(1) => \output_register_reg[27]_i_1_n_2\,
      CO(0) => \output_register_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline3_reg[0]_23\(27 downto 24),
      O(3 downto 0) => sum4(27 downto 24),
      S(3) => \output_register[27]_i_2_n_0\,
      S(2) => \output_register[27]_i_3_n_0\,
      S(1) => \output_register[27]_i_4_n_0\,
      S(0) => \output_register[27]_i_5_n_0\
    );
\output_register_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(28),
      Q => \output_register_reg[30]_0\(28)
    );
\output_register_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(29),
      Q => \output_register_reg[30]_0\(29)
    );
\output_register_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(2),
      Q => \output_register_reg[30]_0\(2)
    );
\output_register_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(30),
      Q => \output_register_reg[30]_0\(30)
    );
\output_register_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_register_reg[27]_i_1_n_0\,
      CO(3 downto 2) => \NLW_output_register_reg[30]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \output_register_reg[30]_i_1_n_2\,
      CO(0) => \output_register_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \sumdelay_pipeline3_reg[0]_23\(29 downto 28),
      O(3) => \NLW_output_register_reg[30]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => sum4(30 downto 28),
      S(3) => '0',
      S(2) => \output_register[30]_i_2_n_0\,
      S(1) => \output_register[30]_i_3_n_0\,
      S(0) => \output_register[30]_i_4_n_0\
    );
\output_register_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(3),
      Q => \output_register_reg[30]_0\(3)
    );
\output_register_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \output_register_reg[3]_i_1_n_0\,
      CO(2) => \output_register_reg[3]_i_1_n_1\,
      CO(1) => \output_register_reg[3]_i_1_n_2\,
      CO(0) => \output_register_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline3_reg[0]_23\(3 downto 0),
      O(3 downto 0) => sum4(3 downto 0),
      S(3) => \output_register[3]_i_2_n_0\,
      S(2) => \output_register[3]_i_3_n_0\,
      S(1) => \output_register[3]_i_4_n_0\,
      S(0) => \output_register[3]_i_5_n_0\
    );
\output_register_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(4),
      Q => \output_register_reg[30]_0\(4)
    );
\output_register_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(5),
      Q => \output_register_reg[30]_0\(5)
    );
\output_register_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(6),
      Q => \output_register_reg[30]_0\(6)
    );
\output_register_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(7),
      Q => \output_register_reg[30]_0\(7)
    );
\output_register_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_register_reg[3]_i_1_n_0\,
      CO(3) => \output_register_reg[7]_i_1_n_0\,
      CO(2) => \output_register_reg[7]_i_1_n_1\,
      CO(1) => \output_register_reg[7]_i_1_n_2\,
      CO(0) => \output_register_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline3_reg[0]_23\(7 downto 4),
      O(3 downto 0) => sum4(7 downto 4),
      S(3) => \output_register[7]_i_2_n_0\,
      S(2) => \output_register[7]_i_3_n_0\,
      S(1) => \output_register[7]_i_4_n_0\,
      S(0) => \output_register[7]_i_5_n_0\
    );
\output_register_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(8),
      Q => \output_register_reg[30]_0\(8)
    );
\output_register_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(9),
      Q => \output_register_reg[30]_0\(9)
    );
product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \delay_pipeline_reg[11]_19\(15),
      A(28) => \delay_pipeline_reg[11]_19\(15),
      A(27) => \delay_pipeline_reg[11]_19\(15),
      A(26) => \delay_pipeline_reg[11]_19\(15),
      A(25) => \delay_pipeline_reg[11]_19\(15),
      A(24) => \delay_pipeline_reg[11]_19\(15),
      A(23) => \delay_pipeline_reg[11]_19\(15),
      A(22) => \delay_pipeline_reg[11]_19\(15),
      A(21) => \delay_pipeline_reg[11]_19\(15),
      A(20) => \delay_pipeline_reg[11]_19\(15),
      A(19) => \delay_pipeline_reg[11]_19\(15),
      A(18) => \delay_pipeline_reg[11]_19\(15),
      A(17) => \delay_pipeline_reg[11]_19\(15),
      A(16) => \delay_pipeline_reg[11]_19\(15),
      A(15 downto 0) => \delay_pipeline_reg[11]_19\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"1111111111",
      B(7) => \^b\(0),
      B(6) => '0',
      B(5) => \^b\(0),
      B(4) => add_temp_3_i_1_n_0,
      B(3) => '1',
      B(2) => add_temp_3_i_1_n_0,
      B(1) => '0',
      B(0) => \^b\(0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_product_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_product_P_UNCONNECTED(47 downto 25),
      P(24) => product_n_81,
      P(23) => product_n_82,
      P(22) => product_n_83,
      P(21) => product_n_84,
      P(20) => product_n_85,
      P(19) => product_n_86,
      P(18) => product_n_87,
      P(17) => product_n_88,
      P(16) => product_n_89,
      P(15) => product_n_90,
      P(14) => product_n_91,
      P(13) => product_n_92,
      P(12) => product_n_93,
      P(11) => product_n_94,
      P(10) => product_n_95,
      P(9) => product_n_96,
      P(8) => product_n_97,
      P(7) => product_n_98,
      P(6) => product_n_99,
      P(5) => product_n_100,
      P(4) => product_n_101,
      P(3) => product_n_102,
      P(2) => product_n_103,
      P(1) => product_n_104,
      P(0) => product_n_105,
      PATTERNBDETECT => NLW_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => product_n_106,
      PCOUT(46) => product_n_107,
      PCOUT(45) => product_n_108,
      PCOUT(44) => product_n_109,
      PCOUT(43) => product_n_110,
      PCOUT(42) => product_n_111,
      PCOUT(41) => product_n_112,
      PCOUT(40) => product_n_113,
      PCOUT(39) => product_n_114,
      PCOUT(38) => product_n_115,
      PCOUT(37) => product_n_116,
      PCOUT(36) => product_n_117,
      PCOUT(35) => product_n_118,
      PCOUT(34) => product_n_119,
      PCOUT(33) => product_n_120,
      PCOUT(32) => product_n_121,
      PCOUT(31) => product_n_122,
      PCOUT(30) => product_n_123,
      PCOUT(29) => product_n_124,
      PCOUT(28) => product_n_125,
      PCOUT(27) => product_n_126,
      PCOUT(26) => product_n_127,
      PCOUT(25) => product_n_128,
      PCOUT(24) => product_n_129,
      PCOUT(23) => product_n_130,
      PCOUT(22) => product_n_131,
      PCOUT(21) => product_n_132,
      PCOUT(20) => product_n_133,
      PCOUT(19) => product_n_134,
      PCOUT(18) => product_n_135,
      PCOUT(17) => product_n_136,
      PCOUT(16) => product_n_137,
      PCOUT(15) => product_n_138,
      PCOUT(14) => product_n_139,
      PCOUT(13) => product_n_140,
      PCOUT(12) => product_n_141,
      PCOUT(11) => product_n_142,
      PCOUT(10) => product_n_143,
      PCOUT(9) => product_n_144,
      PCOUT(8) => product_n_145,
      PCOUT(7) => product_n_146,
      PCOUT(6) => product_n_147,
      PCOUT(5) => product_n_148,
      PCOUT(4) => product_n_149,
      PCOUT(3) => product_n_150,
      PCOUT(2) => product_n_151,
      PCOUT(1) => product_n_152,
      PCOUT(0) => product_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_product_UNDERFLOW_UNCONNECTED
    );
product_10: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \delay_pipeline_reg[1]_4\(15),
      A(28) => \delay_pipeline_reg[1]_4\(15),
      A(27) => \delay_pipeline_reg[1]_4\(15),
      A(26) => \delay_pipeline_reg[1]_4\(15),
      A(25) => \delay_pipeline_reg[1]_4\(15),
      A(24) => \delay_pipeline_reg[1]_4\(15),
      A(23) => \delay_pipeline_reg[1]_4\(15),
      A(22) => \delay_pipeline_reg[1]_4\(15),
      A(21) => \delay_pipeline_reg[1]_4\(15),
      A(20) => \delay_pipeline_reg[1]_4\(15),
      A(19) => \delay_pipeline_reg[1]_4\(15),
      A(18) => \delay_pipeline_reg[1]_4\(15),
      A(17) => \delay_pipeline_reg[1]_4\(15),
      A(16) => \delay_pipeline_reg[1]_4\(15),
      A(15 downto 0) => \delay_pipeline_reg[1]_4\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_product_10_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => product_10_i_1_n_0,
      B(16) => product_10_i_1_n_0,
      B(15) => product_10_i_1_n_0,
      B(14) => product_10_i_1_n_0,
      B(13) => product_10_i_1_n_0,
      B(12) => product_10_i_2_n_0,
      B(11) => product_10_i_2_n_0,
      B(10) => product_10_i_2_n_0,
      B(9) => product_10_i_2_n_0,
      B(8) => '1',
      B(7) => \^b\(0),
      B(6 downto 4) => B"111",
      B(3) => product_10_i_1_n_0,
      B(2 downto 0) => B"010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_product_10_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_product_10_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_product_10_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_product_10_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_product_10_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_product_10_P_UNCONNECTED(47 downto 26),
      P(25) => product_10_n_80,
      P(24) => product_10_n_81,
      P(23) => product_10_n_82,
      P(22) => product_10_n_83,
      P(21) => product_10_n_84,
      P(20) => product_10_n_85,
      P(19) => product_10_n_86,
      P(18) => product_10_n_87,
      P(17) => product_10_n_88,
      P(16) => product_10_n_89,
      P(15) => product_10_n_90,
      P(14) => product_10_n_91,
      P(13) => product_10_n_92,
      P(12) => product_10_n_93,
      P(11) => product_10_n_94,
      P(10) => product_10_n_95,
      P(9) => product_10_n_96,
      P(8) => product_10_n_97,
      P(7) => product_10_n_98,
      P(6) => product_10_n_99,
      P(5) => product_10_n_100,
      P(4) => product_10_n_101,
      P(3) => product_10_n_102,
      P(2) => product_10_n_103,
      P(1) => product_10_n_104,
      P(0) => product_10_n_105,
      PATTERNBDETECT => NLW_product_10_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_product_10_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => product_10_n_106,
      PCOUT(46) => product_10_n_107,
      PCOUT(45) => product_10_n_108,
      PCOUT(44) => product_10_n_109,
      PCOUT(43) => product_10_n_110,
      PCOUT(42) => product_10_n_111,
      PCOUT(41) => product_10_n_112,
      PCOUT(40) => product_10_n_113,
      PCOUT(39) => product_10_n_114,
      PCOUT(38) => product_10_n_115,
      PCOUT(37) => product_10_n_116,
      PCOUT(36) => product_10_n_117,
      PCOUT(35) => product_10_n_118,
      PCOUT(34) => product_10_n_119,
      PCOUT(33) => product_10_n_120,
      PCOUT(32) => product_10_n_121,
      PCOUT(31) => product_10_n_122,
      PCOUT(30) => product_10_n_123,
      PCOUT(29) => product_10_n_124,
      PCOUT(28) => product_10_n_125,
      PCOUT(27) => product_10_n_126,
      PCOUT(26) => product_10_n_127,
      PCOUT(25) => product_10_n_128,
      PCOUT(24) => product_10_n_129,
      PCOUT(23) => product_10_n_130,
      PCOUT(22) => product_10_n_131,
      PCOUT(21) => product_10_n_132,
      PCOUT(20) => product_10_n_133,
      PCOUT(19) => product_10_n_134,
      PCOUT(18) => product_10_n_135,
      PCOUT(17) => product_10_n_136,
      PCOUT(16) => product_10_n_137,
      PCOUT(15) => product_10_n_138,
      PCOUT(14) => product_10_n_139,
      PCOUT(13) => product_10_n_140,
      PCOUT(12) => product_10_n_141,
      PCOUT(11) => product_10_n_142,
      PCOUT(10) => product_10_n_143,
      PCOUT(9) => product_10_n_144,
      PCOUT(8) => product_10_n_145,
      PCOUT(7) => product_10_n_146,
      PCOUT(6) => product_10_n_147,
      PCOUT(5) => product_10_n_148,
      PCOUT(4) => product_10_n_149,
      PCOUT(3) => product_10_n_150,
      PCOUT(2) => product_10_n_151,
      PCOUT(1) => product_10_n_152,
      PCOUT(0) => product_10_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_product_10_UNDERFLOW_UNCONNECTED
    );
product_10_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^b\(0),
      O => product_10_i_1_n_0
    );
product_10_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^b\(0),
      O => product_10_i_2_n_0
    );
product_2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \delay_pipeline_reg[9]_17\(15),
      A(28) => \delay_pipeline_reg[9]_17\(15),
      A(27) => \delay_pipeline_reg[9]_17\(15),
      A(26) => \delay_pipeline_reg[9]_17\(15),
      A(25) => \delay_pipeline_reg[9]_17\(15),
      A(24) => \delay_pipeline_reg[9]_17\(15),
      A(23) => \delay_pipeline_reg[9]_17\(15),
      A(22) => \delay_pipeline_reg[9]_17\(15),
      A(21) => \delay_pipeline_reg[9]_17\(15),
      A(20) => \delay_pipeline_reg[9]_17\(15),
      A(19) => \delay_pipeline_reg[9]_17\(15),
      A(18) => \delay_pipeline_reg[9]_17\(15),
      A(17) => \delay_pipeline_reg[9]_17\(15),
      A(16) => \delay_pipeline_reg[9]_17\(15),
      A(15 downto 0) => \delay_pipeline_reg[9]_17\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_product_2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 11) => B"0000000",
      B(10) => \^b\(0),
      B(9) => product_6_i_1_n_0,
      B(8) => product_6_i_1_n_0,
      B(7) => '1',
      B(6) => \^b\(0),
      B(5) => '1',
      B(4) => \^b\(0),
      B(3) => '1',
      B(2) => \^b\(0),
      B(1) => \^b\(0),
      B(0) => \^b\(0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_product_2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_product_2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_product_2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_product_2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_product_2_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_product_2_P_UNCONNECTED(47 downto 28),
      P(27) => product_2_n_78,
      P(26) => product_2_n_79,
      P(25) => product_2_n_80,
      P(24) => product_2_n_81,
      P(23) => product_2_n_82,
      P(22) => product_2_n_83,
      P(21) => product_2_n_84,
      P(20) => product_2_n_85,
      P(19) => product_2_n_86,
      P(18) => product_2_n_87,
      P(17) => product_2_n_88,
      P(16) => product_2_n_89,
      P(15) => product_2_n_90,
      P(14) => product_2_n_91,
      P(13) => product_2_n_92,
      P(12) => product_2_n_93,
      P(11) => product_2_n_94,
      P(10) => product_2_n_95,
      P(9) => product_2_n_96,
      P(8) => product_2_n_97,
      P(7) => product_2_n_98,
      P(6) => product_2_n_99,
      P(5) => product_2_n_100,
      P(4) => product_2_n_101,
      P(3) => product_2_n_102,
      P(2) => product_2_n_103,
      P(1) => product_2_n_104,
      P(0) => product_2_n_105,
      PATTERNBDETECT => NLW_product_2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_product_2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => product_2_n_106,
      PCOUT(46) => product_2_n_107,
      PCOUT(45) => product_2_n_108,
      PCOUT(44) => product_2_n_109,
      PCOUT(43) => product_2_n_110,
      PCOUT(42) => product_2_n_111,
      PCOUT(41) => product_2_n_112,
      PCOUT(40) => product_2_n_113,
      PCOUT(39) => product_2_n_114,
      PCOUT(38) => product_2_n_115,
      PCOUT(37) => product_2_n_116,
      PCOUT(36) => product_2_n_117,
      PCOUT(35) => product_2_n_118,
      PCOUT(34) => product_2_n_119,
      PCOUT(33) => product_2_n_120,
      PCOUT(32) => product_2_n_121,
      PCOUT(31) => product_2_n_122,
      PCOUT(30) => product_2_n_123,
      PCOUT(29) => product_2_n_124,
      PCOUT(28) => product_2_n_125,
      PCOUT(27) => product_2_n_126,
      PCOUT(26) => product_2_n_127,
      PCOUT(25) => product_2_n_128,
      PCOUT(24) => product_2_n_129,
      PCOUT(23) => product_2_n_130,
      PCOUT(22) => product_2_n_131,
      PCOUT(21) => product_2_n_132,
      PCOUT(20) => product_2_n_133,
      PCOUT(19) => product_2_n_134,
      PCOUT(18) => product_2_n_135,
      PCOUT(17) => product_2_n_136,
      PCOUT(16) => product_2_n_137,
      PCOUT(15) => product_2_n_138,
      PCOUT(14) => product_2_n_139,
      PCOUT(13) => product_2_n_140,
      PCOUT(12) => product_2_n_141,
      PCOUT(11) => product_2_n_142,
      PCOUT(10) => product_2_n_143,
      PCOUT(9) => product_2_n_144,
      PCOUT(8) => product_2_n_145,
      PCOUT(7) => product_2_n_146,
      PCOUT(6) => product_2_n_147,
      PCOUT(5) => product_2_n_148,
      PCOUT(4) => product_2_n_149,
      PCOUT(3) => product_2_n_150,
      PCOUT(2) => product_2_n_151,
      PCOUT(1) => product_2_n_152,
      PCOUT(0) => product_2_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_product_2_UNDERFLOW_UNCONNECTED
    );
product_4: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \delay_pipeline_reg[7]_13\(15),
      A(28) => \delay_pipeline_reg[7]_13\(15),
      A(27) => \delay_pipeline_reg[7]_13\(15),
      A(26) => \delay_pipeline_reg[7]_13\(15),
      A(25) => \delay_pipeline_reg[7]_13\(15),
      A(24) => \delay_pipeline_reg[7]_13\(15),
      A(23) => \delay_pipeline_reg[7]_13\(15),
      A(22) => \delay_pipeline_reg[7]_13\(15),
      A(21) => \delay_pipeline_reg[7]_13\(15),
      A(20) => \delay_pipeline_reg[7]_13\(15),
      A(19) => \delay_pipeline_reg[7]_13\(15),
      A(18) => \delay_pipeline_reg[7]_13\(15),
      A(17) => \delay_pipeline_reg[7]_13\(15),
      A(16) => \delay_pipeline_reg[7]_13\(15),
      A(15 downto 0) => \delay_pipeline_reg[7]_13\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_product_4_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^b\(0),
      B(16) => \^b\(0),
      B(15) => \^b\(0),
      B(14) => \^b\(0),
      B(13) => \^b\(0),
      B(12) => \^b\(0),
      B(11) => product_6_i_1_n_0,
      B(10) => product_6_i_1_n_0,
      B(9) => \^b\(0),
      B(8) => '0',
      B(7) => product_6_i_1_n_0,
      B(6) => \^b\(0),
      B(5) => \^b\(0),
      B(4) => product_6_i_1_n_0,
      B(3 downto 2) => B"10",
      B(1) => product_6_i_1_n_0,
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_product_4_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_product_4_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_product_4_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_product_4_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_product_4_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_product_4_P_UNCONNECTED(47 downto 29),
      P(28) => product_4_n_77,
      P(27) => product_4_n_78,
      P(26) => product_4_n_79,
      P(25) => product_4_n_80,
      P(24) => product_4_n_81,
      P(23) => product_4_n_82,
      P(22) => product_4_n_83,
      P(21) => product_4_n_84,
      P(20) => product_4_n_85,
      P(19) => product_4_n_86,
      P(18) => product_4_n_87,
      P(17) => product_4_n_88,
      P(16) => product_4_n_89,
      P(15) => product_4_n_90,
      P(14) => product_4_n_91,
      P(13) => product_4_n_92,
      P(12) => product_4_n_93,
      P(11) => product_4_n_94,
      P(10) => product_4_n_95,
      P(9) => product_4_n_96,
      P(8) => product_4_n_97,
      P(7) => product_4_n_98,
      P(6) => product_4_n_99,
      P(5) => product_4_n_100,
      P(4) => product_4_n_101,
      P(3) => product_4_n_102,
      P(2) => product_4_n_103,
      P(1) => product_4_n_104,
      P(0) => product_4_n_105,
      PATTERNBDETECT => NLW_product_4_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_product_4_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => product_4_n_106,
      PCOUT(46) => product_4_n_107,
      PCOUT(45) => product_4_n_108,
      PCOUT(44) => product_4_n_109,
      PCOUT(43) => product_4_n_110,
      PCOUT(42) => product_4_n_111,
      PCOUT(41) => product_4_n_112,
      PCOUT(40) => product_4_n_113,
      PCOUT(39) => product_4_n_114,
      PCOUT(38) => product_4_n_115,
      PCOUT(37) => product_4_n_116,
      PCOUT(36) => product_4_n_117,
      PCOUT(35) => product_4_n_118,
      PCOUT(34) => product_4_n_119,
      PCOUT(33) => product_4_n_120,
      PCOUT(32) => product_4_n_121,
      PCOUT(31) => product_4_n_122,
      PCOUT(30) => product_4_n_123,
      PCOUT(29) => product_4_n_124,
      PCOUT(28) => product_4_n_125,
      PCOUT(27) => product_4_n_126,
      PCOUT(26) => product_4_n_127,
      PCOUT(25) => product_4_n_128,
      PCOUT(24) => product_4_n_129,
      PCOUT(23) => product_4_n_130,
      PCOUT(22) => product_4_n_131,
      PCOUT(21) => product_4_n_132,
      PCOUT(20) => product_4_n_133,
      PCOUT(19) => product_4_n_134,
      PCOUT(18) => product_4_n_135,
      PCOUT(17) => product_4_n_136,
      PCOUT(16) => product_4_n_137,
      PCOUT(15) => product_4_n_138,
      PCOUT(14) => product_4_n_139,
      PCOUT(13) => product_4_n_140,
      PCOUT(12) => product_4_n_141,
      PCOUT(11) => product_4_n_142,
      PCOUT(10) => product_4_n_143,
      PCOUT(9) => product_4_n_144,
      PCOUT(8) => product_4_n_145,
      PCOUT(7) => product_4_n_146,
      PCOUT(6) => product_4_n_147,
      PCOUT(5) => product_4_n_148,
      PCOUT(4) => product_4_n_149,
      PCOUT(3) => product_4_n_150,
      PCOUT(2) => product_4_n_151,
      PCOUT(1) => product_4_n_152,
      PCOUT(0) => product_4_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_product_4_UNDERFLOW_UNCONNECTED
    );
product_6: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \delay_pipeline_reg[5]_11\(15),
      A(28) => \delay_pipeline_reg[5]_11\(15),
      A(27) => \delay_pipeline_reg[5]_11\(15),
      A(26) => \delay_pipeline_reg[5]_11\(15),
      A(25) => \delay_pipeline_reg[5]_11\(15),
      A(24) => \delay_pipeline_reg[5]_11\(15),
      A(23) => \delay_pipeline_reg[5]_11\(15),
      A(22) => \delay_pipeline_reg[5]_11\(15),
      A(21) => \delay_pipeline_reg[5]_11\(15),
      A(20) => \delay_pipeline_reg[5]_11\(15),
      A(19) => \delay_pipeline_reg[5]_11\(15),
      A(18) => \delay_pipeline_reg[5]_11\(15),
      A(17) => \delay_pipeline_reg[5]_11\(15),
      A(16) => \delay_pipeline_reg[5]_11\(15),
      A(15 downto 0) => \delay_pipeline_reg[5]_11\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_product_6_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14) => \^b\(0),
      B(13) => product_6_i_1_n_0,
      B(12 downto 9) => B"1011",
      B(8) => \^b\(0),
      B(7) => product_6_i_1_n_0,
      B(6 downto 4) => B"011",
      B(3) => \^b\(0),
      B(2) => \^b\(0),
      B(1 downto 0) => B"11",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_product_6_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_product_6_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_product_6_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_product_6_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_product_6_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_product_6_P_UNCONNECTED(47 downto 32),
      P(31) => product_6_n_74,
      P(30) => product_6_n_75,
      P(29) => product_6_n_76,
      P(28) => product_6_n_77,
      P(27) => product_6_n_78,
      P(26) => product_6_n_79,
      P(25) => product_6_n_80,
      P(24) => product_6_n_81,
      P(23) => product_6_n_82,
      P(22) => product_6_n_83,
      P(21) => product_6_n_84,
      P(20) => product_6_n_85,
      P(19) => product_6_n_86,
      P(18) => product_6_n_87,
      P(17) => product_6_n_88,
      P(16) => product_6_n_89,
      P(15) => product_6_n_90,
      P(14) => product_6_n_91,
      P(13) => product_6_n_92,
      P(12) => product_6_n_93,
      P(11) => product_6_n_94,
      P(10) => product_6_n_95,
      P(9) => product_6_n_96,
      P(8) => product_6_n_97,
      P(7) => product_6_n_98,
      P(6) => product_6_n_99,
      P(5) => product_6_n_100,
      P(4) => product_6_n_101,
      P(3) => product_6_n_102,
      P(2) => product_6_n_103,
      P(1) => product_6_n_104,
      P(0) => product_6_n_105,
      PATTERNBDETECT => NLW_product_6_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_product_6_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => product_6_n_106,
      PCOUT(46) => product_6_n_107,
      PCOUT(45) => product_6_n_108,
      PCOUT(44) => product_6_n_109,
      PCOUT(43) => product_6_n_110,
      PCOUT(42) => product_6_n_111,
      PCOUT(41) => product_6_n_112,
      PCOUT(40) => product_6_n_113,
      PCOUT(39) => product_6_n_114,
      PCOUT(38) => product_6_n_115,
      PCOUT(37) => product_6_n_116,
      PCOUT(36) => product_6_n_117,
      PCOUT(35) => product_6_n_118,
      PCOUT(34) => product_6_n_119,
      PCOUT(33) => product_6_n_120,
      PCOUT(32) => product_6_n_121,
      PCOUT(31) => product_6_n_122,
      PCOUT(30) => product_6_n_123,
      PCOUT(29) => product_6_n_124,
      PCOUT(28) => product_6_n_125,
      PCOUT(27) => product_6_n_126,
      PCOUT(26) => product_6_n_127,
      PCOUT(25) => product_6_n_128,
      PCOUT(24) => product_6_n_129,
      PCOUT(23) => product_6_n_130,
      PCOUT(22) => product_6_n_131,
      PCOUT(21) => product_6_n_132,
      PCOUT(20) => product_6_n_133,
      PCOUT(19) => product_6_n_134,
      PCOUT(18) => product_6_n_135,
      PCOUT(17) => product_6_n_136,
      PCOUT(16) => product_6_n_137,
      PCOUT(15) => product_6_n_138,
      PCOUT(14) => product_6_n_139,
      PCOUT(13) => product_6_n_140,
      PCOUT(12) => product_6_n_141,
      PCOUT(11) => product_6_n_142,
      PCOUT(10) => product_6_n_143,
      PCOUT(9) => product_6_n_144,
      PCOUT(8) => product_6_n_145,
      PCOUT(7) => product_6_n_146,
      PCOUT(6) => product_6_n_147,
      PCOUT(5) => product_6_n_148,
      PCOUT(4) => product_6_n_149,
      PCOUT(3) => product_6_n_150,
      PCOUT(2) => product_6_n_151,
      PCOUT(1) => product_6_n_152,
      PCOUT(0) => product_6_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_product_6_UNDERFLOW_UNCONNECTED
    );
product_6_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^b\(0),
      O => product_6_i_1_n_0
    );
product_8: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \delay_pipeline_reg[3]_6\(15),
      A(28) => \delay_pipeline_reg[3]_6\(15),
      A(27) => \delay_pipeline_reg[3]_6\(15),
      A(26) => \delay_pipeline_reg[3]_6\(15),
      A(25) => \delay_pipeline_reg[3]_6\(15),
      A(24) => \delay_pipeline_reg[3]_6\(15),
      A(23) => \delay_pipeline_reg[3]_6\(15),
      A(22) => \delay_pipeline_reg[3]_6\(15),
      A(21) => \delay_pipeline_reg[3]_6\(15),
      A(20) => \delay_pipeline_reg[3]_6\(15),
      A(19) => \delay_pipeline_reg[3]_6\(15),
      A(18) => \delay_pipeline_reg[3]_6\(15),
      A(17) => \delay_pipeline_reg[3]_6\(15),
      A(16) => \delay_pipeline_reg[3]_6\(15),
      A(15 downto 0) => \delay_pipeline_reg[3]_6\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_product_8_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 12) => B"111111",
      B(11) => product_10_i_2_n_0,
      B(10) => '0',
      B(9) => product_10_i_2_n_0,
      B(8) => '0',
      B(7) => product_10_i_2_n_0,
      B(6) => '0',
      B(5) => product_10_i_2_n_0,
      B(4) => '0',
      B(3) => product_10_i_2_n_0,
      B(2) => product_10_i_2_n_0,
      B(1 downto 0) => B"10",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_product_8_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_product_8_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_product_8_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_product_8_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_product_8_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_product_8_P_UNCONNECTED(47 downto 29),
      P(28) => product_8_n_77,
      P(27) => product_8_n_78,
      P(26) => product_8_n_79,
      P(25) => product_8_n_80,
      P(24) => product_8_n_81,
      P(23) => product_8_n_82,
      P(22) => product_8_n_83,
      P(21) => product_8_n_84,
      P(20) => product_8_n_85,
      P(19) => product_8_n_86,
      P(18) => product_8_n_87,
      P(17) => product_8_n_88,
      P(16) => product_8_n_89,
      P(15) => product_8_n_90,
      P(14) => product_8_n_91,
      P(13) => product_8_n_92,
      P(12) => product_8_n_93,
      P(11) => product_8_n_94,
      P(10) => product_8_n_95,
      P(9) => product_8_n_96,
      P(8) => product_8_n_97,
      P(7) => product_8_n_98,
      P(6) => product_8_n_99,
      P(5) => product_8_n_100,
      P(4) => product_8_n_101,
      P(3) => product_8_n_102,
      P(2) => product_8_n_103,
      P(1) => product_8_n_104,
      P(0) => product_8_n_105,
      PATTERNBDETECT => NLW_product_8_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_product_8_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => product_8_n_106,
      PCOUT(46) => product_8_n_107,
      PCOUT(45) => product_8_n_108,
      PCOUT(44) => product_8_n_109,
      PCOUT(43) => product_8_n_110,
      PCOUT(42) => product_8_n_111,
      PCOUT(41) => product_8_n_112,
      PCOUT(40) => product_8_n_113,
      PCOUT(39) => product_8_n_114,
      PCOUT(38) => product_8_n_115,
      PCOUT(37) => product_8_n_116,
      PCOUT(36) => product_8_n_117,
      PCOUT(35) => product_8_n_118,
      PCOUT(34) => product_8_n_119,
      PCOUT(33) => product_8_n_120,
      PCOUT(32) => product_8_n_121,
      PCOUT(31) => product_8_n_122,
      PCOUT(30) => product_8_n_123,
      PCOUT(29) => product_8_n_124,
      PCOUT(28) => product_8_n_125,
      PCOUT(27) => product_8_n_126,
      PCOUT(26) => product_8_n_127,
      PCOUT(25) => product_8_n_128,
      PCOUT(24) => product_8_n_129,
      PCOUT(23) => product_8_n_130,
      PCOUT(22) => product_8_n_131,
      PCOUT(21) => product_8_n_132,
      PCOUT(20) => product_8_n_133,
      PCOUT(19) => product_8_n_134,
      PCOUT(18) => product_8_n_135,
      PCOUT(17) => product_8_n_136,
      PCOUT(16) => product_8_n_137,
      PCOUT(15) => product_8_n_138,
      PCOUT(14) => product_8_n_139,
      PCOUT(13) => product_8_n_140,
      PCOUT(12) => product_8_n_141,
      PCOUT(11) => product_8_n_142,
      PCOUT(10) => product_8_n_143,
      PCOUT(9) => product_8_n_144,
      PCOUT(8) => product_8_n_145,
      PCOUT(7) => product_8_n_146,
      PCOUT(6) => product_8_n_147,
      PCOUT(5) => product_8_n_148,
      PCOUT(4) => product_8_n_149,
      PCOUT(3) => product_8_n_150,
      PCOUT(2) => product_8_n_151,
      PCOUT(1) => product_8_n_152,
      PCOUT(0) => product_8_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_product_8_UNDERFLOW_UNCONNECTED
    );
\sumdelay_pipeline2[0][11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_94,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(11)
    );
\sumdelay_pipeline2[0][11]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_95,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(10)
    );
\sumdelay_pipeline2[0][11]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_96,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(9)
    );
\sumdelay_pipeline2[0][11]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_97,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(8)
    );
\sumdelay_pipeline2[0][11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_94,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_94,
      O => \sumdelay_pipeline2[0][11]_i_6_n_0\
    );
\sumdelay_pipeline2[0][11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_95,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_95,
      O => \sumdelay_pipeline2[0][11]_i_7_n_0\
    );
\sumdelay_pipeline2[0][11]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_96,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_96,
      O => \sumdelay_pipeline2[0][11]_i_8_n_0\
    );
\sumdelay_pipeline2[0][11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_97,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_97,
      O => \sumdelay_pipeline2[0][11]_i_9_n_0\
    );
\sumdelay_pipeline2[0][15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_90,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(15)
    );
\sumdelay_pipeline2[0][15]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_91,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(14)
    );
\sumdelay_pipeline2[0][15]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_92,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(13)
    );
\sumdelay_pipeline2[0][15]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_93,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(12)
    );
\sumdelay_pipeline2[0][15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_90,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_90,
      O => \sumdelay_pipeline2[0][15]_i_6_n_0\
    );
\sumdelay_pipeline2[0][15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_91,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_91,
      O => \sumdelay_pipeline2[0][15]_i_7_n_0\
    );
\sumdelay_pipeline2[0][15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_92,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_92,
      O => \sumdelay_pipeline2[0][15]_i_8_n_0\
    );
\sumdelay_pipeline2[0][15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_93,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_93,
      O => \sumdelay_pipeline2[0][15]_i_9_n_0\
    );
\sumdelay_pipeline2[0][19]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_86,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(19)
    );
\sumdelay_pipeline2[0][19]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_87,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(18)
    );
\sumdelay_pipeline2[0][19]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_88,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(17)
    );
\sumdelay_pipeline2[0][19]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_89,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(16)
    );
\sumdelay_pipeline2[0][19]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_86,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_86,
      O => \sumdelay_pipeline2[0][19]_i_6_n_0\
    );
\sumdelay_pipeline2[0][19]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_87,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_87,
      O => \sumdelay_pipeline2[0][19]_i_7_n_0\
    );
\sumdelay_pipeline2[0][19]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_88,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_88,
      O => \sumdelay_pipeline2[0][19]_i_8_n_0\
    );
\sumdelay_pipeline2[0][19]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_89,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_89,
      O => \sumdelay_pipeline2[0][19]_i_9_n_0\
    );
\sumdelay_pipeline2[0][23]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_82,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(23)
    );
\sumdelay_pipeline2[0][23]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_83,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(22)
    );
\sumdelay_pipeline2[0][23]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_84,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(21)
    );
\sumdelay_pipeline2[0][23]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_85,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(20)
    );
\sumdelay_pipeline2[0][23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_82,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_82,
      O => \sumdelay_pipeline2[0][23]_i_6_n_0\
    );
\sumdelay_pipeline2[0][23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_83,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_83,
      O => \sumdelay_pipeline2[0][23]_i_7_n_0\
    );
\sumdelay_pipeline2[0][23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_84,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_84,
      O => \sumdelay_pipeline2[0][23]_i_8_n_0\
    );
\sumdelay_pipeline2[0][23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_85,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_85,
      O => \sumdelay_pipeline2[0][23]_i_9_n_0\
    );
\sumdelay_pipeline2[0][27]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_78,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline2[0][27]_i_2__0_n_0\
    );
\sumdelay_pipeline2[0][27]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_79,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(26)
    );
\sumdelay_pipeline2[0][27]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_80,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(25)
    );
\sumdelay_pipeline2[0][27]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_81,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(24)
    );
\sumdelay_pipeline2[0][27]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_78,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_78,
      O => \sumdelay_pipeline2[0][27]_i_6_n_0\
    );
\sumdelay_pipeline2[0][27]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_79,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_79,
      O => \sumdelay_pipeline2[0][27]_i_7_n_0\
    );
\sumdelay_pipeline2[0][27]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_80,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_80,
      O => \sumdelay_pipeline2[0][27]_i_8_n_0\
    );
\sumdelay_pipeline2[0][27]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_81,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_81,
      O => \sumdelay_pipeline2[0][27]_i_9_n_0\
    );
\sumdelay_pipeline2[0][30]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_78,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(27)
    );
\sumdelay_pipeline2[0][30]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_78,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline2[0][30]_i_3__0_n_0\
    );
\sumdelay_pipeline2[0][30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_78,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_75,
      O => \sumdelay_pipeline2[0][30]_i_4_n_0\
    );
\sumdelay_pipeline2[0][30]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_78,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_76,
      O => \sumdelay_pipeline2[0][30]_i_5_n_0\
    );
\sumdelay_pipeline2[0][30]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_78,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_77,
      O => \sumdelay_pipeline2[0][30]_i_6_n_0\
    );
\sumdelay_pipeline2[0][3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_102,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(3)
    );
\sumdelay_pipeline2[0][3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_103,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(2)
    );
\sumdelay_pipeline2[0][3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_104,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(1)
    );
\sumdelay_pipeline2[0][3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_105,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(0)
    );
\sumdelay_pipeline2[0][3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_102,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_102,
      O => \sumdelay_pipeline2[0][3]_i_6_n_0\
    );
\sumdelay_pipeline2[0][3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_103,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_103,
      O => \sumdelay_pipeline2[0][3]_i_7_n_0\
    );
\sumdelay_pipeline2[0][3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_104,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_104,
      O => \sumdelay_pipeline2[0][3]_i_8_n_0\
    );
\sumdelay_pipeline2[0][3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_105,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_105,
      O => \sumdelay_pipeline2[0][3]_i_9_n_0\
    );
\sumdelay_pipeline2[0][7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_98,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(7)
    );
\sumdelay_pipeline2[0][7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_99,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(6)
    );
\sumdelay_pipeline2[0][7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_100,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(5)
    );
\sumdelay_pipeline2[0][7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_101,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(4)
    );
\sumdelay_pipeline2[0][7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_98,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_98,
      O => \sumdelay_pipeline2[0][7]_i_6_n_0\
    );
\sumdelay_pipeline2[0][7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_99,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_99,
      O => \sumdelay_pipeline2[0][7]_i_7_n_0\
    );
\sumdelay_pipeline2[0][7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_100,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_100,
      O => \sumdelay_pipeline2[0][7]_i_8_n_0\
    );
\sumdelay_pipeline2[0][7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_101,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_101,
      O => \sumdelay_pipeline2[0][7]_i_9_n_0\
    );
\sumdelay_pipeline2[1][11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_94,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(11)
    );
\sumdelay_pipeline2[1][11]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_95,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(10)
    );
\sumdelay_pipeline2[1][11]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_96,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(9)
    );
\sumdelay_pipeline2[1][11]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_97,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(8)
    );
\sumdelay_pipeline2[1][11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_94,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_94,
      O => \sumdelay_pipeline2[1][11]_i_6_n_0\
    );
\sumdelay_pipeline2[1][11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_95,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_95,
      O => \sumdelay_pipeline2[1][11]_i_7_n_0\
    );
\sumdelay_pipeline2[1][11]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_96,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_96,
      O => \sumdelay_pipeline2[1][11]_i_8_n_0\
    );
\sumdelay_pipeline2[1][11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_97,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_97,
      O => \sumdelay_pipeline2[1][11]_i_9_n_0\
    );
\sumdelay_pipeline2[1][15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_90,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(15)
    );
\sumdelay_pipeline2[1][15]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_91,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(14)
    );
\sumdelay_pipeline2[1][15]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_92,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(13)
    );
\sumdelay_pipeline2[1][15]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_93,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(12)
    );
\sumdelay_pipeline2[1][15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_90,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_90,
      O => \sumdelay_pipeline2[1][15]_i_6_n_0\
    );
\sumdelay_pipeline2[1][15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_91,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_91,
      O => \sumdelay_pipeline2[1][15]_i_7_n_0\
    );
\sumdelay_pipeline2[1][15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_92,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_92,
      O => \sumdelay_pipeline2[1][15]_i_8_n_0\
    );
\sumdelay_pipeline2[1][15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_93,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_93,
      O => \sumdelay_pipeline2[1][15]_i_9_n_0\
    );
\sumdelay_pipeline2[1][19]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_86,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(19)
    );
\sumdelay_pipeline2[1][19]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_87,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(18)
    );
\sumdelay_pipeline2[1][19]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_88,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(17)
    );
\sumdelay_pipeline2[1][19]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_89,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(16)
    );
\sumdelay_pipeline2[1][19]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_86,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_86,
      O => \sumdelay_pipeline2[1][19]_i_6_n_0\
    );
\sumdelay_pipeline2[1][19]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_87,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_87,
      O => \sumdelay_pipeline2[1][19]_i_7_n_0\
    );
\sumdelay_pipeline2[1][19]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_88,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_88,
      O => \sumdelay_pipeline2[1][19]_i_8_n_0\
    );
\sumdelay_pipeline2[1][19]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_89,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_89,
      O => \sumdelay_pipeline2[1][19]_i_9_n_0\
    );
\sumdelay_pipeline2[1][23]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_82,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(23)
    );
\sumdelay_pipeline2[1][23]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_83,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(22)
    );
\sumdelay_pipeline2[1][23]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_84,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(21)
    );
\sumdelay_pipeline2[1][23]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_85,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(20)
    );
\sumdelay_pipeline2[1][23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_82,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_82,
      O => \sumdelay_pipeline2[1][23]_i_6_n_0\
    );
\sumdelay_pipeline2[1][23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_83,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_83,
      O => \sumdelay_pipeline2[1][23]_i_7_n_0\
    );
\sumdelay_pipeline2[1][23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_84,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_84,
      O => \sumdelay_pipeline2[1][23]_i_8_n_0\
    );
\sumdelay_pipeline2[1][23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_85,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_85,
      O => \sumdelay_pipeline2[1][23]_i_9_n_0\
    );
\sumdelay_pipeline2[1][27]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_78,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(27)
    );
\sumdelay_pipeline2[1][27]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_79,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(26)
    );
\sumdelay_pipeline2[1][27]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_80,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(25)
    );
\sumdelay_pipeline2[1][27]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_81,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(24)
    );
\sumdelay_pipeline2[1][27]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_78,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_78,
      O => \sumdelay_pipeline2[1][27]_i_6_n_0\
    );
\sumdelay_pipeline2[1][27]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_79,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_79,
      O => \sumdelay_pipeline2[1][27]_i_7_n_0\
    );
\sumdelay_pipeline2[1][27]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_80,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_80,
      O => \sumdelay_pipeline2[1][27]_i_8_n_0\
    );
\sumdelay_pipeline2[1][27]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_81,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_81,
      O => \sumdelay_pipeline2[1][27]_i_9_n_0\
    );
\sumdelay_pipeline2[1][30]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_76,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(29)
    );
\sumdelay_pipeline2[1][30]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_77,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(28)
    );
\sumdelay_pipeline2[1][30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_75,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_75,
      O => \sumdelay_pipeline2[1][30]_i_4_n_0\
    );
\sumdelay_pipeline2[1][30]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_76,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_76,
      O => \sumdelay_pipeline2[1][30]_i_5_n_0\
    );
\sumdelay_pipeline2[1][30]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_77,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_77,
      O => \sumdelay_pipeline2[1][30]_i_6_n_0\
    );
\sumdelay_pipeline2[1][3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_102,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(3)
    );
\sumdelay_pipeline2[1][3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_103,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(2)
    );
\sumdelay_pipeline2[1][3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_104,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(1)
    );
\sumdelay_pipeline2[1][3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_105,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(0)
    );
\sumdelay_pipeline2[1][3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_102,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_102,
      O => \sumdelay_pipeline2[1][3]_i_6_n_0\
    );
\sumdelay_pipeline2[1][3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_103,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_103,
      O => \sumdelay_pipeline2[1][3]_i_7_n_0\
    );
\sumdelay_pipeline2[1][3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_104,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_104,
      O => \sumdelay_pipeline2[1][3]_i_8_n_0\
    );
\sumdelay_pipeline2[1][3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_105,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_105,
      O => \sumdelay_pipeline2[1][3]_i_9_n_0\
    );
\sumdelay_pipeline2[1][7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_98,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(7)
    );
\sumdelay_pipeline2[1][7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_99,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(6)
    );
\sumdelay_pipeline2[1][7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_100,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(5)
    );
\sumdelay_pipeline2[1][7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_101,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(4)
    );
\sumdelay_pipeline2[1][7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_98,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_98,
      O => \sumdelay_pipeline2[1][7]_i_6_n_0\
    );
\sumdelay_pipeline2[1][7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_99,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_99,
      O => \sumdelay_pipeline2[1][7]_i_7_n_0\
    );
\sumdelay_pipeline2[1][7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_100,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_100,
      O => \sumdelay_pipeline2[1][7]_i_8_n_0\
    );
\sumdelay_pipeline2[1][7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_101,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_101,
      O => \sumdelay_pipeline2[1][7]_i_9_n_0\
    );
\sumdelay_pipeline2[2][11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_94,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(11)
    );
\sumdelay_pipeline2[2][11]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_95,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(10)
    );
\sumdelay_pipeline2[2][11]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_96,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(9)
    );
\sumdelay_pipeline2[2][11]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_97,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(8)
    );
\sumdelay_pipeline2[2][11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_94,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_94,
      O => \sumdelay_pipeline2[2][11]_i_6_n_0\
    );
\sumdelay_pipeline2[2][11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_95,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_95,
      O => \sumdelay_pipeline2[2][11]_i_7_n_0\
    );
\sumdelay_pipeline2[2][11]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_96,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_96,
      O => \sumdelay_pipeline2[2][11]_i_8_n_0\
    );
\sumdelay_pipeline2[2][11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_97,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_97,
      O => \sumdelay_pipeline2[2][11]_i_9_n_0\
    );
\sumdelay_pipeline2[2][15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_90,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(15)
    );
\sumdelay_pipeline2[2][15]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_91,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(14)
    );
\sumdelay_pipeline2[2][15]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_92,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(13)
    );
\sumdelay_pipeline2[2][15]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_93,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(12)
    );
\sumdelay_pipeline2[2][15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_90,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_90,
      O => \sumdelay_pipeline2[2][15]_i_6_n_0\
    );
\sumdelay_pipeline2[2][15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_91,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_91,
      O => \sumdelay_pipeline2[2][15]_i_7_n_0\
    );
\sumdelay_pipeline2[2][15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_92,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_92,
      O => \sumdelay_pipeline2[2][15]_i_8_n_0\
    );
\sumdelay_pipeline2[2][15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_93,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_93,
      O => \sumdelay_pipeline2[2][15]_i_9_n_0\
    );
\sumdelay_pipeline2[2][19]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_86,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(19)
    );
\sumdelay_pipeline2[2][19]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_87,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(18)
    );
\sumdelay_pipeline2[2][19]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_88,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(17)
    );
\sumdelay_pipeline2[2][19]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_89,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(16)
    );
\sumdelay_pipeline2[2][19]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_86,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_86,
      O => \sumdelay_pipeline2[2][19]_i_6_n_0\
    );
\sumdelay_pipeline2[2][19]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_87,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_87,
      O => \sumdelay_pipeline2[2][19]_i_7_n_0\
    );
\sumdelay_pipeline2[2][19]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_88,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_88,
      O => \sumdelay_pipeline2[2][19]_i_8_n_0\
    );
\sumdelay_pipeline2[2][19]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_89,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_89,
      O => \sumdelay_pipeline2[2][19]_i_9_n_0\
    );
\sumdelay_pipeline2[2][23]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_82,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(23)
    );
\sumdelay_pipeline2[2][23]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_83,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(22)
    );
\sumdelay_pipeline2[2][23]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_84,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(21)
    );
\sumdelay_pipeline2[2][23]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_85,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(20)
    );
\sumdelay_pipeline2[2][23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_82,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_82,
      O => \sumdelay_pipeline2[2][23]_i_6_n_0\
    );
\sumdelay_pipeline2[2][23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_83,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_83,
      O => \sumdelay_pipeline2[2][23]_i_7_n_0\
    );
\sumdelay_pipeline2[2][23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_84,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_84,
      O => \sumdelay_pipeline2[2][23]_i_8_n_0\
    );
\sumdelay_pipeline2[2][23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_85,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_85,
      O => \sumdelay_pipeline2[2][23]_i_9_n_0\
    );
\sumdelay_pipeline2[2][27]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_78,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(27)
    );
\sumdelay_pipeline2[2][27]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_79,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(26)
    );
\sumdelay_pipeline2[2][27]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_80,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(25)
    );
\sumdelay_pipeline2[2][27]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_81,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(24)
    );
\sumdelay_pipeline2[2][27]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_78,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_78,
      O => \sumdelay_pipeline2[2][27]_i_6_n_0\
    );
\sumdelay_pipeline2[2][27]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_79,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_79,
      O => \sumdelay_pipeline2[2][27]_i_7_n_0\
    );
\sumdelay_pipeline2[2][27]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_80,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_80,
      O => \sumdelay_pipeline2[2][27]_i_8_n_0\
    );
\sumdelay_pipeline2[2][27]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_81,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_81,
      O => \sumdelay_pipeline2[2][27]_i_9_n_0\
    );
\sumdelay_pipeline2[2][30]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_76,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(29)
    );
\sumdelay_pipeline2[2][30]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_77,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(28)
    );
\sumdelay_pipeline2[2][30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_75,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_78,
      O => \sumdelay_pipeline2[2][30]_i_4_n_0\
    );
\sumdelay_pipeline2[2][30]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_76,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_78,
      O => \sumdelay_pipeline2[2][30]_i_5_n_0\
    );
\sumdelay_pipeline2[2][30]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_77,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_78,
      O => \sumdelay_pipeline2[2][30]_i_6_n_0\
    );
\sumdelay_pipeline2[2][3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_102,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(3)
    );
\sumdelay_pipeline2[2][3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_103,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(2)
    );
\sumdelay_pipeline2[2][3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_104,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(1)
    );
\sumdelay_pipeline2[2][3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_105,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(0)
    );
\sumdelay_pipeline2[2][3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_102,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_102,
      O => \sumdelay_pipeline2[2][3]_i_6_n_0\
    );
\sumdelay_pipeline2[2][3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_103,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_103,
      O => \sumdelay_pipeline2[2][3]_i_7_n_0\
    );
\sumdelay_pipeline2[2][3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_104,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_104,
      O => \sumdelay_pipeline2[2][3]_i_8_n_0\
    );
\sumdelay_pipeline2[2][3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_105,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_105,
      O => \sumdelay_pipeline2[2][3]_i_9_n_0\
    );
\sumdelay_pipeline2[2][7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_98,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(7)
    );
\sumdelay_pipeline2[2][7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_99,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(6)
    );
\sumdelay_pipeline2[2][7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_100,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(5)
    );
\sumdelay_pipeline2[2][7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_101,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(4)
    );
\sumdelay_pipeline2[2][7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_98,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_98,
      O => \sumdelay_pipeline2[2][7]_i_6_n_0\
    );
\sumdelay_pipeline2[2][7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_99,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_99,
      O => \sumdelay_pipeline2[2][7]_i_7_n_0\
    );
\sumdelay_pipeline2[2][7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_100,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_100,
      O => \sumdelay_pipeline2[2][7]_i_8_n_0\
    );
\sumdelay_pipeline2[2][7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_101,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_101,
      O => \sumdelay_pipeline2[2][7]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(0),
      Q => \sumdelay_pipeline2_reg[0]_21\(0)
    );
\sumdelay_pipeline2_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(10),
      Q => \sumdelay_pipeline2_reg[0]_21\(10)
    );
\sumdelay_pipeline2_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(11),
      Q => \sumdelay_pipeline2_reg[0]_21\(11)
    );
\sumdelay_pipeline2_reg[0][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[0][7]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[0][11]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[0][11]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[0][11]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[0][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[0]_2\(11 downto 8),
      O(3 downto 0) => \sumvector2[0]_20\(11 downto 8),
      S(3) => \sumdelay_pipeline2[0][11]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[0][11]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[0][11]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[0][11]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(12),
      Q => \sumdelay_pipeline2_reg[0]_21\(12)
    );
\sumdelay_pipeline2_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(13),
      Q => \sumdelay_pipeline2_reg[0]_21\(13)
    );
\sumdelay_pipeline2_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(14),
      Q => \sumdelay_pipeline2_reg[0]_21\(14)
    );
\sumdelay_pipeline2_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(15),
      Q => \sumdelay_pipeline2_reg[0]_21\(15)
    );
\sumdelay_pipeline2_reg[0][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[0][11]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[0][15]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[0][15]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[0][15]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[0][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[0]_2\(15 downto 12),
      O(3 downto 0) => \sumvector2[0]_20\(15 downto 12),
      S(3) => \sumdelay_pipeline2[0][15]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[0][15]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[0][15]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[0][15]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[0][16]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(16),
      Q => \sumdelay_pipeline2_reg[0]_21\(16)
    );
\sumdelay_pipeline2_reg[0][17]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(17),
      Q => \sumdelay_pipeline2_reg[0]_21\(17)
    );
\sumdelay_pipeline2_reg[0][18]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(18),
      Q => \sumdelay_pipeline2_reg[0]_21\(18)
    );
\sumdelay_pipeline2_reg[0][19]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(19),
      Q => \sumdelay_pipeline2_reg[0]_21\(19)
    );
\sumdelay_pipeline2_reg[0][19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[0][15]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[0][19]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[0][19]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[0][19]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[0][19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[0]_2\(19 downto 16),
      O(3 downto 0) => \sumvector2[0]_20\(19 downto 16),
      S(3) => \sumdelay_pipeline2[0][19]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[0][19]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[0][19]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[0][19]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(1),
      Q => \sumdelay_pipeline2_reg[0]_21\(1)
    );
\sumdelay_pipeline2_reg[0][20]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(20),
      Q => \sumdelay_pipeline2_reg[0]_21\(20)
    );
\sumdelay_pipeline2_reg[0][21]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(21),
      Q => \sumdelay_pipeline2_reg[0]_21\(21)
    );
\sumdelay_pipeline2_reg[0][22]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(22),
      Q => \sumdelay_pipeline2_reg[0]_21\(22)
    );
\sumdelay_pipeline2_reg[0][23]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(23),
      Q => \sumdelay_pipeline2_reg[0]_21\(23)
    );
\sumdelay_pipeline2_reg[0][23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[0][19]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[0][23]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[0][23]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[0][23]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[0][23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[0]_2\(23 downto 20),
      O(3 downto 0) => \sumvector2[0]_20\(23 downto 20),
      S(3) => \sumdelay_pipeline2[0][23]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[0][23]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[0][23]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[0][23]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[0][24]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(24),
      Q => \sumdelay_pipeline2_reg[0]_21\(24)
    );
\sumdelay_pipeline2_reg[0][25]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(25),
      Q => \sumdelay_pipeline2_reg[0]_21\(25)
    );
\sumdelay_pipeline2_reg[0][26]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(26),
      Q => \sumdelay_pipeline2_reg[0]_21\(26)
    );
\sumdelay_pipeline2_reg[0][27]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(27),
      Q => \sumdelay_pipeline2_reg[0]_21\(27)
    );
\sumdelay_pipeline2_reg[0][27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[0][23]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[0][27]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[0][27]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[0][27]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[0][27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sumdelay_pipeline2[0][27]_i_2__0_n_0\,
      DI(2 downto 0) => \sumdelay_pipeline1_reg[0]_2\(26 downto 24),
      O(3 downto 0) => \sumvector2[0]_20\(27 downto 24),
      S(3) => \sumdelay_pipeline2[0][27]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[0][27]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[0][27]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[0][27]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[0][28]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(28),
      Q => \sumdelay_pipeline2_reg[0]_21\(28)
    );
\sumdelay_pipeline2_reg[0][29]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(29),
      Q => \sumdelay_pipeline2_reg[0]_21\(29)
    );
\sumdelay_pipeline2_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(2),
      Q => \sumdelay_pipeline2_reg[0]_21\(2)
    );
\sumdelay_pipeline2_reg[0][30]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(30),
      Q => \sumdelay_pipeline2_reg[0]_21\(30)
    );
\sumdelay_pipeline2_reg[0][30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[0][27]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sumdelay_pipeline2_reg[0][30]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sumdelay_pipeline2_reg[0][30]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[0][30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sumdelay_pipeline1_reg[0]_2\(27),
      DI(0) => \sumdelay_pipeline2[0][30]_i_3__0_n_0\,
      O(3) => \NLW_sumdelay_pipeline2_reg[0][30]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \sumvector2[0]_20\(30 downto 28),
      S(3) => '0',
      S(2) => \sumdelay_pipeline2[0][30]_i_4_n_0\,
      S(1) => \sumdelay_pipeline2[0][30]_i_5_n_0\,
      S(0) => \sumdelay_pipeline2[0][30]_i_6_n_0\
    );
\sumdelay_pipeline2_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(3),
      Q => \sumdelay_pipeline2_reg[0]_21\(3)
    );
\sumdelay_pipeline2_reg[0][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sumdelay_pipeline2_reg[0][3]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[0][3]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[0][3]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[0][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[0]_2\(3 downto 0),
      O(3 downto 0) => \sumvector2[0]_20\(3 downto 0),
      S(3) => \sumdelay_pipeline2[0][3]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[0][3]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[0][3]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[0][3]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(4),
      Q => \sumdelay_pipeline2_reg[0]_21\(4)
    );
\sumdelay_pipeline2_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(5),
      Q => \sumdelay_pipeline2_reg[0]_21\(5)
    );
\sumdelay_pipeline2_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(6),
      Q => \sumdelay_pipeline2_reg[0]_21\(6)
    );
\sumdelay_pipeline2_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(7),
      Q => \sumdelay_pipeline2_reg[0]_21\(7)
    );
\sumdelay_pipeline2_reg[0][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[0][3]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[0][7]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[0][7]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[0][7]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[0][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[0]_2\(7 downto 4),
      O(3 downto 0) => \sumvector2[0]_20\(7 downto 4),
      S(3) => \sumdelay_pipeline2[0][7]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[0][7]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[0][7]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[0][7]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(8),
      Q => \sumdelay_pipeline2_reg[0]_21\(8)
    );
\sumdelay_pipeline2_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(9),
      Q => \sumdelay_pipeline2_reg[0]_21\(9)
    );
\sumdelay_pipeline2_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(0),
      Q => \sumdelay_pipeline2_reg[1]_15\(0)
    );
\sumdelay_pipeline2_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(10),
      Q => \sumdelay_pipeline2_reg[1]_15\(10)
    );
\sumdelay_pipeline2_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(11),
      Q => \sumdelay_pipeline2_reg[1]_15\(11)
    );
\sumdelay_pipeline2_reg[1][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[1][7]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[1][11]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[1][11]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[1][11]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[1][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[2]_1\(11 downto 8),
      O(3 downto 0) => \sumvector2[1]_14\(11 downto 8),
      S(3) => \sumdelay_pipeline2[1][11]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[1][11]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[1][11]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[1][11]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(12),
      Q => \sumdelay_pipeline2_reg[1]_15\(12)
    );
\sumdelay_pipeline2_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(13),
      Q => \sumdelay_pipeline2_reg[1]_15\(13)
    );
\sumdelay_pipeline2_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(14),
      Q => \sumdelay_pipeline2_reg[1]_15\(14)
    );
\sumdelay_pipeline2_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(15),
      Q => \sumdelay_pipeline2_reg[1]_15\(15)
    );
\sumdelay_pipeline2_reg[1][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[1][11]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[1][15]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[1][15]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[1][15]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[1][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[2]_1\(15 downto 12),
      O(3 downto 0) => \sumvector2[1]_14\(15 downto 12),
      S(3) => \sumdelay_pipeline2[1][15]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[1][15]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[1][15]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[1][15]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(16),
      Q => \sumdelay_pipeline2_reg[1]_15\(16)
    );
\sumdelay_pipeline2_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(17),
      Q => \sumdelay_pipeline2_reg[1]_15\(17)
    );
\sumdelay_pipeline2_reg[1][18]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(18),
      Q => \sumdelay_pipeline2_reg[1]_15\(18)
    );
\sumdelay_pipeline2_reg[1][19]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(19),
      Q => \sumdelay_pipeline2_reg[1]_15\(19)
    );
\sumdelay_pipeline2_reg[1][19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[1][15]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[1][19]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[1][19]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[1][19]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[1][19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[2]_1\(19 downto 16),
      O(3 downto 0) => \sumvector2[1]_14\(19 downto 16),
      S(3) => \sumdelay_pipeline2[1][19]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[1][19]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[1][19]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[1][19]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(1),
      Q => \sumdelay_pipeline2_reg[1]_15\(1)
    );
\sumdelay_pipeline2_reg[1][20]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(20),
      Q => \sumdelay_pipeline2_reg[1]_15\(20)
    );
\sumdelay_pipeline2_reg[1][21]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(21),
      Q => \sumdelay_pipeline2_reg[1]_15\(21)
    );
\sumdelay_pipeline2_reg[1][22]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(22),
      Q => \sumdelay_pipeline2_reg[1]_15\(22)
    );
\sumdelay_pipeline2_reg[1][23]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(23),
      Q => \sumdelay_pipeline2_reg[1]_15\(23)
    );
\sumdelay_pipeline2_reg[1][23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[1][19]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[1][23]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[1][23]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[1][23]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[1][23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[2]_1\(23 downto 20),
      O(3 downto 0) => \sumvector2[1]_14\(23 downto 20),
      S(3) => \sumdelay_pipeline2[1][23]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[1][23]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[1][23]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[1][23]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[1][24]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(24),
      Q => \sumdelay_pipeline2_reg[1]_15\(24)
    );
\sumdelay_pipeline2_reg[1][25]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(25),
      Q => \sumdelay_pipeline2_reg[1]_15\(25)
    );
\sumdelay_pipeline2_reg[1][26]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(26),
      Q => \sumdelay_pipeline2_reg[1]_15\(26)
    );
\sumdelay_pipeline2_reg[1][27]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(27),
      Q => \sumdelay_pipeline2_reg[1]_15\(27)
    );
\sumdelay_pipeline2_reg[1][27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[1][23]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[1][27]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[1][27]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[1][27]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[1][27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[2]_1\(27 downto 24),
      O(3 downto 0) => \sumvector2[1]_14\(27 downto 24),
      S(3) => \sumdelay_pipeline2[1][27]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[1][27]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[1][27]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[1][27]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[1][28]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(28),
      Q => \sumdelay_pipeline2_reg[1]_15\(28)
    );
\sumdelay_pipeline2_reg[1][29]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(29),
      Q => \sumdelay_pipeline2_reg[1]_15\(29)
    );
\sumdelay_pipeline2_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(2),
      Q => \sumdelay_pipeline2_reg[1]_15\(2)
    );
\sumdelay_pipeline2_reg[1][30]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(30),
      Q => \sumdelay_pipeline2_reg[1]_15\(30)
    );
\sumdelay_pipeline2_reg[1][30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[1][27]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sumdelay_pipeline2_reg[1][30]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sumdelay_pipeline2_reg[1][30]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[1][30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \sumdelay_pipeline1_reg[2]_1\(29 downto 28),
      O(3) => \NLW_sumdelay_pipeline2_reg[1][30]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \sumvector2[1]_14\(30 downto 28),
      S(3) => '0',
      S(2) => \sumdelay_pipeline2[1][30]_i_4_n_0\,
      S(1) => \sumdelay_pipeline2[1][30]_i_5_n_0\,
      S(0) => \sumdelay_pipeline2[1][30]_i_6_n_0\
    );
\sumdelay_pipeline2_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(3),
      Q => \sumdelay_pipeline2_reg[1]_15\(3)
    );
\sumdelay_pipeline2_reg[1][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sumdelay_pipeline2_reg[1][3]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[1][3]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[1][3]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[1][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[2]_1\(3 downto 0),
      O(3 downto 0) => \sumvector2[1]_14\(3 downto 0),
      S(3) => \sumdelay_pipeline2[1][3]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[1][3]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[1][3]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[1][3]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(4),
      Q => \sumdelay_pipeline2_reg[1]_15\(4)
    );
\sumdelay_pipeline2_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(5),
      Q => \sumdelay_pipeline2_reg[1]_15\(5)
    );
\sumdelay_pipeline2_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(6),
      Q => \sumdelay_pipeline2_reg[1]_15\(6)
    );
\sumdelay_pipeline2_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(7),
      Q => \sumdelay_pipeline2_reg[1]_15\(7)
    );
\sumdelay_pipeline2_reg[1][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[1][3]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[1][7]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[1][7]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[1][7]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[1][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[2]_1\(7 downto 4),
      O(3 downto 0) => \sumvector2[1]_14\(7 downto 4),
      S(3) => \sumdelay_pipeline2[1][7]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[1][7]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[1][7]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[1][7]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(8),
      Q => \sumdelay_pipeline2_reg[1]_15\(8)
    );
\sumdelay_pipeline2_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(9),
      Q => \sumdelay_pipeline2_reg[1]_15\(9)
    );
\sumdelay_pipeline2_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(0),
      Q => \sumdelay_pipeline2_reg[2]_8\(0)
    );
\sumdelay_pipeline2_reg[2][10]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(10),
      Q => \sumdelay_pipeline2_reg[2]_8\(10)
    );
\sumdelay_pipeline2_reg[2][11]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(11),
      Q => \sumdelay_pipeline2_reg[2]_8\(11)
    );
\sumdelay_pipeline2_reg[2][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[2][7]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[2][11]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[2][11]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[2][11]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[2][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[4]_0\(11 downto 8),
      O(3 downto 0) => \sumvector2[2]_7\(11 downto 8),
      S(3) => \sumdelay_pipeline2[2][11]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[2][11]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[2][11]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[2][11]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[2][12]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(12),
      Q => \sumdelay_pipeline2_reg[2]_8\(12)
    );
\sumdelay_pipeline2_reg[2][13]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(13),
      Q => \sumdelay_pipeline2_reg[2]_8\(13)
    );
\sumdelay_pipeline2_reg[2][14]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(14),
      Q => \sumdelay_pipeline2_reg[2]_8\(14)
    );
\sumdelay_pipeline2_reg[2][15]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(15),
      Q => \sumdelay_pipeline2_reg[2]_8\(15)
    );
\sumdelay_pipeline2_reg[2][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[2][11]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[2][15]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[2][15]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[2][15]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[2][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[4]_0\(15 downto 12),
      O(3 downto 0) => \sumvector2[2]_7\(15 downto 12),
      S(3) => \sumdelay_pipeline2[2][15]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[2][15]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[2][15]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[2][15]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[2][16]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(16),
      Q => \sumdelay_pipeline2_reg[2]_8\(16)
    );
\sumdelay_pipeline2_reg[2][17]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(17),
      Q => \sumdelay_pipeline2_reg[2]_8\(17)
    );
\sumdelay_pipeline2_reg[2][18]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(18),
      Q => \sumdelay_pipeline2_reg[2]_8\(18)
    );
\sumdelay_pipeline2_reg[2][19]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(19),
      Q => \sumdelay_pipeline2_reg[2]_8\(19)
    );
\sumdelay_pipeline2_reg[2][19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[2][15]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[2][19]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[2][19]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[2][19]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[2][19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[4]_0\(19 downto 16),
      O(3 downto 0) => \sumvector2[2]_7\(19 downto 16),
      S(3) => \sumdelay_pipeline2[2][19]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[2][19]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[2][19]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[2][19]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(1),
      Q => \sumdelay_pipeline2_reg[2]_8\(1)
    );
\sumdelay_pipeline2_reg[2][20]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(20),
      Q => \sumdelay_pipeline2_reg[2]_8\(20)
    );
\sumdelay_pipeline2_reg[2][21]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(21),
      Q => \sumdelay_pipeline2_reg[2]_8\(21)
    );
\sumdelay_pipeline2_reg[2][22]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(22),
      Q => \sumdelay_pipeline2_reg[2]_8\(22)
    );
\sumdelay_pipeline2_reg[2][23]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(23),
      Q => \sumdelay_pipeline2_reg[2]_8\(23)
    );
\sumdelay_pipeline2_reg[2][23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[2][19]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[2][23]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[2][23]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[2][23]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[2][23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[4]_0\(23 downto 20),
      O(3 downto 0) => \sumvector2[2]_7\(23 downto 20),
      S(3) => \sumdelay_pipeline2[2][23]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[2][23]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[2][23]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[2][23]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[2][24]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(24),
      Q => \sumdelay_pipeline2_reg[2]_8\(24)
    );
\sumdelay_pipeline2_reg[2][25]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(25),
      Q => \sumdelay_pipeline2_reg[2]_8\(25)
    );
\sumdelay_pipeline2_reg[2][26]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(26),
      Q => \sumdelay_pipeline2_reg[2]_8\(26)
    );
\sumdelay_pipeline2_reg[2][27]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(27),
      Q => \sumdelay_pipeline2_reg[2]_8\(27)
    );
\sumdelay_pipeline2_reg[2][27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[2][23]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[2][27]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[2][27]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[2][27]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[2][27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[4]_0\(27 downto 24),
      O(3 downto 0) => \sumvector2[2]_7\(27 downto 24),
      S(3) => \sumdelay_pipeline2[2][27]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[2][27]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[2][27]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[2][27]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[2][28]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(28),
      Q => \sumdelay_pipeline2_reg[2]_8\(28)
    );
\sumdelay_pipeline2_reg[2][29]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(29),
      Q => \sumdelay_pipeline2_reg[2]_8\(29)
    );
\sumdelay_pipeline2_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(2),
      Q => \sumdelay_pipeline2_reg[2]_8\(2)
    );
\sumdelay_pipeline2_reg[2][30]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(30),
      Q => \sumdelay_pipeline2_reg[2]_8\(30)
    );
\sumdelay_pipeline2_reg[2][30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[2][27]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sumdelay_pipeline2_reg[2][30]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sumdelay_pipeline2_reg[2][30]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[2][30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \sumdelay_pipeline1_reg[4]_0\(29 downto 28),
      O(3) => \NLW_sumdelay_pipeline2_reg[2][30]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \sumvector2[2]_7\(30 downto 28),
      S(3) => '0',
      S(2) => \sumdelay_pipeline2[2][30]_i_4_n_0\,
      S(1) => \sumdelay_pipeline2[2][30]_i_5_n_0\,
      S(0) => \sumdelay_pipeline2[2][30]_i_6_n_0\
    );
\sumdelay_pipeline2_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(3),
      Q => \sumdelay_pipeline2_reg[2]_8\(3)
    );
\sumdelay_pipeline2_reg[2][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sumdelay_pipeline2_reg[2][3]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[2][3]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[2][3]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[2][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[4]_0\(3 downto 0),
      O(3 downto 0) => \sumvector2[2]_7\(3 downto 0),
      S(3) => \sumdelay_pipeline2[2][3]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[2][3]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[2][3]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[2][3]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(4),
      Q => \sumdelay_pipeline2_reg[2]_8\(4)
    );
\sumdelay_pipeline2_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(5),
      Q => \sumdelay_pipeline2_reg[2]_8\(5)
    );
\sumdelay_pipeline2_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(6),
      Q => \sumdelay_pipeline2_reg[2]_8\(6)
    );
\sumdelay_pipeline2_reg[2][7]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(7),
      Q => \sumdelay_pipeline2_reg[2]_8\(7)
    );
\sumdelay_pipeline2_reg[2][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[2][3]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[2][7]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[2][7]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[2][7]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[2][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[4]_0\(7 downto 4),
      O(3 downto 0) => \sumvector2[2]_7\(7 downto 4),
      S(3) => \sumdelay_pipeline2[2][7]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[2][7]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[2][7]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[2][7]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[2][8]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(8),
      Q => \sumdelay_pipeline2_reg[2]_8\(8)
    );
\sumdelay_pipeline2_reg[2][9]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(9),
      Q => \sumdelay_pipeline2_reg[2]_8\(9)
    );
\sumdelay_pipeline3[0][11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(11),
      I1 => \sumdelay_pipeline2_reg[1]_15\(11),
      O => \sumdelay_pipeline3[0][11]_i_2_n_0\
    );
\sumdelay_pipeline3[0][11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(10),
      I1 => \sumdelay_pipeline2_reg[1]_15\(10),
      O => \sumdelay_pipeline3[0][11]_i_3_n_0\
    );
\sumdelay_pipeline3[0][11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(9),
      I1 => \sumdelay_pipeline2_reg[1]_15\(9),
      O => \sumdelay_pipeline3[0][11]_i_4_n_0\
    );
\sumdelay_pipeline3[0][11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(8),
      I1 => \sumdelay_pipeline2_reg[1]_15\(8),
      O => \sumdelay_pipeline3[0][11]_i_5_n_0\
    );
\sumdelay_pipeline3[0][15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(15),
      I1 => \sumdelay_pipeline2_reg[1]_15\(15),
      O => \sumdelay_pipeline3[0][15]_i_2_n_0\
    );
\sumdelay_pipeline3[0][15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(14),
      I1 => \sumdelay_pipeline2_reg[1]_15\(14),
      O => \sumdelay_pipeline3[0][15]_i_3_n_0\
    );
\sumdelay_pipeline3[0][15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(13),
      I1 => \sumdelay_pipeline2_reg[1]_15\(13),
      O => \sumdelay_pipeline3[0][15]_i_4_n_0\
    );
\sumdelay_pipeline3[0][15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(12),
      I1 => \sumdelay_pipeline2_reg[1]_15\(12),
      O => \sumdelay_pipeline3[0][15]_i_5_n_0\
    );
\sumdelay_pipeline3[0][19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(19),
      I1 => \sumdelay_pipeline2_reg[1]_15\(19),
      O => \sumdelay_pipeline3[0][19]_i_2_n_0\
    );
\sumdelay_pipeline3[0][19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(18),
      I1 => \sumdelay_pipeline2_reg[1]_15\(18),
      O => \sumdelay_pipeline3[0][19]_i_3_n_0\
    );
\sumdelay_pipeline3[0][19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(17),
      I1 => \sumdelay_pipeline2_reg[1]_15\(17),
      O => \sumdelay_pipeline3[0][19]_i_4_n_0\
    );
\sumdelay_pipeline3[0][19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(16),
      I1 => \sumdelay_pipeline2_reg[1]_15\(16),
      O => \sumdelay_pipeline3[0][19]_i_5_n_0\
    );
\sumdelay_pipeline3[0][23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(23),
      I1 => \sumdelay_pipeline2_reg[1]_15\(23),
      O => \sumdelay_pipeline3[0][23]_i_2_n_0\
    );
\sumdelay_pipeline3[0][23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(22),
      I1 => \sumdelay_pipeline2_reg[1]_15\(22),
      O => \sumdelay_pipeline3[0][23]_i_3_n_0\
    );
\sumdelay_pipeline3[0][23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(21),
      I1 => \sumdelay_pipeline2_reg[1]_15\(21),
      O => \sumdelay_pipeline3[0][23]_i_4_n_0\
    );
\sumdelay_pipeline3[0][23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(20),
      I1 => \sumdelay_pipeline2_reg[1]_15\(20),
      O => \sumdelay_pipeline3[0][23]_i_5_n_0\
    );
\sumdelay_pipeline3[0][27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(27),
      I1 => \sumdelay_pipeline2_reg[1]_15\(27),
      O => \sumdelay_pipeline3[0][27]_i_2_n_0\
    );
\sumdelay_pipeline3[0][27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(26),
      I1 => \sumdelay_pipeline2_reg[1]_15\(26),
      O => \sumdelay_pipeline3[0][27]_i_3_n_0\
    );
\sumdelay_pipeline3[0][27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(25),
      I1 => \sumdelay_pipeline2_reg[1]_15\(25),
      O => \sumdelay_pipeline3[0][27]_i_4_n_0\
    );
\sumdelay_pipeline3[0][27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(24),
      I1 => \sumdelay_pipeline2_reg[1]_15\(24),
      O => \sumdelay_pipeline3[0][27]_i_5_n_0\
    );
\sumdelay_pipeline3[0][30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(30),
      I1 => \sumdelay_pipeline2_reg[1]_15\(30),
      O => \sumdelay_pipeline3[0][30]_i_2_n_0\
    );
\sumdelay_pipeline3[0][30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(29),
      I1 => \sumdelay_pipeline2_reg[1]_15\(29),
      O => \sumdelay_pipeline3[0][30]_i_3_n_0\
    );
\sumdelay_pipeline3[0][30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(28),
      I1 => \sumdelay_pipeline2_reg[1]_15\(28),
      O => \sumdelay_pipeline3[0][30]_i_4_n_0\
    );
\sumdelay_pipeline3[0][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(3),
      I1 => \sumdelay_pipeline2_reg[1]_15\(3),
      O => \sumdelay_pipeline3[0][3]_i_2_n_0\
    );
\sumdelay_pipeline3[0][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(2),
      I1 => \sumdelay_pipeline2_reg[1]_15\(2),
      O => \sumdelay_pipeline3[0][3]_i_3_n_0\
    );
\sumdelay_pipeline3[0][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(1),
      I1 => \sumdelay_pipeline2_reg[1]_15\(1),
      O => \sumdelay_pipeline3[0][3]_i_4_n_0\
    );
\sumdelay_pipeline3[0][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(0),
      I1 => \sumdelay_pipeline2_reg[1]_15\(0),
      O => \sumdelay_pipeline3[0][3]_i_5_n_0\
    );
\sumdelay_pipeline3[0][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(7),
      I1 => \sumdelay_pipeline2_reg[1]_15\(7),
      O => \sumdelay_pipeline3[0][7]_i_2_n_0\
    );
\sumdelay_pipeline3[0][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(6),
      I1 => \sumdelay_pipeline2_reg[1]_15\(6),
      O => \sumdelay_pipeline3[0][7]_i_3_n_0\
    );
\sumdelay_pipeline3[0][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(5),
      I1 => \sumdelay_pipeline2_reg[1]_15\(5),
      O => \sumdelay_pipeline3[0][7]_i_4_n_0\
    );
\sumdelay_pipeline3[0][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(4),
      I1 => \sumdelay_pipeline2_reg[1]_15\(4),
      O => \sumdelay_pipeline3[0][7]_i_5_n_0\
    );
\sumdelay_pipeline3_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(0),
      Q => \sumdelay_pipeline3_reg[0]_23\(0)
    );
\sumdelay_pipeline3_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(10),
      Q => \sumdelay_pipeline3_reg[0]_23\(10)
    );
\sumdelay_pipeline3_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(11),
      Q => \sumdelay_pipeline3_reg[0]_23\(11)
    );
\sumdelay_pipeline3_reg[0][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline3_reg[0][7]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline3_reg[0][11]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline3_reg[0][11]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline3_reg[0][11]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline3_reg[0][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline2_reg[0]_21\(11 downto 8),
      O(3 downto 0) => \sumvector3[0]_22\(11 downto 8),
      S(3) => \sumdelay_pipeline3[0][11]_i_2_n_0\,
      S(2) => \sumdelay_pipeline3[0][11]_i_3_n_0\,
      S(1) => \sumdelay_pipeline3[0][11]_i_4_n_0\,
      S(0) => \sumdelay_pipeline3[0][11]_i_5_n_0\
    );
\sumdelay_pipeline3_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(12),
      Q => \sumdelay_pipeline3_reg[0]_23\(12)
    );
\sumdelay_pipeline3_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(13),
      Q => \sumdelay_pipeline3_reg[0]_23\(13)
    );
\sumdelay_pipeline3_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(14),
      Q => \sumdelay_pipeline3_reg[0]_23\(14)
    );
\sumdelay_pipeline3_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(15),
      Q => \sumdelay_pipeline3_reg[0]_23\(15)
    );
\sumdelay_pipeline3_reg[0][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline3_reg[0][11]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline3_reg[0][15]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline3_reg[0][15]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline3_reg[0][15]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline3_reg[0][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline2_reg[0]_21\(15 downto 12),
      O(3 downto 0) => \sumvector3[0]_22\(15 downto 12),
      S(3) => \sumdelay_pipeline3[0][15]_i_2_n_0\,
      S(2) => \sumdelay_pipeline3[0][15]_i_3_n_0\,
      S(1) => \sumdelay_pipeline3[0][15]_i_4_n_0\,
      S(0) => \sumdelay_pipeline3[0][15]_i_5_n_0\
    );
\sumdelay_pipeline3_reg[0][16]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(16),
      Q => \sumdelay_pipeline3_reg[0]_23\(16)
    );
\sumdelay_pipeline3_reg[0][17]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(17),
      Q => \sumdelay_pipeline3_reg[0]_23\(17)
    );
\sumdelay_pipeline3_reg[0][18]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(18),
      Q => \sumdelay_pipeline3_reg[0]_23\(18)
    );
\sumdelay_pipeline3_reg[0][19]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(19),
      Q => \sumdelay_pipeline3_reg[0]_23\(19)
    );
\sumdelay_pipeline3_reg[0][19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline3_reg[0][15]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline3_reg[0][19]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline3_reg[0][19]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline3_reg[0][19]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline3_reg[0][19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline2_reg[0]_21\(19 downto 16),
      O(3 downto 0) => \sumvector3[0]_22\(19 downto 16),
      S(3) => \sumdelay_pipeline3[0][19]_i_2_n_0\,
      S(2) => \sumdelay_pipeline3[0][19]_i_3_n_0\,
      S(1) => \sumdelay_pipeline3[0][19]_i_4_n_0\,
      S(0) => \sumdelay_pipeline3[0][19]_i_5_n_0\
    );
\sumdelay_pipeline3_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(1),
      Q => \sumdelay_pipeline3_reg[0]_23\(1)
    );
\sumdelay_pipeline3_reg[0][20]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(20),
      Q => \sumdelay_pipeline3_reg[0]_23\(20)
    );
\sumdelay_pipeline3_reg[0][21]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(21),
      Q => \sumdelay_pipeline3_reg[0]_23\(21)
    );
\sumdelay_pipeline3_reg[0][22]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(22),
      Q => \sumdelay_pipeline3_reg[0]_23\(22)
    );
\sumdelay_pipeline3_reg[0][23]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(23),
      Q => \sumdelay_pipeline3_reg[0]_23\(23)
    );
\sumdelay_pipeline3_reg[0][23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline3_reg[0][19]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline3_reg[0][23]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline3_reg[0][23]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline3_reg[0][23]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline3_reg[0][23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline2_reg[0]_21\(23 downto 20),
      O(3 downto 0) => \sumvector3[0]_22\(23 downto 20),
      S(3) => \sumdelay_pipeline3[0][23]_i_2_n_0\,
      S(2) => \sumdelay_pipeline3[0][23]_i_3_n_0\,
      S(1) => \sumdelay_pipeline3[0][23]_i_4_n_0\,
      S(0) => \sumdelay_pipeline3[0][23]_i_5_n_0\
    );
\sumdelay_pipeline3_reg[0][24]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(24),
      Q => \sumdelay_pipeline3_reg[0]_23\(24)
    );
\sumdelay_pipeline3_reg[0][25]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(25),
      Q => \sumdelay_pipeline3_reg[0]_23\(25)
    );
\sumdelay_pipeline3_reg[0][26]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(26),
      Q => \sumdelay_pipeline3_reg[0]_23\(26)
    );
\sumdelay_pipeline3_reg[0][27]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(27),
      Q => \sumdelay_pipeline3_reg[0]_23\(27)
    );
\sumdelay_pipeline3_reg[0][27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline3_reg[0][23]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline3_reg[0][27]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline3_reg[0][27]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline3_reg[0][27]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline3_reg[0][27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline2_reg[0]_21\(27 downto 24),
      O(3 downto 0) => \sumvector3[0]_22\(27 downto 24),
      S(3) => \sumdelay_pipeline3[0][27]_i_2_n_0\,
      S(2) => \sumdelay_pipeline3[0][27]_i_3_n_0\,
      S(1) => \sumdelay_pipeline3[0][27]_i_4_n_0\,
      S(0) => \sumdelay_pipeline3[0][27]_i_5_n_0\
    );
\sumdelay_pipeline3_reg[0][28]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(28),
      Q => \sumdelay_pipeline3_reg[0]_23\(28)
    );
\sumdelay_pipeline3_reg[0][29]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(29),
      Q => \sumdelay_pipeline3_reg[0]_23\(29)
    );
\sumdelay_pipeline3_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(2),
      Q => \sumdelay_pipeline3_reg[0]_23\(2)
    );
\sumdelay_pipeline3_reg[0][30]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(30),
      Q => \sumdelay_pipeline3_reg[0]_23\(30)
    );
\sumdelay_pipeline3_reg[0][30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline3_reg[0][27]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sumdelay_pipeline3_reg[0][30]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sumdelay_pipeline3_reg[0][30]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline3_reg[0][30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \sumdelay_pipeline2_reg[0]_21\(29 downto 28),
      O(3) => \NLW_sumdelay_pipeline3_reg[0][30]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \sumvector3[0]_22\(30 downto 28),
      S(3) => '0',
      S(2) => \sumdelay_pipeline3[0][30]_i_2_n_0\,
      S(1) => \sumdelay_pipeline3[0][30]_i_3_n_0\,
      S(0) => \sumdelay_pipeline3[0][30]_i_4_n_0\
    );
\sumdelay_pipeline3_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(3),
      Q => \sumdelay_pipeline3_reg[0]_23\(3)
    );
\sumdelay_pipeline3_reg[0][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sumdelay_pipeline3_reg[0][3]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline3_reg[0][3]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline3_reg[0][3]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline3_reg[0][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline2_reg[0]_21\(3 downto 0),
      O(3 downto 0) => \sumvector3[0]_22\(3 downto 0),
      S(3) => \sumdelay_pipeline3[0][3]_i_2_n_0\,
      S(2) => \sumdelay_pipeline3[0][3]_i_3_n_0\,
      S(1) => \sumdelay_pipeline3[0][3]_i_4_n_0\,
      S(0) => \sumdelay_pipeline3[0][3]_i_5_n_0\
    );
\sumdelay_pipeline3_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(4),
      Q => \sumdelay_pipeline3_reg[0]_23\(4)
    );
\sumdelay_pipeline3_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(5),
      Q => \sumdelay_pipeline3_reg[0]_23\(5)
    );
\sumdelay_pipeline3_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(6),
      Q => \sumdelay_pipeline3_reg[0]_23\(6)
    );
\sumdelay_pipeline3_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(7),
      Q => \sumdelay_pipeline3_reg[0]_23\(7)
    );
\sumdelay_pipeline3_reg[0][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline3_reg[0][3]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline3_reg[0][7]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline3_reg[0][7]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline3_reg[0][7]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline3_reg[0][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline2_reg[0]_21\(7 downto 4),
      O(3 downto 0) => \sumvector3[0]_22\(7 downto 4),
      S(3) => \sumdelay_pipeline3[0][7]_i_2_n_0\,
      S(2) => \sumdelay_pipeline3[0][7]_i_3_n_0\,
      S(1) => \sumdelay_pipeline3[0][7]_i_4_n_0\,
      S(0) => \sumdelay_pipeline3[0][7]_i_5_n_0\
    );
\sumdelay_pipeline3_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(8),
      Q => \sumdelay_pipeline3_reg[0]_23\(8)
    );
\sumdelay_pipeline3_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(9),
      Q => \sumdelay_pipeline3_reg[0]_23\(9)
    );
\sumdelay_pipeline3_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(0),
      Q => \sumdelay_pipeline3_reg[1]_9\(0)
    );
\sumdelay_pipeline3_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(10),
      Q => \sumdelay_pipeline3_reg[1]_9\(10)
    );
\sumdelay_pipeline3_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(11),
      Q => \sumdelay_pipeline3_reg[1]_9\(11)
    );
\sumdelay_pipeline3_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(12),
      Q => \sumdelay_pipeline3_reg[1]_9\(12)
    );
\sumdelay_pipeline3_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(13),
      Q => \sumdelay_pipeline3_reg[1]_9\(13)
    );
\sumdelay_pipeline3_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(14),
      Q => \sumdelay_pipeline3_reg[1]_9\(14)
    );
\sumdelay_pipeline3_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(15),
      Q => \sumdelay_pipeline3_reg[1]_9\(15)
    );
\sumdelay_pipeline3_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(16),
      Q => \sumdelay_pipeline3_reg[1]_9\(16)
    );
\sumdelay_pipeline3_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(17),
      Q => \sumdelay_pipeline3_reg[1]_9\(17)
    );
\sumdelay_pipeline3_reg[1][18]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(18),
      Q => \sumdelay_pipeline3_reg[1]_9\(18)
    );
\sumdelay_pipeline3_reg[1][19]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(19),
      Q => \sumdelay_pipeline3_reg[1]_9\(19)
    );
\sumdelay_pipeline3_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(1),
      Q => \sumdelay_pipeline3_reg[1]_9\(1)
    );
\sumdelay_pipeline3_reg[1][20]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(20),
      Q => \sumdelay_pipeline3_reg[1]_9\(20)
    );
\sumdelay_pipeline3_reg[1][21]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(21),
      Q => \sumdelay_pipeline3_reg[1]_9\(21)
    );
\sumdelay_pipeline3_reg[1][22]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(22),
      Q => \sumdelay_pipeline3_reg[1]_9\(22)
    );
\sumdelay_pipeline3_reg[1][23]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(23),
      Q => \sumdelay_pipeline3_reg[1]_9\(23)
    );
\sumdelay_pipeline3_reg[1][24]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(24),
      Q => \sumdelay_pipeline3_reg[1]_9\(24)
    );
\sumdelay_pipeline3_reg[1][25]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(25),
      Q => \sumdelay_pipeline3_reg[1]_9\(25)
    );
\sumdelay_pipeline3_reg[1][26]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(26),
      Q => \sumdelay_pipeline3_reg[1]_9\(26)
    );
\sumdelay_pipeline3_reg[1][27]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(27),
      Q => \sumdelay_pipeline3_reg[1]_9\(27)
    );
\sumdelay_pipeline3_reg[1][28]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(28),
      Q => \sumdelay_pipeline3_reg[1]_9\(28)
    );
\sumdelay_pipeline3_reg[1][29]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(29),
      Q => \sumdelay_pipeline3_reg[1]_9\(29)
    );
\sumdelay_pipeline3_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(2),
      Q => \sumdelay_pipeline3_reg[1]_9\(2)
    );
\sumdelay_pipeline3_reg[1][30]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(30),
      Q => \sumdelay_pipeline3_reg[1]_9\(30)
    );
\sumdelay_pipeline3_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(3),
      Q => \sumdelay_pipeline3_reg[1]_9\(3)
    );
\sumdelay_pipeline3_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(4),
      Q => \sumdelay_pipeline3_reg[1]_9\(4)
    );
\sumdelay_pipeline3_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(5),
      Q => \sumdelay_pipeline3_reg[1]_9\(5)
    );
\sumdelay_pipeline3_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(6),
      Q => \sumdelay_pipeline3_reg[1]_9\(6)
    );
\sumdelay_pipeline3_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(7),
      Q => \sumdelay_pipeline3_reg[1]_9\(7)
    );
\sumdelay_pipeline3_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(8),
      Q => \sumdelay_pipeline3_reg[1]_9\(8)
    );
\sumdelay_pipeline3_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(9),
      Q => \sumdelay_pipeline3_reg[1]_9\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_dac_interpolate_0_fir_interp_2 is
  port (
    B : out STD_LOGIC_VECTOR ( 0 to 0 );
    \output_register_reg[30]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_clk : in STD_LOGIC;
    reset0 : in STD_LOGIC;
    \sumdelay_pipeline2_reg[0][30]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_dac_interpolate_0_fir_interp_2 : entity is "fir_interp";
end system_axi_dac_interpolate_0_fir_interp_2;

architecture STRUCTURE of system_axi_dac_interpolate_0_fir_interp_2 is
  signal \^b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_temp_1_n_100 : STD_LOGIC;
  signal add_temp_1_n_101 : STD_LOGIC;
  signal add_temp_1_n_102 : STD_LOGIC;
  signal add_temp_1_n_103 : STD_LOGIC;
  signal add_temp_1_n_104 : STD_LOGIC;
  signal add_temp_1_n_105 : STD_LOGIC;
  signal add_temp_1_n_75 : STD_LOGIC;
  signal add_temp_1_n_76 : STD_LOGIC;
  signal add_temp_1_n_77 : STD_LOGIC;
  signal add_temp_1_n_78 : STD_LOGIC;
  signal add_temp_1_n_79 : STD_LOGIC;
  signal add_temp_1_n_80 : STD_LOGIC;
  signal add_temp_1_n_81 : STD_LOGIC;
  signal add_temp_1_n_82 : STD_LOGIC;
  signal add_temp_1_n_83 : STD_LOGIC;
  signal add_temp_1_n_84 : STD_LOGIC;
  signal add_temp_1_n_85 : STD_LOGIC;
  signal add_temp_1_n_86 : STD_LOGIC;
  signal add_temp_1_n_87 : STD_LOGIC;
  signal add_temp_1_n_88 : STD_LOGIC;
  signal add_temp_1_n_89 : STD_LOGIC;
  signal add_temp_1_n_90 : STD_LOGIC;
  signal add_temp_1_n_91 : STD_LOGIC;
  signal add_temp_1_n_92 : STD_LOGIC;
  signal add_temp_1_n_93 : STD_LOGIC;
  signal add_temp_1_n_94 : STD_LOGIC;
  signal add_temp_1_n_95 : STD_LOGIC;
  signal add_temp_1_n_96 : STD_LOGIC;
  signal add_temp_1_n_97 : STD_LOGIC;
  signal add_temp_1_n_98 : STD_LOGIC;
  signal add_temp_1_n_99 : STD_LOGIC;
  signal add_temp_2_n_100 : STD_LOGIC;
  signal add_temp_2_n_101 : STD_LOGIC;
  signal add_temp_2_n_102 : STD_LOGIC;
  signal add_temp_2_n_103 : STD_LOGIC;
  signal add_temp_2_n_104 : STD_LOGIC;
  signal add_temp_2_n_105 : STD_LOGIC;
  signal add_temp_2_n_74 : STD_LOGIC;
  signal add_temp_2_n_75 : STD_LOGIC;
  signal add_temp_2_n_76 : STD_LOGIC;
  signal add_temp_2_n_77 : STD_LOGIC;
  signal add_temp_2_n_78 : STD_LOGIC;
  signal add_temp_2_n_79 : STD_LOGIC;
  signal add_temp_2_n_80 : STD_LOGIC;
  signal add_temp_2_n_81 : STD_LOGIC;
  signal add_temp_2_n_82 : STD_LOGIC;
  signal add_temp_2_n_83 : STD_LOGIC;
  signal add_temp_2_n_84 : STD_LOGIC;
  signal add_temp_2_n_85 : STD_LOGIC;
  signal add_temp_2_n_86 : STD_LOGIC;
  signal add_temp_2_n_87 : STD_LOGIC;
  signal add_temp_2_n_88 : STD_LOGIC;
  signal add_temp_2_n_89 : STD_LOGIC;
  signal add_temp_2_n_90 : STD_LOGIC;
  signal add_temp_2_n_91 : STD_LOGIC;
  signal add_temp_2_n_92 : STD_LOGIC;
  signal add_temp_2_n_93 : STD_LOGIC;
  signal add_temp_2_n_94 : STD_LOGIC;
  signal add_temp_2_n_95 : STD_LOGIC;
  signal add_temp_2_n_96 : STD_LOGIC;
  signal add_temp_2_n_97 : STD_LOGIC;
  signal add_temp_2_n_98 : STD_LOGIC;
  signal add_temp_2_n_99 : STD_LOGIC;
  signal \add_temp_3_i_1__0_n_0\ : STD_LOGIC;
  signal add_temp_3_n_100 : STD_LOGIC;
  signal add_temp_3_n_101 : STD_LOGIC;
  signal add_temp_3_n_102 : STD_LOGIC;
  signal add_temp_3_n_103 : STD_LOGIC;
  signal add_temp_3_n_104 : STD_LOGIC;
  signal add_temp_3_n_105 : STD_LOGIC;
  signal add_temp_3_n_74 : STD_LOGIC;
  signal add_temp_3_n_75 : STD_LOGIC;
  signal add_temp_3_n_76 : STD_LOGIC;
  signal add_temp_3_n_77 : STD_LOGIC;
  signal add_temp_3_n_78 : STD_LOGIC;
  signal add_temp_3_n_79 : STD_LOGIC;
  signal add_temp_3_n_80 : STD_LOGIC;
  signal add_temp_3_n_81 : STD_LOGIC;
  signal add_temp_3_n_82 : STD_LOGIC;
  signal add_temp_3_n_83 : STD_LOGIC;
  signal add_temp_3_n_84 : STD_LOGIC;
  signal add_temp_3_n_85 : STD_LOGIC;
  signal add_temp_3_n_86 : STD_LOGIC;
  signal add_temp_3_n_87 : STD_LOGIC;
  signal add_temp_3_n_88 : STD_LOGIC;
  signal add_temp_3_n_89 : STD_LOGIC;
  signal add_temp_3_n_90 : STD_LOGIC;
  signal add_temp_3_n_91 : STD_LOGIC;
  signal add_temp_3_n_92 : STD_LOGIC;
  signal add_temp_3_n_93 : STD_LOGIC;
  signal add_temp_3_n_94 : STD_LOGIC;
  signal add_temp_3_n_95 : STD_LOGIC;
  signal add_temp_3_n_96 : STD_LOGIC;
  signal add_temp_3_n_97 : STD_LOGIC;
  signal add_temp_3_n_98 : STD_LOGIC;
  signal add_temp_3_n_99 : STD_LOGIC;
  signal \add_temp_4_i_1__0_n_0\ : STD_LOGIC;
  signal add_temp_4_n_100 : STD_LOGIC;
  signal add_temp_4_n_101 : STD_LOGIC;
  signal add_temp_4_n_102 : STD_LOGIC;
  signal add_temp_4_n_103 : STD_LOGIC;
  signal add_temp_4_n_104 : STD_LOGIC;
  signal add_temp_4_n_105 : STD_LOGIC;
  signal add_temp_4_n_75 : STD_LOGIC;
  signal add_temp_4_n_76 : STD_LOGIC;
  signal add_temp_4_n_77 : STD_LOGIC;
  signal add_temp_4_n_78 : STD_LOGIC;
  signal add_temp_4_n_79 : STD_LOGIC;
  signal add_temp_4_n_80 : STD_LOGIC;
  signal add_temp_4_n_81 : STD_LOGIC;
  signal add_temp_4_n_82 : STD_LOGIC;
  signal add_temp_4_n_83 : STD_LOGIC;
  signal add_temp_4_n_84 : STD_LOGIC;
  signal add_temp_4_n_85 : STD_LOGIC;
  signal add_temp_4_n_86 : STD_LOGIC;
  signal add_temp_4_n_87 : STD_LOGIC;
  signal add_temp_4_n_88 : STD_LOGIC;
  signal add_temp_4_n_89 : STD_LOGIC;
  signal add_temp_4_n_90 : STD_LOGIC;
  signal add_temp_4_n_91 : STD_LOGIC;
  signal add_temp_4_n_92 : STD_LOGIC;
  signal add_temp_4_n_93 : STD_LOGIC;
  signal add_temp_4_n_94 : STD_LOGIC;
  signal add_temp_4_n_95 : STD_LOGIC;
  signal add_temp_4_n_96 : STD_LOGIC;
  signal add_temp_4_n_97 : STD_LOGIC;
  signal add_temp_4_n_98 : STD_LOGIC;
  signal add_temp_4_n_99 : STD_LOGIC;
  signal add_temp_5_n_100 : STD_LOGIC;
  signal add_temp_5_n_101 : STD_LOGIC;
  signal add_temp_5_n_102 : STD_LOGIC;
  signal add_temp_5_n_103 : STD_LOGIC;
  signal add_temp_5_n_104 : STD_LOGIC;
  signal add_temp_5_n_105 : STD_LOGIC;
  signal add_temp_5_n_78 : STD_LOGIC;
  signal add_temp_5_n_79 : STD_LOGIC;
  signal add_temp_5_n_80 : STD_LOGIC;
  signal add_temp_5_n_81 : STD_LOGIC;
  signal add_temp_5_n_82 : STD_LOGIC;
  signal add_temp_5_n_83 : STD_LOGIC;
  signal add_temp_5_n_84 : STD_LOGIC;
  signal add_temp_5_n_85 : STD_LOGIC;
  signal add_temp_5_n_86 : STD_LOGIC;
  signal add_temp_5_n_87 : STD_LOGIC;
  signal add_temp_5_n_88 : STD_LOGIC;
  signal add_temp_5_n_89 : STD_LOGIC;
  signal add_temp_5_n_90 : STD_LOGIC;
  signal add_temp_5_n_91 : STD_LOGIC;
  signal add_temp_5_n_92 : STD_LOGIC;
  signal add_temp_5_n_93 : STD_LOGIC;
  signal add_temp_5_n_94 : STD_LOGIC;
  signal add_temp_5_n_95 : STD_LOGIC;
  signal add_temp_5_n_96 : STD_LOGIC;
  signal add_temp_5_n_97 : STD_LOGIC;
  signal add_temp_5_n_98 : STD_LOGIC;
  signal add_temp_5_n_99 : STD_LOGIC;
  signal add_temp_n_100 : STD_LOGIC;
  signal add_temp_n_101 : STD_LOGIC;
  signal add_temp_n_102 : STD_LOGIC;
  signal add_temp_n_103 : STD_LOGIC;
  signal add_temp_n_104 : STD_LOGIC;
  signal add_temp_n_105 : STD_LOGIC;
  signal add_temp_n_78 : STD_LOGIC;
  signal add_temp_n_79 : STD_LOGIC;
  signal add_temp_n_80 : STD_LOGIC;
  signal add_temp_n_81 : STD_LOGIC;
  signal add_temp_n_82 : STD_LOGIC;
  signal add_temp_n_83 : STD_LOGIC;
  signal add_temp_n_84 : STD_LOGIC;
  signal add_temp_n_85 : STD_LOGIC;
  signal add_temp_n_86 : STD_LOGIC;
  signal add_temp_n_87 : STD_LOGIC;
  signal add_temp_n_88 : STD_LOGIC;
  signal add_temp_n_89 : STD_LOGIC;
  signal add_temp_n_90 : STD_LOGIC;
  signal add_temp_n_91 : STD_LOGIC;
  signal add_temp_n_92 : STD_LOGIC;
  signal add_temp_n_93 : STD_LOGIC;
  signal add_temp_n_94 : STD_LOGIC;
  signal add_temp_n_95 : STD_LOGIC;
  signal add_temp_n_96 : STD_LOGIC;
  signal add_temp_n_97 : STD_LOGIC;
  signal add_temp_n_98 : STD_LOGIC;
  signal add_temp_n_99 : STD_LOGIC;
  signal \cur_count[0]_i_2_n_0\ : STD_LOGIC;
  signal dac_fir_valid : STD_LOGIC;
  signal \delay_pipeline_reg[0]_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \delay_pipeline_reg[10]_18\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \delay_pipeline_reg[11]_19\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \delay_pipeline_reg[1]_4\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \delay_pipeline_reg[2]_5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \delay_pipeline_reg[3]_6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \delay_pipeline_reg[4]_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \delay_pipeline_reg[5]_11\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \delay_pipeline_reg[6]_12\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \delay_pipeline_reg[7]_13\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \delay_pipeline_reg[8]_16\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \delay_pipeline_reg[9]_17\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \output_register[11]_i_2_n_0\ : STD_LOGIC;
  signal \output_register[11]_i_3_n_0\ : STD_LOGIC;
  signal \output_register[11]_i_4_n_0\ : STD_LOGIC;
  signal \output_register[11]_i_5_n_0\ : STD_LOGIC;
  signal \output_register[15]_i_2_n_0\ : STD_LOGIC;
  signal \output_register[15]_i_3_n_0\ : STD_LOGIC;
  signal \output_register[15]_i_4_n_0\ : STD_LOGIC;
  signal \output_register[15]_i_5_n_0\ : STD_LOGIC;
  signal \output_register[19]_i_2_n_0\ : STD_LOGIC;
  signal \output_register[19]_i_3_n_0\ : STD_LOGIC;
  signal \output_register[19]_i_4_n_0\ : STD_LOGIC;
  signal \output_register[19]_i_5_n_0\ : STD_LOGIC;
  signal \output_register[23]_i_2_n_0\ : STD_LOGIC;
  signal \output_register[23]_i_3_n_0\ : STD_LOGIC;
  signal \output_register[23]_i_4_n_0\ : STD_LOGIC;
  signal \output_register[23]_i_5_n_0\ : STD_LOGIC;
  signal \output_register[27]_i_2_n_0\ : STD_LOGIC;
  signal \output_register[27]_i_3_n_0\ : STD_LOGIC;
  signal \output_register[27]_i_4_n_0\ : STD_LOGIC;
  signal \output_register[27]_i_5_n_0\ : STD_LOGIC;
  signal \output_register[30]_i_2_n_0\ : STD_LOGIC;
  signal \output_register[30]_i_3_n_0\ : STD_LOGIC;
  signal \output_register[30]_i_4_n_0\ : STD_LOGIC;
  signal \output_register[3]_i_2_n_0\ : STD_LOGIC;
  signal \output_register[3]_i_3_n_0\ : STD_LOGIC;
  signal \output_register[3]_i_4_n_0\ : STD_LOGIC;
  signal \output_register[3]_i_5_n_0\ : STD_LOGIC;
  signal \output_register[7]_i_2_n_0\ : STD_LOGIC;
  signal \output_register[7]_i_3_n_0\ : STD_LOGIC;
  signal \output_register[7]_i_4_n_0\ : STD_LOGIC;
  signal \output_register[7]_i_5_n_0\ : STD_LOGIC;
  signal \output_register_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \output_register_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \output_register_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \output_register_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \output_register_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \output_register_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \output_register_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \output_register_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \output_register_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \output_register_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \output_register_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \output_register_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \output_register_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \output_register_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \output_register_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \output_register_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \output_register_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \output_register_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \output_register_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \output_register_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \output_register_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \output_register_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \output_register_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \output_register_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \output_register_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \output_register_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \output_register_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \output_register_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \output_register_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \output_register_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \product_10_i_1__0_n_0\ : STD_LOGIC;
  signal \product_10_i_2__0_n_0\ : STD_LOGIC;
  signal product_10_n_100 : STD_LOGIC;
  signal product_10_n_101 : STD_LOGIC;
  signal product_10_n_102 : STD_LOGIC;
  signal product_10_n_103 : STD_LOGIC;
  signal product_10_n_104 : STD_LOGIC;
  signal product_10_n_105 : STD_LOGIC;
  signal product_10_n_106 : STD_LOGIC;
  signal product_10_n_107 : STD_LOGIC;
  signal product_10_n_108 : STD_LOGIC;
  signal product_10_n_109 : STD_LOGIC;
  signal product_10_n_110 : STD_LOGIC;
  signal product_10_n_111 : STD_LOGIC;
  signal product_10_n_112 : STD_LOGIC;
  signal product_10_n_113 : STD_LOGIC;
  signal product_10_n_114 : STD_LOGIC;
  signal product_10_n_115 : STD_LOGIC;
  signal product_10_n_116 : STD_LOGIC;
  signal product_10_n_117 : STD_LOGIC;
  signal product_10_n_118 : STD_LOGIC;
  signal product_10_n_119 : STD_LOGIC;
  signal product_10_n_120 : STD_LOGIC;
  signal product_10_n_121 : STD_LOGIC;
  signal product_10_n_122 : STD_LOGIC;
  signal product_10_n_123 : STD_LOGIC;
  signal product_10_n_124 : STD_LOGIC;
  signal product_10_n_125 : STD_LOGIC;
  signal product_10_n_126 : STD_LOGIC;
  signal product_10_n_127 : STD_LOGIC;
  signal product_10_n_128 : STD_LOGIC;
  signal product_10_n_129 : STD_LOGIC;
  signal product_10_n_130 : STD_LOGIC;
  signal product_10_n_131 : STD_LOGIC;
  signal product_10_n_132 : STD_LOGIC;
  signal product_10_n_133 : STD_LOGIC;
  signal product_10_n_134 : STD_LOGIC;
  signal product_10_n_135 : STD_LOGIC;
  signal product_10_n_136 : STD_LOGIC;
  signal product_10_n_137 : STD_LOGIC;
  signal product_10_n_138 : STD_LOGIC;
  signal product_10_n_139 : STD_LOGIC;
  signal product_10_n_140 : STD_LOGIC;
  signal product_10_n_141 : STD_LOGIC;
  signal product_10_n_142 : STD_LOGIC;
  signal product_10_n_143 : STD_LOGIC;
  signal product_10_n_144 : STD_LOGIC;
  signal product_10_n_145 : STD_LOGIC;
  signal product_10_n_146 : STD_LOGIC;
  signal product_10_n_147 : STD_LOGIC;
  signal product_10_n_148 : STD_LOGIC;
  signal product_10_n_149 : STD_LOGIC;
  signal product_10_n_150 : STD_LOGIC;
  signal product_10_n_151 : STD_LOGIC;
  signal product_10_n_152 : STD_LOGIC;
  signal product_10_n_153 : STD_LOGIC;
  signal product_10_n_80 : STD_LOGIC;
  signal product_10_n_81 : STD_LOGIC;
  signal product_10_n_82 : STD_LOGIC;
  signal product_10_n_83 : STD_LOGIC;
  signal product_10_n_84 : STD_LOGIC;
  signal product_10_n_85 : STD_LOGIC;
  signal product_10_n_86 : STD_LOGIC;
  signal product_10_n_87 : STD_LOGIC;
  signal product_10_n_88 : STD_LOGIC;
  signal product_10_n_89 : STD_LOGIC;
  signal product_10_n_90 : STD_LOGIC;
  signal product_10_n_91 : STD_LOGIC;
  signal product_10_n_92 : STD_LOGIC;
  signal product_10_n_93 : STD_LOGIC;
  signal product_10_n_94 : STD_LOGIC;
  signal product_10_n_95 : STD_LOGIC;
  signal product_10_n_96 : STD_LOGIC;
  signal product_10_n_97 : STD_LOGIC;
  signal product_10_n_98 : STD_LOGIC;
  signal product_10_n_99 : STD_LOGIC;
  signal product_2_n_100 : STD_LOGIC;
  signal product_2_n_101 : STD_LOGIC;
  signal product_2_n_102 : STD_LOGIC;
  signal product_2_n_103 : STD_LOGIC;
  signal product_2_n_104 : STD_LOGIC;
  signal product_2_n_105 : STD_LOGIC;
  signal product_2_n_106 : STD_LOGIC;
  signal product_2_n_107 : STD_LOGIC;
  signal product_2_n_108 : STD_LOGIC;
  signal product_2_n_109 : STD_LOGIC;
  signal product_2_n_110 : STD_LOGIC;
  signal product_2_n_111 : STD_LOGIC;
  signal product_2_n_112 : STD_LOGIC;
  signal product_2_n_113 : STD_LOGIC;
  signal product_2_n_114 : STD_LOGIC;
  signal product_2_n_115 : STD_LOGIC;
  signal product_2_n_116 : STD_LOGIC;
  signal product_2_n_117 : STD_LOGIC;
  signal product_2_n_118 : STD_LOGIC;
  signal product_2_n_119 : STD_LOGIC;
  signal product_2_n_120 : STD_LOGIC;
  signal product_2_n_121 : STD_LOGIC;
  signal product_2_n_122 : STD_LOGIC;
  signal product_2_n_123 : STD_LOGIC;
  signal product_2_n_124 : STD_LOGIC;
  signal product_2_n_125 : STD_LOGIC;
  signal product_2_n_126 : STD_LOGIC;
  signal product_2_n_127 : STD_LOGIC;
  signal product_2_n_128 : STD_LOGIC;
  signal product_2_n_129 : STD_LOGIC;
  signal product_2_n_130 : STD_LOGIC;
  signal product_2_n_131 : STD_LOGIC;
  signal product_2_n_132 : STD_LOGIC;
  signal product_2_n_133 : STD_LOGIC;
  signal product_2_n_134 : STD_LOGIC;
  signal product_2_n_135 : STD_LOGIC;
  signal product_2_n_136 : STD_LOGIC;
  signal product_2_n_137 : STD_LOGIC;
  signal product_2_n_138 : STD_LOGIC;
  signal product_2_n_139 : STD_LOGIC;
  signal product_2_n_140 : STD_LOGIC;
  signal product_2_n_141 : STD_LOGIC;
  signal product_2_n_142 : STD_LOGIC;
  signal product_2_n_143 : STD_LOGIC;
  signal product_2_n_144 : STD_LOGIC;
  signal product_2_n_145 : STD_LOGIC;
  signal product_2_n_146 : STD_LOGIC;
  signal product_2_n_147 : STD_LOGIC;
  signal product_2_n_148 : STD_LOGIC;
  signal product_2_n_149 : STD_LOGIC;
  signal product_2_n_150 : STD_LOGIC;
  signal product_2_n_151 : STD_LOGIC;
  signal product_2_n_152 : STD_LOGIC;
  signal product_2_n_153 : STD_LOGIC;
  signal product_2_n_78 : STD_LOGIC;
  signal product_2_n_79 : STD_LOGIC;
  signal product_2_n_80 : STD_LOGIC;
  signal product_2_n_81 : STD_LOGIC;
  signal product_2_n_82 : STD_LOGIC;
  signal product_2_n_83 : STD_LOGIC;
  signal product_2_n_84 : STD_LOGIC;
  signal product_2_n_85 : STD_LOGIC;
  signal product_2_n_86 : STD_LOGIC;
  signal product_2_n_87 : STD_LOGIC;
  signal product_2_n_88 : STD_LOGIC;
  signal product_2_n_89 : STD_LOGIC;
  signal product_2_n_90 : STD_LOGIC;
  signal product_2_n_91 : STD_LOGIC;
  signal product_2_n_92 : STD_LOGIC;
  signal product_2_n_93 : STD_LOGIC;
  signal product_2_n_94 : STD_LOGIC;
  signal product_2_n_95 : STD_LOGIC;
  signal product_2_n_96 : STD_LOGIC;
  signal product_2_n_97 : STD_LOGIC;
  signal product_2_n_98 : STD_LOGIC;
  signal product_2_n_99 : STD_LOGIC;
  signal product_4_n_100 : STD_LOGIC;
  signal product_4_n_101 : STD_LOGIC;
  signal product_4_n_102 : STD_LOGIC;
  signal product_4_n_103 : STD_LOGIC;
  signal product_4_n_104 : STD_LOGIC;
  signal product_4_n_105 : STD_LOGIC;
  signal product_4_n_106 : STD_LOGIC;
  signal product_4_n_107 : STD_LOGIC;
  signal product_4_n_108 : STD_LOGIC;
  signal product_4_n_109 : STD_LOGIC;
  signal product_4_n_110 : STD_LOGIC;
  signal product_4_n_111 : STD_LOGIC;
  signal product_4_n_112 : STD_LOGIC;
  signal product_4_n_113 : STD_LOGIC;
  signal product_4_n_114 : STD_LOGIC;
  signal product_4_n_115 : STD_LOGIC;
  signal product_4_n_116 : STD_LOGIC;
  signal product_4_n_117 : STD_LOGIC;
  signal product_4_n_118 : STD_LOGIC;
  signal product_4_n_119 : STD_LOGIC;
  signal product_4_n_120 : STD_LOGIC;
  signal product_4_n_121 : STD_LOGIC;
  signal product_4_n_122 : STD_LOGIC;
  signal product_4_n_123 : STD_LOGIC;
  signal product_4_n_124 : STD_LOGIC;
  signal product_4_n_125 : STD_LOGIC;
  signal product_4_n_126 : STD_LOGIC;
  signal product_4_n_127 : STD_LOGIC;
  signal product_4_n_128 : STD_LOGIC;
  signal product_4_n_129 : STD_LOGIC;
  signal product_4_n_130 : STD_LOGIC;
  signal product_4_n_131 : STD_LOGIC;
  signal product_4_n_132 : STD_LOGIC;
  signal product_4_n_133 : STD_LOGIC;
  signal product_4_n_134 : STD_LOGIC;
  signal product_4_n_135 : STD_LOGIC;
  signal product_4_n_136 : STD_LOGIC;
  signal product_4_n_137 : STD_LOGIC;
  signal product_4_n_138 : STD_LOGIC;
  signal product_4_n_139 : STD_LOGIC;
  signal product_4_n_140 : STD_LOGIC;
  signal product_4_n_141 : STD_LOGIC;
  signal product_4_n_142 : STD_LOGIC;
  signal product_4_n_143 : STD_LOGIC;
  signal product_4_n_144 : STD_LOGIC;
  signal product_4_n_145 : STD_LOGIC;
  signal product_4_n_146 : STD_LOGIC;
  signal product_4_n_147 : STD_LOGIC;
  signal product_4_n_148 : STD_LOGIC;
  signal product_4_n_149 : STD_LOGIC;
  signal product_4_n_150 : STD_LOGIC;
  signal product_4_n_151 : STD_LOGIC;
  signal product_4_n_152 : STD_LOGIC;
  signal product_4_n_153 : STD_LOGIC;
  signal product_4_n_77 : STD_LOGIC;
  signal product_4_n_78 : STD_LOGIC;
  signal product_4_n_79 : STD_LOGIC;
  signal product_4_n_80 : STD_LOGIC;
  signal product_4_n_81 : STD_LOGIC;
  signal product_4_n_82 : STD_LOGIC;
  signal product_4_n_83 : STD_LOGIC;
  signal product_4_n_84 : STD_LOGIC;
  signal product_4_n_85 : STD_LOGIC;
  signal product_4_n_86 : STD_LOGIC;
  signal product_4_n_87 : STD_LOGIC;
  signal product_4_n_88 : STD_LOGIC;
  signal product_4_n_89 : STD_LOGIC;
  signal product_4_n_90 : STD_LOGIC;
  signal product_4_n_91 : STD_LOGIC;
  signal product_4_n_92 : STD_LOGIC;
  signal product_4_n_93 : STD_LOGIC;
  signal product_4_n_94 : STD_LOGIC;
  signal product_4_n_95 : STD_LOGIC;
  signal product_4_n_96 : STD_LOGIC;
  signal product_4_n_97 : STD_LOGIC;
  signal product_4_n_98 : STD_LOGIC;
  signal product_4_n_99 : STD_LOGIC;
  signal \product_6_i_1__0_n_0\ : STD_LOGIC;
  signal product_6_n_100 : STD_LOGIC;
  signal product_6_n_101 : STD_LOGIC;
  signal product_6_n_102 : STD_LOGIC;
  signal product_6_n_103 : STD_LOGIC;
  signal product_6_n_104 : STD_LOGIC;
  signal product_6_n_105 : STD_LOGIC;
  signal product_6_n_106 : STD_LOGIC;
  signal product_6_n_107 : STD_LOGIC;
  signal product_6_n_108 : STD_LOGIC;
  signal product_6_n_109 : STD_LOGIC;
  signal product_6_n_110 : STD_LOGIC;
  signal product_6_n_111 : STD_LOGIC;
  signal product_6_n_112 : STD_LOGIC;
  signal product_6_n_113 : STD_LOGIC;
  signal product_6_n_114 : STD_LOGIC;
  signal product_6_n_115 : STD_LOGIC;
  signal product_6_n_116 : STD_LOGIC;
  signal product_6_n_117 : STD_LOGIC;
  signal product_6_n_118 : STD_LOGIC;
  signal product_6_n_119 : STD_LOGIC;
  signal product_6_n_120 : STD_LOGIC;
  signal product_6_n_121 : STD_LOGIC;
  signal product_6_n_122 : STD_LOGIC;
  signal product_6_n_123 : STD_LOGIC;
  signal product_6_n_124 : STD_LOGIC;
  signal product_6_n_125 : STD_LOGIC;
  signal product_6_n_126 : STD_LOGIC;
  signal product_6_n_127 : STD_LOGIC;
  signal product_6_n_128 : STD_LOGIC;
  signal product_6_n_129 : STD_LOGIC;
  signal product_6_n_130 : STD_LOGIC;
  signal product_6_n_131 : STD_LOGIC;
  signal product_6_n_132 : STD_LOGIC;
  signal product_6_n_133 : STD_LOGIC;
  signal product_6_n_134 : STD_LOGIC;
  signal product_6_n_135 : STD_LOGIC;
  signal product_6_n_136 : STD_LOGIC;
  signal product_6_n_137 : STD_LOGIC;
  signal product_6_n_138 : STD_LOGIC;
  signal product_6_n_139 : STD_LOGIC;
  signal product_6_n_140 : STD_LOGIC;
  signal product_6_n_141 : STD_LOGIC;
  signal product_6_n_142 : STD_LOGIC;
  signal product_6_n_143 : STD_LOGIC;
  signal product_6_n_144 : STD_LOGIC;
  signal product_6_n_145 : STD_LOGIC;
  signal product_6_n_146 : STD_LOGIC;
  signal product_6_n_147 : STD_LOGIC;
  signal product_6_n_148 : STD_LOGIC;
  signal product_6_n_149 : STD_LOGIC;
  signal product_6_n_150 : STD_LOGIC;
  signal product_6_n_151 : STD_LOGIC;
  signal product_6_n_152 : STD_LOGIC;
  signal product_6_n_153 : STD_LOGIC;
  signal product_6_n_74 : STD_LOGIC;
  signal product_6_n_75 : STD_LOGIC;
  signal product_6_n_76 : STD_LOGIC;
  signal product_6_n_77 : STD_LOGIC;
  signal product_6_n_78 : STD_LOGIC;
  signal product_6_n_79 : STD_LOGIC;
  signal product_6_n_80 : STD_LOGIC;
  signal product_6_n_81 : STD_LOGIC;
  signal product_6_n_82 : STD_LOGIC;
  signal product_6_n_83 : STD_LOGIC;
  signal product_6_n_84 : STD_LOGIC;
  signal product_6_n_85 : STD_LOGIC;
  signal product_6_n_86 : STD_LOGIC;
  signal product_6_n_87 : STD_LOGIC;
  signal product_6_n_88 : STD_LOGIC;
  signal product_6_n_89 : STD_LOGIC;
  signal product_6_n_90 : STD_LOGIC;
  signal product_6_n_91 : STD_LOGIC;
  signal product_6_n_92 : STD_LOGIC;
  signal product_6_n_93 : STD_LOGIC;
  signal product_6_n_94 : STD_LOGIC;
  signal product_6_n_95 : STD_LOGIC;
  signal product_6_n_96 : STD_LOGIC;
  signal product_6_n_97 : STD_LOGIC;
  signal product_6_n_98 : STD_LOGIC;
  signal product_6_n_99 : STD_LOGIC;
  signal product_8_n_100 : STD_LOGIC;
  signal product_8_n_101 : STD_LOGIC;
  signal product_8_n_102 : STD_LOGIC;
  signal product_8_n_103 : STD_LOGIC;
  signal product_8_n_104 : STD_LOGIC;
  signal product_8_n_105 : STD_LOGIC;
  signal product_8_n_106 : STD_LOGIC;
  signal product_8_n_107 : STD_LOGIC;
  signal product_8_n_108 : STD_LOGIC;
  signal product_8_n_109 : STD_LOGIC;
  signal product_8_n_110 : STD_LOGIC;
  signal product_8_n_111 : STD_LOGIC;
  signal product_8_n_112 : STD_LOGIC;
  signal product_8_n_113 : STD_LOGIC;
  signal product_8_n_114 : STD_LOGIC;
  signal product_8_n_115 : STD_LOGIC;
  signal product_8_n_116 : STD_LOGIC;
  signal product_8_n_117 : STD_LOGIC;
  signal product_8_n_118 : STD_LOGIC;
  signal product_8_n_119 : STD_LOGIC;
  signal product_8_n_120 : STD_LOGIC;
  signal product_8_n_121 : STD_LOGIC;
  signal product_8_n_122 : STD_LOGIC;
  signal product_8_n_123 : STD_LOGIC;
  signal product_8_n_124 : STD_LOGIC;
  signal product_8_n_125 : STD_LOGIC;
  signal product_8_n_126 : STD_LOGIC;
  signal product_8_n_127 : STD_LOGIC;
  signal product_8_n_128 : STD_LOGIC;
  signal product_8_n_129 : STD_LOGIC;
  signal product_8_n_130 : STD_LOGIC;
  signal product_8_n_131 : STD_LOGIC;
  signal product_8_n_132 : STD_LOGIC;
  signal product_8_n_133 : STD_LOGIC;
  signal product_8_n_134 : STD_LOGIC;
  signal product_8_n_135 : STD_LOGIC;
  signal product_8_n_136 : STD_LOGIC;
  signal product_8_n_137 : STD_LOGIC;
  signal product_8_n_138 : STD_LOGIC;
  signal product_8_n_139 : STD_LOGIC;
  signal product_8_n_140 : STD_LOGIC;
  signal product_8_n_141 : STD_LOGIC;
  signal product_8_n_142 : STD_LOGIC;
  signal product_8_n_143 : STD_LOGIC;
  signal product_8_n_144 : STD_LOGIC;
  signal product_8_n_145 : STD_LOGIC;
  signal product_8_n_146 : STD_LOGIC;
  signal product_8_n_147 : STD_LOGIC;
  signal product_8_n_148 : STD_LOGIC;
  signal product_8_n_149 : STD_LOGIC;
  signal product_8_n_150 : STD_LOGIC;
  signal product_8_n_151 : STD_LOGIC;
  signal product_8_n_152 : STD_LOGIC;
  signal product_8_n_153 : STD_LOGIC;
  signal product_8_n_77 : STD_LOGIC;
  signal product_8_n_78 : STD_LOGIC;
  signal product_8_n_79 : STD_LOGIC;
  signal product_8_n_80 : STD_LOGIC;
  signal product_8_n_81 : STD_LOGIC;
  signal product_8_n_82 : STD_LOGIC;
  signal product_8_n_83 : STD_LOGIC;
  signal product_8_n_84 : STD_LOGIC;
  signal product_8_n_85 : STD_LOGIC;
  signal product_8_n_86 : STD_LOGIC;
  signal product_8_n_87 : STD_LOGIC;
  signal product_8_n_88 : STD_LOGIC;
  signal product_8_n_89 : STD_LOGIC;
  signal product_8_n_90 : STD_LOGIC;
  signal product_8_n_91 : STD_LOGIC;
  signal product_8_n_92 : STD_LOGIC;
  signal product_8_n_93 : STD_LOGIC;
  signal product_8_n_94 : STD_LOGIC;
  signal product_8_n_95 : STD_LOGIC;
  signal product_8_n_96 : STD_LOGIC;
  signal product_8_n_97 : STD_LOGIC;
  signal product_8_n_98 : STD_LOGIC;
  signal product_8_n_99 : STD_LOGIC;
  signal product_n_100 : STD_LOGIC;
  signal product_n_101 : STD_LOGIC;
  signal product_n_102 : STD_LOGIC;
  signal product_n_103 : STD_LOGIC;
  signal product_n_104 : STD_LOGIC;
  signal product_n_105 : STD_LOGIC;
  signal product_n_106 : STD_LOGIC;
  signal product_n_107 : STD_LOGIC;
  signal product_n_108 : STD_LOGIC;
  signal product_n_109 : STD_LOGIC;
  signal product_n_110 : STD_LOGIC;
  signal product_n_111 : STD_LOGIC;
  signal product_n_112 : STD_LOGIC;
  signal product_n_113 : STD_LOGIC;
  signal product_n_114 : STD_LOGIC;
  signal product_n_115 : STD_LOGIC;
  signal product_n_116 : STD_LOGIC;
  signal product_n_117 : STD_LOGIC;
  signal product_n_118 : STD_LOGIC;
  signal product_n_119 : STD_LOGIC;
  signal product_n_120 : STD_LOGIC;
  signal product_n_121 : STD_LOGIC;
  signal product_n_122 : STD_LOGIC;
  signal product_n_123 : STD_LOGIC;
  signal product_n_124 : STD_LOGIC;
  signal product_n_125 : STD_LOGIC;
  signal product_n_126 : STD_LOGIC;
  signal product_n_127 : STD_LOGIC;
  signal product_n_128 : STD_LOGIC;
  signal product_n_129 : STD_LOGIC;
  signal product_n_130 : STD_LOGIC;
  signal product_n_131 : STD_LOGIC;
  signal product_n_132 : STD_LOGIC;
  signal product_n_133 : STD_LOGIC;
  signal product_n_134 : STD_LOGIC;
  signal product_n_135 : STD_LOGIC;
  signal product_n_136 : STD_LOGIC;
  signal product_n_137 : STD_LOGIC;
  signal product_n_138 : STD_LOGIC;
  signal product_n_139 : STD_LOGIC;
  signal product_n_140 : STD_LOGIC;
  signal product_n_141 : STD_LOGIC;
  signal product_n_142 : STD_LOGIC;
  signal product_n_143 : STD_LOGIC;
  signal product_n_144 : STD_LOGIC;
  signal product_n_145 : STD_LOGIC;
  signal product_n_146 : STD_LOGIC;
  signal product_n_147 : STD_LOGIC;
  signal product_n_148 : STD_LOGIC;
  signal product_n_149 : STD_LOGIC;
  signal product_n_150 : STD_LOGIC;
  signal product_n_151 : STD_LOGIC;
  signal product_n_152 : STD_LOGIC;
  signal product_n_153 : STD_LOGIC;
  signal product_n_81 : STD_LOGIC;
  signal product_n_82 : STD_LOGIC;
  signal product_n_83 : STD_LOGIC;
  signal product_n_84 : STD_LOGIC;
  signal product_n_85 : STD_LOGIC;
  signal product_n_86 : STD_LOGIC;
  signal product_n_87 : STD_LOGIC;
  signal product_n_88 : STD_LOGIC;
  signal product_n_89 : STD_LOGIC;
  signal product_n_90 : STD_LOGIC;
  signal product_n_91 : STD_LOGIC;
  signal product_n_92 : STD_LOGIC;
  signal product_n_93 : STD_LOGIC;
  signal product_n_94 : STD_LOGIC;
  signal product_n_95 : STD_LOGIC;
  signal product_n_96 : STD_LOGIC;
  signal product_n_97 : STD_LOGIC;
  signal product_n_98 : STD_LOGIC;
  signal product_n_99 : STD_LOGIC;
  signal sum4 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \sumdelay_pipeline1_reg[0]_2\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \sumdelay_pipeline1_reg[2]_1\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \sumdelay_pipeline1_reg[4]_0\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \sumdelay_pipeline2[0][11]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][11]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][11]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][11]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][15]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][15]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][15]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][15]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][19]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][19]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][19]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][19]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][23]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][23]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][23]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][23]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][27]_i_2_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][27]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][27]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][27]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][27]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][30]_i_3_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][30]_i_4_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][30]_i_5_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][30]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][3]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][3]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][3]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][3]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][7]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][7]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][7]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[0][7]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][11]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][11]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][11]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][11]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][15]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][15]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][15]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][15]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][19]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][19]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][19]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][19]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][23]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][23]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][23]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][23]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][27]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][27]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][27]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][27]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][30]_i_4_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][30]_i_5_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][30]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][3]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][3]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][3]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][3]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][7]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][7]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][7]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[1][7]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][11]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][11]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][11]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][11]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][15]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][15]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][15]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][15]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][19]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][19]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][19]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][19]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][23]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][23]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][23]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][23]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][27]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][27]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][27]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][27]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][30]_i_4_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][30]_i_5_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][30]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][3]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][3]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][3]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][3]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][7]_i_6_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][7]_i_7_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][7]_i_8_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2[2][7]_i_9_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][11]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][11]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][11]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][15]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][15]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][15]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][19]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][19]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][19]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][19]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][23]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][23]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][23]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][23]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][27]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][27]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][27]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][27]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][30]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][30]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][3]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][3]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][3]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][7]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][7]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0][7]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[0]_21\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \sumdelay_pipeline2_reg[1][11]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][11]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][11]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][11]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][15]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][15]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][15]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][15]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][19]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][19]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][19]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][19]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][23]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][23]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][23]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][23]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][27]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][27]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][27]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][27]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][30]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][30]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][3]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][3]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][3]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][7]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][7]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1][7]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[1]_15\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \sumdelay_pipeline2_reg[2][11]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][11]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][11]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][11]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][15]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][15]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][15]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][15]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][19]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][19]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][19]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][19]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][23]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][23]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][23]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][23]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][27]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][27]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][27]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][27]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][30]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][30]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][3]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][3]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][3]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][7]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][7]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][7]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2]_8\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \sumdelay_pipeline3[0][11]_i_2_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][11]_i_3_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][11]_i_4_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][11]_i_5_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][15]_i_2_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][15]_i_3_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][15]_i_4_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][15]_i_5_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][19]_i_2_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][19]_i_3_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][19]_i_4_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][19]_i_5_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][23]_i_2_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][23]_i_3_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][23]_i_4_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][23]_i_5_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][27]_i_2_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][27]_i_3_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][27]_i_4_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][27]_i_5_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][30]_i_2_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][30]_i_3_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][30]_i_4_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][3]_i_3_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][3]_i_4_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][3]_i_5_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][7]_i_3_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][7]_i_4_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3[0][7]_i_5_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][11]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][11]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][11]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][15]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][15]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][15]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][19]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][19]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][19]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][19]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][23]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][23]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][23]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][23]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][27]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][27]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][27]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][27]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][30]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][30]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][3]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][3]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][3]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][7]_i_1_n_1\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][7]_i_1_n_2\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0][7]_i_1_n_3\ : STD_LOGIC;
  signal \sumdelay_pipeline3_reg[0]_23\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \sumdelay_pipeline3_reg[1]_9\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \sumvector2[0]_20\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \sumvector2[1]_14\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \sumvector2[2]_7\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \sumvector3[0]_22\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal NLW_add_temp_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_temp_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_temp_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_temp_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_add_temp_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_temp_1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_temp_1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_temp_1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_temp_1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_add_temp_1_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_temp_2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_temp_2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_temp_2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_temp_2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_add_temp_2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_temp_3_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_3_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_3_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_3_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_3_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_3_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_3_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_temp_3_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_temp_3_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_temp_3_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_add_temp_3_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_temp_4_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_4_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_4_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_4_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_4_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_4_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_4_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_temp_4_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_temp_4_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_temp_4_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_add_temp_4_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_temp_5_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_5_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_5_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_5_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_5_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_5_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_temp_5_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_temp_5_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_temp_5_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_temp_5_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_add_temp_5_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_output_register_reg[30]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_output_register_reg[30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_product_10_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_10_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_10_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_10_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_10_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_10_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_10_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_product_10_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_product_10_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_product_10_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_product_2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_product_2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_product_2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_product_2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_product_4_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_4_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_4_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_4_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_4_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_4_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_4_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_product_4_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_product_4_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_product_4_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_product_6_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_6_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_6_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_6_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_6_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_6_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_6_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_product_6_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_product_6_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_product_6_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_product_8_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_8_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_8_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_8_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_8_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_8_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_8_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_product_8_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_product_8_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_product_8_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal \NLW_sumdelay_pipeline2_reg[0][30]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sumdelay_pipeline2_reg[0][30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sumdelay_pipeline2_reg[1][30]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sumdelay_pipeline2_reg[1][30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sumdelay_pipeline2_reg[2][30]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sumdelay_pipeline2_reg[2][30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sumdelay_pipeline3_reg[0][30]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sumdelay_pipeline3_reg[0][30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of add_temp : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of add_temp_1 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of add_temp_2 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of add_temp_3 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of add_temp_4 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of add_temp_5 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of product : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of product_10 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of product_2 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of product_4 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of product_6 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of product_8 : label is "{SYNTH-13 {cell *THIS*}}";
begin
  B(0) <= \^b\(0);
add_temp: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \delay_pipeline_reg[10]_18\(15),
      A(28) => \delay_pipeline_reg[10]_18\(15),
      A(27) => \delay_pipeline_reg[10]_18\(15),
      A(26) => \delay_pipeline_reg[10]_18\(15),
      A(25) => \delay_pipeline_reg[10]_18\(15),
      A(24) => \delay_pipeline_reg[10]_18\(15),
      A(23) => \delay_pipeline_reg[10]_18\(15),
      A(22) => \delay_pipeline_reg[10]_18\(15),
      A(21) => \delay_pipeline_reg[10]_18\(15),
      A(20) => \delay_pipeline_reg[10]_18\(15),
      A(19) => \delay_pipeline_reg[10]_18\(15),
      A(18) => \delay_pipeline_reg[10]_18\(15),
      A(17) => \delay_pipeline_reg[10]_18\(15),
      A(16) => \delay_pipeline_reg[10]_18\(15),
      A(15 downto 0) => \delay_pipeline_reg[10]_18\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_temp_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^b\(0),
      B(16) => \^b\(0),
      B(15) => \^b\(0),
      B(14) => \^b\(0),
      B(13) => \^b\(0),
      B(12) => \^b\(0),
      B(11) => \^b\(0),
      B(10) => \^b\(0),
      B(9) => \^b\(0),
      B(8) => '1',
      B(7) => \product_6_i_1__0_n_0\,
      B(6 downto 4) => B"111",
      B(3) => \^b\(0),
      B(2 downto 0) => B"010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_temp_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_temp_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_temp_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => dac_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_temp_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_add_temp_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_add_temp_P_UNCONNECTED(47 downto 28),
      P(27) => add_temp_n_78,
      P(26) => add_temp_n_79,
      P(25) => add_temp_n_80,
      P(24) => add_temp_n_81,
      P(23) => add_temp_n_82,
      P(22) => add_temp_n_83,
      P(21) => add_temp_n_84,
      P(20) => add_temp_n_85,
      P(19) => add_temp_n_86,
      P(18) => add_temp_n_87,
      P(17) => add_temp_n_88,
      P(16) => add_temp_n_89,
      P(15) => add_temp_n_90,
      P(14) => add_temp_n_91,
      P(13) => add_temp_n_92,
      P(12) => add_temp_n_93,
      P(11) => add_temp_n_94,
      P(10) => add_temp_n_95,
      P(9) => add_temp_n_96,
      P(8) => add_temp_n_97,
      P(7) => add_temp_n_98,
      P(6) => add_temp_n_99,
      P(5) => add_temp_n_100,
      P(4) => add_temp_n_101,
      P(3) => add_temp_n_102,
      P(2) => add_temp_n_103,
      P(1) => add_temp_n_104,
      P(0) => add_temp_n_105,
      PATTERNBDETECT => NLW_add_temp_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_temp_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => product_n_106,
      PCIN(46) => product_n_107,
      PCIN(45) => product_n_108,
      PCIN(44) => product_n_109,
      PCIN(43) => product_n_110,
      PCIN(42) => product_n_111,
      PCIN(41) => product_n_112,
      PCIN(40) => product_n_113,
      PCIN(39) => product_n_114,
      PCIN(38) => product_n_115,
      PCIN(37) => product_n_116,
      PCIN(36) => product_n_117,
      PCIN(35) => product_n_118,
      PCIN(34) => product_n_119,
      PCIN(33) => product_n_120,
      PCIN(32) => product_n_121,
      PCIN(31) => product_n_122,
      PCIN(30) => product_n_123,
      PCIN(29) => product_n_124,
      PCIN(28) => product_n_125,
      PCIN(27) => product_n_126,
      PCIN(26) => product_n_127,
      PCIN(25) => product_n_128,
      PCIN(24) => product_n_129,
      PCIN(23) => product_n_130,
      PCIN(22) => product_n_131,
      PCIN(21) => product_n_132,
      PCIN(20) => product_n_133,
      PCIN(19) => product_n_134,
      PCIN(18) => product_n_135,
      PCIN(17) => product_n_136,
      PCIN(16) => product_n_137,
      PCIN(15) => product_n_138,
      PCIN(14) => product_n_139,
      PCIN(13) => product_n_140,
      PCIN(12) => product_n_141,
      PCIN(11) => product_n_142,
      PCIN(10) => product_n_143,
      PCIN(9) => product_n_144,
      PCIN(8) => product_n_145,
      PCIN(7) => product_n_146,
      PCIN(6) => product_n_147,
      PCIN(5) => product_n_148,
      PCIN(4) => product_n_149,
      PCIN(3) => product_n_150,
      PCIN(2) => product_n_151,
      PCIN(1) => product_n_152,
      PCIN(0) => product_n_153,
      PCOUT(47 downto 0) => NLW_add_temp_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_temp_UNDERFLOW_UNCONNECTED
    );
add_temp_1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \delay_pipeline_reg[8]_16\(15),
      A(28) => \delay_pipeline_reg[8]_16\(15),
      A(27) => \delay_pipeline_reg[8]_16\(15),
      A(26) => \delay_pipeline_reg[8]_16\(15),
      A(25) => \delay_pipeline_reg[8]_16\(15),
      A(24) => \delay_pipeline_reg[8]_16\(15),
      A(23) => \delay_pipeline_reg[8]_16\(15),
      A(22) => \delay_pipeline_reg[8]_16\(15),
      A(21) => \delay_pipeline_reg[8]_16\(15),
      A(20) => \delay_pipeline_reg[8]_16\(15),
      A(19) => \delay_pipeline_reg[8]_16\(15),
      A(18) => \delay_pipeline_reg[8]_16\(15),
      A(17) => \delay_pipeline_reg[8]_16\(15),
      A(16) => \delay_pipeline_reg[8]_16\(15),
      A(15 downto 0) => \delay_pipeline_reg[8]_16\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_temp_1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 12) => B"111111",
      B(11) => \^b\(0),
      B(10) => '0',
      B(9) => \^b\(0),
      B(8) => '0',
      B(7) => \^b\(0),
      B(6) => '0',
      B(5) => \^b\(0),
      B(4) => '0',
      B(3) => \^b\(0),
      B(2) => \^b\(0),
      B(1 downto 0) => B"10",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_temp_1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_temp_1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_temp_1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => dac_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_temp_1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_add_temp_1_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_add_temp_1_P_UNCONNECTED(47 downto 31),
      P(30) => add_temp_1_n_75,
      P(29) => add_temp_1_n_76,
      P(28) => add_temp_1_n_77,
      P(27) => add_temp_1_n_78,
      P(26) => add_temp_1_n_79,
      P(25) => add_temp_1_n_80,
      P(24) => add_temp_1_n_81,
      P(23) => add_temp_1_n_82,
      P(22) => add_temp_1_n_83,
      P(21) => add_temp_1_n_84,
      P(20) => add_temp_1_n_85,
      P(19) => add_temp_1_n_86,
      P(18) => add_temp_1_n_87,
      P(17) => add_temp_1_n_88,
      P(16) => add_temp_1_n_89,
      P(15) => add_temp_1_n_90,
      P(14) => add_temp_1_n_91,
      P(13) => add_temp_1_n_92,
      P(12) => add_temp_1_n_93,
      P(11) => add_temp_1_n_94,
      P(10) => add_temp_1_n_95,
      P(9) => add_temp_1_n_96,
      P(8) => add_temp_1_n_97,
      P(7) => add_temp_1_n_98,
      P(6) => add_temp_1_n_99,
      P(5) => add_temp_1_n_100,
      P(4) => add_temp_1_n_101,
      P(3) => add_temp_1_n_102,
      P(2) => add_temp_1_n_103,
      P(1) => add_temp_1_n_104,
      P(0) => add_temp_1_n_105,
      PATTERNBDETECT => NLW_add_temp_1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_temp_1_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => product_2_n_106,
      PCIN(46) => product_2_n_107,
      PCIN(45) => product_2_n_108,
      PCIN(44) => product_2_n_109,
      PCIN(43) => product_2_n_110,
      PCIN(42) => product_2_n_111,
      PCIN(41) => product_2_n_112,
      PCIN(40) => product_2_n_113,
      PCIN(39) => product_2_n_114,
      PCIN(38) => product_2_n_115,
      PCIN(37) => product_2_n_116,
      PCIN(36) => product_2_n_117,
      PCIN(35) => product_2_n_118,
      PCIN(34) => product_2_n_119,
      PCIN(33) => product_2_n_120,
      PCIN(32) => product_2_n_121,
      PCIN(31) => product_2_n_122,
      PCIN(30) => product_2_n_123,
      PCIN(29) => product_2_n_124,
      PCIN(28) => product_2_n_125,
      PCIN(27) => product_2_n_126,
      PCIN(26) => product_2_n_127,
      PCIN(25) => product_2_n_128,
      PCIN(24) => product_2_n_129,
      PCIN(23) => product_2_n_130,
      PCIN(22) => product_2_n_131,
      PCIN(21) => product_2_n_132,
      PCIN(20) => product_2_n_133,
      PCIN(19) => product_2_n_134,
      PCIN(18) => product_2_n_135,
      PCIN(17) => product_2_n_136,
      PCIN(16) => product_2_n_137,
      PCIN(15) => product_2_n_138,
      PCIN(14) => product_2_n_139,
      PCIN(13) => product_2_n_140,
      PCIN(12) => product_2_n_141,
      PCIN(11) => product_2_n_142,
      PCIN(10) => product_2_n_143,
      PCIN(9) => product_2_n_144,
      PCIN(8) => product_2_n_145,
      PCIN(7) => product_2_n_146,
      PCIN(6) => product_2_n_147,
      PCIN(5) => product_2_n_148,
      PCIN(4) => product_2_n_149,
      PCIN(3) => product_2_n_150,
      PCIN(2) => product_2_n_151,
      PCIN(1) => product_2_n_152,
      PCIN(0) => product_2_n_153,
      PCOUT(47 downto 0) => NLW_add_temp_1_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_temp_1_UNDERFLOW_UNCONNECTED
    );
add_temp_2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \delay_pipeline_reg[6]_12\(15),
      A(28) => \delay_pipeline_reg[6]_12\(15),
      A(27) => \delay_pipeline_reg[6]_12\(15),
      A(26) => \delay_pipeline_reg[6]_12\(15),
      A(25) => \delay_pipeline_reg[6]_12\(15),
      A(24) => \delay_pipeline_reg[6]_12\(15),
      A(23) => \delay_pipeline_reg[6]_12\(15),
      A(22) => \delay_pipeline_reg[6]_12\(15),
      A(21) => \delay_pipeline_reg[6]_12\(15),
      A(20) => \delay_pipeline_reg[6]_12\(15),
      A(19) => \delay_pipeline_reg[6]_12\(15),
      A(18) => \delay_pipeline_reg[6]_12\(15),
      A(17) => \delay_pipeline_reg[6]_12\(15),
      A(16) => \delay_pipeline_reg[6]_12\(15),
      A(15 downto 0) => \delay_pipeline_reg[6]_12\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_temp_2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14) => \add_temp_3_i_1__0_n_0\,
      B(13) => \^b\(0),
      B(12 downto 9) => B"1011",
      B(8) => \add_temp_3_i_1__0_n_0\,
      B(7) => \^b\(0),
      B(6 downto 4) => B"011",
      B(3) => \add_temp_3_i_1__0_n_0\,
      B(2) => \add_temp_3_i_1__0_n_0\,
      B(1 downto 0) => B"11",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_temp_2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_temp_2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_temp_2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => dac_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_temp_2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_add_temp_2_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_add_temp_2_P_UNCONNECTED(47 downto 32),
      P(31) => add_temp_2_n_74,
      P(30) => add_temp_2_n_75,
      P(29) => add_temp_2_n_76,
      P(28) => add_temp_2_n_77,
      P(27) => add_temp_2_n_78,
      P(26) => add_temp_2_n_79,
      P(25) => add_temp_2_n_80,
      P(24) => add_temp_2_n_81,
      P(23) => add_temp_2_n_82,
      P(22) => add_temp_2_n_83,
      P(21) => add_temp_2_n_84,
      P(20) => add_temp_2_n_85,
      P(19) => add_temp_2_n_86,
      P(18) => add_temp_2_n_87,
      P(17) => add_temp_2_n_88,
      P(16) => add_temp_2_n_89,
      P(15) => add_temp_2_n_90,
      P(14) => add_temp_2_n_91,
      P(13) => add_temp_2_n_92,
      P(12) => add_temp_2_n_93,
      P(11) => add_temp_2_n_94,
      P(10) => add_temp_2_n_95,
      P(9) => add_temp_2_n_96,
      P(8) => add_temp_2_n_97,
      P(7) => add_temp_2_n_98,
      P(6) => add_temp_2_n_99,
      P(5) => add_temp_2_n_100,
      P(4) => add_temp_2_n_101,
      P(3) => add_temp_2_n_102,
      P(2) => add_temp_2_n_103,
      P(1) => add_temp_2_n_104,
      P(0) => add_temp_2_n_105,
      PATTERNBDETECT => NLW_add_temp_2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_temp_2_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => product_4_n_106,
      PCIN(46) => product_4_n_107,
      PCIN(45) => product_4_n_108,
      PCIN(44) => product_4_n_109,
      PCIN(43) => product_4_n_110,
      PCIN(42) => product_4_n_111,
      PCIN(41) => product_4_n_112,
      PCIN(40) => product_4_n_113,
      PCIN(39) => product_4_n_114,
      PCIN(38) => product_4_n_115,
      PCIN(37) => product_4_n_116,
      PCIN(36) => product_4_n_117,
      PCIN(35) => product_4_n_118,
      PCIN(34) => product_4_n_119,
      PCIN(33) => product_4_n_120,
      PCIN(32) => product_4_n_121,
      PCIN(31) => product_4_n_122,
      PCIN(30) => product_4_n_123,
      PCIN(29) => product_4_n_124,
      PCIN(28) => product_4_n_125,
      PCIN(27) => product_4_n_126,
      PCIN(26) => product_4_n_127,
      PCIN(25) => product_4_n_128,
      PCIN(24) => product_4_n_129,
      PCIN(23) => product_4_n_130,
      PCIN(22) => product_4_n_131,
      PCIN(21) => product_4_n_132,
      PCIN(20) => product_4_n_133,
      PCIN(19) => product_4_n_134,
      PCIN(18) => product_4_n_135,
      PCIN(17) => product_4_n_136,
      PCIN(16) => product_4_n_137,
      PCIN(15) => product_4_n_138,
      PCIN(14) => product_4_n_139,
      PCIN(13) => product_4_n_140,
      PCIN(12) => product_4_n_141,
      PCIN(11) => product_4_n_142,
      PCIN(10) => product_4_n_143,
      PCIN(9) => product_4_n_144,
      PCIN(8) => product_4_n_145,
      PCIN(7) => product_4_n_146,
      PCIN(6) => product_4_n_147,
      PCIN(5) => product_4_n_148,
      PCIN(4) => product_4_n_149,
      PCIN(3) => product_4_n_150,
      PCIN(2) => product_4_n_151,
      PCIN(1) => product_4_n_152,
      PCIN(0) => product_4_n_153,
      PCOUT(47 downto 0) => NLW_add_temp_2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_temp_2_UNDERFLOW_UNCONNECTED
    );
add_temp_3: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \delay_pipeline_reg[4]_10\(15),
      A(28) => \delay_pipeline_reg[4]_10\(15),
      A(27) => \delay_pipeline_reg[4]_10\(15),
      A(26) => \delay_pipeline_reg[4]_10\(15),
      A(25) => \delay_pipeline_reg[4]_10\(15),
      A(24) => \delay_pipeline_reg[4]_10\(15),
      A(23) => \delay_pipeline_reg[4]_10\(15),
      A(22) => \delay_pipeline_reg[4]_10\(15),
      A(21) => \delay_pipeline_reg[4]_10\(15),
      A(20) => \delay_pipeline_reg[4]_10\(15),
      A(19) => \delay_pipeline_reg[4]_10\(15),
      A(18) => \delay_pipeline_reg[4]_10\(15),
      A(17) => \delay_pipeline_reg[4]_10\(15),
      A(16) => \delay_pipeline_reg[4]_10\(15),
      A(15 downto 0) => \delay_pipeline_reg[4]_10\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_temp_3_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \add_temp_4_i_1__0_n_0\,
      B(16) => \add_temp_4_i_1__0_n_0\,
      B(15) => \add_temp_3_i_1__0_n_0\,
      B(14) => \add_temp_3_i_1__0_n_0\,
      B(13) => \add_temp_3_i_1__0_n_0\,
      B(12) => \add_temp_3_i_1__0_n_0\,
      B(11) => \^b\(0),
      B(10) => \^b\(0),
      B(9) => \add_temp_4_i_1__0_n_0\,
      B(8) => '0',
      B(7) => \^b\(0),
      B(6) => \add_temp_4_i_1__0_n_0\,
      B(5) => \add_temp_4_i_1__0_n_0\,
      B(4) => \^b\(0),
      B(3 downto 2) => B"10",
      B(1) => \^b\(0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_temp_3_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_temp_3_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_temp_3_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => dac_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_temp_3_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_add_temp_3_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_add_temp_3_P_UNCONNECTED(47 downto 32),
      P(31) => add_temp_3_n_74,
      P(30) => add_temp_3_n_75,
      P(29) => add_temp_3_n_76,
      P(28) => add_temp_3_n_77,
      P(27) => add_temp_3_n_78,
      P(26) => add_temp_3_n_79,
      P(25) => add_temp_3_n_80,
      P(24) => add_temp_3_n_81,
      P(23) => add_temp_3_n_82,
      P(22) => add_temp_3_n_83,
      P(21) => add_temp_3_n_84,
      P(20) => add_temp_3_n_85,
      P(19) => add_temp_3_n_86,
      P(18) => add_temp_3_n_87,
      P(17) => add_temp_3_n_88,
      P(16) => add_temp_3_n_89,
      P(15) => add_temp_3_n_90,
      P(14) => add_temp_3_n_91,
      P(13) => add_temp_3_n_92,
      P(12) => add_temp_3_n_93,
      P(11) => add_temp_3_n_94,
      P(10) => add_temp_3_n_95,
      P(9) => add_temp_3_n_96,
      P(8) => add_temp_3_n_97,
      P(7) => add_temp_3_n_98,
      P(6) => add_temp_3_n_99,
      P(5) => add_temp_3_n_100,
      P(4) => add_temp_3_n_101,
      P(3) => add_temp_3_n_102,
      P(2) => add_temp_3_n_103,
      P(1) => add_temp_3_n_104,
      P(0) => add_temp_3_n_105,
      PATTERNBDETECT => NLW_add_temp_3_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_temp_3_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => product_6_n_106,
      PCIN(46) => product_6_n_107,
      PCIN(45) => product_6_n_108,
      PCIN(44) => product_6_n_109,
      PCIN(43) => product_6_n_110,
      PCIN(42) => product_6_n_111,
      PCIN(41) => product_6_n_112,
      PCIN(40) => product_6_n_113,
      PCIN(39) => product_6_n_114,
      PCIN(38) => product_6_n_115,
      PCIN(37) => product_6_n_116,
      PCIN(36) => product_6_n_117,
      PCIN(35) => product_6_n_118,
      PCIN(34) => product_6_n_119,
      PCIN(33) => product_6_n_120,
      PCIN(32) => product_6_n_121,
      PCIN(31) => product_6_n_122,
      PCIN(30) => product_6_n_123,
      PCIN(29) => product_6_n_124,
      PCIN(28) => product_6_n_125,
      PCIN(27) => product_6_n_126,
      PCIN(26) => product_6_n_127,
      PCIN(25) => product_6_n_128,
      PCIN(24) => product_6_n_129,
      PCIN(23) => product_6_n_130,
      PCIN(22) => product_6_n_131,
      PCIN(21) => product_6_n_132,
      PCIN(20) => product_6_n_133,
      PCIN(19) => product_6_n_134,
      PCIN(18) => product_6_n_135,
      PCIN(17) => product_6_n_136,
      PCIN(16) => product_6_n_137,
      PCIN(15) => product_6_n_138,
      PCIN(14) => product_6_n_139,
      PCIN(13) => product_6_n_140,
      PCIN(12) => product_6_n_141,
      PCIN(11) => product_6_n_142,
      PCIN(10) => product_6_n_143,
      PCIN(9) => product_6_n_144,
      PCIN(8) => product_6_n_145,
      PCIN(7) => product_6_n_146,
      PCIN(6) => product_6_n_147,
      PCIN(5) => product_6_n_148,
      PCIN(4) => product_6_n_149,
      PCIN(3) => product_6_n_150,
      PCIN(2) => product_6_n_151,
      PCIN(1) => product_6_n_152,
      PCIN(0) => product_6_n_153,
      PCOUT(47 downto 0) => NLW_add_temp_3_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_temp_3_UNDERFLOW_UNCONNECTED
    );
\add_temp_3_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^b\(0),
      O => \add_temp_3_i_1__0_n_0\
    );
add_temp_4: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \delay_pipeline_reg[2]_5\(15),
      A(28) => \delay_pipeline_reg[2]_5\(15),
      A(27) => \delay_pipeline_reg[2]_5\(15),
      A(26) => \delay_pipeline_reg[2]_5\(15),
      A(25) => \delay_pipeline_reg[2]_5\(15),
      A(24) => \delay_pipeline_reg[2]_5\(15),
      A(23) => \delay_pipeline_reg[2]_5\(15),
      A(22) => \delay_pipeline_reg[2]_5\(15),
      A(21) => \delay_pipeline_reg[2]_5\(15),
      A(20) => \delay_pipeline_reg[2]_5\(15),
      A(19) => \delay_pipeline_reg[2]_5\(15),
      A(18) => \delay_pipeline_reg[2]_5\(15),
      A(17) => \delay_pipeline_reg[2]_5\(15),
      A(16) => \delay_pipeline_reg[2]_5\(15),
      A(15 downto 0) => \delay_pipeline_reg[2]_5\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_temp_4_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 11) => B"0000000",
      B(10) => \add_temp_4_i_1__0_n_0\,
      B(9) => \^b\(0),
      B(8) => \^b\(0),
      B(7) => '1',
      B(6) => \add_temp_4_i_1__0_n_0\,
      B(5) => '1',
      B(4) => \add_temp_4_i_1__0_n_0\,
      B(3) => '1',
      B(2) => \add_temp_4_i_1__0_n_0\,
      B(1) => \add_temp_4_i_1__0_n_0\,
      B(0) => \product_10_i_1__0_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_temp_4_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_temp_4_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_temp_4_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => dac_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_temp_4_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_add_temp_4_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_add_temp_4_P_UNCONNECTED(47 downto 31),
      P(30) => add_temp_4_n_75,
      P(29) => add_temp_4_n_76,
      P(28) => add_temp_4_n_77,
      P(27) => add_temp_4_n_78,
      P(26) => add_temp_4_n_79,
      P(25) => add_temp_4_n_80,
      P(24) => add_temp_4_n_81,
      P(23) => add_temp_4_n_82,
      P(22) => add_temp_4_n_83,
      P(21) => add_temp_4_n_84,
      P(20) => add_temp_4_n_85,
      P(19) => add_temp_4_n_86,
      P(18) => add_temp_4_n_87,
      P(17) => add_temp_4_n_88,
      P(16) => add_temp_4_n_89,
      P(15) => add_temp_4_n_90,
      P(14) => add_temp_4_n_91,
      P(13) => add_temp_4_n_92,
      P(12) => add_temp_4_n_93,
      P(11) => add_temp_4_n_94,
      P(10) => add_temp_4_n_95,
      P(9) => add_temp_4_n_96,
      P(8) => add_temp_4_n_97,
      P(7) => add_temp_4_n_98,
      P(6) => add_temp_4_n_99,
      P(5) => add_temp_4_n_100,
      P(4) => add_temp_4_n_101,
      P(3) => add_temp_4_n_102,
      P(2) => add_temp_4_n_103,
      P(1) => add_temp_4_n_104,
      P(0) => add_temp_4_n_105,
      PATTERNBDETECT => NLW_add_temp_4_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_temp_4_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => product_8_n_106,
      PCIN(46) => product_8_n_107,
      PCIN(45) => product_8_n_108,
      PCIN(44) => product_8_n_109,
      PCIN(43) => product_8_n_110,
      PCIN(42) => product_8_n_111,
      PCIN(41) => product_8_n_112,
      PCIN(40) => product_8_n_113,
      PCIN(39) => product_8_n_114,
      PCIN(38) => product_8_n_115,
      PCIN(37) => product_8_n_116,
      PCIN(36) => product_8_n_117,
      PCIN(35) => product_8_n_118,
      PCIN(34) => product_8_n_119,
      PCIN(33) => product_8_n_120,
      PCIN(32) => product_8_n_121,
      PCIN(31) => product_8_n_122,
      PCIN(30) => product_8_n_123,
      PCIN(29) => product_8_n_124,
      PCIN(28) => product_8_n_125,
      PCIN(27) => product_8_n_126,
      PCIN(26) => product_8_n_127,
      PCIN(25) => product_8_n_128,
      PCIN(24) => product_8_n_129,
      PCIN(23) => product_8_n_130,
      PCIN(22) => product_8_n_131,
      PCIN(21) => product_8_n_132,
      PCIN(20) => product_8_n_133,
      PCIN(19) => product_8_n_134,
      PCIN(18) => product_8_n_135,
      PCIN(17) => product_8_n_136,
      PCIN(16) => product_8_n_137,
      PCIN(15) => product_8_n_138,
      PCIN(14) => product_8_n_139,
      PCIN(13) => product_8_n_140,
      PCIN(12) => product_8_n_141,
      PCIN(11) => product_8_n_142,
      PCIN(10) => product_8_n_143,
      PCIN(9) => product_8_n_144,
      PCIN(8) => product_8_n_145,
      PCIN(7) => product_8_n_146,
      PCIN(6) => product_8_n_147,
      PCIN(5) => product_8_n_148,
      PCIN(4) => product_8_n_149,
      PCIN(3) => product_8_n_150,
      PCIN(2) => product_8_n_151,
      PCIN(1) => product_8_n_152,
      PCIN(0) => product_8_n_153,
      PCOUT(47 downto 0) => NLW_add_temp_4_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_temp_4_UNDERFLOW_UNCONNECTED
    );
\add_temp_4_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^b\(0),
      O => \add_temp_4_i_1__0_n_0\
    );
add_temp_5: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \delay_pipeline_reg[0]_3\(15),
      A(28) => \delay_pipeline_reg[0]_3\(15),
      A(27) => \delay_pipeline_reg[0]_3\(15),
      A(26) => \delay_pipeline_reg[0]_3\(15),
      A(25) => \delay_pipeline_reg[0]_3\(15),
      A(24) => \delay_pipeline_reg[0]_3\(15),
      A(23) => \delay_pipeline_reg[0]_3\(15),
      A(22) => \delay_pipeline_reg[0]_3\(15),
      A(21) => \delay_pipeline_reg[0]_3\(15),
      A(20) => \delay_pipeline_reg[0]_3\(15),
      A(19) => \delay_pipeline_reg[0]_3\(15),
      A(18) => \delay_pipeline_reg[0]_3\(15),
      A(17) => \delay_pipeline_reg[0]_3\(15),
      A(16) => \delay_pipeline_reg[0]_3\(15),
      A(15 downto 0) => \delay_pipeline_reg[0]_3\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_temp_5_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"1111111111",
      B(7) => \product_10_i_1__0_n_0\,
      B(6) => '0',
      B(5) => \product_10_i_1__0_n_0\,
      B(4) => \^b\(0),
      B(3) => '1',
      B(2) => \^b\(0),
      B(1) => '0',
      B(0) => \product_10_i_1__0_n_0\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_temp_5_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_temp_5_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_temp_5_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => dac_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_temp_5_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_add_temp_5_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_add_temp_5_P_UNCONNECTED(47 downto 28),
      P(27) => add_temp_5_n_78,
      P(26) => add_temp_5_n_79,
      P(25) => add_temp_5_n_80,
      P(24) => add_temp_5_n_81,
      P(23) => add_temp_5_n_82,
      P(22) => add_temp_5_n_83,
      P(21) => add_temp_5_n_84,
      P(20) => add_temp_5_n_85,
      P(19) => add_temp_5_n_86,
      P(18) => add_temp_5_n_87,
      P(17) => add_temp_5_n_88,
      P(16) => add_temp_5_n_89,
      P(15) => add_temp_5_n_90,
      P(14) => add_temp_5_n_91,
      P(13) => add_temp_5_n_92,
      P(12) => add_temp_5_n_93,
      P(11) => add_temp_5_n_94,
      P(10) => add_temp_5_n_95,
      P(9) => add_temp_5_n_96,
      P(8) => add_temp_5_n_97,
      P(7) => add_temp_5_n_98,
      P(6) => add_temp_5_n_99,
      P(5) => add_temp_5_n_100,
      P(4) => add_temp_5_n_101,
      P(3) => add_temp_5_n_102,
      P(2) => add_temp_5_n_103,
      P(1) => add_temp_5_n_104,
      P(0) => add_temp_5_n_105,
      PATTERNBDETECT => NLW_add_temp_5_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_temp_5_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => product_10_n_106,
      PCIN(46) => product_10_n_107,
      PCIN(45) => product_10_n_108,
      PCIN(44) => product_10_n_109,
      PCIN(43) => product_10_n_110,
      PCIN(42) => product_10_n_111,
      PCIN(41) => product_10_n_112,
      PCIN(40) => product_10_n_113,
      PCIN(39) => product_10_n_114,
      PCIN(38) => product_10_n_115,
      PCIN(37) => product_10_n_116,
      PCIN(36) => product_10_n_117,
      PCIN(35) => product_10_n_118,
      PCIN(34) => product_10_n_119,
      PCIN(33) => product_10_n_120,
      PCIN(32) => product_10_n_121,
      PCIN(31) => product_10_n_122,
      PCIN(30) => product_10_n_123,
      PCIN(29) => product_10_n_124,
      PCIN(28) => product_10_n_125,
      PCIN(27) => product_10_n_126,
      PCIN(26) => product_10_n_127,
      PCIN(25) => product_10_n_128,
      PCIN(24) => product_10_n_129,
      PCIN(23) => product_10_n_130,
      PCIN(22) => product_10_n_131,
      PCIN(21) => product_10_n_132,
      PCIN(20) => product_10_n_133,
      PCIN(19) => product_10_n_134,
      PCIN(18) => product_10_n_135,
      PCIN(17) => product_10_n_136,
      PCIN(16) => product_10_n_137,
      PCIN(15) => product_10_n_138,
      PCIN(14) => product_10_n_139,
      PCIN(13) => product_10_n_140,
      PCIN(12) => product_10_n_141,
      PCIN(11) => product_10_n_142,
      PCIN(10) => product_10_n_143,
      PCIN(9) => product_10_n_144,
      PCIN(8) => product_10_n_145,
      PCIN(7) => product_10_n_146,
      PCIN(6) => product_10_n_147,
      PCIN(5) => product_10_n_148,
      PCIN(4) => product_10_n_149,
      PCIN(3) => product_10_n_150,
      PCIN(2) => product_10_n_151,
      PCIN(1) => product_10_n_152,
      PCIN(0) => product_10_n_153,
      PCOUT(47 downto 0) => NLW_add_temp_5_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_temp_5_UNDERFLOW_UNCONNECTED
    );
\cur_count[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^b\(0),
      O => \cur_count[0]_i_2_n_0\
    );
\cur_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \cur_count[0]_i_2_n_0\,
      Q => \^b\(0)
    );
\delay_pipeline[0][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^b\(0),
      I1 => E(0),
      O => dac_fir_valid
    );
\delay_pipeline_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => Q(0),
      Q => \delay_pipeline_reg[0]_3\(0)
    );
\delay_pipeline_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => Q(10),
      Q => \delay_pipeline_reg[0]_3\(10)
    );
\delay_pipeline_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => Q(11),
      Q => \delay_pipeline_reg[0]_3\(11)
    );
\delay_pipeline_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => Q(12),
      Q => \delay_pipeline_reg[0]_3\(12)
    );
\delay_pipeline_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => Q(13),
      Q => \delay_pipeline_reg[0]_3\(13)
    );
\delay_pipeline_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => Q(14),
      Q => \delay_pipeline_reg[0]_3\(14)
    );
\delay_pipeline_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => Q(15),
      Q => \delay_pipeline_reg[0]_3\(15)
    );
\delay_pipeline_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => Q(1),
      Q => \delay_pipeline_reg[0]_3\(1)
    );
\delay_pipeline_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => Q(2),
      Q => \delay_pipeline_reg[0]_3\(2)
    );
\delay_pipeline_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => Q(3),
      Q => \delay_pipeline_reg[0]_3\(3)
    );
\delay_pipeline_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => Q(4),
      Q => \delay_pipeline_reg[0]_3\(4)
    );
\delay_pipeline_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => Q(5),
      Q => \delay_pipeline_reg[0]_3\(5)
    );
\delay_pipeline_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => Q(6),
      Q => \delay_pipeline_reg[0]_3\(6)
    );
\delay_pipeline_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => Q(7),
      Q => \delay_pipeline_reg[0]_3\(7)
    );
\delay_pipeline_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => Q(8),
      Q => \delay_pipeline_reg[0]_3\(8)
    );
\delay_pipeline_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => Q(9),
      Q => \delay_pipeline_reg[0]_3\(9)
    );
\delay_pipeline_reg[10][0]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[9]_17\(0),
      Q => \delay_pipeline_reg[10]_18\(0)
    );
\delay_pipeline_reg[10][10]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[9]_17\(10),
      Q => \delay_pipeline_reg[10]_18\(10)
    );
\delay_pipeline_reg[10][11]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[9]_17\(11),
      Q => \delay_pipeline_reg[10]_18\(11)
    );
\delay_pipeline_reg[10][12]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[9]_17\(12),
      Q => \delay_pipeline_reg[10]_18\(12)
    );
\delay_pipeline_reg[10][13]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[9]_17\(13),
      Q => \delay_pipeline_reg[10]_18\(13)
    );
\delay_pipeline_reg[10][14]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[9]_17\(14),
      Q => \delay_pipeline_reg[10]_18\(14)
    );
\delay_pipeline_reg[10][15]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[9]_17\(15),
      Q => \delay_pipeline_reg[10]_18\(15)
    );
\delay_pipeline_reg[10][1]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[9]_17\(1),
      Q => \delay_pipeline_reg[10]_18\(1)
    );
\delay_pipeline_reg[10][2]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[9]_17\(2),
      Q => \delay_pipeline_reg[10]_18\(2)
    );
\delay_pipeline_reg[10][3]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[9]_17\(3),
      Q => \delay_pipeline_reg[10]_18\(3)
    );
\delay_pipeline_reg[10][4]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[9]_17\(4),
      Q => \delay_pipeline_reg[10]_18\(4)
    );
\delay_pipeline_reg[10][5]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[9]_17\(5),
      Q => \delay_pipeline_reg[10]_18\(5)
    );
\delay_pipeline_reg[10][6]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[9]_17\(6),
      Q => \delay_pipeline_reg[10]_18\(6)
    );
\delay_pipeline_reg[10][7]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[9]_17\(7),
      Q => \delay_pipeline_reg[10]_18\(7)
    );
\delay_pipeline_reg[10][8]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[9]_17\(8),
      Q => \delay_pipeline_reg[10]_18\(8)
    );
\delay_pipeline_reg[10][9]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[9]_17\(9),
      Q => \delay_pipeline_reg[10]_18\(9)
    );
\delay_pipeline_reg[11][0]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[10]_18\(0),
      Q => \delay_pipeline_reg[11]_19\(0)
    );
\delay_pipeline_reg[11][10]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[10]_18\(10),
      Q => \delay_pipeline_reg[11]_19\(10)
    );
\delay_pipeline_reg[11][11]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[10]_18\(11),
      Q => \delay_pipeline_reg[11]_19\(11)
    );
\delay_pipeline_reg[11][12]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[10]_18\(12),
      Q => \delay_pipeline_reg[11]_19\(12)
    );
\delay_pipeline_reg[11][13]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[10]_18\(13),
      Q => \delay_pipeline_reg[11]_19\(13)
    );
\delay_pipeline_reg[11][14]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[10]_18\(14),
      Q => \delay_pipeline_reg[11]_19\(14)
    );
\delay_pipeline_reg[11][15]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[10]_18\(15),
      Q => \delay_pipeline_reg[11]_19\(15)
    );
\delay_pipeline_reg[11][1]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[10]_18\(1),
      Q => \delay_pipeline_reg[11]_19\(1)
    );
\delay_pipeline_reg[11][2]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[10]_18\(2),
      Q => \delay_pipeline_reg[11]_19\(2)
    );
\delay_pipeline_reg[11][3]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[10]_18\(3),
      Q => \delay_pipeline_reg[11]_19\(3)
    );
\delay_pipeline_reg[11][4]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[10]_18\(4),
      Q => \delay_pipeline_reg[11]_19\(4)
    );
\delay_pipeline_reg[11][5]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[10]_18\(5),
      Q => \delay_pipeline_reg[11]_19\(5)
    );
\delay_pipeline_reg[11][6]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[10]_18\(6),
      Q => \delay_pipeline_reg[11]_19\(6)
    );
\delay_pipeline_reg[11][7]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[10]_18\(7),
      Q => \delay_pipeline_reg[11]_19\(7)
    );
\delay_pipeline_reg[11][8]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[10]_18\(8),
      Q => \delay_pipeline_reg[11]_19\(8)
    );
\delay_pipeline_reg[11][9]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[10]_18\(9),
      Q => \delay_pipeline_reg[11]_19\(9)
    );
\delay_pipeline_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[0]_3\(0),
      Q => \delay_pipeline_reg[1]_4\(0)
    );
\delay_pipeline_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[0]_3\(10),
      Q => \delay_pipeline_reg[1]_4\(10)
    );
\delay_pipeline_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[0]_3\(11),
      Q => \delay_pipeline_reg[1]_4\(11)
    );
\delay_pipeline_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[0]_3\(12),
      Q => \delay_pipeline_reg[1]_4\(12)
    );
\delay_pipeline_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[0]_3\(13),
      Q => \delay_pipeline_reg[1]_4\(13)
    );
\delay_pipeline_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[0]_3\(14),
      Q => \delay_pipeline_reg[1]_4\(14)
    );
\delay_pipeline_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[0]_3\(15),
      Q => \delay_pipeline_reg[1]_4\(15)
    );
\delay_pipeline_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[0]_3\(1),
      Q => \delay_pipeline_reg[1]_4\(1)
    );
\delay_pipeline_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[0]_3\(2),
      Q => \delay_pipeline_reg[1]_4\(2)
    );
\delay_pipeline_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[0]_3\(3),
      Q => \delay_pipeline_reg[1]_4\(3)
    );
\delay_pipeline_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[0]_3\(4),
      Q => \delay_pipeline_reg[1]_4\(4)
    );
\delay_pipeline_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[0]_3\(5),
      Q => \delay_pipeline_reg[1]_4\(5)
    );
\delay_pipeline_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[0]_3\(6),
      Q => \delay_pipeline_reg[1]_4\(6)
    );
\delay_pipeline_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[0]_3\(7),
      Q => \delay_pipeline_reg[1]_4\(7)
    );
\delay_pipeline_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[0]_3\(8),
      Q => \delay_pipeline_reg[1]_4\(8)
    );
\delay_pipeline_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[0]_3\(9),
      Q => \delay_pipeline_reg[1]_4\(9)
    );
\delay_pipeline_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[1]_4\(0),
      Q => \delay_pipeline_reg[2]_5\(0)
    );
\delay_pipeline_reg[2][10]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[1]_4\(10),
      Q => \delay_pipeline_reg[2]_5\(10)
    );
\delay_pipeline_reg[2][11]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[1]_4\(11),
      Q => \delay_pipeline_reg[2]_5\(11)
    );
\delay_pipeline_reg[2][12]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[1]_4\(12),
      Q => \delay_pipeline_reg[2]_5\(12)
    );
\delay_pipeline_reg[2][13]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[1]_4\(13),
      Q => \delay_pipeline_reg[2]_5\(13)
    );
\delay_pipeline_reg[2][14]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[1]_4\(14),
      Q => \delay_pipeline_reg[2]_5\(14)
    );
\delay_pipeline_reg[2][15]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[1]_4\(15),
      Q => \delay_pipeline_reg[2]_5\(15)
    );
\delay_pipeline_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[1]_4\(1),
      Q => \delay_pipeline_reg[2]_5\(1)
    );
\delay_pipeline_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[1]_4\(2),
      Q => \delay_pipeline_reg[2]_5\(2)
    );
\delay_pipeline_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[1]_4\(3),
      Q => \delay_pipeline_reg[2]_5\(3)
    );
\delay_pipeline_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[1]_4\(4),
      Q => \delay_pipeline_reg[2]_5\(4)
    );
\delay_pipeline_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[1]_4\(5),
      Q => \delay_pipeline_reg[2]_5\(5)
    );
\delay_pipeline_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[1]_4\(6),
      Q => \delay_pipeline_reg[2]_5\(6)
    );
\delay_pipeline_reg[2][7]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[1]_4\(7),
      Q => \delay_pipeline_reg[2]_5\(7)
    );
\delay_pipeline_reg[2][8]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[1]_4\(8),
      Q => \delay_pipeline_reg[2]_5\(8)
    );
\delay_pipeline_reg[2][9]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[1]_4\(9),
      Q => \delay_pipeline_reg[2]_5\(9)
    );
\delay_pipeline_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[2]_5\(0),
      Q => \delay_pipeline_reg[3]_6\(0)
    );
\delay_pipeline_reg[3][10]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[2]_5\(10),
      Q => \delay_pipeline_reg[3]_6\(10)
    );
\delay_pipeline_reg[3][11]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[2]_5\(11),
      Q => \delay_pipeline_reg[3]_6\(11)
    );
\delay_pipeline_reg[3][12]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[2]_5\(12),
      Q => \delay_pipeline_reg[3]_6\(12)
    );
\delay_pipeline_reg[3][13]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[2]_5\(13),
      Q => \delay_pipeline_reg[3]_6\(13)
    );
\delay_pipeline_reg[3][14]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[2]_5\(14),
      Q => \delay_pipeline_reg[3]_6\(14)
    );
\delay_pipeline_reg[3][15]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[2]_5\(15),
      Q => \delay_pipeline_reg[3]_6\(15)
    );
\delay_pipeline_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[2]_5\(1),
      Q => \delay_pipeline_reg[3]_6\(1)
    );
\delay_pipeline_reg[3][2]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[2]_5\(2),
      Q => \delay_pipeline_reg[3]_6\(2)
    );
\delay_pipeline_reg[3][3]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[2]_5\(3),
      Q => \delay_pipeline_reg[3]_6\(3)
    );
\delay_pipeline_reg[3][4]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[2]_5\(4),
      Q => \delay_pipeline_reg[3]_6\(4)
    );
\delay_pipeline_reg[3][5]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[2]_5\(5),
      Q => \delay_pipeline_reg[3]_6\(5)
    );
\delay_pipeline_reg[3][6]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[2]_5\(6),
      Q => \delay_pipeline_reg[3]_6\(6)
    );
\delay_pipeline_reg[3][7]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[2]_5\(7),
      Q => \delay_pipeline_reg[3]_6\(7)
    );
\delay_pipeline_reg[3][8]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[2]_5\(8),
      Q => \delay_pipeline_reg[3]_6\(8)
    );
\delay_pipeline_reg[3][9]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[2]_5\(9),
      Q => \delay_pipeline_reg[3]_6\(9)
    );
\delay_pipeline_reg[4][0]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[3]_6\(0),
      Q => \delay_pipeline_reg[4]_10\(0)
    );
\delay_pipeline_reg[4][10]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[3]_6\(10),
      Q => \delay_pipeline_reg[4]_10\(10)
    );
\delay_pipeline_reg[4][11]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[3]_6\(11),
      Q => \delay_pipeline_reg[4]_10\(11)
    );
\delay_pipeline_reg[4][12]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[3]_6\(12),
      Q => \delay_pipeline_reg[4]_10\(12)
    );
\delay_pipeline_reg[4][13]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[3]_6\(13),
      Q => \delay_pipeline_reg[4]_10\(13)
    );
\delay_pipeline_reg[4][14]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[3]_6\(14),
      Q => \delay_pipeline_reg[4]_10\(14)
    );
\delay_pipeline_reg[4][15]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[3]_6\(15),
      Q => \delay_pipeline_reg[4]_10\(15)
    );
\delay_pipeline_reg[4][1]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[3]_6\(1),
      Q => \delay_pipeline_reg[4]_10\(1)
    );
\delay_pipeline_reg[4][2]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[3]_6\(2),
      Q => \delay_pipeline_reg[4]_10\(2)
    );
\delay_pipeline_reg[4][3]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[3]_6\(3),
      Q => \delay_pipeline_reg[4]_10\(3)
    );
\delay_pipeline_reg[4][4]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[3]_6\(4),
      Q => \delay_pipeline_reg[4]_10\(4)
    );
\delay_pipeline_reg[4][5]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[3]_6\(5),
      Q => \delay_pipeline_reg[4]_10\(5)
    );
\delay_pipeline_reg[4][6]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[3]_6\(6),
      Q => \delay_pipeline_reg[4]_10\(6)
    );
\delay_pipeline_reg[4][7]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[3]_6\(7),
      Q => \delay_pipeline_reg[4]_10\(7)
    );
\delay_pipeline_reg[4][8]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[3]_6\(8),
      Q => \delay_pipeline_reg[4]_10\(8)
    );
\delay_pipeline_reg[4][9]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[3]_6\(9),
      Q => \delay_pipeline_reg[4]_10\(9)
    );
\delay_pipeline_reg[5][0]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[4]_10\(0),
      Q => \delay_pipeline_reg[5]_11\(0)
    );
\delay_pipeline_reg[5][10]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[4]_10\(10),
      Q => \delay_pipeline_reg[5]_11\(10)
    );
\delay_pipeline_reg[5][11]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[4]_10\(11),
      Q => \delay_pipeline_reg[5]_11\(11)
    );
\delay_pipeline_reg[5][12]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[4]_10\(12),
      Q => \delay_pipeline_reg[5]_11\(12)
    );
\delay_pipeline_reg[5][13]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[4]_10\(13),
      Q => \delay_pipeline_reg[5]_11\(13)
    );
\delay_pipeline_reg[5][14]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[4]_10\(14),
      Q => \delay_pipeline_reg[5]_11\(14)
    );
\delay_pipeline_reg[5][15]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[4]_10\(15),
      Q => \delay_pipeline_reg[5]_11\(15)
    );
\delay_pipeline_reg[5][1]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[4]_10\(1),
      Q => \delay_pipeline_reg[5]_11\(1)
    );
\delay_pipeline_reg[5][2]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[4]_10\(2),
      Q => \delay_pipeline_reg[5]_11\(2)
    );
\delay_pipeline_reg[5][3]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[4]_10\(3),
      Q => \delay_pipeline_reg[5]_11\(3)
    );
\delay_pipeline_reg[5][4]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[4]_10\(4),
      Q => \delay_pipeline_reg[5]_11\(4)
    );
\delay_pipeline_reg[5][5]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[4]_10\(5),
      Q => \delay_pipeline_reg[5]_11\(5)
    );
\delay_pipeline_reg[5][6]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[4]_10\(6),
      Q => \delay_pipeline_reg[5]_11\(6)
    );
\delay_pipeline_reg[5][7]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[4]_10\(7),
      Q => \delay_pipeline_reg[5]_11\(7)
    );
\delay_pipeline_reg[5][8]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[4]_10\(8),
      Q => \delay_pipeline_reg[5]_11\(8)
    );
\delay_pipeline_reg[5][9]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[4]_10\(9),
      Q => \delay_pipeline_reg[5]_11\(9)
    );
\delay_pipeline_reg[6][0]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[5]_11\(0),
      Q => \delay_pipeline_reg[6]_12\(0)
    );
\delay_pipeline_reg[6][10]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[5]_11\(10),
      Q => \delay_pipeline_reg[6]_12\(10)
    );
\delay_pipeline_reg[6][11]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[5]_11\(11),
      Q => \delay_pipeline_reg[6]_12\(11)
    );
\delay_pipeline_reg[6][12]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[5]_11\(12),
      Q => \delay_pipeline_reg[6]_12\(12)
    );
\delay_pipeline_reg[6][13]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[5]_11\(13),
      Q => \delay_pipeline_reg[6]_12\(13)
    );
\delay_pipeline_reg[6][14]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[5]_11\(14),
      Q => \delay_pipeline_reg[6]_12\(14)
    );
\delay_pipeline_reg[6][15]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[5]_11\(15),
      Q => \delay_pipeline_reg[6]_12\(15)
    );
\delay_pipeline_reg[6][1]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[5]_11\(1),
      Q => \delay_pipeline_reg[6]_12\(1)
    );
\delay_pipeline_reg[6][2]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[5]_11\(2),
      Q => \delay_pipeline_reg[6]_12\(2)
    );
\delay_pipeline_reg[6][3]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[5]_11\(3),
      Q => \delay_pipeline_reg[6]_12\(3)
    );
\delay_pipeline_reg[6][4]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[5]_11\(4),
      Q => \delay_pipeline_reg[6]_12\(4)
    );
\delay_pipeline_reg[6][5]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[5]_11\(5),
      Q => \delay_pipeline_reg[6]_12\(5)
    );
\delay_pipeline_reg[6][6]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[5]_11\(6),
      Q => \delay_pipeline_reg[6]_12\(6)
    );
\delay_pipeline_reg[6][7]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[5]_11\(7),
      Q => \delay_pipeline_reg[6]_12\(7)
    );
\delay_pipeline_reg[6][8]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[5]_11\(8),
      Q => \delay_pipeline_reg[6]_12\(8)
    );
\delay_pipeline_reg[6][9]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[5]_11\(9),
      Q => \delay_pipeline_reg[6]_12\(9)
    );
\delay_pipeline_reg[7][0]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[6]_12\(0),
      Q => \delay_pipeline_reg[7]_13\(0)
    );
\delay_pipeline_reg[7][10]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[6]_12\(10),
      Q => \delay_pipeline_reg[7]_13\(10)
    );
\delay_pipeline_reg[7][11]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[6]_12\(11),
      Q => \delay_pipeline_reg[7]_13\(11)
    );
\delay_pipeline_reg[7][12]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[6]_12\(12),
      Q => \delay_pipeline_reg[7]_13\(12)
    );
\delay_pipeline_reg[7][13]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[6]_12\(13),
      Q => \delay_pipeline_reg[7]_13\(13)
    );
\delay_pipeline_reg[7][14]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[6]_12\(14),
      Q => \delay_pipeline_reg[7]_13\(14)
    );
\delay_pipeline_reg[7][15]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[6]_12\(15),
      Q => \delay_pipeline_reg[7]_13\(15)
    );
\delay_pipeline_reg[7][1]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[6]_12\(1),
      Q => \delay_pipeline_reg[7]_13\(1)
    );
\delay_pipeline_reg[7][2]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[6]_12\(2),
      Q => \delay_pipeline_reg[7]_13\(2)
    );
\delay_pipeline_reg[7][3]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[6]_12\(3),
      Q => \delay_pipeline_reg[7]_13\(3)
    );
\delay_pipeline_reg[7][4]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[6]_12\(4),
      Q => \delay_pipeline_reg[7]_13\(4)
    );
\delay_pipeline_reg[7][5]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[6]_12\(5),
      Q => \delay_pipeline_reg[7]_13\(5)
    );
\delay_pipeline_reg[7][6]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[6]_12\(6),
      Q => \delay_pipeline_reg[7]_13\(6)
    );
\delay_pipeline_reg[7][7]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[6]_12\(7),
      Q => \delay_pipeline_reg[7]_13\(7)
    );
\delay_pipeline_reg[7][8]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[6]_12\(8),
      Q => \delay_pipeline_reg[7]_13\(8)
    );
\delay_pipeline_reg[7][9]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[6]_12\(9),
      Q => \delay_pipeline_reg[7]_13\(9)
    );
\delay_pipeline_reg[8][0]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[7]_13\(0),
      Q => \delay_pipeline_reg[8]_16\(0)
    );
\delay_pipeline_reg[8][10]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[7]_13\(10),
      Q => \delay_pipeline_reg[8]_16\(10)
    );
\delay_pipeline_reg[8][11]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[7]_13\(11),
      Q => \delay_pipeline_reg[8]_16\(11)
    );
\delay_pipeline_reg[8][12]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[7]_13\(12),
      Q => \delay_pipeline_reg[8]_16\(12)
    );
\delay_pipeline_reg[8][13]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[7]_13\(13),
      Q => \delay_pipeline_reg[8]_16\(13)
    );
\delay_pipeline_reg[8][14]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[7]_13\(14),
      Q => \delay_pipeline_reg[8]_16\(14)
    );
\delay_pipeline_reg[8][15]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[7]_13\(15),
      Q => \delay_pipeline_reg[8]_16\(15)
    );
\delay_pipeline_reg[8][1]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[7]_13\(1),
      Q => \delay_pipeline_reg[8]_16\(1)
    );
\delay_pipeline_reg[8][2]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[7]_13\(2),
      Q => \delay_pipeline_reg[8]_16\(2)
    );
\delay_pipeline_reg[8][3]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[7]_13\(3),
      Q => \delay_pipeline_reg[8]_16\(3)
    );
\delay_pipeline_reg[8][4]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[7]_13\(4),
      Q => \delay_pipeline_reg[8]_16\(4)
    );
\delay_pipeline_reg[8][5]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[7]_13\(5),
      Q => \delay_pipeline_reg[8]_16\(5)
    );
\delay_pipeline_reg[8][6]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[7]_13\(6),
      Q => \delay_pipeline_reg[8]_16\(6)
    );
\delay_pipeline_reg[8][7]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[7]_13\(7),
      Q => \delay_pipeline_reg[8]_16\(7)
    );
\delay_pipeline_reg[8][8]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[7]_13\(8),
      Q => \delay_pipeline_reg[8]_16\(8)
    );
\delay_pipeline_reg[8][9]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[7]_13\(9),
      Q => \delay_pipeline_reg[8]_16\(9)
    );
\delay_pipeline_reg[9][0]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[8]_16\(0),
      Q => \delay_pipeline_reg[9]_17\(0)
    );
\delay_pipeline_reg[9][10]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[8]_16\(10),
      Q => \delay_pipeline_reg[9]_17\(10)
    );
\delay_pipeline_reg[9][11]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[8]_16\(11),
      Q => \delay_pipeline_reg[9]_17\(11)
    );
\delay_pipeline_reg[9][12]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[8]_16\(12),
      Q => \delay_pipeline_reg[9]_17\(12)
    );
\delay_pipeline_reg[9][13]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[8]_16\(13),
      Q => \delay_pipeline_reg[9]_17\(13)
    );
\delay_pipeline_reg[9][14]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[8]_16\(14),
      Q => \delay_pipeline_reg[9]_17\(14)
    );
\delay_pipeline_reg[9][15]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[8]_16\(15),
      Q => \delay_pipeline_reg[9]_17\(15)
    );
\delay_pipeline_reg[9][1]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[8]_16\(1),
      Q => \delay_pipeline_reg[9]_17\(1)
    );
\delay_pipeline_reg[9][2]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[8]_16\(2),
      Q => \delay_pipeline_reg[9]_17\(2)
    );
\delay_pipeline_reg[9][3]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[8]_16\(3),
      Q => \delay_pipeline_reg[9]_17\(3)
    );
\delay_pipeline_reg[9][4]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[8]_16\(4),
      Q => \delay_pipeline_reg[9]_17\(4)
    );
\delay_pipeline_reg[9][5]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[8]_16\(5),
      Q => \delay_pipeline_reg[9]_17\(5)
    );
\delay_pipeline_reg[9][6]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[8]_16\(6),
      Q => \delay_pipeline_reg[9]_17\(6)
    );
\delay_pipeline_reg[9][7]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[8]_16\(7),
      Q => \delay_pipeline_reg[9]_17\(7)
    );
\delay_pipeline_reg[9][8]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[8]_16\(8),
      Q => \delay_pipeline_reg[9]_17\(8)
    );
\delay_pipeline_reg[9][9]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_fir_valid,
      CLR => reset0,
      D => \delay_pipeline_reg[8]_16\(9),
      Q => \delay_pipeline_reg[9]_17\(9)
    );
\output_register[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(11),
      I1 => \sumdelay_pipeline3_reg[1]_9\(11),
      O => \output_register[11]_i_2_n_0\
    );
\output_register[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(10),
      I1 => \sumdelay_pipeline3_reg[1]_9\(10),
      O => \output_register[11]_i_3_n_0\
    );
\output_register[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(9),
      I1 => \sumdelay_pipeline3_reg[1]_9\(9),
      O => \output_register[11]_i_4_n_0\
    );
\output_register[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(8),
      I1 => \sumdelay_pipeline3_reg[1]_9\(8),
      O => \output_register[11]_i_5_n_0\
    );
\output_register[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(15),
      I1 => \sumdelay_pipeline3_reg[1]_9\(15),
      O => \output_register[15]_i_2_n_0\
    );
\output_register[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(14),
      I1 => \sumdelay_pipeline3_reg[1]_9\(14),
      O => \output_register[15]_i_3_n_0\
    );
\output_register[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(13),
      I1 => \sumdelay_pipeline3_reg[1]_9\(13),
      O => \output_register[15]_i_4_n_0\
    );
\output_register[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(12),
      I1 => \sumdelay_pipeline3_reg[1]_9\(12),
      O => \output_register[15]_i_5_n_0\
    );
\output_register[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(19),
      I1 => \sumdelay_pipeline3_reg[1]_9\(19),
      O => \output_register[19]_i_2_n_0\
    );
\output_register[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(18),
      I1 => \sumdelay_pipeline3_reg[1]_9\(18),
      O => \output_register[19]_i_3_n_0\
    );
\output_register[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(17),
      I1 => \sumdelay_pipeline3_reg[1]_9\(17),
      O => \output_register[19]_i_4_n_0\
    );
\output_register[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(16),
      I1 => \sumdelay_pipeline3_reg[1]_9\(16),
      O => \output_register[19]_i_5_n_0\
    );
\output_register[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(23),
      I1 => \sumdelay_pipeline3_reg[1]_9\(23),
      O => \output_register[23]_i_2_n_0\
    );
\output_register[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(22),
      I1 => \sumdelay_pipeline3_reg[1]_9\(22),
      O => \output_register[23]_i_3_n_0\
    );
\output_register[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(21),
      I1 => \sumdelay_pipeline3_reg[1]_9\(21),
      O => \output_register[23]_i_4_n_0\
    );
\output_register[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(20),
      I1 => \sumdelay_pipeline3_reg[1]_9\(20),
      O => \output_register[23]_i_5_n_0\
    );
\output_register[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(27),
      I1 => \sumdelay_pipeline3_reg[1]_9\(27),
      O => \output_register[27]_i_2_n_0\
    );
\output_register[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(26),
      I1 => \sumdelay_pipeline3_reg[1]_9\(26),
      O => \output_register[27]_i_3_n_0\
    );
\output_register[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(25),
      I1 => \sumdelay_pipeline3_reg[1]_9\(25),
      O => \output_register[27]_i_4_n_0\
    );
\output_register[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(24),
      I1 => \sumdelay_pipeline3_reg[1]_9\(24),
      O => \output_register[27]_i_5_n_0\
    );
\output_register[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(30),
      I1 => \sumdelay_pipeline3_reg[1]_9\(30),
      O => \output_register[30]_i_2_n_0\
    );
\output_register[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(29),
      I1 => \sumdelay_pipeline3_reg[1]_9\(29),
      O => \output_register[30]_i_3_n_0\
    );
\output_register[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(28),
      I1 => \sumdelay_pipeline3_reg[1]_9\(28),
      O => \output_register[30]_i_4_n_0\
    );
\output_register[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(3),
      I1 => \sumdelay_pipeline3_reg[1]_9\(3),
      O => \output_register[3]_i_2_n_0\
    );
\output_register[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(2),
      I1 => \sumdelay_pipeline3_reg[1]_9\(2),
      O => \output_register[3]_i_3_n_0\
    );
\output_register[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(1),
      I1 => \sumdelay_pipeline3_reg[1]_9\(1),
      O => \output_register[3]_i_4_n_0\
    );
\output_register[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(0),
      I1 => \sumdelay_pipeline3_reg[1]_9\(0),
      O => \output_register[3]_i_5_n_0\
    );
\output_register[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(7),
      I1 => \sumdelay_pipeline3_reg[1]_9\(7),
      O => \output_register[7]_i_2_n_0\
    );
\output_register[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(6),
      I1 => \sumdelay_pipeline3_reg[1]_9\(6),
      O => \output_register[7]_i_3_n_0\
    );
\output_register[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(5),
      I1 => \sumdelay_pipeline3_reg[1]_9\(5),
      O => \output_register[7]_i_4_n_0\
    );
\output_register[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline3_reg[0]_23\(4),
      I1 => \sumdelay_pipeline3_reg[1]_9\(4),
      O => \output_register[7]_i_5_n_0\
    );
\output_register_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(0),
      Q => \output_register_reg[30]_0\(0)
    );
\output_register_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(10),
      Q => \output_register_reg[30]_0\(10)
    );
\output_register_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(11),
      Q => \output_register_reg[30]_0\(11)
    );
\output_register_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_register_reg[7]_i_1_n_0\,
      CO(3) => \output_register_reg[11]_i_1_n_0\,
      CO(2) => \output_register_reg[11]_i_1_n_1\,
      CO(1) => \output_register_reg[11]_i_1_n_2\,
      CO(0) => \output_register_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline3_reg[0]_23\(11 downto 8),
      O(3 downto 0) => sum4(11 downto 8),
      S(3) => \output_register[11]_i_2_n_0\,
      S(2) => \output_register[11]_i_3_n_0\,
      S(1) => \output_register[11]_i_4_n_0\,
      S(0) => \output_register[11]_i_5_n_0\
    );
\output_register_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(12),
      Q => \output_register_reg[30]_0\(12)
    );
\output_register_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(13),
      Q => \output_register_reg[30]_0\(13)
    );
\output_register_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(14),
      Q => \output_register_reg[30]_0\(14)
    );
\output_register_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(15),
      Q => \output_register_reg[30]_0\(15)
    );
\output_register_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_register_reg[11]_i_1_n_0\,
      CO(3) => \output_register_reg[15]_i_1_n_0\,
      CO(2) => \output_register_reg[15]_i_1_n_1\,
      CO(1) => \output_register_reg[15]_i_1_n_2\,
      CO(0) => \output_register_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline3_reg[0]_23\(15 downto 12),
      O(3 downto 0) => sum4(15 downto 12),
      S(3) => \output_register[15]_i_2_n_0\,
      S(2) => \output_register[15]_i_3_n_0\,
      S(1) => \output_register[15]_i_4_n_0\,
      S(0) => \output_register[15]_i_5_n_0\
    );
\output_register_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(16),
      Q => \output_register_reg[30]_0\(16)
    );
\output_register_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(17),
      Q => \output_register_reg[30]_0\(17)
    );
\output_register_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(18),
      Q => \output_register_reg[30]_0\(18)
    );
\output_register_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(19),
      Q => \output_register_reg[30]_0\(19)
    );
\output_register_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_register_reg[15]_i_1_n_0\,
      CO(3) => \output_register_reg[19]_i_1_n_0\,
      CO(2) => \output_register_reg[19]_i_1_n_1\,
      CO(1) => \output_register_reg[19]_i_1_n_2\,
      CO(0) => \output_register_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline3_reg[0]_23\(19 downto 16),
      O(3 downto 0) => sum4(19 downto 16),
      S(3) => \output_register[19]_i_2_n_0\,
      S(2) => \output_register[19]_i_3_n_0\,
      S(1) => \output_register[19]_i_4_n_0\,
      S(0) => \output_register[19]_i_5_n_0\
    );
\output_register_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(1),
      Q => \output_register_reg[30]_0\(1)
    );
\output_register_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(20),
      Q => \output_register_reg[30]_0\(20)
    );
\output_register_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(21),
      Q => \output_register_reg[30]_0\(21)
    );
\output_register_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(22),
      Q => \output_register_reg[30]_0\(22)
    );
\output_register_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(23),
      Q => \output_register_reg[30]_0\(23)
    );
\output_register_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_register_reg[19]_i_1_n_0\,
      CO(3) => \output_register_reg[23]_i_1_n_0\,
      CO(2) => \output_register_reg[23]_i_1_n_1\,
      CO(1) => \output_register_reg[23]_i_1_n_2\,
      CO(0) => \output_register_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline3_reg[0]_23\(23 downto 20),
      O(3 downto 0) => sum4(23 downto 20),
      S(3) => \output_register[23]_i_2_n_0\,
      S(2) => \output_register[23]_i_3_n_0\,
      S(1) => \output_register[23]_i_4_n_0\,
      S(0) => \output_register[23]_i_5_n_0\
    );
\output_register_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(24),
      Q => \output_register_reg[30]_0\(24)
    );
\output_register_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(25),
      Q => \output_register_reg[30]_0\(25)
    );
\output_register_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(26),
      Q => \output_register_reg[30]_0\(26)
    );
\output_register_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(27),
      Q => \output_register_reg[30]_0\(27)
    );
\output_register_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_register_reg[23]_i_1_n_0\,
      CO(3) => \output_register_reg[27]_i_1_n_0\,
      CO(2) => \output_register_reg[27]_i_1_n_1\,
      CO(1) => \output_register_reg[27]_i_1_n_2\,
      CO(0) => \output_register_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline3_reg[0]_23\(27 downto 24),
      O(3 downto 0) => sum4(27 downto 24),
      S(3) => \output_register[27]_i_2_n_0\,
      S(2) => \output_register[27]_i_3_n_0\,
      S(1) => \output_register[27]_i_4_n_0\,
      S(0) => \output_register[27]_i_5_n_0\
    );
\output_register_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(28),
      Q => \output_register_reg[30]_0\(28)
    );
\output_register_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(29),
      Q => \output_register_reg[30]_0\(29)
    );
\output_register_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(2),
      Q => \output_register_reg[30]_0\(2)
    );
\output_register_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(30),
      Q => \output_register_reg[30]_0\(30)
    );
\output_register_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_register_reg[27]_i_1_n_0\,
      CO(3 downto 2) => \NLW_output_register_reg[30]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \output_register_reg[30]_i_1_n_2\,
      CO(0) => \output_register_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \sumdelay_pipeline3_reg[0]_23\(29 downto 28),
      O(3) => \NLW_output_register_reg[30]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => sum4(30 downto 28),
      S(3) => '0',
      S(2) => \output_register[30]_i_2_n_0\,
      S(1) => \output_register[30]_i_3_n_0\,
      S(0) => \output_register[30]_i_4_n_0\
    );
\output_register_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(3),
      Q => \output_register_reg[30]_0\(3)
    );
\output_register_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \output_register_reg[3]_i_1_n_0\,
      CO(2) => \output_register_reg[3]_i_1_n_1\,
      CO(1) => \output_register_reg[3]_i_1_n_2\,
      CO(0) => \output_register_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline3_reg[0]_23\(3 downto 0),
      O(3 downto 0) => sum4(3 downto 0),
      S(3) => \output_register[3]_i_2_n_0\,
      S(2) => \output_register[3]_i_3_n_0\,
      S(1) => \output_register[3]_i_4_n_0\,
      S(0) => \output_register[3]_i_5_n_0\
    );
\output_register_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(4),
      Q => \output_register_reg[30]_0\(4)
    );
\output_register_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(5),
      Q => \output_register_reg[30]_0\(5)
    );
\output_register_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(6),
      Q => \output_register_reg[30]_0\(6)
    );
\output_register_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(7),
      Q => \output_register_reg[30]_0\(7)
    );
\output_register_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_register_reg[3]_i_1_n_0\,
      CO(3) => \output_register_reg[7]_i_1_n_0\,
      CO(2) => \output_register_reg[7]_i_1_n_1\,
      CO(1) => \output_register_reg[7]_i_1_n_2\,
      CO(0) => \output_register_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline3_reg[0]_23\(7 downto 4),
      O(3 downto 0) => sum4(7 downto 4),
      S(3) => \output_register[7]_i_2_n_0\,
      S(2) => \output_register[7]_i_3_n_0\,
      S(1) => \output_register[7]_i_4_n_0\,
      S(0) => \output_register[7]_i_5_n_0\
    );
\output_register_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(8),
      Q => \output_register_reg[30]_0\(8)
    );
\output_register_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => sum4(9),
      Q => \output_register_reg[30]_0\(9)
    );
product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \delay_pipeline_reg[11]_19\(15),
      A(28) => \delay_pipeline_reg[11]_19\(15),
      A(27) => \delay_pipeline_reg[11]_19\(15),
      A(26) => \delay_pipeline_reg[11]_19\(15),
      A(25) => \delay_pipeline_reg[11]_19\(15),
      A(24) => \delay_pipeline_reg[11]_19\(15),
      A(23) => \delay_pipeline_reg[11]_19\(15),
      A(22) => \delay_pipeline_reg[11]_19\(15),
      A(21) => \delay_pipeline_reg[11]_19\(15),
      A(20) => \delay_pipeline_reg[11]_19\(15),
      A(19) => \delay_pipeline_reg[11]_19\(15),
      A(18) => \delay_pipeline_reg[11]_19\(15),
      A(17) => \delay_pipeline_reg[11]_19\(15),
      A(16) => \delay_pipeline_reg[11]_19\(15),
      A(15 downto 0) => \delay_pipeline_reg[11]_19\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"1111111111",
      B(7) => \^b\(0),
      B(6) => '0',
      B(5) => \^b\(0),
      B(4) => \add_temp_3_i_1__0_n_0\,
      B(3) => '1',
      B(2) => \add_temp_3_i_1__0_n_0\,
      B(1) => '0',
      B(0) => \^b\(0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_product_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_product_P_UNCONNECTED(47 downto 25),
      P(24) => product_n_81,
      P(23) => product_n_82,
      P(22) => product_n_83,
      P(21) => product_n_84,
      P(20) => product_n_85,
      P(19) => product_n_86,
      P(18) => product_n_87,
      P(17) => product_n_88,
      P(16) => product_n_89,
      P(15) => product_n_90,
      P(14) => product_n_91,
      P(13) => product_n_92,
      P(12) => product_n_93,
      P(11) => product_n_94,
      P(10) => product_n_95,
      P(9) => product_n_96,
      P(8) => product_n_97,
      P(7) => product_n_98,
      P(6) => product_n_99,
      P(5) => product_n_100,
      P(4) => product_n_101,
      P(3) => product_n_102,
      P(2) => product_n_103,
      P(1) => product_n_104,
      P(0) => product_n_105,
      PATTERNBDETECT => NLW_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => product_n_106,
      PCOUT(46) => product_n_107,
      PCOUT(45) => product_n_108,
      PCOUT(44) => product_n_109,
      PCOUT(43) => product_n_110,
      PCOUT(42) => product_n_111,
      PCOUT(41) => product_n_112,
      PCOUT(40) => product_n_113,
      PCOUT(39) => product_n_114,
      PCOUT(38) => product_n_115,
      PCOUT(37) => product_n_116,
      PCOUT(36) => product_n_117,
      PCOUT(35) => product_n_118,
      PCOUT(34) => product_n_119,
      PCOUT(33) => product_n_120,
      PCOUT(32) => product_n_121,
      PCOUT(31) => product_n_122,
      PCOUT(30) => product_n_123,
      PCOUT(29) => product_n_124,
      PCOUT(28) => product_n_125,
      PCOUT(27) => product_n_126,
      PCOUT(26) => product_n_127,
      PCOUT(25) => product_n_128,
      PCOUT(24) => product_n_129,
      PCOUT(23) => product_n_130,
      PCOUT(22) => product_n_131,
      PCOUT(21) => product_n_132,
      PCOUT(20) => product_n_133,
      PCOUT(19) => product_n_134,
      PCOUT(18) => product_n_135,
      PCOUT(17) => product_n_136,
      PCOUT(16) => product_n_137,
      PCOUT(15) => product_n_138,
      PCOUT(14) => product_n_139,
      PCOUT(13) => product_n_140,
      PCOUT(12) => product_n_141,
      PCOUT(11) => product_n_142,
      PCOUT(10) => product_n_143,
      PCOUT(9) => product_n_144,
      PCOUT(8) => product_n_145,
      PCOUT(7) => product_n_146,
      PCOUT(6) => product_n_147,
      PCOUT(5) => product_n_148,
      PCOUT(4) => product_n_149,
      PCOUT(3) => product_n_150,
      PCOUT(2) => product_n_151,
      PCOUT(1) => product_n_152,
      PCOUT(0) => product_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_product_UNDERFLOW_UNCONNECTED
    );
product_10: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \delay_pipeline_reg[1]_4\(15),
      A(28) => \delay_pipeline_reg[1]_4\(15),
      A(27) => \delay_pipeline_reg[1]_4\(15),
      A(26) => \delay_pipeline_reg[1]_4\(15),
      A(25) => \delay_pipeline_reg[1]_4\(15),
      A(24) => \delay_pipeline_reg[1]_4\(15),
      A(23) => \delay_pipeline_reg[1]_4\(15),
      A(22) => \delay_pipeline_reg[1]_4\(15),
      A(21) => \delay_pipeline_reg[1]_4\(15),
      A(20) => \delay_pipeline_reg[1]_4\(15),
      A(19) => \delay_pipeline_reg[1]_4\(15),
      A(18) => \delay_pipeline_reg[1]_4\(15),
      A(17) => \delay_pipeline_reg[1]_4\(15),
      A(16) => \delay_pipeline_reg[1]_4\(15),
      A(15 downto 0) => \delay_pipeline_reg[1]_4\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_product_10_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \product_10_i_1__0_n_0\,
      B(16) => \product_10_i_1__0_n_0\,
      B(15) => \product_10_i_1__0_n_0\,
      B(14) => \product_10_i_1__0_n_0\,
      B(13) => \product_10_i_1__0_n_0\,
      B(12) => \product_10_i_2__0_n_0\,
      B(11) => \product_10_i_2__0_n_0\,
      B(10) => \product_10_i_2__0_n_0\,
      B(9) => \product_10_i_2__0_n_0\,
      B(8) => '1',
      B(7) => \^b\(0),
      B(6 downto 4) => B"111",
      B(3) => \product_10_i_1__0_n_0\,
      B(2 downto 0) => B"010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_product_10_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_product_10_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_product_10_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_product_10_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_product_10_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_product_10_P_UNCONNECTED(47 downto 26),
      P(25) => product_10_n_80,
      P(24) => product_10_n_81,
      P(23) => product_10_n_82,
      P(22) => product_10_n_83,
      P(21) => product_10_n_84,
      P(20) => product_10_n_85,
      P(19) => product_10_n_86,
      P(18) => product_10_n_87,
      P(17) => product_10_n_88,
      P(16) => product_10_n_89,
      P(15) => product_10_n_90,
      P(14) => product_10_n_91,
      P(13) => product_10_n_92,
      P(12) => product_10_n_93,
      P(11) => product_10_n_94,
      P(10) => product_10_n_95,
      P(9) => product_10_n_96,
      P(8) => product_10_n_97,
      P(7) => product_10_n_98,
      P(6) => product_10_n_99,
      P(5) => product_10_n_100,
      P(4) => product_10_n_101,
      P(3) => product_10_n_102,
      P(2) => product_10_n_103,
      P(1) => product_10_n_104,
      P(0) => product_10_n_105,
      PATTERNBDETECT => NLW_product_10_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_product_10_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => product_10_n_106,
      PCOUT(46) => product_10_n_107,
      PCOUT(45) => product_10_n_108,
      PCOUT(44) => product_10_n_109,
      PCOUT(43) => product_10_n_110,
      PCOUT(42) => product_10_n_111,
      PCOUT(41) => product_10_n_112,
      PCOUT(40) => product_10_n_113,
      PCOUT(39) => product_10_n_114,
      PCOUT(38) => product_10_n_115,
      PCOUT(37) => product_10_n_116,
      PCOUT(36) => product_10_n_117,
      PCOUT(35) => product_10_n_118,
      PCOUT(34) => product_10_n_119,
      PCOUT(33) => product_10_n_120,
      PCOUT(32) => product_10_n_121,
      PCOUT(31) => product_10_n_122,
      PCOUT(30) => product_10_n_123,
      PCOUT(29) => product_10_n_124,
      PCOUT(28) => product_10_n_125,
      PCOUT(27) => product_10_n_126,
      PCOUT(26) => product_10_n_127,
      PCOUT(25) => product_10_n_128,
      PCOUT(24) => product_10_n_129,
      PCOUT(23) => product_10_n_130,
      PCOUT(22) => product_10_n_131,
      PCOUT(21) => product_10_n_132,
      PCOUT(20) => product_10_n_133,
      PCOUT(19) => product_10_n_134,
      PCOUT(18) => product_10_n_135,
      PCOUT(17) => product_10_n_136,
      PCOUT(16) => product_10_n_137,
      PCOUT(15) => product_10_n_138,
      PCOUT(14) => product_10_n_139,
      PCOUT(13) => product_10_n_140,
      PCOUT(12) => product_10_n_141,
      PCOUT(11) => product_10_n_142,
      PCOUT(10) => product_10_n_143,
      PCOUT(9) => product_10_n_144,
      PCOUT(8) => product_10_n_145,
      PCOUT(7) => product_10_n_146,
      PCOUT(6) => product_10_n_147,
      PCOUT(5) => product_10_n_148,
      PCOUT(4) => product_10_n_149,
      PCOUT(3) => product_10_n_150,
      PCOUT(2) => product_10_n_151,
      PCOUT(1) => product_10_n_152,
      PCOUT(0) => product_10_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_product_10_UNDERFLOW_UNCONNECTED
    );
\product_10_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^b\(0),
      O => \product_10_i_1__0_n_0\
    );
\product_10_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^b\(0),
      O => \product_10_i_2__0_n_0\
    );
product_2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \delay_pipeline_reg[9]_17\(15),
      A(28) => \delay_pipeline_reg[9]_17\(15),
      A(27) => \delay_pipeline_reg[9]_17\(15),
      A(26) => \delay_pipeline_reg[9]_17\(15),
      A(25) => \delay_pipeline_reg[9]_17\(15),
      A(24) => \delay_pipeline_reg[9]_17\(15),
      A(23) => \delay_pipeline_reg[9]_17\(15),
      A(22) => \delay_pipeline_reg[9]_17\(15),
      A(21) => \delay_pipeline_reg[9]_17\(15),
      A(20) => \delay_pipeline_reg[9]_17\(15),
      A(19) => \delay_pipeline_reg[9]_17\(15),
      A(18) => \delay_pipeline_reg[9]_17\(15),
      A(17) => \delay_pipeline_reg[9]_17\(15),
      A(16) => \delay_pipeline_reg[9]_17\(15),
      A(15 downto 0) => \delay_pipeline_reg[9]_17\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_product_2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 11) => B"0000000",
      B(10) => \^b\(0),
      B(9) => \product_6_i_1__0_n_0\,
      B(8) => \product_6_i_1__0_n_0\,
      B(7) => '1',
      B(6) => \^b\(0),
      B(5) => '1',
      B(4) => \^b\(0),
      B(3) => '1',
      B(2) => \^b\(0),
      B(1) => \^b\(0),
      B(0) => \^b\(0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_product_2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_product_2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_product_2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_product_2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_product_2_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_product_2_P_UNCONNECTED(47 downto 28),
      P(27) => product_2_n_78,
      P(26) => product_2_n_79,
      P(25) => product_2_n_80,
      P(24) => product_2_n_81,
      P(23) => product_2_n_82,
      P(22) => product_2_n_83,
      P(21) => product_2_n_84,
      P(20) => product_2_n_85,
      P(19) => product_2_n_86,
      P(18) => product_2_n_87,
      P(17) => product_2_n_88,
      P(16) => product_2_n_89,
      P(15) => product_2_n_90,
      P(14) => product_2_n_91,
      P(13) => product_2_n_92,
      P(12) => product_2_n_93,
      P(11) => product_2_n_94,
      P(10) => product_2_n_95,
      P(9) => product_2_n_96,
      P(8) => product_2_n_97,
      P(7) => product_2_n_98,
      P(6) => product_2_n_99,
      P(5) => product_2_n_100,
      P(4) => product_2_n_101,
      P(3) => product_2_n_102,
      P(2) => product_2_n_103,
      P(1) => product_2_n_104,
      P(0) => product_2_n_105,
      PATTERNBDETECT => NLW_product_2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_product_2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => product_2_n_106,
      PCOUT(46) => product_2_n_107,
      PCOUT(45) => product_2_n_108,
      PCOUT(44) => product_2_n_109,
      PCOUT(43) => product_2_n_110,
      PCOUT(42) => product_2_n_111,
      PCOUT(41) => product_2_n_112,
      PCOUT(40) => product_2_n_113,
      PCOUT(39) => product_2_n_114,
      PCOUT(38) => product_2_n_115,
      PCOUT(37) => product_2_n_116,
      PCOUT(36) => product_2_n_117,
      PCOUT(35) => product_2_n_118,
      PCOUT(34) => product_2_n_119,
      PCOUT(33) => product_2_n_120,
      PCOUT(32) => product_2_n_121,
      PCOUT(31) => product_2_n_122,
      PCOUT(30) => product_2_n_123,
      PCOUT(29) => product_2_n_124,
      PCOUT(28) => product_2_n_125,
      PCOUT(27) => product_2_n_126,
      PCOUT(26) => product_2_n_127,
      PCOUT(25) => product_2_n_128,
      PCOUT(24) => product_2_n_129,
      PCOUT(23) => product_2_n_130,
      PCOUT(22) => product_2_n_131,
      PCOUT(21) => product_2_n_132,
      PCOUT(20) => product_2_n_133,
      PCOUT(19) => product_2_n_134,
      PCOUT(18) => product_2_n_135,
      PCOUT(17) => product_2_n_136,
      PCOUT(16) => product_2_n_137,
      PCOUT(15) => product_2_n_138,
      PCOUT(14) => product_2_n_139,
      PCOUT(13) => product_2_n_140,
      PCOUT(12) => product_2_n_141,
      PCOUT(11) => product_2_n_142,
      PCOUT(10) => product_2_n_143,
      PCOUT(9) => product_2_n_144,
      PCOUT(8) => product_2_n_145,
      PCOUT(7) => product_2_n_146,
      PCOUT(6) => product_2_n_147,
      PCOUT(5) => product_2_n_148,
      PCOUT(4) => product_2_n_149,
      PCOUT(3) => product_2_n_150,
      PCOUT(2) => product_2_n_151,
      PCOUT(1) => product_2_n_152,
      PCOUT(0) => product_2_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_product_2_UNDERFLOW_UNCONNECTED
    );
product_4: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \delay_pipeline_reg[7]_13\(15),
      A(28) => \delay_pipeline_reg[7]_13\(15),
      A(27) => \delay_pipeline_reg[7]_13\(15),
      A(26) => \delay_pipeline_reg[7]_13\(15),
      A(25) => \delay_pipeline_reg[7]_13\(15),
      A(24) => \delay_pipeline_reg[7]_13\(15),
      A(23) => \delay_pipeline_reg[7]_13\(15),
      A(22) => \delay_pipeline_reg[7]_13\(15),
      A(21) => \delay_pipeline_reg[7]_13\(15),
      A(20) => \delay_pipeline_reg[7]_13\(15),
      A(19) => \delay_pipeline_reg[7]_13\(15),
      A(18) => \delay_pipeline_reg[7]_13\(15),
      A(17) => \delay_pipeline_reg[7]_13\(15),
      A(16) => \delay_pipeline_reg[7]_13\(15),
      A(15 downto 0) => \delay_pipeline_reg[7]_13\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_product_4_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^b\(0),
      B(16) => \^b\(0),
      B(15) => \^b\(0),
      B(14) => \^b\(0),
      B(13) => \^b\(0),
      B(12) => \^b\(0),
      B(11) => \product_6_i_1__0_n_0\,
      B(10) => \product_6_i_1__0_n_0\,
      B(9) => \^b\(0),
      B(8) => '0',
      B(7) => \product_6_i_1__0_n_0\,
      B(6) => \^b\(0),
      B(5) => \^b\(0),
      B(4) => \product_6_i_1__0_n_0\,
      B(3 downto 2) => B"10",
      B(1) => \product_6_i_1__0_n_0\,
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_product_4_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_product_4_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_product_4_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_product_4_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_product_4_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_product_4_P_UNCONNECTED(47 downto 29),
      P(28) => product_4_n_77,
      P(27) => product_4_n_78,
      P(26) => product_4_n_79,
      P(25) => product_4_n_80,
      P(24) => product_4_n_81,
      P(23) => product_4_n_82,
      P(22) => product_4_n_83,
      P(21) => product_4_n_84,
      P(20) => product_4_n_85,
      P(19) => product_4_n_86,
      P(18) => product_4_n_87,
      P(17) => product_4_n_88,
      P(16) => product_4_n_89,
      P(15) => product_4_n_90,
      P(14) => product_4_n_91,
      P(13) => product_4_n_92,
      P(12) => product_4_n_93,
      P(11) => product_4_n_94,
      P(10) => product_4_n_95,
      P(9) => product_4_n_96,
      P(8) => product_4_n_97,
      P(7) => product_4_n_98,
      P(6) => product_4_n_99,
      P(5) => product_4_n_100,
      P(4) => product_4_n_101,
      P(3) => product_4_n_102,
      P(2) => product_4_n_103,
      P(1) => product_4_n_104,
      P(0) => product_4_n_105,
      PATTERNBDETECT => NLW_product_4_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_product_4_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => product_4_n_106,
      PCOUT(46) => product_4_n_107,
      PCOUT(45) => product_4_n_108,
      PCOUT(44) => product_4_n_109,
      PCOUT(43) => product_4_n_110,
      PCOUT(42) => product_4_n_111,
      PCOUT(41) => product_4_n_112,
      PCOUT(40) => product_4_n_113,
      PCOUT(39) => product_4_n_114,
      PCOUT(38) => product_4_n_115,
      PCOUT(37) => product_4_n_116,
      PCOUT(36) => product_4_n_117,
      PCOUT(35) => product_4_n_118,
      PCOUT(34) => product_4_n_119,
      PCOUT(33) => product_4_n_120,
      PCOUT(32) => product_4_n_121,
      PCOUT(31) => product_4_n_122,
      PCOUT(30) => product_4_n_123,
      PCOUT(29) => product_4_n_124,
      PCOUT(28) => product_4_n_125,
      PCOUT(27) => product_4_n_126,
      PCOUT(26) => product_4_n_127,
      PCOUT(25) => product_4_n_128,
      PCOUT(24) => product_4_n_129,
      PCOUT(23) => product_4_n_130,
      PCOUT(22) => product_4_n_131,
      PCOUT(21) => product_4_n_132,
      PCOUT(20) => product_4_n_133,
      PCOUT(19) => product_4_n_134,
      PCOUT(18) => product_4_n_135,
      PCOUT(17) => product_4_n_136,
      PCOUT(16) => product_4_n_137,
      PCOUT(15) => product_4_n_138,
      PCOUT(14) => product_4_n_139,
      PCOUT(13) => product_4_n_140,
      PCOUT(12) => product_4_n_141,
      PCOUT(11) => product_4_n_142,
      PCOUT(10) => product_4_n_143,
      PCOUT(9) => product_4_n_144,
      PCOUT(8) => product_4_n_145,
      PCOUT(7) => product_4_n_146,
      PCOUT(6) => product_4_n_147,
      PCOUT(5) => product_4_n_148,
      PCOUT(4) => product_4_n_149,
      PCOUT(3) => product_4_n_150,
      PCOUT(2) => product_4_n_151,
      PCOUT(1) => product_4_n_152,
      PCOUT(0) => product_4_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_product_4_UNDERFLOW_UNCONNECTED
    );
product_6: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \delay_pipeline_reg[5]_11\(15),
      A(28) => \delay_pipeline_reg[5]_11\(15),
      A(27) => \delay_pipeline_reg[5]_11\(15),
      A(26) => \delay_pipeline_reg[5]_11\(15),
      A(25) => \delay_pipeline_reg[5]_11\(15),
      A(24) => \delay_pipeline_reg[5]_11\(15),
      A(23) => \delay_pipeline_reg[5]_11\(15),
      A(22) => \delay_pipeline_reg[5]_11\(15),
      A(21) => \delay_pipeline_reg[5]_11\(15),
      A(20) => \delay_pipeline_reg[5]_11\(15),
      A(19) => \delay_pipeline_reg[5]_11\(15),
      A(18) => \delay_pipeline_reg[5]_11\(15),
      A(17) => \delay_pipeline_reg[5]_11\(15),
      A(16) => \delay_pipeline_reg[5]_11\(15),
      A(15 downto 0) => \delay_pipeline_reg[5]_11\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_product_6_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14) => \^b\(0),
      B(13) => \product_6_i_1__0_n_0\,
      B(12 downto 9) => B"1011",
      B(8) => \^b\(0),
      B(7) => \product_6_i_1__0_n_0\,
      B(6 downto 4) => B"011",
      B(3) => \^b\(0),
      B(2) => \^b\(0),
      B(1 downto 0) => B"11",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_product_6_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_product_6_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_product_6_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_product_6_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_product_6_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_product_6_P_UNCONNECTED(47 downto 32),
      P(31) => product_6_n_74,
      P(30) => product_6_n_75,
      P(29) => product_6_n_76,
      P(28) => product_6_n_77,
      P(27) => product_6_n_78,
      P(26) => product_6_n_79,
      P(25) => product_6_n_80,
      P(24) => product_6_n_81,
      P(23) => product_6_n_82,
      P(22) => product_6_n_83,
      P(21) => product_6_n_84,
      P(20) => product_6_n_85,
      P(19) => product_6_n_86,
      P(18) => product_6_n_87,
      P(17) => product_6_n_88,
      P(16) => product_6_n_89,
      P(15) => product_6_n_90,
      P(14) => product_6_n_91,
      P(13) => product_6_n_92,
      P(12) => product_6_n_93,
      P(11) => product_6_n_94,
      P(10) => product_6_n_95,
      P(9) => product_6_n_96,
      P(8) => product_6_n_97,
      P(7) => product_6_n_98,
      P(6) => product_6_n_99,
      P(5) => product_6_n_100,
      P(4) => product_6_n_101,
      P(3) => product_6_n_102,
      P(2) => product_6_n_103,
      P(1) => product_6_n_104,
      P(0) => product_6_n_105,
      PATTERNBDETECT => NLW_product_6_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_product_6_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => product_6_n_106,
      PCOUT(46) => product_6_n_107,
      PCOUT(45) => product_6_n_108,
      PCOUT(44) => product_6_n_109,
      PCOUT(43) => product_6_n_110,
      PCOUT(42) => product_6_n_111,
      PCOUT(41) => product_6_n_112,
      PCOUT(40) => product_6_n_113,
      PCOUT(39) => product_6_n_114,
      PCOUT(38) => product_6_n_115,
      PCOUT(37) => product_6_n_116,
      PCOUT(36) => product_6_n_117,
      PCOUT(35) => product_6_n_118,
      PCOUT(34) => product_6_n_119,
      PCOUT(33) => product_6_n_120,
      PCOUT(32) => product_6_n_121,
      PCOUT(31) => product_6_n_122,
      PCOUT(30) => product_6_n_123,
      PCOUT(29) => product_6_n_124,
      PCOUT(28) => product_6_n_125,
      PCOUT(27) => product_6_n_126,
      PCOUT(26) => product_6_n_127,
      PCOUT(25) => product_6_n_128,
      PCOUT(24) => product_6_n_129,
      PCOUT(23) => product_6_n_130,
      PCOUT(22) => product_6_n_131,
      PCOUT(21) => product_6_n_132,
      PCOUT(20) => product_6_n_133,
      PCOUT(19) => product_6_n_134,
      PCOUT(18) => product_6_n_135,
      PCOUT(17) => product_6_n_136,
      PCOUT(16) => product_6_n_137,
      PCOUT(15) => product_6_n_138,
      PCOUT(14) => product_6_n_139,
      PCOUT(13) => product_6_n_140,
      PCOUT(12) => product_6_n_141,
      PCOUT(11) => product_6_n_142,
      PCOUT(10) => product_6_n_143,
      PCOUT(9) => product_6_n_144,
      PCOUT(8) => product_6_n_145,
      PCOUT(7) => product_6_n_146,
      PCOUT(6) => product_6_n_147,
      PCOUT(5) => product_6_n_148,
      PCOUT(4) => product_6_n_149,
      PCOUT(3) => product_6_n_150,
      PCOUT(2) => product_6_n_151,
      PCOUT(1) => product_6_n_152,
      PCOUT(0) => product_6_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_product_6_UNDERFLOW_UNCONNECTED
    );
\product_6_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^b\(0),
      O => \product_6_i_1__0_n_0\
    );
product_8: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \delay_pipeline_reg[3]_6\(15),
      A(28) => \delay_pipeline_reg[3]_6\(15),
      A(27) => \delay_pipeline_reg[3]_6\(15),
      A(26) => \delay_pipeline_reg[3]_6\(15),
      A(25) => \delay_pipeline_reg[3]_6\(15),
      A(24) => \delay_pipeline_reg[3]_6\(15),
      A(23) => \delay_pipeline_reg[3]_6\(15),
      A(22) => \delay_pipeline_reg[3]_6\(15),
      A(21) => \delay_pipeline_reg[3]_6\(15),
      A(20) => \delay_pipeline_reg[3]_6\(15),
      A(19) => \delay_pipeline_reg[3]_6\(15),
      A(18) => \delay_pipeline_reg[3]_6\(15),
      A(17) => \delay_pipeline_reg[3]_6\(15),
      A(16) => \delay_pipeline_reg[3]_6\(15),
      A(15 downto 0) => \delay_pipeline_reg[3]_6\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_product_8_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 12) => B"111111",
      B(11) => \product_10_i_2__0_n_0\,
      B(10) => '0',
      B(9) => \product_10_i_2__0_n_0\,
      B(8) => '0',
      B(7) => \product_10_i_2__0_n_0\,
      B(6) => '0',
      B(5) => \product_10_i_2__0_n_0\,
      B(4) => '0',
      B(3) => \product_10_i_2__0_n_0\,
      B(2) => \product_10_i_2__0_n_0\,
      B(1 downto 0) => B"10",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_product_8_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_product_8_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_product_8_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_product_8_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_product_8_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_product_8_P_UNCONNECTED(47 downto 29),
      P(28) => product_8_n_77,
      P(27) => product_8_n_78,
      P(26) => product_8_n_79,
      P(25) => product_8_n_80,
      P(24) => product_8_n_81,
      P(23) => product_8_n_82,
      P(22) => product_8_n_83,
      P(21) => product_8_n_84,
      P(20) => product_8_n_85,
      P(19) => product_8_n_86,
      P(18) => product_8_n_87,
      P(17) => product_8_n_88,
      P(16) => product_8_n_89,
      P(15) => product_8_n_90,
      P(14) => product_8_n_91,
      P(13) => product_8_n_92,
      P(12) => product_8_n_93,
      P(11) => product_8_n_94,
      P(10) => product_8_n_95,
      P(9) => product_8_n_96,
      P(8) => product_8_n_97,
      P(7) => product_8_n_98,
      P(6) => product_8_n_99,
      P(5) => product_8_n_100,
      P(4) => product_8_n_101,
      P(3) => product_8_n_102,
      P(2) => product_8_n_103,
      P(1) => product_8_n_104,
      P(0) => product_8_n_105,
      PATTERNBDETECT => NLW_product_8_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_product_8_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => product_8_n_106,
      PCOUT(46) => product_8_n_107,
      PCOUT(45) => product_8_n_108,
      PCOUT(44) => product_8_n_109,
      PCOUT(43) => product_8_n_110,
      PCOUT(42) => product_8_n_111,
      PCOUT(41) => product_8_n_112,
      PCOUT(40) => product_8_n_113,
      PCOUT(39) => product_8_n_114,
      PCOUT(38) => product_8_n_115,
      PCOUT(37) => product_8_n_116,
      PCOUT(36) => product_8_n_117,
      PCOUT(35) => product_8_n_118,
      PCOUT(34) => product_8_n_119,
      PCOUT(33) => product_8_n_120,
      PCOUT(32) => product_8_n_121,
      PCOUT(31) => product_8_n_122,
      PCOUT(30) => product_8_n_123,
      PCOUT(29) => product_8_n_124,
      PCOUT(28) => product_8_n_125,
      PCOUT(27) => product_8_n_126,
      PCOUT(26) => product_8_n_127,
      PCOUT(25) => product_8_n_128,
      PCOUT(24) => product_8_n_129,
      PCOUT(23) => product_8_n_130,
      PCOUT(22) => product_8_n_131,
      PCOUT(21) => product_8_n_132,
      PCOUT(20) => product_8_n_133,
      PCOUT(19) => product_8_n_134,
      PCOUT(18) => product_8_n_135,
      PCOUT(17) => product_8_n_136,
      PCOUT(16) => product_8_n_137,
      PCOUT(15) => product_8_n_138,
      PCOUT(14) => product_8_n_139,
      PCOUT(13) => product_8_n_140,
      PCOUT(12) => product_8_n_141,
      PCOUT(11) => product_8_n_142,
      PCOUT(10) => product_8_n_143,
      PCOUT(9) => product_8_n_144,
      PCOUT(8) => product_8_n_145,
      PCOUT(7) => product_8_n_146,
      PCOUT(6) => product_8_n_147,
      PCOUT(5) => product_8_n_148,
      PCOUT(4) => product_8_n_149,
      PCOUT(3) => product_8_n_150,
      PCOUT(2) => product_8_n_151,
      PCOUT(1) => product_8_n_152,
      PCOUT(0) => product_8_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_product_8_UNDERFLOW_UNCONNECTED
    );
\sumdelay_pipeline2[0][11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_94,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(11)
    );
\sumdelay_pipeline2[0][11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_95,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(10)
    );
\sumdelay_pipeline2[0][11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_96,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(9)
    );
\sumdelay_pipeline2[0][11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_97,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(8)
    );
\sumdelay_pipeline2[0][11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_94,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_94,
      O => \sumdelay_pipeline2[0][11]_i_6_n_0\
    );
\sumdelay_pipeline2[0][11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_95,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_95,
      O => \sumdelay_pipeline2[0][11]_i_7_n_0\
    );
\sumdelay_pipeline2[0][11]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_96,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_96,
      O => \sumdelay_pipeline2[0][11]_i_8_n_0\
    );
\sumdelay_pipeline2[0][11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_97,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_97,
      O => \sumdelay_pipeline2[0][11]_i_9_n_0\
    );
\sumdelay_pipeline2[0][15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_90,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(15)
    );
\sumdelay_pipeline2[0][15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_91,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(14)
    );
\sumdelay_pipeline2[0][15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_92,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(13)
    );
\sumdelay_pipeline2[0][15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_93,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(12)
    );
\sumdelay_pipeline2[0][15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_90,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_90,
      O => \sumdelay_pipeline2[0][15]_i_6_n_0\
    );
\sumdelay_pipeline2[0][15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_91,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_91,
      O => \sumdelay_pipeline2[0][15]_i_7_n_0\
    );
\sumdelay_pipeline2[0][15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_92,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_92,
      O => \sumdelay_pipeline2[0][15]_i_8_n_0\
    );
\sumdelay_pipeline2[0][15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_93,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_93,
      O => \sumdelay_pipeline2[0][15]_i_9_n_0\
    );
\sumdelay_pipeline2[0][19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_86,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(19)
    );
\sumdelay_pipeline2[0][19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_87,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(18)
    );
\sumdelay_pipeline2[0][19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_88,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(17)
    );
\sumdelay_pipeline2[0][19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_89,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(16)
    );
\sumdelay_pipeline2[0][19]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_86,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_86,
      O => \sumdelay_pipeline2[0][19]_i_6_n_0\
    );
\sumdelay_pipeline2[0][19]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_87,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_87,
      O => \sumdelay_pipeline2[0][19]_i_7_n_0\
    );
\sumdelay_pipeline2[0][19]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_88,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_88,
      O => \sumdelay_pipeline2[0][19]_i_8_n_0\
    );
\sumdelay_pipeline2[0][19]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_89,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_89,
      O => \sumdelay_pipeline2[0][19]_i_9_n_0\
    );
\sumdelay_pipeline2[0][23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_82,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(23)
    );
\sumdelay_pipeline2[0][23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_83,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(22)
    );
\sumdelay_pipeline2[0][23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_84,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(21)
    );
\sumdelay_pipeline2[0][23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_85,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(20)
    );
\sumdelay_pipeline2[0][23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_82,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_82,
      O => \sumdelay_pipeline2[0][23]_i_6_n_0\
    );
\sumdelay_pipeline2[0][23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_83,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_83,
      O => \sumdelay_pipeline2[0][23]_i_7_n_0\
    );
\sumdelay_pipeline2[0][23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_84,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_84,
      O => \sumdelay_pipeline2[0][23]_i_8_n_0\
    );
\sumdelay_pipeline2[0][23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_85,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_85,
      O => \sumdelay_pipeline2[0][23]_i_9_n_0\
    );
\sumdelay_pipeline2[0][27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_78,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline2[0][27]_i_2_n_0\
    );
\sumdelay_pipeline2[0][27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_79,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(26)
    );
\sumdelay_pipeline2[0][27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_80,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(25)
    );
\sumdelay_pipeline2[0][27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_81,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(24)
    );
\sumdelay_pipeline2[0][27]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_78,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_78,
      O => \sumdelay_pipeline2[0][27]_i_6_n_0\
    );
\sumdelay_pipeline2[0][27]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_79,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_79,
      O => \sumdelay_pipeline2[0][27]_i_7_n_0\
    );
\sumdelay_pipeline2[0][27]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_80,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_80,
      O => \sumdelay_pipeline2[0][27]_i_8_n_0\
    );
\sumdelay_pipeline2[0][27]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_81,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_81,
      O => \sumdelay_pipeline2[0][27]_i_9_n_0\
    );
\sumdelay_pipeline2[0][30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_78,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(27)
    );
\sumdelay_pipeline2[0][30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_78,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline2[0][30]_i_3_n_0\
    );
\sumdelay_pipeline2[0][30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_78,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_75,
      O => \sumdelay_pipeline2[0][30]_i_4_n_0\
    );
\sumdelay_pipeline2[0][30]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_78,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_76,
      O => \sumdelay_pipeline2[0][30]_i_5_n_0\
    );
\sumdelay_pipeline2[0][30]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_78,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_77,
      O => \sumdelay_pipeline2[0][30]_i_6_n_0\
    );
\sumdelay_pipeline2[0][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_102,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(3)
    );
\sumdelay_pipeline2[0][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_103,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(2)
    );
\sumdelay_pipeline2[0][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_104,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(1)
    );
\sumdelay_pipeline2[0][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_105,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(0)
    );
\sumdelay_pipeline2[0][3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_102,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_102,
      O => \sumdelay_pipeline2[0][3]_i_6_n_0\
    );
\sumdelay_pipeline2[0][3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_103,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_103,
      O => \sumdelay_pipeline2[0][3]_i_7_n_0\
    );
\sumdelay_pipeline2[0][3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_104,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_104,
      O => \sumdelay_pipeline2[0][3]_i_8_n_0\
    );
\sumdelay_pipeline2[0][3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_105,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_105,
      O => \sumdelay_pipeline2[0][3]_i_9_n_0\
    );
\sumdelay_pipeline2[0][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_98,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(7)
    );
\sumdelay_pipeline2[0][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_99,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(6)
    );
\sumdelay_pipeline2[0][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_100,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(5)
    );
\sumdelay_pipeline2[0][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_n_101,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[0]_2\(4)
    );
\sumdelay_pipeline2[0][7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_98,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_98,
      O => \sumdelay_pipeline2[0][7]_i_6_n_0\
    );
\sumdelay_pipeline2[0][7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_99,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_99,
      O => \sumdelay_pipeline2[0][7]_i_7_n_0\
    );
\sumdelay_pipeline2[0][7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_100,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_100,
      O => \sumdelay_pipeline2[0][7]_i_8_n_0\
    );
\sumdelay_pipeline2[0][7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_n_101,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_1_n_101,
      O => \sumdelay_pipeline2[0][7]_i_9_n_0\
    );
\sumdelay_pipeline2[1][11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_94,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(11)
    );
\sumdelay_pipeline2[1][11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_95,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(10)
    );
\sumdelay_pipeline2[1][11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_96,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(9)
    );
\sumdelay_pipeline2[1][11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_97,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(8)
    );
\sumdelay_pipeline2[1][11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_94,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_94,
      O => \sumdelay_pipeline2[1][11]_i_6_n_0\
    );
\sumdelay_pipeline2[1][11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_95,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_95,
      O => \sumdelay_pipeline2[1][11]_i_7_n_0\
    );
\sumdelay_pipeline2[1][11]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_96,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_96,
      O => \sumdelay_pipeline2[1][11]_i_8_n_0\
    );
\sumdelay_pipeline2[1][11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_97,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_97,
      O => \sumdelay_pipeline2[1][11]_i_9_n_0\
    );
\sumdelay_pipeline2[1][15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_90,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(15)
    );
\sumdelay_pipeline2[1][15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_91,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(14)
    );
\sumdelay_pipeline2[1][15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_92,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(13)
    );
\sumdelay_pipeline2[1][15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_93,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(12)
    );
\sumdelay_pipeline2[1][15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_90,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_90,
      O => \sumdelay_pipeline2[1][15]_i_6_n_0\
    );
\sumdelay_pipeline2[1][15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_91,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_91,
      O => \sumdelay_pipeline2[1][15]_i_7_n_0\
    );
\sumdelay_pipeline2[1][15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_92,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_92,
      O => \sumdelay_pipeline2[1][15]_i_8_n_0\
    );
\sumdelay_pipeline2[1][15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_93,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_93,
      O => \sumdelay_pipeline2[1][15]_i_9_n_0\
    );
\sumdelay_pipeline2[1][19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_86,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(19)
    );
\sumdelay_pipeline2[1][19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_87,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(18)
    );
\sumdelay_pipeline2[1][19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_88,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(17)
    );
\sumdelay_pipeline2[1][19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_89,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(16)
    );
\sumdelay_pipeline2[1][19]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_86,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_86,
      O => \sumdelay_pipeline2[1][19]_i_6_n_0\
    );
\sumdelay_pipeline2[1][19]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_87,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_87,
      O => \sumdelay_pipeline2[1][19]_i_7_n_0\
    );
\sumdelay_pipeline2[1][19]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_88,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_88,
      O => \sumdelay_pipeline2[1][19]_i_8_n_0\
    );
\sumdelay_pipeline2[1][19]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_89,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_89,
      O => \sumdelay_pipeline2[1][19]_i_9_n_0\
    );
\sumdelay_pipeline2[1][23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_82,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(23)
    );
\sumdelay_pipeline2[1][23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_83,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(22)
    );
\sumdelay_pipeline2[1][23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_84,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(21)
    );
\sumdelay_pipeline2[1][23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_85,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(20)
    );
\sumdelay_pipeline2[1][23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_82,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_82,
      O => \sumdelay_pipeline2[1][23]_i_6_n_0\
    );
\sumdelay_pipeline2[1][23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_83,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_83,
      O => \sumdelay_pipeline2[1][23]_i_7_n_0\
    );
\sumdelay_pipeline2[1][23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_84,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_84,
      O => \sumdelay_pipeline2[1][23]_i_8_n_0\
    );
\sumdelay_pipeline2[1][23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_85,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_85,
      O => \sumdelay_pipeline2[1][23]_i_9_n_0\
    );
\sumdelay_pipeline2[1][27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_78,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(27)
    );
\sumdelay_pipeline2[1][27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_79,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(26)
    );
\sumdelay_pipeline2[1][27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_80,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(25)
    );
\sumdelay_pipeline2[1][27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_81,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(24)
    );
\sumdelay_pipeline2[1][27]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_78,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_78,
      O => \sumdelay_pipeline2[1][27]_i_6_n_0\
    );
\sumdelay_pipeline2[1][27]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_79,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_79,
      O => \sumdelay_pipeline2[1][27]_i_7_n_0\
    );
\sumdelay_pipeline2[1][27]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_80,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_80,
      O => \sumdelay_pipeline2[1][27]_i_8_n_0\
    );
\sumdelay_pipeline2[1][27]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_81,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_81,
      O => \sumdelay_pipeline2[1][27]_i_9_n_0\
    );
\sumdelay_pipeline2[1][30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_76,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(29)
    );
\sumdelay_pipeline2[1][30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_77,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(28)
    );
\sumdelay_pipeline2[1][30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_75,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_75,
      O => \sumdelay_pipeline2[1][30]_i_4_n_0\
    );
\sumdelay_pipeline2[1][30]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_76,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_76,
      O => \sumdelay_pipeline2[1][30]_i_5_n_0\
    );
\sumdelay_pipeline2[1][30]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_77,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_77,
      O => \sumdelay_pipeline2[1][30]_i_6_n_0\
    );
\sumdelay_pipeline2[1][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_102,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(3)
    );
\sumdelay_pipeline2[1][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_103,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(2)
    );
\sumdelay_pipeline2[1][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_104,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(1)
    );
\sumdelay_pipeline2[1][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_105,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(0)
    );
\sumdelay_pipeline2[1][3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_102,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_102,
      O => \sumdelay_pipeline2[1][3]_i_6_n_0\
    );
\sumdelay_pipeline2[1][3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_103,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_103,
      O => \sumdelay_pipeline2[1][3]_i_7_n_0\
    );
\sumdelay_pipeline2[1][3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_104,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_104,
      O => \sumdelay_pipeline2[1][3]_i_8_n_0\
    );
\sumdelay_pipeline2[1][3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_105,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_105,
      O => \sumdelay_pipeline2[1][3]_i_9_n_0\
    );
\sumdelay_pipeline2[1][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_98,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(7)
    );
\sumdelay_pipeline2[1][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_99,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(6)
    );
\sumdelay_pipeline2[1][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_100,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(5)
    );
\sumdelay_pipeline2[1][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_2_n_101,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[2]_1\(4)
    );
\sumdelay_pipeline2[1][7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_98,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_98,
      O => \sumdelay_pipeline2[1][7]_i_6_n_0\
    );
\sumdelay_pipeline2[1][7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_99,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_99,
      O => \sumdelay_pipeline2[1][7]_i_7_n_0\
    );
\sumdelay_pipeline2[1][7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_100,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_100,
      O => \sumdelay_pipeline2[1][7]_i_8_n_0\
    );
\sumdelay_pipeline2[1][7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_2_n_101,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_3_n_101,
      O => \sumdelay_pipeline2[1][7]_i_9_n_0\
    );
\sumdelay_pipeline2[2][11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_94,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(11)
    );
\sumdelay_pipeline2[2][11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_95,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(10)
    );
\sumdelay_pipeline2[2][11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_96,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(9)
    );
\sumdelay_pipeline2[2][11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_97,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(8)
    );
\sumdelay_pipeline2[2][11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_94,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_94,
      O => \sumdelay_pipeline2[2][11]_i_6_n_0\
    );
\sumdelay_pipeline2[2][11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_95,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_95,
      O => \sumdelay_pipeline2[2][11]_i_7_n_0\
    );
\sumdelay_pipeline2[2][11]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_96,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_96,
      O => \sumdelay_pipeline2[2][11]_i_8_n_0\
    );
\sumdelay_pipeline2[2][11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_97,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_97,
      O => \sumdelay_pipeline2[2][11]_i_9_n_0\
    );
\sumdelay_pipeline2[2][15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_90,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(15)
    );
\sumdelay_pipeline2[2][15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_91,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(14)
    );
\sumdelay_pipeline2[2][15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_92,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(13)
    );
\sumdelay_pipeline2[2][15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_93,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(12)
    );
\sumdelay_pipeline2[2][15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_90,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_90,
      O => \sumdelay_pipeline2[2][15]_i_6_n_0\
    );
\sumdelay_pipeline2[2][15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_91,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_91,
      O => \sumdelay_pipeline2[2][15]_i_7_n_0\
    );
\sumdelay_pipeline2[2][15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_92,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_92,
      O => \sumdelay_pipeline2[2][15]_i_8_n_0\
    );
\sumdelay_pipeline2[2][15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_93,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_93,
      O => \sumdelay_pipeline2[2][15]_i_9_n_0\
    );
\sumdelay_pipeline2[2][19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_86,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(19)
    );
\sumdelay_pipeline2[2][19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_87,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(18)
    );
\sumdelay_pipeline2[2][19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_88,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(17)
    );
\sumdelay_pipeline2[2][19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_89,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(16)
    );
\sumdelay_pipeline2[2][19]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_86,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_86,
      O => \sumdelay_pipeline2[2][19]_i_6_n_0\
    );
\sumdelay_pipeline2[2][19]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_87,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_87,
      O => \sumdelay_pipeline2[2][19]_i_7_n_0\
    );
\sumdelay_pipeline2[2][19]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_88,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_88,
      O => \sumdelay_pipeline2[2][19]_i_8_n_0\
    );
\sumdelay_pipeline2[2][19]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_89,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_89,
      O => \sumdelay_pipeline2[2][19]_i_9_n_0\
    );
\sumdelay_pipeline2[2][23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_82,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(23)
    );
\sumdelay_pipeline2[2][23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_83,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(22)
    );
\sumdelay_pipeline2[2][23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_84,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(21)
    );
\sumdelay_pipeline2[2][23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_85,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(20)
    );
\sumdelay_pipeline2[2][23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_82,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_82,
      O => \sumdelay_pipeline2[2][23]_i_6_n_0\
    );
\sumdelay_pipeline2[2][23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_83,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_83,
      O => \sumdelay_pipeline2[2][23]_i_7_n_0\
    );
\sumdelay_pipeline2[2][23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_84,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_84,
      O => \sumdelay_pipeline2[2][23]_i_8_n_0\
    );
\sumdelay_pipeline2[2][23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_85,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_85,
      O => \sumdelay_pipeline2[2][23]_i_9_n_0\
    );
\sumdelay_pipeline2[2][27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_78,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(27)
    );
\sumdelay_pipeline2[2][27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_79,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(26)
    );
\sumdelay_pipeline2[2][27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_80,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(25)
    );
\sumdelay_pipeline2[2][27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_81,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(24)
    );
\sumdelay_pipeline2[2][27]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_78,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_78,
      O => \sumdelay_pipeline2[2][27]_i_6_n_0\
    );
\sumdelay_pipeline2[2][27]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_79,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_79,
      O => \sumdelay_pipeline2[2][27]_i_7_n_0\
    );
\sumdelay_pipeline2[2][27]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_80,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_80,
      O => \sumdelay_pipeline2[2][27]_i_8_n_0\
    );
\sumdelay_pipeline2[2][27]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_81,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_81,
      O => \sumdelay_pipeline2[2][27]_i_9_n_0\
    );
\sumdelay_pipeline2[2][30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_76,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(29)
    );
\sumdelay_pipeline2[2][30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_77,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(28)
    );
\sumdelay_pipeline2[2][30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_75,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_78,
      O => \sumdelay_pipeline2[2][30]_i_4_n_0\
    );
\sumdelay_pipeline2[2][30]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_76,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_78,
      O => \sumdelay_pipeline2[2][30]_i_5_n_0\
    );
\sumdelay_pipeline2[2][30]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_77,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_78,
      O => \sumdelay_pipeline2[2][30]_i_6_n_0\
    );
\sumdelay_pipeline2[2][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_102,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(3)
    );
\sumdelay_pipeline2[2][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_103,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(2)
    );
\sumdelay_pipeline2[2][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_104,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(1)
    );
\sumdelay_pipeline2[2][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_105,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(0)
    );
\sumdelay_pipeline2[2][3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_102,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_102,
      O => \sumdelay_pipeline2[2][3]_i_6_n_0\
    );
\sumdelay_pipeline2[2][3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_103,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_103,
      O => \sumdelay_pipeline2[2][3]_i_7_n_0\
    );
\sumdelay_pipeline2[2][3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_104,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_104,
      O => \sumdelay_pipeline2[2][3]_i_8_n_0\
    );
\sumdelay_pipeline2[2][3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_105,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_105,
      O => \sumdelay_pipeline2[2][3]_i_9_n_0\
    );
\sumdelay_pipeline2[2][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_98,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(7)
    );
\sumdelay_pipeline2[2][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_99,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(6)
    );
\sumdelay_pipeline2[2][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_100,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(5)
    );
\sumdelay_pipeline2[2][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_temp_4_n_101,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      O => \sumdelay_pipeline1_reg[4]_0\(4)
    );
\sumdelay_pipeline2[2][7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_98,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_98,
      O => \sumdelay_pipeline2[2][7]_i_6_n_0\
    );
\sumdelay_pipeline2[2][7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_99,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_99,
      O => \sumdelay_pipeline2[2][7]_i_7_n_0\
    );
\sumdelay_pipeline2[2][7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_100,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_100,
      O => \sumdelay_pipeline2[2][7]_i_8_n_0\
    );
\sumdelay_pipeline2[2][7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => add_temp_4_n_101,
      I1 => \sumdelay_pipeline2_reg[0][30]_0\,
      I2 => add_temp_5_n_101,
      O => \sumdelay_pipeline2[2][7]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(0),
      Q => \sumdelay_pipeline2_reg[0]_21\(0)
    );
\sumdelay_pipeline2_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(10),
      Q => \sumdelay_pipeline2_reg[0]_21\(10)
    );
\sumdelay_pipeline2_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(11),
      Q => \sumdelay_pipeline2_reg[0]_21\(11)
    );
\sumdelay_pipeline2_reg[0][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[0][7]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[0][11]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[0][11]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[0][11]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[0][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[0]_2\(11 downto 8),
      O(3 downto 0) => \sumvector2[0]_20\(11 downto 8),
      S(3) => \sumdelay_pipeline2[0][11]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[0][11]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[0][11]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[0][11]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(12),
      Q => \sumdelay_pipeline2_reg[0]_21\(12)
    );
\sumdelay_pipeline2_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(13),
      Q => \sumdelay_pipeline2_reg[0]_21\(13)
    );
\sumdelay_pipeline2_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(14),
      Q => \sumdelay_pipeline2_reg[0]_21\(14)
    );
\sumdelay_pipeline2_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(15),
      Q => \sumdelay_pipeline2_reg[0]_21\(15)
    );
\sumdelay_pipeline2_reg[0][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[0][11]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[0][15]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[0][15]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[0][15]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[0][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[0]_2\(15 downto 12),
      O(3 downto 0) => \sumvector2[0]_20\(15 downto 12),
      S(3) => \sumdelay_pipeline2[0][15]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[0][15]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[0][15]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[0][15]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[0][16]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(16),
      Q => \sumdelay_pipeline2_reg[0]_21\(16)
    );
\sumdelay_pipeline2_reg[0][17]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(17),
      Q => \sumdelay_pipeline2_reg[0]_21\(17)
    );
\sumdelay_pipeline2_reg[0][18]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(18),
      Q => \sumdelay_pipeline2_reg[0]_21\(18)
    );
\sumdelay_pipeline2_reg[0][19]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(19),
      Q => \sumdelay_pipeline2_reg[0]_21\(19)
    );
\sumdelay_pipeline2_reg[0][19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[0][15]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[0][19]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[0][19]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[0][19]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[0][19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[0]_2\(19 downto 16),
      O(3 downto 0) => \sumvector2[0]_20\(19 downto 16),
      S(3) => \sumdelay_pipeline2[0][19]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[0][19]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[0][19]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[0][19]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(1),
      Q => \sumdelay_pipeline2_reg[0]_21\(1)
    );
\sumdelay_pipeline2_reg[0][20]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(20),
      Q => \sumdelay_pipeline2_reg[0]_21\(20)
    );
\sumdelay_pipeline2_reg[0][21]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(21),
      Q => \sumdelay_pipeline2_reg[0]_21\(21)
    );
\sumdelay_pipeline2_reg[0][22]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(22),
      Q => \sumdelay_pipeline2_reg[0]_21\(22)
    );
\sumdelay_pipeline2_reg[0][23]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(23),
      Q => \sumdelay_pipeline2_reg[0]_21\(23)
    );
\sumdelay_pipeline2_reg[0][23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[0][19]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[0][23]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[0][23]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[0][23]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[0][23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[0]_2\(23 downto 20),
      O(3 downto 0) => \sumvector2[0]_20\(23 downto 20),
      S(3) => \sumdelay_pipeline2[0][23]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[0][23]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[0][23]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[0][23]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[0][24]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(24),
      Q => \sumdelay_pipeline2_reg[0]_21\(24)
    );
\sumdelay_pipeline2_reg[0][25]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(25),
      Q => \sumdelay_pipeline2_reg[0]_21\(25)
    );
\sumdelay_pipeline2_reg[0][26]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(26),
      Q => \sumdelay_pipeline2_reg[0]_21\(26)
    );
\sumdelay_pipeline2_reg[0][27]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(27),
      Q => \sumdelay_pipeline2_reg[0]_21\(27)
    );
\sumdelay_pipeline2_reg[0][27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[0][23]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[0][27]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[0][27]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[0][27]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[0][27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sumdelay_pipeline2[0][27]_i_2_n_0\,
      DI(2 downto 0) => \sumdelay_pipeline1_reg[0]_2\(26 downto 24),
      O(3 downto 0) => \sumvector2[0]_20\(27 downto 24),
      S(3) => \sumdelay_pipeline2[0][27]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[0][27]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[0][27]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[0][27]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[0][28]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(28),
      Q => \sumdelay_pipeline2_reg[0]_21\(28)
    );
\sumdelay_pipeline2_reg[0][29]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(29),
      Q => \sumdelay_pipeline2_reg[0]_21\(29)
    );
\sumdelay_pipeline2_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(2),
      Q => \sumdelay_pipeline2_reg[0]_21\(2)
    );
\sumdelay_pipeline2_reg[0][30]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(30),
      Q => \sumdelay_pipeline2_reg[0]_21\(30)
    );
\sumdelay_pipeline2_reg[0][30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[0][27]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sumdelay_pipeline2_reg[0][30]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sumdelay_pipeline2_reg[0][30]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[0][30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sumdelay_pipeline1_reg[0]_2\(27),
      DI(0) => \sumdelay_pipeline2[0][30]_i_3_n_0\,
      O(3) => \NLW_sumdelay_pipeline2_reg[0][30]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \sumvector2[0]_20\(30 downto 28),
      S(3) => '0',
      S(2) => \sumdelay_pipeline2[0][30]_i_4_n_0\,
      S(1) => \sumdelay_pipeline2[0][30]_i_5_n_0\,
      S(0) => \sumdelay_pipeline2[0][30]_i_6_n_0\
    );
\sumdelay_pipeline2_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(3),
      Q => \sumdelay_pipeline2_reg[0]_21\(3)
    );
\sumdelay_pipeline2_reg[0][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sumdelay_pipeline2_reg[0][3]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[0][3]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[0][3]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[0][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[0]_2\(3 downto 0),
      O(3 downto 0) => \sumvector2[0]_20\(3 downto 0),
      S(3) => \sumdelay_pipeline2[0][3]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[0][3]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[0][3]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[0][3]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(4),
      Q => \sumdelay_pipeline2_reg[0]_21\(4)
    );
\sumdelay_pipeline2_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(5),
      Q => \sumdelay_pipeline2_reg[0]_21\(5)
    );
\sumdelay_pipeline2_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(6),
      Q => \sumdelay_pipeline2_reg[0]_21\(6)
    );
\sumdelay_pipeline2_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(7),
      Q => \sumdelay_pipeline2_reg[0]_21\(7)
    );
\sumdelay_pipeline2_reg[0][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[0][3]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[0][7]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[0][7]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[0][7]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[0][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[0]_2\(7 downto 4),
      O(3 downto 0) => \sumvector2[0]_20\(7 downto 4),
      S(3) => \sumdelay_pipeline2[0][7]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[0][7]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[0][7]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[0][7]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(8),
      Q => \sumdelay_pipeline2_reg[0]_21\(8)
    );
\sumdelay_pipeline2_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[0]_20\(9),
      Q => \sumdelay_pipeline2_reg[0]_21\(9)
    );
\sumdelay_pipeline2_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(0),
      Q => \sumdelay_pipeline2_reg[1]_15\(0)
    );
\sumdelay_pipeline2_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(10),
      Q => \sumdelay_pipeline2_reg[1]_15\(10)
    );
\sumdelay_pipeline2_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(11),
      Q => \sumdelay_pipeline2_reg[1]_15\(11)
    );
\sumdelay_pipeline2_reg[1][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[1][7]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[1][11]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[1][11]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[1][11]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[1][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[2]_1\(11 downto 8),
      O(3 downto 0) => \sumvector2[1]_14\(11 downto 8),
      S(3) => \sumdelay_pipeline2[1][11]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[1][11]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[1][11]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[1][11]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(12),
      Q => \sumdelay_pipeline2_reg[1]_15\(12)
    );
\sumdelay_pipeline2_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(13),
      Q => \sumdelay_pipeline2_reg[1]_15\(13)
    );
\sumdelay_pipeline2_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(14),
      Q => \sumdelay_pipeline2_reg[1]_15\(14)
    );
\sumdelay_pipeline2_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(15),
      Q => \sumdelay_pipeline2_reg[1]_15\(15)
    );
\sumdelay_pipeline2_reg[1][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[1][11]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[1][15]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[1][15]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[1][15]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[1][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[2]_1\(15 downto 12),
      O(3 downto 0) => \sumvector2[1]_14\(15 downto 12),
      S(3) => \sumdelay_pipeline2[1][15]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[1][15]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[1][15]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[1][15]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(16),
      Q => \sumdelay_pipeline2_reg[1]_15\(16)
    );
\sumdelay_pipeline2_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(17),
      Q => \sumdelay_pipeline2_reg[1]_15\(17)
    );
\sumdelay_pipeline2_reg[1][18]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(18),
      Q => \sumdelay_pipeline2_reg[1]_15\(18)
    );
\sumdelay_pipeline2_reg[1][19]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(19),
      Q => \sumdelay_pipeline2_reg[1]_15\(19)
    );
\sumdelay_pipeline2_reg[1][19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[1][15]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[1][19]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[1][19]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[1][19]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[1][19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[2]_1\(19 downto 16),
      O(3 downto 0) => \sumvector2[1]_14\(19 downto 16),
      S(3) => \sumdelay_pipeline2[1][19]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[1][19]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[1][19]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[1][19]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(1),
      Q => \sumdelay_pipeline2_reg[1]_15\(1)
    );
\sumdelay_pipeline2_reg[1][20]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(20),
      Q => \sumdelay_pipeline2_reg[1]_15\(20)
    );
\sumdelay_pipeline2_reg[1][21]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(21),
      Q => \sumdelay_pipeline2_reg[1]_15\(21)
    );
\sumdelay_pipeline2_reg[1][22]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(22),
      Q => \sumdelay_pipeline2_reg[1]_15\(22)
    );
\sumdelay_pipeline2_reg[1][23]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(23),
      Q => \sumdelay_pipeline2_reg[1]_15\(23)
    );
\sumdelay_pipeline2_reg[1][23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[1][19]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[1][23]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[1][23]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[1][23]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[1][23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[2]_1\(23 downto 20),
      O(3 downto 0) => \sumvector2[1]_14\(23 downto 20),
      S(3) => \sumdelay_pipeline2[1][23]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[1][23]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[1][23]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[1][23]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[1][24]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(24),
      Q => \sumdelay_pipeline2_reg[1]_15\(24)
    );
\sumdelay_pipeline2_reg[1][25]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(25),
      Q => \sumdelay_pipeline2_reg[1]_15\(25)
    );
\sumdelay_pipeline2_reg[1][26]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(26),
      Q => \sumdelay_pipeline2_reg[1]_15\(26)
    );
\sumdelay_pipeline2_reg[1][27]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(27),
      Q => \sumdelay_pipeline2_reg[1]_15\(27)
    );
\sumdelay_pipeline2_reg[1][27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[1][23]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[1][27]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[1][27]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[1][27]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[1][27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[2]_1\(27 downto 24),
      O(3 downto 0) => \sumvector2[1]_14\(27 downto 24),
      S(3) => \sumdelay_pipeline2[1][27]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[1][27]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[1][27]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[1][27]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[1][28]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(28),
      Q => \sumdelay_pipeline2_reg[1]_15\(28)
    );
\sumdelay_pipeline2_reg[1][29]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(29),
      Q => \sumdelay_pipeline2_reg[1]_15\(29)
    );
\sumdelay_pipeline2_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(2),
      Q => \sumdelay_pipeline2_reg[1]_15\(2)
    );
\sumdelay_pipeline2_reg[1][30]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(30),
      Q => \sumdelay_pipeline2_reg[1]_15\(30)
    );
\sumdelay_pipeline2_reg[1][30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[1][27]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sumdelay_pipeline2_reg[1][30]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sumdelay_pipeline2_reg[1][30]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[1][30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \sumdelay_pipeline1_reg[2]_1\(29 downto 28),
      O(3) => \NLW_sumdelay_pipeline2_reg[1][30]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \sumvector2[1]_14\(30 downto 28),
      S(3) => '0',
      S(2) => \sumdelay_pipeline2[1][30]_i_4_n_0\,
      S(1) => \sumdelay_pipeline2[1][30]_i_5_n_0\,
      S(0) => \sumdelay_pipeline2[1][30]_i_6_n_0\
    );
\sumdelay_pipeline2_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(3),
      Q => \sumdelay_pipeline2_reg[1]_15\(3)
    );
\sumdelay_pipeline2_reg[1][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sumdelay_pipeline2_reg[1][3]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[1][3]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[1][3]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[1][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[2]_1\(3 downto 0),
      O(3 downto 0) => \sumvector2[1]_14\(3 downto 0),
      S(3) => \sumdelay_pipeline2[1][3]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[1][3]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[1][3]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[1][3]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(4),
      Q => \sumdelay_pipeline2_reg[1]_15\(4)
    );
\sumdelay_pipeline2_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(5),
      Q => \sumdelay_pipeline2_reg[1]_15\(5)
    );
\sumdelay_pipeline2_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(6),
      Q => \sumdelay_pipeline2_reg[1]_15\(6)
    );
\sumdelay_pipeline2_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(7),
      Q => \sumdelay_pipeline2_reg[1]_15\(7)
    );
\sumdelay_pipeline2_reg[1][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[1][3]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[1][7]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[1][7]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[1][7]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[1][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[2]_1\(7 downto 4),
      O(3 downto 0) => \sumvector2[1]_14\(7 downto 4),
      S(3) => \sumdelay_pipeline2[1][7]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[1][7]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[1][7]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[1][7]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(8),
      Q => \sumdelay_pipeline2_reg[1]_15\(8)
    );
\sumdelay_pipeline2_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[1]_14\(9),
      Q => \sumdelay_pipeline2_reg[1]_15\(9)
    );
\sumdelay_pipeline2_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(0),
      Q => \sumdelay_pipeline2_reg[2]_8\(0)
    );
\sumdelay_pipeline2_reg[2][10]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(10),
      Q => \sumdelay_pipeline2_reg[2]_8\(10)
    );
\sumdelay_pipeline2_reg[2][11]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(11),
      Q => \sumdelay_pipeline2_reg[2]_8\(11)
    );
\sumdelay_pipeline2_reg[2][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[2][7]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[2][11]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[2][11]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[2][11]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[2][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[4]_0\(11 downto 8),
      O(3 downto 0) => \sumvector2[2]_7\(11 downto 8),
      S(3) => \sumdelay_pipeline2[2][11]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[2][11]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[2][11]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[2][11]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[2][12]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(12),
      Q => \sumdelay_pipeline2_reg[2]_8\(12)
    );
\sumdelay_pipeline2_reg[2][13]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(13),
      Q => \sumdelay_pipeline2_reg[2]_8\(13)
    );
\sumdelay_pipeline2_reg[2][14]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(14),
      Q => \sumdelay_pipeline2_reg[2]_8\(14)
    );
\sumdelay_pipeline2_reg[2][15]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(15),
      Q => \sumdelay_pipeline2_reg[2]_8\(15)
    );
\sumdelay_pipeline2_reg[2][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[2][11]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[2][15]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[2][15]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[2][15]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[2][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[4]_0\(15 downto 12),
      O(3 downto 0) => \sumvector2[2]_7\(15 downto 12),
      S(3) => \sumdelay_pipeline2[2][15]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[2][15]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[2][15]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[2][15]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[2][16]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(16),
      Q => \sumdelay_pipeline2_reg[2]_8\(16)
    );
\sumdelay_pipeline2_reg[2][17]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(17),
      Q => \sumdelay_pipeline2_reg[2]_8\(17)
    );
\sumdelay_pipeline2_reg[2][18]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(18),
      Q => \sumdelay_pipeline2_reg[2]_8\(18)
    );
\sumdelay_pipeline2_reg[2][19]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(19),
      Q => \sumdelay_pipeline2_reg[2]_8\(19)
    );
\sumdelay_pipeline2_reg[2][19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[2][15]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[2][19]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[2][19]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[2][19]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[2][19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[4]_0\(19 downto 16),
      O(3 downto 0) => \sumvector2[2]_7\(19 downto 16),
      S(3) => \sumdelay_pipeline2[2][19]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[2][19]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[2][19]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[2][19]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(1),
      Q => \sumdelay_pipeline2_reg[2]_8\(1)
    );
\sumdelay_pipeline2_reg[2][20]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(20),
      Q => \sumdelay_pipeline2_reg[2]_8\(20)
    );
\sumdelay_pipeline2_reg[2][21]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(21),
      Q => \sumdelay_pipeline2_reg[2]_8\(21)
    );
\sumdelay_pipeline2_reg[2][22]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(22),
      Q => \sumdelay_pipeline2_reg[2]_8\(22)
    );
\sumdelay_pipeline2_reg[2][23]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(23),
      Q => \sumdelay_pipeline2_reg[2]_8\(23)
    );
\sumdelay_pipeline2_reg[2][23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[2][19]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[2][23]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[2][23]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[2][23]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[2][23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[4]_0\(23 downto 20),
      O(3 downto 0) => \sumvector2[2]_7\(23 downto 20),
      S(3) => \sumdelay_pipeline2[2][23]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[2][23]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[2][23]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[2][23]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[2][24]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(24),
      Q => \sumdelay_pipeline2_reg[2]_8\(24)
    );
\sumdelay_pipeline2_reg[2][25]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(25),
      Q => \sumdelay_pipeline2_reg[2]_8\(25)
    );
\sumdelay_pipeline2_reg[2][26]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(26),
      Q => \sumdelay_pipeline2_reg[2]_8\(26)
    );
\sumdelay_pipeline2_reg[2][27]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(27),
      Q => \sumdelay_pipeline2_reg[2]_8\(27)
    );
\sumdelay_pipeline2_reg[2][27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[2][23]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[2][27]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[2][27]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[2][27]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[2][27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[4]_0\(27 downto 24),
      O(3 downto 0) => \sumvector2[2]_7\(27 downto 24),
      S(3) => \sumdelay_pipeline2[2][27]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[2][27]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[2][27]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[2][27]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[2][28]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(28),
      Q => \sumdelay_pipeline2_reg[2]_8\(28)
    );
\sumdelay_pipeline2_reg[2][29]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(29),
      Q => \sumdelay_pipeline2_reg[2]_8\(29)
    );
\sumdelay_pipeline2_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(2),
      Q => \sumdelay_pipeline2_reg[2]_8\(2)
    );
\sumdelay_pipeline2_reg[2][30]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(30),
      Q => \sumdelay_pipeline2_reg[2]_8\(30)
    );
\sumdelay_pipeline2_reg[2][30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[2][27]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sumdelay_pipeline2_reg[2][30]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sumdelay_pipeline2_reg[2][30]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[2][30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \sumdelay_pipeline1_reg[4]_0\(29 downto 28),
      O(3) => \NLW_sumdelay_pipeline2_reg[2][30]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \sumvector2[2]_7\(30 downto 28),
      S(3) => '0',
      S(2) => \sumdelay_pipeline2[2][30]_i_4_n_0\,
      S(1) => \sumdelay_pipeline2[2][30]_i_5_n_0\,
      S(0) => \sumdelay_pipeline2[2][30]_i_6_n_0\
    );
\sumdelay_pipeline2_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(3),
      Q => \sumdelay_pipeline2_reg[2]_8\(3)
    );
\sumdelay_pipeline2_reg[2][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sumdelay_pipeline2_reg[2][3]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[2][3]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[2][3]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[2][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[4]_0\(3 downto 0),
      O(3 downto 0) => \sumvector2[2]_7\(3 downto 0),
      S(3) => \sumdelay_pipeline2[2][3]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[2][3]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[2][3]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[2][3]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(4),
      Q => \sumdelay_pipeline2_reg[2]_8\(4)
    );
\sumdelay_pipeline2_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(5),
      Q => \sumdelay_pipeline2_reg[2]_8\(5)
    );
\sumdelay_pipeline2_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(6),
      Q => \sumdelay_pipeline2_reg[2]_8\(6)
    );
\sumdelay_pipeline2_reg[2][7]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(7),
      Q => \sumdelay_pipeline2_reg[2]_8\(7)
    );
\sumdelay_pipeline2_reg[2][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline2_reg[2][3]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline2_reg[2][7]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline2_reg[2][7]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline2_reg[2][7]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline2_reg[2][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline1_reg[4]_0\(7 downto 4),
      O(3 downto 0) => \sumvector2[2]_7\(7 downto 4),
      S(3) => \sumdelay_pipeline2[2][7]_i_6_n_0\,
      S(2) => \sumdelay_pipeline2[2][7]_i_7_n_0\,
      S(1) => \sumdelay_pipeline2[2][7]_i_8_n_0\,
      S(0) => \sumdelay_pipeline2[2][7]_i_9_n_0\
    );
\sumdelay_pipeline2_reg[2][8]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(8),
      Q => \sumdelay_pipeline2_reg[2]_8\(8)
    );
\sumdelay_pipeline2_reg[2][9]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector2[2]_7\(9),
      Q => \sumdelay_pipeline2_reg[2]_8\(9)
    );
\sumdelay_pipeline3[0][11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(11),
      I1 => \sumdelay_pipeline2_reg[1]_15\(11),
      O => \sumdelay_pipeline3[0][11]_i_2_n_0\
    );
\sumdelay_pipeline3[0][11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(10),
      I1 => \sumdelay_pipeline2_reg[1]_15\(10),
      O => \sumdelay_pipeline3[0][11]_i_3_n_0\
    );
\sumdelay_pipeline3[0][11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(9),
      I1 => \sumdelay_pipeline2_reg[1]_15\(9),
      O => \sumdelay_pipeline3[0][11]_i_4_n_0\
    );
\sumdelay_pipeline3[0][11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(8),
      I1 => \sumdelay_pipeline2_reg[1]_15\(8),
      O => \sumdelay_pipeline3[0][11]_i_5_n_0\
    );
\sumdelay_pipeline3[0][15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(15),
      I1 => \sumdelay_pipeline2_reg[1]_15\(15),
      O => \sumdelay_pipeline3[0][15]_i_2_n_0\
    );
\sumdelay_pipeline3[0][15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(14),
      I1 => \sumdelay_pipeline2_reg[1]_15\(14),
      O => \sumdelay_pipeline3[0][15]_i_3_n_0\
    );
\sumdelay_pipeline3[0][15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(13),
      I1 => \sumdelay_pipeline2_reg[1]_15\(13),
      O => \sumdelay_pipeline3[0][15]_i_4_n_0\
    );
\sumdelay_pipeline3[0][15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(12),
      I1 => \sumdelay_pipeline2_reg[1]_15\(12),
      O => \sumdelay_pipeline3[0][15]_i_5_n_0\
    );
\sumdelay_pipeline3[0][19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(19),
      I1 => \sumdelay_pipeline2_reg[1]_15\(19),
      O => \sumdelay_pipeline3[0][19]_i_2_n_0\
    );
\sumdelay_pipeline3[0][19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(18),
      I1 => \sumdelay_pipeline2_reg[1]_15\(18),
      O => \sumdelay_pipeline3[0][19]_i_3_n_0\
    );
\sumdelay_pipeline3[0][19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(17),
      I1 => \sumdelay_pipeline2_reg[1]_15\(17),
      O => \sumdelay_pipeline3[0][19]_i_4_n_0\
    );
\sumdelay_pipeline3[0][19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(16),
      I1 => \sumdelay_pipeline2_reg[1]_15\(16),
      O => \sumdelay_pipeline3[0][19]_i_5_n_0\
    );
\sumdelay_pipeline3[0][23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(23),
      I1 => \sumdelay_pipeline2_reg[1]_15\(23),
      O => \sumdelay_pipeline3[0][23]_i_2_n_0\
    );
\sumdelay_pipeline3[0][23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(22),
      I1 => \sumdelay_pipeline2_reg[1]_15\(22),
      O => \sumdelay_pipeline3[0][23]_i_3_n_0\
    );
\sumdelay_pipeline3[0][23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(21),
      I1 => \sumdelay_pipeline2_reg[1]_15\(21),
      O => \sumdelay_pipeline3[0][23]_i_4_n_0\
    );
\sumdelay_pipeline3[0][23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(20),
      I1 => \sumdelay_pipeline2_reg[1]_15\(20),
      O => \sumdelay_pipeline3[0][23]_i_5_n_0\
    );
\sumdelay_pipeline3[0][27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(27),
      I1 => \sumdelay_pipeline2_reg[1]_15\(27),
      O => \sumdelay_pipeline3[0][27]_i_2_n_0\
    );
\sumdelay_pipeline3[0][27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(26),
      I1 => \sumdelay_pipeline2_reg[1]_15\(26),
      O => \sumdelay_pipeline3[0][27]_i_3_n_0\
    );
\sumdelay_pipeline3[0][27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(25),
      I1 => \sumdelay_pipeline2_reg[1]_15\(25),
      O => \sumdelay_pipeline3[0][27]_i_4_n_0\
    );
\sumdelay_pipeline3[0][27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(24),
      I1 => \sumdelay_pipeline2_reg[1]_15\(24),
      O => \sumdelay_pipeline3[0][27]_i_5_n_0\
    );
\sumdelay_pipeline3[0][30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(30),
      I1 => \sumdelay_pipeline2_reg[1]_15\(30),
      O => \sumdelay_pipeline3[0][30]_i_2_n_0\
    );
\sumdelay_pipeline3[0][30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(29),
      I1 => \sumdelay_pipeline2_reg[1]_15\(29),
      O => \sumdelay_pipeline3[0][30]_i_3_n_0\
    );
\sumdelay_pipeline3[0][30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(28),
      I1 => \sumdelay_pipeline2_reg[1]_15\(28),
      O => \sumdelay_pipeline3[0][30]_i_4_n_0\
    );
\sumdelay_pipeline3[0][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(3),
      I1 => \sumdelay_pipeline2_reg[1]_15\(3),
      O => \sumdelay_pipeline3[0][3]_i_2_n_0\
    );
\sumdelay_pipeline3[0][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(2),
      I1 => \sumdelay_pipeline2_reg[1]_15\(2),
      O => \sumdelay_pipeline3[0][3]_i_3_n_0\
    );
\sumdelay_pipeline3[0][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(1),
      I1 => \sumdelay_pipeline2_reg[1]_15\(1),
      O => \sumdelay_pipeline3[0][3]_i_4_n_0\
    );
\sumdelay_pipeline3[0][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(0),
      I1 => \sumdelay_pipeline2_reg[1]_15\(0),
      O => \sumdelay_pipeline3[0][3]_i_5_n_0\
    );
\sumdelay_pipeline3[0][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(7),
      I1 => \sumdelay_pipeline2_reg[1]_15\(7),
      O => \sumdelay_pipeline3[0][7]_i_2_n_0\
    );
\sumdelay_pipeline3[0][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(6),
      I1 => \sumdelay_pipeline2_reg[1]_15\(6),
      O => \sumdelay_pipeline3[0][7]_i_3_n_0\
    );
\sumdelay_pipeline3[0][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(5),
      I1 => \sumdelay_pipeline2_reg[1]_15\(5),
      O => \sumdelay_pipeline3[0][7]_i_4_n_0\
    );
\sumdelay_pipeline3[0][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sumdelay_pipeline2_reg[0]_21\(4),
      I1 => \sumdelay_pipeline2_reg[1]_15\(4),
      O => \sumdelay_pipeline3[0][7]_i_5_n_0\
    );
\sumdelay_pipeline3_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(0),
      Q => \sumdelay_pipeline3_reg[0]_23\(0)
    );
\sumdelay_pipeline3_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(10),
      Q => \sumdelay_pipeline3_reg[0]_23\(10)
    );
\sumdelay_pipeline3_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(11),
      Q => \sumdelay_pipeline3_reg[0]_23\(11)
    );
\sumdelay_pipeline3_reg[0][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline3_reg[0][7]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline3_reg[0][11]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline3_reg[0][11]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline3_reg[0][11]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline3_reg[0][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline2_reg[0]_21\(11 downto 8),
      O(3 downto 0) => \sumvector3[0]_22\(11 downto 8),
      S(3) => \sumdelay_pipeline3[0][11]_i_2_n_0\,
      S(2) => \sumdelay_pipeline3[0][11]_i_3_n_0\,
      S(1) => \sumdelay_pipeline3[0][11]_i_4_n_0\,
      S(0) => \sumdelay_pipeline3[0][11]_i_5_n_0\
    );
\sumdelay_pipeline3_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(12),
      Q => \sumdelay_pipeline3_reg[0]_23\(12)
    );
\sumdelay_pipeline3_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(13),
      Q => \sumdelay_pipeline3_reg[0]_23\(13)
    );
\sumdelay_pipeline3_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(14),
      Q => \sumdelay_pipeline3_reg[0]_23\(14)
    );
\sumdelay_pipeline3_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(15),
      Q => \sumdelay_pipeline3_reg[0]_23\(15)
    );
\sumdelay_pipeline3_reg[0][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline3_reg[0][11]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline3_reg[0][15]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline3_reg[0][15]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline3_reg[0][15]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline3_reg[0][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline2_reg[0]_21\(15 downto 12),
      O(3 downto 0) => \sumvector3[0]_22\(15 downto 12),
      S(3) => \sumdelay_pipeline3[0][15]_i_2_n_0\,
      S(2) => \sumdelay_pipeline3[0][15]_i_3_n_0\,
      S(1) => \sumdelay_pipeline3[0][15]_i_4_n_0\,
      S(0) => \sumdelay_pipeline3[0][15]_i_5_n_0\
    );
\sumdelay_pipeline3_reg[0][16]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(16),
      Q => \sumdelay_pipeline3_reg[0]_23\(16)
    );
\sumdelay_pipeline3_reg[0][17]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(17),
      Q => \sumdelay_pipeline3_reg[0]_23\(17)
    );
\sumdelay_pipeline3_reg[0][18]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(18),
      Q => \sumdelay_pipeline3_reg[0]_23\(18)
    );
\sumdelay_pipeline3_reg[0][19]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(19),
      Q => \sumdelay_pipeline3_reg[0]_23\(19)
    );
\sumdelay_pipeline3_reg[0][19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline3_reg[0][15]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline3_reg[0][19]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline3_reg[0][19]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline3_reg[0][19]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline3_reg[0][19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline2_reg[0]_21\(19 downto 16),
      O(3 downto 0) => \sumvector3[0]_22\(19 downto 16),
      S(3) => \sumdelay_pipeline3[0][19]_i_2_n_0\,
      S(2) => \sumdelay_pipeline3[0][19]_i_3_n_0\,
      S(1) => \sumdelay_pipeline3[0][19]_i_4_n_0\,
      S(0) => \sumdelay_pipeline3[0][19]_i_5_n_0\
    );
\sumdelay_pipeline3_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(1),
      Q => \sumdelay_pipeline3_reg[0]_23\(1)
    );
\sumdelay_pipeline3_reg[0][20]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(20),
      Q => \sumdelay_pipeline3_reg[0]_23\(20)
    );
\sumdelay_pipeline3_reg[0][21]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(21),
      Q => \sumdelay_pipeline3_reg[0]_23\(21)
    );
\sumdelay_pipeline3_reg[0][22]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(22),
      Q => \sumdelay_pipeline3_reg[0]_23\(22)
    );
\sumdelay_pipeline3_reg[0][23]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(23),
      Q => \sumdelay_pipeline3_reg[0]_23\(23)
    );
\sumdelay_pipeline3_reg[0][23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline3_reg[0][19]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline3_reg[0][23]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline3_reg[0][23]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline3_reg[0][23]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline3_reg[0][23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline2_reg[0]_21\(23 downto 20),
      O(3 downto 0) => \sumvector3[0]_22\(23 downto 20),
      S(3) => \sumdelay_pipeline3[0][23]_i_2_n_0\,
      S(2) => \sumdelay_pipeline3[0][23]_i_3_n_0\,
      S(1) => \sumdelay_pipeline3[0][23]_i_4_n_0\,
      S(0) => \sumdelay_pipeline3[0][23]_i_5_n_0\
    );
\sumdelay_pipeline3_reg[0][24]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(24),
      Q => \sumdelay_pipeline3_reg[0]_23\(24)
    );
\sumdelay_pipeline3_reg[0][25]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(25),
      Q => \sumdelay_pipeline3_reg[0]_23\(25)
    );
\sumdelay_pipeline3_reg[0][26]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(26),
      Q => \sumdelay_pipeline3_reg[0]_23\(26)
    );
\sumdelay_pipeline3_reg[0][27]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(27),
      Q => \sumdelay_pipeline3_reg[0]_23\(27)
    );
\sumdelay_pipeline3_reg[0][27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline3_reg[0][23]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline3_reg[0][27]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline3_reg[0][27]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline3_reg[0][27]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline3_reg[0][27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline2_reg[0]_21\(27 downto 24),
      O(3 downto 0) => \sumvector3[0]_22\(27 downto 24),
      S(3) => \sumdelay_pipeline3[0][27]_i_2_n_0\,
      S(2) => \sumdelay_pipeline3[0][27]_i_3_n_0\,
      S(1) => \sumdelay_pipeline3[0][27]_i_4_n_0\,
      S(0) => \sumdelay_pipeline3[0][27]_i_5_n_0\
    );
\sumdelay_pipeline3_reg[0][28]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(28),
      Q => \sumdelay_pipeline3_reg[0]_23\(28)
    );
\sumdelay_pipeline3_reg[0][29]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(29),
      Q => \sumdelay_pipeline3_reg[0]_23\(29)
    );
\sumdelay_pipeline3_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(2),
      Q => \sumdelay_pipeline3_reg[0]_23\(2)
    );
\sumdelay_pipeline3_reg[0][30]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(30),
      Q => \sumdelay_pipeline3_reg[0]_23\(30)
    );
\sumdelay_pipeline3_reg[0][30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline3_reg[0][27]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sumdelay_pipeline3_reg[0][30]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sumdelay_pipeline3_reg[0][30]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline3_reg[0][30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \sumdelay_pipeline2_reg[0]_21\(29 downto 28),
      O(3) => \NLW_sumdelay_pipeline3_reg[0][30]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \sumvector3[0]_22\(30 downto 28),
      S(3) => '0',
      S(2) => \sumdelay_pipeline3[0][30]_i_2_n_0\,
      S(1) => \sumdelay_pipeline3[0][30]_i_3_n_0\,
      S(0) => \sumdelay_pipeline3[0][30]_i_4_n_0\
    );
\sumdelay_pipeline3_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(3),
      Q => \sumdelay_pipeline3_reg[0]_23\(3)
    );
\sumdelay_pipeline3_reg[0][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sumdelay_pipeline3_reg[0][3]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline3_reg[0][3]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline3_reg[0][3]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline3_reg[0][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline2_reg[0]_21\(3 downto 0),
      O(3 downto 0) => \sumvector3[0]_22\(3 downto 0),
      S(3) => \sumdelay_pipeline3[0][3]_i_2_n_0\,
      S(2) => \sumdelay_pipeline3[0][3]_i_3_n_0\,
      S(1) => \sumdelay_pipeline3[0][3]_i_4_n_0\,
      S(0) => \sumdelay_pipeline3[0][3]_i_5_n_0\
    );
\sumdelay_pipeline3_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(4),
      Q => \sumdelay_pipeline3_reg[0]_23\(4)
    );
\sumdelay_pipeline3_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(5),
      Q => \sumdelay_pipeline3_reg[0]_23\(5)
    );
\sumdelay_pipeline3_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(6),
      Q => \sumdelay_pipeline3_reg[0]_23\(6)
    );
\sumdelay_pipeline3_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(7),
      Q => \sumdelay_pipeline3_reg[0]_23\(7)
    );
\sumdelay_pipeline3_reg[0][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumdelay_pipeline3_reg[0][3]_i_1_n_0\,
      CO(3) => \sumdelay_pipeline3_reg[0][7]_i_1_n_0\,
      CO(2) => \sumdelay_pipeline3_reg[0][7]_i_1_n_1\,
      CO(1) => \sumdelay_pipeline3_reg[0][7]_i_1_n_2\,
      CO(0) => \sumdelay_pipeline3_reg[0][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sumdelay_pipeline2_reg[0]_21\(7 downto 4),
      O(3 downto 0) => \sumvector3[0]_22\(7 downto 4),
      S(3) => \sumdelay_pipeline3[0][7]_i_2_n_0\,
      S(2) => \sumdelay_pipeline3[0][7]_i_3_n_0\,
      S(1) => \sumdelay_pipeline3[0][7]_i_4_n_0\,
      S(0) => \sumdelay_pipeline3[0][7]_i_5_n_0\
    );
\sumdelay_pipeline3_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(8),
      Q => \sumdelay_pipeline3_reg[0]_23\(8)
    );
\sumdelay_pipeline3_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumvector3[0]_22\(9),
      Q => \sumdelay_pipeline3_reg[0]_23\(9)
    );
\sumdelay_pipeline3_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(0),
      Q => \sumdelay_pipeline3_reg[1]_9\(0)
    );
\sumdelay_pipeline3_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(10),
      Q => \sumdelay_pipeline3_reg[1]_9\(10)
    );
\sumdelay_pipeline3_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(11),
      Q => \sumdelay_pipeline3_reg[1]_9\(11)
    );
\sumdelay_pipeline3_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(12),
      Q => \sumdelay_pipeline3_reg[1]_9\(12)
    );
\sumdelay_pipeline3_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(13),
      Q => \sumdelay_pipeline3_reg[1]_9\(13)
    );
\sumdelay_pipeline3_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(14),
      Q => \sumdelay_pipeline3_reg[1]_9\(14)
    );
\sumdelay_pipeline3_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(15),
      Q => \sumdelay_pipeline3_reg[1]_9\(15)
    );
\sumdelay_pipeline3_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(16),
      Q => \sumdelay_pipeline3_reg[1]_9\(16)
    );
\sumdelay_pipeline3_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(17),
      Q => \sumdelay_pipeline3_reg[1]_9\(17)
    );
\sumdelay_pipeline3_reg[1][18]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(18),
      Q => \sumdelay_pipeline3_reg[1]_9\(18)
    );
\sumdelay_pipeline3_reg[1][19]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(19),
      Q => \sumdelay_pipeline3_reg[1]_9\(19)
    );
\sumdelay_pipeline3_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(1),
      Q => \sumdelay_pipeline3_reg[1]_9\(1)
    );
\sumdelay_pipeline3_reg[1][20]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(20),
      Q => \sumdelay_pipeline3_reg[1]_9\(20)
    );
\sumdelay_pipeline3_reg[1][21]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(21),
      Q => \sumdelay_pipeline3_reg[1]_9\(21)
    );
\sumdelay_pipeline3_reg[1][22]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(22),
      Q => \sumdelay_pipeline3_reg[1]_9\(22)
    );
\sumdelay_pipeline3_reg[1][23]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(23),
      Q => \sumdelay_pipeline3_reg[1]_9\(23)
    );
\sumdelay_pipeline3_reg[1][24]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(24),
      Q => \sumdelay_pipeline3_reg[1]_9\(24)
    );
\sumdelay_pipeline3_reg[1][25]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(25),
      Q => \sumdelay_pipeline3_reg[1]_9\(25)
    );
\sumdelay_pipeline3_reg[1][26]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(26),
      Q => \sumdelay_pipeline3_reg[1]_9\(26)
    );
\sumdelay_pipeline3_reg[1][27]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(27),
      Q => \sumdelay_pipeline3_reg[1]_9\(27)
    );
\sumdelay_pipeline3_reg[1][28]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(28),
      Q => \sumdelay_pipeline3_reg[1]_9\(28)
    );
\sumdelay_pipeline3_reg[1][29]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(29),
      Q => \sumdelay_pipeline3_reg[1]_9\(29)
    );
\sumdelay_pipeline3_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(2),
      Q => \sumdelay_pipeline3_reg[1]_9\(2)
    );
\sumdelay_pipeline3_reg[1][30]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(30),
      Q => \sumdelay_pipeline3_reg[1]_9\(30)
    );
\sumdelay_pipeline3_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(3),
      Q => \sumdelay_pipeline3_reg[1]_9\(3)
    );
\sumdelay_pipeline3_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(4),
      Q => \sumdelay_pipeline3_reg[1]_9\(4)
    );
\sumdelay_pipeline3_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(5),
      Q => \sumdelay_pipeline3_reg[1]_9\(5)
    );
\sumdelay_pipeline3_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(6),
      Q => \sumdelay_pipeline3_reg[1]_9\(6)
    );
\sumdelay_pipeline3_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(7),
      Q => \sumdelay_pipeline3_reg[1]_9\(7)
    );
\sumdelay_pipeline3_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(8),
      Q => \sumdelay_pipeline3_reg[1]_9\(8)
    );
\sumdelay_pipeline3_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => E(0),
      CLR => reset0,
      D => \sumdelay_pipeline2_reg[2]_8\(9),
      Q => \sumdelay_pipeline3_reg[1]_9\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_dac_interpolate_0_up_axi is
  port (
    up_wreq : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    up_rreq : out STD_LOGIC;
    up_axi_rvalid_int_reg_0 : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    \up_wdata_int_reg[2]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_wdata_int_reg[1]_0\ : out STD_LOGIC;
    \up_wdata_int_reg[0]_0\ : out STD_LOGIC;
    \up_wdata_int_reg[2]_1\ : out STD_LOGIC;
    \up_wdata_int_reg[1]_1\ : out STD_LOGIC;
    \up_wdata_int_reg[0]_1\ : out STD_LOGIC;
    \up_wdata_int_reg[1]_2\ : out STD_LOGIC;
    \up_wdata_int_reg[0]_2\ : out STD_LOGIC;
    \up_wdata_int_reg[1]_3\ : out STD_LOGIC;
    \up_wdata_int_reg[0]_3\ : out STD_LOGIC;
    \up_wdata_int_reg[1]_4\ : out STD_LOGIC;
    \up_wdata_int_reg[0]_4\ : out STD_LOGIC;
    \up_interpolation_ratio_a_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_raddr_int_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_waddr_int_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \up_config_reg[1]\ : in STD_LOGIC_VECTOR ( 109 downto 0 );
    up_rack : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    \up_rdata_reg[0]\ : in STD_LOGIC;
    \up_rdata_reg[1]\ : in STD_LOGIC;
    \up_rdata_reg[31]\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \up_rdata_reg[8]\ : in STD_LOGIC;
    \up_rdata_reg[16]\ : in STD_LOGIC;
    \up_rdata_reg[18]\ : in STD_LOGIC;
    \up_rdata_reg[19]\ : in STD_LOGIC;
    \up_rdata_reg[0]_0\ : in STD_LOGIC;
    \up_rdata_reg[1]_0\ : in STD_LOGIC;
    \up_rdata_reg[17]\ : in STD_LOGIC;
    \up_rdata_d_reg[29]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \up_rdata_d_reg[31]_0\ : in STD_LOGIC;
    \up_rdata_d_reg[30]_0\ : in STD_LOGIC;
    \up_rdata_d_reg[28]_0\ : in STD_LOGIC;
    \up_rdata_d_reg[27]_0\ : in STD_LOGIC;
    \up_rdata_d_reg[26]_0\ : in STD_LOGIC;
    \up_rdata_d_reg[25]_0\ : in STD_LOGIC;
    \up_rdata_d_reg[23]_0\ : in STD_LOGIC;
    \up_rdata_d_reg[21]_0\ : in STD_LOGIC;
    \up_rdata_d_reg[19]_0\ : in STD_LOGIC;
    \up_rdata_d_reg[18]_0\ : in STD_LOGIC;
    \up_rdata_d_reg[16]_0\ : in STD_LOGIC;
    \up_rdata_d_reg[15]_0\ : in STD_LOGIC;
    \up_rdata_d_reg[14]_0\ : in STD_LOGIC;
    \up_rdata_d_reg[12]_0\ : in STD_LOGIC;
    \up_rdata_d_reg[11]_0\ : in STD_LOGIC;
    \up_rdata_d_reg[10]_0\ : in STD_LOGIC;
    \up_rdata_d_reg[9]_0\ : in STD_LOGIC;
    \up_rdata_d_reg[7]_0\ : in STD_LOGIC;
    \up_rdata_d_reg[5]_0\ : in STD_LOGIC;
    \up_rdata_d_reg[3]_0\ : in STD_LOGIC;
    \up_rdata_d_reg[2]_0\ : in STD_LOGIC;
    \up_rdata_d_reg[0]_0\ : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    up_wack : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_dac_interpolate_0_up_axi : entity is "up_axi";
end system_axi_dac_interpolate_0_up_axi;

architecture STRUCTURE of system_axi_dac_interpolate_0_up_axi is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \axi_dac_interpolate_reg_inst/up_config0\ : STD_LOGIC;
  signal \axi_dac_interpolate_reg_inst/up_filter_mask_a0\ : STD_LOGIC;
  signal \axi_dac_interpolate_reg_inst/up_filter_mask_b0\ : STD_LOGIC;
  signal \axi_dac_interpolate_reg_inst/up_flags0\ : STD_LOGIC;
  signal \axi_dac_interpolate_reg_inst/up_lsample_hold_config0\ : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_5_in : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal up_axi_arready_int_i_1_n_0 : STD_LOGIC;
  signal up_axi_arready_int_i_2_n_0 : STD_LOGIC;
  signal up_axi_awready_int_i_2_n_0 : STD_LOGIC;
  signal up_axi_bvalid_int_i_1_n_0 : STD_LOGIC;
  signal \up_axi_rdata_int[31]_i_1_n_0\ : STD_LOGIC;
  signal up_axi_rvalid_int_i_1_n_0 : STD_LOGIC;
  signal \^up_axi_rvalid_int_reg_0\ : STD_LOGIC;
  signal up_axi_wready_int_i_1_n_0 : STD_LOGIC;
  signal up_rack_d : STD_LOGIC;
  signal up_rack_s : STD_LOGIC;
  signal up_rack_s_0 : STD_LOGIC;
  signal \^up_raddr_int_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \up_rcount[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[1]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[2]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[3]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[4]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[4]_i_2_n_0\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[3]\ : STD_LOGIC;
  signal \up_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[15]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[15]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata[15]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata[15]_i_8_n_0\ : STD_LOGIC;
  signal \up_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[2]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[2]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal up_rdata_d : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \up_rdata_d[29]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[31]_i_1_n_0\ : STD_LOGIC;
  signal \^up_rreq\ : STD_LOGIC;
  signal up_rreq_int_i_1_n_0 : STD_LOGIC;
  signal up_rsel_inv_i_1_n_0 : STD_LOGIC;
  signal up_wack_d : STD_LOGIC;
  signal up_wack_s : STD_LOGIC;
  signal up_waddr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \up_wcount[4]_i_1_n_0\ : STD_LOGIC;
  signal \up_wcount_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_wcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \up_wcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \up_wcount_reg_n_0_[3]\ : STD_LOGIC;
  signal \^up_wreq\ : STD_LOGIC;
  signal up_wreq_int_i_1_n_0 : STD_LOGIC;
  signal up_wsel_inv_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of up_axi_awready_int_i_2 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of up_axi_wready_int_i_1 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \up_config[0]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \up_config[1]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \up_filter_mask_a[0]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \up_filter_mask_a[1]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \up_filter_mask_a[2]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \up_filter_mask_b[0]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \up_filter_mask_b[1]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \up_filter_mask_b[2]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \up_flags[0]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \up_flags[1]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \up_lsample_hold_config[0]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \up_lsample_hold_config[1]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \up_rcount[1]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \up_rcount[2]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \up_rdata[15]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \up_rdata[15]_i_3\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \up_rdata[15]_i_5\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \up_rdata[15]_i_6\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \up_rdata[15]_i_7\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \up_rdata[17]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \up_rdata[1]_i_4\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \up_rdata[1]_i_7\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \up_rdata[2]_i_4\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \up_rdata[2]_i_5\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \up_rdata[2]_i_6\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \up_rdata[3]_i_3\ : label is "soft_lutpair56";
  attribute inverted : string;
  attribute inverted of up_rsel_reg_inv : label is "yes";
  attribute SOFT_HLUTNM of \up_wcount[1]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \up_wcount[2]_i_1\ : label is "soft_lutpair58";
  attribute inverted of up_wsel_reg_inv : label is "yes";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  s_axi_arready <= \^s_axi_arready\;
  s_axi_awready <= \^s_axi_awready\;
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_wready <= \^s_axi_wready\;
  up_axi_rvalid_int_reg_0 <= \^up_axi_rvalid_int_reg_0\;
  \up_raddr_int_reg[4]_0\(4 downto 0) <= \^up_raddr_int_reg[4]_0\(4 downto 0);
  up_rreq <= \^up_rreq\;
  up_wreq <= \^up_wreq\;
up_axi_arready_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => p_0_in6_in,
      I2 => up_rack,
      I3 => up_axi_arready_int_i_2_n_0,
      O => up_axi_arready_int_i_1_n_0
    );
up_axi_arready_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \up_rcount_reg_n_0_[0]\,
      I1 => \up_rcount_reg_n_0_[1]\,
      I2 => \up_rcount_reg_n_0_[2]\,
      I3 => p_0_in6_in,
      I4 => \up_rcount_reg_n_0_[3]\,
      O => up_axi_arready_int_i_2_n_0
    );
up_axi_arready_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_arready_int_i_1_n_0,
      Q => \^s_axi_arready\,
      R => SR(0)
    );
up_axi_awready_int_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => up_wack_s,
      I1 => \^s_axi_awready\,
      O => up_axi_awready_int_i_2_n_0
    );
up_axi_awready_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_awready_int_i_2_n_0,
      Q => \^s_axi_awready\,
      R => SR(0)
    );
up_axi_bvalid_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => up_wack_d,
      I1 => s_axi_aresetn,
      I2 => s_axi_bready,
      I3 => \^s_axi_bvalid\,
      O => up_axi_bvalid_int_i_1_n_0
    );
up_axi_bvalid_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_bvalid_int_i_1_n_0,
      Q => \^s_axi_bvalid\,
      R => '0'
    );
\up_axi_rdata_int[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^up_axi_rvalid_int_reg_0\,
      I1 => s_axi_rready,
      I2 => s_axi_aresetn,
      O => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(0),
      Q => s_axi_rdata(0),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(10),
      Q => s_axi_rdata(10),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(11),
      Q => s_axi_rdata(11),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(12),
      Q => s_axi_rdata(12),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(13),
      Q => s_axi_rdata(13),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(14),
      Q => s_axi_rdata(14),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(15),
      Q => s_axi_rdata(15),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(16),
      Q => s_axi_rdata(16),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(17),
      Q => s_axi_rdata(17),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(18),
      Q => s_axi_rdata(18),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(19),
      Q => s_axi_rdata(19),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(1),
      Q => s_axi_rdata(1),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(20),
      Q => s_axi_rdata(20),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(21),
      Q => s_axi_rdata(21),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(22),
      Q => s_axi_rdata(22),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(23),
      Q => s_axi_rdata(23),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(24),
      Q => s_axi_rdata(24),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(25),
      Q => s_axi_rdata(25),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(26),
      Q => s_axi_rdata(26),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(27),
      Q => s_axi_rdata(27),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(28),
      Q => s_axi_rdata(28),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(29),
      Q => s_axi_rdata(29),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(2),
      Q => s_axi_rdata(2),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(30),
      Q => s_axi_rdata(30),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(31),
      Q => s_axi_rdata(31),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(3),
      Q => s_axi_rdata(3),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(4),
      Q => s_axi_rdata(4),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(5),
      Q => s_axi_rdata(5),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(6),
      Q => s_axi_rdata(6),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(7),
      Q => s_axi_rdata(7),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(8),
      Q => s_axi_rdata(8),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(9),
      Q => s_axi_rdata(9),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
up_axi_rvalid_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => up_rack_d,
      I1 => s_axi_aresetn,
      I2 => s_axi_rready,
      I3 => \^up_axi_rvalid_int_reg_0\,
      O => up_axi_rvalid_int_i_1_n_0
    );
up_axi_rvalid_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_rvalid_int_i_1_n_0,
      Q => \^up_axi_rvalid_int_reg_0\,
      R => '0'
    );
up_axi_wready_int_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => up_wack_s,
      I1 => \^s_axi_wready\,
      O => up_axi_wready_int_i_1_n_0
    );
up_axi_wready_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_wready_int_i_1_n_0,
      Q => \^s_axi_wready\,
      R => SR(0)
    );
\up_config[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \axi_dac_interpolate_reg_inst/up_config0\,
      I2 => \up_config_reg[1]\(108),
      O => \up_wdata_int_reg[0]_4\
    );
\up_config[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \axi_dac_interpolate_reg_inst/up_config0\,
      I2 => \up_config_reg[1]\(109),
      O => \up_wdata_int_reg[1]_4\
    );
\up_config[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => up_waddr(0),
      I1 => up_waddr(3),
      I2 => up_waddr(4),
      I3 => up_waddr(1),
      I4 => up_waddr(2),
      I5 => \^up_wreq\,
      O => \axi_dac_interpolate_reg_inst/up_config0\
    );
\up_correction_coefficient_a[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => up_waddr(0),
      I1 => up_waddr(3),
      I2 => up_waddr(4),
      I3 => up_waddr(1),
      I4 => up_waddr(2),
      I5 => \^up_wreq\,
      O => \up_waddr_int_reg[0]_3\(0)
    );
\up_correction_coefficient_b[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => up_waddr(0),
      I1 => up_waddr(3),
      I2 => up_waddr(4),
      I3 => up_waddr(1),
      I4 => up_waddr(2),
      I5 => \^up_wreq\,
      O => \up_waddr_int_reg[0]_2\(0)
    );
\up_filter_mask_a[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \axi_dac_interpolate_reg_inst/up_filter_mask_a0\,
      I2 => \up_config_reg[1]\(0),
      O => \up_wdata_int_reg[0]_0\
    );
\up_filter_mask_a[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \axi_dac_interpolate_reg_inst/up_filter_mask_a0\,
      I2 => \up_config_reg[1]\(1),
      O => \up_wdata_int_reg[1]_0\
    );
\up_filter_mask_a[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \axi_dac_interpolate_reg_inst/up_filter_mask_a0\,
      I2 => \up_config_reg[1]\(2),
      O => \up_wdata_int_reg[2]_0\
    );
\up_filter_mask_a[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => up_waddr(0),
      I1 => up_waddr(3),
      I2 => up_waddr(4),
      I3 => up_waddr(1),
      I4 => up_waddr(2),
      I5 => \^up_wreq\,
      O => \axi_dac_interpolate_reg_inst/up_filter_mask_a0\
    );
\up_filter_mask_b[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \axi_dac_interpolate_reg_inst/up_filter_mask_b0\,
      I2 => \up_config_reg[1]\(3),
      O => \up_wdata_int_reg[0]_1\
    );
\up_filter_mask_b[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \axi_dac_interpolate_reg_inst/up_filter_mask_b0\,
      I2 => \up_config_reg[1]\(4),
      O => \up_wdata_int_reg[1]_1\
    );
\up_filter_mask_b[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \axi_dac_interpolate_reg_inst/up_filter_mask_b0\,
      I2 => \up_config_reg[1]\(5),
      O => \up_wdata_int_reg[2]_1\
    );
\up_filter_mask_b[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => up_waddr(0),
      I1 => up_waddr(3),
      I2 => up_waddr(4),
      I3 => up_waddr(1),
      I4 => up_waddr(2),
      I5 => \^up_wreq\,
      O => \axi_dac_interpolate_reg_inst/up_filter_mask_b0\
    );
\up_flags[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \axi_dac_interpolate_reg_inst/up_flags0\,
      I2 => \up_config_reg[1]\(60),
      O => \up_wdata_int_reg[0]_2\
    );
\up_flags[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \axi_dac_interpolate_reg_inst/up_flags0\,
      I2 => \up_config_reg[1]\(61),
      O => \up_wdata_int_reg[1]_2\
    );
\up_flags[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => up_waddr(0),
      I1 => up_waddr(3),
      I2 => up_waddr(4),
      I3 => up_waddr(1),
      I4 => up_waddr(2),
      I5 => \^up_wreq\,
      O => \axi_dac_interpolate_reg_inst/up_flags0\
    );
\up_interpolation_ratio_a[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => up_waddr(0),
      I1 => up_waddr(3),
      I2 => up_waddr(4),
      I3 => up_waddr(1),
      I4 => up_waddr(2),
      I5 => \^up_wreq\,
      O => E(0)
    );
\up_interpolation_ratio_b[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => up_waddr(0),
      I1 => up_waddr(3),
      I2 => up_waddr(4),
      I3 => up_waddr(1),
      I4 => up_waddr(2),
      I5 => \^up_wreq\,
      O => \up_waddr_int_reg[0]_4\(0)
    );
\up_lsample_hold_config[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \axi_dac_interpolate_reg_inst/up_lsample_hold_config0\,
      I2 => \up_config_reg[1]\(62),
      O => \up_wdata_int_reg[0]_3\
    );
\up_lsample_hold_config[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \axi_dac_interpolate_reg_inst/up_lsample_hold_config0\,
      I2 => \up_config_reg[1]\(63),
      O => \up_wdata_int_reg[1]_3\
    );
\up_lsample_hold_config[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => up_waddr(0),
      I1 => up_waddr(3),
      I2 => up_waddr(4),
      I3 => up_waddr(1),
      I4 => up_waddr(2),
      I5 => \^up_wreq\,
      O => \axi_dac_interpolate_reg_inst/up_lsample_hold_config0\
    );
up_rack_d_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800000000000"
    )
        port map (
      I0 => \up_rcount_reg_n_0_[3]\,
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => \up_rcount_reg_n_0_[1]\,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => up_rack,
      I5 => p_0_in6_in,
      O => up_rack_s_0
    );
up_rack_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rack_s_0,
      Q => up_rack_d,
      R => SR(0)
    );
\up_raddr_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(0),
      Q => \^up_raddr_int_reg[4]_0\(0),
      R => SR(0)
    );
\up_raddr_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(1),
      Q => \^up_raddr_int_reg[4]_0\(1),
      R => SR(0)
    );
\up_raddr_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(2),
      Q => \^up_raddr_int_reg[4]_0\(2),
      R => SR(0)
    );
\up_raddr_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(3),
      Q => \^up_raddr_int_reg[4]_0\(3),
      R => SR(0)
    );
\up_raddr_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(4),
      Q => \^up_raddr_int_reg[4]_0\(4),
      R => SR(0)
    );
\up_rcount[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => up_rack,
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[0]\,
      O => \up_rcount[0]_i_1_n_0\
    );
\up_rcount[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \up_rcount_reg_n_0_[0]\,
      I1 => \up_rcount_reg_n_0_[1]\,
      I2 => p_0_in6_in,
      I3 => up_rack,
      O => \up_rcount[1]_i_1_n_0\
    );
\up_rcount[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007800"
    )
        port map (
      I0 => \up_rcount_reg_n_0_[0]\,
      I1 => \up_rcount_reg_n_0_[1]\,
      I2 => \up_rcount_reg_n_0_[2]\,
      I3 => p_0_in6_in,
      I4 => up_rack,
      O => \up_rcount[2]_i_1_n_0\
    );
\up_rcount[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F008000"
    )
        port map (
      I0 => \up_rcount_reg_n_0_[0]\,
      I1 => \up_rcount_reg_n_0_[1]\,
      I2 => \up_rcount_reg_n_0_[2]\,
      I3 => p_0_in6_in,
      I4 => \up_rcount_reg_n_0_[3]\,
      I5 => up_rack,
      O => \up_rcount[3]_i_1_n_0\
    );
\up_rcount[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^up_rreq\,
      I1 => p_0_in6_in,
      I2 => up_rack_s,
      O => \up_rcount[4]_i_1_n_0\
    );
\up_rcount[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F5F5F5F5F5F5F5F"
    )
        port map (
      I0 => up_rack,
      I1 => \up_rcount_reg_n_0_[3]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[2]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rcount[4]_i_2_n_0\
    );
\up_rcount[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0A0A0A0A0A0A0A0"
    )
        port map (
      I0 => up_rack,
      I1 => \up_rcount_reg_n_0_[3]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[2]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => up_rack_s
    );
\up_rcount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[0]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[0]\,
      R => SR(0)
    );
\up_rcount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[1]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[1]\,
      R => SR(0)
    );
\up_rcount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[2]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[2]\,
      R => SR(0)
    );
\up_rcount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[3]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[3]\,
      R => SR(0)
    );
\up_rcount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[4]_i_2_n_0\,
      Q => p_0_in6_in,
      R => SR(0)
    );
\up_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000FCCC0000"
    )
        port map (
      I0 => \up_rdata[0]_i_2_n_0\,
      I1 => \up_rdata[0]_i_3_n_0\,
      I2 => \up_config_reg[1]\(78),
      I3 => \up_rdata[1]_i_4_n_0\,
      I4 => \^up_rreq\,
      I5 => \^up_raddr_int_reg[4]_0\(0),
      O => \up_interpolation_ratio_a_reg[31]\(0)
    );
\up_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAFAEABAAABAA"
    )
        port map (
      I0 => \up_rdata[0]_i_4_n_0\,
      I1 => \^up_raddr_int_reg[4]_0\(1),
      I2 => \^up_raddr_int_reg[4]_0\(2),
      I3 => \up_rdata_reg[0]\,
      I4 => \up_rdata[1]_i_7_n_0\,
      I5 => \up_config_reg[1]\(3),
      O => \up_rdata[0]_i_2_n_0\
    );
\up_rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02020000FF000000"
    )
        port map (
      I0 => \up_config_reg[1]\(32),
      I1 => \^up_raddr_int_reg[4]_0\(3),
      I2 => \^up_raddr_int_reg[4]_0\(2),
      I3 => \up_rdata_reg[0]_0\,
      I4 => \^up_raddr_int_reg[4]_0\(4),
      I5 => \^up_raddr_int_reg[4]_0\(1),
      O => \up_rdata[0]_i_3_n_0\
    );
\up_rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2030000020000000"
    )
        port map (
      I0 => \up_config_reg[1]\(93),
      I1 => \^up_raddr_int_reg[4]_0\(3),
      I2 => \^up_raddr_int_reg[4]_0\(4),
      I3 => \^up_raddr_int_reg[4]_0\(1),
      I4 => \^up_raddr_int_reg[4]_0\(2),
      I5 => \up_config_reg[1]\(108),
      O => \up_rdata[0]_i_4_n_0\
    );
\up_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA0880000"
    )
        port map (
      I0 => \up_rdata[15]_i_2_n_0\,
      I1 => \up_rdata_reg[31]\(8),
      I2 => \up_config_reg[1]\(102),
      I3 => \^up_raddr_int_reg[4]_0\(4),
      I4 => \up_rdata[15]_i_3_n_0\,
      I5 => \up_rdata[10]_i_2_n_0\,
      O => \up_interpolation_ratio_a_reg[31]\(10)
    );
\up_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \up_rdata[15]_i_5_n_0\,
      I1 => \up_config_reg[1]\(72),
      I2 => \up_rdata[15]_i_6_n_0\,
      I3 => \up_config_reg[1]\(14),
      I4 => \up_rdata[15]_i_7_n_0\,
      I5 => \up_rdata[10]_i_3_n_0\,
      O => \up_rdata[10]_i_2_n_0\
    );
\up_rdata[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => \up_config_reg[1]\(87),
      I1 => \up_config_reg[1]\(41),
      I2 => \^up_raddr_int_reg[4]_0\(3),
      I3 => \^up_raddr_int_reg[4]_0\(1),
      I4 => \^up_raddr_int_reg[4]_0\(2),
      O => \up_rdata[10]_i_3_n_0\
    );
\up_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA0880000"
    )
        port map (
      I0 => \up_rdata[15]_i_2_n_0\,
      I1 => \up_rdata_reg[31]\(9),
      I2 => \up_config_reg[1]\(103),
      I3 => \^up_raddr_int_reg[4]_0\(4),
      I4 => \up_rdata[15]_i_3_n_0\,
      I5 => \up_rdata[11]_i_2_n_0\,
      O => \up_interpolation_ratio_a_reg[31]\(11)
    );
\up_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \up_rdata[15]_i_5_n_0\,
      I1 => \up_config_reg[1]\(73),
      I2 => \up_rdata[15]_i_6_n_0\,
      I3 => \up_config_reg[1]\(15),
      I4 => \up_rdata[15]_i_7_n_0\,
      I5 => \up_rdata[11]_i_3_n_0\,
      O => \up_rdata[11]_i_2_n_0\
    );
\up_rdata[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => \up_config_reg[1]\(88),
      I1 => \up_config_reg[1]\(42),
      I2 => \^up_raddr_int_reg[4]_0\(3),
      I3 => \^up_raddr_int_reg[4]_0\(1),
      I4 => \^up_raddr_int_reg[4]_0\(2),
      O => \up_rdata[11]_i_3_n_0\
    );
\up_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA0880000"
    )
        port map (
      I0 => \up_rdata[15]_i_2_n_0\,
      I1 => \up_rdata_reg[31]\(10),
      I2 => \up_config_reg[1]\(104),
      I3 => \^up_raddr_int_reg[4]_0\(4),
      I4 => \up_rdata[15]_i_3_n_0\,
      I5 => \up_rdata[12]_i_2_n_0\,
      O => \up_interpolation_ratio_a_reg[31]\(12)
    );
\up_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \up_rdata[15]_i_5_n_0\,
      I1 => \up_config_reg[1]\(74),
      I2 => \up_rdata[15]_i_6_n_0\,
      I3 => \up_config_reg[1]\(16),
      I4 => \up_rdata[15]_i_7_n_0\,
      I5 => \up_rdata[12]_i_3_n_0\,
      O => \up_rdata[12]_i_2_n_0\
    );
\up_rdata[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => \up_config_reg[1]\(89),
      I1 => \up_config_reg[1]\(43),
      I2 => \^up_raddr_int_reg[4]_0\(3),
      I3 => \^up_raddr_int_reg[4]_0\(1),
      I4 => \^up_raddr_int_reg[4]_0\(2),
      O => \up_rdata[12]_i_3_n_0\
    );
\up_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA0880000"
    )
        port map (
      I0 => \up_rdata[15]_i_2_n_0\,
      I1 => \up_rdata_reg[31]\(11),
      I2 => \up_config_reg[1]\(105),
      I3 => \^up_raddr_int_reg[4]_0\(4),
      I4 => \up_rdata[15]_i_3_n_0\,
      I5 => \up_rdata[13]_i_2_n_0\,
      O => \up_interpolation_ratio_a_reg[31]\(13)
    );
\up_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \up_rdata[15]_i_5_n_0\,
      I1 => \up_config_reg[1]\(75),
      I2 => \up_rdata[15]_i_6_n_0\,
      I3 => \up_config_reg[1]\(17),
      I4 => \up_rdata[15]_i_7_n_0\,
      I5 => \up_rdata[13]_i_3_n_0\,
      O => \up_rdata[13]_i_2_n_0\
    );
\up_rdata[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => \up_config_reg[1]\(90),
      I1 => \up_config_reg[1]\(44),
      I2 => \^up_raddr_int_reg[4]_0\(3),
      I3 => \^up_raddr_int_reg[4]_0\(1),
      I4 => \^up_raddr_int_reg[4]_0\(2),
      O => \up_rdata[13]_i_3_n_0\
    );
\up_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA0880000"
    )
        port map (
      I0 => \up_rdata[15]_i_2_n_0\,
      I1 => \up_rdata_reg[31]\(12),
      I2 => \up_config_reg[1]\(106),
      I3 => \^up_raddr_int_reg[4]_0\(4),
      I4 => \up_rdata[15]_i_3_n_0\,
      I5 => \up_rdata[14]_i_2_n_0\,
      O => \up_interpolation_ratio_a_reg[31]\(14)
    );
\up_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \up_rdata[15]_i_5_n_0\,
      I1 => \up_config_reg[1]\(76),
      I2 => \up_rdata[15]_i_6_n_0\,
      I3 => \up_config_reg[1]\(18),
      I4 => \up_rdata[15]_i_7_n_0\,
      I5 => \up_rdata[14]_i_3_n_0\,
      O => \up_rdata[14]_i_2_n_0\
    );
\up_rdata[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => \up_config_reg[1]\(91),
      I1 => \up_config_reg[1]\(45),
      I2 => \^up_raddr_int_reg[4]_0\(3),
      I3 => \^up_raddr_int_reg[4]_0\(1),
      I4 => \^up_raddr_int_reg[4]_0\(2),
      O => \up_rdata[14]_i_3_n_0\
    );
\up_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA0880000"
    )
        port map (
      I0 => \up_rdata[15]_i_2_n_0\,
      I1 => \up_rdata_reg[31]\(13),
      I2 => \up_config_reg[1]\(107),
      I3 => \^up_raddr_int_reg[4]_0\(4),
      I4 => \up_rdata[15]_i_3_n_0\,
      I5 => \up_rdata[15]_i_4_n_0\,
      O => \up_interpolation_ratio_a_reg[31]\(15)
    );
\up_rdata[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \^up_raddr_int_reg[4]_0\(4),
      I1 => \^up_raddr_int_reg[4]_0\(2),
      I2 => \^up_raddr_int_reg[4]_0\(1),
      O => \up_rdata[15]_i_2_n_0\
    );
\up_rdata[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^up_raddr_int_reg[4]_0\(0),
      I1 => \^up_rreq\,
      I2 => \^up_raddr_int_reg[4]_0\(3),
      O => \up_rdata[15]_i_3_n_0\
    );
\up_rdata[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \up_rdata[15]_i_5_n_0\,
      I1 => \up_config_reg[1]\(77),
      I2 => \up_rdata[15]_i_6_n_0\,
      I3 => \up_config_reg[1]\(19),
      I4 => \up_rdata[15]_i_7_n_0\,
      I5 => \up_rdata[15]_i_8_n_0\,
      O => \up_rdata[15]_i_4_n_0\
    );
\up_rdata[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^up_raddr_int_reg[4]_0\(0),
      I1 => \^up_rreq\,
      I2 => \^up_raddr_int_reg[4]_0\(4),
      O => \up_rdata[15]_i_5_n_0\
    );
\up_rdata[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^up_raddr_int_reg[4]_0\(1),
      I1 => \^up_raddr_int_reg[4]_0\(2),
      I2 => \^up_raddr_int_reg[4]_0\(3),
      O => \up_rdata[15]_i_6_n_0\
    );
\up_rdata[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^up_raddr_int_reg[4]_0\(1),
      I1 => \^up_raddr_int_reg[4]_0\(2),
      I2 => \^up_raddr_int_reg[4]_0\(3),
      O => \up_rdata[15]_i_7_n_0\
    );
\up_rdata[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => \up_config_reg[1]\(92),
      I1 => \up_config_reg[1]\(46),
      I2 => \^up_raddr_int_reg[4]_0\(3),
      I3 => \^up_raddr_int_reg[4]_0\(1),
      I4 => \^up_raddr_int_reg[4]_0\(2),
      O => \up_rdata[15]_i_8_n_0\
    );
\up_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8888888888888"
    )
        port map (
      I0 => \up_rdata_reg[31]\(14),
      I1 => \up_rdata[31]_i_4_n_0\,
      I2 => \up_rdata_reg[16]\,
      I3 => \^up_raddr_int_reg[4]_0\(2),
      I4 => \^up_raddr_int_reg[4]_0\(4),
      I5 => \up_rdata[19]_i_3_n_0\,
      O => \up_interpolation_ratio_a_reg[31]\(16)
    );
\up_rdata[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => \^up_rreq\,
      I1 => \up_rdata_reg[17]\,
      I2 => \^up_raddr_int_reg[4]_0\(1),
      I3 => \up_rdata[17]_i_3_n_0\,
      O => \up_interpolation_ratio_a_reg[31]\(17)
    );
\up_rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAA2AA"
    )
        port map (
      I0 => \^up_raddr_int_reg[4]_0\(1),
      I1 => \up_config_reg[1]\(47),
      I2 => \^up_raddr_int_reg[4]_0\(0),
      I3 => \^up_raddr_int_reg[4]_0\(4),
      I4 => \^up_raddr_int_reg[4]_0\(3),
      I5 => \^up_raddr_int_reg[4]_0\(2),
      O => \up_rdata[17]_i_3_n_0\
    );
\up_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8888888888888"
    )
        port map (
      I0 => \up_rdata_reg[31]\(15),
      I1 => \up_rdata[31]_i_4_n_0\,
      I2 => \up_rdata_reg[18]\,
      I3 => \^up_raddr_int_reg[4]_0\(2),
      I4 => \^up_raddr_int_reg[4]_0\(4),
      I5 => \up_rdata[19]_i_3_n_0\,
      O => \up_interpolation_ratio_a_reg[31]\(18)
    );
\up_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8888888888888"
    )
        port map (
      I0 => \up_rdata_reg[31]\(16),
      I1 => \up_rdata[31]_i_4_n_0\,
      I2 => \up_rdata_reg[19]\,
      I3 => \^up_raddr_int_reg[4]_0\(2),
      I4 => \^up_raddr_int_reg[4]_0\(4),
      I5 => \up_rdata[19]_i_3_n_0\,
      O => \up_interpolation_ratio_a_reg[31]\(19)
    );
\up_rdata[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^up_rreq\,
      I1 => \^up_raddr_int_reg[4]_0\(0),
      O => \up_rdata[19]_i_3_n_0\
    );
\up_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000FCCC0000"
    )
        port map (
      I0 => \up_rdata[1]_i_2_n_0\,
      I1 => \up_rdata[1]_i_3_n_0\,
      I2 => \up_config_reg[1]\(79),
      I3 => \up_rdata[1]_i_4_n_0\,
      I4 => \^up_rreq\,
      I5 => \^up_raddr_int_reg[4]_0\(0),
      O => \up_interpolation_ratio_a_reg[31]\(1)
    );
\up_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAFAEABAAABAA"
    )
        port map (
      I0 => \up_rdata[1]_i_5_n_0\,
      I1 => \^up_raddr_int_reg[4]_0\(1),
      I2 => \^up_raddr_int_reg[4]_0\(2),
      I3 => \up_rdata_reg[1]\,
      I4 => \up_rdata[1]_i_7_n_0\,
      I5 => \up_config_reg[1]\(4),
      O => \up_rdata[1]_i_2_n_0\
    );
\up_rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02020000FF000000"
    )
        port map (
      I0 => \up_config_reg[1]\(33),
      I1 => \^up_raddr_int_reg[4]_0\(3),
      I2 => \^up_raddr_int_reg[4]_0\(2),
      I3 => \up_rdata_reg[1]_0\,
      I4 => \^up_raddr_int_reg[4]_0\(4),
      I5 => \^up_raddr_int_reg[4]_0\(1),
      O => \up_rdata[1]_i_3_n_0\
    );
\up_rdata[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^up_raddr_int_reg[4]_0\(3),
      I1 => \^up_raddr_int_reg[4]_0\(4),
      I2 => \^up_raddr_int_reg[4]_0\(1),
      I3 => \^up_raddr_int_reg[4]_0\(2),
      O => \up_rdata[1]_i_4_n_0\
    );
\up_rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2030000020000000"
    )
        port map (
      I0 => \up_config_reg[1]\(94),
      I1 => \^up_raddr_int_reg[4]_0\(3),
      I2 => \^up_raddr_int_reg[4]_0\(4),
      I3 => \^up_raddr_int_reg[4]_0\(1),
      I4 => \^up_raddr_int_reg[4]_0\(2),
      I5 => \up_config_reg[1]\(109),
      O => \up_rdata[1]_i_5_n_0\
    );
\up_rdata[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^up_raddr_int_reg[4]_0\(3),
      I1 => \^up_raddr_int_reg[4]_0\(4),
      O => \up_rdata[1]_i_7_n_0\
    );
\up_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata[31]_i_2_n_0\,
      I1 => \up_config_reg[1]\(20),
      I2 => \up_rdata[31]_i_3_n_0\,
      I3 => \up_config_reg[1]\(48),
      I4 => \up_rdata_reg[31]\(17),
      I5 => \up_rdata[31]_i_4_n_0\,
      O => \up_interpolation_ratio_a_reg[31]\(20)
    );
\up_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata[31]_i_2_n_0\,
      I1 => \up_config_reg[1]\(21),
      I2 => \up_rdata[31]_i_3_n_0\,
      I3 => \up_config_reg[1]\(49),
      I4 => \up_rdata_reg[31]\(18),
      I5 => \up_rdata[31]_i_4_n_0\,
      O => \up_interpolation_ratio_a_reg[31]\(21)
    );
\up_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata[31]_i_2_n_0\,
      I1 => \up_config_reg[1]\(22),
      I2 => \up_rdata[31]_i_3_n_0\,
      I3 => \up_config_reg[1]\(50),
      I4 => \up_rdata_reg[31]\(19),
      I5 => \up_rdata[31]_i_4_n_0\,
      O => \up_interpolation_ratio_a_reg[31]\(22)
    );
\up_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata[31]_i_2_n_0\,
      I1 => \up_config_reg[1]\(23),
      I2 => \up_rdata[31]_i_3_n_0\,
      I3 => \up_config_reg[1]\(51),
      I4 => \up_rdata_reg[31]\(20),
      I5 => \up_rdata[31]_i_4_n_0\,
      O => \up_interpolation_ratio_a_reg[31]\(23)
    );
\up_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata[31]_i_2_n_0\,
      I1 => \up_config_reg[1]\(24),
      I2 => \up_rdata[31]_i_3_n_0\,
      I3 => \up_config_reg[1]\(52),
      I4 => \up_rdata_reg[31]\(21),
      I5 => \up_rdata[31]_i_4_n_0\,
      O => \up_interpolation_ratio_a_reg[31]\(24)
    );
\up_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata[31]_i_2_n_0\,
      I1 => \up_config_reg[1]\(25),
      I2 => \up_rdata[31]_i_3_n_0\,
      I3 => \up_config_reg[1]\(53),
      I4 => \up_rdata_reg[31]\(22),
      I5 => \up_rdata[31]_i_4_n_0\,
      O => \up_interpolation_ratio_a_reg[31]\(25)
    );
\up_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata[31]_i_2_n_0\,
      I1 => \up_config_reg[1]\(26),
      I2 => \up_rdata[31]_i_3_n_0\,
      I3 => \up_config_reg[1]\(54),
      I4 => \up_rdata_reg[31]\(23),
      I5 => \up_rdata[31]_i_4_n_0\,
      O => \up_interpolation_ratio_a_reg[31]\(26)
    );
\up_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata[31]_i_2_n_0\,
      I1 => \up_config_reg[1]\(27),
      I2 => \up_rdata[31]_i_3_n_0\,
      I3 => \up_config_reg[1]\(55),
      I4 => \up_rdata_reg[31]\(24),
      I5 => \up_rdata[31]_i_4_n_0\,
      O => \up_interpolation_ratio_a_reg[31]\(27)
    );
\up_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata[31]_i_2_n_0\,
      I1 => \up_config_reg[1]\(28),
      I2 => \up_rdata[31]_i_3_n_0\,
      I3 => \up_config_reg[1]\(56),
      I4 => \up_rdata_reg[31]\(25),
      I5 => \up_rdata[31]_i_4_n_0\,
      O => \up_interpolation_ratio_a_reg[31]\(28)
    );
\up_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata[31]_i_2_n_0\,
      I1 => \up_config_reg[1]\(29),
      I2 => \up_rdata[31]_i_3_n_0\,
      I3 => \up_config_reg[1]\(57),
      I4 => \up_rdata_reg[31]\(26),
      I5 => \up_rdata[31]_i_4_n_0\,
      O => \up_interpolation_ratio_a_reg[31]\(29)
    );
\up_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAFAABBAAAAAAAA"
    )
        port map (
      I0 => \up_rdata[2]_i_2_n_0\,
      I1 => \up_rdata[2]_i_3_n_0\,
      I2 => \up_rdata[2]_i_4_n_0\,
      I3 => \^up_raddr_int_reg[4]_0\(3),
      I4 => \^up_raddr_int_reg[4]_0\(1),
      I5 => \up_rdata[2]_i_5_n_0\,
      O => \up_interpolation_ratio_a_reg[31]\(2)
    );
\up_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \up_rdata[15]_i_5_n_0\,
      I1 => \up_config_reg[1]\(64),
      I2 => \up_rdata[15]_i_6_n_0\,
      I3 => \up_config_reg[1]\(6),
      I4 => \up_rdata[15]_i_7_n_0\,
      I5 => \up_rdata[2]_i_6_n_0\,
      O => \up_rdata[2]_i_2_n_0\
    );
\up_rdata[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFBB"
    )
        port map (
      I0 => \^up_raddr_int_reg[4]_0\(2),
      I1 => \up_rdata_reg[31]\(0),
      I2 => \up_config_reg[1]\(2),
      I3 => \^up_raddr_int_reg[4]_0\(4),
      O => \up_rdata[2]_i_3_n_0\
    );
\up_rdata[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F77"
    )
        port map (
      I0 => \^up_raddr_int_reg[4]_0\(4),
      I1 => \up_config_reg[1]\(5),
      I2 => \up_config_reg[1]\(95),
      I3 => \^up_raddr_int_reg[4]_0\(2),
      O => \up_rdata[2]_i_4_n_0\
    );
\up_rdata[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^up_rreq\,
      I1 => \^up_raddr_int_reg[4]_0\(0),
      O => \up_rdata[2]_i_5_n_0\
    );
\up_rdata[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => \up_config_reg[1]\(80),
      I1 => \up_config_reg[1]\(34),
      I2 => \^up_raddr_int_reg[4]_0\(3),
      I3 => \^up_raddr_int_reg[4]_0\(1),
      I4 => \^up_raddr_int_reg[4]_0\(2),
      O => \up_rdata[2]_i_6_n_0\
    );
\up_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata[31]_i_2_n_0\,
      I1 => \up_config_reg[1]\(30),
      I2 => \up_rdata[31]_i_3_n_0\,
      I3 => \up_config_reg[1]\(58),
      I4 => \up_rdata_reg[31]\(27),
      I5 => \up_rdata[31]_i_4_n_0\,
      O => \up_interpolation_ratio_a_reg[31]\(30)
    );
\up_rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata[31]_i_2_n_0\,
      I1 => \up_config_reg[1]\(31),
      I2 => \up_rdata[31]_i_3_n_0\,
      I3 => \up_config_reg[1]\(59),
      I4 => \up_rdata_reg[31]\(28),
      I5 => \up_rdata[31]_i_4_n_0\,
      O => \up_interpolation_ratio_a_reg[31]\(31)
    );
\up_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \^up_raddr_int_reg[4]_0\(4),
      I1 => \^up_raddr_int_reg[4]_0\(3),
      I2 => \^up_raddr_int_reg[4]_0\(2),
      I3 => \^up_rreq\,
      I4 => \^up_raddr_int_reg[4]_0\(0),
      I5 => \^up_raddr_int_reg[4]_0\(1),
      O => \up_rdata[31]_i_2_n_0\
    );
\up_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[4]_0\(4),
      I1 => \^up_raddr_int_reg[4]_0\(3),
      I2 => \^up_raddr_int_reg[4]_0\(2),
      I3 => \^up_rreq\,
      I4 => \^up_raddr_int_reg[4]_0\(0),
      I5 => \^up_raddr_int_reg[4]_0\(1),
      O => \up_rdata[31]_i_3_n_0\
    );
\up_rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^up_raddr_int_reg[4]_0\(0),
      I1 => \^up_rreq\,
      I2 => \^up_raddr_int_reg[4]_0\(4),
      I3 => \^up_raddr_int_reg[4]_0\(1),
      I4 => \^up_raddr_int_reg[4]_0\(2),
      I5 => \^up_raddr_int_reg[4]_0\(3),
      O => \up_rdata[31]_i_4_n_0\
    );
\up_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA0880000"
    )
        port map (
      I0 => \up_rdata[15]_i_2_n_0\,
      I1 => \up_rdata_reg[31]\(1),
      I2 => \up_config_reg[1]\(96),
      I3 => \^up_raddr_int_reg[4]_0\(4),
      I4 => \up_rdata[15]_i_3_n_0\,
      I5 => \up_rdata[3]_i_2_n_0\,
      O => \up_interpolation_ratio_a_reg[31]\(3)
    );
\up_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \up_rdata[15]_i_5_n_0\,
      I1 => \up_config_reg[1]\(65),
      I2 => \up_rdata[15]_i_6_n_0\,
      I3 => \up_config_reg[1]\(7),
      I4 => \up_rdata[15]_i_7_n_0\,
      I5 => \up_rdata[3]_i_3_n_0\,
      O => \up_rdata[3]_i_2_n_0\
    );
\up_rdata[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => \up_config_reg[1]\(81),
      I1 => \up_config_reg[1]\(35),
      I2 => \^up_raddr_int_reg[4]_0\(3),
      I3 => \^up_raddr_int_reg[4]_0\(1),
      I4 => \^up_raddr_int_reg[4]_0\(2),
      O => \up_rdata[3]_i_3_n_0\
    );
\up_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA0880000"
    )
        port map (
      I0 => \up_rdata[15]_i_2_n_0\,
      I1 => \up_rdata_reg[31]\(2),
      I2 => \up_config_reg[1]\(97),
      I3 => \^up_raddr_int_reg[4]_0\(4),
      I4 => \up_rdata[15]_i_3_n_0\,
      I5 => \up_rdata[4]_i_2_n_0\,
      O => \up_interpolation_ratio_a_reg[31]\(4)
    );
\up_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \up_rdata[15]_i_5_n_0\,
      I1 => \up_config_reg[1]\(66),
      I2 => \up_rdata[15]_i_6_n_0\,
      I3 => \up_config_reg[1]\(8),
      I4 => \up_rdata[15]_i_7_n_0\,
      I5 => \up_rdata[4]_i_3_n_0\,
      O => \up_rdata[4]_i_2_n_0\
    );
\up_rdata[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => \up_config_reg[1]\(82),
      I1 => \up_config_reg[1]\(36),
      I2 => \^up_raddr_int_reg[4]_0\(3),
      I3 => \^up_raddr_int_reg[4]_0\(1),
      I4 => \^up_raddr_int_reg[4]_0\(2),
      O => \up_rdata[4]_i_3_n_0\
    );
\up_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA0880000"
    )
        port map (
      I0 => \up_rdata[15]_i_2_n_0\,
      I1 => \up_rdata_reg[31]\(3),
      I2 => \up_config_reg[1]\(98),
      I3 => \^up_raddr_int_reg[4]_0\(4),
      I4 => \up_rdata[15]_i_3_n_0\,
      I5 => \up_rdata[5]_i_2_n_0\,
      O => \up_interpolation_ratio_a_reg[31]\(5)
    );
\up_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \up_rdata[15]_i_5_n_0\,
      I1 => \up_config_reg[1]\(67),
      I2 => \up_rdata[15]_i_6_n_0\,
      I3 => \up_config_reg[1]\(9),
      I4 => \up_rdata[15]_i_7_n_0\,
      I5 => \up_rdata[5]_i_3_n_0\,
      O => \up_rdata[5]_i_2_n_0\
    );
\up_rdata[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => \up_config_reg[1]\(83),
      I1 => \up_config_reg[1]\(37),
      I2 => \^up_raddr_int_reg[4]_0\(3),
      I3 => \^up_raddr_int_reg[4]_0\(1),
      I4 => \^up_raddr_int_reg[4]_0\(2),
      O => \up_rdata[5]_i_3_n_0\
    );
\up_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA0880000"
    )
        port map (
      I0 => \up_rdata[15]_i_2_n_0\,
      I1 => \up_rdata_reg[31]\(4),
      I2 => \up_config_reg[1]\(99),
      I3 => \^up_raddr_int_reg[4]_0\(4),
      I4 => \up_rdata[15]_i_3_n_0\,
      I5 => \up_rdata[6]_i_2_n_0\,
      O => \up_interpolation_ratio_a_reg[31]\(6)
    );
\up_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \up_rdata[15]_i_5_n_0\,
      I1 => \up_config_reg[1]\(68),
      I2 => \up_rdata[15]_i_6_n_0\,
      I3 => \up_config_reg[1]\(10),
      I4 => \up_rdata[15]_i_7_n_0\,
      I5 => \up_rdata[6]_i_3_n_0\,
      O => \up_rdata[6]_i_2_n_0\
    );
\up_rdata[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => \up_config_reg[1]\(84),
      I1 => \up_config_reg[1]\(38),
      I2 => \^up_raddr_int_reg[4]_0\(3),
      I3 => \^up_raddr_int_reg[4]_0\(1),
      I4 => \^up_raddr_int_reg[4]_0\(2),
      O => \up_rdata[6]_i_3_n_0\
    );
\up_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA0880000"
    )
        port map (
      I0 => \up_rdata[15]_i_2_n_0\,
      I1 => \up_rdata_reg[31]\(5),
      I2 => \up_config_reg[1]\(100),
      I3 => \^up_raddr_int_reg[4]_0\(4),
      I4 => \up_rdata[15]_i_3_n_0\,
      I5 => \up_rdata[7]_i_2_n_0\,
      O => \up_interpolation_ratio_a_reg[31]\(7)
    );
\up_rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \up_rdata[15]_i_5_n_0\,
      I1 => \up_config_reg[1]\(69),
      I2 => \up_rdata[15]_i_6_n_0\,
      I3 => \up_config_reg[1]\(11),
      I4 => \up_rdata[15]_i_7_n_0\,
      I5 => \up_rdata[7]_i_3_n_0\,
      O => \up_rdata[7]_i_2_n_0\
    );
\up_rdata[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => \up_config_reg[1]\(85),
      I1 => \up_config_reg[1]\(39),
      I2 => \^up_raddr_int_reg[4]_0\(3),
      I3 => \^up_raddr_int_reg[4]_0\(1),
      I4 => \^up_raddr_int_reg[4]_0\(2),
      O => \up_rdata[7]_i_3_n_0\
    );
\up_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00800000"
    )
        port map (
      I0 => \^up_rreq\,
      I1 => \^up_raddr_int_reg[4]_0\(4),
      I2 => \^up_raddr_int_reg[4]_0\(1),
      I3 => \^up_raddr_int_reg[4]_0\(3),
      I4 => \up_rdata_reg[8]\,
      I5 => \up_rdata[8]_i_3_n_0\,
      O => \up_interpolation_ratio_a_reg[31]\(8)
    );
\up_rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEEFFAAAAAAAA"
    )
        port map (
      I0 => \up_rdata[8]_i_4_n_0\,
      I1 => \up_config_reg[1]\(12),
      I2 => \up_rdata_reg[31]\(6),
      I3 => \^up_raddr_int_reg[4]_0\(4),
      I4 => \^up_raddr_int_reg[4]_0\(0),
      I5 => \up_rdata[15]_i_7_n_0\,
      O => \up_rdata[8]_i_3_n_0\
    );
\up_rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \^up_raddr_int_reg[4]_0\(4),
      I1 => \up_config_reg[1]\(70),
      I2 => \^up_raddr_int_reg[4]_0\(0),
      I3 => \^up_raddr_int_reg[4]_0\(3),
      I4 => \^up_raddr_int_reg[4]_0\(2),
      I5 => \^up_raddr_int_reg[4]_0\(1),
      O => \up_rdata[8]_i_4_n_0\
    );
\up_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA0880000"
    )
        port map (
      I0 => \up_rdata[15]_i_2_n_0\,
      I1 => \up_rdata_reg[31]\(7),
      I2 => \up_config_reg[1]\(101),
      I3 => \^up_raddr_int_reg[4]_0\(4),
      I4 => \up_rdata[15]_i_3_n_0\,
      I5 => \up_rdata[9]_i_2_n_0\,
      O => \up_interpolation_ratio_a_reg[31]\(9)
    );
\up_rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \up_rdata[15]_i_5_n_0\,
      I1 => \up_config_reg[1]\(71),
      I2 => \up_rdata[15]_i_6_n_0\,
      I3 => \up_config_reg[1]\(13),
      I4 => \up_rdata[15]_i_7_n_0\,
      I5 => \up_rdata[9]_i_3_n_0\,
      O => \up_rdata[9]_i_2_n_0\
    );
\up_rdata[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => \up_config_reg[1]\(86),
      I1 => \up_config_reg[1]\(40),
      I2 => \^up_raddr_int_reg[4]_0\(3),
      I3 => \^up_raddr_int_reg[4]_0\(1),
      I4 => \^up_raddr_int_reg[4]_0\(2),
      O => \up_rdata[9]_i_3_n_0\
    );
\up_rdata_d[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000FFFFFFFF"
    )
        port map (
      I0 => \up_rcount_reg_n_0_[3]\,
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[2]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[0]\,
      I5 => s_axi_aresetn,
      O => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \up_rcount_reg_n_0_[3]\,
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[2]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[0]\,
      I5 => s_axi_aresetn,
      O => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[0]_0\,
      Q => up_rdata_d(0),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[10]_0\,
      Q => up_rdata_d(10),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[11]_0\,
      Q => up_rdata_d(11),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[12]_0\,
      Q => up_rdata_d(12),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[29]_0\(4),
      Q => up_rdata_d(13),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[14]_0\,
      Q => up_rdata_d(14),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[15]_0\,
      Q => up_rdata_d(15),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[16]_0\,
      Q => up_rdata_d(16),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[29]_0\(5),
      Q => up_rdata_d(17),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[18]_0\,
      Q => up_rdata_d(18),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[19]_0\,
      Q => up_rdata_d(19),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[29]_0\(0),
      Q => up_rdata_d(1),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[29]_0\(6),
      Q => up_rdata_d(20),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[21]_0\,
      Q => up_rdata_d(21),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[29]_0\(7),
      Q => up_rdata_d(22),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[23]_0\,
      Q => up_rdata_d(23),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[29]_0\(8),
      Q => up_rdata_d(24),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[25]_0\,
      Q => up_rdata_d(25),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[26]_0\,
      Q => up_rdata_d(26),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[27]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[27]_0\,
      Q => up_rdata_d(27),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[28]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[28]_0\,
      Q => up_rdata_d(28),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[29]_0\(9),
      Q => up_rdata_d(29),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[2]_0\,
      Q => up_rdata_d(2),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[30]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[30]_0\,
      Q => up_rdata_d(30),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[31]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\,
      Q => up_rdata_d(31),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[3]_0\,
      Q => up_rdata_d(3),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[29]_0\(1),
      Q => up_rdata_d(4),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[5]_0\,
      Q => up_rdata_d(5),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[29]_0\(2),
      Q => up_rdata_d(6),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[7]_0\,
      Q => up_rdata_d(7),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[29]_0\(3),
      Q => up_rdata_d(8),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[9]_0\,
      Q => up_rdata_d(9),
      S => \up_rdata_d[31]_i_1_n_0\
    );
up_rreq_int_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => s_axi_aresetn,
      I2 => p_1_in,
      O => up_rreq_int_i_1_n_0
    );
up_rreq_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rreq_int_i_1_n_0,
      Q => \^up_rreq\,
      R => '0'
    );
up_rsel_inv_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55C0"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \^up_axi_rvalid_int_reg_0\,
      I2 => s_axi_rready,
      I3 => p_1_in,
      O => up_rsel_inv_i_1_n_0
    );
up_rsel_reg_inv: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rsel_inv_i_1_n_0,
      Q => p_1_in,
      S => SR(0)
    );
\up_scratch[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => up_waddr(0),
      I1 => up_waddr(3),
      I2 => up_waddr(4),
      I3 => up_waddr(1),
      I4 => up_waddr(2),
      I5 => \^up_wreq\,
      O => \up_waddr_int_reg[0]_0\(0)
    );
\up_trigger_config[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => up_waddr(0),
      I1 => up_waddr(3),
      I2 => up_waddr(4),
      I3 => up_waddr(1),
      I4 => up_waddr(2),
      I5 => \^up_wreq\,
      O => \up_waddr_int_reg[0]_1\(0)
    );
up_wack_d_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => up_wack,
      I1 => \up_wcount_reg_n_0_[3]\,
      I2 => \up_wcount_reg_n_0_[1]\,
      I3 => \up_wcount_reg_n_0_[0]\,
      I4 => \up_wcount_reg_n_0_[2]\,
      I5 => p_0_in7_in,
      O => up_wack_s
    );
up_wack_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wack_s,
      Q => up_wack_d,
      R => SR(0)
    );
\up_waddr_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(0),
      Q => up_waddr(0),
      R => SR(0)
    );
\up_waddr_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(1),
      Q => up_waddr(1),
      R => SR(0)
    );
\up_waddr_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(2),
      Q => up_waddr(2),
      R => SR(0)
    );
\up_waddr_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(3),
      Q => up_waddr(3),
      R => SR(0)
    );
\up_waddr_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(4),
      Q => up_waddr(4),
      R => SR(0)
    );
\up_wcount[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \up_wcount_reg_n_0_[0]\,
      I1 => p_0_in7_in,
      I2 => up_wack,
      O => p_2_in(0)
    );
\up_wcount[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0028"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => \up_wcount_reg_n_0_[1]\,
      I2 => \up_wcount_reg_n_0_[0]\,
      I3 => up_wack,
      O => p_2_in(1)
    );
\up_wcount[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002888"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => \up_wcount_reg_n_0_[2]\,
      I2 => \up_wcount_reg_n_0_[1]\,
      I3 => \up_wcount_reg_n_0_[0]\,
      I4 => up_wack,
      O => p_2_in(2)
    );
\up_wcount[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000028888888"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => \up_wcount_reg_n_0_[3]\,
      I2 => \up_wcount_reg_n_0_[1]\,
      I3 => \up_wcount_reg_n_0_[0]\,
      I4 => \up_wcount_reg_n_0_[2]\,
      I5 => up_wack,
      O => p_2_in(3)
    );
\up_wcount[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => \^up_wreq\,
      O => \up_wcount[4]_i_1_n_0\
    );
\up_wcount[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15555555FFFFFFFF"
    )
        port map (
      I0 => up_wack,
      I1 => \up_wcount_reg_n_0_[3]\,
      I2 => \up_wcount_reg_n_0_[0]\,
      I3 => \up_wcount_reg_n_0_[1]\,
      I4 => \up_wcount_reg_n_0_[2]\,
      I5 => p_0_in7_in,
      O => p_2_in(4)
    );
\up_wcount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => p_2_in(0),
      Q => \up_wcount_reg_n_0_[0]\,
      R => SR(0)
    );
\up_wcount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => p_2_in(1),
      Q => \up_wcount_reg_n_0_[1]\,
      R => SR(0)
    );
\up_wcount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => p_2_in(2),
      Q => \up_wcount_reg_n_0_[2]\,
      R => SR(0)
    );
\up_wcount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => p_2_in(3),
      Q => \up_wcount_reg_n_0_[3]\,
      R => SR(0)
    );
\up_wcount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => p_2_in(4),
      Q => p_0_in7_in,
      R => SR(0)
    );
\up_wdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(0),
      Q => \^q\(0),
      R => SR(0)
    );
\up_wdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(10),
      Q => \^q\(10),
      R => SR(0)
    );
\up_wdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(11),
      Q => \^q\(11),
      R => SR(0)
    );
\up_wdata_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(12),
      Q => \^q\(12),
      R => SR(0)
    );
\up_wdata_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(13),
      Q => \^q\(13),
      R => SR(0)
    );
\up_wdata_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(14),
      Q => \^q\(14),
      R => SR(0)
    );
\up_wdata_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(15),
      Q => \^q\(15),
      R => SR(0)
    );
\up_wdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(16),
      Q => \^q\(16),
      R => SR(0)
    );
\up_wdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(17),
      Q => \^q\(17),
      R => SR(0)
    );
\up_wdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(18),
      Q => \^q\(18),
      R => SR(0)
    );
\up_wdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(19),
      Q => \^q\(19),
      R => SR(0)
    );
\up_wdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(1),
      Q => \^q\(1),
      R => SR(0)
    );
\up_wdata_int_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(20),
      Q => \^q\(20),
      R => SR(0)
    );
\up_wdata_int_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(21),
      Q => \^q\(21),
      R => SR(0)
    );
\up_wdata_int_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(22),
      Q => \^q\(22),
      R => SR(0)
    );
\up_wdata_int_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(23),
      Q => \^q\(23),
      R => SR(0)
    );
\up_wdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(24),
      Q => \^q\(24),
      R => SR(0)
    );
\up_wdata_int_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(25),
      Q => \^q\(25),
      R => SR(0)
    );
\up_wdata_int_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(26),
      Q => \^q\(26),
      R => SR(0)
    );
\up_wdata_int_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(27),
      Q => \^q\(27),
      R => SR(0)
    );
\up_wdata_int_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(28),
      Q => \^q\(28),
      R => SR(0)
    );
\up_wdata_int_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(29),
      Q => \^q\(29),
      R => SR(0)
    );
\up_wdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(2),
      Q => \^q\(2),
      R => SR(0)
    );
\up_wdata_int_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(30),
      Q => \^q\(30),
      R => SR(0)
    );
\up_wdata_int_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(31),
      Q => \^q\(31),
      R => SR(0)
    );
\up_wdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(3),
      Q => \^q\(3),
      R => SR(0)
    );
\up_wdata_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(4),
      Q => \^q\(4),
      R => SR(0)
    );
\up_wdata_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(5),
      Q => \^q\(5),
      R => SR(0)
    );
\up_wdata_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(6),
      Q => \^q\(6),
      R => SR(0)
    );
\up_wdata_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(7),
      Q => \^q\(7),
      R => SR(0)
    );
\up_wdata_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(8),
      Q => \^q\(8),
      R => SR(0)
    );
\up_wdata_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(9),
      Q => \^q\(9),
      R => SR(0)
    );
up_wreq_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p_5_in,
      I1 => s_axi_aresetn,
      I2 => s_axi_wvalid,
      I3 => s_axi_awvalid,
      O => up_wreq_int_i_1_n_0
    );
up_wreq_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wreq_int_i_1_n_0,
      Q => \^up_wreq\,
      R => '0'
    );
up_wsel_inv_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7777F000"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => \^s_axi_bvalid\,
      I3 => s_axi_bready,
      I4 => p_5_in,
      O => up_wsel_inv_i_1_n_0
    );
up_wsel_reg_inv: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wsel_inv_i_1_n_0,
      Q => p_5_in,
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_dac_interpolate_0_up_xfer_cntrl is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_count_reg[0]\ : out STD_LOGIC;
    \g_loop[0].valid_int_reg\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[71]_0\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[2]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 105 downto 0 );
    p_1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[1]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \d_data_cntrl_int_reg[1]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[2]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    transfer_reg : out STD_LOGIC;
    transfer_reg_0 : out STD_LOGIC;
    \d_data_cntrl_int_reg[70]_0\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[70]_1\ : out STD_LOGIC;
    \cur_count_reg[0]_0\ : out STD_LOGIC;
    \g_loop[0].valid_int_reg_0\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[71]_1\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[5]_0\ : out STD_LOGIC;
    p_1_out_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[5]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[4]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \d_data_cntrl_int_reg[4]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[5]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[5]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \d_data_cntrl_int_reg[0]_0\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[3]_0\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[2]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[5]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[2]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[2]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \d_data_cntrl_int_reg[5]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[5]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \d_data_cntrl_int_reg[75]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    reset02_out : out STD_LOGIC;
    reset02_out_1 : out STD_LOGIC;
    \trigger_i_m3_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \trigger_i_m3_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \trigger_i_m3_reg[1]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    dac_clk : in STD_LOGIC;
    dac_cic_valid : in STD_LOGIC;
    cur_count : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_valid_b : in STD_LOGIC;
    dma_valid_a : in STD_LOGIC;
    stop_transfer : in STD_LOGIC;
    dac_rst : in STD_LOGIC;
    dac_valid_corrected : in STD_LOGIC;
    cur_count_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    transfer_reg_1 : in STD_LOGIC;
    stop_transfer_3 : in STD_LOGIC;
    transfer_reg_2 : in STD_LOGIC;
    transfer_reg_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    transfer_reg_4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    trigger_adc_m2 : in STD_LOGIC;
    trigger_la_m2 : in STD_LOGIC;
    transfer_i_2_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    transfer_i_2_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    transfer_i_2_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac_cic_valid_4 : in STD_LOGIC;
    cur_count_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \interpolation_counter_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_valid_corrected_6 : in STD_LOGIC;
    cur_count_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    cic_change_rate_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cic_change_rate_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cur_count1_carry__0_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_count1_carry__0_i_3__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    \any_edge_trigger_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \low_level_trigger_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cic_change_rate : in STD_LOGIC;
    cic_change_rate_8 : in STD_LOGIC;
    \up_xfer_data_reg[127]_0\ : in STD_LOGIC_VECTOR ( 123 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_dac_interpolate_0_up_xfer_cntrl : entity is "up_xfer_cntrl";
end system_axi_dac_interpolate_0_up_xfer_cntrl;

architecture STRUCTURE of system_axi_dac_interpolate_0_up_xfer_cntrl is
  signal \^q\ : STD_LOGIC_VECTOR ( 105 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal any_edge : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \cur_count1_carry__0_i_10__0_n_0\ : STD_LOGIC;
  signal \cur_count1_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \cur_count1_carry__0_i_1__0_n_2\ : STD_LOGIC;
  signal \cur_count1_carry__0_i_1__0_n_3\ : STD_LOGIC;
  signal \cur_count1_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \cur_count1_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \cur_count1_carry__0_i_4__0_n_3\ : STD_LOGIC;
  signal \cur_count1_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \cur_count1_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \cur_count1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \cur_count1_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \cur_count1_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \cur_count1_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \cur_count1_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \^d_data_cntrl_int_reg[2]_0\ : STD_LOGIC;
  signal \^d_data_cntrl_int_reg[2]_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^d_data_cntrl_int_reg[2]_4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^d_data_cntrl_int_reg[5]_0\ : STD_LOGIC;
  signal \^d_data_cntrl_int_reg[5]_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^d_data_cntrl_int_reg[5]_5\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^d_data_cntrl_int_reg[71]_0\ : STD_LOGIC;
  signal \^d_data_cntrl_int_reg[71]_1\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[90]\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[91]\ : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal d_xfer_toggle_m1 : STD_LOGIC;
  signal d_xfer_toggle_m2 : STD_LOGIC;
  signal d_xfer_toggle_m3 : STD_LOGIC;
  signal d_xfer_toggle_s : STD_LOGIC;
  signal dma_transfer_suspend : STD_LOGIC;
  signal en_start_trigger : STD_LOGIC;
  signal en_stop_trigger : STD_LOGIC;
  signal en_trigger_adc : STD_LOGIC;
  signal en_trigger_la : STD_LOGIC;
  signal fall_edge : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^g_loop[0].valid_int_reg\ : STD_LOGIC;
  signal \^g_loop[0].valid_int_reg_0\ : STD_LOGIC;
  signal high_level : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i_filter_a/cur_count2\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \i_filter_a/sel0\ : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \i_filter_b/cur_count2\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \i_filter_b/sel0\ : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal low_level : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal rise_edge : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sync_stop_channels : STD_LOGIC;
  signal transfer_i_4_n_0 : STD_LOGIC;
  signal transfer_i_5_n_0 : STD_LOGIC;
  signal transfer_i_6_n_0 : STD_LOGIC;
  signal trigger : STD_LOGIC;
  signal trigger_active : STD_LOGIC;
  signal up_xfer_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal up_xfer_data : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal up_xfer_state : STD_LOGIC;
  signal up_xfer_state_m1 : STD_LOGIC;
  signal up_xfer_state_m2 : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  signal up_xfer_toggle_i_1_n_0 : STD_LOGIC;
  signal up_xfer_toggle_i_3_n_0 : STD_LOGIC;
  signal \NLW_cur_count1_carry__0_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_cur_count1_carry__0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cur_count1_carry__0_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_cur_count1_carry__0_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cur_count1_carry__0_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cur_count1_carry__0_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cur_count1_carry__0_i_4__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cur_count1_carry__0_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \any_edge_trigger[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \any_edge_trigger[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \cur_count[0]_i_3\ : label is "soft_lutpair7";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m3_reg : label is std.standard.true;
  attribute SOFT_HLUTNM of \fall_edge_trigger[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \fall_edge_trigger[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of filter_enable_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \filter_enable_i_1__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \input_register[30]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \interpolation_counter[0]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \interpolation_counter[0]_i_3__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \interpolation_counter[0]_i_4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \interpolation_counter[0]_i_4__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \low_level_trigger[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \low_level_trigger[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rise_edge_trigger[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rise_edge_trigger[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \up_xfer_count[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \up_xfer_count[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \up_xfer_count[3]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \up_xfer_count[4]_i_1\ : label is "soft_lutpair2";
  attribute ASYNC_REG of up_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_reg : label is std.standard.true;
begin
  Q(105 downto 0) <= \^q\(105 downto 0);
  SR(0) <= \^sr\(0);
  \d_data_cntrl_int_reg[2]_0\ <= \^d_data_cntrl_int_reg[2]_0\;
  \d_data_cntrl_int_reg[2]_2\(1 downto 0) <= \^d_data_cntrl_int_reg[2]_2\(1 downto 0);
  \d_data_cntrl_int_reg[2]_4\(0) <= \^d_data_cntrl_int_reg[2]_4\(0);
  \d_data_cntrl_int_reg[5]_0\ <= \^d_data_cntrl_int_reg[5]_0\;
  \d_data_cntrl_int_reg[5]_3\(1 downto 0) <= \^d_data_cntrl_int_reg[5]_3\(1 downto 0);
  \d_data_cntrl_int_reg[5]_5\(0) <= \^d_data_cntrl_int_reg[5]_5\(0);
  \d_data_cntrl_int_reg[71]_0\ <= \^d_data_cntrl_int_reg[71]_0\;
  \d_data_cntrl_int_reg[71]_1\ <= \^d_data_cntrl_int_reg[71]_1\;
  \g_loop[0].valid_int_reg\ <= \^g_loop[0].valid_int_reg\;
  \g_loop[0].valid_int_reg_0\ <= \^g_loop[0].valid_int_reg_0\;
\any_edge_trigger[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \low_level_trigger_reg[1]\(0),
      I1 => \any_edge_trigger_reg[1]\(0),
      I2 => any_edge(0),
      O => \trigger_i_m3_reg[1]_1\(0)
    );
\any_edge_trigger[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \low_level_trigger_reg[1]\(1),
      I1 => \any_edge_trigger_reg[1]\(1),
      I2 => any_edge(1),
      O => \trigger_i_m3_reg[1]_1\(1)
    );
cic_change_rate_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(0),
      I1 => cic_change_rate_reg(0),
      I2 => \^q\(1),
      I3 => cic_change_rate_reg(1),
      I4 => cic_change_rate_reg(2),
      I5 => \^q\(2),
      O => \d_data_cntrl_int_reg[0]_0\
    );
\cic_change_rate_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(3),
      I1 => cic_change_rate_reg_0(0),
      I2 => \^q\(4),
      I3 => cic_change_rate_reg_0(1),
      I4 => cic_change_rate_reg_0(2),
      I5 => \^q\(5),
      O => \d_data_cntrl_int_reg[3]_0\
    );
\cur_count1_carry__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^d_data_cntrl_int_reg[2]_2\(1),
      CO(2) => \NLW_cur_count1_carry__0_i_1_CO_UNCONNECTED\(2),
      CO(1) => \cur_count1_carry__0_i_1_n_2\,
      CO(0) => \cur_count1_carry__0_i_1_n_3\,
      CYINIT => \^d_data_cntrl_int_reg[2]_4\(0),
      DI(3) => '0',
      DI(2) => \i_filter_a/sel0\(15),
      DI(1) => \cur_count1_carry__0_i_6_n_0\,
      DI(0) => '0',
      O(3) => \NLW_cur_count1_carry__0_i_1_O_UNCONNECTED\(3),
      O(2) => \i_filter_a/cur_count2\(15),
      O(1) => \d_data_cntrl_int_reg[2]_5\(1),
      O(0) => \NLW_cur_count1_carry__0_i_1_O_UNCONNECTED\(0),
      S(3) => '1',
      S(2) => \cur_count1_carry__0_i_7_n_0\,
      S(1) => \cur_count1_carry__0_i_8_n_0\,
      S(0) => '1'
    );
\cur_count1_carry__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \cur_count1_carry__0_i_10_n_0\
    );
\cur_count1_carry__0_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(5),
      O => \cur_count1_carry__0_i_10__0_n_0\
    );
\cur_count1_carry__0_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^d_data_cntrl_int_reg[5]_3\(1),
      CO(2) => \NLW_cur_count1_carry__0_i_1__0_CO_UNCONNECTED\(2),
      CO(1) => \cur_count1_carry__0_i_1__0_n_2\,
      CO(0) => \cur_count1_carry__0_i_1__0_n_3\,
      CYINIT => \^d_data_cntrl_int_reg[5]_5\(0),
      DI(3) => '0',
      DI(2) => \i_filter_b/sel0\(15),
      DI(1) => \cur_count1_carry__0_i_6__0_n_0\,
      DI(0) => '0',
      O(3) => \NLW_cur_count1_carry__0_i_1__0_O_UNCONNECTED\(3),
      O(2) => \i_filter_b/cur_count2\(15),
      O(1) => \d_data_cntrl_int_reg[5]_6\(1),
      O(0) => \NLW_cur_count1_carry__0_i_1__0_O_UNCONNECTED\(0),
      S(3) => '1',
      S(2) => \cur_count1_carry__0_i_7__0_n_0\,
      S(1) => \cur_count1_carry__0_i_8__0_n_0\,
      S(0) => '1'
    );
\cur_count1_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^d_data_cntrl_int_reg[2]_2\(1),
      I1 => \i_filter_a/cur_count2\(15),
      I2 => cur_count_2(0),
      O => \^d_data_cntrl_int_reg[2]_2\(0)
    );
\cur_count1_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^d_data_cntrl_int_reg[5]_3\(1),
      I1 => \i_filter_b/cur_count2\(15),
      I2 => cur_count_7(0),
      O => \^d_data_cntrl_int_reg[5]_3\(0)
    );
\cur_count1_carry__0_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_cur_count1_carry__0_i_4_CO_UNCONNECTED\(3),
      CO(2) => \^d_data_cntrl_int_reg[2]_4\(0),
      CO(1) => \NLW_cur_count1_carry__0_i_4_CO_UNCONNECTED\(1),
      CO(0) => \cur_count1_carry__0_i_4_n_3\,
      CYINIT => \cur_count1_carry__0_i_3\(0),
      DI(3 downto 2) => B"00",
      DI(1) => \i_filter_a/sel0\(3),
      DI(0) => '0',
      O(3 downto 2) => \NLW_cur_count1_carry__0_i_4_O_UNCONNECTED\(3 downto 2),
      O(1) => \d_data_cntrl_int_reg[2]_5\(0),
      O(0) => \NLW_cur_count1_carry__0_i_4_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \cur_count1_carry__0_i_10_n_0\,
      S(0) => '1'
    );
\cur_count1_carry__0_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_cur_count1_carry__0_i_4__0_CO_UNCONNECTED\(3),
      CO(2) => \^d_data_cntrl_int_reg[5]_5\(0),
      CO(1) => \NLW_cur_count1_carry__0_i_4__0_CO_UNCONNECTED\(1),
      CO(0) => \cur_count1_carry__0_i_4__0_n_3\,
      CYINIT => \cur_count1_carry__0_i_3__0\(0),
      DI(3 downto 2) => B"00",
      DI(1) => \i_filter_b/sel0\(3),
      DI(0) => '0',
      O(3 downto 2) => \NLW_cur_count1_carry__0_i_4__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \d_data_cntrl_int_reg[5]_6\(0),
      O(0) => \NLW_cur_count1_carry__0_i_4__0_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \cur_count1_carry__0_i_10__0_n_0\,
      S(0) => '1'
    );
\cur_count1_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \i_filter_a/sel0\(15)
    );
\cur_count1_carry__0_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \i_filter_b/sel0\(15)
    );
\cur_count1_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \cur_count1_carry__0_i_6_n_0\
    );
\cur_count1_carry__0_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \cur_count1_carry__0_i_6__0_n_0\
    );
\cur_count1_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \cur_count1_carry__0_i_7_n_0\
    );
\cur_count1_carry__0_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(5),
      O => \cur_count1_carry__0_i_7__0_n_0\
    );
\cur_count1_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \cur_count1_carry__0_i_8_n_0\
    );
\cur_count1_carry__0_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(5),
      O => \cur_count1_carry__0_i_8__0_n_0\
    );
\cur_count1_carry__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \i_filter_a/sel0\(3)
    );
\cur_count1_carry__0_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \i_filter_b/sel0\(3)
    );
\cur_count2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \d_data_cntrl_int_reg[1]_0\(6)
    );
\cur_count2_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(4),
      O => \d_data_cntrl_int_reg[4]_0\(6)
    );
\cur_count2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \d_data_cntrl_int_reg[1]_0\(5)
    );
\cur_count2_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(5),
      O => \d_data_cntrl_int_reg[4]_0\(5)
    );
\cur_count2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \d_data_cntrl_int_reg[1]_0\(4)
    );
\cur_count2_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \d_data_cntrl_int_reg[4]_0\(4)
    );
\cur_count2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => DI(0)
    );
\cur_count2_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \d_data_cntrl_int_reg[4]_2\(0)
    );
\cur_count2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \d_data_cntrl_int_reg[1]_1\(3)
    );
\cur_count2_carry__0_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(5),
      O => \d_data_cntrl_int_reg[4]_1\(3)
    );
\cur_count2_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B7"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \d_data_cntrl_int_reg[1]_1\(2)
    );
\cur_count2_carry__0_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B7"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \d_data_cntrl_int_reg[4]_1\(2)
    );
\cur_count2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \d_data_cntrl_int_reg[1]_1\(1)
    );
\cur_count2_carry__0_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      O => \d_data_cntrl_int_reg[4]_1\(1)
    );
\cur_count2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \d_data_cntrl_int_reg[1]_1\(0)
    );
\cur_count2_carry__0_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \d_data_cntrl_int_reg[4]_1\(0)
    );
\cur_count2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \d_data_cntrl_int_reg[1]_0\(7)
    );
\cur_count2_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \d_data_cntrl_int_reg[4]_0\(7)
    );
\cur_count2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \d_data_cntrl_int_reg[2]_1\(0)
    );
\cur_count2_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \d_data_cntrl_int_reg[5]_2\(0)
    );
cur_count2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \d_data_cntrl_int_reg[1]_0\(0)
    );
\cur_count2_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \d_data_cntrl_int_reg[4]_0\(0)
    );
cur_count2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8C"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \d_data_cntrl_int_reg[1]_0\(3)
    );
\cur_count2_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8C"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(5),
      O => \d_data_cntrl_int_reg[4]_0\(3)
    );
cur_count2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \d_data_cntrl_int_reg[2]_3\(0)
    );
\cur_count2_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \d_data_cntrl_int_reg[5]_4\(0)
    );
cur_count2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      O => \d_data_cntrl_int_reg[1]_0\(2)
    );
\cur_count2_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      O => \d_data_cntrl_int_reg[4]_0\(2)
    );
cur_count2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      O => \d_data_cntrl_int_reg[1]_0\(1)
    );
\cur_count2_carry_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(3),
      O => \d_data_cntrl_int_reg[4]_0\(1)
    );
cur_count2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => S(3)
    );
\cur_count2_carry_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \d_data_cntrl_int_reg[5]_1\(3)
    );
cur_count2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => S(2)
    );
\cur_count2_carry_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(5),
      O => \d_data_cntrl_int_reg[5]_1\(2)
    );
cur_count2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      O => S(1)
    );
\cur_count2_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      O => \d_data_cntrl_int_reg[5]_1\(1)
    );
cur_count2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      O => S(0)
    );
\cur_count2_carry_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      I2 => \^q\(4),
      O => \d_data_cntrl_int_reg[5]_1\(0)
    );
\cur_count[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dac_rst,
      I1 => dma_transfer_suspend,
      O => reset0
    );
\d_data_cntrl_int[72]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_toggle_m2,
      I1 => d_xfer_toggle_m3,
      O => d_xfer_toggle_s
    );
\d_data_cntrl_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(0),
      Q => \^q\(0),
      R => '0'
    );
\d_data_cntrl_int_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(100),
      Q => \^q\(78),
      R => '0'
    );
\d_data_cntrl_int_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(101),
      Q => \^q\(79),
      R => '0'
    );
\d_data_cntrl_int_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(102),
      Q => \^q\(80),
      R => '0'
    );
\d_data_cntrl_int_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(103),
      Q => \^q\(81),
      R => '0'
    );
\d_data_cntrl_int_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(104),
      Q => \^q\(82),
      R => '0'
    );
\d_data_cntrl_int_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(105),
      Q => \^q\(83),
      R => '0'
    );
\d_data_cntrl_int_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(106),
      Q => \^q\(84),
      R => '0'
    );
\d_data_cntrl_int_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(107),
      Q => \^q\(85),
      R => '0'
    );
\d_data_cntrl_int_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(108),
      Q => \^q\(86),
      R => '0'
    );
\d_data_cntrl_int_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(109),
      Q => \^q\(87),
      R => '0'
    );
\d_data_cntrl_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(10),
      Q => \^q\(10),
      R => '0'
    );
\d_data_cntrl_int_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(110),
      Q => \^q\(88),
      R => '0'
    );
\d_data_cntrl_int_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(111),
      Q => \^q\(89),
      R => '0'
    );
\d_data_cntrl_int_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(112),
      Q => \^q\(90),
      R => '0'
    );
\d_data_cntrl_int_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(113),
      Q => \^q\(91),
      R => '0'
    );
\d_data_cntrl_int_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(114),
      Q => \^q\(92),
      R => '0'
    );
\d_data_cntrl_int_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(115),
      Q => \^q\(93),
      R => '0'
    );
\d_data_cntrl_int_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(116),
      Q => \^q\(94),
      R => '0'
    );
\d_data_cntrl_int_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(117),
      Q => \^q\(95),
      R => '0'
    );
\d_data_cntrl_int_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(118),
      Q => \^q\(96),
      R => '0'
    );
\d_data_cntrl_int_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(119),
      Q => \^q\(97),
      R => '0'
    );
\d_data_cntrl_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(11),
      Q => \^q\(11),
      R => '0'
    );
\d_data_cntrl_int_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(120),
      Q => \^q\(98),
      R => '0'
    );
\d_data_cntrl_int_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(121),
      Q => \^q\(99),
      R => '0'
    );
\d_data_cntrl_int_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(122),
      Q => \^q\(100),
      R => '0'
    );
\d_data_cntrl_int_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(123),
      Q => \^q\(101),
      R => '0'
    );
\d_data_cntrl_int_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(124),
      Q => \^q\(102),
      R => '0'
    );
\d_data_cntrl_int_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(125),
      Q => \^q\(103),
      R => '0'
    );
\d_data_cntrl_int_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(126),
      Q => \^q\(104),
      R => '0'
    );
\d_data_cntrl_int_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(127),
      Q => \^q\(105),
      R => '0'
    );
\d_data_cntrl_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(12),
      Q => \^q\(12),
      R => '0'
    );
\d_data_cntrl_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(13),
      Q => \^q\(13),
      R => '0'
    );
\d_data_cntrl_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(14),
      Q => \^q\(14),
      R => '0'
    );
\d_data_cntrl_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(15),
      Q => \^q\(15),
      R => '0'
    );
\d_data_cntrl_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(16),
      Q => \^q\(16),
      R => '0'
    );
\d_data_cntrl_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(17),
      Q => \^q\(17),
      R => '0'
    );
\d_data_cntrl_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(18),
      Q => \^q\(18),
      R => '0'
    );
\d_data_cntrl_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(19),
      Q => \^q\(19),
      R => '0'
    );
\d_data_cntrl_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(1),
      Q => \^q\(1),
      R => '0'
    );
\d_data_cntrl_int_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(20),
      Q => \^q\(20),
      R => '0'
    );
\d_data_cntrl_int_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(21),
      Q => \^q\(21),
      R => '0'
    );
\d_data_cntrl_int_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(22),
      Q => \^q\(22),
      R => '0'
    );
\d_data_cntrl_int_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(23),
      Q => \^q\(23),
      R => '0'
    );
\d_data_cntrl_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(24),
      Q => \^q\(24),
      R => '0'
    );
\d_data_cntrl_int_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(25),
      Q => \^q\(25),
      R => '0'
    );
\d_data_cntrl_int_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(26),
      Q => \^q\(26),
      R => '0'
    );
\d_data_cntrl_int_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(27),
      Q => \^q\(27),
      R => '0'
    );
\d_data_cntrl_int_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(28),
      Q => \^q\(28),
      R => '0'
    );
\d_data_cntrl_int_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(29),
      Q => \^q\(29),
      R => '0'
    );
\d_data_cntrl_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(2),
      Q => \^q\(2),
      R => '0'
    );
\d_data_cntrl_int_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(30),
      Q => \^q\(30),
      R => '0'
    );
\d_data_cntrl_int_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(31),
      Q => \^q\(31),
      R => '0'
    );
\d_data_cntrl_int_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(32),
      Q => \^q\(32),
      R => '0'
    );
\d_data_cntrl_int_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(33),
      Q => \^q\(33),
      R => '0'
    );
\d_data_cntrl_int_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(34),
      Q => \^q\(34),
      R => '0'
    );
\d_data_cntrl_int_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(35),
      Q => \^q\(35),
      R => '0'
    );
\d_data_cntrl_int_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(36),
      Q => \^q\(36),
      R => '0'
    );
\d_data_cntrl_int_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(37),
      Q => \^q\(37),
      R => '0'
    );
\d_data_cntrl_int_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(38),
      Q => \^q\(38),
      R => '0'
    );
\d_data_cntrl_int_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(39),
      Q => \^q\(39),
      R => '0'
    );
\d_data_cntrl_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(3),
      Q => \^q\(3),
      R => '0'
    );
\d_data_cntrl_int_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(40),
      Q => \^q\(40),
      R => '0'
    );
\d_data_cntrl_int_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(41),
      Q => \^q\(41),
      R => '0'
    );
\d_data_cntrl_int_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(42),
      Q => \^q\(42),
      R => '0'
    );
\d_data_cntrl_int_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(43),
      Q => \^q\(43),
      R => '0'
    );
\d_data_cntrl_int_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(44),
      Q => \^q\(44),
      R => '0'
    );
\d_data_cntrl_int_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(45),
      Q => \^q\(45),
      R => '0'
    );
\d_data_cntrl_int_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(46),
      Q => \^q\(46),
      R => '0'
    );
\d_data_cntrl_int_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(47),
      Q => \^q\(47),
      R => '0'
    );
\d_data_cntrl_int_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(48),
      Q => \^q\(48),
      R => '0'
    );
\d_data_cntrl_int_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(49),
      Q => \^q\(49),
      R => '0'
    );
\d_data_cntrl_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(4),
      Q => \^q\(4),
      R => '0'
    );
\d_data_cntrl_int_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(50),
      Q => \^q\(50),
      R => '0'
    );
\d_data_cntrl_int_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(51),
      Q => \^q\(51),
      R => '0'
    );
\d_data_cntrl_int_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(52),
      Q => \^q\(52),
      R => '0'
    );
\d_data_cntrl_int_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(53),
      Q => \^q\(53),
      R => '0'
    );
\d_data_cntrl_int_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(54),
      Q => \^q\(54),
      R => '0'
    );
\d_data_cntrl_int_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(55),
      Q => \^q\(55),
      R => '0'
    );
\d_data_cntrl_int_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(56),
      Q => \^q\(56),
      R => '0'
    );
\d_data_cntrl_int_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(57),
      Q => \^q\(57),
      R => '0'
    );
\d_data_cntrl_int_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(58),
      Q => \^q\(58),
      R => '0'
    );
\d_data_cntrl_int_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(59),
      Q => \^q\(59),
      R => '0'
    );
\d_data_cntrl_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(5),
      Q => \^q\(5),
      R => '0'
    );
\d_data_cntrl_int_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(60),
      Q => \^q\(60),
      R => '0'
    );
\d_data_cntrl_int_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(61),
      Q => \^q\(61),
      R => '0'
    );
\d_data_cntrl_int_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(62),
      Q => \^q\(62),
      R => '0'
    );
\d_data_cntrl_int_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(63),
      Q => \^q\(63),
      R => '0'
    );
\d_data_cntrl_int_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(64),
      Q => \^q\(64),
      R => '0'
    );
\d_data_cntrl_int_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(65),
      Q => \^q\(65),
      R => '0'
    );
\d_data_cntrl_int_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(66),
      Q => \^q\(66),
      R => '0'
    );
\d_data_cntrl_int_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(67),
      Q => \^q\(67),
      R => '0'
    );
\d_data_cntrl_int_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(68),
      Q => \^q\(68),
      R => '0'
    );
\d_data_cntrl_int_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(69),
      Q => \^q\(69),
      R => '0'
    );
\d_data_cntrl_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(6),
      Q => \^q\(6),
      R => '0'
    );
\d_data_cntrl_int_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(70),
      Q => dma_transfer_suspend,
      R => '0'
    );
\d_data_cntrl_int_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(71),
      Q => \^q\(70),
      R => '0'
    );
\d_data_cntrl_int_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(72),
      Q => \^q\(71),
      R => '0'
    );
\d_data_cntrl_int_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(73),
      Q => sync_stop_channels,
      R => '0'
    );
\d_data_cntrl_int_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(74),
      Q => low_level(0),
      R => '0'
    );
\d_data_cntrl_int_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(75),
      Q => low_level(1),
      R => '0'
    );
\d_data_cntrl_int_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(76),
      Q => high_level(0),
      R => '0'
    );
\d_data_cntrl_int_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(77),
      Q => high_level(1),
      R => '0'
    );
\d_data_cntrl_int_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(78),
      Q => any_edge(0),
      R => '0'
    );
\d_data_cntrl_int_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(79),
      Q => any_edge(1),
      R => '0'
    );
\d_data_cntrl_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(7),
      Q => \^q\(7),
      R => '0'
    );
\d_data_cntrl_int_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(80),
      Q => rise_edge(0),
      R => '0'
    );
\d_data_cntrl_int_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(81),
      Q => rise_edge(1),
      R => '0'
    );
\d_data_cntrl_int_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(82),
      Q => fall_edge(0),
      R => '0'
    );
\d_data_cntrl_int_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(83),
      Q => fall_edge(1),
      R => '0'
    );
\d_data_cntrl_int_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(88),
      Q => en_start_trigger,
      R => '0'
    );
\d_data_cntrl_int_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(89),
      Q => en_stop_trigger,
      R => '0'
    );
\d_data_cntrl_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(8),
      Q => \^q\(8),
      R => '0'
    );
\d_data_cntrl_int_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(90),
      Q => \d_data_cntrl_int_reg_n_0_[90]\,
      R => '0'
    );
\d_data_cntrl_int_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(91),
      Q => \d_data_cntrl_int_reg_n_0_[91]\,
      R => '0'
    );
\d_data_cntrl_int_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(92),
      Q => en_trigger_adc,
      R => '0'
    );
\d_data_cntrl_int_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(93),
      Q => en_trigger_la,
      R => '0'
    );
\d_data_cntrl_int_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(94),
      Q => \^q\(72),
      R => '0'
    );
\d_data_cntrl_int_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(95),
      Q => \^q\(73),
      R => '0'
    );
\d_data_cntrl_int_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(96),
      Q => \^q\(74),
      R => '0'
    );
\d_data_cntrl_int_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(97),
      Q => \^q\(75),
      R => '0'
    );
\d_data_cntrl_int_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(98),
      Q => \^q\(76),
      R => '0'
    );
\d_data_cntrl_int_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(99),
      Q => \^q\(77),
      R => '0'
    );
\d_data_cntrl_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => d_xfer_toggle_s,
      D => up_xfer_data(9),
      Q => \^q\(9),
      R => '0'
    );
d_xfer_toggle_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => up_xfer_toggle,
      Q => d_xfer_toggle_m1,
      R => '0'
    );
d_xfer_toggle_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => d_xfer_toggle_m1,
      Q => d_xfer_toggle_m2,
      R => '0'
    );
d_xfer_toggle_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => d_xfer_toggle_m2,
      Q => d_xfer_toggle_m3,
      R => '0'
    );
d_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => d_xfer_toggle_m3,
      Q => d_xfer_toggle,
      R => '0'
    );
\dma_valid_m_reg[3]_srl4___i_filter_a_dma_valid_m_reg_r_2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040004"
    )
        port map (
      I0 => stop_transfer,
      I1 => dma_valid_a,
      I2 => dma_transfer_suspend,
      I3 => sync_stop_channels,
      I4 => dma_valid_b,
      O => p_1_out(0)
    );
\dma_valid_m_reg[3]_srl4___i_filter_a_dma_valid_m_reg_r_2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040004"
    )
        port map (
      I0 => stop_transfer_3,
      I1 => dma_valid_b,
      I2 => dma_transfer_suspend,
      I3 => sync_stop_channels,
      I4 => dma_valid_a,
      O => p_1_out_0(0)
    );
\fall_edge_trigger[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \low_level_trigger_reg[1]\(0),
      I1 => \any_edge_trigger_reg[1]\(0),
      I2 => fall_edge(0),
      O => \trigger_i_m3_reg[1]\(0)
    );
\fall_edge_trigger[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \low_level_trigger_reg[1]\(1),
      I1 => \any_edge_trigger_reg[1]\(1),
      I2 => fall_edge(1),
      O => \trigger_i_m3_reg[1]\(1)
    );
filter_enable_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \^d_data_cntrl_int_reg[2]_0\
    );
\filter_enable_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(4),
      O => \^d_data_cntrl_int_reg[5]_0\
    );
\high_level_trigger[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \low_level_trigger_reg[1]\(0),
      I1 => high_level(0),
      O => \trigger_i_m3_reg[1]_0\(0)
    );
\high_level_trigger[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \low_level_trigger_reg[1]\(1),
      I1 => high_level(1),
      O => \trigger_i_m3_reg[1]_0\(1)
    );
\input_register[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => dac_rst,
      I1 => dma_transfer_suspend,
      I2 => cic_change_rate,
      O => reset02_out
    );
\input_register[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => dac_rst,
      I1 => dma_transfer_suspend,
      I2 => cic_change_rate_8,
      O => reset02_out_1
    );
\interpolation_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEFEFEFE"
    )
        port map (
      I0 => \^g_loop[0].valid_int_reg\,
      I1 => \^d_data_cntrl_int_reg[71]_0\,
      I2 => \^d_data_cntrl_int_reg[2]_0\,
      I3 => dac_cic_valid,
      I4 => cur_count(0),
      I5 => CO(0),
      O => \cur_count_reg[0]\
    );
\interpolation_counter[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEFEFEFE"
    )
        port map (
      I0 => \^g_loop[0].valid_int_reg_0\,
      I1 => \^d_data_cntrl_int_reg[71]_1\,
      I2 => \^d_data_cntrl_int_reg[5]_0\,
      I3 => dac_cic_valid_4,
      I4 => cur_count_5(0),
      I5 => \interpolation_counter_reg[31]\(0),
      O => \cur_count_reg[0]_0\
    );
\interpolation_counter[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030001"
    )
        port map (
      I0 => dac_valid_corrected,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => dma_transfer_suspend,
      O => \^g_loop[0].valid_int_reg\
    );
\interpolation_counter[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030001"
    )
        port map (
      I0 => dac_valid_corrected_6,
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => dma_transfer_suspend,
      O => \^g_loop[0].valid_int_reg_0\
    );
\interpolation_counter[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \^q\(70),
      I1 => dma_valid_b,
      I2 => dma_valid_a,
      O => \^d_data_cntrl_int_reg[71]_0\
    );
\interpolation_counter[0]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \^q\(70),
      I1 => dma_valid_a,
      I2 => dma_valid_b,
      O => \^d_data_cntrl_int_reg[71]_1\
    );
\low_level_trigger[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => low_level(0),
      I1 => \low_level_trigger_reg[1]\(0),
      O => \d_data_cntrl_int_reg[75]_0\(0)
    );
\low_level_trigger[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => low_level(1),
      I1 => \low_level_trigger_reg[1]\(1),
      O => \d_data_cntrl_int_reg[75]_0\(1)
    );
\rise_edge_trigger[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \any_edge_trigger_reg[1]\(0),
      I1 => rise_edge(0),
      I2 => \low_level_trigger_reg[1]\(0),
      O => D(0)
    );
\rise_edge_trigger[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \any_edge_trigger_reg[1]\(1),
      I1 => rise_edge(1),
      I2 => \low_level_trigger_reg[1]\(1),
      O => D(1)
    );
stop_transfer_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF800000"
    )
        port map (
      I0 => trigger,
      I1 => transfer_reg_1,
      I2 => trigger_active,
      I3 => stop_transfer_3,
      I4 => en_stop_trigger,
      I5 => dma_transfer_suspend,
      O => transfer_reg
    );
\stop_transfer_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF800000"
    )
        port map (
      I0 => trigger,
      I1 => transfer_reg_2,
      I2 => trigger_active,
      I3 => stop_transfer,
      I4 => en_stop_trigger,
      I5 => dma_transfer_suspend,
      O => transfer_reg_0
    );
transfer_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33233333"
    )
        port map (
      I0 => trigger,
      I1 => dma_transfer_suspend,
      I2 => en_start_trigger,
      I3 => transfer_reg_1,
      I4 => trigger_active,
      O => \d_data_cntrl_int_reg[70]_0\
    );
\transfer_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33233333"
    )
        port map (
      I0 => trigger,
      I1 => dma_transfer_suspend,
      I2 => en_start_trigger,
      I3 => transfer_reg_2,
      I4 => trigger_active,
      O => \d_data_cntrl_int_reg[70]_1\
    );
transfer_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEEEEE"
    )
        port map (
      I0 => transfer_i_4_n_0,
      I1 => transfer_i_5_n_0,
      I2 => transfer_reg_3(1),
      I3 => transfer_reg_4(1),
      I4 => \d_data_cntrl_int_reg_n_0_[90]\,
      I5 => transfer_i_6_n_0,
      O => trigger
    );
transfer_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => en_trigger_la,
      I1 => en_trigger_adc,
      I2 => \d_data_cntrl_int_reg_n_0_[91]\,
      I3 => \d_data_cntrl_int_reg_n_0_[90]\,
      O => trigger_active
    );
transfer_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => transfer_i_2_0(0),
      I1 => transfer_reg_4(0),
      I2 => \d_data_cntrl_int_reg_n_0_[90]\,
      I3 => transfer_i_2_1(0),
      I4 => transfer_i_2_2(0),
      O => transfer_i_4_n_0
    );
transfer_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => transfer_i_2_2(1),
      I1 => transfer_i_2_0(1),
      I2 => \d_data_cntrl_int_reg_n_0_[90]\,
      I3 => transfer_reg_3(0),
      I4 => transfer_i_2_1(1),
      O => transfer_i_5_n_0
    );
transfer_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => en_trigger_adc,
      I1 => trigger_adc_m2,
      I2 => en_trigger_la,
      I3 => trigger_la_m2,
      O => transfer_i_6_n_0
    );
up_axi_awready_int_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^sr\(0)
    );
\up_xfer_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_count_reg(0),
      O => p_0_in(0)
    );
\up_xfer_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => up_xfer_count_reg(0),
      I1 => up_xfer_count_reg(1),
      O => p_0_in(1)
    );
\up_xfer_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => up_xfer_count_reg(0),
      I1 => up_xfer_count_reg(1),
      I2 => up_xfer_count_reg(2),
      O => p_0_in(2)
    );
\up_xfer_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => up_xfer_count_reg(1),
      I1 => up_xfer_count_reg(0),
      I2 => up_xfer_count_reg(2),
      I3 => up_xfer_count_reg(3),
      O => p_0_in(3)
    );
\up_xfer_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => up_xfer_count_reg(2),
      I1 => up_xfer_count_reg(0),
      I2 => up_xfer_count_reg(1),
      I3 => up_xfer_count_reg(3),
      I4 => up_xfer_count_reg(4),
      O => p_0_in(4)
    );
\up_xfer_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => up_xfer_count_reg(3),
      I1 => up_xfer_count_reg(1),
      I2 => up_xfer_count_reg(0),
      I3 => up_xfer_count_reg(2),
      I4 => up_xfer_count_reg(4),
      I5 => up_xfer_count_reg(5),
      O => p_0_in(5)
    );
\up_xfer_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(0),
      Q => up_xfer_count_reg(0),
      R => \^sr\(0)
    );
\up_xfer_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(1),
      Q => up_xfer_count_reg(1),
      R => \^sr\(0)
    );
\up_xfer_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(2),
      Q => up_xfer_count_reg(2),
      R => \^sr\(0)
    );
\up_xfer_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(3),
      Q => up_xfer_count_reg(3),
      R => \^sr\(0)
    );
\up_xfer_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(4),
      Q => up_xfer_count_reg(4),
      R => \^sr\(0)
    );
\up_xfer_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(5),
      Q => up_xfer_count_reg(5),
      R => \^sr\(0)
    );
\up_xfer_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(0),
      Q => up_xfer_data(0),
      R => \^sr\(0)
    );
\up_xfer_data_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(96),
      Q => up_xfer_data(100),
      R => \^sr\(0)
    );
\up_xfer_data_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(97),
      Q => up_xfer_data(101),
      R => \^sr\(0)
    );
\up_xfer_data_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(98),
      Q => up_xfer_data(102),
      R => \^sr\(0)
    );
\up_xfer_data_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(99),
      Q => up_xfer_data(103),
      R => \^sr\(0)
    );
\up_xfer_data_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(100),
      Q => up_xfer_data(104),
      R => \^sr\(0)
    );
\up_xfer_data_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(101),
      Q => up_xfer_data(105),
      R => \^sr\(0)
    );
\up_xfer_data_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(102),
      Q => up_xfer_data(106),
      R => \^sr\(0)
    );
\up_xfer_data_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(103),
      Q => up_xfer_data(107),
      R => \^sr\(0)
    );
\up_xfer_data_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(104),
      Q => up_xfer_data(108),
      R => \^sr\(0)
    );
\up_xfer_data_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(105),
      Q => up_xfer_data(109),
      R => \^sr\(0)
    );
\up_xfer_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(10),
      Q => up_xfer_data(10),
      R => \^sr\(0)
    );
\up_xfer_data_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(106),
      Q => up_xfer_data(110),
      R => \^sr\(0)
    );
\up_xfer_data_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(107),
      Q => up_xfer_data(111),
      R => \^sr\(0)
    );
\up_xfer_data_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(108),
      Q => up_xfer_data(112),
      R => \^sr\(0)
    );
\up_xfer_data_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(109),
      Q => up_xfer_data(113),
      R => \^sr\(0)
    );
\up_xfer_data_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(110),
      Q => up_xfer_data(114),
      R => \^sr\(0)
    );
\up_xfer_data_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(111),
      Q => up_xfer_data(115),
      R => \^sr\(0)
    );
\up_xfer_data_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(112),
      Q => up_xfer_data(116),
      R => \^sr\(0)
    );
\up_xfer_data_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(113),
      Q => up_xfer_data(117),
      R => \^sr\(0)
    );
\up_xfer_data_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(114),
      Q => up_xfer_data(118),
      R => \^sr\(0)
    );
\up_xfer_data_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(115),
      Q => up_xfer_data(119),
      R => \^sr\(0)
    );
\up_xfer_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(11),
      Q => up_xfer_data(11),
      R => \^sr\(0)
    );
\up_xfer_data_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(116),
      Q => up_xfer_data(120),
      R => \^sr\(0)
    );
\up_xfer_data_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(117),
      Q => up_xfer_data(121),
      R => \^sr\(0)
    );
\up_xfer_data_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(118),
      Q => up_xfer_data(122),
      R => \^sr\(0)
    );
\up_xfer_data_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(119),
      Q => up_xfer_data(123),
      R => \^sr\(0)
    );
\up_xfer_data_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(120),
      Q => up_xfer_data(124),
      R => \^sr\(0)
    );
\up_xfer_data_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(121),
      Q => up_xfer_data(125),
      R => \^sr\(0)
    );
\up_xfer_data_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(122),
      Q => up_xfer_data(126),
      R => \^sr\(0)
    );
\up_xfer_data_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(123),
      Q => up_xfer_data(127),
      R => \^sr\(0)
    );
\up_xfer_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(12),
      Q => up_xfer_data(12),
      R => \^sr\(0)
    );
\up_xfer_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(13),
      Q => up_xfer_data(13),
      R => \^sr\(0)
    );
\up_xfer_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(14),
      Q => up_xfer_data(14),
      R => \^sr\(0)
    );
\up_xfer_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(15),
      Q => up_xfer_data(15),
      R => \^sr\(0)
    );
\up_xfer_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(16),
      Q => up_xfer_data(16),
      R => \^sr\(0)
    );
\up_xfer_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(17),
      Q => up_xfer_data(17),
      R => \^sr\(0)
    );
\up_xfer_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(18),
      Q => up_xfer_data(18),
      R => \^sr\(0)
    );
\up_xfer_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(19),
      Q => up_xfer_data(19),
      R => \^sr\(0)
    );
\up_xfer_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(1),
      Q => up_xfer_data(1),
      R => \^sr\(0)
    );
\up_xfer_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(20),
      Q => up_xfer_data(20),
      R => \^sr\(0)
    );
\up_xfer_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(21),
      Q => up_xfer_data(21),
      R => \^sr\(0)
    );
\up_xfer_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(22),
      Q => up_xfer_data(22),
      R => \^sr\(0)
    );
\up_xfer_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(23),
      Q => up_xfer_data(23),
      R => \^sr\(0)
    );
\up_xfer_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(24),
      Q => up_xfer_data(24),
      R => \^sr\(0)
    );
\up_xfer_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(25),
      Q => up_xfer_data(25),
      R => \^sr\(0)
    );
\up_xfer_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(26),
      Q => up_xfer_data(26),
      R => \^sr\(0)
    );
\up_xfer_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(27),
      Q => up_xfer_data(27),
      R => \^sr\(0)
    );
\up_xfer_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(28),
      Q => up_xfer_data(28),
      R => \^sr\(0)
    );
\up_xfer_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(29),
      Q => up_xfer_data(29),
      R => \^sr\(0)
    );
\up_xfer_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(2),
      Q => up_xfer_data(2),
      R => \^sr\(0)
    );
\up_xfer_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(30),
      Q => up_xfer_data(30),
      R => \^sr\(0)
    );
\up_xfer_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(31),
      Q => up_xfer_data(31),
      R => \^sr\(0)
    );
\up_xfer_data_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(32),
      Q => up_xfer_data(32),
      R => \^sr\(0)
    );
\up_xfer_data_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(33),
      Q => up_xfer_data(33),
      R => \^sr\(0)
    );
\up_xfer_data_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(34),
      Q => up_xfer_data(34),
      R => \^sr\(0)
    );
\up_xfer_data_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(35),
      Q => up_xfer_data(35),
      R => \^sr\(0)
    );
\up_xfer_data_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(36),
      Q => up_xfer_data(36),
      R => \^sr\(0)
    );
\up_xfer_data_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(37),
      Q => up_xfer_data(37),
      R => \^sr\(0)
    );
\up_xfer_data_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(38),
      Q => up_xfer_data(38),
      R => \^sr\(0)
    );
\up_xfer_data_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(39),
      Q => up_xfer_data(39),
      R => \^sr\(0)
    );
\up_xfer_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(3),
      Q => up_xfer_data(3),
      R => \^sr\(0)
    );
\up_xfer_data_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(40),
      Q => up_xfer_data(40),
      R => \^sr\(0)
    );
\up_xfer_data_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(41),
      Q => up_xfer_data(41),
      R => \^sr\(0)
    );
\up_xfer_data_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(42),
      Q => up_xfer_data(42),
      R => \^sr\(0)
    );
\up_xfer_data_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(43),
      Q => up_xfer_data(43),
      R => \^sr\(0)
    );
\up_xfer_data_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(44),
      Q => up_xfer_data(44),
      R => \^sr\(0)
    );
\up_xfer_data_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(45),
      Q => up_xfer_data(45),
      R => \^sr\(0)
    );
\up_xfer_data_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(46),
      Q => up_xfer_data(46),
      R => \^sr\(0)
    );
\up_xfer_data_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(47),
      Q => up_xfer_data(47),
      R => \^sr\(0)
    );
\up_xfer_data_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(48),
      Q => up_xfer_data(48),
      R => \^sr\(0)
    );
\up_xfer_data_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(49),
      Q => up_xfer_data(49),
      R => \^sr\(0)
    );
\up_xfer_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(4),
      Q => up_xfer_data(4),
      R => \^sr\(0)
    );
\up_xfer_data_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(50),
      Q => up_xfer_data(50),
      R => \^sr\(0)
    );
\up_xfer_data_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(51),
      Q => up_xfer_data(51),
      R => \^sr\(0)
    );
\up_xfer_data_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(52),
      Q => up_xfer_data(52),
      R => \^sr\(0)
    );
\up_xfer_data_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(53),
      Q => up_xfer_data(53),
      R => \^sr\(0)
    );
\up_xfer_data_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(54),
      Q => up_xfer_data(54),
      R => \^sr\(0)
    );
\up_xfer_data_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(55),
      Q => up_xfer_data(55),
      R => \^sr\(0)
    );
\up_xfer_data_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(56),
      Q => up_xfer_data(56),
      R => \^sr\(0)
    );
\up_xfer_data_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(57),
      Q => up_xfer_data(57),
      R => \^sr\(0)
    );
\up_xfer_data_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(58),
      Q => up_xfer_data(58),
      R => \^sr\(0)
    );
\up_xfer_data_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(59),
      Q => up_xfer_data(59),
      R => \^sr\(0)
    );
\up_xfer_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(5),
      Q => up_xfer_data(5),
      R => \^sr\(0)
    );
\up_xfer_data_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(60),
      Q => up_xfer_data(60),
      R => \^sr\(0)
    );
\up_xfer_data_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(61),
      Q => up_xfer_data(61),
      R => \^sr\(0)
    );
\up_xfer_data_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(62),
      Q => up_xfer_data(62),
      R => \^sr\(0)
    );
\up_xfer_data_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(63),
      Q => up_xfer_data(63),
      R => \^sr\(0)
    );
\up_xfer_data_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(64),
      Q => up_xfer_data(64),
      R => \^sr\(0)
    );
\up_xfer_data_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(65),
      Q => up_xfer_data(65),
      R => \^sr\(0)
    );
\up_xfer_data_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(66),
      Q => up_xfer_data(66),
      R => \^sr\(0)
    );
\up_xfer_data_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(67),
      Q => up_xfer_data(67),
      R => \^sr\(0)
    );
\up_xfer_data_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(68),
      Q => up_xfer_data(68),
      R => \^sr\(0)
    );
\up_xfer_data_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(69),
      Q => up_xfer_data(69),
      R => \^sr\(0)
    );
\up_xfer_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(6),
      Q => up_xfer_data(6),
      R => \^sr\(0)
    );
\up_xfer_data_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(70),
      Q => up_xfer_data(70),
      R => \^sr\(0)
    );
\up_xfer_data_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(71),
      Q => up_xfer_data(71),
      R => \^sr\(0)
    );
\up_xfer_data_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(72),
      Q => up_xfer_data(72),
      R => \^sr\(0)
    );
\up_xfer_data_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(73),
      Q => up_xfer_data(73),
      R => \^sr\(0)
    );
\up_xfer_data_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(74),
      Q => up_xfer_data(74),
      R => \^sr\(0)
    );
\up_xfer_data_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(75),
      Q => up_xfer_data(75),
      R => \^sr\(0)
    );
\up_xfer_data_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(76),
      Q => up_xfer_data(76),
      R => \^sr\(0)
    );
\up_xfer_data_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(77),
      Q => up_xfer_data(77),
      R => \^sr\(0)
    );
\up_xfer_data_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(78),
      Q => up_xfer_data(78),
      R => \^sr\(0)
    );
\up_xfer_data_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(79),
      Q => up_xfer_data(79),
      R => \^sr\(0)
    );
\up_xfer_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(7),
      Q => up_xfer_data(7),
      R => \^sr\(0)
    );
\up_xfer_data_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(80),
      Q => up_xfer_data(80),
      R => \^sr\(0)
    );
\up_xfer_data_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(81),
      Q => up_xfer_data(81),
      R => \^sr\(0)
    );
\up_xfer_data_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(82),
      Q => up_xfer_data(82),
      R => \^sr\(0)
    );
\up_xfer_data_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(83),
      Q => up_xfer_data(83),
      R => \^sr\(0)
    );
\up_xfer_data_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(84),
      Q => up_xfer_data(88),
      R => \^sr\(0)
    );
\up_xfer_data_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(85),
      Q => up_xfer_data(89),
      R => \^sr\(0)
    );
\up_xfer_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(8),
      Q => up_xfer_data(8),
      R => \^sr\(0)
    );
\up_xfer_data_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(86),
      Q => up_xfer_data(90),
      R => \^sr\(0)
    );
\up_xfer_data_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(87),
      Q => up_xfer_data(91),
      R => \^sr\(0)
    );
\up_xfer_data_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(88),
      Q => up_xfer_data(92),
      R => \^sr\(0)
    );
\up_xfer_data_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(89),
      Q => up_xfer_data(93),
      R => \^sr\(0)
    );
\up_xfer_data_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(90),
      Q => up_xfer_data(94),
      R => \^sr\(0)
    );
\up_xfer_data_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(91),
      Q => up_xfer_data(95),
      R => \^sr\(0)
    );
\up_xfer_data_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(92),
      Q => up_xfer_data(96),
      R => \^sr\(0)
    );
\up_xfer_data_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(93),
      Q => up_xfer_data(97),
      R => \^sr\(0)
    );
\up_xfer_data_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(94),
      Q => up_xfer_data(98),
      R => \^sr\(0)
    );
\up_xfer_data_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(95),
      Q => up_xfer_data(99),
      R => \^sr\(0)
    );
\up_xfer_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => \up_xfer_data_reg[127]_0\(9),
      Q => up_xfer_data(9),
      R => \^sr\(0)
    );
up_xfer_state_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_state_m1,
      R => \^sr\(0)
    );
up_xfer_state_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m1,
      Q => up_xfer_state_m2,
      R => \^sr\(0)
    );
up_xfer_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m2,
      Q => up_xfer_state,
      R => \^sr\(0)
    );
up_xfer_toggle_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => up_xfer_toggle_i_3_n_0,
      I1 => up_xfer_toggle,
      I2 => up_xfer_state,
      O => up_xfer_toggle_i_1_n_0
    );
up_xfer_toggle_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_toggle,
      O => p_2_in
    );
up_xfer_toggle_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => up_xfer_count_reg(2),
      I1 => up_xfer_count_reg(3),
      I2 => up_xfer_count_reg(0),
      I3 => up_xfer_count_reg(1),
      I4 => up_xfer_count_reg(5),
      I5 => up_xfer_count_reg(4),
      O => up_xfer_toggle_i_3_n_0
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => p_2_in,
      Q => up_xfer_toggle,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_dac_interpolate_0_xil_internal_svlib_MULT_MACRO is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac_data_b : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_dac_interpolate_0_xil_internal_svlib_MULT_MACRO : entity is "xil_internal_svlib_MULT_MACRO";
end system_axi_dac_interpolate_0_xil_internal_svlib_MULT_MACRO;

architecture STRUCTURE of system_axi_dac_interpolate_0_xil_internal_svlib_MULT_MACRO is
  signal \dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_62\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_63\ : STD_LOGIC;
  signal \g_loop[0].p1_data_p_i_s\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \NLW_dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24) => dac_data_b(15),
      A(23 downto 8) => dac_data_b(15 downto 0),
      A(7 downto 0) => B"00000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16 downto 1) => Q(15 downto 0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => dac_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \dsp_v5_1.DSP48_V5_1_n_61\,
      P(40) => \dsp_v5_1.DSP48_V5_1_n_62\,
      P(39) => \dsp_v5_1.DSP48_V5_1_n_63\,
      P(38 downto 23) => D(15 downto 0),
      P(22 downto 9) => \g_loop[0].p1_data_p_i_s\(13 downto 0),
      P(8 downto 0) => \NLW_dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(8 downto 0),
      PATTERNBDETECT => \NLW_dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_dac_interpolate_0_xil_internal_svlib_MULT_MACRO_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac_data_a : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_dac_interpolate_0_xil_internal_svlib_MULT_MACRO_5 : entity is "xil_internal_svlib_MULT_MACRO";
end system_axi_dac_interpolate_0_xil_internal_svlib_MULT_MACRO_5;

architecture STRUCTURE of system_axi_dac_interpolate_0_xil_internal_svlib_MULT_MACRO_5 is
  signal \dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_62\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_63\ : STD_LOGIC;
  signal \g_loop[0].p1_data_p_i_s\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \NLW_dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24) => dac_data_a(15),
      A(23 downto 8) => dac_data_a(15 downto 0),
      A(7 downto 0) => B"00000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16 downto 1) => Q(15 downto 0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => dac_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \dsp_v5_1.DSP48_V5_1_n_61\,
      P(40) => \dsp_v5_1.DSP48_V5_1_n_62\,
      P(39) => \dsp_v5_1.DSP48_V5_1_n_63\,
      P(38 downto 23) => D(15 downto 0),
      P(22 downto 9) => \g_loop[0].p1_data_p_i_s\(13 downto 0),
      P(8 downto 0) => \NLW_dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(8 downto 0),
      PATTERNBDETECT => \NLW_dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_dac_interpolate_0_ad_mul is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \p1_ddata_reg[16]_0\ : out STD_LOGIC;
    dac_data_b_15_sp_1 : out STD_LOGIC;
    dac_data_b_14_sp_1 : out STD_LOGIC;
    dac_data_b_13_sp_1 : out STD_LOGIC;
    dac_data_b_12_sp_1 : out STD_LOGIC;
    dac_data_b_11_sp_1 : out STD_LOGIC;
    dac_data_b_10_sp_1 : out STD_LOGIC;
    dac_data_b_9_sp_1 : out STD_LOGIC;
    dac_data_b_8_sp_1 : out STD_LOGIC;
    dac_data_b_7_sp_1 : out STD_LOGIC;
    dac_data_b_6_sp_1 : out STD_LOGIC;
    dac_data_b_5_sp_1 : out STD_LOGIC;
    dac_data_b_4_sp_1 : out STD_LOGIC;
    dac_data_b_3_sp_1 : out STD_LOGIC;
    dac_data_b_2_sp_1 : out STD_LOGIC;
    dac_data_b_1_sp_1 : out STD_LOGIC;
    dac_data_b_0_sp_1 : out STD_LOGIC;
    dac_data_b : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac_clk : in STD_LOGIC;
    dac_valid_b : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_dac_interpolate_0_ad_mul : entity is "ad_mul";
end system_axi_dac_interpolate_0_ad_mul;

architecture STRUCTURE of system_axi_dac_interpolate_0_ad_mul is
  signal dac_data_b_0_sn_1 : STD_LOGIC;
  signal dac_data_b_10_sn_1 : STD_LOGIC;
  signal dac_data_b_11_sn_1 : STD_LOGIC;
  signal dac_data_b_12_sn_1 : STD_LOGIC;
  signal dac_data_b_13_sn_1 : STD_LOGIC;
  signal dac_data_b_14_sn_1 : STD_LOGIC;
  signal dac_data_b_15_sn_1 : STD_LOGIC;
  signal dac_data_b_1_sn_1 : STD_LOGIC;
  signal dac_data_b_2_sn_1 : STD_LOGIC;
  signal dac_data_b_3_sn_1 : STD_LOGIC;
  signal dac_data_b_4_sn_1 : STD_LOGIC;
  signal dac_data_b_5_sn_1 : STD_LOGIC;
  signal dac_data_b_6_sn_1 : STD_LOGIC;
  signal dac_data_b_7_sn_1 : STD_LOGIC;
  signal dac_data_b_8_sn_1 : STD_LOGIC;
  signal dac_data_b_9_sn_1 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ddata_out_reg[0]_srl3\ : label is "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name : string;
  attribute srl_name of \ddata_out_reg[0]_srl3\ : label is "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[0]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[10]_srl3\ : label is "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[10]_srl3\ : label is "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[10]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[11]_srl3\ : label is "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[11]_srl3\ : label is "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[11]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[12]_srl3\ : label is "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[12]_srl3\ : label is "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[12]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[13]_srl3\ : label is "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[13]_srl3\ : label is "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[13]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[14]_srl3\ : label is "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[14]_srl3\ : label is "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[14]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[15]_srl3\ : label is "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[15]_srl3\ : label is "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[15]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[1]_srl3\ : label is "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[1]_srl3\ : label is "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[1]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[2]_srl3\ : label is "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[2]_srl3\ : label is "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[2]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[3]_srl3\ : label is "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[3]_srl3\ : label is "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[3]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[4]_srl3\ : label is "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[4]_srl3\ : label is "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[4]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[5]_srl3\ : label is "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[5]_srl3\ : label is "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[5]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[6]_srl3\ : label is "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[6]_srl3\ : label is "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[6]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[7]_srl3\ : label is "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[7]_srl3\ : label is "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[7]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[8]_srl3\ : label is "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[8]_srl3\ : label is "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[8]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[9]_srl3\ : label is "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[9]_srl3\ : label is "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[9]_srl3 ";
begin
  dac_data_b_0_sp_1 <= dac_data_b_0_sn_1;
  dac_data_b_10_sp_1 <= dac_data_b_10_sn_1;
  dac_data_b_11_sp_1 <= dac_data_b_11_sn_1;
  dac_data_b_12_sp_1 <= dac_data_b_12_sn_1;
  dac_data_b_13_sp_1 <= dac_data_b_13_sn_1;
  dac_data_b_14_sp_1 <= dac_data_b_14_sn_1;
  dac_data_b_15_sp_1 <= dac_data_b_15_sn_1;
  dac_data_b_1_sp_1 <= dac_data_b_1_sn_1;
  dac_data_b_2_sp_1 <= dac_data_b_2_sn_1;
  dac_data_b_3_sp_1 <= dac_data_b_3_sn_1;
  dac_data_b_4_sp_1 <= dac_data_b_4_sn_1;
  dac_data_b_5_sp_1 <= dac_data_b_5_sn_1;
  dac_data_b_6_sp_1 <= dac_data_b_6_sn_1;
  dac_data_b_7_sp_1 <= dac_data_b_7_sn_1;
  dac_data_b_8_sp_1 <= dac_data_b_8_sn_1;
  dac_data_b_9_sp_1 <= dac_data_b_9_sn_1;
\ddata_out_reg[0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => dac_data_b(0),
      Q => dac_data_b_0_sn_1
    );
\ddata_out_reg[10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => dac_data_b(10),
      Q => dac_data_b_10_sn_1
    );
\ddata_out_reg[11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => dac_data_b(11),
      Q => dac_data_b_11_sn_1
    );
\ddata_out_reg[12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => dac_data_b(12),
      Q => dac_data_b_12_sn_1
    );
\ddata_out_reg[13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => dac_data_b(13),
      Q => dac_data_b_13_sn_1
    );
\ddata_out_reg[14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => dac_data_b(14),
      Q => dac_data_b_14_sn_1
    );
\ddata_out_reg[15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => dac_data_b(15),
      Q => dac_data_b_15_sn_1
    );
\ddata_out_reg[1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => dac_data_b(1),
      Q => dac_data_b_1_sn_1
    );
\ddata_out_reg[2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => dac_data_b(2),
      Q => dac_data_b_2_sn_1
    );
\ddata_out_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => dac_data_b(3),
      Q => dac_data_b_3_sn_1
    );
\ddata_out_reg[4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => dac_data_b(4),
      Q => dac_data_b_4_sn_1
    );
\ddata_out_reg[5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => dac_data_b(5),
      Q => dac_data_b_5_sn_1
    );
\ddata_out_reg[6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => dac_data_b(6),
      Q => dac_data_b_6_sn_1
    );
\ddata_out_reg[7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => dac_data_b(7),
      Q => dac_data_b_7_sn_1
    );
\ddata_out_reg[8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => dac_data_b(8),
      Q => dac_data_b_8_sn_1
    );
\ddata_out_reg[9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => dac_data_b(9),
      Q => dac_data_b_9_sn_1
    );
i_mult_macro: entity work.system_axi_dac_interpolate_0_xil_internal_svlib_MULT_MACRO
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      dac_clk => dac_clk,
      dac_data_b(15 downto 0) => dac_data_b(15 downto 0)
    );
\p1_ddata_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => dac_valid_b,
      Q => \p1_ddata_reg[16]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_dac_interpolate_0_ad_mul_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \p1_ddata_reg[16]_0\ : out STD_LOGIC;
    dac_data_a_15_sp_1 : out STD_LOGIC;
    dac_data_a_14_sp_1 : out STD_LOGIC;
    dac_data_a_13_sp_1 : out STD_LOGIC;
    dac_data_a_12_sp_1 : out STD_LOGIC;
    dac_data_a_11_sp_1 : out STD_LOGIC;
    dac_data_a_10_sp_1 : out STD_LOGIC;
    dac_data_a_9_sp_1 : out STD_LOGIC;
    dac_data_a_8_sp_1 : out STD_LOGIC;
    dac_data_a_7_sp_1 : out STD_LOGIC;
    dac_data_a_6_sp_1 : out STD_LOGIC;
    dac_data_a_5_sp_1 : out STD_LOGIC;
    dac_data_a_4_sp_1 : out STD_LOGIC;
    dac_data_a_3_sp_1 : out STD_LOGIC;
    dac_data_a_2_sp_1 : out STD_LOGIC;
    dac_data_a_1_sp_1 : out STD_LOGIC;
    dac_data_a_0_sp_1 : out STD_LOGIC;
    dac_data_a : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac_clk : in STD_LOGIC;
    dac_valid_a : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_dac_interpolate_0_ad_mul_4 : entity is "ad_mul";
end system_axi_dac_interpolate_0_ad_mul_4;

architecture STRUCTURE of system_axi_dac_interpolate_0_ad_mul_4 is
  signal dac_data_a_0_sn_1 : STD_LOGIC;
  signal dac_data_a_10_sn_1 : STD_LOGIC;
  signal dac_data_a_11_sn_1 : STD_LOGIC;
  signal dac_data_a_12_sn_1 : STD_LOGIC;
  signal dac_data_a_13_sn_1 : STD_LOGIC;
  signal dac_data_a_14_sn_1 : STD_LOGIC;
  signal dac_data_a_15_sn_1 : STD_LOGIC;
  signal dac_data_a_1_sn_1 : STD_LOGIC;
  signal dac_data_a_2_sn_1 : STD_LOGIC;
  signal dac_data_a_3_sn_1 : STD_LOGIC;
  signal dac_data_a_4_sn_1 : STD_LOGIC;
  signal dac_data_a_5_sn_1 : STD_LOGIC;
  signal dac_data_a_6_sn_1 : STD_LOGIC;
  signal dac_data_a_7_sn_1 : STD_LOGIC;
  signal dac_data_a_8_sn_1 : STD_LOGIC;
  signal dac_data_a_9_sn_1 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ddata_out_reg[0]_srl3\ : label is "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name : string;
  attribute srl_name of \ddata_out_reg[0]_srl3\ : label is "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[0]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[10]_srl3\ : label is "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[10]_srl3\ : label is "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[10]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[11]_srl3\ : label is "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[11]_srl3\ : label is "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[11]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[12]_srl3\ : label is "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[12]_srl3\ : label is "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[12]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[13]_srl3\ : label is "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[13]_srl3\ : label is "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[13]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[14]_srl3\ : label is "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[14]_srl3\ : label is "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[14]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[15]_srl3\ : label is "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[15]_srl3\ : label is "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[15]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[1]_srl3\ : label is "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[1]_srl3\ : label is "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[1]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[2]_srl3\ : label is "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[2]_srl3\ : label is "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[2]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[3]_srl3\ : label is "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[3]_srl3\ : label is "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[3]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[4]_srl3\ : label is "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[4]_srl3\ : label is "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[4]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[5]_srl3\ : label is "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[5]_srl3\ : label is "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[5]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[6]_srl3\ : label is "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[6]_srl3\ : label is "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[6]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[7]_srl3\ : label is "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[7]_srl3\ : label is "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[7]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[8]_srl3\ : label is "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[8]_srl3\ : label is "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[8]_srl3 ";
  attribute srl_bus_name of \ddata_out_reg[9]_srl3\ : label is "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg ";
  attribute srl_name of \ddata_out_reg[9]_srl3\ : label is "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[9]_srl3 ";
begin
  dac_data_a_0_sp_1 <= dac_data_a_0_sn_1;
  dac_data_a_10_sp_1 <= dac_data_a_10_sn_1;
  dac_data_a_11_sp_1 <= dac_data_a_11_sn_1;
  dac_data_a_12_sp_1 <= dac_data_a_12_sn_1;
  dac_data_a_13_sp_1 <= dac_data_a_13_sn_1;
  dac_data_a_14_sp_1 <= dac_data_a_14_sn_1;
  dac_data_a_15_sp_1 <= dac_data_a_15_sn_1;
  dac_data_a_1_sp_1 <= dac_data_a_1_sn_1;
  dac_data_a_2_sp_1 <= dac_data_a_2_sn_1;
  dac_data_a_3_sp_1 <= dac_data_a_3_sn_1;
  dac_data_a_4_sp_1 <= dac_data_a_4_sn_1;
  dac_data_a_5_sp_1 <= dac_data_a_5_sn_1;
  dac_data_a_6_sp_1 <= dac_data_a_6_sn_1;
  dac_data_a_7_sp_1 <= dac_data_a_7_sn_1;
  dac_data_a_8_sp_1 <= dac_data_a_8_sn_1;
  dac_data_a_9_sp_1 <= dac_data_a_9_sn_1;
\ddata_out_reg[0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => dac_data_a(0),
      Q => dac_data_a_0_sn_1
    );
\ddata_out_reg[10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => dac_data_a(10),
      Q => dac_data_a_10_sn_1
    );
\ddata_out_reg[11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => dac_data_a(11),
      Q => dac_data_a_11_sn_1
    );
\ddata_out_reg[12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => dac_data_a(12),
      Q => dac_data_a_12_sn_1
    );
\ddata_out_reg[13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => dac_data_a(13),
      Q => dac_data_a_13_sn_1
    );
\ddata_out_reg[14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => dac_data_a(14),
      Q => dac_data_a_14_sn_1
    );
\ddata_out_reg[15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => dac_data_a(15),
      Q => dac_data_a_15_sn_1
    );
\ddata_out_reg[1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => dac_data_a(1),
      Q => dac_data_a_1_sn_1
    );
\ddata_out_reg[2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => dac_data_a(2),
      Q => dac_data_a_2_sn_1
    );
\ddata_out_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => dac_data_a(3),
      Q => dac_data_a_3_sn_1
    );
\ddata_out_reg[4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => dac_data_a(4),
      Q => dac_data_a_4_sn_1
    );
\ddata_out_reg[5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => dac_data_a(5),
      Q => dac_data_a_5_sn_1
    );
\ddata_out_reg[6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => dac_data_a(6),
      Q => dac_data_a_6_sn_1
    );
\ddata_out_reg[7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => dac_data_a(7),
      Q => dac_data_a_7_sn_1
    );
\ddata_out_reg[8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => dac_data_a(8),
      Q => dac_data_a_8_sn_1
    );
\ddata_out_reg[9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => dac_data_a(9),
      Q => dac_data_a_9_sn_1
    );
i_mult_macro: entity work.system_axi_dac_interpolate_0_xil_internal_svlib_MULT_MACRO_5
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      dac_clk => dac_clk,
      dac_data_a(15 downto 0) => dac_data_a(15 downto 0)
    );
\p1_ddata_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => dac_valid_a,
      Q => \p1_ddata_reg[16]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_dac_interpolate_0_axi_dac_interpolate_reg is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_config_reg[1]_0\ : out STD_LOGIC_VECTOR ( 109 downto 0 );
    up_wack : out STD_LOGIC;
    up_rack : out STD_LOGIC;
    \cur_count_reg[0]\ : out STD_LOGIC;
    \g_loop[0].valid_int_reg\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[71]\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[2]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 105 downto 0 );
    p_1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \d_data_cntrl_int_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[2]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \d_data_cntrl_int_reg[2]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    transfer_reg : out STD_LOGIC;
    transfer_reg_0 : out STD_LOGIC;
    \d_data_cntrl_int_reg[70]\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[70]_0\ : out STD_LOGIC;
    \cur_count_reg[0]_0\ : out STD_LOGIC;
    \g_loop[0].valid_int_reg_0\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[71]_0\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[5]\ : out STD_LOGIC;
    p_1_out_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[5]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[4]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \d_data_cntrl_int_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[5]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \d_data_cntrl_int_reg[5]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \d_data_cntrl_int_reg[0]\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[3]\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[2]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[5]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[2]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[5]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_scratch_reg[0]_0\ : out STD_LOGIC;
    \up_scratch_reg[31]_0\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \up_scratch_reg[1]_0\ : out STD_LOGIC;
    \up_scratch_reg[17]_0\ : out STD_LOGIC;
    \up_interpolation_ratio_a_reg[19]_0\ : out STD_LOGIC;
    \up_interpolation_ratio_a_reg[16]_0\ : out STD_LOGIC;
    \up_interpolation_ratio_a_reg[18]_0\ : out STD_LOGIC;
    \up_interpolation_ratio_b_reg[8]_0\ : out STD_LOGIC;
    \up_interpolation_ratio_a_reg[1]_0\ : out STD_LOGIC;
    \up_interpolation_ratio_a_reg[0]_0\ : out STD_LOGIC;
    \up_rdata_reg[31]_0\ : out STD_LOGIC;
    \up_rdata_reg[29]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \up_rdata_reg[30]_0\ : out STD_LOGIC;
    \up_rdata_reg[28]_0\ : out STD_LOGIC;
    \up_rdata_reg[27]_0\ : out STD_LOGIC;
    \up_rdata_reg[26]_0\ : out STD_LOGIC;
    \up_rdata_reg[25]_0\ : out STD_LOGIC;
    \up_rdata_reg[23]_0\ : out STD_LOGIC;
    \up_rdata_reg[21]_0\ : out STD_LOGIC;
    \up_rdata_reg[19]_0\ : out STD_LOGIC;
    \up_rdata_reg[18]_0\ : out STD_LOGIC;
    \up_rdata_reg[16]_0\ : out STD_LOGIC;
    \up_rdata_reg[15]_0\ : out STD_LOGIC;
    \up_rdata_reg[14]_0\ : out STD_LOGIC;
    \up_rdata_reg[12]_0\ : out STD_LOGIC;
    \up_rdata_reg[11]_0\ : out STD_LOGIC;
    \up_rdata_reg[10]_0\ : out STD_LOGIC;
    \up_rdata_reg[9]_0\ : out STD_LOGIC;
    \up_rdata_reg[7]_0\ : out STD_LOGIC;
    \up_rdata_reg[5]_0\ : out STD_LOGIC;
    \up_rdata_reg[3]_0\ : out STD_LOGIC;
    \up_rdata_reg[2]_0\ : out STD_LOGIC;
    \up_rdata_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \d_data_cntrl_int_reg[75]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    reset02_out : out STD_LOGIC;
    reset02_out_1 : out STD_LOGIC;
    \trigger_i_m3_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \trigger_i_m3_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \trigger_i_m3_reg[1]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    dac_clk : in STD_LOGIC;
    \up_filter_mask_a_reg[2]_0\ : in STD_LOGIC;
    \up_filter_mask_a_reg[1]_0\ : in STD_LOGIC;
    \up_filter_mask_a_reg[0]_0\ : in STD_LOGIC;
    \up_filter_mask_b_reg[2]_0\ : in STD_LOGIC;
    \up_filter_mask_b_reg[1]_0\ : in STD_LOGIC;
    \up_filter_mask_b_reg[0]_0\ : in STD_LOGIC;
    \up_flags_reg[1]_0\ : in STD_LOGIC;
    \up_flags_reg[0]_0\ : in STD_LOGIC;
    \up_lsample_hold_config_reg[1]_0\ : in STD_LOGIC;
    \up_lsample_hold_config_reg[0]_0\ : in STD_LOGIC;
    \up_config_reg[1]_1\ : in STD_LOGIC;
    \up_config_reg[0]_0\ : in STD_LOGIC;
    up_wreq : in STD_LOGIC;
    up_rreq : in STD_LOGIC;
    dac_cic_valid : in STD_LOGIC;
    cur_count : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_valid_b : in STD_LOGIC;
    dma_valid_a : in STD_LOGIC;
    stop_transfer : in STD_LOGIC;
    dac_rst : in STD_LOGIC;
    dac_valid_corrected : in STD_LOGIC;
    cur_count_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    transfer_reg_1 : in STD_LOGIC;
    stop_transfer_3 : in STD_LOGIC;
    transfer_reg_2 : in STD_LOGIC;
    transfer_reg_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    transfer_reg_4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    trigger_adc_m2 : in STD_LOGIC;
    trigger_la_m2 : in STD_LOGIC;
    transfer_i_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    transfer_i_2_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    transfer_i_2_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac_cic_valid_4 : in STD_LOGIC;
    cur_count_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \interpolation_counter_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_valid_corrected_6 : in STD_LOGIC;
    cur_count_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    cic_change_rate_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cic_change_rate_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cur_count1_carry__0_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_count1_carry__0_i_3__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    \up_rdata_reg[17]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \any_edge_trigger_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \low_level_trigger_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cic_change_rate : in STD_LOGIC;
    cic_change_rate_8 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_interpolation_ratio_a_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_interpolation_ratio_b_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_trigger_config_reg[19]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_correction_coefficient_a_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_correction_coefficient_b_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_scratch_reg[31]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_dac_interpolate_0_axi_dac_interpolate_reg : entity is "axi_dac_interpolate_reg";
end system_axi_dac_interpolate_0_axi_dac_interpolate_reg;

architecture STRUCTURE of system_axi_dac_interpolate_0_axi_dac_interpolate_reg is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^up_config_reg[1]_0\ : STD_LOGIC_VECTOR ( 109 downto 0 );
  signal up_data_cntrl : STD_LOGIC_VECTOR ( 118 downto 6 );
  signal up_rdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal up_scratch : STD_LOGIC_VECTOR ( 17 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_rdata_d[0]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \up_rdata_d[10]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \up_rdata_d[11]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \up_rdata_d[12]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \up_rdata_d[14]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \up_rdata_d[15]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \up_rdata_d[16]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \up_rdata_d[18]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \up_rdata_d[19]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \up_rdata_d[21]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \up_rdata_d[23]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \up_rdata_d[25]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \up_rdata_d[26]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \up_rdata_d[27]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \up_rdata_d[28]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \up_rdata_d[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \up_rdata_d[30]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \up_rdata_d[31]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \up_rdata_d[3]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \up_rdata_d[5]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \up_rdata_d[7]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \up_rdata_d[9]_i_1\ : label is "soft_lutpair18";
begin
  SR(0) <= \^sr\(0);
  \up_config_reg[1]_0\(109 downto 0) <= \^up_config_reg[1]_0\(109 downto 0);
i_xfer_cntrl: entity work.system_axi_dac_interpolate_0_up_xfer_cntrl
     port map (
      CO(0) => CO(0),
      D(1 downto 0) => D(1 downto 0),
      DI(0) => DI(0),
      Q(105 downto 0) => Q(105 downto 0),
      S(3 downto 0) => S(3 downto 0),
      SR(0) => \^sr\(0),
      \any_edge_trigger_reg[1]\(1 downto 0) => \any_edge_trigger_reg[1]\(1 downto 0),
      cic_change_rate => cic_change_rate,
      cic_change_rate_8 => cic_change_rate_8,
      cic_change_rate_reg(2 downto 0) => cic_change_rate_reg(2 downto 0),
      cic_change_rate_reg_0(2 downto 0) => cic_change_rate_reg_0(2 downto 0),
      cur_count(0) => cur_count(0),
      \cur_count1_carry__0_i_3\(0) => \cur_count1_carry__0_i_3\(0),
      \cur_count1_carry__0_i_3__0\(0) => \cur_count1_carry__0_i_3__0\(0),
      cur_count_2(0) => cur_count_2(0),
      cur_count_5(0) => cur_count_5(0),
      cur_count_7(0) => cur_count_7(0),
      \cur_count_reg[0]\ => \cur_count_reg[0]\,
      \cur_count_reg[0]_0\ => \cur_count_reg[0]_0\,
      \d_data_cntrl_int_reg[0]_0\ => \d_data_cntrl_int_reg[0]\,
      \d_data_cntrl_int_reg[1]_0\(7 downto 0) => \d_data_cntrl_int_reg[1]\(7 downto 0),
      \d_data_cntrl_int_reg[1]_1\(3 downto 0) => \d_data_cntrl_int_reg[1]_0\(3 downto 0),
      \d_data_cntrl_int_reg[2]_0\ => \d_data_cntrl_int_reg[2]\,
      \d_data_cntrl_int_reg[2]_1\(0) => \d_data_cntrl_int_reg[2]_0\(0),
      \d_data_cntrl_int_reg[2]_2\(1 downto 0) => \d_data_cntrl_int_reg[2]_1\(1 downto 0),
      \d_data_cntrl_int_reg[2]_3\(0) => \d_data_cntrl_int_reg[2]_3\(0),
      \d_data_cntrl_int_reg[2]_4\(0) => \d_data_cntrl_int_reg[2]_4\(0),
      \d_data_cntrl_int_reg[2]_5\(1 downto 0) => \d_data_cntrl_int_reg[2]_2\(1 downto 0),
      \d_data_cntrl_int_reg[3]_0\ => \d_data_cntrl_int_reg[3]\,
      \d_data_cntrl_int_reg[4]_0\(7 downto 0) => \d_data_cntrl_int_reg[4]\(7 downto 0),
      \d_data_cntrl_int_reg[4]_1\(3 downto 0) => \d_data_cntrl_int_reg[4]_0\(3 downto 0),
      \d_data_cntrl_int_reg[4]_2\(0) => \d_data_cntrl_int_reg[4]_1\(0),
      \d_data_cntrl_int_reg[5]_0\ => \d_data_cntrl_int_reg[5]\,
      \d_data_cntrl_int_reg[5]_1\(3 downto 0) => \d_data_cntrl_int_reg[5]_0\(3 downto 0),
      \d_data_cntrl_int_reg[5]_2\(0) => \d_data_cntrl_int_reg[5]_1\(0),
      \d_data_cntrl_int_reg[5]_3\(1 downto 0) => \d_data_cntrl_int_reg[5]_2\(1 downto 0),
      \d_data_cntrl_int_reg[5]_4\(0) => \d_data_cntrl_int_reg[5]_4\(0),
      \d_data_cntrl_int_reg[5]_5\(0) => \d_data_cntrl_int_reg[5]_5\(0),
      \d_data_cntrl_int_reg[5]_6\(1 downto 0) => \d_data_cntrl_int_reg[5]_3\(1 downto 0),
      \d_data_cntrl_int_reg[70]_0\ => \d_data_cntrl_int_reg[70]\,
      \d_data_cntrl_int_reg[70]_1\ => \d_data_cntrl_int_reg[70]_0\,
      \d_data_cntrl_int_reg[71]_0\ => \d_data_cntrl_int_reg[71]\,
      \d_data_cntrl_int_reg[71]_1\ => \d_data_cntrl_int_reg[71]_0\,
      \d_data_cntrl_int_reg[75]_0\(1 downto 0) => \d_data_cntrl_int_reg[75]\(1 downto 0),
      dac_cic_valid => dac_cic_valid,
      dac_cic_valid_4 => dac_cic_valid_4,
      dac_clk => dac_clk,
      dac_rst => dac_rst,
      dac_valid_corrected => dac_valid_corrected,
      dac_valid_corrected_6 => dac_valid_corrected_6,
      dma_valid_a => dma_valid_a,
      dma_valid_b => dma_valid_b,
      \g_loop[0].valid_int_reg\ => \g_loop[0].valid_int_reg\,
      \g_loop[0].valid_int_reg_0\ => \g_loop[0].valid_int_reg_0\,
      \interpolation_counter_reg[31]\(0) => \interpolation_counter_reg[31]\(0),
      \low_level_trigger_reg[1]\(1 downto 0) => \low_level_trigger_reg[1]\(1 downto 0),
      p_1_out(0) => p_1_out(0),
      p_1_out_0(0) => p_1_out_0(0),
      reset0 => reset0,
      reset02_out => reset02_out,
      reset02_out_1 => reset02_out_1,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      stop_transfer => stop_transfer,
      stop_transfer_3 => stop_transfer_3,
      transfer_i_2_0(1 downto 0) => transfer_i_2(1 downto 0),
      transfer_i_2_1(1 downto 0) => transfer_i_2_0(1 downto 0),
      transfer_i_2_2(1 downto 0) => transfer_i_2_1(1 downto 0),
      transfer_reg => transfer_reg,
      transfer_reg_0 => transfer_reg_0,
      transfer_reg_1 => transfer_reg_1,
      transfer_reg_2 => transfer_reg_2,
      transfer_reg_3(1 downto 0) => transfer_reg_3(1 downto 0),
      transfer_reg_4(1 downto 0) => transfer_reg_4(1 downto 0),
      trigger_adc_m2 => trigger_adc_m2,
      \trigger_i_m3_reg[1]\(1 downto 0) => \trigger_i_m3_reg[1]\(1 downto 0),
      \trigger_i_m3_reg[1]_0\(1 downto 0) => \trigger_i_m3_reg[1]_0\(1 downto 0),
      \trigger_i_m3_reg[1]_1\(1 downto 0) => \trigger_i_m3_reg[1]_1\(1 downto 0),
      trigger_la_m2 => trigger_la_m2,
      \up_xfer_data_reg[127]_0\(123 downto 115) => \^up_config_reg[1]_0\(109 downto 101),
      \up_xfer_data_reg[127]_0\(114) => up_data_cntrl(118),
      \up_xfer_data_reg[127]_0\(113 downto 99) => \^up_config_reg[1]_0\(100 downto 86),
      \up_xfer_data_reg[127]_0\(98) => up_data_cntrl(102),
      \up_xfer_data_reg[127]_0\(97 downto 90) => \^up_config_reg[1]_0\(85 downto 78),
      \up_xfer_data_reg[127]_0\(89 downto 86) => up_data_cntrl(93 downto 90),
      \up_xfer_data_reg[127]_0\(85 downto 84) => \^up_config_reg[1]_0\(77 downto 76),
      \up_xfer_data_reg[127]_0\(83 downto 76) => \^up_config_reg[1]_0\(71 downto 64),
      \up_xfer_data_reg[127]_0\(75 downto 74) => up_data_cntrl(75 downto 74),
      \up_xfer_data_reg[127]_0\(73 downto 58) => \^up_config_reg[1]_0\(63 downto 48),
      \up_xfer_data_reg[127]_0\(57 downto 56) => up_data_cntrl(57 downto 56),
      \up_xfer_data_reg[127]_0\(55) => \^up_config_reg[1]_0\(47),
      \up_xfer_data_reg[127]_0\(54) => up_data_cntrl(54),
      \up_xfer_data_reg[127]_0\(53 downto 47) => \^up_config_reg[1]_0\(46 downto 40),
      \up_xfer_data_reg[127]_0\(46) => up_data_cntrl(46),
      \up_xfer_data_reg[127]_0\(45 downto 26) => \^up_config_reg[1]_0\(39 downto 20),
      \up_xfer_data_reg[127]_0\(25 downto 22) => up_data_cntrl(25 downto 22),
      \up_xfer_data_reg[127]_0\(21 downto 8) => \^up_config_reg[1]_0\(19 downto 6),
      \up_xfer_data_reg[127]_0\(7 downto 6) => up_data_cntrl(7 downto 6),
      \up_xfer_data_reg[127]_0\(5 downto 0) => \^up_config_reg[1]_0\(5 downto 0)
    );
\up_config_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_config_reg[0]_0\,
      Q => \^up_config_reg[1]_0\(108)
    );
\up_config_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_config_reg[1]_1\,
      Q => \^up_config_reg[1]_0\(109)
    );
\up_correction_coefficient_a_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_a_reg[15]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(0),
      Q => \^up_config_reg[1]_0\(78)
    );
\up_correction_coefficient_a_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_a_reg[15]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(10),
      Q => \^up_config_reg[1]_0\(87)
    );
\up_correction_coefficient_a_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_a_reg[15]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(11),
      Q => \^up_config_reg[1]_0\(88)
    );
\up_correction_coefficient_a_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_a_reg[15]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(12),
      Q => \^up_config_reg[1]_0\(89)
    );
\up_correction_coefficient_a_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_a_reg[15]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(13),
      Q => \^up_config_reg[1]_0\(90)
    );
\up_correction_coefficient_a_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_a_reg[15]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(14),
      Q => \^up_config_reg[1]_0\(91)
    );
\up_correction_coefficient_a_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_a_reg[15]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(15),
      Q => \^up_config_reg[1]_0\(92)
    );
\up_correction_coefficient_a_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_a_reg[15]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(1),
      Q => \^up_config_reg[1]_0\(79)
    );
\up_correction_coefficient_a_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_a_reg[15]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(2),
      Q => \^up_config_reg[1]_0\(80)
    );
\up_correction_coefficient_a_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_a_reg[15]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(3),
      Q => \^up_config_reg[1]_0\(81)
    );
\up_correction_coefficient_a_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_a_reg[15]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(4),
      Q => \^up_config_reg[1]_0\(82)
    );
\up_correction_coefficient_a_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_a_reg[15]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(5),
      Q => \^up_config_reg[1]_0\(83)
    );
\up_correction_coefficient_a_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_a_reg[15]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(6),
      Q => \^up_config_reg[1]_0\(84)
    );
\up_correction_coefficient_a_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_a_reg[15]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(7),
      Q => \^up_config_reg[1]_0\(85)
    );
\up_correction_coefficient_a_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_a_reg[15]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(8),
      Q => up_data_cntrl(102)
    );
\up_correction_coefficient_a_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_a_reg[15]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(9),
      Q => \^up_config_reg[1]_0\(86)
    );
\up_correction_coefficient_b_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_b_reg[15]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(0),
      Q => \^up_config_reg[1]_0\(93)
    );
\up_correction_coefficient_b_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_b_reg[15]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(10),
      Q => \^up_config_reg[1]_0\(102)
    );
\up_correction_coefficient_b_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_b_reg[15]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(11),
      Q => \^up_config_reg[1]_0\(103)
    );
\up_correction_coefficient_b_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_b_reg[15]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(12),
      Q => \^up_config_reg[1]_0\(104)
    );
\up_correction_coefficient_b_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_b_reg[15]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(13),
      Q => \^up_config_reg[1]_0\(105)
    );
\up_correction_coefficient_b_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_b_reg[15]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(14),
      Q => \^up_config_reg[1]_0\(106)
    );
\up_correction_coefficient_b_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_b_reg[15]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(15),
      Q => \^up_config_reg[1]_0\(107)
    );
\up_correction_coefficient_b_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_b_reg[15]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(1),
      Q => \^up_config_reg[1]_0\(94)
    );
\up_correction_coefficient_b_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_b_reg[15]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(2),
      Q => \^up_config_reg[1]_0\(95)
    );
\up_correction_coefficient_b_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_b_reg[15]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(3),
      Q => \^up_config_reg[1]_0\(96)
    );
\up_correction_coefficient_b_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_b_reg[15]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(4),
      Q => \^up_config_reg[1]_0\(97)
    );
\up_correction_coefficient_b_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_b_reg[15]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(5),
      Q => \^up_config_reg[1]_0\(98)
    );
\up_correction_coefficient_b_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_b_reg[15]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(6),
      Q => \^up_config_reg[1]_0\(99)
    );
\up_correction_coefficient_b_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_b_reg[15]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(7),
      Q => \^up_config_reg[1]_0\(100)
    );
\up_correction_coefficient_b_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_b_reg[15]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(8),
      Q => up_data_cntrl(118)
    );
\up_correction_coefficient_b_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_correction_coefficient_b_reg[15]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(9),
      Q => \^up_config_reg[1]_0\(101)
    );
\up_filter_mask_a_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_filter_mask_a_reg[0]_0\,
      Q => \^up_config_reg[1]_0\(0)
    );
\up_filter_mask_a_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_filter_mask_a_reg[1]_0\,
      Q => \^up_config_reg[1]_0\(1)
    );
\up_filter_mask_a_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_filter_mask_a_reg[2]_0\,
      Q => \^up_config_reg[1]_0\(2)
    );
\up_filter_mask_b_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_filter_mask_b_reg[0]_0\,
      Q => \^up_config_reg[1]_0\(3)
    );
\up_filter_mask_b_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_filter_mask_b_reg[1]_0\,
      Q => \^up_config_reg[1]_0\(4)
    );
\up_filter_mask_b_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_filter_mask_b_reg[2]_0\,
      Q => \^up_config_reg[1]_0\(5)
    );
\up_flags_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_flags_reg[0]_0\,
      Q => \^up_config_reg[1]_0\(60)
    );
\up_flags_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_flags_reg[1]_0\,
      PRE => \^sr\(0),
      Q => \^up_config_reg[1]_0\(61)
    );
\up_interpolation_ratio_a_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(0),
      Q => up_data_cntrl(6)
    );
\up_interpolation_ratio_a_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(10),
      Q => \^up_config_reg[1]_0\(14)
    );
\up_interpolation_ratio_a_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(11),
      Q => \^up_config_reg[1]_0\(15)
    );
\up_interpolation_ratio_a_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(12),
      Q => \^up_config_reg[1]_0\(16)
    );
\up_interpolation_ratio_a_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(13),
      Q => \^up_config_reg[1]_0\(17)
    );
\up_interpolation_ratio_a_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(14),
      Q => \^up_config_reg[1]_0\(18)
    );
\up_interpolation_ratio_a_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(15),
      Q => \^up_config_reg[1]_0\(19)
    );
\up_interpolation_ratio_a_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(16),
      Q => up_data_cntrl(22)
    );
\up_interpolation_ratio_a_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(17),
      Q => up_data_cntrl(23)
    );
\up_interpolation_ratio_a_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(18),
      Q => up_data_cntrl(24)
    );
\up_interpolation_ratio_a_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(19),
      Q => up_data_cntrl(25)
    );
\up_interpolation_ratio_a_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(1),
      Q => up_data_cntrl(7)
    );
\up_interpolation_ratio_a_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(20),
      Q => \^up_config_reg[1]_0\(20)
    );
\up_interpolation_ratio_a_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(21),
      Q => \^up_config_reg[1]_0\(21)
    );
\up_interpolation_ratio_a_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(22),
      Q => \^up_config_reg[1]_0\(22)
    );
\up_interpolation_ratio_a_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(23),
      Q => \^up_config_reg[1]_0\(23)
    );
\up_interpolation_ratio_a_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(24),
      Q => \^up_config_reg[1]_0\(24)
    );
\up_interpolation_ratio_a_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(25),
      Q => \^up_config_reg[1]_0\(25)
    );
\up_interpolation_ratio_a_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(26),
      Q => \^up_config_reg[1]_0\(26)
    );
\up_interpolation_ratio_a_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(27),
      Q => \^up_config_reg[1]_0\(27)
    );
\up_interpolation_ratio_a_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(28),
      Q => \^up_config_reg[1]_0\(28)
    );
\up_interpolation_ratio_a_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(29),
      Q => \^up_config_reg[1]_0\(29)
    );
\up_interpolation_ratio_a_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(2),
      Q => \^up_config_reg[1]_0\(6)
    );
\up_interpolation_ratio_a_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(30),
      Q => \^up_config_reg[1]_0\(30)
    );
\up_interpolation_ratio_a_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(31),
      Q => \^up_config_reg[1]_0\(31)
    );
\up_interpolation_ratio_a_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(3),
      Q => \^up_config_reg[1]_0\(7)
    );
\up_interpolation_ratio_a_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(4),
      Q => \^up_config_reg[1]_0\(8)
    );
\up_interpolation_ratio_a_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(5),
      Q => \^up_config_reg[1]_0\(9)
    );
\up_interpolation_ratio_a_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(6),
      Q => \^up_config_reg[1]_0\(10)
    );
\up_interpolation_ratio_a_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(7),
      Q => \^up_config_reg[1]_0\(11)
    );
\up_interpolation_ratio_a_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(8),
      Q => \^up_config_reg[1]_0\(12)
    );
\up_interpolation_ratio_a_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(9),
      Q => \^up_config_reg[1]_0\(13)
    );
\up_interpolation_ratio_b_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_interpolation_ratio_b_reg[31]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(0),
      Q => \^up_config_reg[1]_0\(32)
    );
\up_interpolation_ratio_b_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_interpolation_ratio_b_reg[31]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(10),
      Q => \^up_config_reg[1]_0\(41)
    );
\up_interpolation_ratio_b_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_interpolation_ratio_b_reg[31]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(11),
      Q => \^up_config_reg[1]_0\(42)
    );
\up_interpolation_ratio_b_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_interpolation_ratio_b_reg[31]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(12),
      Q => \^up_config_reg[1]_0\(43)
    );
\up_interpolation_ratio_b_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_interpolation_ratio_b_reg[31]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(13),
      Q => \^up_config_reg[1]_0\(44)
    );
\up_interpolation_ratio_b_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_interpolation_ratio_b_reg[31]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(14),
      Q => \^up_config_reg[1]_0\(45)
    );
\up_interpolation_ratio_b_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_interpolation_ratio_b_reg[31]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(15),
      Q => \^up_config_reg[1]_0\(46)
    );
\up_interpolation_ratio_b_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_interpolation_ratio_b_reg[31]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(16),
      Q => up_data_cntrl(54)
    );
\up_interpolation_ratio_b_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_interpolation_ratio_b_reg[31]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(17),
      Q => \^up_config_reg[1]_0\(47)
    );
\up_interpolation_ratio_b_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_interpolation_ratio_b_reg[31]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(18),
      Q => up_data_cntrl(56)
    );
\up_interpolation_ratio_b_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_interpolation_ratio_b_reg[31]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(19),
      Q => up_data_cntrl(57)
    );
\up_interpolation_ratio_b_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_interpolation_ratio_b_reg[31]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(1),
      Q => \^up_config_reg[1]_0\(33)
    );
\up_interpolation_ratio_b_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_interpolation_ratio_b_reg[31]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(20),
      Q => \^up_config_reg[1]_0\(48)
    );
\up_interpolation_ratio_b_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_interpolation_ratio_b_reg[31]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(21),
      Q => \^up_config_reg[1]_0\(49)
    );
\up_interpolation_ratio_b_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_interpolation_ratio_b_reg[31]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(22),
      Q => \^up_config_reg[1]_0\(50)
    );
\up_interpolation_ratio_b_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_interpolation_ratio_b_reg[31]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(23),
      Q => \^up_config_reg[1]_0\(51)
    );
\up_interpolation_ratio_b_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_interpolation_ratio_b_reg[31]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(24),
      Q => \^up_config_reg[1]_0\(52)
    );
\up_interpolation_ratio_b_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_interpolation_ratio_b_reg[31]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(25),
      Q => \^up_config_reg[1]_0\(53)
    );
\up_interpolation_ratio_b_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_interpolation_ratio_b_reg[31]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(26),
      Q => \^up_config_reg[1]_0\(54)
    );
\up_interpolation_ratio_b_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_interpolation_ratio_b_reg[31]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(27),
      Q => \^up_config_reg[1]_0\(55)
    );
\up_interpolation_ratio_b_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_interpolation_ratio_b_reg[31]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(28),
      Q => \^up_config_reg[1]_0\(56)
    );
\up_interpolation_ratio_b_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_interpolation_ratio_b_reg[31]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(29),
      Q => \^up_config_reg[1]_0\(57)
    );
\up_interpolation_ratio_b_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_interpolation_ratio_b_reg[31]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(2),
      Q => \^up_config_reg[1]_0\(34)
    );
\up_interpolation_ratio_b_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_interpolation_ratio_b_reg[31]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(30),
      Q => \^up_config_reg[1]_0\(58)
    );
\up_interpolation_ratio_b_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_interpolation_ratio_b_reg[31]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(31),
      Q => \^up_config_reg[1]_0\(59)
    );
\up_interpolation_ratio_b_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_interpolation_ratio_b_reg[31]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(3),
      Q => \^up_config_reg[1]_0\(35)
    );
\up_interpolation_ratio_b_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_interpolation_ratio_b_reg[31]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(4),
      Q => \^up_config_reg[1]_0\(36)
    );
\up_interpolation_ratio_b_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_interpolation_ratio_b_reg[31]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(5),
      Q => \^up_config_reg[1]_0\(37)
    );
\up_interpolation_ratio_b_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_interpolation_ratio_b_reg[31]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(6),
      Q => \^up_config_reg[1]_0\(38)
    );
\up_interpolation_ratio_b_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_interpolation_ratio_b_reg[31]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(7),
      Q => \^up_config_reg[1]_0\(39)
    );
\up_interpolation_ratio_b_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_interpolation_ratio_b_reg[31]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(8),
      Q => up_data_cntrl(46)
    );
\up_interpolation_ratio_b_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_interpolation_ratio_b_reg[31]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(9),
      Q => \^up_config_reg[1]_0\(40)
    );
\up_lsample_hold_config_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_lsample_hold_config_reg[0]_0\,
      Q => \^up_config_reg[1]_0\(62)
    );
\up_lsample_hold_config_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_lsample_hold_config_reg[1]_0\,
      Q => \^up_config_reg[1]_0\(63)
    );
up_rack_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => up_rreq,
      Q => up_rack
    );
\up_rdata[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0A0C0A"
    )
        port map (
      I0 => up_scratch(0),
      I1 => \^up_config_reg[1]_0\(0),
      I2 => \up_rdata_reg[17]_0\(3),
      I3 => \up_rdata_reg[17]_0\(4),
      I4 => \^up_config_reg[1]_0\(62),
      O => \up_scratch_reg[0]_0\
    );
\up_rdata[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => up_data_cntrl(6),
      I1 => \^up_config_reg[1]_0\(60),
      I2 => \up_rdata_reg[17]_0\(2),
      I3 => \up_rdata_reg[17]_0\(3),
      I4 => up_data_cntrl(74),
      O => \up_interpolation_ratio_a_reg[0]_0\
    );
\up_rdata[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => up_data_cntrl(22),
      I1 => up_data_cntrl(54),
      I2 => \up_rdata_reg[17]_0\(1),
      I3 => \up_rdata_reg[17]_0\(3),
      I4 => up_data_cntrl(90),
      O => \up_interpolation_ratio_a_reg[16]_0\
    );
\up_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F503F3F0F0"
    )
        port map (
      I0 => up_scratch(17),
      I1 => up_data_cntrl(23),
      I2 => \up_rdata_reg[17]_0\(3),
      I3 => up_data_cntrl(91),
      I4 => \up_rdata_reg[17]_0\(4),
      I5 => \up_rdata_reg[17]_0\(0),
      O => \up_scratch_reg[17]_0\
    );
\up_rdata[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => up_data_cntrl(24),
      I1 => up_data_cntrl(56),
      I2 => \up_rdata_reg[17]_0\(1),
      I3 => \up_rdata_reg[17]_0\(3),
      I4 => up_data_cntrl(92),
      O => \up_interpolation_ratio_a_reg[18]_0\
    );
\up_rdata[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => up_data_cntrl(25),
      I1 => up_data_cntrl(57),
      I2 => \up_rdata_reg[17]_0\(1),
      I3 => \up_rdata_reg[17]_0\(3),
      I4 => up_data_cntrl(93),
      O => \up_interpolation_ratio_a_reg[19]_0\
    );
\up_rdata[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0A0C0A"
    )
        port map (
      I0 => up_scratch(1),
      I1 => \^up_config_reg[1]_0\(1),
      I2 => \up_rdata_reg[17]_0\(3),
      I3 => \up_rdata_reg[17]_0\(4),
      I4 => \^up_config_reg[1]_0\(63),
      O => \up_scratch_reg[1]_0\
    );
\up_rdata[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => up_data_cntrl(7),
      I1 => \^up_config_reg[1]_0\(61),
      I2 => \up_rdata_reg[17]_0\(2),
      I3 => \up_rdata_reg[17]_0\(3),
      I4 => up_data_cntrl(75),
      O => \up_interpolation_ratio_a_reg[1]_0\
    );
\up_rdata[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0A0C0A"
    )
        port map (
      I0 => up_data_cntrl(46),
      I1 => up_data_cntrl(102),
      I2 => \up_rdata_reg[17]_0\(0),
      I3 => \up_rdata_reg[17]_0\(2),
      I4 => up_data_cntrl(118),
      O => \up_interpolation_ratio_b_reg[8]_0\
    );
\up_rdata_d[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => up_rdata(0),
      I1 => s_axi_aresetn,
      O => \up_rdata_reg[0]_0\
    );
\up_rdata_d[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => up_rdata(10),
      I1 => s_axi_aresetn,
      O => \up_rdata_reg[10]_0\
    );
\up_rdata_d[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => up_rdata(11),
      I1 => s_axi_aresetn,
      O => \up_rdata_reg[11]_0\
    );
\up_rdata_d[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => up_rdata(12),
      I1 => s_axi_aresetn,
      O => \up_rdata_reg[12]_0\
    );
\up_rdata_d[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => up_rdata(14),
      I1 => s_axi_aresetn,
      O => \up_rdata_reg[14]_0\
    );
\up_rdata_d[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => up_rdata(15),
      I1 => s_axi_aresetn,
      O => \up_rdata_reg[15]_0\
    );
\up_rdata_d[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => up_rdata(16),
      I1 => s_axi_aresetn,
      O => \up_rdata_reg[16]_0\
    );
\up_rdata_d[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => up_rdata(18),
      I1 => s_axi_aresetn,
      O => \up_rdata_reg[18]_0\
    );
\up_rdata_d[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => up_rdata(19),
      I1 => s_axi_aresetn,
      O => \up_rdata_reg[19]_0\
    );
\up_rdata_d[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => up_rdata(21),
      I1 => s_axi_aresetn,
      O => \up_rdata_reg[21]_0\
    );
\up_rdata_d[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => up_rdata(23),
      I1 => s_axi_aresetn,
      O => \up_rdata_reg[23]_0\
    );
\up_rdata_d[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => up_rdata(25),
      I1 => s_axi_aresetn,
      O => \up_rdata_reg[25]_0\
    );
\up_rdata_d[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => up_rdata(26),
      I1 => s_axi_aresetn,
      O => \up_rdata_reg[26]_0\
    );
\up_rdata_d[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => up_rdata(27),
      I1 => s_axi_aresetn,
      O => \up_rdata_reg[27]_0\
    );
\up_rdata_d[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => up_rdata(28),
      I1 => s_axi_aresetn,
      O => \up_rdata_reg[28]_0\
    );
\up_rdata_d[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => up_rdata(2),
      I1 => s_axi_aresetn,
      O => \up_rdata_reg[2]_0\
    );
\up_rdata_d[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => up_rdata(30),
      I1 => s_axi_aresetn,
      O => \up_rdata_reg[30]_0\
    );
\up_rdata_d[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => up_rdata(31),
      I1 => s_axi_aresetn,
      O => \up_rdata_reg[31]_0\
    );
\up_rdata_d[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => up_rdata(3),
      I1 => s_axi_aresetn,
      O => \up_rdata_reg[3]_0\
    );
\up_rdata_d[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => up_rdata(5),
      I1 => s_axi_aresetn,
      O => \up_rdata_reg[5]_0\
    );
\up_rdata_d[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => up_rdata(7),
      I1 => s_axi_aresetn,
      O => \up_rdata_reg[7]_0\
    );
\up_rdata_d[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => up_rdata(9),
      I1 => s_axi_aresetn,
      O => \up_rdata_reg[9]_0\
    );
\up_rdata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_rdata_reg[31]_1\(0),
      Q => up_rdata(0)
    );
\up_rdata_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_rdata_reg[31]_1\(10),
      Q => up_rdata(10)
    );
\up_rdata_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_rdata_reg[31]_1\(11),
      Q => up_rdata(11)
    );
\up_rdata_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_rdata_reg[31]_1\(12),
      Q => up_rdata(12)
    );
\up_rdata_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_rdata_reg[31]_1\(13),
      Q => \up_rdata_reg[29]_0\(4)
    );
\up_rdata_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_rdata_reg[31]_1\(14),
      Q => up_rdata(14)
    );
\up_rdata_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_rdata_reg[31]_1\(15),
      Q => up_rdata(15)
    );
\up_rdata_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_rdata_reg[31]_1\(16),
      Q => up_rdata(16)
    );
\up_rdata_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_rdata_reg[31]_1\(17),
      Q => \up_rdata_reg[29]_0\(5)
    );
\up_rdata_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_rdata_reg[31]_1\(18),
      Q => up_rdata(18)
    );
\up_rdata_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_rdata_reg[31]_1\(19),
      Q => up_rdata(19)
    );
\up_rdata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_rdata_reg[31]_1\(1),
      Q => \up_rdata_reg[29]_0\(0)
    );
\up_rdata_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_rdata_reg[31]_1\(20),
      Q => \up_rdata_reg[29]_0\(6)
    );
\up_rdata_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_rdata_reg[31]_1\(21),
      Q => up_rdata(21)
    );
\up_rdata_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_rdata_reg[31]_1\(22),
      Q => \up_rdata_reg[29]_0\(7)
    );
\up_rdata_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_rdata_reg[31]_1\(23),
      Q => up_rdata(23)
    );
\up_rdata_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_rdata_reg[31]_1\(24),
      Q => \up_rdata_reg[29]_0\(8)
    );
\up_rdata_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_rdata_reg[31]_1\(25),
      Q => up_rdata(25)
    );
\up_rdata_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_rdata_reg[31]_1\(26),
      Q => up_rdata(26)
    );
\up_rdata_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_rdata_reg[31]_1\(27),
      Q => up_rdata(27)
    );
\up_rdata_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_rdata_reg[31]_1\(28),
      Q => up_rdata(28)
    );
\up_rdata_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_rdata_reg[31]_1\(29),
      Q => \up_rdata_reg[29]_0\(9)
    );
\up_rdata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_rdata_reg[31]_1\(2),
      Q => up_rdata(2)
    );
\up_rdata_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_rdata_reg[31]_1\(30),
      Q => up_rdata(30)
    );
\up_rdata_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_rdata_reg[31]_1\(31),
      Q => up_rdata(31)
    );
\up_rdata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_rdata_reg[31]_1\(3),
      Q => up_rdata(3)
    );
\up_rdata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_rdata_reg[31]_1\(4),
      Q => \up_rdata_reg[29]_0\(1)
    );
\up_rdata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_rdata_reg[31]_1\(5),
      Q => up_rdata(5)
    );
\up_rdata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_rdata_reg[31]_1\(6),
      Q => \up_rdata_reg[29]_0\(2)
    );
\up_rdata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_rdata_reg[31]_1\(7),
      Q => up_rdata(7)
    );
\up_rdata_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_rdata_reg[31]_1\(8),
      Q => \up_rdata_reg[29]_0\(3)
    );
\up_rdata_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \up_rdata_reg[31]_1\(9),
      Q => up_rdata(9)
    );
\up_scratch_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(0),
      Q => up_scratch(0)
    );
\up_scratch_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(10),
      Q => \up_scratch_reg[31]_0\(8)
    );
\up_scratch_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(11),
      Q => \up_scratch_reg[31]_0\(9)
    );
\up_scratch_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(12),
      Q => \up_scratch_reg[31]_0\(10)
    );
\up_scratch_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(13),
      Q => \up_scratch_reg[31]_0\(11)
    );
\up_scratch_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(14),
      Q => \up_scratch_reg[31]_0\(12)
    );
\up_scratch_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(15),
      Q => \up_scratch_reg[31]_0\(13)
    );
\up_scratch_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(16),
      Q => \up_scratch_reg[31]_0\(14)
    );
\up_scratch_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(17),
      Q => up_scratch(17)
    );
\up_scratch_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(18),
      Q => \up_scratch_reg[31]_0\(15)
    );
\up_scratch_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(19),
      Q => \up_scratch_reg[31]_0\(16)
    );
\up_scratch_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(1),
      Q => up_scratch(1)
    );
\up_scratch_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(20),
      Q => \up_scratch_reg[31]_0\(17)
    );
\up_scratch_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(21),
      Q => \up_scratch_reg[31]_0\(18)
    );
\up_scratch_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(22),
      Q => \up_scratch_reg[31]_0\(19)
    );
\up_scratch_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(23),
      Q => \up_scratch_reg[31]_0\(20)
    );
\up_scratch_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(24),
      Q => \up_scratch_reg[31]_0\(21)
    );
\up_scratch_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(25),
      Q => \up_scratch_reg[31]_0\(22)
    );
\up_scratch_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(26),
      Q => \up_scratch_reg[31]_0\(23)
    );
\up_scratch_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(27),
      Q => \up_scratch_reg[31]_0\(24)
    );
\up_scratch_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(28),
      Q => \up_scratch_reg[31]_0\(25)
    );
\up_scratch_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(29),
      Q => \up_scratch_reg[31]_0\(26)
    );
\up_scratch_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(2),
      Q => \up_scratch_reg[31]_0\(0)
    );
\up_scratch_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(30),
      Q => \up_scratch_reg[31]_0\(27)
    );
\up_scratch_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(31),
      Q => \up_scratch_reg[31]_0\(28)
    );
\up_scratch_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(3),
      Q => \up_scratch_reg[31]_0\(1)
    );
\up_scratch_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(4),
      Q => \up_scratch_reg[31]_0\(2)
    );
\up_scratch_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(5),
      Q => \up_scratch_reg[31]_0\(3)
    );
\up_scratch_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(6),
      Q => \up_scratch_reg[31]_0\(4)
    );
\up_scratch_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(7),
      Q => \up_scratch_reg[31]_0\(5)
    );
\up_scratch_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(8),
      Q => \up_scratch_reg[31]_0\(6)
    );
\up_scratch_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(9),
      Q => \up_scratch_reg[31]_0\(7)
    );
\up_trigger_config_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_trigger_config_reg[19]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(0),
      Q => up_data_cntrl(74)
    );
\up_trigger_config_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_trigger_config_reg[19]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(10),
      Q => \^up_config_reg[1]_0\(72)
    );
\up_trigger_config_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_trigger_config_reg[19]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(11),
      Q => \^up_config_reg[1]_0\(73)
    );
\up_trigger_config_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_trigger_config_reg[19]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(12),
      Q => \^up_config_reg[1]_0\(74)
    );
\up_trigger_config_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_trigger_config_reg[19]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(13),
      Q => \^up_config_reg[1]_0\(75)
    );
\up_trigger_config_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_trigger_config_reg[19]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(14),
      Q => \^up_config_reg[1]_0\(76)
    );
\up_trigger_config_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_trigger_config_reg[19]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(15),
      Q => \^up_config_reg[1]_0\(77)
    );
\up_trigger_config_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_trigger_config_reg[19]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(16),
      Q => up_data_cntrl(90)
    );
\up_trigger_config_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_trigger_config_reg[19]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(17),
      Q => up_data_cntrl(91)
    );
\up_trigger_config_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_trigger_config_reg[19]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(18),
      Q => up_data_cntrl(92)
    );
\up_trigger_config_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_trigger_config_reg[19]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(19),
      Q => up_data_cntrl(93)
    );
\up_trigger_config_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_trigger_config_reg[19]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(1),
      Q => up_data_cntrl(75)
    );
\up_trigger_config_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_trigger_config_reg[19]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(2),
      Q => \^up_config_reg[1]_0\(64)
    );
\up_trigger_config_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_trigger_config_reg[19]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(3),
      Q => \^up_config_reg[1]_0\(65)
    );
\up_trigger_config_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_trigger_config_reg[19]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(4),
      Q => \^up_config_reg[1]_0\(66)
    );
\up_trigger_config_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_trigger_config_reg[19]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(5),
      Q => \^up_config_reg[1]_0\(67)
    );
\up_trigger_config_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_trigger_config_reg[19]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(6),
      Q => \^up_config_reg[1]_0\(68)
    );
\up_trigger_config_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_trigger_config_reg[19]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(7),
      Q => \^up_config_reg[1]_0\(69)
    );
\up_trigger_config_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_trigger_config_reg[19]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(8),
      Q => \^up_config_reg[1]_0\(70)
    );
\up_trigger_config_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_trigger_config_reg[19]_0\(0),
      CLR => \^sr\(0),
      D => \up_interpolation_ratio_a_reg[31]_0\(9),
      Q => \^up_config_reg[1]_0\(71)
    );
up_wack_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => up_wreq,
      Q => up_wack
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_dac_interpolate_0_ad_iqcor is
  port (
    dac_valid_corrected : out STD_LOGIC;
    \g_loop[0].data_int_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac_data_b : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac_clk : in STD_LOGIC;
    dac_valid_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_dac_interpolate_0_ad_iqcor : entity is "ad_iqcor";
end system_axi_dac_interpolate_0_ad_iqcor;

architecture STRUCTURE of system_axi_dac_interpolate_0_ad_iqcor is
  signal \g_loop[0].i_mul_i_n_16\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_17\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_18\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_19\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_20\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_21\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_22\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_23\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_24\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_25\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_26\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_27\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_28\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_29\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_30\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_31\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_32\ : STD_LOGIC;
  signal \g_loop[0].p1_data_i\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \g_loop[0].p1_data_p\ : STD_LOGIC_VECTOR ( 29 downto 14 );
  signal \g_loop[0].p1_data_p_i_s\ : STD_LOGIC_VECTOR ( 29 downto 14 );
  signal \g_loop[0].p1_valid_reg_srl3_n_0\ : STD_LOGIC;
  signal iqcor_coeff_1_r : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \g_loop[0].data_int[0]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[10]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[11]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[12]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[13]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[14]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[15]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[1]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[2]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[3]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[4]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[5]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[6]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[7]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[8]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[9]_i_1\ : label is "soft_lutpair42";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \g_loop[0].p1_valid_reg_srl3\ : label is "inst/\i_filter_b/i_ad_iqcor/g_loop ";
  attribute srl_name : string;
  attribute srl_name of \g_loop[0].p1_valid_reg_srl3\ : label is "inst/\i_filter_b/i_ad_iqcor/g_loop[0].p1_valid_reg_srl3 ";
begin
\g_loop[0].data_int[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(14),
      I1 => Q(16),
      I2 => \g_loop[0].p1_data_i\(0),
      O => p_0_in(0)
    );
\g_loop[0].data_int[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(24),
      I1 => Q(16),
      I2 => \g_loop[0].p1_data_i\(10),
      O => p_0_in(10)
    );
\g_loop[0].data_int[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(25),
      I1 => Q(16),
      I2 => \g_loop[0].p1_data_i\(11),
      O => p_0_in(11)
    );
\g_loop[0].data_int[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(26),
      I1 => Q(16),
      I2 => \g_loop[0].p1_data_i\(12),
      O => p_0_in(12)
    );
\g_loop[0].data_int[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(27),
      I1 => Q(16),
      I2 => \g_loop[0].p1_data_i\(13),
      O => p_0_in(13)
    );
\g_loop[0].data_int[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(28),
      I1 => Q(16),
      I2 => \g_loop[0].p1_data_i\(14),
      O => p_0_in(14)
    );
\g_loop[0].data_int[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(29),
      I1 => Q(16),
      I2 => \g_loop[0].p1_data_i\(15),
      O => p_0_in(15)
    );
\g_loop[0].data_int[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(15),
      I1 => Q(16),
      I2 => \g_loop[0].p1_data_i\(1),
      O => p_0_in(1)
    );
\g_loop[0].data_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(16),
      I1 => Q(16),
      I2 => \g_loop[0].p1_data_i\(2),
      O => p_0_in(2)
    );
\g_loop[0].data_int[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(17),
      I1 => Q(16),
      I2 => \g_loop[0].p1_data_i\(3),
      O => p_0_in(3)
    );
\g_loop[0].data_int[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(18),
      I1 => Q(16),
      I2 => \g_loop[0].p1_data_i\(4),
      O => p_0_in(4)
    );
\g_loop[0].data_int[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(19),
      I1 => Q(16),
      I2 => \g_loop[0].p1_data_i\(5),
      O => p_0_in(5)
    );
\g_loop[0].data_int[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(20),
      I1 => Q(16),
      I2 => \g_loop[0].p1_data_i\(6),
      O => p_0_in(6)
    );
\g_loop[0].data_int[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(21),
      I1 => Q(16),
      I2 => \g_loop[0].p1_data_i\(7),
      O => p_0_in(7)
    );
\g_loop[0].data_int[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(22),
      I1 => Q(16),
      I2 => \g_loop[0].p1_data_i\(8),
      O => p_0_in(8)
    );
\g_loop[0].data_int[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(23),
      I1 => Q(16),
      I2 => \g_loop[0].p1_data_i\(9),
      O => p_0_in(9)
    );
\g_loop[0].data_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => p_0_in(0),
      Q => \g_loop[0].data_int_reg[15]_0\(0),
      R => '0'
    );
\g_loop[0].data_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => p_0_in(10),
      Q => \g_loop[0].data_int_reg[15]_0\(10),
      R => '0'
    );
\g_loop[0].data_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => p_0_in(11),
      Q => \g_loop[0].data_int_reg[15]_0\(11),
      R => '0'
    );
\g_loop[0].data_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => p_0_in(12),
      Q => \g_loop[0].data_int_reg[15]_0\(12),
      R => '0'
    );
\g_loop[0].data_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => p_0_in(13),
      Q => \g_loop[0].data_int_reg[15]_0\(13),
      R => '0'
    );
\g_loop[0].data_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => p_0_in(14),
      Q => \g_loop[0].data_int_reg[15]_0\(14),
      R => '0'
    );
\g_loop[0].data_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => p_0_in(15),
      Q => \g_loop[0].data_int_reg[15]_0\(15),
      R => '0'
    );
\g_loop[0].data_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => p_0_in(1),
      Q => \g_loop[0].data_int_reg[15]_0\(1),
      R => '0'
    );
\g_loop[0].data_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => p_0_in(2),
      Q => \g_loop[0].data_int_reg[15]_0\(2),
      R => '0'
    );
\g_loop[0].data_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => p_0_in(3),
      Q => \g_loop[0].data_int_reg[15]_0\(3),
      R => '0'
    );
\g_loop[0].data_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => p_0_in(4),
      Q => \g_loop[0].data_int_reg[15]_0\(4),
      R => '0'
    );
\g_loop[0].data_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => p_0_in(5),
      Q => \g_loop[0].data_int_reg[15]_0\(5),
      R => '0'
    );
\g_loop[0].data_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => p_0_in(6),
      Q => \g_loop[0].data_int_reg[15]_0\(6),
      R => '0'
    );
\g_loop[0].data_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => p_0_in(7),
      Q => \g_loop[0].data_int_reg[15]_0\(7),
      R => '0'
    );
\g_loop[0].data_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => p_0_in(8),
      Q => \g_loop[0].data_int_reg[15]_0\(8),
      R => '0'
    );
\g_loop[0].data_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => p_0_in(9),
      Q => \g_loop[0].data_int_reg[15]_0\(9),
      R => '0'
    );
\g_loop[0].i_mul_i\: entity work.system_axi_dac_interpolate_0_ad_mul
     port map (
      D(15 downto 0) => \g_loop[0].p1_data_p_i_s\(29 downto 14),
      Q(15 downto 0) => iqcor_coeff_1_r(15 downto 0),
      dac_clk => dac_clk,
      dac_data_b(15 downto 0) => dac_data_b(15 downto 0),
      dac_data_b_0_sp_1 => \g_loop[0].i_mul_i_n_32\,
      dac_data_b_10_sp_1 => \g_loop[0].i_mul_i_n_22\,
      dac_data_b_11_sp_1 => \g_loop[0].i_mul_i_n_21\,
      dac_data_b_12_sp_1 => \g_loop[0].i_mul_i_n_20\,
      dac_data_b_13_sp_1 => \g_loop[0].i_mul_i_n_19\,
      dac_data_b_14_sp_1 => \g_loop[0].i_mul_i_n_18\,
      dac_data_b_15_sp_1 => \g_loop[0].i_mul_i_n_17\,
      dac_data_b_1_sp_1 => \g_loop[0].i_mul_i_n_31\,
      dac_data_b_2_sp_1 => \g_loop[0].i_mul_i_n_30\,
      dac_data_b_3_sp_1 => \g_loop[0].i_mul_i_n_29\,
      dac_data_b_4_sp_1 => \g_loop[0].i_mul_i_n_28\,
      dac_data_b_5_sp_1 => \g_loop[0].i_mul_i_n_27\,
      dac_data_b_6_sp_1 => \g_loop[0].i_mul_i_n_26\,
      dac_data_b_7_sp_1 => \g_loop[0].i_mul_i_n_25\,
      dac_data_b_8_sp_1 => \g_loop[0].i_mul_i_n_24\,
      dac_data_b_9_sp_1 => \g_loop[0].i_mul_i_n_23\,
      dac_valid_b => dac_valid_b,
      \p1_ddata_reg[16]_0\ => \g_loop[0].i_mul_i_n_16\
    );
\g_loop[0].p1_data_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_32\,
      Q => \g_loop[0].p1_data_i\(0),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_22\,
      Q => \g_loop[0].p1_data_i\(10),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_21\,
      Q => \g_loop[0].p1_data_i\(11),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_20\,
      Q => \g_loop[0].p1_data_i\(12),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_19\,
      Q => \g_loop[0].p1_data_i\(13),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_18\,
      Q => \g_loop[0].p1_data_i\(14),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_17\,
      Q => \g_loop[0].p1_data_i\(15),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_31\,
      Q => \g_loop[0].p1_data_i\(1),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_30\,
      Q => \g_loop[0].p1_data_i\(2),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_29\,
      Q => \g_loop[0].p1_data_i\(3),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_28\,
      Q => \g_loop[0].p1_data_i\(4),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_27\,
      Q => \g_loop[0].p1_data_i\(5),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_26\,
      Q => \g_loop[0].p1_data_i\(6),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_25\,
      Q => \g_loop[0].p1_data_i\(7),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_24\,
      Q => \g_loop[0].p1_data_i\(8),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_23\,
      Q => \g_loop[0].p1_data_i\(9),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(14),
      Q => \g_loop[0].p1_data_p\(14),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(15),
      Q => \g_loop[0].p1_data_p\(15),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(16),
      Q => \g_loop[0].p1_data_p\(16),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(17),
      Q => \g_loop[0].p1_data_p\(17),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(18),
      Q => \g_loop[0].p1_data_p\(18),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(19),
      Q => \g_loop[0].p1_data_p\(19),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(20),
      Q => \g_loop[0].p1_data_p\(20),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(21),
      Q => \g_loop[0].p1_data_p\(21),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(22),
      Q => \g_loop[0].p1_data_p\(22),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(23),
      Q => \g_loop[0].p1_data_p\(23),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(24),
      Q => \g_loop[0].p1_data_p\(24),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(25),
      Q => \g_loop[0].p1_data_p\(25),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(26),
      Q => \g_loop[0].p1_data_p\(26),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(27),
      Q => \g_loop[0].p1_data_p\(27),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(28),
      Q => \g_loop[0].p1_data_p\(28),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(29),
      Q => \g_loop[0].p1_data_p\(29),
      R => '0'
    );
\g_loop[0].p1_valid_reg_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => \g_loop[0].i_mul_i_n_16\,
      Q => \g_loop[0].p1_valid_reg_srl3_n_0\
    );
\g_loop[0].valid_int_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].p1_valid_reg_srl3_n_0\,
      Q => dac_valid_corrected,
      R => '0'
    );
\iqcor_coeff_1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => Q(0),
      Q => iqcor_coeff_1_r(0),
      R => '0'
    );
\iqcor_coeff_1_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => Q(10),
      Q => iqcor_coeff_1_r(10),
      R => '0'
    );
\iqcor_coeff_1_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => Q(11),
      Q => iqcor_coeff_1_r(11),
      R => '0'
    );
\iqcor_coeff_1_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => Q(12),
      Q => iqcor_coeff_1_r(12),
      R => '0'
    );
\iqcor_coeff_1_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => Q(13),
      Q => iqcor_coeff_1_r(13),
      R => '0'
    );
\iqcor_coeff_1_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => Q(14),
      Q => iqcor_coeff_1_r(14),
      R => '0'
    );
\iqcor_coeff_1_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => Q(15),
      Q => iqcor_coeff_1_r(15),
      R => '0'
    );
\iqcor_coeff_1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => Q(1),
      Q => iqcor_coeff_1_r(1),
      R => '0'
    );
\iqcor_coeff_1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => Q(2),
      Q => iqcor_coeff_1_r(2),
      R => '0'
    );
\iqcor_coeff_1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => Q(3),
      Q => iqcor_coeff_1_r(3),
      R => '0'
    );
\iqcor_coeff_1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => Q(4),
      Q => iqcor_coeff_1_r(4),
      R => '0'
    );
\iqcor_coeff_1_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => Q(5),
      Q => iqcor_coeff_1_r(5),
      R => '0'
    );
\iqcor_coeff_1_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => Q(6),
      Q => iqcor_coeff_1_r(6),
      R => '0'
    );
\iqcor_coeff_1_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => Q(7),
      Q => iqcor_coeff_1_r(7),
      R => '0'
    );
\iqcor_coeff_1_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => Q(8),
      Q => iqcor_coeff_1_r(8),
      R => '0'
    );
\iqcor_coeff_1_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => Q(9),
      Q => iqcor_coeff_1_r(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_dac_interpolate_0_ad_iqcor_3 is
  port (
    dac_valid_corrected : out STD_LOGIC;
    \g_loop[0].data_int_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac_data_a : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac_clk : in STD_LOGIC;
    dac_valid_a : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_dac_interpolate_0_ad_iqcor_3 : entity is "ad_iqcor";
end system_axi_dac_interpolate_0_ad_iqcor_3;

architecture STRUCTURE of system_axi_dac_interpolate_0_ad_iqcor_3 is
  signal \g_loop[0].i_mul_i_n_16\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_17\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_18\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_19\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_20\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_21\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_22\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_23\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_24\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_25\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_26\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_27\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_28\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_29\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_30\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_31\ : STD_LOGIC;
  signal \g_loop[0].i_mul_i_n_32\ : STD_LOGIC;
  signal \g_loop[0].p1_data_i\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \g_loop[0].p1_data_p\ : STD_LOGIC_VECTOR ( 29 downto 14 );
  signal \g_loop[0].p1_data_p_i_s\ : STD_LOGIC_VECTOR ( 29 downto 14 );
  signal \g_loop[0].p1_valid_reg_srl3_n_0\ : STD_LOGIC;
  signal iqcor_coeff_1_r : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \g_loop[0].data_int[0]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[10]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[11]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[12]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[13]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[14]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[15]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[2]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[3]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[4]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[5]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[6]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[7]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[8]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \g_loop[0].data_int[9]_i_1\ : label is "soft_lutpair25";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \g_loop[0].p1_valid_reg_srl3\ : label is "inst/\i_filter_a/i_ad_iqcor/g_loop ";
  attribute srl_name : string;
  attribute srl_name of \g_loop[0].p1_valid_reg_srl3\ : label is "inst/\i_filter_a/i_ad_iqcor/g_loop[0].p1_valid_reg_srl3 ";
begin
\g_loop[0].data_int[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(14),
      I1 => Q(16),
      I2 => \g_loop[0].p1_data_i\(0),
      O => p_0_in(0)
    );
\g_loop[0].data_int[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(24),
      I1 => Q(16),
      I2 => \g_loop[0].p1_data_i\(10),
      O => p_0_in(10)
    );
\g_loop[0].data_int[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(25),
      I1 => Q(16),
      I2 => \g_loop[0].p1_data_i\(11),
      O => p_0_in(11)
    );
\g_loop[0].data_int[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(26),
      I1 => Q(16),
      I2 => \g_loop[0].p1_data_i\(12),
      O => p_0_in(12)
    );
\g_loop[0].data_int[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(27),
      I1 => Q(16),
      I2 => \g_loop[0].p1_data_i\(13),
      O => p_0_in(13)
    );
\g_loop[0].data_int[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(28),
      I1 => Q(16),
      I2 => \g_loop[0].p1_data_i\(14),
      O => p_0_in(14)
    );
\g_loop[0].data_int[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(29),
      I1 => Q(16),
      I2 => \g_loop[0].p1_data_i\(15),
      O => p_0_in(15)
    );
\g_loop[0].data_int[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(15),
      I1 => Q(16),
      I2 => \g_loop[0].p1_data_i\(1),
      O => p_0_in(1)
    );
\g_loop[0].data_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(16),
      I1 => Q(16),
      I2 => \g_loop[0].p1_data_i\(2),
      O => p_0_in(2)
    );
\g_loop[0].data_int[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(17),
      I1 => Q(16),
      I2 => \g_loop[0].p1_data_i\(3),
      O => p_0_in(3)
    );
\g_loop[0].data_int[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(18),
      I1 => Q(16),
      I2 => \g_loop[0].p1_data_i\(4),
      O => p_0_in(4)
    );
\g_loop[0].data_int[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(19),
      I1 => Q(16),
      I2 => \g_loop[0].p1_data_i\(5),
      O => p_0_in(5)
    );
\g_loop[0].data_int[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(20),
      I1 => Q(16),
      I2 => \g_loop[0].p1_data_i\(6),
      O => p_0_in(6)
    );
\g_loop[0].data_int[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(21),
      I1 => Q(16),
      I2 => \g_loop[0].p1_data_i\(7),
      O => p_0_in(7)
    );
\g_loop[0].data_int[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(22),
      I1 => Q(16),
      I2 => \g_loop[0].p1_data_i\(8),
      O => p_0_in(8)
    );
\g_loop[0].data_int[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_loop[0].p1_data_p\(23),
      I1 => Q(16),
      I2 => \g_loop[0].p1_data_i\(9),
      O => p_0_in(9)
    );
\g_loop[0].data_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => p_0_in(0),
      Q => \g_loop[0].data_int_reg[15]_0\(0),
      R => '0'
    );
\g_loop[0].data_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => p_0_in(10),
      Q => \g_loop[0].data_int_reg[15]_0\(10),
      R => '0'
    );
\g_loop[0].data_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => p_0_in(11),
      Q => \g_loop[0].data_int_reg[15]_0\(11),
      R => '0'
    );
\g_loop[0].data_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => p_0_in(12),
      Q => \g_loop[0].data_int_reg[15]_0\(12),
      R => '0'
    );
\g_loop[0].data_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => p_0_in(13),
      Q => \g_loop[0].data_int_reg[15]_0\(13),
      R => '0'
    );
\g_loop[0].data_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => p_0_in(14),
      Q => \g_loop[0].data_int_reg[15]_0\(14),
      R => '0'
    );
\g_loop[0].data_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => p_0_in(15),
      Q => \g_loop[0].data_int_reg[15]_0\(15),
      R => '0'
    );
\g_loop[0].data_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => p_0_in(1),
      Q => \g_loop[0].data_int_reg[15]_0\(1),
      R => '0'
    );
\g_loop[0].data_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => p_0_in(2),
      Q => \g_loop[0].data_int_reg[15]_0\(2),
      R => '0'
    );
\g_loop[0].data_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => p_0_in(3),
      Q => \g_loop[0].data_int_reg[15]_0\(3),
      R => '0'
    );
\g_loop[0].data_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => p_0_in(4),
      Q => \g_loop[0].data_int_reg[15]_0\(4),
      R => '0'
    );
\g_loop[0].data_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => p_0_in(5),
      Q => \g_loop[0].data_int_reg[15]_0\(5),
      R => '0'
    );
\g_loop[0].data_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => p_0_in(6),
      Q => \g_loop[0].data_int_reg[15]_0\(6),
      R => '0'
    );
\g_loop[0].data_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => p_0_in(7),
      Q => \g_loop[0].data_int_reg[15]_0\(7),
      R => '0'
    );
\g_loop[0].data_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => p_0_in(8),
      Q => \g_loop[0].data_int_reg[15]_0\(8),
      R => '0'
    );
\g_loop[0].data_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => p_0_in(9),
      Q => \g_loop[0].data_int_reg[15]_0\(9),
      R => '0'
    );
\g_loop[0].i_mul_i\: entity work.system_axi_dac_interpolate_0_ad_mul_4
     port map (
      D(15 downto 0) => \g_loop[0].p1_data_p_i_s\(29 downto 14),
      Q(15 downto 0) => iqcor_coeff_1_r(15 downto 0),
      dac_clk => dac_clk,
      dac_data_a(15 downto 0) => dac_data_a(15 downto 0),
      dac_data_a_0_sp_1 => \g_loop[0].i_mul_i_n_32\,
      dac_data_a_10_sp_1 => \g_loop[0].i_mul_i_n_22\,
      dac_data_a_11_sp_1 => \g_loop[0].i_mul_i_n_21\,
      dac_data_a_12_sp_1 => \g_loop[0].i_mul_i_n_20\,
      dac_data_a_13_sp_1 => \g_loop[0].i_mul_i_n_19\,
      dac_data_a_14_sp_1 => \g_loop[0].i_mul_i_n_18\,
      dac_data_a_15_sp_1 => \g_loop[0].i_mul_i_n_17\,
      dac_data_a_1_sp_1 => \g_loop[0].i_mul_i_n_31\,
      dac_data_a_2_sp_1 => \g_loop[0].i_mul_i_n_30\,
      dac_data_a_3_sp_1 => \g_loop[0].i_mul_i_n_29\,
      dac_data_a_4_sp_1 => \g_loop[0].i_mul_i_n_28\,
      dac_data_a_5_sp_1 => \g_loop[0].i_mul_i_n_27\,
      dac_data_a_6_sp_1 => \g_loop[0].i_mul_i_n_26\,
      dac_data_a_7_sp_1 => \g_loop[0].i_mul_i_n_25\,
      dac_data_a_8_sp_1 => \g_loop[0].i_mul_i_n_24\,
      dac_data_a_9_sp_1 => \g_loop[0].i_mul_i_n_23\,
      dac_valid_a => dac_valid_a,
      \p1_ddata_reg[16]_0\ => \g_loop[0].i_mul_i_n_16\
    );
\g_loop[0].p1_data_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_32\,
      Q => \g_loop[0].p1_data_i\(0),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_22\,
      Q => \g_loop[0].p1_data_i\(10),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_21\,
      Q => \g_loop[0].p1_data_i\(11),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_20\,
      Q => \g_loop[0].p1_data_i\(12),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_19\,
      Q => \g_loop[0].p1_data_i\(13),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_18\,
      Q => \g_loop[0].p1_data_i\(14),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_17\,
      Q => \g_loop[0].p1_data_i\(15),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_31\,
      Q => \g_loop[0].p1_data_i\(1),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_30\,
      Q => \g_loop[0].p1_data_i\(2),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_29\,
      Q => \g_loop[0].p1_data_i\(3),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_28\,
      Q => \g_loop[0].p1_data_i\(4),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_27\,
      Q => \g_loop[0].p1_data_i\(5),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_26\,
      Q => \g_loop[0].p1_data_i\(6),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_25\,
      Q => \g_loop[0].p1_data_i\(7),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_24\,
      Q => \g_loop[0].p1_data_i\(8),
      R => '0'
    );
\g_loop[0].p1_data_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].i_mul_i_n_23\,
      Q => \g_loop[0].p1_data_i\(9),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(14),
      Q => \g_loop[0].p1_data_p\(14),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(15),
      Q => \g_loop[0].p1_data_p\(15),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(16),
      Q => \g_loop[0].p1_data_p\(16),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(17),
      Q => \g_loop[0].p1_data_p\(17),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(18),
      Q => \g_loop[0].p1_data_p\(18),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(19),
      Q => \g_loop[0].p1_data_p\(19),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(20),
      Q => \g_loop[0].p1_data_p\(20),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(21),
      Q => \g_loop[0].p1_data_p\(21),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(22),
      Q => \g_loop[0].p1_data_p\(22),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(23),
      Q => \g_loop[0].p1_data_p\(23),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(24),
      Q => \g_loop[0].p1_data_p\(24),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(25),
      Q => \g_loop[0].p1_data_p\(25),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(26),
      Q => \g_loop[0].p1_data_p\(26),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(27),
      Q => \g_loop[0].p1_data_p\(27),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(28),
      Q => \g_loop[0].p1_data_p\(28),
      R => '0'
    );
\g_loop[0].p1_data_p_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].p1_data_p_i_s\(29),
      Q => \g_loop[0].p1_data_p\(29),
      R => '0'
    );
\g_loop[0].p1_valid_reg_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => \g_loop[0].i_mul_i_n_16\,
      Q => \g_loop[0].p1_valid_reg_srl3_n_0\
    );
\g_loop[0].valid_int_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \g_loop[0].p1_valid_reg_srl3_n_0\,
      Q => dac_valid_corrected,
      R => '0'
    );
\iqcor_coeff_1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => Q(0),
      Q => iqcor_coeff_1_r(0),
      R => '0'
    );
\iqcor_coeff_1_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => Q(10),
      Q => iqcor_coeff_1_r(10),
      R => '0'
    );
\iqcor_coeff_1_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => Q(11),
      Q => iqcor_coeff_1_r(11),
      R => '0'
    );
\iqcor_coeff_1_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => Q(12),
      Q => iqcor_coeff_1_r(12),
      R => '0'
    );
\iqcor_coeff_1_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => Q(13),
      Q => iqcor_coeff_1_r(13),
      R => '0'
    );
\iqcor_coeff_1_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => Q(14),
      Q => iqcor_coeff_1_r(14),
      R => '0'
    );
\iqcor_coeff_1_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => Q(15),
      Q => iqcor_coeff_1_r(15),
      R => '0'
    );
\iqcor_coeff_1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => Q(1),
      Q => iqcor_coeff_1_r(1),
      R => '0'
    );
\iqcor_coeff_1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => Q(2),
      Q => iqcor_coeff_1_r(2),
      R => '0'
    );
\iqcor_coeff_1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => Q(3),
      Q => iqcor_coeff_1_r(3),
      R => '0'
    );
\iqcor_coeff_1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => Q(4),
      Q => iqcor_coeff_1_r(4),
      R => '0'
    );
\iqcor_coeff_1_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => Q(5),
      Q => iqcor_coeff_1_r(5),
      R => '0'
    );
\iqcor_coeff_1_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => Q(6),
      Q => iqcor_coeff_1_r(6),
      R => '0'
    );
\iqcor_coeff_1_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => Q(7),
      Q => iqcor_coeff_1_r(7),
      R => '0'
    );
\iqcor_coeff_1_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => Q(8),
      Q => iqcor_coeff_1_r(8),
      R => '0'
    );
\iqcor_coeff_1_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => Q(9),
      Q => iqcor_coeff_1_r(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_dac_interpolate_0_axi_dac_interpolate_filter is
  port (
    cur_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    dac_cic_valid : out STD_LOGIC;
    cic_change_rate : out STD_LOGIC;
    \cur_count_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dac_valid_corrected : out STD_LOGIC;
    \d_data_cntrl_int_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    transfer_reg_0 : out STD_LOGIC;
    stop_transfer : out STD_LOGIC;
    dma_valid_m_reg_r_3_0 : out STD_LOGIC;
    dac_valid_out_a : out STD_LOGIC;
    dma_ready_a : out STD_LOGIC;
    transmit_ready_reg_0 : out STD_LOGIC;
    dac_int_data_a : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \filter_mask_d1_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dac_data_a : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac_clk : in STD_LOGIC;
    reset0 : in STD_LOGIC;
    cic_change_rate_reg_0 : in STD_LOGIC;
    reset02_out : in STD_LOGIC;
    \interpolation_counter_reg[31]_0\ : in STD_LOGIC;
    \cur_count1_carry__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cur_count1_carry_i_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cur_count1_carry_i_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    cur_count1_carry_i_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cur_count1_carry_i_1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_count1_carry__1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    filter_enable_reg_0 : in STD_LOGIC;
    transfer_reg_1 : in STD_LOGIC;
    stop_transfer_reg_0 : in STD_LOGIC;
    dac_valid_a : in STD_LOGIC;
    dac_rst : in STD_LOGIC;
    p_1_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_int_ready_reg_0 : in STD_LOGIC;
    dac_int_ready_reg_1 : in STD_LOGIC;
    dma_valid_a : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 52 downto 0 );
    dma_valid_b : in STD_LOGIC;
    \cur_count1_carry__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_enable_a : in STD_LOGIC;
    \sumdelay_pipeline2_reg[0][30]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_dac_interpolate_0_axi_dac_interpolate_filter : entity is "axi_dac_interpolate_filter";
end system_axi_dac_interpolate_0_axi_dac_interpolate_filter;

architecture STRUCTURE of system_axi_dac_interpolate_0_axi_dac_interpolate_filter is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cic_interpolation_n_10 : STD_LOGIC;
  signal cic_interpolation_n_11 : STD_LOGIC;
  signal cic_interpolation_n_12 : STD_LOGIC;
  signal cic_interpolation_n_13 : STD_LOGIC;
  signal cic_interpolation_n_14 : STD_LOGIC;
  signal cic_interpolation_n_15 : STD_LOGIC;
  signal cic_interpolation_n_16 : STD_LOGIC;
  signal cic_interpolation_n_17 : STD_LOGIC;
  signal cic_interpolation_n_18 : STD_LOGIC;
  signal cic_interpolation_n_19 : STD_LOGIC;
  signal cic_interpolation_n_2 : STD_LOGIC;
  signal cic_interpolation_n_4 : STD_LOGIC;
  signal cic_interpolation_n_5 : STD_LOGIC;
  signal cic_interpolation_n_6 : STD_LOGIC;
  signal cic_interpolation_n_7 : STD_LOGIC;
  signal cic_interpolation_n_8 : STD_LOGIC;
  signal cic_interpolation_n_9 : STD_LOGIC;
  signal \^cur_count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dac_cic_valid\ : STD_LOGIC;
  signal dac_int_ready : STD_LOGIC;
  signal \^dac_valid_corrected\ : STD_LOGIC;
  signal \dma_valid_m_reg[3]_srl4___i_filter_a_dma_valid_m_reg_r_2_n_0\ : STD_LOGIC;
  signal \dma_valid_m_reg[4]_i_filter_a_dma_valid_m_reg_r_3_n_0\ : STD_LOGIC;
  signal dma_valid_m_reg_gate_n_0 : STD_LOGIC;
  signal dma_valid_m_reg_r_0_n_0 : STD_LOGIC;
  signal dma_valid_m_reg_r_1_n_0 : STD_LOGIC;
  signal dma_valid_m_reg_r_2_n_0 : STD_LOGIC;
  signal \^dma_valid_m_reg_r_3_0\ : STD_LOGIC;
  signal dma_valid_m_reg_r_n_0 : STD_LOGIC;
  signal filter_enable : STD_LOGIC;
  signal fir_interpolation_n_1 : STD_LOGIC;
  signal fir_interpolation_n_10 : STD_LOGIC;
  signal fir_interpolation_n_11 : STD_LOGIC;
  signal fir_interpolation_n_12 : STD_LOGIC;
  signal fir_interpolation_n_13 : STD_LOGIC;
  signal fir_interpolation_n_14 : STD_LOGIC;
  signal fir_interpolation_n_15 : STD_LOGIC;
  signal fir_interpolation_n_16 : STD_LOGIC;
  signal fir_interpolation_n_17 : STD_LOGIC;
  signal fir_interpolation_n_18 : STD_LOGIC;
  signal fir_interpolation_n_19 : STD_LOGIC;
  signal fir_interpolation_n_2 : STD_LOGIC;
  signal fir_interpolation_n_20 : STD_LOGIC;
  signal fir_interpolation_n_21 : STD_LOGIC;
  signal fir_interpolation_n_22 : STD_LOGIC;
  signal fir_interpolation_n_23 : STD_LOGIC;
  signal fir_interpolation_n_24 : STD_LOGIC;
  signal fir_interpolation_n_25 : STD_LOGIC;
  signal fir_interpolation_n_26 : STD_LOGIC;
  signal fir_interpolation_n_27 : STD_LOGIC;
  signal fir_interpolation_n_28 : STD_LOGIC;
  signal fir_interpolation_n_29 : STD_LOGIC;
  signal fir_interpolation_n_3 : STD_LOGIC;
  signal fir_interpolation_n_30 : STD_LOGIC;
  signal fir_interpolation_n_31 : STD_LOGIC;
  signal fir_interpolation_n_4 : STD_LOGIC;
  signal fir_interpolation_n_5 : STD_LOGIC;
  signal fir_interpolation_n_6 : STD_LOGIC;
  signal fir_interpolation_n_7 : STD_LOGIC;
  signal fir_interpolation_n_8 : STD_LOGIC;
  signal fir_interpolation_n_9 : STD_LOGIC;
  signal \g_loop[0].data_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \interpolation_counter0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \interpolation_counter0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \interpolation_counter0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \interpolation_counter0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \interpolation_counter0_carry__0_n_0\ : STD_LOGIC;
  signal \interpolation_counter0_carry__0_n_1\ : STD_LOGIC;
  signal \interpolation_counter0_carry__0_n_2\ : STD_LOGIC;
  signal \interpolation_counter0_carry__0_n_3\ : STD_LOGIC;
  signal \interpolation_counter0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \interpolation_counter0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \interpolation_counter0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \interpolation_counter0_carry__1_n_2\ : STD_LOGIC;
  signal \interpolation_counter0_carry__1_n_3\ : STD_LOGIC;
  signal interpolation_counter0_carry_i_1_n_0 : STD_LOGIC;
  signal interpolation_counter0_carry_i_2_n_0 : STD_LOGIC;
  signal interpolation_counter0_carry_i_3_n_0 : STD_LOGIC;
  signal interpolation_counter0_carry_i_4_n_0 : STD_LOGIC;
  signal interpolation_counter0_carry_n_0 : STD_LOGIC;
  signal interpolation_counter0_carry_n_1 : STD_LOGIC;
  signal interpolation_counter0_carry_n_2 : STD_LOGIC;
  signal interpolation_counter0_carry_n_3 : STD_LOGIC;
  signal \interpolation_counter[0]_i_5_n_0\ : STD_LOGIC;
  signal interpolation_counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \interpolation_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \interpolation_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \interpolation_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \interpolation_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \interpolation_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \interpolation_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \interpolation_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \interpolation_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \interpolation_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \interpolation_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \interpolation_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \interpolation_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \interpolation_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \interpolation_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \interpolation_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \interpolation_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \interpolation_counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \interpolation_counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \interpolation_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \interpolation_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \interpolation_counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \interpolation_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \interpolation_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \interpolation_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \interpolation_counter_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \interpolation_counter_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \interpolation_counter_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \interpolation_counter_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \interpolation_counter_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \interpolation_counter_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \interpolation_counter_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \interpolation_counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \interpolation_counter_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \interpolation_counter_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \interpolation_counter_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \interpolation_counter_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \interpolation_counter_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \interpolation_counter_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \interpolation_counter_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \interpolation_counter_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \interpolation_counter_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \interpolation_counter_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \interpolation_counter_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \interpolation_counter_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \interpolation_counter_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \interpolation_counter_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \interpolation_counter_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \interpolation_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \interpolation_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \interpolation_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \interpolation_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \interpolation_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \interpolation_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \interpolation_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \interpolation_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \interpolation_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \interpolation_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \interpolation_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \interpolation_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \interpolation_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \interpolation_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \interpolation_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \interpolation_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^transfer_reg_0\ : STD_LOGIC;
  signal transmit_ready : STD_LOGIC;
  signal transmit_ready_i_1_n_0 : STD_LOGIC;
  signal NLW_interpolation_counter0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_interpolation_counter0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_interpolation_counter0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_interpolation_counter0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_interpolation_counter_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dac_int_data_a[0]_INST_0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \dac_int_data_a[10]_INST_0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \dac_int_data_a[11]_INST_0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \dac_int_data_a[12]_INST_0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \dac_int_data_a[13]_INST_0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \dac_int_data_a[14]_INST_0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \dac_int_data_a[15]_INST_0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \dac_int_data_a[1]_INST_0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \dac_int_data_a[2]_INST_0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \dac_int_data_a[3]_INST_0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \dac_int_data_a[4]_INST_0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \dac_int_data_a[5]_INST_0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \dac_int_data_a[6]_INST_0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \dac_int_data_a[7]_INST_0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \dac_int_data_a[8]_INST_0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \dac_int_data_a[9]_INST_0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of dma_ready_a_INST_0 : label is "soft_lutpair29";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \dma_valid_m_reg[3]_srl4___i_filter_a_dma_valid_m_reg_r_2\ : label is "inst/\i_filter_a/dma_valid_m_reg ";
  attribute srl_name : string;
  attribute srl_name of \dma_valid_m_reg[3]_srl4___i_filter_a_dma_valid_m_reg_r_2\ : label is "inst/\i_filter_a/dma_valid_m_reg[3]_srl4___i_filter_a_dma_valid_m_reg_r_2 ";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \interpolation_counter_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \interpolation_counter_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \interpolation_counter_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \interpolation_counter_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \interpolation_counter_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \interpolation_counter_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \interpolation_counter_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \interpolation_counter_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of underflow_INST_0_i_1 : label is "soft_lutpair29";
begin
  CO(0) <= \^co\(0);
  cur_count(0) <= \^cur_count\(0);
  dac_cic_valid <= \^dac_cic_valid\;
  dac_valid_corrected <= \^dac_valid_corrected\;
  dma_valid_m_reg_r_3_0 <= \^dma_valid_m_reg_r_3_0\;
  transfer_reg_0 <= \^transfer_reg_0\;
cic_change_rate_reg: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => cic_change_rate_reg_0,
      Q => cic_change_rate,
      R => '0'
    );
cic_interpolation: entity work.system_axi_dac_interpolate_0_cic_interp_1
     port map (
      B(0) => \^cur_count\(0),
      CO(0) => \^co\(0),
      DI(0) => DI(0),
      E(0) => \^dac_valid_corrected\,
      Q(2 downto 0) => Q(2 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \cur_count1_carry__0_0\(1 downto 0) => \cur_count1_carry__0\(1 downto 0),
      \cur_count1_carry__0_1\(0) => \cur_count1_carry__0_0\(0),
      \cur_count1_carry__1_0\(1 downto 0) => \cur_count1_carry__1\(1 downto 0),
      cur_count1_carry_i_1_0(7 downto 0) => cur_count1_carry_i_1(7 downto 0),
      cur_count1_carry_i_1_1(0) => cur_count1_carry_i_1_0(0),
      cur_count1_carry_i_3_0(3 downto 0) => cur_count1_carry_i_3(3 downto 0),
      cur_count1_carry_i_4_0(0) => cur_count1_carry_i_4(0),
      \cur_count_reg[0]_0\ => cic_interpolation_n_2,
      \cur_count_reg[15]_0\(0) => \cur_count_reg[15]\(0),
      \cur_count_reg[2]_0\(0) => \^dac_cic_valid\,
      \d_data_cntrl_int_reg[1]\(0) => \d_data_cntrl_int_reg[1]\(0),
      dac_clk => dac_clk,
      dac_int_ready_reg => dac_int_ready_reg_0,
      dac_int_ready_reg_0 => dac_int_ready_reg_1,
      dac_int_ready_reg_1 => filter_enable_reg_0,
      \input_register_reg[30]_0\(30) => fir_interpolation_n_1,
      \input_register_reg[30]_0\(29) => fir_interpolation_n_2,
      \input_register_reg[30]_0\(28) => fir_interpolation_n_3,
      \input_register_reg[30]_0\(27) => fir_interpolation_n_4,
      \input_register_reg[30]_0\(26) => fir_interpolation_n_5,
      \input_register_reg[30]_0\(25) => fir_interpolation_n_6,
      \input_register_reg[30]_0\(24) => fir_interpolation_n_7,
      \input_register_reg[30]_0\(23) => fir_interpolation_n_8,
      \input_register_reg[30]_0\(22) => fir_interpolation_n_9,
      \input_register_reg[30]_0\(21) => fir_interpolation_n_10,
      \input_register_reg[30]_0\(20) => fir_interpolation_n_11,
      \input_register_reg[30]_0\(19) => fir_interpolation_n_12,
      \input_register_reg[30]_0\(18) => fir_interpolation_n_13,
      \input_register_reg[30]_0\(17) => fir_interpolation_n_14,
      \input_register_reg[30]_0\(16) => fir_interpolation_n_15,
      \input_register_reg[30]_0\(15) => fir_interpolation_n_16,
      \input_register_reg[30]_0\(14) => fir_interpolation_n_17,
      \input_register_reg[30]_0\(13) => fir_interpolation_n_18,
      \input_register_reg[30]_0\(12) => fir_interpolation_n_19,
      \input_register_reg[30]_0\(11) => fir_interpolation_n_20,
      \input_register_reg[30]_0\(10) => fir_interpolation_n_21,
      \input_register_reg[30]_0\(9) => fir_interpolation_n_22,
      \input_register_reg[30]_0\(8) => fir_interpolation_n_23,
      \input_register_reg[30]_0\(7) => fir_interpolation_n_24,
      \input_register_reg[30]_0\(6) => fir_interpolation_n_25,
      \input_register_reg[30]_0\(5) => fir_interpolation_n_26,
      \input_register_reg[30]_0\(4) => fir_interpolation_n_27,
      \input_register_reg[30]_0\(3) => fir_interpolation_n_28,
      \input_register_reg[30]_0\(2) => fir_interpolation_n_29,
      \input_register_reg[30]_0\(1) => fir_interpolation_n_30,
      \input_register_reg[30]_0\(0) => fir_interpolation_n_31,
      \output_register_reg[31]_0\(15) => cic_interpolation_n_4,
      \output_register_reg[31]_0\(14) => cic_interpolation_n_5,
      \output_register_reg[31]_0\(13) => cic_interpolation_n_6,
      \output_register_reg[31]_0\(12) => cic_interpolation_n_7,
      \output_register_reg[31]_0\(11) => cic_interpolation_n_8,
      \output_register_reg[31]_0\(10) => cic_interpolation_n_9,
      \output_register_reg[31]_0\(9) => cic_interpolation_n_10,
      \output_register_reg[31]_0\(8) => cic_interpolation_n_11,
      \output_register_reg[31]_0\(7) => cic_interpolation_n_12,
      \output_register_reg[31]_0\(6) => cic_interpolation_n_13,
      \output_register_reg[31]_0\(5) => cic_interpolation_n_14,
      \output_register_reg[31]_0\(4) => cic_interpolation_n_15,
      \output_register_reg[31]_0\(3) => cic_interpolation_n_16,
      \output_register_reg[31]_0\(2) => cic_interpolation_n_17,
      \output_register_reg[31]_0\(1) => cic_interpolation_n_18,
      \output_register_reg[31]_0\(0) => cic_interpolation_n_19,
      reset02_out => reset02_out
    );
\dac_int_data_a[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cic_interpolation_n_19,
      I1 => filter_enable,
      I2 => \g_loop[0].data_int\(0),
      O => dac_int_data_a(0)
    );
\dac_int_data_a[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cic_interpolation_n_9,
      I1 => filter_enable,
      I2 => \g_loop[0].data_int\(10),
      O => dac_int_data_a(10)
    );
\dac_int_data_a[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cic_interpolation_n_8,
      I1 => filter_enable,
      I2 => \g_loop[0].data_int\(11),
      O => dac_int_data_a(11)
    );
\dac_int_data_a[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cic_interpolation_n_7,
      I1 => filter_enable,
      I2 => \g_loop[0].data_int\(12),
      O => dac_int_data_a(12)
    );
\dac_int_data_a[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cic_interpolation_n_6,
      I1 => filter_enable,
      I2 => \g_loop[0].data_int\(13),
      O => dac_int_data_a(13)
    );
\dac_int_data_a[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cic_interpolation_n_5,
      I1 => filter_enable,
      I2 => \g_loop[0].data_int\(14),
      O => dac_int_data_a(14)
    );
\dac_int_data_a[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cic_interpolation_n_4,
      I1 => filter_enable,
      I2 => \g_loop[0].data_int\(15),
      O => dac_int_data_a(15)
    );
\dac_int_data_a[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cic_interpolation_n_18,
      I1 => filter_enable,
      I2 => \g_loop[0].data_int\(1),
      O => dac_int_data_a(1)
    );
\dac_int_data_a[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cic_interpolation_n_17,
      I1 => filter_enable,
      I2 => \g_loop[0].data_int\(2),
      O => dac_int_data_a(2)
    );
\dac_int_data_a[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cic_interpolation_n_16,
      I1 => filter_enable,
      I2 => \g_loop[0].data_int\(3),
      O => dac_int_data_a(3)
    );
\dac_int_data_a[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cic_interpolation_n_15,
      I1 => filter_enable,
      I2 => \g_loop[0].data_int\(4),
      O => dac_int_data_a(4)
    );
\dac_int_data_a[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cic_interpolation_n_14,
      I1 => filter_enable,
      I2 => \g_loop[0].data_int\(5),
      O => dac_int_data_a(5)
    );
\dac_int_data_a[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cic_interpolation_n_13,
      I1 => filter_enable,
      I2 => \g_loop[0].data_int\(6),
      O => dac_int_data_a(6)
    );
\dac_int_data_a[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cic_interpolation_n_12,
      I1 => filter_enable,
      I2 => \g_loop[0].data_int\(7),
      O => dac_int_data_a(7)
    );
\dac_int_data_a[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cic_interpolation_n_11,
      I1 => filter_enable,
      I2 => \g_loop[0].data_int\(8),
      O => dac_int_data_a(8)
    );
\dac_int_data_a[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cic_interpolation_n_10,
      I1 => filter_enable,
      I2 => \g_loop[0].data_int\(9),
      O => dac_int_data_a(9)
    );
dac_int_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => cic_interpolation_n_2,
      Q => dac_int_ready,
      R => '0'
    );
dma_ready_a_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => transmit_ready,
      I1 => dac_int_ready,
      O => dma_ready_a
    );
\dma_valid_m_reg[3]_srl4___i_filter_a_dma_valid_m_reg_r_2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => p_1_out(0),
      Q => \dma_valid_m_reg[3]_srl4___i_filter_a_dma_valid_m_reg_r_2_n_0\
    );
\dma_valid_m_reg[4]_i_filter_a_dma_valid_m_reg_r_3\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \dma_valid_m_reg[3]_srl4___i_filter_a_dma_valid_m_reg_r_2_n_0\,
      Q => \dma_valid_m_reg[4]_i_filter_a_dma_valid_m_reg_r_3_n_0\,
      R => '0'
    );
\dma_valid_m_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => dma_valid_m_reg_gate_n_0,
      Q => dac_valid_out_a,
      R => dac_rst
    );
dma_valid_m_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dma_valid_m_reg[4]_i_filter_a_dma_valid_m_reg_r_3_n_0\,
      I1 => \^dma_valid_m_reg_r_3_0\,
      O => dma_valid_m_reg_gate_n_0
    );
dma_valid_m_reg_r: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => '1',
      Q => dma_valid_m_reg_r_n_0,
      R => dac_rst
    );
dma_valid_m_reg_r_0: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => dma_valid_m_reg_r_n_0,
      Q => dma_valid_m_reg_r_0_n_0,
      R => dac_rst
    );
dma_valid_m_reg_r_1: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => dma_valid_m_reg_r_0_n_0,
      Q => dma_valid_m_reg_r_1_n_0,
      R => dac_rst
    );
dma_valid_m_reg_r_2: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => dma_valid_m_reg_r_1_n_0,
      Q => dma_valid_m_reg_r_2_n_0,
      R => dac_rst
    );
dma_valid_m_reg_r_3: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => dma_valid_m_reg_r_2_n_0,
      Q => \^dma_valid_m_reg_r_3_0\,
      R => dac_rst
    );
filter_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => filter_enable_reg_0,
      Q => filter_enable,
      R => '0'
    );
\filter_mask_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => Q(0),
      Q => \filter_mask_d1_reg[2]_0\(0),
      R => '0'
    );
\filter_mask_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => Q(1),
      Q => \filter_mask_d1_reg[2]_0\(1),
      R => '0'
    );
\filter_mask_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => Q(2),
      Q => \filter_mask_d1_reg[2]_0\(2),
      R => '0'
    );
fir_interpolation: entity work.system_axi_dac_interpolate_0_fir_interp_2
     port map (
      B(0) => \^cur_count\(0),
      E(0) => \^dac_cic_valid\,
      Q(15 downto 0) => \g_loop[0].data_int\(15 downto 0),
      dac_clk => dac_clk,
      \output_register_reg[30]_0\(30) => fir_interpolation_n_1,
      \output_register_reg[30]_0\(29) => fir_interpolation_n_2,
      \output_register_reg[30]_0\(28) => fir_interpolation_n_3,
      \output_register_reg[30]_0\(27) => fir_interpolation_n_4,
      \output_register_reg[30]_0\(26) => fir_interpolation_n_5,
      \output_register_reg[30]_0\(25) => fir_interpolation_n_6,
      \output_register_reg[30]_0\(24) => fir_interpolation_n_7,
      \output_register_reg[30]_0\(23) => fir_interpolation_n_8,
      \output_register_reg[30]_0\(22) => fir_interpolation_n_9,
      \output_register_reg[30]_0\(21) => fir_interpolation_n_10,
      \output_register_reg[30]_0\(20) => fir_interpolation_n_11,
      \output_register_reg[30]_0\(19) => fir_interpolation_n_12,
      \output_register_reg[30]_0\(18) => fir_interpolation_n_13,
      \output_register_reg[30]_0\(17) => fir_interpolation_n_14,
      \output_register_reg[30]_0\(16) => fir_interpolation_n_15,
      \output_register_reg[30]_0\(15) => fir_interpolation_n_16,
      \output_register_reg[30]_0\(14) => fir_interpolation_n_17,
      \output_register_reg[30]_0\(13) => fir_interpolation_n_18,
      \output_register_reg[30]_0\(12) => fir_interpolation_n_19,
      \output_register_reg[30]_0\(11) => fir_interpolation_n_20,
      \output_register_reg[30]_0\(10) => fir_interpolation_n_21,
      \output_register_reg[30]_0\(9) => fir_interpolation_n_22,
      \output_register_reg[30]_0\(8) => fir_interpolation_n_23,
      \output_register_reg[30]_0\(7) => fir_interpolation_n_24,
      \output_register_reg[30]_0\(6) => fir_interpolation_n_25,
      \output_register_reg[30]_0\(5) => fir_interpolation_n_26,
      \output_register_reg[30]_0\(4) => fir_interpolation_n_27,
      \output_register_reg[30]_0\(3) => fir_interpolation_n_28,
      \output_register_reg[30]_0\(2) => fir_interpolation_n_29,
      \output_register_reg[30]_0\(1) => fir_interpolation_n_30,
      \output_register_reg[30]_0\(0) => fir_interpolation_n_31,
      reset0 => reset0,
      \sumdelay_pipeline2_reg[0][30]_0\ => \sumdelay_pipeline2_reg[0][30]\
    );
i_ad_iqcor: entity work.system_axi_dac_interpolate_0_ad_iqcor_3
     port map (
      Q(16 downto 0) => Q(52 downto 36),
      dac_clk => dac_clk,
      dac_data_a(15 downto 0) => dac_data_a(15 downto 0),
      dac_valid_a => dac_valid_a,
      dac_valid_corrected => \^dac_valid_corrected\,
      \g_loop[0].data_int_reg[15]_0\(15 downto 0) => \g_loop[0].data_int\(15 downto 0)
    );
interpolation_counter0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => interpolation_counter0_carry_n_0,
      CO(2) => interpolation_counter0_carry_n_1,
      CO(1) => interpolation_counter0_carry_n_2,
      CO(0) => interpolation_counter0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_interpolation_counter0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => interpolation_counter0_carry_i_1_n_0,
      S(2) => interpolation_counter0_carry_i_2_n_0,
      S(1) => interpolation_counter0_carry_i_3_n_0,
      S(0) => interpolation_counter0_carry_i_4_n_0
    );
\interpolation_counter0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => interpolation_counter0_carry_n_0,
      CO(3) => \interpolation_counter0_carry__0_n_0\,
      CO(2) => \interpolation_counter0_carry__0_n_1\,
      CO(1) => \interpolation_counter0_carry__0_n_2\,
      CO(0) => \interpolation_counter0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_interpolation_counter0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \interpolation_counter0_carry__0_i_1_n_0\,
      S(2) => \interpolation_counter0_carry__0_i_2_n_0\,
      S(1) => \interpolation_counter0_carry__0_i_3_n_0\,
      S(0) => \interpolation_counter0_carry__0_i_4_n_0\
    );
\interpolation_counter0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => interpolation_counter_reg(21),
      I1 => Q(24),
      I2 => interpolation_counter_reg(22),
      I3 => Q(25),
      I4 => Q(26),
      I5 => interpolation_counter_reg(23),
      O => \interpolation_counter0_carry__0_i_1_n_0\
    );
\interpolation_counter0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => interpolation_counter_reg(18),
      I1 => Q(21),
      I2 => interpolation_counter_reg(19),
      I3 => Q(22),
      I4 => Q(23),
      I5 => interpolation_counter_reg(20),
      O => \interpolation_counter0_carry__0_i_2_n_0\
    );
\interpolation_counter0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => interpolation_counter_reg(15),
      I1 => Q(18),
      I2 => interpolation_counter_reg(16),
      I3 => Q(19),
      I4 => Q(20),
      I5 => interpolation_counter_reg(17),
      O => \interpolation_counter0_carry__0_i_3_n_0\
    );
\interpolation_counter0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => interpolation_counter_reg(12),
      I1 => Q(15),
      I2 => interpolation_counter_reg(13),
      I3 => Q(16),
      I4 => Q(17),
      I5 => interpolation_counter_reg(14),
      O => \interpolation_counter0_carry__0_i_4_n_0\
    );
\interpolation_counter0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \interpolation_counter0_carry__0_n_0\,
      CO(3) => \NLW_interpolation_counter0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \^co\(0),
      CO(1) => \interpolation_counter0_carry__1_n_2\,
      CO(0) => \interpolation_counter0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_interpolation_counter0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \interpolation_counter0_carry__1_i_1_n_0\,
      S(1) => \interpolation_counter0_carry__1_i_2_n_0\,
      S(0) => \interpolation_counter0_carry__1_i_3_n_0\
    );
\interpolation_counter0_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => interpolation_counter_reg(30),
      I1 => Q(33),
      I2 => Q(34),
      I3 => interpolation_counter_reg(31),
      O => \interpolation_counter0_carry__1_i_1_n_0\
    );
\interpolation_counter0_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => interpolation_counter_reg(27),
      I1 => Q(30),
      I2 => interpolation_counter_reg(28),
      I3 => Q(31),
      I4 => Q(32),
      I5 => interpolation_counter_reg(29),
      O => \interpolation_counter0_carry__1_i_2_n_0\
    );
\interpolation_counter0_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => interpolation_counter_reg(24),
      I1 => Q(27),
      I2 => interpolation_counter_reg(25),
      I3 => Q(28),
      I4 => Q(29),
      I5 => interpolation_counter_reg(26),
      O => \interpolation_counter0_carry__1_i_3_n_0\
    );
interpolation_counter0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => interpolation_counter_reg(9),
      I1 => Q(12),
      I2 => interpolation_counter_reg(10),
      I3 => Q(13),
      I4 => Q(14),
      I5 => interpolation_counter_reg(11),
      O => interpolation_counter0_carry_i_1_n_0
    );
interpolation_counter0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => interpolation_counter_reg(6),
      I1 => Q(9),
      I2 => interpolation_counter_reg(7),
      I3 => Q(10),
      I4 => Q(11),
      I5 => interpolation_counter_reg(8),
      O => interpolation_counter0_carry_i_2_n_0
    );
interpolation_counter0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => interpolation_counter_reg(3),
      I1 => Q(6),
      I2 => interpolation_counter_reg(4),
      I3 => Q(7),
      I4 => Q(8),
      I5 => interpolation_counter_reg(5),
      O => interpolation_counter0_carry_i_3_n_0
    );
interpolation_counter0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => interpolation_counter_reg(0),
      I1 => Q(3),
      I2 => interpolation_counter_reg(1),
      I3 => Q(4),
      I4 => Q(5),
      I5 => interpolation_counter_reg(2),
      O => interpolation_counter0_carry_i_4_n_0
    );
\interpolation_counter[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => interpolation_counter_reg(0),
      O => \interpolation_counter[0]_i_5_n_0\
    );
\interpolation_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[0]_i_2_n_7\,
      Q => interpolation_counter_reg(0),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \interpolation_counter_reg[0]_i_2_n_0\,
      CO(2) => \interpolation_counter_reg[0]_i_2_n_1\,
      CO(1) => \interpolation_counter_reg[0]_i_2_n_2\,
      CO(0) => \interpolation_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \interpolation_counter_reg[0]_i_2_n_4\,
      O(2) => \interpolation_counter_reg[0]_i_2_n_5\,
      O(1) => \interpolation_counter_reg[0]_i_2_n_6\,
      O(0) => \interpolation_counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => interpolation_counter_reg(3 downto 1),
      S(0) => \interpolation_counter[0]_i_5_n_0\
    );
\interpolation_counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[8]_i_1_n_5\,
      Q => interpolation_counter_reg(10),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[8]_i_1_n_4\,
      Q => interpolation_counter_reg(11),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[12]_i_1_n_7\,
      Q => interpolation_counter_reg(12),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \interpolation_counter_reg[8]_i_1_n_0\,
      CO(3) => \interpolation_counter_reg[12]_i_1_n_0\,
      CO(2) => \interpolation_counter_reg[12]_i_1_n_1\,
      CO(1) => \interpolation_counter_reg[12]_i_1_n_2\,
      CO(0) => \interpolation_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \interpolation_counter_reg[12]_i_1_n_4\,
      O(2) => \interpolation_counter_reg[12]_i_1_n_5\,
      O(1) => \interpolation_counter_reg[12]_i_1_n_6\,
      O(0) => \interpolation_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => interpolation_counter_reg(15 downto 12)
    );
\interpolation_counter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[12]_i_1_n_6\,
      Q => interpolation_counter_reg(13),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[12]_i_1_n_5\,
      Q => interpolation_counter_reg(14),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[12]_i_1_n_4\,
      Q => interpolation_counter_reg(15),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[16]_i_1_n_7\,
      Q => interpolation_counter_reg(16),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \interpolation_counter_reg[12]_i_1_n_0\,
      CO(3) => \interpolation_counter_reg[16]_i_1_n_0\,
      CO(2) => \interpolation_counter_reg[16]_i_1_n_1\,
      CO(1) => \interpolation_counter_reg[16]_i_1_n_2\,
      CO(0) => \interpolation_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \interpolation_counter_reg[16]_i_1_n_4\,
      O(2) => \interpolation_counter_reg[16]_i_1_n_5\,
      O(1) => \interpolation_counter_reg[16]_i_1_n_6\,
      O(0) => \interpolation_counter_reg[16]_i_1_n_7\,
      S(3 downto 0) => interpolation_counter_reg(19 downto 16)
    );
\interpolation_counter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[16]_i_1_n_6\,
      Q => interpolation_counter_reg(17),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[16]_i_1_n_5\,
      Q => interpolation_counter_reg(18),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[16]_i_1_n_4\,
      Q => interpolation_counter_reg(19),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[0]_i_2_n_6\,
      Q => interpolation_counter_reg(1),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[20]_i_1_n_7\,
      Q => interpolation_counter_reg(20),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \interpolation_counter_reg[16]_i_1_n_0\,
      CO(3) => \interpolation_counter_reg[20]_i_1_n_0\,
      CO(2) => \interpolation_counter_reg[20]_i_1_n_1\,
      CO(1) => \interpolation_counter_reg[20]_i_1_n_2\,
      CO(0) => \interpolation_counter_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \interpolation_counter_reg[20]_i_1_n_4\,
      O(2) => \interpolation_counter_reg[20]_i_1_n_5\,
      O(1) => \interpolation_counter_reg[20]_i_1_n_6\,
      O(0) => \interpolation_counter_reg[20]_i_1_n_7\,
      S(3 downto 0) => interpolation_counter_reg(23 downto 20)
    );
\interpolation_counter_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[20]_i_1_n_6\,
      Q => interpolation_counter_reg(21),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[20]_i_1_n_5\,
      Q => interpolation_counter_reg(22),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[20]_i_1_n_4\,
      Q => interpolation_counter_reg(23),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[24]_i_1_n_7\,
      Q => interpolation_counter_reg(24),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \interpolation_counter_reg[20]_i_1_n_0\,
      CO(3) => \interpolation_counter_reg[24]_i_1_n_0\,
      CO(2) => \interpolation_counter_reg[24]_i_1_n_1\,
      CO(1) => \interpolation_counter_reg[24]_i_1_n_2\,
      CO(0) => \interpolation_counter_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \interpolation_counter_reg[24]_i_1_n_4\,
      O(2) => \interpolation_counter_reg[24]_i_1_n_5\,
      O(1) => \interpolation_counter_reg[24]_i_1_n_6\,
      O(0) => \interpolation_counter_reg[24]_i_1_n_7\,
      S(3 downto 0) => interpolation_counter_reg(27 downto 24)
    );
\interpolation_counter_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[24]_i_1_n_6\,
      Q => interpolation_counter_reg(25),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[24]_i_1_n_5\,
      Q => interpolation_counter_reg(26),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[24]_i_1_n_4\,
      Q => interpolation_counter_reg(27),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[28]_i_1_n_7\,
      Q => interpolation_counter_reg(28),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \interpolation_counter_reg[24]_i_1_n_0\,
      CO(3) => \NLW_interpolation_counter_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \interpolation_counter_reg[28]_i_1_n_1\,
      CO(1) => \interpolation_counter_reg[28]_i_1_n_2\,
      CO(0) => \interpolation_counter_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \interpolation_counter_reg[28]_i_1_n_4\,
      O(2) => \interpolation_counter_reg[28]_i_1_n_5\,
      O(1) => \interpolation_counter_reg[28]_i_1_n_6\,
      O(0) => \interpolation_counter_reg[28]_i_1_n_7\,
      S(3 downto 0) => interpolation_counter_reg(31 downto 28)
    );
\interpolation_counter_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[28]_i_1_n_6\,
      Q => interpolation_counter_reg(29),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[0]_i_2_n_5\,
      Q => interpolation_counter_reg(2),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[28]_i_1_n_5\,
      Q => interpolation_counter_reg(30),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[28]_i_1_n_4\,
      Q => interpolation_counter_reg(31),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[0]_i_2_n_4\,
      Q => interpolation_counter_reg(3),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[4]_i_1_n_7\,
      Q => interpolation_counter_reg(4),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \interpolation_counter_reg[0]_i_2_n_0\,
      CO(3) => \interpolation_counter_reg[4]_i_1_n_0\,
      CO(2) => \interpolation_counter_reg[4]_i_1_n_1\,
      CO(1) => \interpolation_counter_reg[4]_i_1_n_2\,
      CO(0) => \interpolation_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \interpolation_counter_reg[4]_i_1_n_4\,
      O(2) => \interpolation_counter_reg[4]_i_1_n_5\,
      O(1) => \interpolation_counter_reg[4]_i_1_n_6\,
      O(0) => \interpolation_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => interpolation_counter_reg(7 downto 4)
    );
\interpolation_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[4]_i_1_n_6\,
      Q => interpolation_counter_reg(5),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[4]_i_1_n_5\,
      Q => interpolation_counter_reg(6),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[4]_i_1_n_4\,
      Q => interpolation_counter_reg(7),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[8]_i_1_n_7\,
      Q => interpolation_counter_reg(8),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \interpolation_counter_reg[4]_i_1_n_0\,
      CO(3) => \interpolation_counter_reg[8]_i_1_n_0\,
      CO(2) => \interpolation_counter_reg[8]_i_1_n_1\,
      CO(1) => \interpolation_counter_reg[8]_i_1_n_2\,
      CO(0) => \interpolation_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \interpolation_counter_reg[8]_i_1_n_4\,
      O(2) => \interpolation_counter_reg[8]_i_1_n_5\,
      O(1) => \interpolation_counter_reg[8]_i_1_n_6\,
      O(0) => \interpolation_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => interpolation_counter_reg(11 downto 8)
    );
\interpolation_counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[8]_i_1_n_6\,
      Q => interpolation_counter_reg(9),
      R => \interpolation_counter_reg[31]_0\
    );
stop_transfer_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => stop_transfer_reg_0,
      Q => stop_transfer,
      R => '0'
    );
transfer_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => transfer_reg_1,
      Q => \^transfer_reg_0\,
      R => '0'
    );
transmit_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => dma_valid_a,
      I1 => \^transfer_reg_0\,
      I2 => Q(35),
      I3 => dma_valid_b,
      O => transmit_ready_i_1_n_0
    );
transmit_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => transmit_ready_i_1_n_0,
      Q => transmit_ready,
      R => '0'
    );
underflow_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => transmit_ready,
      I1 => dac_enable_a,
      I2 => dma_valid_a,
      I3 => dac_int_ready,
      O => transmit_ready_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_dac_interpolate_0_axi_dac_interpolate_filter_0 is
  port (
    cur_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    dac_cic_valid : out STD_LOGIC;
    cic_change_rate : out STD_LOGIC;
    \cur_count_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dac_valid_corrected : out STD_LOGIC;
    \d_data_cntrl_int_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \interpolation_counter_reg[30]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    transfer_reg_0 : out STD_LOGIC;
    stop_transfer : out STD_LOGIC;
    dac_valid_out_b : out STD_LOGIC;
    dma_ready_b : out STD_LOGIC;
    underflow : out STD_LOGIC;
    dac_int_data_b : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \filter_mask_d1_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dac_data_b : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac_clk : in STD_LOGIC;
    reset0 : in STD_LOGIC;
    cic_change_rate_reg_0 : in STD_LOGIC;
    reset02_out : in STD_LOGIC;
    \interpolation_counter_reg[31]_0\ : in STD_LOGIC;
    \cur_count1_carry__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cur_count1_carry_i_1__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cur_count1_carry_i_4__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_count1_carry_i_4__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cur_count1_carry_i_3__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_count1_carry_i_3__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cur_count1_carry_i_1__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_count1_carry__1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    filter_enable_reg_0 : in STD_LOGIC;
    transfer_reg_1 : in STD_LOGIC;
    stop_transfer_reg_0 : in STD_LOGIC;
    dac_valid_b : in STD_LOGIC;
    p_1_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dma_valid_m_reg[5]_0\ : in STD_LOGIC;
    dac_rst : in STD_LOGIC;
    dac_int_ready_reg_0 : in STD_LOGIC;
    dac_int_ready_reg_1 : in STD_LOGIC;
    dma_valid_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 52 downto 0 );
    dma_valid_a : in STD_LOGIC;
    \cur_count1_carry__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_enable_b : in STD_LOGIC;
    underflow_0 : in STD_LOGIC;
    \sumdelay_pipeline2_reg[0][30]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_dac_interpolate_0_axi_dac_interpolate_filter_0 : entity is "axi_dac_interpolate_filter";
end system_axi_dac_interpolate_0_axi_dac_interpolate_filter_0;

architecture STRUCTURE of system_axi_dac_interpolate_0_axi_dac_interpolate_filter_0 is
  signal cic_interpolation_n_10 : STD_LOGIC;
  signal cic_interpolation_n_11 : STD_LOGIC;
  signal cic_interpolation_n_12 : STD_LOGIC;
  signal cic_interpolation_n_13 : STD_LOGIC;
  signal cic_interpolation_n_14 : STD_LOGIC;
  signal cic_interpolation_n_15 : STD_LOGIC;
  signal cic_interpolation_n_16 : STD_LOGIC;
  signal cic_interpolation_n_17 : STD_LOGIC;
  signal cic_interpolation_n_18 : STD_LOGIC;
  signal cic_interpolation_n_19 : STD_LOGIC;
  signal cic_interpolation_n_2 : STD_LOGIC;
  signal cic_interpolation_n_4 : STD_LOGIC;
  signal cic_interpolation_n_5 : STD_LOGIC;
  signal cic_interpolation_n_6 : STD_LOGIC;
  signal cic_interpolation_n_7 : STD_LOGIC;
  signal cic_interpolation_n_8 : STD_LOGIC;
  signal cic_interpolation_n_9 : STD_LOGIC;
  signal \^cur_count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dac_cic_valid\ : STD_LOGIC;
  signal dac_int_ready : STD_LOGIC;
  signal \^dac_valid_corrected\ : STD_LOGIC;
  signal \dma_valid_m_reg[3]_srl4___i_filter_a_dma_valid_m_reg_r_2_n_0\ : STD_LOGIC;
  signal \dma_valid_m_reg[4]_i_filter_a_dma_valid_m_reg_r_3_n_0\ : STD_LOGIC;
  signal dma_valid_m_reg_gate_n_0 : STD_LOGIC;
  signal filter_enable : STD_LOGIC;
  signal fir_interpolation_n_1 : STD_LOGIC;
  signal fir_interpolation_n_10 : STD_LOGIC;
  signal fir_interpolation_n_11 : STD_LOGIC;
  signal fir_interpolation_n_12 : STD_LOGIC;
  signal fir_interpolation_n_13 : STD_LOGIC;
  signal fir_interpolation_n_14 : STD_LOGIC;
  signal fir_interpolation_n_15 : STD_LOGIC;
  signal fir_interpolation_n_16 : STD_LOGIC;
  signal fir_interpolation_n_17 : STD_LOGIC;
  signal fir_interpolation_n_18 : STD_LOGIC;
  signal fir_interpolation_n_19 : STD_LOGIC;
  signal fir_interpolation_n_2 : STD_LOGIC;
  signal fir_interpolation_n_20 : STD_LOGIC;
  signal fir_interpolation_n_21 : STD_LOGIC;
  signal fir_interpolation_n_22 : STD_LOGIC;
  signal fir_interpolation_n_23 : STD_LOGIC;
  signal fir_interpolation_n_24 : STD_LOGIC;
  signal fir_interpolation_n_25 : STD_LOGIC;
  signal fir_interpolation_n_26 : STD_LOGIC;
  signal fir_interpolation_n_27 : STD_LOGIC;
  signal fir_interpolation_n_28 : STD_LOGIC;
  signal fir_interpolation_n_29 : STD_LOGIC;
  signal fir_interpolation_n_3 : STD_LOGIC;
  signal fir_interpolation_n_30 : STD_LOGIC;
  signal fir_interpolation_n_31 : STD_LOGIC;
  signal fir_interpolation_n_4 : STD_LOGIC;
  signal fir_interpolation_n_5 : STD_LOGIC;
  signal fir_interpolation_n_6 : STD_LOGIC;
  signal fir_interpolation_n_7 : STD_LOGIC;
  signal fir_interpolation_n_8 : STD_LOGIC;
  signal fir_interpolation_n_9 : STD_LOGIC;
  signal \g_loop[0].data_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \interpolation_counter0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \interpolation_counter0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \interpolation_counter0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \interpolation_counter0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \interpolation_counter0_carry__0_n_0\ : STD_LOGIC;
  signal \interpolation_counter0_carry__0_n_1\ : STD_LOGIC;
  signal \interpolation_counter0_carry__0_n_2\ : STD_LOGIC;
  signal \interpolation_counter0_carry__0_n_3\ : STD_LOGIC;
  signal \interpolation_counter0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \interpolation_counter0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \interpolation_counter0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \interpolation_counter0_carry__1_n_2\ : STD_LOGIC;
  signal \interpolation_counter0_carry__1_n_3\ : STD_LOGIC;
  signal \interpolation_counter0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \interpolation_counter0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \interpolation_counter0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \interpolation_counter0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal interpolation_counter0_carry_n_0 : STD_LOGIC;
  signal interpolation_counter0_carry_n_1 : STD_LOGIC;
  signal interpolation_counter0_carry_n_2 : STD_LOGIC;
  signal interpolation_counter0_carry_n_3 : STD_LOGIC;
  signal \interpolation_counter[0]_i_5__0_n_0\ : STD_LOGIC;
  signal interpolation_counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \interpolation_counter_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \interpolation_counter_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \interpolation_counter_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \interpolation_counter_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \interpolation_counter_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \interpolation_counter_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \interpolation_counter_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \interpolation_counter_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \interpolation_counter_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \interpolation_counter_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \interpolation_counter_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \interpolation_counter_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \interpolation_counter_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \interpolation_counter_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \interpolation_counter_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \interpolation_counter_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \interpolation_counter_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \interpolation_counter_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \interpolation_counter_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \interpolation_counter_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \interpolation_counter_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \interpolation_counter_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \interpolation_counter_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \interpolation_counter_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \interpolation_counter_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \interpolation_counter_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \interpolation_counter_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \interpolation_counter_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \interpolation_counter_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \interpolation_counter_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \interpolation_counter_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \interpolation_counter_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \interpolation_counter_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \interpolation_counter_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \interpolation_counter_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \interpolation_counter_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \interpolation_counter_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \interpolation_counter_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \interpolation_counter_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \interpolation_counter_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \interpolation_counter_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \interpolation_counter_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \interpolation_counter_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \interpolation_counter_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \interpolation_counter_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \interpolation_counter_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \interpolation_counter_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \^interpolation_counter_reg[30]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \interpolation_counter_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \interpolation_counter_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \interpolation_counter_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \interpolation_counter_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \interpolation_counter_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \interpolation_counter_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \interpolation_counter_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \interpolation_counter_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \interpolation_counter_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \interpolation_counter_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \interpolation_counter_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \interpolation_counter_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \interpolation_counter_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \interpolation_counter_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \interpolation_counter_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \interpolation_counter_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \^transfer_reg_0\ : STD_LOGIC;
  signal transmit_ready : STD_LOGIC;
  signal \transmit_ready_i_1__0_n_0\ : STD_LOGIC;
  signal NLW_interpolation_counter0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_interpolation_counter0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_interpolation_counter0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_interpolation_counter0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_interpolation_counter_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dac_int_data_b[0]_INST_0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \dac_int_data_b[10]_INST_0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \dac_int_data_b[11]_INST_0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \dac_int_data_b[12]_INST_0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \dac_int_data_b[13]_INST_0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \dac_int_data_b[14]_INST_0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \dac_int_data_b[15]_INST_0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \dac_int_data_b[1]_INST_0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \dac_int_data_b[2]_INST_0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \dac_int_data_b[3]_INST_0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \dac_int_data_b[4]_INST_0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \dac_int_data_b[5]_INST_0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \dac_int_data_b[6]_INST_0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \dac_int_data_b[7]_INST_0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \dac_int_data_b[8]_INST_0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \dac_int_data_b[9]_INST_0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of dma_ready_b_INST_0 : label is "soft_lutpair46";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \dma_valid_m_reg[3]_srl4___i_filter_a_dma_valid_m_reg_r_2\ : label is "inst/\i_filter_b/dma_valid_m_reg ";
  attribute srl_name : string;
  attribute srl_name of \dma_valid_m_reg[3]_srl4___i_filter_a_dma_valid_m_reg_r_2\ : label is "inst/\i_filter_b/dma_valid_m_reg[3]_srl4___i_filter_a_dma_valid_m_reg_r_2 ";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \interpolation_counter_reg[0]_i_2__0\ : label is 11;
  attribute ADDER_THRESHOLD of \interpolation_counter_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \interpolation_counter_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \interpolation_counter_reg[20]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \interpolation_counter_reg[24]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \interpolation_counter_reg[28]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \interpolation_counter_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \interpolation_counter_reg[8]_i_1__0\ : label is 11;
  attribute SOFT_HLUTNM of underflow_INST_0 : label is "soft_lutpair46";
begin
  cur_count(0) <= \^cur_count\(0);
  dac_cic_valid <= \^dac_cic_valid\;
  dac_valid_corrected <= \^dac_valid_corrected\;
  \interpolation_counter_reg[30]_0\(0) <= \^interpolation_counter_reg[30]_0\(0);
  transfer_reg_0 <= \^transfer_reg_0\;
cic_change_rate_reg: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => cic_change_rate_reg_0,
      Q => cic_change_rate,
      R => '0'
    );
cic_interpolation: entity work.system_axi_dac_interpolate_0_cic_interp
     port map (
      B(0) => \^cur_count\(0),
      E(0) => \^dac_valid_corrected\,
      Q(2 downto 0) => Q(2 downto 0),
      \cur_count1_carry__0_0\(1 downto 0) => \cur_count1_carry__0\(1 downto 0),
      \cur_count1_carry__0_1\(0) => \cur_count1_carry__0_0\(0),
      \cur_count1_carry__1_0\(1 downto 0) => \cur_count1_carry__1\(1 downto 0),
      \cur_count1_carry_i_1__0_0\(7 downto 0) => \cur_count1_carry_i_1__0\(7 downto 0),
      \cur_count1_carry_i_1__0_1\(0) => \cur_count1_carry_i_1__0_0\(0),
      \cur_count1_carry_i_3__0_0\(0) => \cur_count1_carry_i_3__0\(0),
      \cur_count1_carry_i_3__0_1\(3 downto 0) => \cur_count1_carry_i_3__0_0\(3 downto 0),
      \cur_count1_carry_i_4__0_0\(0) => \cur_count1_carry_i_4__0\(0),
      \cur_count1_carry_i_4__0_1\(3 downto 0) => \cur_count1_carry_i_4__0_0\(3 downto 0),
      \cur_count_reg[0]_0\ => cic_interpolation_n_2,
      \cur_count_reg[15]_0\(0) => \cur_count_reg[15]\(0),
      \cur_count_reg[2]_0\(0) => \^dac_cic_valid\,
      \d_data_cntrl_int_reg[4]\(0) => \d_data_cntrl_int_reg[4]\(0),
      dac_clk => dac_clk,
      dac_int_ready_reg(0) => \^interpolation_counter_reg[30]_0\(0),
      dac_int_ready_reg_0 => dac_int_ready_reg_0,
      dac_int_ready_reg_1 => dac_int_ready_reg_1,
      dac_int_ready_reg_2 => filter_enable_reg_0,
      \input_register_reg[30]_0\(30) => fir_interpolation_n_1,
      \input_register_reg[30]_0\(29) => fir_interpolation_n_2,
      \input_register_reg[30]_0\(28) => fir_interpolation_n_3,
      \input_register_reg[30]_0\(27) => fir_interpolation_n_4,
      \input_register_reg[30]_0\(26) => fir_interpolation_n_5,
      \input_register_reg[30]_0\(25) => fir_interpolation_n_6,
      \input_register_reg[30]_0\(24) => fir_interpolation_n_7,
      \input_register_reg[30]_0\(23) => fir_interpolation_n_8,
      \input_register_reg[30]_0\(22) => fir_interpolation_n_9,
      \input_register_reg[30]_0\(21) => fir_interpolation_n_10,
      \input_register_reg[30]_0\(20) => fir_interpolation_n_11,
      \input_register_reg[30]_0\(19) => fir_interpolation_n_12,
      \input_register_reg[30]_0\(18) => fir_interpolation_n_13,
      \input_register_reg[30]_0\(17) => fir_interpolation_n_14,
      \input_register_reg[30]_0\(16) => fir_interpolation_n_15,
      \input_register_reg[30]_0\(15) => fir_interpolation_n_16,
      \input_register_reg[30]_0\(14) => fir_interpolation_n_17,
      \input_register_reg[30]_0\(13) => fir_interpolation_n_18,
      \input_register_reg[30]_0\(12) => fir_interpolation_n_19,
      \input_register_reg[30]_0\(11) => fir_interpolation_n_20,
      \input_register_reg[30]_0\(10) => fir_interpolation_n_21,
      \input_register_reg[30]_0\(9) => fir_interpolation_n_22,
      \input_register_reg[30]_0\(8) => fir_interpolation_n_23,
      \input_register_reg[30]_0\(7) => fir_interpolation_n_24,
      \input_register_reg[30]_0\(6) => fir_interpolation_n_25,
      \input_register_reg[30]_0\(5) => fir_interpolation_n_26,
      \input_register_reg[30]_0\(4) => fir_interpolation_n_27,
      \input_register_reg[30]_0\(3) => fir_interpolation_n_28,
      \input_register_reg[30]_0\(2) => fir_interpolation_n_29,
      \input_register_reg[30]_0\(1) => fir_interpolation_n_30,
      \input_register_reg[30]_0\(0) => fir_interpolation_n_31,
      \output_register_reg[31]_0\(15) => cic_interpolation_n_4,
      \output_register_reg[31]_0\(14) => cic_interpolation_n_5,
      \output_register_reg[31]_0\(13) => cic_interpolation_n_6,
      \output_register_reg[31]_0\(12) => cic_interpolation_n_7,
      \output_register_reg[31]_0\(11) => cic_interpolation_n_8,
      \output_register_reg[31]_0\(10) => cic_interpolation_n_9,
      \output_register_reg[31]_0\(9) => cic_interpolation_n_10,
      \output_register_reg[31]_0\(8) => cic_interpolation_n_11,
      \output_register_reg[31]_0\(7) => cic_interpolation_n_12,
      \output_register_reg[31]_0\(6) => cic_interpolation_n_13,
      \output_register_reg[31]_0\(5) => cic_interpolation_n_14,
      \output_register_reg[31]_0\(4) => cic_interpolation_n_15,
      \output_register_reg[31]_0\(3) => cic_interpolation_n_16,
      \output_register_reg[31]_0\(2) => cic_interpolation_n_17,
      \output_register_reg[31]_0\(1) => cic_interpolation_n_18,
      \output_register_reg[31]_0\(0) => cic_interpolation_n_19,
      reset02_out => reset02_out
    );
\dac_int_data_b[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cic_interpolation_n_19,
      I1 => filter_enable,
      I2 => \g_loop[0].data_int\(0),
      O => dac_int_data_b(0)
    );
\dac_int_data_b[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cic_interpolation_n_9,
      I1 => filter_enable,
      I2 => \g_loop[0].data_int\(10),
      O => dac_int_data_b(10)
    );
\dac_int_data_b[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cic_interpolation_n_8,
      I1 => filter_enable,
      I2 => \g_loop[0].data_int\(11),
      O => dac_int_data_b(11)
    );
\dac_int_data_b[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cic_interpolation_n_7,
      I1 => filter_enable,
      I2 => \g_loop[0].data_int\(12),
      O => dac_int_data_b(12)
    );
\dac_int_data_b[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cic_interpolation_n_6,
      I1 => filter_enable,
      I2 => \g_loop[0].data_int\(13),
      O => dac_int_data_b(13)
    );
\dac_int_data_b[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cic_interpolation_n_5,
      I1 => filter_enable,
      I2 => \g_loop[0].data_int\(14),
      O => dac_int_data_b(14)
    );
\dac_int_data_b[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cic_interpolation_n_4,
      I1 => filter_enable,
      I2 => \g_loop[0].data_int\(15),
      O => dac_int_data_b(15)
    );
\dac_int_data_b[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cic_interpolation_n_18,
      I1 => filter_enable,
      I2 => \g_loop[0].data_int\(1),
      O => dac_int_data_b(1)
    );
\dac_int_data_b[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cic_interpolation_n_17,
      I1 => filter_enable,
      I2 => \g_loop[0].data_int\(2),
      O => dac_int_data_b(2)
    );
\dac_int_data_b[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cic_interpolation_n_16,
      I1 => filter_enable,
      I2 => \g_loop[0].data_int\(3),
      O => dac_int_data_b(3)
    );
\dac_int_data_b[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cic_interpolation_n_15,
      I1 => filter_enable,
      I2 => \g_loop[0].data_int\(4),
      O => dac_int_data_b(4)
    );
\dac_int_data_b[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cic_interpolation_n_14,
      I1 => filter_enable,
      I2 => \g_loop[0].data_int\(5),
      O => dac_int_data_b(5)
    );
\dac_int_data_b[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cic_interpolation_n_13,
      I1 => filter_enable,
      I2 => \g_loop[0].data_int\(6),
      O => dac_int_data_b(6)
    );
\dac_int_data_b[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cic_interpolation_n_12,
      I1 => filter_enable,
      I2 => \g_loop[0].data_int\(7),
      O => dac_int_data_b(7)
    );
\dac_int_data_b[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cic_interpolation_n_11,
      I1 => filter_enable,
      I2 => \g_loop[0].data_int\(8),
      O => dac_int_data_b(8)
    );
\dac_int_data_b[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cic_interpolation_n_10,
      I1 => filter_enable,
      I2 => \g_loop[0].data_int\(9),
      O => dac_int_data_b(9)
    );
dac_int_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => cic_interpolation_n_2,
      Q => dac_int_ready,
      R => '0'
    );
dma_ready_b_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => transmit_ready,
      I1 => dac_int_ready,
      O => dma_ready_b
    );
\dma_valid_m_reg[3]_srl4___i_filter_a_dma_valid_m_reg_r_2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => dac_clk,
      D => p_1_out(0),
      Q => \dma_valid_m_reg[3]_srl4___i_filter_a_dma_valid_m_reg_r_2_n_0\
    );
\dma_valid_m_reg[4]_i_filter_a_dma_valid_m_reg_r_3\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \dma_valid_m_reg[3]_srl4___i_filter_a_dma_valid_m_reg_r_2_n_0\,
      Q => \dma_valid_m_reg[4]_i_filter_a_dma_valid_m_reg_r_3_n_0\,
      R => '0'
    );
\dma_valid_m_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => dma_valid_m_reg_gate_n_0,
      Q => dac_valid_out_b,
      R => dac_rst
    );
dma_valid_m_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dma_valid_m_reg[4]_i_filter_a_dma_valid_m_reg_r_3_n_0\,
      I1 => \dma_valid_m_reg[5]_0\,
      O => dma_valid_m_reg_gate_n_0
    );
filter_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => filter_enable_reg_0,
      Q => filter_enable,
      R => '0'
    );
\filter_mask_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => Q(0),
      Q => \filter_mask_d1_reg[2]_0\(0),
      R => '0'
    );
\filter_mask_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => Q(1),
      Q => \filter_mask_d1_reg[2]_0\(1),
      R => '0'
    );
\filter_mask_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => Q(2),
      Q => \filter_mask_d1_reg[2]_0\(2),
      R => '0'
    );
fir_interpolation: entity work.system_axi_dac_interpolate_0_fir_interp
     port map (
      B(0) => \^cur_count\(0),
      E(0) => \^dac_cic_valid\,
      Q(15 downto 0) => \g_loop[0].data_int\(15 downto 0),
      dac_clk => dac_clk,
      \output_register_reg[30]_0\(30) => fir_interpolation_n_1,
      \output_register_reg[30]_0\(29) => fir_interpolation_n_2,
      \output_register_reg[30]_0\(28) => fir_interpolation_n_3,
      \output_register_reg[30]_0\(27) => fir_interpolation_n_4,
      \output_register_reg[30]_0\(26) => fir_interpolation_n_5,
      \output_register_reg[30]_0\(25) => fir_interpolation_n_6,
      \output_register_reg[30]_0\(24) => fir_interpolation_n_7,
      \output_register_reg[30]_0\(23) => fir_interpolation_n_8,
      \output_register_reg[30]_0\(22) => fir_interpolation_n_9,
      \output_register_reg[30]_0\(21) => fir_interpolation_n_10,
      \output_register_reg[30]_0\(20) => fir_interpolation_n_11,
      \output_register_reg[30]_0\(19) => fir_interpolation_n_12,
      \output_register_reg[30]_0\(18) => fir_interpolation_n_13,
      \output_register_reg[30]_0\(17) => fir_interpolation_n_14,
      \output_register_reg[30]_0\(16) => fir_interpolation_n_15,
      \output_register_reg[30]_0\(15) => fir_interpolation_n_16,
      \output_register_reg[30]_0\(14) => fir_interpolation_n_17,
      \output_register_reg[30]_0\(13) => fir_interpolation_n_18,
      \output_register_reg[30]_0\(12) => fir_interpolation_n_19,
      \output_register_reg[30]_0\(11) => fir_interpolation_n_20,
      \output_register_reg[30]_0\(10) => fir_interpolation_n_21,
      \output_register_reg[30]_0\(9) => fir_interpolation_n_22,
      \output_register_reg[30]_0\(8) => fir_interpolation_n_23,
      \output_register_reg[30]_0\(7) => fir_interpolation_n_24,
      \output_register_reg[30]_0\(6) => fir_interpolation_n_25,
      \output_register_reg[30]_0\(5) => fir_interpolation_n_26,
      \output_register_reg[30]_0\(4) => fir_interpolation_n_27,
      \output_register_reg[30]_0\(3) => fir_interpolation_n_28,
      \output_register_reg[30]_0\(2) => fir_interpolation_n_29,
      \output_register_reg[30]_0\(1) => fir_interpolation_n_30,
      \output_register_reg[30]_0\(0) => fir_interpolation_n_31,
      reset0 => reset0,
      \sumdelay_pipeline2_reg[0][30]_0\ => \sumdelay_pipeline2_reg[0][30]\
    );
i_ad_iqcor: entity work.system_axi_dac_interpolate_0_ad_iqcor
     port map (
      Q(16 downto 0) => Q(52 downto 36),
      dac_clk => dac_clk,
      dac_data_b(15 downto 0) => dac_data_b(15 downto 0),
      dac_valid_b => dac_valid_b,
      dac_valid_corrected => \^dac_valid_corrected\,
      \g_loop[0].data_int_reg[15]_0\(15 downto 0) => \g_loop[0].data_int\(15 downto 0)
    );
interpolation_counter0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => interpolation_counter0_carry_n_0,
      CO(2) => interpolation_counter0_carry_n_1,
      CO(1) => interpolation_counter0_carry_n_2,
      CO(0) => interpolation_counter0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_interpolation_counter0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \interpolation_counter0_carry_i_1__0_n_0\,
      S(2) => \interpolation_counter0_carry_i_2__0_n_0\,
      S(1) => \interpolation_counter0_carry_i_3__0_n_0\,
      S(0) => \interpolation_counter0_carry_i_4__0_n_0\
    );
\interpolation_counter0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => interpolation_counter0_carry_n_0,
      CO(3) => \interpolation_counter0_carry__0_n_0\,
      CO(2) => \interpolation_counter0_carry__0_n_1\,
      CO(1) => \interpolation_counter0_carry__0_n_2\,
      CO(0) => \interpolation_counter0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_interpolation_counter0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \interpolation_counter0_carry__0_i_1__0_n_0\,
      S(2) => \interpolation_counter0_carry__0_i_2__0_n_0\,
      S(1) => \interpolation_counter0_carry__0_i_3__0_n_0\,
      S(0) => \interpolation_counter0_carry__0_i_4__0_n_0\
    );
\interpolation_counter0_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => interpolation_counter_reg(21),
      I1 => Q(24),
      I2 => interpolation_counter_reg(22),
      I3 => Q(25),
      I4 => Q(26),
      I5 => interpolation_counter_reg(23),
      O => \interpolation_counter0_carry__0_i_1__0_n_0\
    );
\interpolation_counter0_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => interpolation_counter_reg(18),
      I1 => Q(21),
      I2 => interpolation_counter_reg(19),
      I3 => Q(22),
      I4 => Q(23),
      I5 => interpolation_counter_reg(20),
      O => \interpolation_counter0_carry__0_i_2__0_n_0\
    );
\interpolation_counter0_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => interpolation_counter_reg(15),
      I1 => Q(18),
      I2 => interpolation_counter_reg(16),
      I3 => Q(19),
      I4 => Q(20),
      I5 => interpolation_counter_reg(17),
      O => \interpolation_counter0_carry__0_i_3__0_n_0\
    );
\interpolation_counter0_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => interpolation_counter_reg(12),
      I1 => Q(15),
      I2 => interpolation_counter_reg(13),
      I3 => Q(16),
      I4 => Q(17),
      I5 => interpolation_counter_reg(14),
      O => \interpolation_counter0_carry__0_i_4__0_n_0\
    );
\interpolation_counter0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \interpolation_counter0_carry__0_n_0\,
      CO(3) => \NLW_interpolation_counter0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \^interpolation_counter_reg[30]_0\(0),
      CO(1) => \interpolation_counter0_carry__1_n_2\,
      CO(0) => \interpolation_counter0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_interpolation_counter0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \interpolation_counter0_carry__1_i_1__0_n_0\,
      S(1) => \interpolation_counter0_carry__1_i_2__0_n_0\,
      S(0) => \interpolation_counter0_carry__1_i_3__0_n_0\
    );
\interpolation_counter0_carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => interpolation_counter_reg(30),
      I1 => Q(33),
      I2 => Q(34),
      I3 => interpolation_counter_reg(31),
      O => \interpolation_counter0_carry__1_i_1__0_n_0\
    );
\interpolation_counter0_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => interpolation_counter_reg(27),
      I1 => Q(30),
      I2 => interpolation_counter_reg(28),
      I3 => Q(31),
      I4 => Q(32),
      I5 => interpolation_counter_reg(29),
      O => \interpolation_counter0_carry__1_i_2__0_n_0\
    );
\interpolation_counter0_carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => interpolation_counter_reg(24),
      I1 => Q(27),
      I2 => interpolation_counter_reg(25),
      I3 => Q(28),
      I4 => Q(29),
      I5 => interpolation_counter_reg(26),
      O => \interpolation_counter0_carry__1_i_3__0_n_0\
    );
\interpolation_counter0_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => interpolation_counter_reg(9),
      I1 => Q(12),
      I2 => interpolation_counter_reg(10),
      I3 => Q(13),
      I4 => Q(14),
      I5 => interpolation_counter_reg(11),
      O => \interpolation_counter0_carry_i_1__0_n_0\
    );
\interpolation_counter0_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => interpolation_counter_reg(6),
      I1 => Q(9),
      I2 => interpolation_counter_reg(7),
      I3 => Q(10),
      I4 => Q(11),
      I5 => interpolation_counter_reg(8),
      O => \interpolation_counter0_carry_i_2__0_n_0\
    );
\interpolation_counter0_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => interpolation_counter_reg(3),
      I1 => Q(6),
      I2 => interpolation_counter_reg(4),
      I3 => Q(7),
      I4 => Q(8),
      I5 => interpolation_counter_reg(5),
      O => \interpolation_counter0_carry_i_3__0_n_0\
    );
\interpolation_counter0_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => interpolation_counter_reg(0),
      I1 => Q(3),
      I2 => interpolation_counter_reg(1),
      I3 => Q(4),
      I4 => Q(5),
      I5 => interpolation_counter_reg(2),
      O => \interpolation_counter0_carry_i_4__0_n_0\
    );
\interpolation_counter[0]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => interpolation_counter_reg(0),
      O => \interpolation_counter[0]_i_5__0_n_0\
    );
\interpolation_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[0]_i_2__0_n_7\,
      Q => interpolation_counter_reg(0),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \interpolation_counter_reg[0]_i_2__0_n_0\,
      CO(2) => \interpolation_counter_reg[0]_i_2__0_n_1\,
      CO(1) => \interpolation_counter_reg[0]_i_2__0_n_2\,
      CO(0) => \interpolation_counter_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \interpolation_counter_reg[0]_i_2__0_n_4\,
      O(2) => \interpolation_counter_reg[0]_i_2__0_n_5\,
      O(1) => \interpolation_counter_reg[0]_i_2__0_n_6\,
      O(0) => \interpolation_counter_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => interpolation_counter_reg(3 downto 1),
      S(0) => \interpolation_counter[0]_i_5__0_n_0\
    );
\interpolation_counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[8]_i_1__0_n_5\,
      Q => interpolation_counter_reg(10),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[8]_i_1__0_n_4\,
      Q => interpolation_counter_reg(11),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[12]_i_1__0_n_7\,
      Q => interpolation_counter_reg(12),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \interpolation_counter_reg[8]_i_1__0_n_0\,
      CO(3) => \interpolation_counter_reg[12]_i_1__0_n_0\,
      CO(2) => \interpolation_counter_reg[12]_i_1__0_n_1\,
      CO(1) => \interpolation_counter_reg[12]_i_1__0_n_2\,
      CO(0) => \interpolation_counter_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \interpolation_counter_reg[12]_i_1__0_n_4\,
      O(2) => \interpolation_counter_reg[12]_i_1__0_n_5\,
      O(1) => \interpolation_counter_reg[12]_i_1__0_n_6\,
      O(0) => \interpolation_counter_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => interpolation_counter_reg(15 downto 12)
    );
\interpolation_counter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[12]_i_1__0_n_6\,
      Q => interpolation_counter_reg(13),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[12]_i_1__0_n_5\,
      Q => interpolation_counter_reg(14),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[12]_i_1__0_n_4\,
      Q => interpolation_counter_reg(15),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[16]_i_1__0_n_7\,
      Q => interpolation_counter_reg(16),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \interpolation_counter_reg[12]_i_1__0_n_0\,
      CO(3) => \interpolation_counter_reg[16]_i_1__0_n_0\,
      CO(2) => \interpolation_counter_reg[16]_i_1__0_n_1\,
      CO(1) => \interpolation_counter_reg[16]_i_1__0_n_2\,
      CO(0) => \interpolation_counter_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \interpolation_counter_reg[16]_i_1__0_n_4\,
      O(2) => \interpolation_counter_reg[16]_i_1__0_n_5\,
      O(1) => \interpolation_counter_reg[16]_i_1__0_n_6\,
      O(0) => \interpolation_counter_reg[16]_i_1__0_n_7\,
      S(3 downto 0) => interpolation_counter_reg(19 downto 16)
    );
\interpolation_counter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[16]_i_1__0_n_6\,
      Q => interpolation_counter_reg(17),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[16]_i_1__0_n_5\,
      Q => interpolation_counter_reg(18),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[16]_i_1__0_n_4\,
      Q => interpolation_counter_reg(19),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[0]_i_2__0_n_6\,
      Q => interpolation_counter_reg(1),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[20]_i_1__0_n_7\,
      Q => interpolation_counter_reg(20),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \interpolation_counter_reg[16]_i_1__0_n_0\,
      CO(3) => \interpolation_counter_reg[20]_i_1__0_n_0\,
      CO(2) => \interpolation_counter_reg[20]_i_1__0_n_1\,
      CO(1) => \interpolation_counter_reg[20]_i_1__0_n_2\,
      CO(0) => \interpolation_counter_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \interpolation_counter_reg[20]_i_1__0_n_4\,
      O(2) => \interpolation_counter_reg[20]_i_1__0_n_5\,
      O(1) => \interpolation_counter_reg[20]_i_1__0_n_6\,
      O(0) => \interpolation_counter_reg[20]_i_1__0_n_7\,
      S(3 downto 0) => interpolation_counter_reg(23 downto 20)
    );
\interpolation_counter_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[20]_i_1__0_n_6\,
      Q => interpolation_counter_reg(21),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[20]_i_1__0_n_5\,
      Q => interpolation_counter_reg(22),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[20]_i_1__0_n_4\,
      Q => interpolation_counter_reg(23),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[24]_i_1__0_n_7\,
      Q => interpolation_counter_reg(24),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \interpolation_counter_reg[20]_i_1__0_n_0\,
      CO(3) => \interpolation_counter_reg[24]_i_1__0_n_0\,
      CO(2) => \interpolation_counter_reg[24]_i_1__0_n_1\,
      CO(1) => \interpolation_counter_reg[24]_i_1__0_n_2\,
      CO(0) => \interpolation_counter_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \interpolation_counter_reg[24]_i_1__0_n_4\,
      O(2) => \interpolation_counter_reg[24]_i_1__0_n_5\,
      O(1) => \interpolation_counter_reg[24]_i_1__0_n_6\,
      O(0) => \interpolation_counter_reg[24]_i_1__0_n_7\,
      S(3 downto 0) => interpolation_counter_reg(27 downto 24)
    );
\interpolation_counter_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[24]_i_1__0_n_6\,
      Q => interpolation_counter_reg(25),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[24]_i_1__0_n_5\,
      Q => interpolation_counter_reg(26),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[24]_i_1__0_n_4\,
      Q => interpolation_counter_reg(27),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[28]_i_1__0_n_7\,
      Q => interpolation_counter_reg(28),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \interpolation_counter_reg[24]_i_1__0_n_0\,
      CO(3) => \NLW_interpolation_counter_reg[28]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \interpolation_counter_reg[28]_i_1__0_n_1\,
      CO(1) => \interpolation_counter_reg[28]_i_1__0_n_2\,
      CO(0) => \interpolation_counter_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \interpolation_counter_reg[28]_i_1__0_n_4\,
      O(2) => \interpolation_counter_reg[28]_i_1__0_n_5\,
      O(1) => \interpolation_counter_reg[28]_i_1__0_n_6\,
      O(0) => \interpolation_counter_reg[28]_i_1__0_n_7\,
      S(3 downto 0) => interpolation_counter_reg(31 downto 28)
    );
\interpolation_counter_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[28]_i_1__0_n_6\,
      Q => interpolation_counter_reg(29),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[0]_i_2__0_n_5\,
      Q => interpolation_counter_reg(2),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[28]_i_1__0_n_5\,
      Q => interpolation_counter_reg(30),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[28]_i_1__0_n_4\,
      Q => interpolation_counter_reg(31),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[0]_i_2__0_n_4\,
      Q => interpolation_counter_reg(3),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[4]_i_1__0_n_7\,
      Q => interpolation_counter_reg(4),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \interpolation_counter_reg[0]_i_2__0_n_0\,
      CO(3) => \interpolation_counter_reg[4]_i_1__0_n_0\,
      CO(2) => \interpolation_counter_reg[4]_i_1__0_n_1\,
      CO(1) => \interpolation_counter_reg[4]_i_1__0_n_2\,
      CO(0) => \interpolation_counter_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \interpolation_counter_reg[4]_i_1__0_n_4\,
      O(2) => \interpolation_counter_reg[4]_i_1__0_n_5\,
      O(1) => \interpolation_counter_reg[4]_i_1__0_n_6\,
      O(0) => \interpolation_counter_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => interpolation_counter_reg(7 downto 4)
    );
\interpolation_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[4]_i_1__0_n_6\,
      Q => interpolation_counter_reg(5),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[4]_i_1__0_n_5\,
      Q => interpolation_counter_reg(6),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[4]_i_1__0_n_4\,
      Q => interpolation_counter_reg(7),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[8]_i_1__0_n_7\,
      Q => interpolation_counter_reg(8),
      R => \interpolation_counter_reg[31]_0\
    );
\interpolation_counter_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \interpolation_counter_reg[4]_i_1__0_n_0\,
      CO(3) => \interpolation_counter_reg[8]_i_1__0_n_0\,
      CO(2) => \interpolation_counter_reg[8]_i_1__0_n_1\,
      CO(1) => \interpolation_counter_reg[8]_i_1__0_n_2\,
      CO(0) => \interpolation_counter_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \interpolation_counter_reg[8]_i_1__0_n_4\,
      O(2) => \interpolation_counter_reg[8]_i_1__0_n_5\,
      O(1) => \interpolation_counter_reg[8]_i_1__0_n_6\,
      O(0) => \interpolation_counter_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => interpolation_counter_reg(11 downto 8)
    );
\interpolation_counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => \interpolation_counter_reg[8]_i_1__0_n_6\,
      Q => interpolation_counter_reg(9),
      R => \interpolation_counter_reg[31]_0\
    );
stop_transfer_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => stop_transfer_reg_0,
      Q => stop_transfer,
      R => '0'
    );
transfer_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => transfer_reg_1,
      Q => \^transfer_reg_0\,
      R => '0'
    );
\transmit_ready_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => dma_valid_b,
      I1 => \^transfer_reg_0\,
      I2 => Q(35),
      I3 => dma_valid_a,
      O => \transmit_ready_i_1__0_n_0\
    );
transmit_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dac_clk,
      CE => '1',
      D => \transmit_ready_i_1__0_n_0\,
      Q => transmit_ready,
      R => '0'
    );
underflow_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => dac_int_ready,
      I1 => dma_valid_b,
      I2 => dac_enable_b,
      I3 => transmit_ready,
      I4 => underflow_0,
      O => underflow
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_dac_interpolate_0_axi_dac_interpolate is
  port (
    dac_clk : in STD_LOGIC;
    dac_rst : in STD_LOGIC;
    dac_data_a : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac_data_b : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac_valid_a : in STD_LOGIC;
    dac_valid_b : in STD_LOGIC;
    dma_valid_a : in STD_LOGIC;
    dma_valid_b : in STD_LOGIC;
    dma_ready_a : out STD_LOGIC;
    dma_ready_b : out STD_LOGIC;
    dac_enable_a : in STD_LOGIC;
    dac_enable_b : in STD_LOGIC;
    dac_int_data_a : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac_int_data_b : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac_valid_out_a : out STD_LOGIC;
    dac_valid_out_b : out STD_LOGIC;
    hold_last_sample : out STD_LOGIC;
    underflow : out STD_LOGIC;
    trigger_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    trigger_adc : in STD_LOGIC;
    trigger_la : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready : in STD_LOGIC
  );
  attribute CORRECTION_DISABLE : integer;
  attribute CORRECTION_DISABLE of system_axi_dac_interpolate_0_axi_dac_interpolate : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_dac_interpolate_0_axi_dac_interpolate : entity is "axi_dac_interpolate";
end system_axi_dac_interpolate_0_axi_dac_interpolate;

architecture STRUCTURE of system_axi_dac_interpolate_0_axi_dac_interpolate is
  signal \<const0>\ : STD_LOGIC;
  signal any_edge_trigger : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal any_edge_trigger0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_dac_interpolate_reg_inst_n_113 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_114 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_115 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_116 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_225 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_226 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_227 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_228 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_237 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_238 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_239 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_240 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_241 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_242 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_243 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_244 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_247 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_248 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_249 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_250 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_251 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_252 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_253 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_254 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_256 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_257 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_258 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_259 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_268 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_269 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_270 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_271 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_272 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_273 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_274 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_275 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_278 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_279 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_280 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_281 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_282 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_283 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_284 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_314 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_315 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_316 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_317 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_318 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_319 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_320 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_321 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_322 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_333 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_334 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_335 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_336 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_337 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_338 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_339 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_340 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_341 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_342 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_343 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_344 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_345 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_346 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_347 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_348 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_349 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_350 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_351 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_352 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_353 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_354 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_355 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_356 : STD_LOGIC;
  signal axi_dac_interpolate_reg_inst_n_357 : STD_LOGIC;
  signal cic_change_rate : STD_LOGIC;
  signal cic_change_rate_8 : STD_LOGIC;
  signal \cic_interpolation/cur_count\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \cic_interpolation/cur_count_7\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal cur_count2 : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal cur_count2_1 : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal dac_cic_valid : STD_LOGIC;
  signal dac_cic_valid_9 : STD_LOGIC;
  signal dac_correction_coefficient_a : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac_correction_coefficient_b : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac_correction_enable_a : STD_LOGIC;
  signal dac_correction_enable_b : STD_LOGIC;
  signal dac_valid_corrected : STD_LOGIC;
  signal dac_valid_corrected_6 : STD_LOGIC;
  signal fall_edge_trigger : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal fall_edge_trigger0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal filter_mask_a : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal filter_mask_b : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal filter_mask_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal filter_mask_d1_4 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \fir_interpolation/cur_count\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \fir_interpolation/cur_count_10\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal high_level_trigger : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal high_level_trigger0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i_filter_a_n_12 : STD_LOGIC;
  signal i_filter_a_n_5 : STD_LOGIC;
  signal i_filter_a_n_6 : STD_LOGIC;
  signal i_filter_a_n_7 : STD_LOGIC;
  signal i_filter_a_n_9 : STD_LOGIC;
  signal i_filter_b_n_5 : STD_LOGIC;
  signal i_filter_b_n_6 : STD_LOGIC;
  signal i_filter_b_n_7 : STD_LOGIC;
  signal i_up_axi_n_40 : STD_LOGIC;
  signal i_up_axi_n_41 : STD_LOGIC;
  signal i_up_axi_n_42 : STD_LOGIC;
  signal i_up_axi_n_43 : STD_LOGIC;
  signal i_up_axi_n_44 : STD_LOGIC;
  signal i_up_axi_n_45 : STD_LOGIC;
  signal i_up_axi_n_46 : STD_LOGIC;
  signal i_up_axi_n_47 : STD_LOGIC;
  signal i_up_axi_n_48 : STD_LOGIC;
  signal i_up_axi_n_49 : STD_LOGIC;
  signal i_up_axi_n_50 : STD_LOGIC;
  signal i_up_axi_n_7 : STD_LOGIC;
  signal interpolation_ratio_a : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal interpolation_ratio_b : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal low_level_trigger : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in_11 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_out_3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal reset0 : STD_LOGIC;
  signal reset02_out : STD_LOGIC;
  signal reset02_out_0 : STD_LOGIC;
  signal rise_edge_trigger : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sel0_2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal start_sync_channels : STD_LOGIC;
  signal stop_transfer : STD_LOGIC;
  signal stop_transfer_5 : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][30]_i_7__0_n_0\ : STD_LOGIC;
  signal \sumdelay_pipeline2_reg[2][30]_i_7_n_0\ : STD_LOGIC;
  signal trigger_adc_m1 : STD_LOGIC;
  signal trigger_adc_m2 : STD_LOGIC;
  signal trigger_i_m1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trigger_i_m2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trigger_i_m3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trigger_la_m1 : STD_LOGIC;
  signal trigger_la_m2 : STD_LOGIC;
  signal up_correction_coefficient_a0 : STD_LOGIC;
  signal up_correction_coefficient_b0 : STD_LOGIC;
  signal up_data_cntrl : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal up_interpolation_ratio_a0 : STD_LOGIC;
  signal up_interpolation_ratio_b0 : STD_LOGIC;
  signal up_rack : STD_LOGIC;
  signal up_raddr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal up_rdata : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal up_rreq : STD_LOGIC;
  signal up_scratch : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal up_scratch0 : STD_LOGIC;
  signal up_trigger_config0 : STD_LOGIC;
  signal up_wack : STD_LOGIC;
  signal up_wdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal up_wreq : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of trigger_adc_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of trigger_adc_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of \trigger_i_m1_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \trigger_i_m1_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \trigger_i_m2_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \trigger_i_m2_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \trigger_i_m3_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \trigger_i_m3_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of trigger_la_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of trigger_la_m2_reg : label is std.standard.true;
begin
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\any_edge_trigger_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => any_edge_trigger0(0),
      Q => any_edge_trigger(0),
      R => '0'
    );
\any_edge_trigger_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => any_edge_trigger0(1),
      Q => any_edge_trigger(1),
      R => '0'
    );
axi_dac_interpolate_reg_inst: entity work.system_axi_dac_interpolate_0_axi_dac_interpolate_reg
     port map (
      CO(0) => i_filter_a_n_6,
      D(1) => axi_dac_interpolate_reg_inst_n_354,
      D(0) => axi_dac_interpolate_reg_inst_n_355,
      DI(0) => axi_dac_interpolate_reg_inst_n_241,
      E(0) => up_interpolation_ratio_a0,
      Q(105) => dac_correction_enable_b,
      Q(104) => dac_correction_enable_a,
      Q(103 downto 88) => dac_correction_coefficient_b(15 downto 0),
      Q(87 downto 72) => dac_correction_coefficient_a(15 downto 0),
      Q(71) => hold_last_sample,
      Q(70) => start_sync_channels,
      Q(69 downto 38) => interpolation_ratio_b(31 downto 0),
      Q(37 downto 6) => interpolation_ratio_a(31 downto 0),
      Q(5 downto 3) => filter_mask_b(2 downto 0),
      Q(2 downto 0) => filter_mask_a(2 downto 0),
      S(3) => axi_dac_interpolate_reg_inst_n_225,
      S(2) => axi_dac_interpolate_reg_inst_n_226,
      S(1) => axi_dac_interpolate_reg_inst_n_227,
      S(0) => axi_dac_interpolate_reg_inst_n_228,
      SR(0) => p_0_in,
      \any_edge_trigger_reg[1]\(1 downto 0) => trigger_i_m2(1 downto 0),
      cic_change_rate => cic_change_rate_8,
      cic_change_rate_8 => cic_change_rate,
      cic_change_rate_reg(2 downto 0) => filter_mask_d1(2 downto 0),
      cic_change_rate_reg_0(2 downto 0) => filter_mask_d1_4(2 downto 0),
      cur_count(0) => \fir_interpolation/cur_count\(0),
      \cur_count1_carry__0_i_3\(0) => i_filter_a_n_5,
      \cur_count1_carry__0_i_3__0\(0) => i_filter_b_n_5,
      cur_count_2(0) => \cic_interpolation/cur_count\(15),
      cur_count_5(0) => \fir_interpolation/cur_count_10\(0),
      cur_count_7(0) => \cic_interpolation/cur_count_7\(15),
      \cur_count_reg[0]\ => axi_dac_interpolate_reg_inst_n_113,
      \cur_count_reg[0]_0\ => axi_dac_interpolate_reg_inst_n_251,
      \d_data_cntrl_int_reg[0]\ => axi_dac_interpolate_reg_inst_n_278,
      \d_data_cntrl_int_reg[1]\(7 downto 4) => sel0_2(9 downto 6),
      \d_data_cntrl_int_reg[1]\(3) => sel0_2(4),
      \d_data_cntrl_int_reg[1]\(2 downto 0) => sel0_2(2 downto 0),
      \d_data_cntrl_int_reg[1]_0\(3) => axi_dac_interpolate_reg_inst_n_237,
      \d_data_cntrl_int_reg[1]_0\(2) => axi_dac_interpolate_reg_inst_n_238,
      \d_data_cntrl_int_reg[1]_0\(1) => axi_dac_interpolate_reg_inst_n_239,
      \d_data_cntrl_int_reg[1]_0\(0) => axi_dac_interpolate_reg_inst_n_240,
      \d_data_cntrl_int_reg[2]\ => axi_dac_interpolate_reg_inst_n_116,
      \d_data_cntrl_int_reg[2]_0\(0) => axi_dac_interpolate_reg_inst_n_242,
      \d_data_cntrl_int_reg[2]_1\(1) => axi_dac_interpolate_reg_inst_n_243,
      \d_data_cntrl_int_reg[2]_1\(0) => axi_dac_interpolate_reg_inst_n_244,
      \d_data_cntrl_int_reg[2]_2\(1) => cur_count2_1(14),
      \d_data_cntrl_int_reg[2]_2\(0) => cur_count2_1(12),
      \d_data_cntrl_int_reg[2]_3\(0) => axi_dac_interpolate_reg_inst_n_280,
      \d_data_cntrl_int_reg[2]_4\(0) => axi_dac_interpolate_reg_inst_n_282,
      \d_data_cntrl_int_reg[3]\ => axi_dac_interpolate_reg_inst_n_279,
      \d_data_cntrl_int_reg[4]\(7 downto 4) => sel0(9 downto 6),
      \d_data_cntrl_int_reg[4]\(3) => sel0(4),
      \d_data_cntrl_int_reg[4]\(2 downto 0) => sel0(2 downto 0),
      \d_data_cntrl_int_reg[4]_0\(3) => axi_dac_interpolate_reg_inst_n_268,
      \d_data_cntrl_int_reg[4]_0\(2) => axi_dac_interpolate_reg_inst_n_269,
      \d_data_cntrl_int_reg[4]_0\(1) => axi_dac_interpolate_reg_inst_n_270,
      \d_data_cntrl_int_reg[4]_0\(0) => axi_dac_interpolate_reg_inst_n_271,
      \d_data_cntrl_int_reg[4]_1\(0) => axi_dac_interpolate_reg_inst_n_272,
      \d_data_cntrl_int_reg[5]\ => axi_dac_interpolate_reg_inst_n_254,
      \d_data_cntrl_int_reg[5]_0\(3) => axi_dac_interpolate_reg_inst_n_256,
      \d_data_cntrl_int_reg[5]_0\(2) => axi_dac_interpolate_reg_inst_n_257,
      \d_data_cntrl_int_reg[5]_0\(1) => axi_dac_interpolate_reg_inst_n_258,
      \d_data_cntrl_int_reg[5]_0\(0) => axi_dac_interpolate_reg_inst_n_259,
      \d_data_cntrl_int_reg[5]_1\(0) => axi_dac_interpolate_reg_inst_n_273,
      \d_data_cntrl_int_reg[5]_2\(1) => axi_dac_interpolate_reg_inst_n_274,
      \d_data_cntrl_int_reg[5]_2\(0) => axi_dac_interpolate_reg_inst_n_275,
      \d_data_cntrl_int_reg[5]_3\(1) => cur_count2(14),
      \d_data_cntrl_int_reg[5]_3\(0) => cur_count2(12),
      \d_data_cntrl_int_reg[5]_4\(0) => axi_dac_interpolate_reg_inst_n_281,
      \d_data_cntrl_int_reg[5]_5\(0) => axi_dac_interpolate_reg_inst_n_283,
      \d_data_cntrl_int_reg[70]\ => axi_dac_interpolate_reg_inst_n_249,
      \d_data_cntrl_int_reg[70]_0\ => axi_dac_interpolate_reg_inst_n_250,
      \d_data_cntrl_int_reg[71]\ => axi_dac_interpolate_reg_inst_n_115,
      \d_data_cntrl_int_reg[71]_0\ => axi_dac_interpolate_reg_inst_n_253,
      \d_data_cntrl_int_reg[75]\(1) => axi_dac_interpolate_reg_inst_n_356,
      \d_data_cntrl_int_reg[75]\(0) => axi_dac_interpolate_reg_inst_n_357,
      dac_cic_valid => dac_cic_valid,
      dac_cic_valid_4 => dac_cic_valid_9,
      dac_clk => dac_clk,
      dac_rst => dac_rst,
      dac_valid_corrected => dac_valid_corrected,
      dac_valid_corrected_6 => dac_valid_corrected_6,
      dma_valid_a => dma_valid_a,
      dma_valid_b => dma_valid_b,
      \g_loop[0].valid_int_reg\ => axi_dac_interpolate_reg_inst_n_114,
      \g_loop[0].valid_int_reg_0\ => axi_dac_interpolate_reg_inst_n_252,
      \interpolation_counter_reg[31]\(0) => i_filter_b_n_6,
      \low_level_trigger_reg[1]\(1 downto 0) => trigger_i_m3(1 downto 0),
      p_1_out(0) => p_1_out_3(0),
      p_1_out_0(0) => p_1_out(0),
      reset0 => reset0,
      reset02_out => reset02_out_0,
      reset02_out_1 => reset02_out,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      stop_transfer => stop_transfer,
      stop_transfer_3 => stop_transfer_5,
      transfer_i_2(1 downto 0) => rise_edge_trigger(1 downto 0),
      transfer_i_2_0(1 downto 0) => high_level_trigger(1 downto 0),
      transfer_i_2_1(1 downto 0) => low_level_trigger(1 downto 0),
      transfer_reg => axi_dac_interpolate_reg_inst_n_247,
      transfer_reg_0 => axi_dac_interpolate_reg_inst_n_248,
      transfer_reg_1 => i_filter_b_n_7,
      transfer_reg_2 => i_filter_a_n_7,
      transfer_reg_3(1 downto 0) => any_edge_trigger(1 downto 0),
      transfer_reg_4(1 downto 0) => fall_edge_trigger(1 downto 0),
      trigger_adc_m2 => trigger_adc_m2,
      \trigger_i_m3_reg[1]\(1 downto 0) => fall_edge_trigger0(1 downto 0),
      \trigger_i_m3_reg[1]_0\(1 downto 0) => high_level_trigger0(1 downto 0),
      \trigger_i_m3_reg[1]_1\(1 downto 0) => any_edge_trigger0(1 downto 0),
      trigger_la_m2 => trigger_la_m2,
      \up_config_reg[0]_0\ => i_up_axi_n_50,
      \up_config_reg[1]_0\(109 downto 101) => up_data_cntrl(127 downto 119),
      \up_config_reg[1]_0\(100 downto 86) => up_data_cntrl(117 downto 103),
      \up_config_reg[1]_0\(85 downto 78) => up_data_cntrl(101 downto 94),
      \up_config_reg[1]_0\(77 downto 64) => up_data_cntrl(89 downto 76),
      \up_config_reg[1]_0\(63 downto 48) => up_data_cntrl(73 downto 58),
      \up_config_reg[1]_0\(47) => up_data_cntrl(55),
      \up_config_reg[1]_0\(46 downto 40) => up_data_cntrl(53 downto 47),
      \up_config_reg[1]_0\(39 downto 20) => up_data_cntrl(45 downto 26),
      \up_config_reg[1]_0\(19 downto 6) => up_data_cntrl(21 downto 8),
      \up_config_reg[1]_0\(5 downto 0) => up_data_cntrl(5 downto 0),
      \up_config_reg[1]_1\ => i_up_axi_n_49,
      \up_correction_coefficient_a_reg[15]_0\(0) => up_correction_coefficient_a0,
      \up_correction_coefficient_b_reg[15]_0\(0) => up_correction_coefficient_b0,
      \up_filter_mask_a_reg[0]_0\ => i_up_axi_n_41,
      \up_filter_mask_a_reg[1]_0\ => i_up_axi_n_40,
      \up_filter_mask_a_reg[2]_0\ => i_up_axi_n_7,
      \up_filter_mask_b_reg[0]_0\ => i_up_axi_n_44,
      \up_filter_mask_b_reg[1]_0\ => i_up_axi_n_43,
      \up_filter_mask_b_reg[2]_0\ => i_up_axi_n_42,
      \up_flags_reg[0]_0\ => i_up_axi_n_46,
      \up_flags_reg[1]_0\ => i_up_axi_n_45,
      \up_interpolation_ratio_a_reg[0]_0\ => axi_dac_interpolate_reg_inst_n_321,
      \up_interpolation_ratio_a_reg[16]_0\ => axi_dac_interpolate_reg_inst_n_317,
      \up_interpolation_ratio_a_reg[18]_0\ => axi_dac_interpolate_reg_inst_n_318,
      \up_interpolation_ratio_a_reg[19]_0\ => axi_dac_interpolate_reg_inst_n_316,
      \up_interpolation_ratio_a_reg[1]_0\ => axi_dac_interpolate_reg_inst_n_320,
      \up_interpolation_ratio_a_reg[31]_0\(31 downto 0) => up_wdata(31 downto 0),
      \up_interpolation_ratio_b_reg[31]_0\(0) => up_interpolation_ratio_b0,
      \up_interpolation_ratio_b_reg[8]_0\ => axi_dac_interpolate_reg_inst_n_319,
      \up_lsample_hold_config_reg[0]_0\ => i_up_axi_n_48,
      \up_lsample_hold_config_reg[1]_0\ => i_up_axi_n_47,
      up_rack => up_rack,
      \up_rdata_reg[0]_0\ => axi_dac_interpolate_reg_inst_n_353,
      \up_rdata_reg[10]_0\ => axi_dac_interpolate_reg_inst_n_347,
      \up_rdata_reg[11]_0\ => axi_dac_interpolate_reg_inst_n_346,
      \up_rdata_reg[12]_0\ => axi_dac_interpolate_reg_inst_n_345,
      \up_rdata_reg[14]_0\ => axi_dac_interpolate_reg_inst_n_344,
      \up_rdata_reg[15]_0\ => axi_dac_interpolate_reg_inst_n_343,
      \up_rdata_reg[16]_0\ => axi_dac_interpolate_reg_inst_n_342,
      \up_rdata_reg[17]_0\(4 downto 0) => up_raddr(4 downto 0),
      \up_rdata_reg[18]_0\ => axi_dac_interpolate_reg_inst_n_341,
      \up_rdata_reg[19]_0\ => axi_dac_interpolate_reg_inst_n_340,
      \up_rdata_reg[21]_0\ => axi_dac_interpolate_reg_inst_n_339,
      \up_rdata_reg[23]_0\ => axi_dac_interpolate_reg_inst_n_338,
      \up_rdata_reg[25]_0\ => axi_dac_interpolate_reg_inst_n_337,
      \up_rdata_reg[26]_0\ => axi_dac_interpolate_reg_inst_n_336,
      \up_rdata_reg[27]_0\ => axi_dac_interpolate_reg_inst_n_335,
      \up_rdata_reg[28]_0\ => axi_dac_interpolate_reg_inst_n_334,
      \up_rdata_reg[29]_0\(9) => up_rdata(29),
      \up_rdata_reg[29]_0\(8) => up_rdata(24),
      \up_rdata_reg[29]_0\(7) => up_rdata(22),
      \up_rdata_reg[29]_0\(6) => up_rdata(20),
      \up_rdata_reg[29]_0\(5) => up_rdata(17),
      \up_rdata_reg[29]_0\(4) => up_rdata(13),
      \up_rdata_reg[29]_0\(3) => up_rdata(8),
      \up_rdata_reg[29]_0\(2) => up_rdata(6),
      \up_rdata_reg[29]_0\(1) => up_rdata(4),
      \up_rdata_reg[29]_0\(0) => up_rdata(1),
      \up_rdata_reg[2]_0\ => axi_dac_interpolate_reg_inst_n_352,
      \up_rdata_reg[30]_0\ => axi_dac_interpolate_reg_inst_n_333,
      \up_rdata_reg[31]_0\ => axi_dac_interpolate_reg_inst_n_322,
      \up_rdata_reg[31]_1\(31 downto 0) => p_0_in_11(31 downto 0),
      \up_rdata_reg[3]_0\ => axi_dac_interpolate_reg_inst_n_351,
      \up_rdata_reg[5]_0\ => axi_dac_interpolate_reg_inst_n_350,
      \up_rdata_reg[7]_0\ => axi_dac_interpolate_reg_inst_n_349,
      \up_rdata_reg[9]_0\ => axi_dac_interpolate_reg_inst_n_348,
      up_rreq => up_rreq,
      \up_scratch_reg[0]_0\ => axi_dac_interpolate_reg_inst_n_284,
      \up_scratch_reg[17]_0\ => axi_dac_interpolate_reg_inst_n_315,
      \up_scratch_reg[1]_0\ => axi_dac_interpolate_reg_inst_n_314,
      \up_scratch_reg[31]_0\(28 downto 15) => up_scratch(31 downto 18),
      \up_scratch_reg[31]_0\(14 downto 0) => up_scratch(16 downto 2),
      \up_scratch_reg[31]_1\(0) => up_scratch0,
      \up_trigger_config_reg[19]_0\(0) => up_trigger_config0,
      up_wack => up_wack,
      up_wreq => up_wreq
    );
\fall_edge_trigger_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => fall_edge_trigger0(0),
      Q => fall_edge_trigger(0),
      R => '0'
    );
\fall_edge_trigger_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => fall_edge_trigger0(1),
      Q => fall_edge_trigger(1),
      R => '0'
    );
\high_level_trigger_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => high_level_trigger0(0),
      Q => high_level_trigger(0),
      R => '0'
    );
\high_level_trigger_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => high_level_trigger0(1),
      Q => high_level_trigger(1),
      R => '0'
    );
i_filter_a: entity work.system_axi_dac_interpolate_0_axi_dac_interpolate_filter
     port map (
      CO(0) => i_filter_a_n_6,
      DI(0) => axi_dac_interpolate_reg_inst_n_241,
      Q(52) => dac_correction_enable_a,
      Q(51 downto 36) => dac_correction_coefficient_a(15 downto 0),
      Q(35) => start_sync_channels,
      Q(34 downto 3) => interpolation_ratio_a(31 downto 0),
      Q(2 downto 0) => filter_mask_a(2 downto 0),
      S(3) => axi_dac_interpolate_reg_inst_n_225,
      S(2) => axi_dac_interpolate_reg_inst_n_226,
      S(1) => axi_dac_interpolate_reg_inst_n_227,
      S(0) => axi_dac_interpolate_reg_inst_n_228,
      cic_change_rate => cic_change_rate,
      cic_change_rate_reg_0 => axi_dac_interpolate_reg_inst_n_278,
      cur_count(0) => \fir_interpolation/cur_count\(0),
      \cur_count1_carry__0\(1) => cur_count2_1(14),
      \cur_count1_carry__0\(0) => cur_count2_1(12),
      \cur_count1_carry__0_0\(0) => axi_dac_interpolate_reg_inst_n_282,
      \cur_count1_carry__1\(1) => axi_dac_interpolate_reg_inst_n_243,
      \cur_count1_carry__1\(0) => axi_dac_interpolate_reg_inst_n_244,
      cur_count1_carry_i_1(7 downto 4) => sel0_2(9 downto 6),
      cur_count1_carry_i_1(3) => sel0_2(4),
      cur_count1_carry_i_1(2 downto 0) => sel0_2(2 downto 0),
      cur_count1_carry_i_1_0(0) => axi_dac_interpolate_reg_inst_n_242,
      cur_count1_carry_i_3(3) => axi_dac_interpolate_reg_inst_n_237,
      cur_count1_carry_i_3(2) => axi_dac_interpolate_reg_inst_n_238,
      cur_count1_carry_i_3(1) => axi_dac_interpolate_reg_inst_n_239,
      cur_count1_carry_i_3(0) => axi_dac_interpolate_reg_inst_n_240,
      cur_count1_carry_i_4(0) => axi_dac_interpolate_reg_inst_n_280,
      \cur_count_reg[15]\(0) => \cic_interpolation/cur_count\(15),
      \d_data_cntrl_int_reg[1]\(0) => i_filter_a_n_5,
      dac_cic_valid => dac_cic_valid,
      dac_clk => dac_clk,
      dac_data_a(15 downto 0) => dac_data_a(15 downto 0),
      dac_enable_a => dac_enable_a,
      dac_int_data_a(15 downto 0) => dac_int_data_a(15 downto 0),
      dac_int_ready_reg_0 => axi_dac_interpolate_reg_inst_n_114,
      dac_int_ready_reg_1 => axi_dac_interpolate_reg_inst_n_115,
      dac_rst => dac_rst,
      dac_valid_a => dac_valid_a,
      dac_valid_corrected => dac_valid_corrected,
      dac_valid_out_a => dac_valid_out_a,
      dma_ready_a => dma_ready_a,
      dma_valid_a => dma_valid_a,
      dma_valid_b => dma_valid_b,
      dma_valid_m_reg_r_3_0 => i_filter_a_n_9,
      filter_enable_reg_0 => axi_dac_interpolate_reg_inst_n_116,
      \filter_mask_d1_reg[2]_0\(2 downto 0) => filter_mask_d1(2 downto 0),
      \interpolation_counter_reg[31]_0\ => axi_dac_interpolate_reg_inst_n_113,
      p_1_out(0) => p_1_out_3(0),
      reset0 => reset0,
      reset02_out => reset02_out,
      stop_transfer => stop_transfer,
      stop_transfer_reg_0 => axi_dac_interpolate_reg_inst_n_248,
      \sumdelay_pipeline2_reg[0][30]\ => \sumdelay_pipeline2_reg[2][30]_i_7_n_0\,
      transfer_reg_0 => i_filter_a_n_7,
      transfer_reg_1 => axi_dac_interpolate_reg_inst_n_250,
      transmit_ready_reg_0 => i_filter_a_n_12
    );
i_filter_b: entity work.system_axi_dac_interpolate_0_axi_dac_interpolate_filter_0
     port map (
      Q(52) => dac_correction_enable_b,
      Q(51 downto 36) => dac_correction_coefficient_b(15 downto 0),
      Q(35) => start_sync_channels,
      Q(34 downto 3) => interpolation_ratio_b(31 downto 0),
      Q(2 downto 0) => filter_mask_b(2 downto 0),
      cic_change_rate => cic_change_rate_8,
      cic_change_rate_reg_0 => axi_dac_interpolate_reg_inst_n_279,
      cur_count(0) => \fir_interpolation/cur_count_10\(0),
      \cur_count1_carry__0\(1) => cur_count2(14),
      \cur_count1_carry__0\(0) => cur_count2(12),
      \cur_count1_carry__0_0\(0) => axi_dac_interpolate_reg_inst_n_283,
      \cur_count1_carry__1\(1) => axi_dac_interpolate_reg_inst_n_274,
      \cur_count1_carry__1\(0) => axi_dac_interpolate_reg_inst_n_275,
      \cur_count1_carry_i_1__0\(7 downto 4) => sel0(9 downto 6),
      \cur_count1_carry_i_1__0\(3) => sel0(4),
      \cur_count1_carry_i_1__0\(2 downto 0) => sel0(2 downto 0),
      \cur_count1_carry_i_1__0_0\(0) => axi_dac_interpolate_reg_inst_n_273,
      \cur_count1_carry_i_3__0\(0) => axi_dac_interpolate_reg_inst_n_272,
      \cur_count1_carry_i_3__0_0\(3) => axi_dac_interpolate_reg_inst_n_268,
      \cur_count1_carry_i_3__0_0\(2) => axi_dac_interpolate_reg_inst_n_269,
      \cur_count1_carry_i_3__0_0\(1) => axi_dac_interpolate_reg_inst_n_270,
      \cur_count1_carry_i_3__0_0\(0) => axi_dac_interpolate_reg_inst_n_271,
      \cur_count1_carry_i_4__0\(0) => axi_dac_interpolate_reg_inst_n_281,
      \cur_count1_carry_i_4__0_0\(3) => axi_dac_interpolate_reg_inst_n_256,
      \cur_count1_carry_i_4__0_0\(2) => axi_dac_interpolate_reg_inst_n_257,
      \cur_count1_carry_i_4__0_0\(1) => axi_dac_interpolate_reg_inst_n_258,
      \cur_count1_carry_i_4__0_0\(0) => axi_dac_interpolate_reg_inst_n_259,
      \cur_count_reg[15]\(0) => \cic_interpolation/cur_count_7\(15),
      \d_data_cntrl_int_reg[4]\(0) => i_filter_b_n_5,
      dac_cic_valid => dac_cic_valid_9,
      dac_clk => dac_clk,
      dac_data_b(15 downto 0) => dac_data_b(15 downto 0),
      dac_enable_b => dac_enable_b,
      dac_int_data_b(15 downto 0) => dac_int_data_b(15 downto 0),
      dac_int_ready_reg_0 => axi_dac_interpolate_reg_inst_n_252,
      dac_int_ready_reg_1 => axi_dac_interpolate_reg_inst_n_253,
      dac_rst => dac_rst,
      dac_valid_b => dac_valid_b,
      dac_valid_corrected => dac_valid_corrected_6,
      dac_valid_out_b => dac_valid_out_b,
      dma_ready_b => dma_ready_b,
      dma_valid_a => dma_valid_a,
      dma_valid_b => dma_valid_b,
      \dma_valid_m_reg[5]_0\ => i_filter_a_n_9,
      filter_enable_reg_0 => axi_dac_interpolate_reg_inst_n_254,
      \filter_mask_d1_reg[2]_0\(2 downto 0) => filter_mask_d1_4(2 downto 0),
      \interpolation_counter_reg[30]_0\(0) => i_filter_b_n_6,
      \interpolation_counter_reg[31]_0\ => axi_dac_interpolate_reg_inst_n_251,
      p_1_out(0) => p_1_out(0),
      reset0 => reset0,
      reset02_out => reset02_out_0,
      stop_transfer => stop_transfer_5,
      stop_transfer_reg_0 => axi_dac_interpolate_reg_inst_n_247,
      \sumdelay_pipeline2_reg[0][30]\ => \sumdelay_pipeline2_reg[2][30]_i_7__0_n_0\,
      transfer_reg_0 => i_filter_b_n_7,
      transfer_reg_1 => axi_dac_interpolate_reg_inst_n_249,
      underflow => underflow,
      underflow_0 => i_filter_a_n_12
    );
i_up_axi: entity work.system_axi_dac_interpolate_0_up_axi
     port map (
      E(0) => up_interpolation_ratio_a0,
      Q(31 downto 0) => up_wdata(31 downto 0),
      SR(0) => p_0_in,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(6 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(6 downto 2),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      up_axi_rvalid_int_reg_0 => s_axi_rvalid,
      \up_config_reg[1]\(109 downto 101) => up_data_cntrl(127 downto 119),
      \up_config_reg[1]\(100 downto 86) => up_data_cntrl(117 downto 103),
      \up_config_reg[1]\(85 downto 78) => up_data_cntrl(101 downto 94),
      \up_config_reg[1]\(77 downto 64) => up_data_cntrl(89 downto 76),
      \up_config_reg[1]\(63 downto 48) => up_data_cntrl(73 downto 58),
      \up_config_reg[1]\(47) => up_data_cntrl(55),
      \up_config_reg[1]\(46 downto 40) => up_data_cntrl(53 downto 47),
      \up_config_reg[1]\(39 downto 20) => up_data_cntrl(45 downto 26),
      \up_config_reg[1]\(19 downto 6) => up_data_cntrl(21 downto 8),
      \up_config_reg[1]\(5 downto 0) => up_data_cntrl(5 downto 0),
      \up_interpolation_ratio_a_reg[31]\(31 downto 0) => p_0_in_11(31 downto 0),
      up_rack => up_rack,
      \up_raddr_int_reg[4]_0\(4 downto 0) => up_raddr(4 downto 0),
      \up_rdata_d_reg[0]_0\ => axi_dac_interpolate_reg_inst_n_353,
      \up_rdata_d_reg[10]_0\ => axi_dac_interpolate_reg_inst_n_347,
      \up_rdata_d_reg[11]_0\ => axi_dac_interpolate_reg_inst_n_346,
      \up_rdata_d_reg[12]_0\ => axi_dac_interpolate_reg_inst_n_345,
      \up_rdata_d_reg[14]_0\ => axi_dac_interpolate_reg_inst_n_344,
      \up_rdata_d_reg[15]_0\ => axi_dac_interpolate_reg_inst_n_343,
      \up_rdata_d_reg[16]_0\ => axi_dac_interpolate_reg_inst_n_342,
      \up_rdata_d_reg[18]_0\ => axi_dac_interpolate_reg_inst_n_341,
      \up_rdata_d_reg[19]_0\ => axi_dac_interpolate_reg_inst_n_340,
      \up_rdata_d_reg[21]_0\ => axi_dac_interpolate_reg_inst_n_339,
      \up_rdata_d_reg[23]_0\ => axi_dac_interpolate_reg_inst_n_338,
      \up_rdata_d_reg[25]_0\ => axi_dac_interpolate_reg_inst_n_337,
      \up_rdata_d_reg[26]_0\ => axi_dac_interpolate_reg_inst_n_336,
      \up_rdata_d_reg[27]_0\ => axi_dac_interpolate_reg_inst_n_335,
      \up_rdata_d_reg[28]_0\ => axi_dac_interpolate_reg_inst_n_334,
      \up_rdata_d_reg[29]_0\(9) => up_rdata(29),
      \up_rdata_d_reg[29]_0\(8) => up_rdata(24),
      \up_rdata_d_reg[29]_0\(7) => up_rdata(22),
      \up_rdata_d_reg[29]_0\(6) => up_rdata(20),
      \up_rdata_d_reg[29]_0\(5) => up_rdata(17),
      \up_rdata_d_reg[29]_0\(4) => up_rdata(13),
      \up_rdata_d_reg[29]_0\(3) => up_rdata(8),
      \up_rdata_d_reg[29]_0\(2) => up_rdata(6),
      \up_rdata_d_reg[29]_0\(1) => up_rdata(4),
      \up_rdata_d_reg[29]_0\(0) => up_rdata(1),
      \up_rdata_d_reg[2]_0\ => axi_dac_interpolate_reg_inst_n_352,
      \up_rdata_d_reg[30]_0\ => axi_dac_interpolate_reg_inst_n_333,
      \up_rdata_d_reg[31]_0\ => axi_dac_interpolate_reg_inst_n_322,
      \up_rdata_d_reg[3]_0\ => axi_dac_interpolate_reg_inst_n_351,
      \up_rdata_d_reg[5]_0\ => axi_dac_interpolate_reg_inst_n_350,
      \up_rdata_d_reg[7]_0\ => axi_dac_interpolate_reg_inst_n_349,
      \up_rdata_d_reg[9]_0\ => axi_dac_interpolate_reg_inst_n_348,
      \up_rdata_reg[0]\ => axi_dac_interpolate_reg_inst_n_284,
      \up_rdata_reg[0]_0\ => axi_dac_interpolate_reg_inst_n_321,
      \up_rdata_reg[16]\ => axi_dac_interpolate_reg_inst_n_317,
      \up_rdata_reg[17]\ => axi_dac_interpolate_reg_inst_n_315,
      \up_rdata_reg[18]\ => axi_dac_interpolate_reg_inst_n_318,
      \up_rdata_reg[19]\ => axi_dac_interpolate_reg_inst_n_316,
      \up_rdata_reg[1]\ => axi_dac_interpolate_reg_inst_n_314,
      \up_rdata_reg[1]_0\ => axi_dac_interpolate_reg_inst_n_320,
      \up_rdata_reg[31]\(28 downto 15) => up_scratch(31 downto 18),
      \up_rdata_reg[31]\(14 downto 0) => up_scratch(16 downto 2),
      \up_rdata_reg[8]\ => axi_dac_interpolate_reg_inst_n_319,
      up_rreq => up_rreq,
      up_wack => up_wack,
      \up_waddr_int_reg[0]_0\(0) => up_scratch0,
      \up_waddr_int_reg[0]_1\(0) => up_trigger_config0,
      \up_waddr_int_reg[0]_2\(0) => up_correction_coefficient_b0,
      \up_waddr_int_reg[0]_3\(0) => up_correction_coefficient_a0,
      \up_waddr_int_reg[0]_4\(0) => up_interpolation_ratio_b0,
      \up_wdata_int_reg[0]_0\ => i_up_axi_n_41,
      \up_wdata_int_reg[0]_1\ => i_up_axi_n_44,
      \up_wdata_int_reg[0]_2\ => i_up_axi_n_46,
      \up_wdata_int_reg[0]_3\ => i_up_axi_n_48,
      \up_wdata_int_reg[0]_4\ => i_up_axi_n_50,
      \up_wdata_int_reg[1]_0\ => i_up_axi_n_40,
      \up_wdata_int_reg[1]_1\ => i_up_axi_n_43,
      \up_wdata_int_reg[1]_2\ => i_up_axi_n_45,
      \up_wdata_int_reg[1]_3\ => i_up_axi_n_47,
      \up_wdata_int_reg[1]_4\ => i_up_axi_n_49,
      \up_wdata_int_reg[2]_0\ => i_up_axi_n_7,
      \up_wdata_int_reg[2]_1\ => i_up_axi_n_42,
      up_wreq => up_wreq
    );
\low_level_trigger_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => axi_dac_interpolate_reg_inst_n_357,
      Q => low_level_trigger(0),
      R => '0'
    );
\low_level_trigger_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => axi_dac_interpolate_reg_inst_n_356,
      Q => low_level_trigger(1),
      R => '0'
    );
\rise_edge_trigger_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => axi_dac_interpolate_reg_inst_n_355,
      Q => rise_edge_trigger(0),
      R => '0'
    );
\rise_edge_trigger_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => axi_dac_interpolate_reg_inst_n_354,
      Q => rise_edge_trigger(1),
      R => '0'
    );
\sumdelay_pipeline2_reg[2][30]_i_7\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_cic_valid,
      CLR => reset0,
      D => '1',
      Q => \sumdelay_pipeline2_reg[2][30]_i_7_n_0\
    );
\sumdelay_pipeline2_reg[2][30]_i_7__0\: unisim.vcomponents.FDCE
     port map (
      C => dac_clk,
      CE => dac_cic_valid_9,
      CLR => reset0,
      D => '1',
      Q => \sumdelay_pipeline2_reg[2][30]_i_7__0_n_0\
    );
trigger_adc_m1_reg: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => trigger_adc,
      Q => trigger_adc_m1,
      R => '0'
    );
trigger_adc_m2_reg: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => trigger_adc_m1,
      Q => trigger_adc_m2,
      R => '0'
    );
\trigger_i_m1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => trigger_i(0),
      Q => trigger_i_m1(0),
      R => '0'
    );
\trigger_i_m1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => trigger_i(1),
      Q => trigger_i_m1(1),
      R => '0'
    );
\trigger_i_m2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => trigger_i_m1(0),
      Q => trigger_i_m2(0),
      R => '0'
    );
\trigger_i_m2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => trigger_i_m1(1),
      Q => trigger_i_m2(1),
      R => '0'
    );
\trigger_i_m3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => trigger_i_m2(0),
      Q => trigger_i_m3(0),
      R => '0'
    );
\trigger_i_m3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => trigger_i_m2(1),
      Q => trigger_i_m3(1),
      R => '0'
    );
trigger_la_m1_reg: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => trigger_la,
      Q => trigger_la_m1,
      R => '0'
    );
trigger_la_m2_reg: unisim.vcomponents.FDRE
     port map (
      C => dac_clk,
      CE => '1',
      D => trigger_la_m1,
      Q => trigger_la_m2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_dac_interpolate_0 is
  port (
    dac_clk : in STD_LOGIC;
    dac_rst : in STD_LOGIC;
    dac_data_a : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac_data_b : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac_valid_a : in STD_LOGIC;
    dac_valid_b : in STD_LOGIC;
    dma_valid_a : in STD_LOGIC;
    dma_valid_b : in STD_LOGIC;
    dma_ready_a : out STD_LOGIC;
    dma_ready_b : out STD_LOGIC;
    dac_enable_a : in STD_LOGIC;
    dac_enable_b : in STD_LOGIC;
    dac_int_data_a : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac_int_data_b : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac_valid_out_a : out STD_LOGIC;
    dac_valid_out_b : out STD_LOGIC;
    hold_last_sample : out STD_LOGIC;
    underflow : out STD_LOGIC;
    trigger_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    trigger_adc : in STD_LOGIC;
    trigger_la : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of system_axi_dac_interpolate_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_axi_dac_interpolate_0 : entity is "system_axi_dac_interpolate_0,axi_dac_interpolate,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of system_axi_dac_interpolate_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of system_axi_dac_interpolate_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of system_axi_dac_interpolate_0 : entity is "axi_dac_interpolate,Vivado 2021.1";
end system_axi_dac_interpolate_0;

architecture STRUCTURE of system_axi_dac_interpolate_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CORRECTION_DISABLE : integer;
  attribute CORRECTION_DISABLE of inst : label is 0;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of dac_clk : signal is "xilinx.com:signal:clock:1.0 dac_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of dac_clk : signal is "XIL_INTERFACENAME dac_clk, ASSOCIATED_RESET dac_rst, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_axi_ad9963_0_dac_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of dac_rst : signal is "xilinx.com:signal:reset:1.0 dac_rst RST";
  attribute X_INTERFACE_PARAMETER of dac_rst : signal is "XIL_INTERFACENAME dac_rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 s_axi_aclk CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME s_axi_aclk, ASSOCIATED_BUSIF s_axi, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 27777778, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_sys_ps7_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 s_axi_aresetn RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME s_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME s_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 27777778, ID_WIDTH 0, ADDR_WIDTH 7, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN system_sys_ps7_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi WVALID";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 s_axi ARPROT";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 s_axi AWPROT";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axi WSTRB";
begin
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.system_axi_dac_interpolate_0_axi_dac_interpolate
     port map (
      dac_clk => dac_clk,
      dac_data_a(15 downto 0) => dac_data_a(15 downto 0),
      dac_data_b(15 downto 0) => dac_data_b(15 downto 0),
      dac_enable_a => dac_enable_a,
      dac_enable_b => dac_enable_b,
      dac_int_data_a(15 downto 0) => dac_int_data_a(15 downto 0),
      dac_int_data_b(15 downto 0) => dac_int_data_b(15 downto 0),
      dac_rst => dac_rst,
      dac_valid_a => dac_valid_a,
      dac_valid_b => dac_valid_b,
      dac_valid_out_a => dac_valid_out_a,
      dac_valid_out_b => dac_valid_out_b,
      dma_ready_a => dma_ready_a,
      dma_ready_b => dma_ready_b,
      dma_valid_a => dma_valid_a,
      dma_valid_b => dma_valid_b,
      hold_last_sample => hold_last_sample,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(6 downto 2) => s_axi_araddr(6 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(6 downto 2) => s_axi_awaddr(6 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => NLW_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => NLW_inst_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => s_axi_wvalid,
      trigger_adc => trigger_adc,
      trigger_i(1 downto 0) => trigger_i(1 downto 0),
      trigger_la => trigger_la,
      underflow => underflow
    );
end STRUCTURE;
