{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 11 13:37:41 2010 " "Info: Processing started: Wed Aug 11 13:37:41 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RABBIT_DDS_1_LOOP -c RABBIT_DDS_1_LOOP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RABBIT_DDS_1_LOOP -c RABBIT_DDS_1_LOOP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ten_MHz_ext " "Info: Assuming node \"ten_MHz_ext\" is an undefined clock" {  } { { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 9 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ten_MHz_ext" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SCLK_PE_3 " "Info: Assuming node \"SCLK_PE_3\" is an undefined clock" {  } { { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 11 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCLK_PE_3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ten_MHz_ext register N\[1\] register SDIO~reg0 87.47 MHz 11.433 ns Internal " "Info: Clock \"ten_MHz_ext\" has Internal fmax of 87.47 MHz between source register \"N\[1\]\" and destination register \"SDIO~reg0\" (period= 11.433 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.192 ns + Longest register register " "Info: + Longest register to register delay is 11.192 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns N\[1\] 1 REG LCFF_X42_Y17_N11 461 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y17_N11; Fanout = 461; REG Node = 'N\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { N[1] } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.140 ns) + CELL(0.275 ns) 1.415 ns Mux0~15405 2 COMB LCCOMB_X43_Y20_N16 1 " "Info: 2: + IC(1.140 ns) + CELL(0.275 ns) = 1.415 ns; Loc. = LCCOMB_X43_Y20_N16; Fanout = 1; COMB Node = 'Mux0~15405'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.415 ns" { N[1] Mux0~15405 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.275 ns) 1.939 ns Mux0~15406 3 COMB LCCOMB_X43_Y20_N8 1 " "Info: 3: + IC(0.249 ns) + CELL(0.275 ns) = 1.939 ns; Loc. = LCCOMB_X43_Y20_N8; Fanout = 1; COMB Node = 'Mux0~15406'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { Mux0~15405 Mux0~15406 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.043 ns) + CELL(0.150 ns) 4.132 ns Mux0~15409 4 COMB LCCOMB_X28_Y12_N20 1 " "Info: 4: + IC(2.043 ns) + CELL(0.150 ns) = 4.132 ns; Loc. = LCCOMB_X28_Y12_N20; Fanout = 1; COMB Node = 'Mux0~15409'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.193 ns" { Mux0~15406 Mux0~15409 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.438 ns) 4.840 ns Mux0~15412 5 COMB LCCOMB_X28_Y12_N4 1 " "Info: 5: + IC(0.270 ns) + CELL(0.438 ns) = 4.840 ns; Loc. = LCCOMB_X28_Y12_N4; Fanout = 1; COMB Node = 'Mux0~15412'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { Mux0~15409 Mux0~15412 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.419 ns) 5.981 ns Mux0~15444 6 COMB LCCOMB_X27_Y13_N10 1 " "Info: 6: + IC(0.722 ns) + CELL(0.419 ns) = 5.981 ns; Loc. = LCCOMB_X27_Y13_N10; Fanout = 1; COMB Node = 'Mux0~15444'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.141 ns" { Mux0~15412 Mux0~15444 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 6.378 ns Mux0~15487 7 COMB LCCOMB_X27_Y13_N0 1 " "Info: 7: + IC(0.247 ns) + CELL(0.150 ns) = 6.378 ns; Loc. = LCCOMB_X27_Y13_N0; Fanout = 1; COMB Node = 'Mux0~15487'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Mux0~15444 Mux0~15487 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.419 ns) 7.470 ns Mux0~15530 8 COMB LCCOMB_X30_Y14_N26 1 " "Info: 8: + IC(0.673 ns) + CELL(0.419 ns) = 7.470 ns; Loc. = LCCOMB_X30_Y14_N26; Fanout = 1; COMB Node = 'Mux0~15530'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.092 ns" { Mux0~15487 Mux0~15530 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.022 ns) + CELL(0.437 ns) 9.929 ns Mux0~16042 9 COMB LCCOMB_X49_Y23_N22 1 " "Info: 9: + IC(2.022 ns) + CELL(0.437 ns) = 9.929 ns; Loc. = LCCOMB_X49_Y23_N22; Fanout = 1; COMB Node = 'Mux0~16042'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { Mux0~15530 Mux0~16042 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 10.321 ns Mux0~16725 10 COMB LCCOMB_X49_Y23_N28 1 " "Info: 10: + IC(0.242 ns) + CELL(0.150 ns) = 10.321 ns; Loc. = LCCOMB_X49_Y23_N28; Fanout = 1; COMB Node = 'Mux0~16725'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Mux0~16042 Mux0~16725 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 10.715 ns Mux0~17130 11 COMB LCCOMB_X49_Y23_N10 1 " "Info: 11: + IC(0.244 ns) + CELL(0.150 ns) = 10.715 ns; Loc. = LCCOMB_X49_Y23_N10; Fanout = 1; COMB Node = 'Mux0~17130'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { Mux0~16725 Mux0~17130 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 11.108 ns SDIO~1152 12 COMB LCCOMB_X49_Y23_N30 1 " "Info: 12: + IC(0.243 ns) + CELL(0.150 ns) = 11.108 ns; Loc. = LCCOMB_X49_Y23_N30; Fanout = 1; COMB Node = 'SDIO~1152'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Mux0~17130 SDIO~1152 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 11.192 ns SDIO~reg0 13 REG LCFF_X49_Y23_N31 3 " "Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 11.192 ns; Loc. = LCFF_X49_Y23_N31; Fanout = 3; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SDIO~1152 SDIO~reg0 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 330 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.097 ns ( 27.67 % ) " "Info: Total cell delay = 3.097 ns ( 27.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.095 ns ( 72.33 % ) " "Info: Total interconnect delay = 8.095 ns ( 72.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "11.192 ns" { N[1] Mux0~15405 Mux0~15406 Mux0~15409 Mux0~15412 Mux0~15444 Mux0~15487 Mux0~15530 Mux0~16042 Mux0~16725 Mux0~17130 SDIO~1152 SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "11.192 ns" { N[1] Mux0~15405 Mux0~15406 Mux0~15409 Mux0~15412 Mux0~15444 Mux0~15487 Mux0~15530 Mux0~16042 Mux0~16725 Mux0~17130 SDIO~1152 SDIO~reg0 } { 0.000ns 1.140ns 0.249ns 2.043ns 0.270ns 0.722ns 0.247ns 0.673ns 2.022ns 0.242ns 0.244ns 0.243ns 0.000ns } { 0.000ns 0.275ns 0.275ns 0.150ns 0.438ns 0.419ns 0.150ns 0.419ns 0.437ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.027 ns - Smallest " "Info: - Smallest clock skew is -0.027 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext destination 2.654 ns + Shortest register " "Info: + Shortest clock path from clock \"ten_MHz_ext\" to destination register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 100 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 100; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 2.654 ns SDIO~reg0 3 REG LCFF_X49_Y23_N31 3 " "Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X49_Y23_N31; Fanout = 3; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 330 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.87 % ) " "Info: Total cell delay = 1.536 ns ( 57.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.118 ns ( 42.13 % ) " "Info: Total interconnect delay = 1.118 ns ( 42.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.681 ns - Longest register " "Info: - Longest clock path from clock \"ten_MHz_ext\" to source register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 100 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 100; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.681 ns N\[1\] 3 REG LCFF_X42_Y17_N11 461 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X42_Y17_N11; Fanout = 461; REG Node = 'N\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { ten_MHz_ext~clkctrl N[1] } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[1] } { 0.000ns 0.000ns 0.113ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[1] } { 0.000ns 0.000ns 0.113ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 330 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 330 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "11.192 ns" { N[1] Mux0~15405 Mux0~15406 Mux0~15409 Mux0~15412 Mux0~15444 Mux0~15487 Mux0~15530 Mux0~16042 Mux0~16725 Mux0~17130 SDIO~1152 SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "11.192 ns" { N[1] Mux0~15405 Mux0~15406 Mux0~15409 Mux0~15412 Mux0~15444 Mux0~15487 Mux0~15530 Mux0~16042 Mux0~16725 Mux0~17130 SDIO~1152 SDIO~reg0 } { 0.000ns 1.140ns 0.249ns 2.043ns 0.270ns 0.722ns 0.247ns 0.673ns 2.022ns 0.242ns 0.244ns 0.243ns 0.000ns } { 0.000ns 0.275ns 0.275ns 0.150ns 0.438ns 0.419ns 0.150ns 0.419ns 0.437ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[1] } { 0.000ns 0.000ns 0.113ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SCLK_PE_3 register i\[1\] register memory_reg\[1940\] 132.75 MHz 7.533 ns Internal " "Info: Clock \"SCLK_PE_3\" has Internal fmax of 132.75 MHz between source register \"i\[1\]\" and destination register \"memory_reg\[1940\]\" (period= 7.533 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.302 ns + Longest register register " "Info: + Longest register to register delay is 7.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i\[1\] 1 REG LCFF_X37_Y17_N11 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y17_N11; Fanout = 20; REG Node = 'i\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[1] } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 1338 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.275 ns) 1.360 ns Decoder2~12727 2 COMB LCCOMB_X37_Y19_N20 230 " "Info: 2: + IC(1.085 ns) + CELL(0.275 ns) = 1.360 ns; Loc. = LCCOMB_X37_Y19_N20; Fanout = 230; COMB Node = 'Decoder2~12727'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { i[1] Decoder2~12727 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 1350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.019 ns) + CELL(0.389 ns) 3.768 ns memory_reg~442115 3 COMB LCCOMB_X33_Y16_N4 1 " "Info: 3: + IC(2.019 ns) + CELL(0.389 ns) = 3.768 ns; Loc. = LCCOMB_X33_Y16_N4; Fanout = 1; COMB Node = 'memory_reg~442115'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { Decoder2~12727 memory_reg~442115 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 228 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.057 ns) + CELL(0.393 ns) 7.218 ns memory_reg~442116 4 COMB LCCOMB_X45_Y12_N26 1 " "Info: 4: + IC(3.057 ns) + CELL(0.393 ns) = 7.218 ns; Loc. = LCCOMB_X45_Y12_N26; Fanout = 1; COMB Node = 'memory_reg~442116'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.450 ns" { memory_reg~442115 memory_reg~442116 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 228 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.302 ns memory_reg\[1940\] 5 REG LCFF_X45_Y12_N27 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 7.302 ns; Loc. = LCFF_X45_Y12_N27; Fanout = 2; REG Node = 'memory_reg\[1940\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~442116 memory_reg[1940] } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 1338 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.141 ns ( 15.63 % ) " "Info: Total cell delay = 1.141 ns ( 15.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.161 ns ( 84.37 % ) " "Info: Total interconnect delay = 6.161 ns ( 84.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.302 ns" { i[1] Decoder2~12727 memory_reg~442115 memory_reg~442116 memory_reg[1940] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.302 ns" { i[1] Decoder2~12727 memory_reg~442115 memory_reg~442116 memory_reg[1940] } { 0.000ns 1.085ns 2.019ns 3.057ns 0.000ns } { 0.000ns 0.275ns 0.389ns 0.393ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.017 ns - Smallest " "Info: - Smallest clock skew is -0.017 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 3.808 ns + Shortest register " "Info: + Shortest clock path from clock \"SCLK_PE_3\" to destination register is 3.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 3692 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3692; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.449 ns) + CELL(0.537 ns) 3.808 ns memory_reg\[1940\] 2 REG LCFF_X45_Y12_N27 2 " "Info: 2: + IC(2.449 ns) + CELL(0.537 ns) = 3.808 ns; Loc. = LCFF_X45_Y12_N27; Fanout = 2; REG Node = 'memory_reg\[1940\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.986 ns" { SCLK_PE_3 memory_reg[1940] } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 1338 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 35.69 % ) " "Info: Total cell delay = 1.359 ns ( 35.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.449 ns ( 64.31 % ) " "Info: Total interconnect delay = 2.449 ns ( 64.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.808 ns" { SCLK_PE_3 memory_reg[1940] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.808 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[1940] } { 0.000ns 0.000ns 2.449ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 source 3.825 ns - Longest register " "Info: - Longest clock path from clock \"SCLK_PE_3\" to source register is 3.825 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 3692 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3692; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.466 ns) + CELL(0.537 ns) 3.825 ns i\[1\] 2 REG LCFF_X37_Y17_N11 20 " "Info: 2: + IC(2.466 ns) + CELL(0.537 ns) = 3.825 ns; Loc. = LCFF_X37_Y17_N11; Fanout = 20; REG Node = 'i\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.003 ns" { SCLK_PE_3 i[1] } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 1338 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 35.53 % ) " "Info: Total cell delay = 1.359 ns ( 35.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.466 ns ( 64.47 % ) " "Info: Total interconnect delay = 2.466 ns ( 64.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.825 ns" { SCLK_PE_3 i[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.825 ns" { SCLK_PE_3 SCLK_PE_3~combout i[1] } { 0.000ns 0.000ns 2.466ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.808 ns" { SCLK_PE_3 memory_reg[1940] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.808 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[1940] } { 0.000ns 0.000ns 2.449ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.825 ns" { SCLK_PE_3 i[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.825 ns" { SCLK_PE_3 SCLK_PE_3~combout i[1] } { 0.000ns 0.000ns 2.466ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 1338 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 1338 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.302 ns" { i[1] Decoder2~12727 memory_reg~442115 memory_reg~442116 memory_reg[1940] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.302 ns" { i[1] Decoder2~12727 memory_reg~442115 memory_reg~442116 memory_reg[1940] } { 0.000ns 1.085ns 2.019ns 3.057ns 0.000ns } { 0.000ns 0.275ns 0.389ns 0.393ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.808 ns" { SCLK_PE_3 memory_reg[1940] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.808 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[1940] } { 0.000ns 0.000ns 2.449ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.825 ns" { SCLK_PE_3 i[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.825 ns" { SCLK_PE_3 SCLK_PE_3~combout i[1] } { 0.000ns 0.000ns 2.466ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "memory_reg\[383\] SDIO_PE_5 SCLK_PE_3 6.306 ns register " "Info: tsu for register \"memory_reg\[383\]\" (data pin = \"SDIO_PE_5\", clock pin = \"SCLK_PE_3\") is 6.306 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.074 ns + Longest pin register " "Info: + Longest pin to register delay is 10.074 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SDIO_PE_5 1 PIN PIN_N24 3680 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N24; Fanout = 3680; PIN Node = 'SDIO_PE_5'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDIO_PE_5 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(8.710 ns) + CELL(0.438 ns) 9.990 ns memory_reg~443570 2 COMB LCCOMB_X19_Y20_N6 1 " "Info: 2: + IC(8.710 ns) + CELL(0.438 ns) = 9.990 ns; Loc. = LCCOMB_X19_Y20_N6; Fanout = 1; COMB Node = 'memory_reg~443570'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.148 ns" { SDIO_PE_5 memory_reg~443570 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 228 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.074 ns memory_reg\[383\] 3 REG LCFF_X19_Y20_N7 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 10.074 ns; Loc. = LCFF_X19_Y20_N7; Fanout = 4; REG Node = 'memory_reg\[383\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~443570 memory_reg[383] } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 1338 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.364 ns ( 13.54 % ) " "Info: Total cell delay = 1.364 ns ( 13.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.710 ns ( 86.46 % ) " "Info: Total interconnect delay = 8.710 ns ( 86.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.074 ns" { SDIO_PE_5 memory_reg~443570 memory_reg[383] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.074 ns" { SDIO_PE_5 SDIO_PE_5~combout memory_reg~443570 memory_reg[383] } { 0.000ns 0.000ns 8.710ns 0.000ns } { 0.000ns 0.842ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 1338 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 3.732 ns - Shortest register " "Info: - Shortest clock path from clock \"SCLK_PE_3\" to destination register is 3.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 3692 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3692; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.373 ns) + CELL(0.537 ns) 3.732 ns memory_reg\[383\] 2 REG LCFF_X19_Y20_N7 4 " "Info: 2: + IC(2.373 ns) + CELL(0.537 ns) = 3.732 ns; Loc. = LCFF_X19_Y20_N7; Fanout = 4; REG Node = 'memory_reg\[383\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { SCLK_PE_3 memory_reg[383] } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 1338 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 36.41 % ) " "Info: Total cell delay = 1.359 ns ( 36.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.373 ns ( 63.59 % ) " "Info: Total interconnect delay = 2.373 ns ( 63.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.732 ns" { SCLK_PE_3 memory_reg[383] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.732 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[383] } { 0.000ns 0.000ns 2.373ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.074 ns" { SDIO_PE_5 memory_reg~443570 memory_reg[383] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.074 ns" { SDIO_PE_5 SDIO_PE_5~combout memory_reg~443570 memory_reg[383] } { 0.000ns 0.000ns 8.710ns 0.000ns } { 0.000ns 0.842ns 0.438ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.732 ns" { SCLK_PE_3 memory_reg[383] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.732 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[383] } { 0.000ns 0.000ns 2.373ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ten_MHz_ext DR_CTL DR_CTL~reg0 10.224 ns register " "Info: tco from clock \"ten_MHz_ext\" to destination pin \"DR_CTL\" through register \"DR_CTL~reg0\" is 10.224 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.641 ns + Longest register " "Info: + Longest clock path from clock \"ten_MHz_ext\" to source register is 2.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 100 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 100; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.537 ns) 2.641 ns DR_CTL~reg0 3 REG LCFF_X23_Y9_N13 2 " "Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X23_Y9_N13; Fanout = 2; REG Node = 'DR_CTL~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { ten_MHz_ext~clkctrl DR_CTL~reg0 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 330 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.16 % ) " "Info: Total cell delay = 1.536 ns ( 58.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.105 ns ( 41.84 % ) " "Info: Total interconnect delay = 1.105 ns ( 41.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { ten_MHz_ext ten_MHz_ext~clkctrl DR_CTL~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl DR_CTL~reg0 } { 0.000ns 0.000ns 0.113ns 0.992ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 330 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.333 ns + Longest register pin " "Info: + Longest register to pin delay is 7.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DR_CTL~reg0 1 REG LCFF_X23_Y9_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y9_N13; Fanout = 2; REG Node = 'DR_CTL~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR_CTL~reg0 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 330 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.701 ns) + CELL(2.632 ns) 7.333 ns DR_CTL 2 PIN PIN_K19 0 " "Info: 2: + IC(4.701 ns) + CELL(2.632 ns) = 7.333 ns; Loc. = PIN_K19; Fanout = 0; PIN Node = 'DR_CTL'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.333 ns" { DR_CTL~reg0 DR_CTL } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 35.89 % ) " "Info: Total cell delay = 2.632 ns ( 35.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.701 ns ( 64.11 % ) " "Info: Total interconnect delay = 4.701 ns ( 64.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.333 ns" { DR_CTL~reg0 DR_CTL } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.333 ns" { DR_CTL~reg0 DR_CTL } { 0.000ns 4.701ns } { 0.000ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { ten_MHz_ext ten_MHz_ext~clkctrl DR_CTL~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl DR_CTL~reg0 } { 0.000ns 0.000ns 0.113ns 0.992ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.333 ns" { DR_CTL~reg0 DR_CTL } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.333 ns" { DR_CTL~reg0 DR_CTL } { 0.000ns 4.701ns } { 0.000ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "memory_reg\[3290\] SDIO_PE_5 SCLK_PE_3 -1.966 ns register " "Info: th for register \"memory_reg\[3290\]\" (data pin = \"SDIO_PE_5\", clock pin = \"SCLK_PE_3\") is -1.966 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 3.726 ns + Longest register " "Info: + Longest clock path from clock \"SCLK_PE_3\" to destination register is 3.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 3692 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3692; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.367 ns) + CELL(0.537 ns) 3.726 ns memory_reg\[3290\] 2 REG LCFF_X62_Y20_N19 2 " "Info: 2: + IC(2.367 ns) + CELL(0.537 ns) = 3.726 ns; Loc. = LCFF_X62_Y20_N19; Fanout = 2; REG Node = 'memory_reg\[3290\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.904 ns" { SCLK_PE_3 memory_reg[3290] } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 1338 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 36.47 % ) " "Info: Total cell delay = 1.359 ns ( 36.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.367 ns ( 63.53 % ) " "Info: Total interconnect delay = 2.367 ns ( 63.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.726 ns" { SCLK_PE_3 memory_reg[3290] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.726 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[3290] } { 0.000ns 0.000ns 2.367ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 1338 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.958 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SDIO_PE_5 1 PIN PIN_N24 3680 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N24; Fanout = 3680; PIN Node = 'SDIO_PE_5'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDIO_PE_5 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.882 ns) + CELL(0.150 ns) 5.874 ns memory_reg~445550 2 COMB LCCOMB_X62_Y20_N18 1 " "Info: 2: + IC(4.882 ns) + CELL(0.150 ns) = 5.874 ns; Loc. = LCCOMB_X62_Y20_N18; Fanout = 1; COMB Node = 'memory_reg~445550'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.032 ns" { SDIO_PE_5 memory_reg~445550 } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 228 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.958 ns memory_reg\[3290\] 3 REG LCFF_X62_Y20_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.958 ns; Loc. = LCFF_X62_Y20_N19; Fanout = 2; REG Node = 'memory_reg\[3290\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~445550 memory_reg[3290] } "NODE_NAME" } } { "RABBIT_DDS_1_LOOP.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_1_LOOP/RABBIT_DDS_1_LOOP.v" 1338 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.076 ns ( 18.06 % ) " "Info: Total cell delay = 1.076 ns ( 18.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.882 ns ( 81.94 % ) " "Info: Total interconnect delay = 4.882 ns ( 81.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.958 ns" { SDIO_PE_5 memory_reg~445550 memory_reg[3290] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.958 ns" { SDIO_PE_5 SDIO_PE_5~combout memory_reg~445550 memory_reg[3290] } { 0.000ns 0.000ns 4.882ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.726 ns" { SCLK_PE_3 memory_reg[3290] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.726 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[3290] } { 0.000ns 0.000ns 2.367ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.958 ns" { SDIO_PE_5 memory_reg~445550 memory_reg[3290] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.958 ns" { SDIO_PE_5 SDIO_PE_5~combout memory_reg~445550 memory_reg[3290] } { 0.000ns 0.000ns 4.882ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Allocated 188 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 11 13:37:48 2010 " "Info: Processing ended: Wed Aug 11 13:37:48 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
