// SPDX-License-Identifier: GPL-2.0
/*
 * Device Tree Source for the Condor board
 *
 * Copyright (C) 2020 Renesas Electronics Corp.
 */

/dts-v1/;
#include "r8a779a0.dtsi"
#include <dt-bindings/gpio/gpio.h>

/ {
	model = "Renesas Falcon board based on r8a779a0";
	compatible = "renesas,falcon", "renesas,r8a779a0";

	aliases {
		serial0 = &scif0;
		ethernet0 = &avb0;
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};
};

&extal_clk {
//	clock-frequency = <33333333>;
	clock-frequency = <16666666>;
};

&extalr_clk {
	clock-frequency = <32768>;
};

&pfc {
	i2c0_pins: i2c0 {
		groups = "i2c0";
		function = "i2c0";
	};

	i2c1_pins: i2c1 {
		groups = "i2c1";
		function = "i2c1";
	};

	avb0_pins: avb0 {
		mux {
			groups = "avb0_link", "avb0_mdio", "avb0_rgmii", "avb0_txcrefclk";
			function = "avb0";
		};
#if 0
		pins_mdio {
			groups = "avb0_mdio";
			drive-strength = <24>;
		};

		pins_mii_tx {
			pins = "PIN_AVB0_TX_CTL", "PIN_AVB0_TXC", "PIN_AVB0_TD0",
				"PIN_AVB0_TD1", "PIN_AVB0_TD2", "PIN_AVB0_TD3", "PIN_AVB0_TXCREFCLK";
			drive-strength = <12>;
		};
#endif
	};

	avb1_pins: avb1 {
		mux {
			groups = "avb1_link", "avb1_mdio", "avb1_rgmii", "avb1_txcrefclk";
			function = "avb1";
		};

		pins_mdio {
			groups = "avb1_mdio";
			drive-strength = <24>;
		};

		pins_mii_tx {
			pins = "PIN_AVB1_TX_CTL", "PIN_AVB1_TXC", "PIN_AVB1_TD0",
				"PIN_AVB1_TD1", "PIN_AVB1_TD2", "PIN_AVB1_TD3", "PIN_AVB1_TXCREFCLK";
			drive-strength = <12>;
		};
	};

	avb2_pins: avb2 {
		mux {
			groups = "avb2_link", "avb2_mdio", "avb2_rgmii", "avb2_txcrefclk";
			function = "avb2";
		};

		pins_mdio {
			groups = "avb2_mdio";
			drive-strength = <24>;
		};

		pins_mii_tx {
			pins = "PIN_AVB2_TX_CTL", "PIN_AVB2_TXC", "PIN_AVB2_TD0",
				"PIN_AVB2_TD1", "PIN_AVB2_TD2", "PIN_AVB2_TD3", "PIN_AVB2_TXCREFCLK";
			drive-strength = <12>;
		};
	};

	avb3_pins: avb3 {
		mux {
			groups = "avb3_link", "avb3_mdio", "avb3_rgmii", "avb3_txcrefclk";
			function = "avb3";
		};

		pins_mdio {
			groups = "avb3_mdio";
			drive-strength = <24>;
		};

		pins_mii_tx {
			pins = "PIN_AVB3_TX_CTL", "PIN_AVB3_TXC", "PIN_AVB3_TD0",
				"PIN_AVB3_TD1", "PIN_AVB3_TD2", "PIN_AVB3_TD3", "PIN_AVB3_TXCREFCLK";
			drive-strength = <12>;
		};
	};

	avb4_pins: avb4 {
		mux {
			groups = "avb4_link", "avb4_mdio", "avb4_rgmii", "avb4_txcrefclk";
			function = "avb4";
		};

		pins_mdio {
			groups = "avb4_mdio";
			drive-strength = <24>;
		};

		pins_mii_tx {
			pins = "PIN_AVB4_TX_CTL", "PIN_AVB4_TXC", "PIN_AVB4_TD0",
				"PIN_AVB4_TD1", "PIN_AVB4_TD2", "PIN_AVB4_TD3", "PIN_AVB4_TXCREFCLK";
			drive-strength = <12>;
		};
	};

	avb5_pins: avb5 {
		mux {
			groups = "avb5_link", "avb5_mdio", "avb5_rgmii", "avb5_txcrefclk";
			function = "avb5";
		};

		pins_mdio {
			groups = "avb5_mdio";
			drive-strength = <24>;
		};

		pins_mii_tx {
			pins = "PIN_AVB5_TX_CTL", "PIN_AVB5_TXC", "PIN_AVB5_TD0",
				"PIN_AVB5_TD1", "PIN_AVB5_TD2", "PIN_AVB5_TD3", "PIN_AVB5_TXCREFCLK";
			drive-strength = <12>;
		};
	};

	scif0_pins: scif0 {
		groups = "scif0_data";
		function = "scif0";
	};

	scif_clk_pins: scif_clk {
		groups = "scif_clk";
		function = "scif_clk";
	};
};

&i2c0 {
	pinctrl-0 = <&i2c0_pins>;
	pinctrl-names = "default";

	status = "okay";
	clock-frequency = <400000>;
};

&i2c1 {
	pinctrl-0 = <&i2c1_pins>;
	pinctrl-names = "default";

	status = "okay";
	clock-frequency = <400000>;
};

&avb0 {
	pinctrl-0 = <&avb0_pins>;
	pinctrl-names = "default";
	phy-handle = <&phy0>;
	phy-mode = "rgmii-txid";
	status = "okay";

	phy0: ethernet-phy@0 {
		rxc-skew-ps = <1500>;
		reg = <0>;
		interrupt-parent = <&gpio4>;
		interrupts = <16 IRQ_TYPE_LEVEL_LOW>;
		reset-gpios = <&gpio4 15 GPIO_ACTIVE_LOW>;
	};
};

&avb1 {
	pinctrl-0 = <&avb1_pins>;
	pinctrl-names = "default";
	phy-handle = <&phy1>;
	phy-mode = "rgmii-txid";

	phy1: ethernet-phy@1 {
		rxc-skew-ps = <1500>;
		reg = <0>;
		interrupt-parent = <&gpio5>;
		interrupts = <16 IRQ_TYPE_LEVEL_LOW>;
		reset-gpios = <&gpio5 15 GPIO_ACTIVE_LOW>;
	};
};

&avb2 {
	pinctrl-0 = <&avb2_pins>;
	pinctrl-names = "default";
	phy-handle = <&phy2>;
	phy-mode = "rgmii-txid";

	phy2: ethernet-phy@2 {
		rxc-skew-ps = <1500>;
		reg = <0>;
		interrupt-parent = <&gpio6>;
		interrupts = <16 IRQ_TYPE_LEVEL_LOW>;
		reset-gpios = <&gpio6 15 GPIO_ACTIVE_LOW>;
	};
};

&avb3 {
	pinctrl-0 = <&avb3_pins>;
	pinctrl-names = "default";
	phy-handle = <&phy3>;
	phy-mode = "rgmii-txid";

	phy3: ethernet-phy@3{
		rxc-skew-ps = <1500>;
		reg = <0>;
		interrupt-parent = <&gpio7>;
		interrupts = <16 IRQ_TYPE_LEVEL_LOW>;
		reset-gpios = <&gpio7 15 GPIO_ACTIVE_LOW>;
	};
};

&avb4 {
	pinctrl-0 = <&avb4_pins>;
	pinctrl-names = "default";
	phy-handle = <&phy4>;
	phy-mode = "rgmii-txid";

	phy4: ethernet-phy@4 {
		rxc-skew-ps = <1500>;
		reg = <0>;
		interrupt-parent = <&gpio8>;
		interrupts = <16 IRQ_TYPE_LEVEL_LOW>;
		reset-gpios = <&gpio8 15 GPIO_ACTIVE_LOW>;
	};
};

&avb5 {
	pinctrl-0 = <&avb5_pins>;
	pinctrl-names = "default";
	phy-handle = <&phy5>;
	phy-mode = "rgmii-txid";

	phy5: ethernet-phy@5 {
		rxc-skew-ps = <1500>;
		reg = <0>;
		interrupt-parent = <&gpio9>;
		interrupts = <16 IRQ_TYPE_LEVEL_LOW>;
		reset-gpios = <&gpio9 15 GPIO_ACTIVE_LOW>;
	};
};

&scif0 {
	pinctrl-0 = <&scif0_pins>;
	pinctrl-names = "default";

	status = "okay";
};

&scif_clk {
	pinctrl-0 = <&scif_clk_pins>;
	pinctrl-names = "default";

	clock-frequency = <24000000>;
	status = "okay";
};

&tmu0 {
	status = "okay";
};

&tmu1 {
	status = "okay";
};

&tmu2 {
	status = "okay";
};

&tmu3 {
	status = "okay";
};

&tmu4 {
	status = "okay";
};
