
*** Running vivado
    with args -log Board.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Board.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Board.tcl -notrace
Command: synth_design -top Board -part xc7a100tfgg484-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15084 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 341.402 ; gain = 81.133
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Board' [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Board.v:2]
	Parameter ADDR bound to: 4 - type: integer 
	Parameter NUMB bound to: 16 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Display' [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Display.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Display' (1#1) [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Display.v:3]
WARNING: [Synth 8-350] instance 'Display_instance' of module 'Display' requires 7 connections, but only 5 given [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Board.v:97]
INFO: [Synth 8-6157] synthesizing module 'Multi_Reg' [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:4]
	Parameter ADDR bound to: 4 - type: integer 
	Parameter NUMB bound to: 16 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:69]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:113]
WARNING: [Synth 8-6014] Unused sequential element R_und_reg[13] was removed.  [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:60]
WARNING: [Synth 8-6014] Unused sequential element R_und_reg[14] was removed.  [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:60]
INFO: [Synth 8-6155] done synthesizing module 'Multi_Reg' (2#1) [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Board' (3#1) [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Board.v:2]
WARNING: [Synth 8-3917] design Board has port enable driven by constant 1
WARNING: [Synth 8-3331] design Board has unconnected port led[29]
WARNING: [Synth 8-3331] design Board has unconnected port led[28]
WARNING: [Synth 8-3331] design Board has unconnected port led[27]
WARNING: [Synth 8-3331] design Board has unconnected port led[26]
WARNING: [Synth 8-3331] design Board has unconnected port led[25]
WARNING: [Synth 8-3331] design Board has unconnected port led[24]
WARNING: [Synth 8-3331] design Board has unconnected port led[23]
WARNING: [Synth 8-3331] design Board has unconnected port led[22]
WARNING: [Synth 8-3331] design Board has unconnected port led[21]
WARNING: [Synth 8-3331] design Board has unconnected port led[20]
WARNING: [Synth 8-3331] design Board has unconnected port led[19]
WARNING: [Synth 8-3331] design Board has unconnected port led[18]
WARNING: [Synth 8-3331] design Board has unconnected port led[17]
WARNING: [Synth 8-3331] design Board has unconnected port led[16]
WARNING: [Synth 8-3331] design Board has unconnected port led[15]
WARNING: [Synth 8-3331] design Board has unconnected port led[14]
WARNING: [Synth 8-3331] design Board has unconnected port led[13]
WARNING: [Synth 8-3331] design Board has unconnected port led[12]
WARNING: [Synth 8-3331] design Board has unconnected port led[11]
WARNING: [Synth 8-3331] design Board has unconnected port led[10]
WARNING: [Synth 8-3331] design Board has unconnected port led[9]
WARNING: [Synth 8-3331] design Board has unconnected port led[8]
WARNING: [Synth 8-3331] design Board has unconnected port led[7]
WARNING: [Synth 8-3331] design Board has unconnected port led[6]
WARNING: [Synth 8-3331] design Board has unconnected port led[5]
WARNING: [Synth 8-3331] design Board has unconnected port swb[6]
WARNING: [Synth 8-3331] design Board has unconnected port swb[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 396.691 ; gain = 136.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 396.691 ; gain = 136.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 396.691 ; gain = 136.422
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Board.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Board.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Board.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[1]'. [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Board.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Board.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[2]'. [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Board.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Board.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[3]'. [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Board.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Board.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[4]'. [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Board.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Board.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[5]'. [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Board.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Board.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[6]'. [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Board.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Board.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Board.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Board.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Board_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Board_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 751.129 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 751.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 751.129 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 751.129 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 751.129 ; gain = 490.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 751.129 ; gain = 490.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 751.129 ; gain = 490.859
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "R_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "R_Data_A" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'R_Data_A_reg' [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:115]
WARNING: [Synth 8-327] inferring latch for variable 'R_Data_B_reg' [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:116]
WARNING: [Synth 8-327] inferring latch for variable 'R_Data_C_reg' [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:117]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 751.129 ; gain = 490.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 35    
	               11 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 32    
	   4 Input     32 Bit        Muxes := 1     
	  17 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 52    
	  10 Input      1 Bit        Muxes := 32    
	   9 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Board 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	  17 Input      8 Bit        Muxes := 1     
Module Multi_Reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 31    
	   2 Input      1 Bit        Muxes := 50    
	  10 Input      1 Bit        Muxes := 32    
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design Board has port enable driven by constant 1
WARNING: [Synth 8-3331] design Board has unconnected port led[29]
WARNING: [Synth 8-3331] design Board has unconnected port led[28]
WARNING: [Synth 8-3331] design Board has unconnected port led[27]
WARNING: [Synth 8-3331] design Board has unconnected port led[26]
WARNING: [Synth 8-3331] design Board has unconnected port led[25]
WARNING: [Synth 8-3331] design Board has unconnected port led[24]
WARNING: [Synth 8-3331] design Board has unconnected port led[23]
WARNING: [Synth 8-3331] design Board has unconnected port led[22]
WARNING: [Synth 8-3331] design Board has unconnected port led[21]
WARNING: [Synth 8-3331] design Board has unconnected port led[20]
WARNING: [Synth 8-3331] design Board has unconnected port led[19]
WARNING: [Synth 8-3331] design Board has unconnected port led[18]
WARNING: [Synth 8-3331] design Board has unconnected port led[17]
WARNING: [Synth 8-3331] design Board has unconnected port led[16]
WARNING: [Synth 8-3331] design Board has unconnected port led[15]
WARNING: [Synth 8-3331] design Board has unconnected port led[14]
WARNING: [Synth 8-3331] design Board has unconnected port led[13]
WARNING: [Synth 8-3331] design Board has unconnected port led[12]
WARNING: [Synth 8-3331] design Board has unconnected port led[11]
WARNING: [Synth 8-3331] design Board has unconnected port led[10]
WARNING: [Synth 8-3331] design Board has unconnected port led[9]
WARNING: [Synth 8-3331] design Board has unconnected port led[8]
WARNING: [Synth 8-3331] design Board has unconnected port led[7]
WARNING: [Synth 8-3331] design Board has unconnected port led[6]
WARNING: [Synth 8-3331] design Board has unconnected port led[5]
WARNING: [Synth 8-3331] design Board has unconnected port swb[6]
WARNING: [Synth 8-3331] design Board has unconnected port swb[5]
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_A_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_A_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_B_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_B_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_C_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_C_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_A_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_A_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_B_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_B_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_C_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_C_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_A_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_A_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_B_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_B_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_C_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_C_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_A_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_A_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_B_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_B_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_C_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_C_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_A_reg[19]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_A_reg[19]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_B_reg[19]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_B_reg[19]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_C_reg[19]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_C_reg[19]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_A_reg[23]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_A_reg[23]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_B_reg[23]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_B_reg[23]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_C_reg[23]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_C_reg[23]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_A_reg[27]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_A_reg[27]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_B_reg[27]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_B_reg[27]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_C_reg[27]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_C_reg[27]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_A_reg[31]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_A_reg[31]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_B_reg[31]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_B_reg[31]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_C_reg[31]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_C_reg[31]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_A_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_A_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_B_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_B_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_C_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_C_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_A_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_A_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_B_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_B_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_C_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_C_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_A_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_A_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_B_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_B_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_C_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_C_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_A_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_A_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_B_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_B_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_C_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_C_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_A_reg[18]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_A_reg[18]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_B_reg[18]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_B_reg[18]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_C_reg[18]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_C_reg[18]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_A_reg[22]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_A_reg[22]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_B_reg[22]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_B_reg[22]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_C_reg[22]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_C_reg[22]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_A_reg[26]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_A_reg[26]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_B_reg[26]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_B_reg[26]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_C_reg[26]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_C_reg[26]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_A_reg[30]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_A_reg[30]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_B_reg[30]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_B_reg[30]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_C_reg[30]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_C_reg[30]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_A_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_A_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_B_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch Multi_Reg_instance/\R_Data_B_reg[4]  is always disabled
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_hyp_reg[13][3]' (FDCE) to 'Multi_Reg_instance/R_abt_reg[13][3]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_abt_reg[13][3]' (FDCE) to 'Multi_Reg_instance/R_mon_reg[13][3]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_abt_reg[14][3]' (FDCE) to 'Multi_Reg_instance/R_mon_reg[13][3]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_mon_reg[13][3]' (FDCE) to 'Multi_Reg_instance/R_svc_reg[13][3]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_mon_reg[14][3]' (FDCE) to 'Multi_Reg_instance/R_svc_reg[13][3]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_svc_reg[13][3]' (FDCE) to 'Multi_Reg_instance/R_irq_reg[13][3]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_svc_reg[14][3]' (FDCE) to 'Multi_Reg_instance/R_irq_reg[13][3]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_irq_reg[13][3]' (FDCE) to 'Multi_Reg_instance/R_fiq_reg[14][3]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_irq_reg[14][3]' (FDCE) to 'Multi_Reg_instance/R_fiq_reg[14][3]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_fiq_reg[11][3]' (FDCE) to 'Multi_Reg_instance/R_fiq_reg[14][3]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_fiq_reg[10][3]' (FDCE) to 'Multi_Reg_instance/R_fiq_reg[14][3]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_fiq_reg[9][3]' (FDCE) to 'Multi_Reg_instance/R_fiq_reg[14][3]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_fiq_reg[8][3]' (FDCE) to 'Multi_Reg_instance/R_fiq_reg[14][3]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_fiq_reg[14][3]' (FDCE) to 'Multi_Reg_instance/R_fiq_reg[12][3]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_fiq_reg[13][3]' (FDCE) to 'Multi_Reg_instance/R_fiq_reg[12][3]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_fiq_reg[12][3]' (FDCE) to 'Multi_Reg_instance/R_reg[13][3]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[14][3]' (FDCE) to 'Multi_Reg_instance/R_reg[13][3]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[13][3]' (FDCE) to 'Multi_Reg_instance/R_reg[11][3]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[12][3]' (FDCE) to 'Multi_Reg_instance/R_reg[11][3]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[11][3]' (FDCE) to 'Multi_Reg_instance/R_reg[9][3]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[10][3]' (FDCE) to 'Multi_Reg_instance/R_reg[9][3]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[9][3]' (FDCE) to 'Multi_Reg_instance/R_reg[7][3]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[8][3]' (FDCE) to 'Multi_Reg_instance/R_reg[7][3]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[7][3]' (FDCE) to 'Multi_Reg_instance/R_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[6][3]' (FDCE) to 'Multi_Reg_instance/R_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[5][3]' (FDCE) to 'Multi_Reg_instance/R_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[4][3]' (FDCE) to 'Multi_Reg_instance/R_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[3][3]' (FDCE) to 'Multi_Reg_instance/R_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[2][3]' (FDCE) to 'Multi_Reg_instance/R_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[1][3]' (FDCE) to 'Multi_Reg_instance/R_reg[0][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_reg[0][3] )
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_hyp_reg[13][7]' (FDCE) to 'Multi_Reg_instance/R_abt_reg[13][7]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_abt_reg[13][7]' (FDCE) to 'Multi_Reg_instance/R_mon_reg[13][7]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_abt_reg[14][7]' (FDCE) to 'Multi_Reg_instance/R_mon_reg[13][7]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_mon_reg[13][7]' (FDCE) to 'Multi_Reg_instance/R_svc_reg[13][7]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_mon_reg[14][7]' (FDCE) to 'Multi_Reg_instance/R_svc_reg[13][7]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_svc_reg[13][7]' (FDCE) to 'Multi_Reg_instance/R_irq_reg[13][7]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_svc_reg[14][7]' (FDCE) to 'Multi_Reg_instance/R_irq_reg[13][7]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_irq_reg[13][7]' (FDCE) to 'Multi_Reg_instance/R_fiq_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_irq_reg[14][7]' (FDCE) to 'Multi_Reg_instance/R_fiq_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_fiq_reg[11][7]' (FDCE) to 'Multi_Reg_instance/R_fiq_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_fiq_reg[10][7]' (FDCE) to 'Multi_Reg_instance/R_fiq_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_fiq_reg[9][7]' (FDCE) to 'Multi_Reg_instance/R_fiq_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_fiq_reg[8][7]' (FDCE) to 'Multi_Reg_instance/R_fiq_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_fiq_reg[14][7]' (FDCE) to 'Multi_Reg_instance/R_fiq_reg[12][7]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_fiq_reg[13][7]' (FDCE) to 'Multi_Reg_instance/R_fiq_reg[12][7]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_fiq_reg[12][7]' (FDCE) to 'Multi_Reg_instance/R_reg[13][7]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[14][7]' (FDCE) to 'Multi_Reg_instance/R_reg[13][7]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[13][7]' (FDCE) to 'Multi_Reg_instance/R_reg[11][7]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[12][7]' (FDCE) to 'Multi_Reg_instance/R_reg[11][7]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[11][7]' (FDCE) to 'Multi_Reg_instance/R_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[10][7]' (FDCE) to 'Multi_Reg_instance/R_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[9][7]' (FDCE) to 'Multi_Reg_instance/R_reg[7][7]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[8][7]' (FDCE) to 'Multi_Reg_instance/R_reg[7][7]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[7][7]' (FDCE) to 'Multi_Reg_instance/R_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[6][7]' (FDCE) to 'Multi_Reg_instance/R_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[5][7]' (FDCE) to 'Multi_Reg_instance/R_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[4][7]' (FDCE) to 'Multi_Reg_instance/R_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[3][7]' (FDCE) to 'Multi_Reg_instance/R_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[2][7]' (FDCE) to 'Multi_Reg_instance/R_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[1][7]' (FDCE) to 'Multi_Reg_instance/R_reg[0][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_reg[0][7] )
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_hyp_reg[13][11]' (FDCE) to 'Multi_Reg_instance/R_abt_reg[13][11]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_abt_reg[13][11]' (FDCE) to 'Multi_Reg_instance/R_mon_reg[13][11]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_abt_reg[14][11]' (FDCE) to 'Multi_Reg_instance/R_mon_reg[13][11]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_mon_reg[13][11]' (FDCE) to 'Multi_Reg_instance/R_svc_reg[13][11]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_mon_reg[14][11]' (FDCE) to 'Multi_Reg_instance/R_svc_reg[13][11]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_svc_reg[13][11]' (FDCE) to 'Multi_Reg_instance/R_irq_reg[13][11]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_svc_reg[14][11]' (FDCE) to 'Multi_Reg_instance/R_irq_reg[13][11]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_irq_reg[13][11]' (FDCE) to 'Multi_Reg_instance/R_fiq_reg[14][11]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_irq_reg[14][11]' (FDCE) to 'Multi_Reg_instance/R_fiq_reg[14][11]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_fiq_reg[11][11]' (FDCE) to 'Multi_Reg_instance/R_fiq_reg[14][11]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_fiq_reg[10][11]' (FDCE) to 'Multi_Reg_instance/R_fiq_reg[14][11]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_fiq_reg[9][11]' (FDCE) to 'Multi_Reg_instance/R_fiq_reg[14][11]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_fiq_reg[8][11]' (FDCE) to 'Multi_Reg_instance/R_fiq_reg[14][11]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_fiq_reg[14][11]' (FDCE) to 'Multi_Reg_instance/R_fiq_reg[12][11]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_fiq_reg[13][11]' (FDCE) to 'Multi_Reg_instance/R_fiq_reg[12][11]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_fiq_reg[12][11]' (FDCE) to 'Multi_Reg_instance/R_reg[13][11]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[14][11]' (FDCE) to 'Multi_Reg_instance/R_reg[13][11]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[13][11]' (FDCE) to 'Multi_Reg_instance/R_reg[11][11]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[12][11]' (FDCE) to 'Multi_Reg_instance/R_reg[11][11]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[11][11]' (FDCE) to 'Multi_Reg_instance/R_reg[9][11]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[10][11]' (FDCE) to 'Multi_Reg_instance/R_reg[9][11]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[9][11]' (FDCE) to 'Multi_Reg_instance/R_reg[7][11]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[8][11]' (FDCE) to 'Multi_Reg_instance/R_reg[7][11]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[7][11]' (FDCE) to 'Multi_Reg_instance/R_reg[5][11]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[6][11]' (FDCE) to 'Multi_Reg_instance/R_reg[5][11]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[5][11]' (FDCE) to 'Multi_Reg_instance/R_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[4][11]' (FDCE) to 'Multi_Reg_instance/R_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[3][11]' (FDCE) to 'Multi_Reg_instance/R_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[2][11]' (FDCE) to 'Multi_Reg_instance/R_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_reg[1][11]' (FDCE) to 'Multi_Reg_instance/R_reg[0][11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_reg[0][11] )
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_hyp_reg[13][15]' (FDCE) to 'Multi_Reg_instance/R_abt_reg[13][15]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_abt_reg[13][15]' (FDCE) to 'Multi_Reg_instance/R_mon_reg[13][15]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_abt_reg[14][15]' (FDCE) to 'Multi_Reg_instance/R_mon_reg[13][15]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_mon_reg[13][15]' (FDCE) to 'Multi_Reg_instance/R_svc_reg[13][15]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_mon_reg[14][15]' (FDCE) to 'Multi_Reg_instance/R_svc_reg[13][15]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_svc_reg[13][15]' (FDCE) to 'Multi_Reg_instance/R_irq_reg[13][15]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_svc_reg[14][15]' (FDCE) to 'Multi_Reg_instance/R_irq_reg[13][15]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_irq_reg[13][15]' (FDCE) to 'Multi_Reg_instance/R_fiq_reg[14][15]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_irq_reg[14][15]' (FDCE) to 'Multi_Reg_instance/R_fiq_reg[14][15]'
INFO: [Synth 8-3886] merging instance 'Multi_Reg_instance/R_fiq_reg[11][15]' (FDCE) to 'Multi_Reg_instance/R_fiq_reg[14][15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_reg[0][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_A_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_B_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_C_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_A_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_B_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_C_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_A_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_B_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_C_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_A_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_B_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_C_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_A_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_B_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_C_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_A_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_B_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_C_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_A_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_B_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_C_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_A_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_B_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_C_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_A_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_B_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_C_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_B_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_C_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_A_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_B_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_C_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_A_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_B_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_C_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_A_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_B_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_C_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_A_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_B_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_C_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_A_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_B_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_C_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_A_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_B_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_C_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_A_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_B_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_C_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_A_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_B_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_C_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_A_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_B_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_C_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_A_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_B_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_C_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_A_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_B_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_C_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_A_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_B_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_C_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_A_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Multi_Reg_instance/\R_Data_B_reg[28] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (R_Data_A_reg[32]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_A_reg[31]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_A_reg[30]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_A_reg[29]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_A_reg[28]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_A_reg[27]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_A_reg[26]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_A_reg[25]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_A_reg[24]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_A_reg[23]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_A_reg[22]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_A_reg[21]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_A_reg[20]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_A_reg[19]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_A_reg[18]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_A_reg[17]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_A_reg[16]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_A_reg[15]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_A_reg[14]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_A_reg[13]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_A_reg[12]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_A_reg[11]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_A_reg[10]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_A_reg[9]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_A_reg[8]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_A_reg[7]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_A_reg[6]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_A_reg[5]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_A_reg[4]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_A_reg[3]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_A_reg[2]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_A_reg[1]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_B_reg[32]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_B_reg[31]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_B_reg[30]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_B_reg[29]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_B_reg[28]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_B_reg[27]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_B_reg[26]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_B_reg[25]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_B_reg[24]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_B_reg[23]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_B_reg[22]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_B_reg[21]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_B_reg[20]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_B_reg[19]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_B_reg[18]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_B_reg[17]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_B_reg[16]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_B_reg[15]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_B_reg[14]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_B_reg[13]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_B_reg[12]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_B_reg[11]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_B_reg[10]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_B_reg[9]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_B_reg[8]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_B_reg[7]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_B_reg[6]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_B_reg[5]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_B_reg[4]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_B_reg[3]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_B_reg[2]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_B_reg[1]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_C_reg[32]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_C_reg[31]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_C_reg[30]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_C_reg[29]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_C_reg[28]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_C_reg[27]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_C_reg[26]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_C_reg[25]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_C_reg[24]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_C_reg[23]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_C_reg[22]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_C_reg[21]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_C_reg[20]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_C_reg[19]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_C_reg[18]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_C_reg[17]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_C_reg[16]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_C_reg[15]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_C_reg[14]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_C_reg[13]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_C_reg[12]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_C_reg[11]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_C_reg[10]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_C_reg[9]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_C_reg[8]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_C_reg[7]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_C_reg[6]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_C_reg[5]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_C_reg[4]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_C_reg[3]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_C_reg[2]) is unused and will be removed from module Multi_Reg.
WARNING: [Synth 8-3332] Sequential element (R_Data_C_reg[1]) is unused and will be removed from module Multi_Reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 751.129 ; gain = 490.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 751.129 ; gain = 490.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 751.129 ; gain = 490.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 760.922 ; gain = 500.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 760.922 ; gain = 500.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 760.922 ; gain = 500.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 760.922 ; gain = 500.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 760.922 ; gain = 500.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 760.922 ; gain = 500.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 760.922 ; gain = 500.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     3|
|2     |LUT1  |     3|
|3     |LUT2  |     5|
|4     |LUT3  |     5|
|5     |LUT4  |     6|
|6     |LUT5  |     3|
|7     |LUT6  |     4|
|8     |FDRE  |    22|
|9     |IBUF  |     4|
|10    |OBUF  |    19|
|11    |OBUFT |    25|
+------+------+------+

Report Instance Areas: 
+------+-------------------+--------+------+
|      |Instance           |Module  |Cells |
+------+-------------------+--------+------+
|1     |top                |        |    99|
|2     |  Display_instance |Display |    30|
+------+-------------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 760.922 ; gain = 500.652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 319 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 760.922 ; gain = 146.215
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 760.922 ; gain = 500.652
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 766.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
238 Infos, 265 Warnings, 7 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 766.422 ; gain = 506.152
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 766.422 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/03.runs/synth_1/Board.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Board_utilization_synth.rpt -pb Board_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 26 10:27:06 2021...
