Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Dec 24 12:44:13 2022
| Host         : DESKTOP-GK40GO9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Processor_Wrapper_control_sets_placed.rpt
| Design       : Processor_Wrapper
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            3 |
| Yes          | No                    | No                     |             110 |           60 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              64 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+----------------------+------------------+----------------+--------------+
|  Clock Signal  |        Enable Signal        |   Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------+----------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | processor/S7/data1_reg_2[0] |                      |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | processor/S7/data1_reg_3[0] |                      |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | processor/S7/data1_reg_4[0] |                      |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG |                             | processor/S2/clk_cnt |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | processor/S2/op[10]_i_1_n_0 |                      |                6 |             11 |         1.83 |
|  clk_IBUF_BUFG | processor/S7/E[0]           |                      |               10 |             20 |         2.00 |
|  clk_IBUF_BUFG | processor/S2/op_reg[8]_4[0] |                      |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG | processor/S2/PC_we          | rst_IBUF             |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | processor/S2/E[0]           | rst_IBUF             |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG | processor/S1/E[0]           |                      |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG |                             |                      |               20 |             34 |         1.70 |
|  clk_IBUF_BUFG | processor/S1/temp_reg[11]_1 |                      |               32 |            128 |         4.00 |
|  clk_IBUF_BUFG | processor/S1/temp_reg[11]_3 |                      |               32 |            128 |         4.00 |
|  clk_IBUF_BUFG | processor/S1/temp_reg[11]_2 |                      |               32 |            128 |         4.00 |
|  clk_IBUF_BUFG | processor/S1/temp_reg[11]_0 |                      |               32 |            128 |         4.00 |
+----------------+-----------------------------+----------------------+------------------+----------------+--------------+


