Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "controller.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "controller"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\ISEhomework\p5\mips\stall_detector.v" into library work
Parsing verilog file "head.v" included at line 21.
Parsing module <stall_detector>.
Analyzing Verilog file "E:\ISEhomework\p5\mips\stall_controller.v" into library work
Parsing module <stall_controller>.
Analyzing Verilog file "E:\ISEhomework\p5\mips\pipeWR2.v" into library work
Parsing verilog file "head.v" included at line 21.
Parsing module <pipeWR2>.
Analyzing Verilog file "E:\ISEhomework\p5\mips\pipeMR2.v" into library work
Parsing verilog file "head.v" included at line 21.
Parsing module <pipeMR2>.
Analyzing Verilog file "E:\ISEhomework\p5\mips\pipeER2.v" into library work
Parsing verilog file "head.v" included at line 21.
Parsing module <pipeER2>.
Analyzing Verilog file "E:\ISEhomework\p5\mips\main_controller.v" into library work
Parsing verilog file "head.v" included at line 21.
Parsing module <main_controller>.
Analyzing Verilog file "E:\ISEhomework\p5\mips\forward_controller.v" into library work
Parsing verilog file "head.v" included at line 21.
Parsing module <forward_controller>.
Analyzing Verilog file "E:\ISEhomework\p5\mips\AT_controller.v" into library work
Parsing verilog file "head.v" included at line 21.
Parsing module <AT_controller>.
Analyzing Verilog file "E:\ISEhomework\p5\mips\controller.v" into library work
Parsing module <controller>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <controller>.

Elaborating module <main_controller>.
WARNING:HDLCompiler:1127 - "E:\ISEhomework\p5\mips\main_controller.v" Line 53: Assignment to nop ignored, since the identifier is never used

Elaborating module <AT_controller>.
WARNING:HDLCompiler:1127 - "E:\ISEhomework\p5\mips\AT_controller.v" Line 52: Assignment to nop ignored, since the identifier is never used

Elaborating module <stall_detector>.

Elaborating module <stall_controller>.

Elaborating module <forward_controller>.

Elaborating module <pipeER2>.

Elaborating module <pipeMR2>.

Elaborating module <pipeWR2>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <controller>.
    Related source file is "E:\ISEhomework\p5\mips\controller.v".
    Summary:
	no macro.
Unit <controller> synthesized.

Synthesizing Unit <main_controller>.
    Related source file is "E:\ISEhomework\p5\mips\main_controller.v".
    Summary:
	no macro.
Unit <main_controller> synthesized.

Synthesizing Unit <AT_controller>.
    Related source file is "E:\ISEhomework\p5\mips\AT_controller.v".
    Summary:
	inferred   6 Multiplexer(s).
Unit <AT_controller> synthesized.

Synthesizing Unit <stall_detector>.
    Related source file is "E:\ISEhomework\p5\mips\stall_detector.v".
WARNING:Xst:647 - Input <instr_D<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <instr_D<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit comparator equal for signal <instr_D[25]_A3_E[4]_equal_3_o> created at line 39
    Found 5-bit comparator equal for signal <instr_D[25]_A3_M[4]_equal_13_o> created at line 41
    Found 5-bit comparator equal for signal <instr_D[20]_A3_E[4]_equal_23_o> created at line 44
    Found 5-bit comparator equal for signal <instr_D[20]_A3_M[4]_equal_33_o> created at line 46
    Summary:
	inferred   4 Comparator(s).
Unit <stall_detector> synthesized.

Synthesizing Unit <stall_controller>.
    Related source file is "E:\ISEhomework\p5\mips\stall_controller.v".
    Summary:
	no macro.
Unit <stall_controller> synthesized.

Synthesizing Unit <forward_controller>.
    Related source file is "E:\ISEhomework\p5\mips\forward_controller.v".
    Found 5-bit comparator equal for signal <A2_E[4]_A3_M[4]_equal_1_o> created at line 44
    Found 5-bit comparator equal for signal <A2_E[4]_A3_W[4]_equal_9_o> created at line 46
    Found 5-bit comparator equal for signal <A1_E[4]_A3_M[4]_equal_16_o> created at line 48
    Found 5-bit comparator equal for signal <A1_E[4]_A3_W[4]_equal_24_o> created at line 50
    Found 5-bit comparator equal for signal <A1[4]_A3_E[4]_equal_31_o> created at line 52
    Found 5-bit comparator equal for signal <A1[4]_A3_M[4]_equal_39_o> created at line 54
    Found 5-bit comparator equal for signal <A1[4]_A3_W[4]_equal_51_o> created at line 57
    Found 5-bit comparator equal for signal <A2[4]_A3_E[4]_equal_61_o> created at line 59
    Found 5-bit comparator equal for signal <A2[4]_A3_M[4]_equal_69_o> created at line 61
    Found 5-bit comparator equal for signal <A2[4]_A3_W[4]_equal_81_o> created at line 64
    Found 5-bit comparator equal for signal <A2_M[4]_A3_W[4]_equal_95_o> created at line 67
    Summary:
	inferred  11 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <forward_controller> synthesized.

Synthesizing Unit <pipeER2>.
    Related source file is "E:\ISEhomework\p5\mips\pipeER2.v".
    Found 1-bit register for signal <ALUsrcE>.
    Found 3-bit register for signal <ALUctrE>.
    Found 1-bit register for signal <MemWrE>.
    Found 1-bit register for signal <MemToRegE>.
    Found 1-bit register for signal <busW_selE>.
    Found 1-bit register for signal <lbselE>.
    Found 2-bit register for signal <Res_E>.
    Found 1-bit register for signal <RegWrE>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <pipeER2> synthesized.

Synthesizing Unit <pipeMR2>.
    Related source file is "E:\ISEhomework\p5\mips\pipeMR2.v".
    Found 1-bit register for signal <MemWrM>.
    Found 1-bit register for signal <MemToRegM>.
    Found 1-bit register for signal <busW_selM>.
    Found 1-bit register for signal <lbselM>.
    Found 2-bit register for signal <Res_M>.
    Found 1-bit register for signal <RegWrM>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <pipeMR2> synthesized.

Synthesizing Unit <pipeWR2>.
    Related source file is "E:\ISEhomework\p5\mips\pipeWR2.v".
    Found 1-bit register for signal <MemToRegW>.
    Found 1-bit register for signal <busW_selW>.
    Found 2-bit register for signal <Res_W>.
    Found 1-bit register for signal <RegWrW>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <pipeWR2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 18
 1-bit register                                        : 14
 2-bit register                                        : 3
 3-bit register                                        : 1
# Comparators                                          : 15
 5-bit comparator equal                                : 15
# Multiplexers                                         : 22
 2-bit 2-to-1 multiplexer                              : 11
 3-bit 2-to-1 multiplexer                              : 10
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 23
 Flip-Flops                                            : 23
# Comparators                                          : 15
 5-bit comparator equal                                : 15
# Multiplexers                                         : 21
 2-bit 2-to-1 multiplexer                              : 10
 3-bit 2-to-1 multiplexer                              : 10
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <controller> ...

Optimizing unit <AT_controller> ...

Optimizing unit <forward_controller> ...

Optimizing unit <pipeER2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block controller, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 23
 Flip-Flops                                            : 23

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : controller.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 131
#      LUT2                        : 11
#      LUT3                        : 13
#      LUT4                        : 11
#      LUT5                        : 26
#      LUT6                        : 69
#      MUXF7                       : 1
# FlipFlops/Latches                : 23
#      FD                          : 9
#      FDR                         : 8
#      FDS                         : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 112
#      IBUF                        : 68
#      OBUF                        : 44

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              23  out of  126800     0%  
 Number of Slice LUTs:                  130  out of  63400     0%  
    Number used as Logic:               130  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    137
   Number with an unused Flip Flop:     114  out of    137    83%  
   Number with an unused LUT:             7  out of    137     5%  
   Number of fully used LUT-FF pairs:    16  out of    137    11%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                         135
 Number of bonded IOBs:                 113  out of    210    53%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 23    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.524ns (Maximum Frequency: 656.340MHz)
   Minimum input arrival time before clock: 4.444ns
   Maximum output required time after clock: 2.857ns
   Maximum combinational path delay: 3.834ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.524ns (frequency: 656.340MHz)
  Total number of paths / destination ports: 100 / 23
-------------------------------------------------------------------------
Delay:               1.524ns (Levels of Logic = 2)
  Source:            ER2/Res_E_1 (FF)
  Destination:       ER2/Res_E_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ER2/Res_E_1 to ER2/Res_E_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              4   0.361   0.393  ER2/Res_E_1 (ER2/Res_E_1)
     LUT5:I3->O           13   0.097   0.567  StDet/stall5 (StDet/stall6)
     LUT6:I3->O            1   0.097   0.000  ER2/lbselE_rstpot (ER2/lbselE_rstpot)
     FD:D                      0.008          ER2/lbselE
    ----------------------------------------
    Total                      1.524ns (0.563ns logic, 0.961ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2594 / 25
-------------------------------------------------------------------------
Offset:              4.444ns (Levels of Logic = 8)
  Source:            A3_M<2> (PAD)
  Destination:       ER2/Res_E_0 (FF)
  Destination Clock: clk rising

  Data Path: A3_M<2> to ER2/Res_E_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.001   0.598  A3_M_2_IBUF (A3_M_2_IBUF)
     LUT4:I0->O            1   0.097   0.693  StDet/stall11 (StDet/stall1)
     LUT6:I0->O            1   0.097   0.511  StDet/stall7 (StDet/stall8)
     LUT3:I0->O            1   0.097   0.556  StDet/stall13_SW0 (N78)
     LUT6:I2->O            6   0.097   0.534  StDet/stall13 (StDet/stall13)
     LUT6:I3->O            1   0.097   0.000  StDet/stall18_SW2_F (N76)
     MUXF7:I0->O           1   0.277   0.683  StDet/stall18_SW2 (N59)
     LUT6:I1->O            1   0.097   0.000  ER2/Mmux_Res[1]_PWR_7_o_mux_2_OUT1 (ER2/Res[1]_PWR_7_o_mux_2_OUT<0>)
     FDS:D                     0.008          ER2/Res_E_0
    ----------------------------------------
    Total                      4.444ns (0.868ns logic, 3.576ns route)
                                       (19.5% logic, 80.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 133 / 24
-------------------------------------------------------------------------
Offset:              2.857ns (Levels of Logic = 4)
  Source:            ER2/Res_E_1 (FF)
  Destination:       F_CMP_A_D<2> (PAD)
  Source Clock:      clk rising

  Data Path: ER2/Res_E_1 to F_CMP_A_D<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              4   0.361   0.707  ER2/Res_E_1 (ER2/Res_E_1)
     LUT6:I0->O            2   0.097   0.697  ForCtr/A1[4]_RegWrE_AND_223_o1 (ForCtr/A1[4]_RegWrE_AND_223_o1)
     LUT6:I0->O            3   0.097   0.521  ForCtr/A2[4]_RegWrE_AND_241_o (ForCtr/A2[4]_RegWrE_AND_241_o)
     LUT6:I3->O            1   0.097   0.279  ForCtr/Mmux_F_CMP_B_D31 (F_CMP_B_D_2_OBUF)
     OBUF:I->O                 0.000          F_CMP_B_D_2_OBUF (F_CMP_B_D<2>)
    ----------------------------------------
    Total                      2.857ns (0.652ns logic, 2.205ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1294 / 35
-------------------------------------------------------------------------
Delay:               3.834ns (Levels of Logic = 7)
  Source:            A3_M<2> (PAD)
  Destination:       PC_en (PAD)

  Data Path: A3_M<2> to PC_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.001   0.598  A3_M_2_IBUF (A3_M_2_IBUF)
     LUT4:I0->O            1   0.097   0.693  StDet/stall11 (StDet/stall1)
     LUT6:I0->O            1   0.097   0.511  StDet/stall7 (StDet/stall8)
     LUT3:I0->O            1   0.097   0.556  StDet/stall13_SW0 (N78)
     LUT6:I2->O            6   0.097   0.706  StDet/stall13 (StDet/stall13)
     LUT6:I1->O            2   0.097   0.283  StaCtr/PC_en1 (IR_en_OBUF)
     OBUF:I->O                 0.000          PC_en_OBUF (PC_en)
    ----------------------------------------
    Total                      3.834ns (0.486ns logic, 3.348ns route)
                                       (12.7% logic, 87.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.524|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.02 secs
 
--> 

Total memory usage is 412756 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    0 (   0 filtered)

