{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559791773788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559791773789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  5 20:29:33 2019 " "Processing started: Wed Jun  5 20:29:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559791773789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1559791773789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1559791773790 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1559791774251 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1559791774251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/Counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559791795583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559791795583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file Comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/Comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559791795585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559791795585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NES_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file NES_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NES_driver " "Found entity 1: NES_driver" {  } { { "NES_driver.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/NES_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559791795586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559791795586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Final_Project.sv 1 1 " "Found 1 design units, including 1 entities, in source file Final_Project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Final_Project " "Found entity 1: Final_Project" {  } { { "Final_Project.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/Final_Project.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559791795587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559791795587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift_register.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/shift_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559791795588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559791795588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Synchronizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file Synchronizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Synchronizer " "Found entity 1: Synchronizer" {  } { { "Synchronizer.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/Synchronizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559791795589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559791795589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2_Controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file PS2_Controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/PS2_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559791795590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559791795590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NES_Controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file NES_Controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NES_Controller " "Found entity 1: NES_Controller" {  } { { "NES_Controller.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/NES_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559791795591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559791795591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file PS2_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_test " "Found entity 1: PS2_test" {  } { { "PS2_test.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/PS2_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559791795591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559791795591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Count_Block.sv 1 1 " "Found 1 design units, including 1 entities, in source file Count_Block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Count_Block " "Found entity 1: Count_Block" {  } { { "Count_Block.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/Count_Block.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559791795592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559791795592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_test " "Found entity 1: counter_test" {  } { { "counter_test.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/counter_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559791795593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559791795593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file PS2_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_decoder " "Found entity 1: PS2_decoder" {  } { { "PS2_decoder.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/PS2_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559791795594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559791795594 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_Project " "Elaborating entity \"Final_Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1559791795690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NES_driver NES_driver:inst " "Elaborating entity \"NES_driver\" for hierarchy \"NES_driver:inst\"" {  } { { "Final_Project.sv" "inst" { Text "/home/thomas/ECE271_Final_Design_Project/Final_Project.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559791795704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register NES_driver:inst\|shift_register:shift " "Elaborating entity \"shift_register\" for hierarchy \"NES_driver:inst\|shift_register:shift\"" {  } { { "NES_driver.sv" "shift" { Text "/home/thomas/ECE271_Final_Design_Project/NES_driver.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559791795705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter NES_driver:inst\|Counter:count " "Elaborating entity \"Counter\" for hierarchy \"NES_driver:inst\|Counter:count\"" {  } { { "NES_driver.sv" "count" { Text "/home/thomas/ECE271_Final_Design_Project/NES_driver.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559791795707 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter.sv(9) " "Verilog HDL assignment warning at Counter.sv(9): truncated value with size 32 to match size of target (4)" {  } { { "Counter.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/Counter.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1559791795708 "|Final_Project|NES_driver:inst|Counter:count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator NES_driver:inst\|Comparator:c " "Elaborating entity \"Comparator\" for hierarchy \"NES_driver:inst\|Comparator:c\"" {  } { { "NES_driver.sv" "c" { Text "/home/thomas/ECE271_Final_Design_Project/NES_driver.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559791795709 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register.sv 1 1 " "Using design file register.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559791795714 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1559791795714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register NES_driver:inst\|register:regist " "Elaborating entity \"register\" for hierarchy \"NES_driver:inst\|register:regist\"" {  } { { "NES_driver.sv" "regist" { Text "/home/thomas/ECE271_Final_Design_Project/NES_driver.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559791795715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synchronizer NES_driver:inst\|Synchronizer:sync " "Elaborating entity \"Synchronizer\" for hierarchy \"NES_driver:inst\|Synchronizer:sync\"" {  } { { "NES_driver.sv" "sync" { Text "/home/thomas/ECE271_Final_Design_Project/NES_driver.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559791795716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NES_Controller NES_Controller:inst2 " "Elaborating entity \"NES_Controller\" for hierarchy \"NES_Controller:inst2\"" {  } { { "Final_Project.sv" "inst2" { Text "/home/thomas/ECE271_Final_Design_Project/Final_Project.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559791795718 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PS2FSM.sv(19) " "Verilog HDL information at PS2FSM.sv(19): always construct contains both blocking and non-blocking assignments" {  } { { "PS2FSM.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/PS2FSM.sv" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1559791795724 ""}
{ "Warning" "WSGN_SEARCH_FILE" "PS2FSM.sv 1 1 " "Using design file PS2FSM.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PS2FSM " "Found entity 1: PS2FSM" {  } { { "PS2FSM.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/PS2FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559791795724 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1559791795724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2FSM PS2FSM:ps2keyboard " "Elaborating entity \"PS2FSM\" for hierarchy \"PS2FSM:ps2keyboard\"" {  } { { "Final_Project.sv" "ps2keyboard" { Text "/home/thomas/ECE271_Final_Design_Project/Final_Project.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559791795725 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PS2FSM.sv(30) " "Verilog HDL assignment warning at PS2FSM.sv(30): truncated value with size 32 to match size of target (4)" {  } { { "PS2FSM.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/PS2FSM.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1559791795726 "|Final_Project|PS2FSM:ps2keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PS2FSM.sv(49) " "Verilog HDL assignment warning at PS2FSM.sv(49): truncated value with size 32 to match size of target (4)" {  } { { "PS2FSM.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/PS2FSM.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1559791795727 "|Final_Project|PS2FSM:ps2keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PS2FSM.sv(77) " "Verilog HDL assignment warning at PS2FSM.sv(77): truncated value with size 32 to match size of target (4)" {  } { { "PS2FSM.sv" "" { Text "/home/thomas/ECE271_Final_Design_Project/PS2FSM.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1559791795727 "|Final_Project|PS2FSM:ps2keyboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_decoder PS2_decoder:decode " "Elaborating entity \"PS2_decoder\" for hierarchy \"PS2_decoder:decode\"" {  } { { "Final_Project.sv" "decode" { Text "/home/thomas/ECE271_Final_Design_Project/Final_Project.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559791795751 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1559791795820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1175 " "Peak virtual memory: 1175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559791795846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun  5 20:29:55 2019 " "Processing ended: Wed Jun  5 20:29:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559791795846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559791795846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559791795846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1559791795846 ""}
