/* SPDX-License-Identifier: MIT
 *
 * Copyright 2016-2020 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_DCORE2_TPC0_QM_REGS_H_
#define ASIC_REG_DCORE2_TPC0_QM_REGS_H_

/*
 *****************************************
 *   DCORE2_TPC0_QM
 *   (Prototype: QMAN)
 *****************************************
 */

#define mmDCORE2_TPC0_QM_GLBL_CFG0 0x440A000

#define mmDCORE2_TPC0_QM_GLBL_CFG1 0x440A004

#define mmDCORE2_TPC0_QM_GLBL_CFG2 0x440A008

#define mmDCORE2_TPC0_QM_GLBL_ERR_CFG 0x440A00C

#define mmDCORE2_TPC0_QM_GLBL_ERR_CFG1 0x440A010

#define mmDCORE2_TPC0_QM_GLBL_ERR_ARC_HALT_EN 0x440A014

#define mmDCORE2_TPC0_QM_GLBL_AXCACHE 0x440A018

#define mmDCORE2_TPC0_QM_GLBL_STS0 0x440A01C

#define mmDCORE2_TPC0_QM_GLBL_STS1 0x440A020

#define mmDCORE2_TPC0_QM_GLBL_ERR_STS_0 0x440A024

#define mmDCORE2_TPC0_QM_GLBL_ERR_STS_1 0x440A028

#define mmDCORE2_TPC0_QM_GLBL_ERR_STS_2 0x440A02C

#define mmDCORE2_TPC0_QM_GLBL_ERR_STS_3 0x440A030

#define mmDCORE2_TPC0_QM_GLBL_ERR_STS_4 0x440A034

#define mmDCORE2_TPC0_QM_GLBL_ERR_MSG_EN_0 0x440A038

#define mmDCORE2_TPC0_QM_GLBL_ERR_MSG_EN_1 0x440A03C

#define mmDCORE2_TPC0_QM_GLBL_ERR_MSG_EN_2 0x440A040

#define mmDCORE2_TPC0_QM_GLBL_ERR_MSG_EN_3 0x440A044

#define mmDCORE2_TPC0_QM_GLBL_ERR_MSG_EN_4 0x440A048

#define mmDCORE2_TPC0_QM_GLBL_PROT 0x440A04C

#define mmDCORE2_TPC0_QM_PQ_BASE_LO_0 0x440A050

#define mmDCORE2_TPC0_QM_PQ_BASE_LO_1 0x440A054

#define mmDCORE2_TPC0_QM_PQ_BASE_LO_2 0x440A058

#define mmDCORE2_TPC0_QM_PQ_BASE_LO_3 0x440A05C

#define mmDCORE2_TPC0_QM_PQ_BASE_HI_0 0x440A060

#define mmDCORE2_TPC0_QM_PQ_BASE_HI_1 0x440A064

#define mmDCORE2_TPC0_QM_PQ_BASE_HI_2 0x440A068

#define mmDCORE2_TPC0_QM_PQ_BASE_HI_3 0x440A06C

#define mmDCORE2_TPC0_QM_PQ_SIZE_0 0x440A070

#define mmDCORE2_TPC0_QM_PQ_SIZE_1 0x440A074

#define mmDCORE2_TPC0_QM_PQ_SIZE_2 0x440A078

#define mmDCORE2_TPC0_QM_PQ_SIZE_3 0x440A07C

#define mmDCORE2_TPC0_QM_PQ_PI_0 0x440A080

#define mmDCORE2_TPC0_QM_PQ_PI_1 0x440A084

#define mmDCORE2_TPC0_QM_PQ_PI_2 0x440A088

#define mmDCORE2_TPC0_QM_PQ_PI_3 0x440A08C

#define mmDCORE2_TPC0_QM_PQ_CI_0 0x440A090

#define mmDCORE2_TPC0_QM_PQ_CI_1 0x440A094

#define mmDCORE2_TPC0_QM_PQ_CI_2 0x440A098

#define mmDCORE2_TPC0_QM_PQ_CI_3 0x440A09C

#define mmDCORE2_TPC0_QM_PQ_CFG0_0 0x440A0A0

#define mmDCORE2_TPC0_QM_PQ_CFG0_1 0x440A0A4

#define mmDCORE2_TPC0_QM_PQ_CFG0_2 0x440A0A8

#define mmDCORE2_TPC0_QM_PQ_CFG0_3 0x440A0AC

#define mmDCORE2_TPC0_QM_PQ_CFG1_0 0x440A0B0

#define mmDCORE2_TPC0_QM_PQ_CFG1_1 0x440A0B4

#define mmDCORE2_TPC0_QM_PQ_CFG1_2 0x440A0B8

#define mmDCORE2_TPC0_QM_PQ_CFG1_3 0x440A0BC

#define mmDCORE2_TPC0_QM_PQ_STS0_0 0x440A0C0

#define mmDCORE2_TPC0_QM_PQ_STS0_1 0x440A0C4

#define mmDCORE2_TPC0_QM_PQ_STS0_2 0x440A0C8

#define mmDCORE2_TPC0_QM_PQ_STS0_3 0x440A0CC

#define mmDCORE2_TPC0_QM_PQ_STS1_0 0x440A0D0

#define mmDCORE2_TPC0_QM_PQ_STS1_1 0x440A0D4

#define mmDCORE2_TPC0_QM_PQ_STS1_2 0x440A0D8

#define mmDCORE2_TPC0_QM_PQ_STS1_3 0x440A0DC

#define mmDCORE2_TPC0_QM_CQ_CFG0_0 0x440A0E0

#define mmDCORE2_TPC0_QM_CQ_CFG0_1 0x440A0E4

#define mmDCORE2_TPC0_QM_CQ_CFG0_2 0x440A0E8

#define mmDCORE2_TPC0_QM_CQ_CFG0_3 0x440A0EC

#define mmDCORE2_TPC0_QM_CQ_CFG0_4 0x440A0F0

#define mmDCORE2_TPC0_QM_CQ_STS0_0 0x440A0F4

#define mmDCORE2_TPC0_QM_CQ_STS0_1 0x440A0F8

#define mmDCORE2_TPC0_QM_CQ_STS0_2 0x440A0FC

#define mmDCORE2_TPC0_QM_CQ_STS0_3 0x440A100

#define mmDCORE2_TPC0_QM_CQ_STS0_4 0x440A104

#define mmDCORE2_TPC0_QM_CQ_CFG1_0 0x440A108

#define mmDCORE2_TPC0_QM_CQ_CFG1_1 0x440A10C

#define mmDCORE2_TPC0_QM_CQ_CFG1_2 0x440A110

#define mmDCORE2_TPC0_QM_CQ_CFG1_3 0x440A114

#define mmDCORE2_TPC0_QM_CQ_CFG1_4 0x440A118

#define mmDCORE2_TPC0_QM_CQ_STS1_0 0x440A11C

#define mmDCORE2_TPC0_QM_CQ_STS1_1 0x440A120

#define mmDCORE2_TPC0_QM_CQ_STS1_2 0x440A124

#define mmDCORE2_TPC0_QM_CQ_STS1_3 0x440A128

#define mmDCORE2_TPC0_QM_CQ_STS1_4 0x440A12C

#define mmDCORE2_TPC0_QM_CQ_PTR_LO_0 0x440A150

#define mmDCORE2_TPC0_QM_CQ_PTR_HI_0 0x440A154

#define mmDCORE2_TPC0_QM_CQ_TSIZE_0 0x440A158

#define mmDCORE2_TPC0_QM_CQ_CTL_0 0x440A15C

#define mmDCORE2_TPC0_QM_CQ_PTR_LO_1 0x440A160

#define mmDCORE2_TPC0_QM_CQ_PTR_HI_1 0x440A164

#define mmDCORE2_TPC0_QM_CQ_TSIZE_1 0x440A168

#define mmDCORE2_TPC0_QM_CQ_CTL_1 0x440A16C

#define mmDCORE2_TPC0_QM_CQ_PTR_LO_2 0x440A170

#define mmDCORE2_TPC0_QM_CQ_PTR_HI_2 0x440A174

#define mmDCORE2_TPC0_QM_CQ_TSIZE_2 0x440A178

#define mmDCORE2_TPC0_QM_CQ_CTL_2 0x440A17C

#define mmDCORE2_TPC0_QM_CQ_PTR_LO_3 0x440A180

#define mmDCORE2_TPC0_QM_CQ_PTR_HI_3 0x440A184

#define mmDCORE2_TPC0_QM_CQ_TSIZE_3 0x440A188

#define mmDCORE2_TPC0_QM_CQ_CTL_3 0x440A18C

#define mmDCORE2_TPC0_QM_CQ_PTR_LO_4 0x440A190

#define mmDCORE2_TPC0_QM_CQ_PTR_HI_4 0x440A194

#define mmDCORE2_TPC0_QM_CQ_TSIZE_4 0x440A198

#define mmDCORE2_TPC0_QM_CQ_CTL_4 0x440A19C

#define mmDCORE2_TPC0_QM_CQ_TSIZE_STS_0 0x440A1A0

#define mmDCORE2_TPC0_QM_CQ_TSIZE_STS_1 0x440A1A4

#define mmDCORE2_TPC0_QM_CQ_TSIZE_STS_2 0x440A1A8

#define mmDCORE2_TPC0_QM_CQ_TSIZE_STS_3 0x440A1AC

#define mmDCORE2_TPC0_QM_CQ_TSIZE_STS_4 0x440A1B0

#define mmDCORE2_TPC0_QM_CQ_PTR_LO_STS_0 0x440A1B4

#define mmDCORE2_TPC0_QM_CQ_PTR_LO_STS_1 0x440A1B8

#define mmDCORE2_TPC0_QM_CQ_PTR_LO_STS_2 0x440A1BC

#define mmDCORE2_TPC0_QM_CQ_PTR_LO_STS_3 0x440A1C0

#define mmDCORE2_TPC0_QM_CQ_PTR_LO_STS_4 0x440A1C4

#define mmDCORE2_TPC0_QM_CQ_PTR_HI_STS_0 0x440A1C8

#define mmDCORE2_TPC0_QM_CQ_PTR_HI_STS_1 0x440A1CC

#define mmDCORE2_TPC0_QM_CQ_PTR_HI_STS_2 0x440A1D0

#define mmDCORE2_TPC0_QM_CQ_PTR_HI_STS_3 0x440A1D4

#define mmDCORE2_TPC0_QM_CQ_PTR_HI_STS_4 0x440A1D8

#define mmDCORE2_TPC0_QM_CQ_IFIFO_STS_0 0x440A1DC

#define mmDCORE2_TPC0_QM_CQ_IFIFO_STS_1 0x440A1E0

#define mmDCORE2_TPC0_QM_CQ_IFIFO_STS_2 0x440A1E4

#define mmDCORE2_TPC0_QM_CQ_IFIFO_STS_3 0x440A1E8

#define mmDCORE2_TPC0_QM_CQ_IFIFO_STS_4 0x440A1EC

#define mmDCORE2_TPC0_QM_CP_MSG_BASE0_ADDR_LO_0 0x440A1F0

#define mmDCORE2_TPC0_QM_CP_MSG_BASE0_ADDR_LO_1 0x440A1F4

#define mmDCORE2_TPC0_QM_CP_MSG_BASE0_ADDR_LO_2 0x440A1F8

#define mmDCORE2_TPC0_QM_CP_MSG_BASE0_ADDR_LO_3 0x440A1FC

#define mmDCORE2_TPC0_QM_CP_MSG_BASE0_ADDR_LO_4 0x440A200

#define mmDCORE2_TPC0_QM_CP_MSG_BASE0_ADDR_HI_0 0x440A204

#define mmDCORE2_TPC0_QM_CP_MSG_BASE0_ADDR_HI_1 0x440A208

#define mmDCORE2_TPC0_QM_CP_MSG_BASE0_ADDR_HI_2 0x440A20C

#define mmDCORE2_TPC0_QM_CP_MSG_BASE0_ADDR_HI_3 0x440A210

#define mmDCORE2_TPC0_QM_CP_MSG_BASE0_ADDR_HI_4 0x440A214

#define mmDCORE2_TPC0_QM_CP_MSG_BASE1_ADDR_LO_0 0x440A218

#define mmDCORE2_TPC0_QM_CP_MSG_BASE1_ADDR_LO_1 0x440A21C

#define mmDCORE2_TPC0_QM_CP_MSG_BASE1_ADDR_LO_2 0x440A220

#define mmDCORE2_TPC0_QM_CP_MSG_BASE1_ADDR_LO_3 0x440A224

#define mmDCORE2_TPC0_QM_CP_MSG_BASE1_ADDR_LO_4 0x440A228

#define mmDCORE2_TPC0_QM_CP_MSG_BASE1_ADDR_HI_0 0x440A22C

#define mmDCORE2_TPC0_QM_CP_MSG_BASE1_ADDR_HI_1 0x440A230

#define mmDCORE2_TPC0_QM_CP_MSG_BASE1_ADDR_HI_2 0x440A234

#define mmDCORE2_TPC0_QM_CP_MSG_BASE1_ADDR_HI_3 0x440A238

#define mmDCORE2_TPC0_QM_CP_MSG_BASE1_ADDR_HI_4 0x440A23C

#define mmDCORE2_TPC0_QM_CP_MSG_BASE2_ADDR_LO_0 0x440A240

#define mmDCORE2_TPC0_QM_CP_MSG_BASE2_ADDR_LO_1 0x440A244

#define mmDCORE2_TPC0_QM_CP_MSG_BASE2_ADDR_LO_2 0x440A248

#define mmDCORE2_TPC0_QM_CP_MSG_BASE2_ADDR_LO_3 0x440A24C

#define mmDCORE2_TPC0_QM_CP_MSG_BASE2_ADDR_LO_4 0x440A250

#define mmDCORE2_TPC0_QM_CP_MSG_BASE2_ADDR_HI_0 0x440A254

#define mmDCORE2_TPC0_QM_CP_MSG_BASE2_ADDR_HI_1 0x440A258

#define mmDCORE2_TPC0_QM_CP_MSG_BASE2_ADDR_HI_2 0x440A25C

#define mmDCORE2_TPC0_QM_CP_MSG_BASE2_ADDR_HI_3 0x440A260

#define mmDCORE2_TPC0_QM_CP_MSG_BASE2_ADDR_HI_4 0x440A264

#define mmDCORE2_TPC0_QM_CP_MSG_BASE3_ADDR_LO_0 0x440A268

#define mmDCORE2_TPC0_QM_CP_MSG_BASE3_ADDR_LO_1 0x440A26C

#define mmDCORE2_TPC0_QM_CP_MSG_BASE3_ADDR_LO_2 0x440A270

#define mmDCORE2_TPC0_QM_CP_MSG_BASE3_ADDR_LO_3 0x440A274

#define mmDCORE2_TPC0_QM_CP_MSG_BASE3_ADDR_LO_4 0x440A278

#define mmDCORE2_TPC0_QM_CP_MSG_BASE3_ADDR_HI_0 0x440A27C

#define mmDCORE2_TPC0_QM_CP_MSG_BASE3_ADDR_HI_1 0x440A280

#define mmDCORE2_TPC0_QM_CP_MSG_BASE3_ADDR_HI_2 0x440A284

#define mmDCORE2_TPC0_QM_CP_MSG_BASE3_ADDR_HI_3 0x440A288

#define mmDCORE2_TPC0_QM_CP_MSG_BASE3_ADDR_HI_4 0x440A28C

#define mmDCORE2_TPC0_QM_CP_FENCE0_RDATA_0 0x440A290

#define mmDCORE2_TPC0_QM_CP_FENCE0_RDATA_1 0x440A294

#define mmDCORE2_TPC0_QM_CP_FENCE0_RDATA_2 0x440A298

#define mmDCORE2_TPC0_QM_CP_FENCE0_RDATA_3 0x440A29C

#define mmDCORE2_TPC0_QM_CP_FENCE0_RDATA_4 0x440A2A0

#define mmDCORE2_TPC0_QM_CP_FENCE1_RDATA_0 0x440A2A4

#define mmDCORE2_TPC0_QM_CP_FENCE1_RDATA_1 0x440A2A8

#define mmDCORE2_TPC0_QM_CP_FENCE1_RDATA_2 0x440A2AC

#define mmDCORE2_TPC0_QM_CP_FENCE1_RDATA_3 0x440A2B0

#define mmDCORE2_TPC0_QM_CP_FENCE1_RDATA_4 0x440A2B4

#define mmDCORE2_TPC0_QM_CP_FENCE2_RDATA_0 0x440A2B8

#define mmDCORE2_TPC0_QM_CP_FENCE2_RDATA_1 0x440A2BC

#define mmDCORE2_TPC0_QM_CP_FENCE2_RDATA_2 0x440A2C0

#define mmDCORE2_TPC0_QM_CP_FENCE2_RDATA_3 0x440A2C4

#define mmDCORE2_TPC0_QM_CP_FENCE2_RDATA_4 0x440A2C8

#define mmDCORE2_TPC0_QM_CP_FENCE3_RDATA_0 0x440A2CC

#define mmDCORE2_TPC0_QM_CP_FENCE3_RDATA_1 0x440A2D0

#define mmDCORE2_TPC0_QM_CP_FENCE3_RDATA_2 0x440A2D4

#define mmDCORE2_TPC0_QM_CP_FENCE3_RDATA_3 0x440A2D8

#define mmDCORE2_TPC0_QM_CP_FENCE3_RDATA_4 0x440A2DC

#define mmDCORE2_TPC0_QM_CP_FENCE0_CNT_0 0x440A2E0

#define mmDCORE2_TPC0_QM_CP_FENCE0_CNT_1 0x440A2E4

#define mmDCORE2_TPC0_QM_CP_FENCE0_CNT_2 0x440A2E8

#define mmDCORE2_TPC0_QM_CP_FENCE0_CNT_3 0x440A2EC

#define mmDCORE2_TPC0_QM_CP_FENCE0_CNT_4 0x440A2F0

#define mmDCORE2_TPC0_QM_CP_FENCE1_CNT_0 0x440A2F4

#define mmDCORE2_TPC0_QM_CP_FENCE1_CNT_1 0x440A2F8

#define mmDCORE2_TPC0_QM_CP_FENCE1_CNT_2 0x440A2FC

#define mmDCORE2_TPC0_QM_CP_FENCE1_CNT_3 0x440A300

#define mmDCORE2_TPC0_QM_CP_FENCE1_CNT_4 0x440A304

#define mmDCORE2_TPC0_QM_CP_FENCE2_CNT_0 0x440A308

#define mmDCORE2_TPC0_QM_CP_FENCE2_CNT_1 0x440A30C

#define mmDCORE2_TPC0_QM_CP_FENCE2_CNT_2 0x440A310

#define mmDCORE2_TPC0_QM_CP_FENCE2_CNT_3 0x440A314

#define mmDCORE2_TPC0_QM_CP_FENCE2_CNT_4 0x440A318

#define mmDCORE2_TPC0_QM_CP_FENCE3_CNT_0 0x440A31C

#define mmDCORE2_TPC0_QM_CP_FENCE3_CNT_1 0x440A320

#define mmDCORE2_TPC0_QM_CP_FENCE3_CNT_2 0x440A324

#define mmDCORE2_TPC0_QM_CP_FENCE3_CNT_3 0x440A328

#define mmDCORE2_TPC0_QM_CP_FENCE3_CNT_4 0x440A32C

#define mmDCORE2_TPC0_QM_CP_BARRIER_CFG 0x440A330

#define mmDCORE2_TPC0_QM_CP_LDMA_SRC_BASE_LO_OFFSET 0x440A334

#define mmDCORE2_TPC0_QM_CP_LDMA_DST_BASE_LO_OFFSET 0x440A338

#define mmDCORE2_TPC0_QM_CP_LDMA_TSIZE_OFFSET 0x440A33C

#define mmDCORE2_TPC0_QM_CP_CQ_PTR_LO_OFFSET_0 0x440A340

#define mmDCORE2_TPC0_QM_CP_CQ_PTR_LO_OFFSET_1 0x440A344

#define mmDCORE2_TPC0_QM_CP_CQ_PTR_LO_OFFSET_2 0x440A348

#define mmDCORE2_TPC0_QM_CP_CQ_PTR_LO_OFFSET_3 0x440A34C

#define mmDCORE2_TPC0_QM_CP_CQ_PTR_LO_OFFSET_4 0x440A350

#define mmDCORE2_TPC0_QM_CP_STS_0 0x440A368

#define mmDCORE2_TPC0_QM_CP_STS_1 0x440A36C

#define mmDCORE2_TPC0_QM_CP_STS_2 0x440A370

#define mmDCORE2_TPC0_QM_CP_STS_3 0x440A374

#define mmDCORE2_TPC0_QM_CP_STS_4 0x440A378

#define mmDCORE2_TPC0_QM_CP_CURRENT_INST_LO_0 0x440A37C

#define mmDCORE2_TPC0_QM_CP_CURRENT_INST_LO_1 0x440A380

#define mmDCORE2_TPC0_QM_CP_CURRENT_INST_LO_2 0x440A384

#define mmDCORE2_TPC0_QM_CP_CURRENT_INST_LO_3 0x440A388

#define mmDCORE2_TPC0_QM_CP_CURRENT_INST_LO_4 0x440A38C

#define mmDCORE2_TPC0_QM_CP_CURRENT_INST_HI_0 0x440A390

#define mmDCORE2_TPC0_QM_CP_CURRENT_INST_HI_1 0x440A394

#define mmDCORE2_TPC0_QM_CP_CURRENT_INST_HI_2 0x440A398

#define mmDCORE2_TPC0_QM_CP_CURRENT_INST_HI_3 0x440A39C

#define mmDCORE2_TPC0_QM_CP_CURRENT_INST_HI_4 0x440A3A0

#define mmDCORE2_TPC0_QM_CP_PRED_0 0x440A3A4

#define mmDCORE2_TPC0_QM_CP_PRED_1 0x440A3A8

#define mmDCORE2_TPC0_QM_CP_PRED_2 0x440A3AC

#define mmDCORE2_TPC0_QM_CP_PRED_3 0x440A3B0

#define mmDCORE2_TPC0_QM_CP_PRED_4 0x440A3B4

#define mmDCORE2_TPC0_QM_CP_PRED_UPEN_0 0x440A3B8

#define mmDCORE2_TPC0_QM_CP_PRED_UPEN_1 0x440A3BC

#define mmDCORE2_TPC0_QM_CP_PRED_UPEN_2 0x440A3C0

#define mmDCORE2_TPC0_QM_CP_PRED_UPEN_3 0x440A3C4

#define mmDCORE2_TPC0_QM_CP_PRED_UPEN_4 0x440A3C8

#define mmDCORE2_TPC0_QM_CP_DBG_0_0 0x440A3CC

#define mmDCORE2_TPC0_QM_CP_DBG_0_1 0x440A3D0

#define mmDCORE2_TPC0_QM_CP_DBG_0_2 0x440A3D4

#define mmDCORE2_TPC0_QM_CP_DBG_0_3 0x440A3D8

#define mmDCORE2_TPC0_QM_CP_DBG_0_4 0x440A3DC

#define mmDCORE2_TPC0_QM_CP_CPDMA_UP_CRED_0 0x440A3E0

#define mmDCORE2_TPC0_QM_CP_CPDMA_UP_CRED_1 0x440A3E4

#define mmDCORE2_TPC0_QM_CP_CPDMA_UP_CRED_2 0x440A3E8

#define mmDCORE2_TPC0_QM_CP_CPDMA_UP_CRED_3 0x440A3EC

#define mmDCORE2_TPC0_QM_CP_CPDMA_UP_CRED_4 0x440A3F0

#define mmDCORE2_TPC0_QM_CP_IN_DATA_LO_0 0x440A3F4

#define mmDCORE2_TPC0_QM_CP_IN_DATA_LO_1 0x440A3F8

#define mmDCORE2_TPC0_QM_CP_IN_DATA_LO_2 0x440A3FC

#define mmDCORE2_TPC0_QM_CP_IN_DATA_LO_3 0x440A400

#define mmDCORE2_TPC0_QM_CP_IN_DATA_LO_4 0x440A404

#define mmDCORE2_TPC0_QM_CP_IN_DATA_HI_0 0x440A408

#define mmDCORE2_TPC0_QM_CP_IN_DATA_HI_1 0x440A40C

#define mmDCORE2_TPC0_QM_CP_IN_DATA_HI_2 0x440A410

#define mmDCORE2_TPC0_QM_CP_IN_DATA_HI_3 0x440A414

#define mmDCORE2_TPC0_QM_CP_IN_DATA_HI_4 0x440A418

#define mmDCORE2_TPC0_QM_PQC_HBW_BASE_LO_0 0x440A41C

#define mmDCORE2_TPC0_QM_PQC_HBW_BASE_LO_1 0x440A420

#define mmDCORE2_TPC0_QM_PQC_HBW_BASE_LO_2 0x440A424

#define mmDCORE2_TPC0_QM_PQC_HBW_BASE_LO_3 0x440A428

#define mmDCORE2_TPC0_QM_PQC_HBW_BASE_HI_0 0x440A42C

#define mmDCORE2_TPC0_QM_PQC_HBW_BASE_HI_1 0x440A430

#define mmDCORE2_TPC0_QM_PQC_HBW_BASE_HI_2 0x440A434

#define mmDCORE2_TPC0_QM_PQC_HBW_BASE_HI_3 0x440A438

#define mmDCORE2_TPC0_QM_PQC_SIZE_0 0x440A43C

#define mmDCORE2_TPC0_QM_PQC_SIZE_1 0x440A440

#define mmDCORE2_TPC0_QM_PQC_SIZE_2 0x440A444

#define mmDCORE2_TPC0_QM_PQC_SIZE_3 0x440A448

#define mmDCORE2_TPC0_QM_PQC_PI_0 0x440A44C

#define mmDCORE2_TPC0_QM_PQC_PI_1 0x440A450

#define mmDCORE2_TPC0_QM_PQC_PI_2 0x440A454

#define mmDCORE2_TPC0_QM_PQC_PI_3 0x440A458

#define mmDCORE2_TPC0_QM_PQC_LBW_WDATA_0 0x440A45C

#define mmDCORE2_TPC0_QM_PQC_LBW_WDATA_1 0x440A460

#define mmDCORE2_TPC0_QM_PQC_LBW_WDATA_2 0x440A464

#define mmDCORE2_TPC0_QM_PQC_LBW_WDATA_3 0x440A468

#define mmDCORE2_TPC0_QM_PQC_LBW_BASE_LO_0 0x440A46C

#define mmDCORE2_TPC0_QM_PQC_LBW_BASE_LO_1 0x440A470

#define mmDCORE2_TPC0_QM_PQC_LBW_BASE_LO_2 0x440A474

#define mmDCORE2_TPC0_QM_PQC_LBW_BASE_LO_3 0x440A478

#define mmDCORE2_TPC0_QM_PQC_LBW_BASE_HI_0 0x440A47C

#define mmDCORE2_TPC0_QM_PQC_LBW_BASE_HI_1 0x440A480

#define mmDCORE2_TPC0_QM_PQC_LBW_BASE_HI_2 0x440A484

#define mmDCORE2_TPC0_QM_PQC_LBW_BASE_HI_3 0x440A488

#define mmDCORE2_TPC0_QM_PQC_CFG 0x440A48C

#define mmDCORE2_TPC0_QM_PQC_SECURE_PUSH_IND 0x440A490

#define mmDCORE2_TPC0_QM_ARB_MASK 0x440A4A0

#define mmDCORE2_TPC0_QM_ARB_CFG_0 0x440A4A4

#define mmDCORE2_TPC0_QM_ARB_CHOICE_Q_PUSH 0x440A4A8

#define mmDCORE2_TPC0_QM_ARB_WRR_WEIGHT_0 0x440A4AC

#define mmDCORE2_TPC0_QM_ARB_WRR_WEIGHT_1 0x440A4B0

#define mmDCORE2_TPC0_QM_ARB_WRR_WEIGHT_2 0x440A4B4

#define mmDCORE2_TPC0_QM_ARB_WRR_WEIGHT_3 0x440A4B8

#define mmDCORE2_TPC0_QM_ARB_CFG_1 0x440A4BC

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_0 0x440A4C0

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_1 0x440A4C4

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_2 0x440A4C8

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_3 0x440A4CC

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_4 0x440A4D0

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_5 0x440A4D4

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_6 0x440A4D8

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_7 0x440A4DC

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_8 0x440A4E0

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_9 0x440A4E4

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_10 0x440A4E8

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_11 0x440A4EC

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_12 0x440A4F0

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_13 0x440A4F4

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_14 0x440A4F8

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_15 0x440A4FC

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_16 0x440A500

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_17 0x440A504

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_18 0x440A508

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_19 0x440A50C

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_20 0x440A510

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_21 0x440A514

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_22 0x440A518

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_23 0x440A51C

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_24 0x440A520

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_25 0x440A524

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_26 0x440A528

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_27 0x440A52C

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_28 0x440A530

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_29 0x440A534

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_30 0x440A538

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_31 0x440A53C

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_32 0x440A540

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_33 0x440A544

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_34 0x440A548

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_35 0x440A54C

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_36 0x440A550

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_37 0x440A554

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_38 0x440A558

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_39 0x440A55C

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_40 0x440A560

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_41 0x440A564

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_42 0x440A568

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_43 0x440A56C

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_44 0x440A570

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_45 0x440A574

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_46 0x440A578

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_47 0x440A57C

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_48 0x440A580

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_49 0x440A584

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_50 0x440A588

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_51 0x440A58C

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_52 0x440A590

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_53 0x440A594

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_54 0x440A598

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_55 0x440A59C

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_56 0x440A5A0

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_57 0x440A5A4

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_58 0x440A5A8

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_59 0x440A5AC

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_60 0x440A5B0

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_61 0x440A5B4

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_62 0x440A5B8

#define mmDCORE2_TPC0_QM_ARB_MST_AVAIL_CRED_63 0x440A5BC

#define mmDCORE2_TPC0_QM_ARB_MST_CRED_INC 0x440A5E0

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_0 0x440A5E4

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_1 0x440A5E8

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_2 0x440A5EC

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_3 0x440A5F0

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_4 0x440A5F4

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_5 0x440A5F8

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_6 0x440A5FC

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_7 0x440A600

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_8 0x440A604

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_9 0x440A608

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_10 0x440A60C

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_11 0x440A610

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_12 0x440A614

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_13 0x440A618

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_14 0x440A61C

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_15 0x440A620

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_16 0x440A624

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_17 0x440A628

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_18 0x440A62C

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_19 0x440A630

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_20 0x440A634

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_21 0x440A638

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_22 0x440A63C

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_23 0x440A640

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_24 0x440A644

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_25 0x440A648

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_26 0x440A64C

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_27 0x440A650

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_28 0x440A654

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_29 0x440A658

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_30 0x440A65C

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_31 0x440A660

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_32 0x440A664

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_33 0x440A668

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_34 0x440A66C

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_35 0x440A670

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_36 0x440A674

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_37 0x440A678

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_38 0x440A67C

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_39 0x440A680

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_40 0x440A684

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_41 0x440A688

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_42 0x440A68C

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_43 0x440A690

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_44 0x440A694

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_45 0x440A698

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_46 0x440A69C

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_47 0x440A6A0

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_48 0x440A6A4

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_49 0x440A6A8

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_50 0x440A6AC

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_51 0x440A6B0

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_52 0x440A6B4

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_53 0x440A6B8

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_54 0x440A6BC

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_55 0x440A6C0

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_56 0x440A6C4

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_57 0x440A6C8

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_58 0x440A6CC

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_59 0x440A6D0

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_60 0x440A6D4

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_61 0x440A6D8

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_62 0x440A6DC

#define mmDCORE2_TPC0_QM_ARB_MST_CHOICE_PUSH_OFST_63 0x440A6E0

#define mmDCORE2_TPC0_QM_ARB_SLV_MASTER_INC_CRED_OFST 0x440A704

#define mmDCORE2_TPC0_QM_ARB_MST_SLAVE_EN 0x440A708

#define mmDCORE2_TPC0_QM_ARB_MST_SLAVE_EN_1 0x440A70C

#define mmDCORE2_TPC0_QM_ARB_SLV_CHOICE_WDT 0x440A710

#define mmDCORE2_TPC0_QM_ARB_SLV_ID 0x440A714

#define mmDCORE2_TPC0_QM_ARB_MST_QUIET_PER 0x440A718

#define mmDCORE2_TPC0_QM_ARB_MSG_MAX_INFLIGHT 0x440A744

#define mmDCORE2_TPC0_QM_ARB_BASE_LO 0x440A754

#define mmDCORE2_TPC0_QM_ARB_BASE_HI 0x440A758

#define mmDCORE2_TPC0_QM_ARB_STATE_STS 0x440A780

#define mmDCORE2_TPC0_QM_ARB_CHOICE_FULLNESS_STS 0x440A784

#define mmDCORE2_TPC0_QM_ARB_MSG_STS 0x440A788

#define mmDCORE2_TPC0_QM_ARB_SLV_CHOICE_Q_HEAD 0x440A78C

#define mmDCORE2_TPC0_QM_ARB_ERR_CAUSE 0x440A79C

#define mmDCORE2_TPC0_QM_ARB_ERR_MSG_EN 0x440A7A0

#define mmDCORE2_TPC0_QM_ARB_ERR_STS_DRP 0x440A7A8

#define mmDCORE2_TPC0_QM_ARB_MST_CRED_STS 0x440A7B0

#define mmDCORE2_TPC0_QM_ARB_MST_CRED_STS_1 0x440A7B4

#define mmDCORE2_TPC0_QM_CSMR_STRICT_PRIO_CFG 0x440A7FC

#define mmDCORE2_TPC0_QM_ARC_CQ_CFG0 0x440A800

#define mmDCORE2_TPC0_QM_ARC_CQ_CFG1 0x440A804

#define mmDCORE2_TPC0_QM_ARC_CQ_PTR_LO 0x440A808

#define mmDCORE2_TPC0_QM_ARC_CQ_PTR_HI 0x440A80C

#define mmDCORE2_TPC0_QM_ARC_CQ_TSIZE 0x440A810

#define mmDCORE2_TPC0_QM_ARC_CQ_CTL 0x440A814

#define mmDCORE2_TPC0_QM_ARC_CQ_IFIFO_STS 0x440A81C

#define mmDCORE2_TPC0_QM_ARC_CQ_STS0 0x440A820

#define mmDCORE2_TPC0_QM_ARC_CQ_STS1 0x440A824

#define mmDCORE2_TPC0_QM_ARC_CQ_TSIZE_STS 0x440A828

#define mmDCORE2_TPC0_QM_ARC_CQ_PTR_LO_STS 0x440A82C

#define mmDCORE2_TPC0_QM_ARC_CQ_PTR_HI_STS 0x440A830

#define mmDCORE2_TPC0_QM_CP_WR_ARC_ADDR_HI 0x440A834

#define mmDCORE2_TPC0_QM_CP_WR_ARC_ADDR_LO 0x440A838

#define mmDCORE2_TPC0_QM_ARC_CQ_IFIFO_MSG_BASE_HI 0x440A83C

#define mmDCORE2_TPC0_QM_ARC_CQ_IFIFO_MSG_BASE_LO 0x440A840

#define mmDCORE2_TPC0_QM_ARC_CQ_CTL_MSG_BASE_HI 0x440A844

#define mmDCORE2_TPC0_QM_ARC_CQ_CTL_MSG_BASE_LO 0x440A848

#define mmDCORE2_TPC0_QM_CQ_IFIFO_MSG_BASE_HI 0x440A84C

#define mmDCORE2_TPC0_QM_CQ_IFIFO_MSG_BASE_LO 0x440A850

#define mmDCORE2_TPC0_QM_CQ_CTL_MSG_BASE_HI 0x440A854

#define mmDCORE2_TPC0_QM_CQ_CTL_MSG_BASE_LO 0x440A858

#define mmDCORE2_TPC0_QM_ADDR_OVRD 0x440A85C

#define mmDCORE2_TPC0_QM_CQ_IFIFO_CI_0 0x440A860

#define mmDCORE2_TPC0_QM_CQ_IFIFO_CI_1 0x440A864

#define mmDCORE2_TPC0_QM_CQ_IFIFO_CI_2 0x440A868

#define mmDCORE2_TPC0_QM_CQ_IFIFO_CI_3 0x440A86C

#define mmDCORE2_TPC0_QM_CQ_IFIFO_CI_4 0x440A870

#define mmDCORE2_TPC0_QM_ARC_CQ_IFIFO_CI 0x440A874

#define mmDCORE2_TPC0_QM_CQ_CTL_CI_0 0x440A878

#define mmDCORE2_TPC0_QM_CQ_CTL_CI_1 0x440A87C

#define mmDCORE2_TPC0_QM_CQ_CTL_CI_2 0x440A880

#define mmDCORE2_TPC0_QM_CQ_CTL_CI_3 0x440A884

#define mmDCORE2_TPC0_QM_CQ_CTL_CI_4 0x440A888

#define mmDCORE2_TPC0_QM_ARC_CQ_CTL_CI 0x440A88C

#define mmDCORE2_TPC0_QM_CP_CFG 0x440A890

#define mmDCORE2_TPC0_QM_CP_EXT_SWITCH 0x440A894

#define mmDCORE2_TPC0_QM_CP_SWITCH_WD_SET 0x440A898

#define mmDCORE2_TPC0_QM_CP_SWITCH_WD 0x440A89C

#define mmDCORE2_TPC0_QM_ARC_LB_ADDR_BASE_LO 0x440A8A4

#define mmDCORE2_TPC0_QM_ARC_LB_ADDR_BASE_HI 0x440A8A8

#define mmDCORE2_TPC0_QM_ENGINE_BASE_ADDR_HI 0x440A8AC

#define mmDCORE2_TPC0_QM_ENGINE_BASE_ADDR_LO 0x440A8B0

#define mmDCORE2_TPC0_QM_ENGINE_ADDR_RANGE_SIZE 0x440A8B4

#define mmDCORE2_TPC0_QM_QM_ARC_AUX_BASE_ADDR_HI 0x440A8B8

#define mmDCORE2_TPC0_QM_QM_ARC_AUX_BASE_ADDR_LO 0x440A8BC

#define mmDCORE2_TPC0_QM_QM_BASE_ADDR_HI 0x440A8C0

#define mmDCORE2_TPC0_QM_QM_BASE_ADDR_LO 0x440A8C4

#define mmDCORE2_TPC0_QM_ARC_PQC_SECURE_PUSH_IND 0x440A8C8

#define mmDCORE2_TPC0_QM_PQC_STS_0_0 0x440A8D0

#define mmDCORE2_TPC0_QM_PQC_STS_0_1 0x440A8D4

#define mmDCORE2_TPC0_QM_PQC_STS_0_2 0x440A8D8

#define mmDCORE2_TPC0_QM_PQC_STS_0_3 0x440A8DC

#define mmDCORE2_TPC0_QM_PQC_STS_1_0 0x440A8E0

#define mmDCORE2_TPC0_QM_PQC_STS_1_1 0x440A8E4

#define mmDCORE2_TPC0_QM_PQC_STS_1_2 0x440A8E8

#define mmDCORE2_TPC0_QM_PQC_STS_1_3 0x440A8EC

#define mmDCORE2_TPC0_QM_SEI_STATUS 0x440A8F0

#define mmDCORE2_TPC0_QM_SEI_MASK 0x440A8F4

#define mmDCORE2_TPC0_QM_GLBL_ERR_ADDR_LO 0x440AD00

#define mmDCORE2_TPC0_QM_GLBL_ERR_ADDR_HI 0x440AD04

#define mmDCORE2_TPC0_QM_GLBL_ERR_WDATA 0x440AD08

#define mmDCORE2_TPC0_QM_L2H_MASK_LO 0x440AD14

#define mmDCORE2_TPC0_QM_L2H_MASK_HI 0x440AD18

#define mmDCORE2_TPC0_QM_L2H_CMPR_LO 0x440AD1C

#define mmDCORE2_TPC0_QM_L2H_CMPR_HI 0x440AD20

#define mmDCORE2_TPC0_QM_LOCAL_RANGE_BASE 0x440AD24

#define mmDCORE2_TPC0_QM_LOCAL_RANGE_SIZE 0x440AD28

#define mmDCORE2_TPC0_QM_HBW_RD_RATE_LIM_CFG_1 0x440AD30

#define mmDCORE2_TPC0_QM_LBW_WR_RATE_LIM_CFG_0 0x440AD34

#define mmDCORE2_TPC0_QM_LBW_WR_RATE_LIM_CFG_1 0x440AD38

#define mmDCORE2_TPC0_QM_HBW_RD_RATE_LIM_CFG_0 0x440AD3C

#define mmDCORE2_TPC0_QM_IND_GW_APB_CFG 0x440AD40

#define mmDCORE2_TPC0_QM_IND_GW_APB_WDATA 0x440AD44

#define mmDCORE2_TPC0_QM_IND_GW_APB_RDATA 0x440AD48

#define mmDCORE2_TPC0_QM_IND_GW_APB_STATUS 0x440AD4C

#define mmDCORE2_TPC0_QM_PERF_CNT_FREE_LO 0x440AD60

#define mmDCORE2_TPC0_QM_PERF_CNT_FREE_HI 0x440AD64

#define mmDCORE2_TPC0_QM_PERF_CNT_IDLE_LO 0x440AD68

#define mmDCORE2_TPC0_QM_PERF_CNT_IDLE_HI 0x440AD6C

#define mmDCORE2_TPC0_QM_PERF_CNT_CFG 0x440AD70

#endif /* ASIC_REG_DCORE2_TPC0_QM_REGS_H_ */
