<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Alu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Alu_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Mux8to1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux8to1_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TinyCPUTest_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TinyCPUTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TinyCpu.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TinyCpu.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TinyCpu.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TinyCpu.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TinyCpu.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="TinyCpu.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TinyCpu.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="TinyCpu.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TinyCpu.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TinyCpu.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TinyCpuTester_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TinyCpuTester_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TinyCpuTester_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TinyCpuTester_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TinyCpu_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TinyCpu_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TinyCpu_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TinyCpu_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TinyCpu_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1449010649" xil_pn:name="TRANEXT_compLibraries2_virtex5" xil_pn:prop_ck="5438683702708918982" xil_pn:start_ts="1449010648">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449008260" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1449008260">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449095609" xil_pn:in_ck="-2561976710203938834" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1449095609">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Adder.v"/>
      <outfile xil_pn:name="BusSplit.v"/>
      <outfile xil_pn:name="Comparator.v"/>
      <outfile xil_pn:name="InstructionDecoder.v"/>
      <outfile xil_pn:name="Mux2to1.v"/>
      <outfile xil_pn:name="Mux8to1.v"/>
      <outfile xil_pn:name="Register8bit.v"/>
      <outfile xil_pn:name="ShiftLeft.v"/>
      <outfile xil_pn:name="ShiftRight.v"/>
      <outfile xil_pn:name="TinyCpu.v"/>
      <outfile xil_pn:name="TinyCpuTester.v"/>
    </transform>
    <transform xil_pn:end_ts="1449093253" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2716860306350100774" xil_pn:start_ts="1449093253">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449093253" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2581269337346625528" xil_pn:start_ts="1449093253">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449008266" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1341363161410909783" xil_pn:start_ts="1449008266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449095612" xil_pn:in_ck="-2561976710203938834" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1449095612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Adder.v"/>
      <outfile xil_pn:name="BusSplit.v"/>
      <outfile xil_pn:name="Comparator.v"/>
      <outfile xil_pn:name="InstructionDecoder.v"/>
      <outfile xil_pn:name="Mux2to1.v"/>
      <outfile xil_pn:name="Mux8to1.v"/>
      <outfile xil_pn:name="Register8bit.v"/>
      <outfile xil_pn:name="ShiftLeft.v"/>
      <outfile xil_pn:name="ShiftRight.v"/>
      <outfile xil_pn:name="TinyCpu.v"/>
      <outfile xil_pn:name="TinyCpuTester.v"/>
    </transform>
    <transform xil_pn:end_ts="1449095615" xil_pn:in_ck="-2561976710203938834" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5678431237884927491" xil_pn:start_ts="1449095612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TinyCpuTester_beh.prj"/>
      <outfile xil_pn:name="TinyCpuTester_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1449095615" xil_pn:in_ck="5491952416089586707" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6196269825947813702" xil_pn:start_ts="1449095615">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TinyCpuTester_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1449011481" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1449011481">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449011481" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1787597674792294337" xil_pn:start_ts="1449011481">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449011481" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1341363161410909783" xil_pn:start_ts="1449011481">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449011481" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1449011481">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449011481" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5485634818401970595" xil_pn:start_ts="1449011481">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449011481" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1449011481">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449011481" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-9006535157809876237" xil_pn:start_ts="1449011481">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449094850" xil_pn:in_ck="2641903130092629479" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-5914131218472597050" xil_pn:start_ts="1449094841">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="TinyCPUTest_beh.prj"/>
      <outfile xil_pn:name="TinyCPUTest_stx_beh.prj"/>
      <outfile xil_pn:name="TinyCpu.lso"/>
      <outfile xil_pn:name="TinyCpu.ngc"/>
      <outfile xil_pn:name="TinyCpu.ngr"/>
      <outfile xil_pn:name="TinyCpu.prj"/>
      <outfile xil_pn:name="TinyCpu.stx"/>
      <outfile xil_pn:name="TinyCpu.syr"/>
      <outfile xil_pn:name="TinyCpu.xst"/>
      <outfile xil_pn:name="TinyCpuTester_stx_beh.prj"/>
      <outfile xil_pn:name="TinyCpu_stx_beh.prj"/>
      <outfile xil_pn:name="TinyCpu_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1449011493" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981242672535502" xil_pn:start_ts="1449011493">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
