/* Generated by Yosys 0.8+316 (git sha1 57c2763f, clang 4.0.1-6 -fPIC -Os) */

module \../cnt1e.aig (clk, n1);
  input clk;
  input n1;
endmodule
