#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f54340cb00 .scope module, "tb_testbench" "tb_testbench" 2 5;
 .timescale -9 -12;
v000001f54346a7e0_0 .net "A", 0 0, v000001f54346bbe0_0;  1 drivers
v000001f54346ae20_0 .net "ALUCTRL", 1 0, v000001f54346b960_0;  1 drivers
v000001f54346a740_0 .net "B", 0 0, v000001f54346b5a0_0;  1 drivers
v000001f54346baa0_0 .net "RES", 0 0, L_000001f54346ab00;  1 drivers
E_000001f5434097a0 .event anyedge, v000001f54346a9c0_0, v000001f54346af60_0, v000001f54346b820_0, v000001f5434088b0_0;
S_000001f54355cf50 .scope module, "dut" "ALU" 2 13, 3 2 0, S_000001f54340cb00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 2 "ALUCtrl";
    .port_info 3 /OUTPUT 1 "Res";
L_000001f543407ec0 .functor NOT 1, v000001f54346b5a0_0, C4<0>, C4<0>, C4<0>;
L_000001f543407980 .functor AND 1, v000001f54346bbe0_0, v000001f54346b5a0_0, C4<1>, C4<1>;
L_000001f543407c20 .functor OR 1, v000001f54346bbe0_0, v000001f54346b5a0_0, C4<0>, C4<0>;
v000001f54346a880_0 .net "A", 0 0, v000001f54346bbe0_0;  alias, 1 drivers
v000001f54346a9c0_0 .net "ALUCtrl", 1 0, v000001f54346b960_0;  alias, 1 drivers
v000001f54346b820_0 .net "B", 0 0, v000001f54346b5a0_0;  alias, 1 drivers
v000001f54346aba0_0 .net "RES_AND", 0 0, L_000001f543407980;  1 drivers
v000001f54346b0a0_0 .net "RES_OR", 0 0, L_000001f543407c20;  1 drivers
v000001f54346af60_0 .net "Res", 0 0, L_000001f54346ab00;  alias, 1 drivers
v000001f54346bd20_0 .net "SUM", 0 0, L_000001f543407de0;  1 drivers
v000001f54346a920_0 .net *"_ivl_1", 0 0, L_000001f54346ad80;  1 drivers
L_000001f54346c028 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f54346b8c0_0 .net/2u *"_ivl_12", 1 0, L_000001f54346c028;  1 drivers
v000001f54346a2e0_0 .net *"_ivl_14", 0 0, L_000001f54346b640;  1 drivers
L_000001f54346c070 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001f54346a380_0 .net/2u *"_ivl_16", 1 0, L_000001f54346c070;  1 drivers
v000001f54346a600_0 .net *"_ivl_18", 0 0, L_000001f54346ace0;  1 drivers
v000001f54346b000_0 .net *"_ivl_2", 0 0, L_000001f543407ec0;  1 drivers
L_000001f54346c0b8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001f54346ba00_0 .net/2u *"_ivl_20", 1 0, L_000001f54346c0b8;  1 drivers
v000001f54346b500_0 .net *"_ivl_22", 0 0, L_000001f54346aec0;  1 drivers
L_000001f54346c100 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001f54346bb40_0 .net/2u *"_ivl_24", 1 0, L_000001f54346c100;  1 drivers
v000001f54346bdc0_0 .net *"_ivl_26", 0 0, L_000001f54346b140;  1 drivers
L_000001f54346c148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f54346ac40_0 .net/2u *"_ivl_28", 0 0, L_000001f54346c148;  1 drivers
v000001f54346a100_0 .net *"_ivl_30", 0 0, L_000001f54346aa60;  1 drivers
v000001f54346a560_0 .net *"_ivl_32", 0 0, L_000001f54346bf00;  1 drivers
v000001f54346a6a0_0 .net *"_ivl_34", 0 0, L_000001f54346a1a0;  1 drivers
v000001f54346b460_0 .net "invB", 0 0, L_000001f54346bc80;  1 drivers
L_000001f54346ad80 .part v000001f54346b960_0, 0, 1;
L_000001f54346bc80 .functor MUXZ 1, v000001f54346b5a0_0, L_000001f543407ec0, L_000001f54346ad80, C4<>;
L_000001f54346be60 .part v000001f54346b960_0, 0, 1;
L_000001f54346b640 .cmp/eq 2, v000001f54346b960_0, L_000001f54346c028;
L_000001f54346ace0 .cmp/eq 2, v000001f54346b960_0, L_000001f54346c070;
L_000001f54346aec0 .cmp/eq 2, v000001f54346b960_0, L_000001f54346c0b8;
L_000001f54346b140 .cmp/eq 2, v000001f54346b960_0, L_000001f54346c100;
L_000001f54346aa60 .functor MUXZ 1, L_000001f54346c148, L_000001f543407c20, L_000001f54346b140, C4<>;
L_000001f54346bf00 .functor MUXZ 1, L_000001f54346aa60, L_000001f543407980, L_000001f54346aec0, C4<>;
L_000001f54346a1a0 .functor MUXZ 1, L_000001f54346bf00, L_000001f543407de0, L_000001f54346ace0, C4<>;
L_000001f54346ab00 .functor MUXZ 1, L_000001f54346a1a0, L_000001f543407de0, L_000001f54346b640, C4<>;
S_000001f54355d0e0 .scope module, "add0" "adder" 3 13, 4 2 0, S_000001f54355cf50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001f543407a60 .functor XOR 1, v000001f54346bbe0_0, L_000001f54346bc80, C4<0>, C4<0>;
L_000001f543407de0 .functor XOR 1, L_000001f543407a60, L_000001f54346be60, C4<0>, C4<0>;
L_000001f543407ad0 .functor AND 1, v000001f54346bbe0_0, L_000001f54346bc80, C4<1>, C4<1>;
L_000001f543407f30 .functor AND 1, v000001f54346bbe0_0, L_000001f54346be60, C4<1>, C4<1>;
L_000001f543407e50 .functor OR 1, L_000001f543407ad0, L_000001f543407f30, C4<0>, C4<0>;
L_000001f543407fa0 .functor AND 1, L_000001f54346bc80, L_000001f54346be60, C4<1>, C4<1>;
L_000001f543407910 .functor OR 1, L_000001f543407e50, L_000001f543407fa0, C4<0>, C4<0>;
v000001f5434088b0_0 .net "A", 0 0, v000001f54346bbe0_0;  alias, 1 drivers
v000001f543408e50_0 .net "B", 0 0, L_000001f54346bc80;  alias, 1 drivers
v000001f543408630_0 .net "Cin", 0 0, L_000001f54346be60;  1 drivers
v000001f543408ef0_0 .net "Cout", 0 0, L_000001f543407910;  1 drivers
v000001f5434090d0_0 .net "S", 0 0, L_000001f543407de0;  alias, 1 drivers
v000001f5434084f0_0 .net *"_ivl_0", 0 0, L_000001f543407a60;  1 drivers
v000001f543409170_0 .net *"_ivl_10", 0 0, L_000001f543407fa0;  1 drivers
v000001f543409210_0 .net *"_ivl_4", 0 0, L_000001f543407ad0;  1 drivers
v000001f543408310_0 .net *"_ivl_6", 0 0, L_000001f543407f30;  1 drivers
v000001f5434086d0_0 .net *"_ivl_8", 0 0, L_000001f543407e50;  1 drivers
S_000001f54355d680 .scope module, "tester" "ALU_test" 2 10, 5 3 0, S_000001f54340cb00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "t1";
    .port_info 1 /OUTPUT 1 "t2";
    .port_info 2 /OUTPUT 2 "t3";
    .port_info 3 /INPUT 1 "p1";
v000001f54346b6e0_0 .net "p1", 0 0, L_000001f54346ab00;  alias, 1 drivers
v000001f54346bbe0_0 .var "t1", 0 0;
v000001f54346b5a0_0 .var "t2", 0 0;
v000001f54346b960_0 .var "t3", 1 0;
    .scope S_000001f54355d680;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f54346bbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f54346b5a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f54346b960_0, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001f54346b960_0, 0;
    %delay 100000, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001f54346b960_0, 0;
    %delay 100000, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001f54346b960_0, 0;
    %delay 100000, 0;
    %vpi_call 5 26 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001f54340cb00;
T_1 ;
    %wait E_000001f5434097a0;
    %delay 1000, 0;
    %vpi_call 2 17 "$display", "%2b %b %b %b", v000001f54346ae20_0, v000001f54346a7e0_0, v000001f54346a740_0, v000001f54346baa0_0 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001f54340cb00;
T_2 ;
    %vpi_call 2 21 "$dumpfile", "tb_test_out.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f54355cf50 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_testbench.v";
    "ALU.v";
    "adder.v";
    "ALU_test.v";
