// Seed: 3169715676
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  tri   id_4 = -1;
  logic id_5;
  assign id_5 = (1 - id_5 && id_4);
  assign id_4 = {1 >= id_5{id_2}} == -1'b0;
endmodule
module module_1 #(
    parameter id_0 = 32'd81,
    parameter id_4 = 32'd99
) (
    input supply0 _id_0,
    output tri1 id_1,
    output wor id_2,
    input tri id_3,
    output wire _id_4
);
  logic id_6 = id_0;
  wire id_7;
  logic [id_0 : -1] id_8;
  ;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_6
  );
  assign modCall_1.id_5 = 0;
  logic [1  ==  id_4 : -1] id_9;
  ;
endmodule
