$date
	Sun Oct 23 02:44:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#428757
b1000 !
1"
#428758
b1000 &
b1000 %
1$
#428759
0"
#428762
b100 &
b100 %
#428766
b10 &
b10 %
#428770
b1 &
b1 %
1#
#428774
b0 &
0#
b0 %
0$
#1427139
b10 !
1"
#1427142
b10 &
b10 %
1$
#1427143
0"
#1427146
b1 &
b1 %
1#
#1427150
b0 &
0#
b0 %
0$
#2378877
b1110 !
1"
#2378878
b1110 &
b1110 %
1$
#2378879
0"
#2378882
b111 &
b111 %
#2378886
b10110 &
b10110 %
#2378890
b1011 &
b1011 %
#2378894
b100010 &
b100010 %
#2378898
b10001 &
b10001 %
#2378902
b110100 &
b110100 %
#2378906
b11010 &
b11010 %
#2378910
b1101 &
b1101 %
#2378914
b101000 &
b101000 %
#2378918
b10100 &
b10100 %
#2378922
b1010 &
b1010 %
#2378926
b101 &
b101 %
#2378930
b10000 &
b10000 %
#2378934
b1000 &
b1000 %
#2378938
b100 &
b100 %
#2378942
b10 &
b10 %
#2378946
b1 &
b1 %
1#
#2378950
b0 &
0#
b0 %
0$
#4500012
