    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; I2S_bI2S
I2S_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
I2S_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
I2S_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
I2S_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
I2S_bI2S_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
I2S_bI2S_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
I2S_bI2S_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
I2S_bI2S_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
I2S_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
I2S_bI2S_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
I2S_bI2S_BitCounter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
I2S_bI2S_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
I2S_bI2S_BitCounter__COUNT_REG EQU CYREG_B0_UDB08_CTL
I2S_bI2S_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
I2S_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
I2S_bI2S_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
I2S_bI2S_BitCounter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
I2S_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
I2S_bI2S_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
I2S_bI2S_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
I2S_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
I2S_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
I2S_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
I2S_bI2S_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
I2S_bI2S_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
I2S_bI2S_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
I2S_bI2S_CtlReg__0__MASK EQU 0x01
I2S_bI2S_CtlReg__0__POS EQU 0
I2S_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
I2S_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
I2S_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
I2S_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
I2S_bI2S_CtlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
I2S_bI2S_CtlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
I2S_bI2S_CtlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
I2S_bI2S_CtlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
I2S_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
I2S_bI2S_CtlReg__2__MASK EQU 0x04
I2S_bI2S_CtlReg__2__POS EQU 2
I2S_bI2S_CtlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
I2S_bI2S_CtlReg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
I2S_bI2S_CtlReg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
I2S_bI2S_CtlReg__COUNT_REG EQU CYREG_B1_UDB08_CTL
I2S_bI2S_CtlReg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
I2S_bI2S_CtlReg__MASK EQU 0x05
I2S_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
I2S_bI2S_CtlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
I2S_bI2S_CtlReg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
I2S_bI2S_Tx_CH_0__dpTx_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
I2S_bI2S_Tx_CH_0__dpTx_u0__A0_REG EQU CYREG_B0_UDB08_A0
I2S_bI2S_Tx_CH_0__dpTx_u0__A1_REG EQU CYREG_B0_UDB08_A1
I2S_bI2S_Tx_CH_0__dpTx_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
I2S_bI2S_Tx_CH_0__dpTx_u0__D0_REG EQU CYREG_B0_UDB08_D0
I2S_bI2S_Tx_CH_0__dpTx_u0__D1_REG EQU CYREG_B0_UDB08_D1
I2S_bI2S_Tx_CH_0__dpTx_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
I2S_bI2S_Tx_CH_0__dpTx_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
I2S_bI2S_Tx_CH_0__dpTx_u0__F0_REG EQU CYREG_B0_UDB08_F0
I2S_bI2S_Tx_CH_0__dpTx_u0__F1_REG EQU CYREG_B0_UDB08_F1
I2S_bI2S_Tx_CH_0__dpTx_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
I2S_bI2S_Tx_CH_0__dpTx_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
I2S_bI2S_Tx_STS_0__Sts__0__MASK EQU 0x01
I2S_bI2S_Tx_STS_0__Sts__0__POS EQU 0
I2S_bI2S_Tx_STS_0__Sts__1__MASK EQU 0x02
I2S_bI2S_Tx_STS_0__Sts__1__POS EQU 1
I2S_bI2S_Tx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
I2S_bI2S_Tx_STS_0__Sts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
I2S_bI2S_Tx_STS_0__Sts__MASK EQU 0x03
I2S_bI2S_Tx_STS_0__Sts__MASK_REG EQU CYREG_B1_UDB08_MSK
I2S_bI2S_Tx_STS_0__Sts__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
I2S_bI2S_Tx_STS_0__Sts__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
I2S_bI2S_Tx_STS_0__Sts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
I2S_bI2S_Tx_STS_0__Sts__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
I2S_bI2S_Tx_STS_0__Sts__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
I2S_bI2S_Tx_STS_0__Sts__STATUS_REG EQU CYREG_B1_UDB08_ST

; RXI
RXI__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
RXI__0__MASK EQU 0x01
RXI__0__PC EQU CYREG_PRT2_PC0
RXI__0__PORT EQU 2
RXI__0__SHIFT EQU 0
RXI__AG EQU CYREG_PRT2_AG
RXI__AMUX EQU CYREG_PRT2_AMUX
RXI__BIE EQU CYREG_PRT2_BIE
RXI__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RXI__BYP EQU CYREG_PRT2_BYP
RXI__CTL EQU CYREG_PRT2_CTL
RXI__DM0 EQU CYREG_PRT2_DM0
RXI__DM1 EQU CYREG_PRT2_DM1
RXI__DM2 EQU CYREG_PRT2_DM2
RXI__DR EQU CYREG_PRT2_DR
RXI__INP_DIS EQU CYREG_PRT2_INP_DIS
RXI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RXI__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RXI__LCD_EN EQU CYREG_PRT2_LCD_EN
RXI__MASK EQU 0x01
RXI__PORT EQU 2
RXI__PRT EQU CYREG_PRT2_PRT
RXI__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RXI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RXI__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RXI__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RXI__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RXI__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RXI__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RXI__PS EQU CYREG_PRT2_PS
RXI__SHIFT EQU 0
RXI__SLW EQU CYREG_PRT2_SLW

; TXO
TXO__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
TXO__0__MASK EQU 0x02
TXO__0__PC EQU CYREG_PRT2_PC1
TXO__0__PORT EQU 2
TXO__0__SHIFT EQU 1
TXO__AG EQU CYREG_PRT2_AG
TXO__AMUX EQU CYREG_PRT2_AMUX
TXO__BIE EQU CYREG_PRT2_BIE
TXO__BIT_MASK EQU CYREG_PRT2_BIT_MASK
TXO__BYP EQU CYREG_PRT2_BYP
TXO__CTL EQU CYREG_PRT2_CTL
TXO__DM0 EQU CYREG_PRT2_DM0
TXO__DM1 EQU CYREG_PRT2_DM1
TXO__DM2 EQU CYREG_PRT2_DM2
TXO__DR EQU CYREG_PRT2_DR
TXO__INP_DIS EQU CYREG_PRT2_INP_DIS
TXO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
TXO__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
TXO__LCD_EN EQU CYREG_PRT2_LCD_EN
TXO__MASK EQU 0x02
TXO__PORT EQU 2
TXO__PRT EQU CYREG_PRT2_PRT
TXO__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
TXO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
TXO__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
TXO__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
TXO__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
TXO__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
TXO__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
TXO__PS EQU CYREG_PRT2_PS
TXO__SHIFT EQU 1
TXO__SLW EQU CYREG_PRT2_SLW

; MCLK
MCLK__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
MCLK__0__MASK EQU 0x10
MCLK__0__PC EQU CYREG_IO_PC_PRT15_PC4
MCLK__0__PORT EQU 15
MCLK__0__SHIFT EQU 4
MCLK__AG EQU CYREG_PRT15_AG
MCLK__AMUX EQU CYREG_PRT15_AMUX
MCLK__BIE EQU CYREG_PRT15_BIE
MCLK__BIT_MASK EQU CYREG_PRT15_BIT_MASK
MCLK__BYP EQU CYREG_PRT15_BYP
MCLK__CTL EQU CYREG_PRT15_CTL
MCLK__DM0 EQU CYREG_PRT15_DM0
MCLK__DM1 EQU CYREG_PRT15_DM1
MCLK__DM2 EQU CYREG_PRT15_DM2
MCLK__DR EQU CYREG_PRT15_DR
MCLK__INP_DIS EQU CYREG_PRT15_INP_DIS
MCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
MCLK__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
MCLK__LCD_EN EQU CYREG_PRT15_LCD_EN
MCLK__MASK EQU 0x10
MCLK__PORT EQU 15
MCLK__PRT EQU CYREG_PRT15_PRT
MCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
MCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
MCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
MCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
MCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
MCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
MCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
MCLK__PS EQU CYREG_PRT15_PS
MCLK__SHIFT EQU 4
MCLK__SLW EQU CYREG_PRT15_SLW

; UART_BUART
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB14_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB14_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB14_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB14_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB14_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB10_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB10_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB10_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB10_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB10_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB10_F1
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB15_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB15_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB08_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB08_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB08_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB08_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB08_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB08_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB09_ST

; UART_IntClock
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x03
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x08
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x08

; WS_1
WS_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
WS_1__0__MASK EQU 0x02
WS_1__0__PC EQU CYREG_PRT6_PC1
WS_1__0__PORT EQU 6
WS_1__0__SHIFT EQU 1
WS_1__AG EQU CYREG_PRT6_AG
WS_1__AMUX EQU CYREG_PRT6_AMUX
WS_1__BIE EQU CYREG_PRT6_BIE
WS_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
WS_1__BYP EQU CYREG_PRT6_BYP
WS_1__CTL EQU CYREG_PRT6_CTL
WS_1__DM0 EQU CYREG_PRT6_DM0
WS_1__DM1 EQU CYREG_PRT6_DM1
WS_1__DM2 EQU CYREG_PRT6_DM2
WS_1__DR EQU CYREG_PRT6_DR
WS_1__INP_DIS EQU CYREG_PRT6_INP_DIS
WS_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
WS_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
WS_1__LCD_EN EQU CYREG_PRT6_LCD_EN
WS_1__MASK EQU 0x02
WS_1__PORT EQU 6
WS_1__PRT EQU CYREG_PRT6_PRT
WS_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
WS_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
WS_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
WS_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
WS_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
WS_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
WS_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
WS_1__PS EQU CYREG_PRT6_PS
WS_1__SHIFT EQU 1
WS_1__SLW EQU CYREG_PRT6_SLW

; Green
Green__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Green__0__MASK EQU 0x08
Green__0__PC EQU CYREG_PRT2_PC3
Green__0__PORT EQU 2
Green__0__SHIFT EQU 3
Green__AG EQU CYREG_PRT2_AG
Green__AMUX EQU CYREG_PRT2_AMUX
Green__BIE EQU CYREG_PRT2_BIE
Green__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Green__BYP EQU CYREG_PRT2_BYP
Green__CTL EQU CYREG_PRT2_CTL
Green__DM0 EQU CYREG_PRT2_DM0
Green__DM1 EQU CYREG_PRT2_DM1
Green__DM2 EQU CYREG_PRT2_DM2
Green__DR EQU CYREG_PRT2_DR
Green__INP_DIS EQU CYREG_PRT2_INP_DIS
Green__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Green__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Green__LCD_EN EQU CYREG_PRT2_LCD_EN
Green__MASK EQU 0x08
Green__PORT EQU 2
Green__PRT EQU CYREG_PRT2_PRT
Green__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Green__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Green__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Green__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Green__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Green__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Green__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Green__PS EQU CYREG_PRT2_PS
Green__SHIFT EQU 3
Green__SLW EQU CYREG_PRT2_SLW

; SCK_1
SCK_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE3
SCK_1__0__MASK EQU 0x08
SCK_1__0__PC EQU CYREG_PRT6_PC3
SCK_1__0__PORT EQU 6
SCK_1__0__SHIFT EQU 3
SCK_1__AG EQU CYREG_PRT6_AG
SCK_1__AMUX EQU CYREG_PRT6_AMUX
SCK_1__BIE EQU CYREG_PRT6_BIE
SCK_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
SCK_1__BYP EQU CYREG_PRT6_BYP
SCK_1__CTL EQU CYREG_PRT6_CTL
SCK_1__DM0 EQU CYREG_PRT6_DM0
SCK_1__DM1 EQU CYREG_PRT6_DM1
SCK_1__DM2 EQU CYREG_PRT6_DM2
SCK_1__DR EQU CYREG_PRT6_DR
SCK_1__INP_DIS EQU CYREG_PRT6_INP_DIS
SCK_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
SCK_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
SCK_1__LCD_EN EQU CYREG_PRT6_LCD_EN
SCK_1__MASK EQU 0x08
SCK_1__PORT EQU 6
SCK_1__PRT EQU CYREG_PRT6_PRT
SCK_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
SCK_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
SCK_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
SCK_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
SCK_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
SCK_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
SCK_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
SCK_1__PS EQU CYREG_PRT6_PS
SCK_1__SHIFT EQU 3
SCK_1__SLW EQU CYREG_PRT6_SLW

; SDO_1
SDO_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE2
SDO_1__0__MASK EQU 0x04
SDO_1__0__PC EQU CYREG_PRT6_PC2
SDO_1__0__PORT EQU 6
SDO_1__0__SHIFT EQU 2
SDO_1__AG EQU CYREG_PRT6_AG
SDO_1__AMUX EQU CYREG_PRT6_AMUX
SDO_1__BIE EQU CYREG_PRT6_BIE
SDO_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
SDO_1__BYP EQU CYREG_PRT6_BYP
SDO_1__CTL EQU CYREG_PRT6_CTL
SDO_1__DM0 EQU CYREG_PRT6_DM0
SDO_1__DM1 EQU CYREG_PRT6_DM1
SDO_1__DM2 EQU CYREG_PRT6_DM2
SDO_1__DR EQU CYREG_PRT6_DR
SDO_1__INP_DIS EQU CYREG_PRT6_INP_DIS
SDO_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
SDO_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
SDO_1__LCD_EN EQU CYREG_PRT6_LCD_EN
SDO_1__MASK EQU 0x04
SDO_1__PORT EQU 6
SDO_1__PRT EQU CYREG_PRT6_PRT
SDO_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
SDO_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
SDO_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
SDO_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
SDO_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
SDO_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
SDO_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
SDO_1__PS EQU CYREG_PRT6_PS
SDO_1__SHIFT EQU 2
SDO_1__SLW EQU CYREG_PRT6_SLW

; White
White__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
White__0__MASK EQU 0x10
White__0__PC EQU CYREG_PRT2_PC4
White__0__PORT EQU 2
White__0__SHIFT EQU 4
White__AG EQU CYREG_PRT2_AG
White__AMUX EQU CYREG_PRT2_AMUX
White__BIE EQU CYREG_PRT2_BIE
White__BIT_MASK EQU CYREG_PRT2_BIT_MASK
White__BYP EQU CYREG_PRT2_BYP
White__CTL EQU CYREG_PRT2_CTL
White__DM0 EQU CYREG_PRT2_DM0
White__DM1 EQU CYREG_PRT2_DM1
White__DM2 EQU CYREG_PRT2_DM2
White__DR EQU CYREG_PRT2_DR
White__INP_DIS EQU CYREG_PRT2_INP_DIS
White__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
White__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
White__LCD_EN EQU CYREG_PRT2_LCD_EN
White__MASK EQU 0x10
White__PORT EQU 2
White__PRT EQU CYREG_PRT2_PRT
White__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
White__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
White__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
White__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
White__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
White__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
White__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
White__PS EQU CYREG_PRT2_PS
White__SHIFT EQU 4
White__SLW EQU CYREG_PRT2_SLW

; Yellow
Yellow__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Yellow__0__MASK EQU 0x04
Yellow__0__PC EQU CYREG_PRT2_PC2
Yellow__0__PORT EQU 2
Yellow__0__SHIFT EQU 2
Yellow__AG EQU CYREG_PRT2_AG
Yellow__AMUX EQU CYREG_PRT2_AMUX
Yellow__BIE EQU CYREG_PRT2_BIE
Yellow__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Yellow__BYP EQU CYREG_PRT2_BYP
Yellow__CTL EQU CYREG_PRT2_CTL
Yellow__DM0 EQU CYREG_PRT2_DM0
Yellow__DM1 EQU CYREG_PRT2_DM1
Yellow__DM2 EQU CYREG_PRT2_DM2
Yellow__DR EQU CYREG_PRT2_DR
Yellow__INP_DIS EQU CYREG_PRT2_INP_DIS
Yellow__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Yellow__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Yellow__LCD_EN EQU CYREG_PRT2_LCD_EN
Yellow__MASK EQU 0x04
Yellow__PORT EQU 2
Yellow__PRT EQU CYREG_PRT2_PRT
Yellow__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Yellow__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Yellow__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Yellow__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Yellow__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Yellow__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Yellow__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Yellow__PS EQU CYREG_PRT2_PS
Yellow__SHIFT EQU 2
Yellow__SLW EQU CYREG_PRT2_SLW

; emFile_Clock_1
emFile_Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
emFile_Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
emFile_Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
emFile_Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
emFile_Clock_1__INDEX EQU 0x00
emFile_Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
emFile_Clock_1__PM_ACT_MSK EQU 0x01
emFile_Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
emFile_Clock_1__PM_STBY_MSK EQU 0x01

; emFile_miso0
emFile_miso0__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
emFile_miso0__0__MASK EQU 0x40
emFile_miso0__0__PC EQU CYREG_PRT6_PC6
emFile_miso0__0__PORT EQU 6
emFile_miso0__0__SHIFT EQU 6
emFile_miso0__AG EQU CYREG_PRT6_AG
emFile_miso0__AMUX EQU CYREG_PRT6_AMUX
emFile_miso0__BIE EQU CYREG_PRT6_BIE
emFile_miso0__BIT_MASK EQU CYREG_PRT6_BIT_MASK
emFile_miso0__BYP EQU CYREG_PRT6_BYP
emFile_miso0__CTL EQU CYREG_PRT6_CTL
emFile_miso0__DM0 EQU CYREG_PRT6_DM0
emFile_miso0__DM1 EQU CYREG_PRT6_DM1
emFile_miso0__DM2 EQU CYREG_PRT6_DM2
emFile_miso0__DR EQU CYREG_PRT6_DR
emFile_miso0__INP_DIS EQU CYREG_PRT6_INP_DIS
emFile_miso0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
emFile_miso0__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
emFile_miso0__LCD_EN EQU CYREG_PRT6_LCD_EN
emFile_miso0__MASK EQU 0x40
emFile_miso0__PORT EQU 6
emFile_miso0__PRT EQU CYREG_PRT6_PRT
emFile_miso0__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
emFile_miso0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
emFile_miso0__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
emFile_miso0__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
emFile_miso0__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
emFile_miso0__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
emFile_miso0__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
emFile_miso0__PS EQU CYREG_PRT6_PS
emFile_miso0__SHIFT EQU 6
emFile_miso0__SLW EQU CYREG_PRT6_SLW

; emFile_mosi0
emFile_mosi0__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
emFile_mosi0__0__MASK EQU 0x20
emFile_mosi0__0__PC EQU CYREG_PRT6_PC5
emFile_mosi0__0__PORT EQU 6
emFile_mosi0__0__SHIFT EQU 5
emFile_mosi0__AG EQU CYREG_PRT6_AG
emFile_mosi0__AMUX EQU CYREG_PRT6_AMUX
emFile_mosi0__BIE EQU CYREG_PRT6_BIE
emFile_mosi0__BIT_MASK EQU CYREG_PRT6_BIT_MASK
emFile_mosi0__BYP EQU CYREG_PRT6_BYP
emFile_mosi0__CTL EQU CYREG_PRT6_CTL
emFile_mosi0__DM0 EQU CYREG_PRT6_DM0
emFile_mosi0__DM1 EQU CYREG_PRT6_DM1
emFile_mosi0__DM2 EQU CYREG_PRT6_DM2
emFile_mosi0__DR EQU CYREG_PRT6_DR
emFile_mosi0__INP_DIS EQU CYREG_PRT6_INP_DIS
emFile_mosi0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
emFile_mosi0__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
emFile_mosi0__LCD_EN EQU CYREG_PRT6_LCD_EN
emFile_mosi0__MASK EQU 0x20
emFile_mosi0__PORT EQU 6
emFile_mosi0__PRT EQU CYREG_PRT6_PRT
emFile_mosi0__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
emFile_mosi0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
emFile_mosi0__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
emFile_mosi0__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
emFile_mosi0__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
emFile_mosi0__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
emFile_mosi0__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
emFile_mosi0__PS EQU CYREG_PRT6_PS
emFile_mosi0__SHIFT EQU 5
emFile_mosi0__SLW EQU CYREG_PRT6_SLW

; emFile_sclk0
emFile_sclk0__0__INTTYPE EQU CYREG_PICU6_INTTYPE7
emFile_sclk0__0__MASK EQU 0x80
emFile_sclk0__0__PC EQU CYREG_PRT6_PC7
emFile_sclk0__0__PORT EQU 6
emFile_sclk0__0__SHIFT EQU 7
emFile_sclk0__AG EQU CYREG_PRT6_AG
emFile_sclk0__AMUX EQU CYREG_PRT6_AMUX
emFile_sclk0__BIE EQU CYREG_PRT6_BIE
emFile_sclk0__BIT_MASK EQU CYREG_PRT6_BIT_MASK
emFile_sclk0__BYP EQU CYREG_PRT6_BYP
emFile_sclk0__CTL EQU CYREG_PRT6_CTL
emFile_sclk0__DM0 EQU CYREG_PRT6_DM0
emFile_sclk0__DM1 EQU CYREG_PRT6_DM1
emFile_sclk0__DM2 EQU CYREG_PRT6_DM2
emFile_sclk0__DR EQU CYREG_PRT6_DR
emFile_sclk0__INP_DIS EQU CYREG_PRT6_INP_DIS
emFile_sclk0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
emFile_sclk0__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
emFile_sclk0__LCD_EN EQU CYREG_PRT6_LCD_EN
emFile_sclk0__MASK EQU 0x80
emFile_sclk0__PORT EQU 6
emFile_sclk0__PRT EQU CYREG_PRT6_PRT
emFile_sclk0__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
emFile_sclk0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
emFile_sclk0__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
emFile_sclk0__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
emFile_sclk0__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
emFile_sclk0__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
emFile_sclk0__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
emFile_sclk0__PS EQU CYREG_PRT6_PS
emFile_sclk0__SHIFT EQU 7
emFile_sclk0__SLW EQU CYREG_PRT6_SLW

; emFile_SPI0_BSPIM
emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
emFile_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
emFile_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
emFile_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
emFile_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
emFile_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
emFile_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
emFile_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
emFile_SPI0_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB13_CTL
emFile_SPI0_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
emFile_SPI0_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB13_CTL
emFile_SPI0_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
emFile_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
emFile_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
emFile_SPI0_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB13_MSK
emFile_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
emFile_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
emFile_SPI0_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB13_MSK
emFile_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
emFile_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
emFile_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
emFile_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
emFile_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
emFile_SPI0_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB13_ST
emFile_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
emFile_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
emFile_SPI0_BSPIM_RxStsReg__4__MASK EQU 0x10
emFile_SPI0_BSPIM_RxStsReg__4__POS EQU 4
emFile_SPI0_BSPIM_RxStsReg__5__MASK EQU 0x20
emFile_SPI0_BSPIM_RxStsReg__5__POS EQU 5
emFile_SPI0_BSPIM_RxStsReg__6__MASK EQU 0x40
emFile_SPI0_BSPIM_RxStsReg__6__POS EQU 6
emFile_SPI0_BSPIM_RxStsReg__MASK EQU 0x70
emFile_SPI0_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB11_MSK
emFile_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
emFile_SPI0_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB11_ST
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
emFile_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
emFile_SPI0_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB12_A0
emFile_SPI0_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB12_A1
emFile_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
emFile_SPI0_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB12_D0
emFile_SPI0_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB12_D1
emFile_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
emFile_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
emFile_SPI0_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB12_F0
emFile_SPI0_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB12_F1
emFile_SPI0_BSPIM_TxStsReg__0__MASK EQU 0x01
emFile_SPI0_BSPIM_TxStsReg__0__POS EQU 0
emFile_SPI0_BSPIM_TxStsReg__1__MASK EQU 0x02
emFile_SPI0_BSPIM_TxStsReg__1__POS EQU 1
emFile_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
emFile_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
emFile_SPI0_BSPIM_TxStsReg__2__MASK EQU 0x04
emFile_SPI0_BSPIM_TxStsReg__2__POS EQU 2
emFile_SPI0_BSPIM_TxStsReg__3__MASK EQU 0x08
emFile_SPI0_BSPIM_TxStsReg__3__POS EQU 3
emFile_SPI0_BSPIM_TxStsReg__4__MASK EQU 0x10
emFile_SPI0_BSPIM_TxStsReg__4__POS EQU 4
emFile_SPI0_BSPIM_TxStsReg__MASK EQU 0x1F
emFile_SPI0_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB12_MSK
emFile_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
emFile_SPI0_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB12_ST

; emFile_SPI0_CS
emFile_SPI0_CS__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
emFile_SPI0_CS__0__MASK EQU 0x10
emFile_SPI0_CS__0__PC EQU CYREG_PRT12_PC4
emFile_SPI0_CS__0__PORT EQU 12
emFile_SPI0_CS__0__SHIFT EQU 4
emFile_SPI0_CS__AG EQU CYREG_PRT12_AG
emFile_SPI0_CS__BIE EQU CYREG_PRT12_BIE
emFile_SPI0_CS__BIT_MASK EQU CYREG_PRT12_BIT_MASK
emFile_SPI0_CS__BYP EQU CYREG_PRT12_BYP
emFile_SPI0_CS__DM0 EQU CYREG_PRT12_DM0
emFile_SPI0_CS__DM1 EQU CYREG_PRT12_DM1
emFile_SPI0_CS__DM2 EQU CYREG_PRT12_DM2
emFile_SPI0_CS__DR EQU CYREG_PRT12_DR
emFile_SPI0_CS__INP_DIS EQU CYREG_PRT12_INP_DIS
emFile_SPI0_CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
emFile_SPI0_CS__MASK EQU 0x10
emFile_SPI0_CS__PORT EQU 12
emFile_SPI0_CS__PRT EQU CYREG_PRT12_PRT
emFile_SPI0_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
emFile_SPI0_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
emFile_SPI0_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
emFile_SPI0_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
emFile_SPI0_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
emFile_SPI0_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
emFile_SPI0_CS__PS EQU CYREG_PRT12_PS
emFile_SPI0_CS__SHIFT EQU 4
emFile_SPI0_CS__SIO_CFG EQU CYREG_PRT12_SIO_CFG
emFile_SPI0_CS__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
emFile_SPI0_CS__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
emFile_SPI0_CS__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
emFile_SPI0_CS__SLW EQU CYREG_PRT12_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x02
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x04
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x04

; TestPin
TestPin__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
TestPin__0__MASK EQU 0x01
TestPin__0__PC EQU CYREG_PRT5_PC0
TestPin__0__PORT EQU 5
TestPin__0__SHIFT EQU 0
TestPin__AG EQU CYREG_PRT5_AG
TestPin__AMUX EQU CYREG_PRT5_AMUX
TestPin__BIE EQU CYREG_PRT5_BIE
TestPin__BIT_MASK EQU CYREG_PRT5_BIT_MASK
TestPin__BYP EQU CYREG_PRT5_BYP
TestPin__CTL EQU CYREG_PRT5_CTL
TestPin__DM0 EQU CYREG_PRT5_DM0
TestPin__DM1 EQU CYREG_PRT5_DM1
TestPin__DM2 EQU CYREG_PRT5_DM2
TestPin__DR EQU CYREG_PRT5_DR
TestPin__INP_DIS EQU CYREG_PRT5_INP_DIS
TestPin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
TestPin__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
TestPin__LCD_EN EQU CYREG_PRT5_LCD_EN
TestPin__MASK EQU 0x01
TestPin__PORT EQU 5
TestPin__PRT EQU CYREG_PRT5_PRT
TestPin__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
TestPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
TestPin__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
TestPin__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
TestPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
TestPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
TestPin__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
TestPin__PS EQU CYREG_PRT5_PS
TestPin__SHIFT EQU 0
TestPin__SLW EQU CYREG_PRT5_SLW

; Audio_Timer_TimerHW
Audio_Timer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Audio_Timer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Audio_Timer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Audio_Timer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Audio_Timer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Audio_Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Audio_Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Audio_Timer_TimerHW__PER0 EQU CYREG_TMR0_PER0
Audio_Timer_TimerHW__PER1 EQU CYREG_TMR0_PER1
Audio_Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Audio_Timer_TimerHW__PM_ACT_MSK EQU 0x01
Audio_Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Audio_Timer_TimerHW__PM_STBY_MSK EQU 0x01
Audio_Timer_TimerHW__RT0 EQU CYREG_TMR0_RT0
Audio_Timer_TimerHW__RT1 EQU CYREG_TMR0_RT1
Audio_Timer_TimerHW__SR0 EQU CYREG_TMR0_SR0

; Audio_Interrupt
Audio_Interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Audio_Interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Audio_Interrupt__INTC_MASK EQU 0x20000
Audio_Interrupt__INTC_NUMBER EQU 17
Audio_Interrupt__INTC_PRIOR_NUM EQU 7
Audio_Interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
Audio_Interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Audio_Interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E160069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
