# Future Bidirectional Test Suite

This document outlines comprehensive bidirectional test scenarios for circuit-synth.
Tests are organized by category and prioritized by practical importance.

## Current Status (Tests 01-13 Complete)

### ‚úÖ Completed Tests (Root Sheet)
- ‚úÖ 01: Blank circuit
- ‚úÖ 02: KiCad ‚Üí Python (basic import)
- ‚úÖ 03: Python ‚Üí KiCad (incremental addition)
- ‚úÖ 04: Round-trip (full cycle)
- ‚úÖ 05: Add resistor KiCad ‚Üí Python
- ‚úÖ 06: Add component Python ‚Üí KiCad
- ‚úÖ 07: Delete component Python ‚Üí KiCad
- ‚úÖ 07_b: Delete component KiCad ‚Üí Python
- ‚úÖ 08: Modify component attributes + position preservation
- ‚úÖ 09: Position preservation (THE KILLER FEATURE)
- ‚úÖ 10: Generate with net (netlist comparison - XFAIL #373)
- ‚úÖ 11: Add net to existing components (iterative workflow)
- ‚úÖ 13: Rename component (UUID matching - Issue #369 FIX)

**Total: 13 passing tests, 1 xfailing (waiting for #373 fix)**

**‚ö†Ô∏è IMPORTANT NOTE:** All current tests operate on the **root/parent sheet only**.
Hierarchical sheet testing is documented below as a critical gap to fill.

## High Priority Tests (Next Batch)

### Net/Connection Tests
**Why important:** Nets are fundamental to circuit functionality. Connection bugs break designs.

- **09: Add net between components**
  - Python ‚Üí KiCad: Connect two resistors in series programmatically
  - KiCad ‚Üí Python: Draw wire between components, sync to Python
  - Validates: Net creation, pin connectivity

- **10: Remove net**
  - Python ‚Üí KiCad: Remove connection between components
  - KiCad ‚Üí Python: Delete wire in schematic, sync to Python
  - Validates: Net deletion, component isolation

- **11: Rename net**
  - Python ‚Üí KiCad: Change net name via label
  - KiCad ‚Üí Python: Edit label in KiCad, sync name change
  - Validates: Net naming, label synchronization

- **12: Change pin connection**
  - Python ‚Üí KiCad: Move wire from pin 1 to pin 2 on component
  - KiCad ‚Üí Python: Reconnect wire to different pin
  - Validates: Pin-level connection accuracy

- **13: Merge nets**
  - Python ‚Üí KiCad: Connect two separate nets into one
  - KiCad ‚Üí Python: Draw wire connecting two nets
  - Validates: Net merging logic, naming precedence

- **14: Split net**
  - Python ‚Üí KiCad: Break one net into two
  - KiCad ‚Üí Python: Delete wire segment, creating split
  - Validates: Net splitting, automatic renaming

### Power/Ground Tests
**Why important:** Power connections are critical and often have special handling.

- **15: Add power symbol**
  - Python ‚Üí KiCad: Connect component to VCC
  - KiCad ‚Üí Python: Place power symbol, connect wire
  - Validates: Power net recognition, power symbols

- **16: Add ground symbol**
  - Python ‚Üí KiCad: Connect component to GND
  - KiCad ‚Üí Python: Place ground symbol
  - Validates: Ground net recognition

- **17: Multiple power domains**
  - Python ‚Üí KiCad: Add VCC, 3V3, 5V power rails
  - KiCad ‚Üí Python: Create multiple power nets
  - Validates: Multiple power net handling

### Component Modification Tests
**Why important:** Real designs evolve with component swaps and changes.

- **18: Swap component type**
  - Python ‚Üí KiCad: Change resistor to capacitor keeping connections
  - KiCad ‚Üí Python: Replace component symbol in KiCad
  - Validates: Component type changes, connection preservation

- **19: Component orientation**
  - Python ‚Üí KiCad: Rotate component 90/180/270 degrees
  - KiCad ‚Üí Python: Rotate/mirror in KiCad
  - Validates: Orientation preservation, pin position recalculation

- **20: Multi-unit components**
  - Python ‚Üí KiCad: Add quad op-amp with all 4 units
  - KiCad ‚Üí Python: Place multi-unit component, use different units
  - Validates: Multi-unit handling, unit assignment

## üö® CRITICAL GAP: Hierarchical Sheet Testing

**‚ö†Ô∏è ALL CURRENT TESTS (01-13) ONLY TEST ROOT SHEET OPERATIONS**

### Why This is Critical

**Current coverage:** Component add/remove/modify, net operations, position preservation
**Current limitation:** Only on root/parent sheet
**Missing coverage:** All the same operations on hierarchical sheets

**Real-world impact:**
- Most real circuits use hierarchical design
- Components can be on any sheet in the hierarchy
- Nets can cross sheet boundaries (via hierarchical labels/ports)
- Sync must work correctly at ALL hierarchy levels

### Required: Mirror All Tests for Hierarchical Sheets

**Strategy:** Every test we've completed (01-13) should be duplicated for hierarchical scenarios.

#### Hierarchical Test Categories

### Category A: Same Operations, Different Sheet Context

**Tests 01H-13H: Hierarchical Versions of Root Tests**

Each test should be re-implemented with components on child sheets:

- **01H: Blank circuit (on child sheet)**
  - Create empty hierarchical sheet
  - Validate sheet structure, no components

- **02H: KiCad ‚Üí Python (child sheet component)**
  - Component on child sheet imported to Python
  - Validates: Hierarchical path preservation

- **03H: Python ‚Üí KiCad (add to child sheet)**
  - Add component to existing child sheet
  - Validates: Sheet-scoped component placement

- **06H: Add component (to child sheet)**
  - Add R2 to existing child sheet with R1
  - Validates: Position preservation within child sheet

- **07H: Delete component (from child sheet)**
  - Remove component from child sheet
  - Validates: Sheet-scoped deletion

- **08H: Modify component (on child sheet)**
  - Change value/footprint of component on child sheet
  - Validates: UUID matching across hierarchy

- **09H: Position preservation (child sheet)**
  - Move component on child sheet, add R2 to same sheet
  - Validates: Position preservation within sheet scope

- **10H: Generate with net (on child sheet)**
  - Create net connecting components on child sheet
  - Validates: Sheet-local net generation

- **11H: Add net to components (child sheet)**
  - Add connection to existing unconnected components on child sheet
  - Validates: Iterative workflow on child sheets

- **13H: Rename component (child sheet)**
  - Change reference of component on child sheet
  - Validates: UUID matching with hierarchical context

### Category B: Cross-Sheet Operations (NEW TEST TYPES)

**Critical operations that span sheet boundaries:**

- **50: Add hierarchical sheet**
  - Python ‚Üí KiCad: Create new child sheet with components
  - KiCad ‚Üí Python: Add sheet in KiCad, sync to Python
  - Validates: Sheet creation, hierarchical structure

- **51: Remove hierarchical sheet**
  - Python ‚Üí KiCad: Remove child sheet
  - KiCad ‚Üí Python: Delete sheet in KiCad
  - Validates: Sheet deletion, orphaned connections cleanup

- **52: Add hierarchical port/label**
  - Python ‚Üí KiCad: Create port on sheet boundary
  - KiCad ‚Üí Python: Add hierarchical label
  - Validates: Cross-sheet connection points

- **53: Connect across sheets (hierarchical labels)**
  - Python ‚Üí KiCad: Net spans from root ‚Üí child via hierarchical labels
  - KiCad ‚Üí Python: Draw cross-sheet connection
  - Validates: Hierarchical label matching, net continuity

- **54: Move component between sheets**
  - Python ‚Üí KiCad: Change component from root ‚Üí child sheet
  - KiCad ‚Üí Python: Cut/paste between sheets
  - Validates: Component re-parenting, connection updates

- **55: Rename hierarchical sheet**
  - Python ‚Üí KiCad: Change sheet name
  - KiCad ‚Üí Python: Edit sheet name in KiCad
  - Validates: Sheet name synchronization

- **56: Nested hierarchy (3 levels)**
  - Python ‚Üí KiCad: Root ‚Üí Child ‚Üí Grandchild
  - KiCad ‚Üí Python: Create nested sheets
  - Validates: Deep hierarchy handling

- **57: Multiple instances of same sheet**
  - Python ‚Üí KiCad: Instantiate sheet multiple times
  - KiCad ‚Üí Python: Copy/duplicate sheet instance
  - Validates: Instance handling, unique paths

- **58: Cross-sheet net with multiple hierarchical labels**
  - Net connects: Root R1 ‚Üí Child1 R2 ‚Üí Child2 R3
  - Validates: Complex hierarchical net topology

- **59: Modify component on multi-instance sheet**
  - Change value of component on sheet with 3 instances
  - Validates: Instance-specific vs. shared modifications

- **60: Position preservation across sheet boundary changes**
  - Move component from root ‚Üí child, verify position maintained
  - Validates: Coordinate system transformation

### Category C: Hierarchical Edge Cases

**Complex scenarios that test boundary conditions:**

- **61: Empty hierarchical sheet**
  - Create child sheet with no components
  - Validates: Empty sheet handling in hierarchy

- **62: Sheet with only connections (no local components)**
  - Child sheet is pure "routing" - only labels/ports
  - Validates: Pass-through sheet handling

- **63: Circular hierarchy detection**
  - Attempt to create Sheet A ‚Üí Sheet B ‚Üí Sheet A
  - Validates: Circular reference prevention

- **64: Deep nesting (5+ levels)**
  - Root ‚Üí C1 ‚Üí C2 ‚Üí C3 ‚Üí C4 ‚Üí C5
  - Validates: Deep hierarchy performance, path handling

- **65: Component reference conflicts across sheets**
  - Root has R1, Child has R1 (different components)
  - Validates: Hierarchical reference scoping

- **66: Global net across all hierarchy levels**
  - Power net VCC connects components on all sheets
  - Validates: Global net propagation through hierarchy

## Medium Priority Tests (Root Sheet Remaining)

### Hierarchical/Subcircuit Tests (PARTIALLY COVERED ABOVE)
**Note:** Basic hierarchical operations covered in Category B tests above.

### Label/Annotation Tests
**Why important:** Labels enable cross-sheet connections and net naming.

- **26: Add global label**
  - Python ‚Üí KiCad: Create global label for cross-sheet connection
  - KiCad ‚Üí Python: Place global label in KiCad
  - Validates: Global label creation, net naming

- **27: Add local label**
  - Python ‚Üí KiCad: Add local label to name net within sheet
  - KiCad ‚Üí Python: Place local label
  - Validates: Local label handling

- **28: Change label scope**
  - Python ‚Üí KiCad: Convert local label to global
  - KiCad ‚Üí Python: Change label type in KiCad
  - Validates: Label type conversion

- **29: Add junction**
  - Python ‚Üí KiCad: Create junction on T-connection
  - KiCad ‚Üí Python: Place junction dot
  - Validates: Junction creation, multi-point nets

- **30: Remove junction**
  - Python ‚Üí KiCad: Remove junction (may split net)
  - KiCad ‚Üí Python: Delete junction
  - Validates: Junction removal, net topology

### Text/Documentation Tests
**Why important:** Design documentation and notes need to survive round-trips.

- **31: Add text annotation**
  - Python ‚Üí KiCad: Add design notes to schematic
  - KiCad ‚Üí Python: Place text in KiCad
  - Validates: Text preservation

- **32: Add graphic elements**
  - Python ‚Üí KiCad: Add boxes/lines for organization
  - KiCad ‚Üí Python: Draw graphics in KiCad
  - Validates: Graphical element handling

- **33: Add no-connect flag**
  - Python ‚Üí KiCad: Mark unused pins as NC
  - KiCad ‚Üí Python: Place NC flag in KiCad
  - Validates: No-connect handling

## Lower Priority Tests

### Complex Workflow Tests
**Why important:** Real design changes involve bulk operations.

- **34: Bulk component add**
  - Python ‚Üí KiCad: Add 10 resistors at once
  - KiCad ‚Üí Python: Place multiple components
  - Validates: Bulk operations, performance

- **35: Bulk component remove**
  - Python ‚Üí KiCad: Remove multiple components
  - KiCad ‚Üí Python: Select and delete multiple components
  - Validates: Bulk deletion

- **36: Copy-paste component**
  - Python ‚Üí KiCad: Duplicate component with connections
  - KiCad ‚Üí Python: Copy/paste in KiCad
  - Validates: Component duplication, connection copying

- **37: Replace subcircuit contents**
  - Python ‚Üí KiCad: Change entire subcircuit implementation
  - KiCad ‚Üí Python: Redesign inside sheet
  - Validates: Sheet content replacement, port preservation

### Edge Cases
**Why important:** Edge cases reveal synchronization bugs.

- **38: Empty subcircuit**
  - Python ‚Üí KiCad: Create sheet with no components
  - KiCad ‚Üí Python: Empty sheet
  - Validates: Empty sheet handling

- **39: Disconnected component**
  - Python ‚Üí KiCad: Component with no nets
  - KiCad ‚Üí Python: Unconnected component
  - Validates: Isolated component handling

- **40: Component with missing footprint**
  - Python ‚Üí KiCad: Component without footprint assigned
  - KiCad ‚Üí Python: Symbol with no footprint
  - Validates: Missing data handling

- **41: Component with custom properties**
  - Python ‚Üí KiCad: DNP, manufacturer part number, etc.
  - KiCad ‚Üí Python: Custom properties in KiCad
  - Validates: Custom property preservation

- **42: Bus connections**
  - Python ‚Üí KiCad: 8-bit data bus
  - KiCad ‚Üí Python: Bus notation in KiCad
  - Validates: Bus handling, array notation

- **43: Differential pairs**
  - Python ‚Üí KiCad: USB D+/D- differential pair
  - KiCad ‚Üí Python: Paired nets with naming
  - Validates: Differential pair recognition

## Test Implementation Priority

### Phase 1 (Immediate - Nets are critical)
- 09: Add net
- 10: Remove net
- 11: Rename net
- 12: Change pin connection

### Phase 2 (Power handling)
- 15: Add power symbol
- 16: Add ground symbol
- 17: Multiple power domains

### Phase 3 (Component changes)
- 18: Swap component type
- 19: Component orientation
- 13: Merge nets
- 14: Split net

### Phase 4 (Hierarchical designs)
- 21: Add subcircuit sheet
- 22: Remove subcircuit sheet
- 23: Component changes subcircuits
- 26: Add global label

### Phase 5 (Advanced features)
- 20: Multi-unit components
- 29: Add junction
- 30: Remove junction
- 33: Add no-connect flag

### Phase 6 (Edge cases and polish)
- Remaining tests as needed based on bug reports

## Test Template

Each test should follow this structure:

```python
def test_XX_feature_name(request):
    """Test feature in direction ‚Üí syncs correctly.

    Workflow:
    1. Initial state
    2. Make change
    3. Sync
    4. Validate change propagated
    5. (Optional) Round-trip to verify bidirectional

    Level 2 Semantic Validation:
    - kicad-sch-api for KiCad validation
    - AST parsing for Python validation
    """
    # Setup, execute, validate, cleanup
```

## Notes

- Each test should be independently runnable
- Use `--keep-output` flag for debugging
- Prefer semantic validation (AST, kicad-sch-api) over text matching
- All tests should restore original state in finally block
- Document known limitations (e.g., reference change issue #369)
