# QCLDPC-RTL
# Verilog for the paper "A novel data packing technique for QC-LDPC decoder architecture applied to NAND flash controller"
#//----------------------------------------------------------------------------------------
//
// $Author: haschou $
// $Date: 2012/02/06 $
// $Revision: 0.1 $
//----------------------------------------------------------------------------------------
// Project: LDPC Decoder
//            Testbench of LDPC decoder 48bit input/ 40*8bit output
//            Input code data from file codeword.txt
//            Test algorithm behavior for each single block
//----------------------------------------------------------------------------------------
//sqrt(Var)/Var
//0111111111
//1000000101
//1000001011
//1000010001
//1000010111
//1000011101
//1000100011
//1000101010
//1000110000
//1000110111
//----------------------------------------------------------------------------------------
//
// $Author: haschou $
// $Date: 2012/02/06 $
// $Revision: 0.1 $
//----------------------------------------------------------------------------------------
// Project: LDPC Decoder
//            Testbench of LDPC decoder 48bit input/ 40*8bit output
//            Gaussian noise gen can run desired block number
//            Test the BER performance
//----------------------------------------------------------------------------------------
