#-----------------------------------------------------------
# xsim v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Sep 22 16:17:19 2022
# Process ID: 19244
# Current directory: D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/dct/xsim_script.tcl}
# Log file: D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/xsim.log
# Journal file: D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog\xsim.jou
# Running On: DESKTOP-D9BK5M4, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 34046 MB
#-----------------------------------------------------------
source xsim.dir/dct/xsim_script.tcl
# xsim {dct} -autoloadwcfg -tclbatch {dct.tcl}
Time resolution is 1 ps
source dct.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "4175000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 4235 ns : File "D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct.autotb.v" Line 269
## quit
INFO: [Common 17-206] Exiting xsim at Thu Sep 22 16:17:23 2022...
