Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Jun  9 22:20:52 2019
| Host         : DESKTOP-EJ47PRO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 455 register/latch pins with no clock driven by root clock pin: clk_cpu (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/IR/q_reg[12]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/IR/q_reg[13]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/IR/q_reg[14]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/IR/q_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/controlador/FSM_onehot_current_s_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/controlador/FSM_onehot_current_s_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/controlador/FSM_onehot_current_s_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/controlador/FSM_onehot_current_s_reg[12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/controlador/FSM_onehot_current_s_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/controlador/FSM_onehot_current_s_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/controlador/FSM_onehot_current_s_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/controlador/FSM_onehot_current_s_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/controlador/FSM_onehot_current_s_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/controlador/FSM_onehot_current_s_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/controlador/FSM_onehot_current_s_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/controlador/FSM_onehot_current_s_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/controlador/FSM_onehot_current_s_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/controlador/FSM_onehot_current_s_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/controlador/FSM_onehot_current_s_reg[7]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/controlador/FSM_onehot_current_s_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/cpu_0/U0/Control_Unit_0/controlador/FSM_onehot_current_s_reg[9]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: design_1_i/terminal_vga_0/U0/freq_div0/temporal_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3246 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.850        0.000                      0                   84        0.138        0.000                      0                   84        9.500        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        10.850        0.000                      0                   84        0.138        0.000                      0                   84        9.500        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       10.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.850ns  (required time - arrival time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.089ns  (logic 1.374ns (15.117%)  route 7.715ns (84.883%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 24.872 - 20.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.649     5.317    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X34Y68         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDCE (Prop_fdce_C_Q)         0.518     5.835 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[8]/Q
                         net (fo=96, routed)          4.377    10.213    design_1_i/cpu_vga_dbg_0/U0/Q[8]
    SLICE_X35Y54         LUT2 (Prop_lut2_I0_O)        0.152    10.365 f  design_1_i/cpu_vga_dbg_0/U0/digit_dout[1]_i_45/O
                         net (fo=1, routed)           1.313    11.677    design_1_i/cpu_vga_dbg_0/U0/digit_dout[1]_i_45_n_0
    SLICE_X27Y59         LUT6 (Prop_lut6_I5_O)        0.332    12.009 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[1]_i_22/O
                         net (fo=1, routed)           0.639    12.648    design_1_i/cpu_vga_dbg_0/U0/digit_dout[1]_i_22_n_0
    SLICE_X25Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.772 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[1]_i_8/O
                         net (fo=1, routed)           1.072    13.844    design_1_i/cpu_vga_dbg_0/U0/digit_dout[1]_i_8_n_0
    SLICE_X31Y65         LUT5 (Prop_lut5_I1_O)        0.124    13.968 f  design_1_i/cpu_vga_dbg_0/U0/digit_dout[1]_i_3/O
                         net (fo=1, routed)           0.314    14.283    design_1_i/cpu_vga_dbg_0/U0/digit_dout[1]_i_3_n_0
    SLICE_X33Y65         LUT6 (Prop_lut6_I1_O)        0.124    14.407 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[1]_i_1/O
                         net (fo=1, routed)           0.000    14.407    design_1_i/cpu_vga_dbg_0/U0/digit_dout[1]_i_1_n_0
    SLICE_X33Y65         FDRE                                         r  design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.481    24.872    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X33Y65         FDRE                                         r  design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[1]/C
                         clock pessimism              0.391    25.263    
                         clock uncertainty           -0.035    25.228    
    SLICE_X33Y65         FDRE (Setup_fdre_C_D)        0.029    25.257    design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         25.257    
                         arrival time                         -14.407    
  -------------------------------------------------------------------
                         slack                                 10.850    

Slack (MET) :             11.784ns  (required time - arrival time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.232ns  (logic 1.334ns (16.206%)  route 6.898ns (83.794%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 24.948 - 20.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.649     5.317    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X34Y68         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDCE (Prop_fdce_C_Q)         0.518     5.835 f  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[8]/Q
                         net (fo=96, routed)          4.377    10.213    design_1_i/cpu_vga_dbg_0/U0/Q[8]
    SLICE_X35Y54         LUT5 (Prop_lut5_I2_O)        0.124    10.337 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[0]_i_61/O
                         net (fo=1, routed)           0.817    11.154    design_1_i/cpu_vga_dbg_0/U0/digit_dout[0]_i_61_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I5_O)        0.124    11.278 f  design_1_i/cpu_vga_dbg_0/U0/digit_dout[0]_i_34/O
                         net (fo=1, routed)           0.989    12.266    design_1_i/cpu_vga_dbg_0/U0/digit_dout[0]_i_34_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.390 f  design_1_i/cpu_vga_dbg_0/U0/digit_dout[0]_i_13/O
                         net (fo=1, routed)           0.416    12.806    design_1_i/cpu_vga_dbg_0/U0/digit_dout[0]_i_13_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I0_O)        0.118    12.924 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[0]_i_4/O
                         net (fo=1, routed)           0.299    13.223    design_1_i/cpu_vga_dbg_0/U0/digit_dout[0]_i_4_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I3_O)        0.326    13.549 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[0]_i_1/O
                         net (fo=1, routed)           0.000    13.549    design_1_i/cpu_vga_dbg_0/U0/digit_dout[0]_i_1_n_0
    SLICE_X37Y63         FDRE                                         r  design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.557    24.948    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X37Y63         FDRE                                         r  design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[0]/C
                         clock pessimism              0.391    25.339    
                         clock uncertainty           -0.035    25.304    
    SLICE_X37Y63         FDRE (Setup_fdre_C_D)        0.029    25.333    design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[0]
  -------------------------------------------------------------------
                         required time                         25.333    
                         arrival time                         -13.549    
  -------------------------------------------------------------------
                         slack                                 11.784    

Slack (MET) :             12.003ns  (required time - arrival time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.011ns  (logic 1.076ns (13.432%)  route 6.935ns (86.568%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 24.946 - 20.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.649     5.317    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X35Y68         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDCE (Prop_fdce_C_Q)         0.456     5.773 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[4]/Q
                         net (fo=59, routed)          3.013     8.786    design_1_i/cpu_vga_dbg_0/U0/Q[4]
    SLICE_X25Y56         LUT2 (Prop_lut2_I1_O)        0.124     8.910 f  design_1_i/cpu_vga_dbg_0/U0/digit_dout[2]_i_40/O
                         net (fo=3, routed)           1.512    10.422    design_1_i/cpu_vga_dbg_0/U0/digit_dout[2]_i_40_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.124    10.546 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[2]_i_30/O
                         net (fo=1, routed)           0.566    11.112    design_1_i/cpu_vga_dbg_0/U0/digit_dout[2]_i_30_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    11.236 f  design_1_i/cpu_vga_dbg_0/U0/digit_dout[2]_i_14/O
                         net (fo=1, routed)           0.927    12.164    design_1_i/cpu_vga_dbg_0/U0/digit_dout[2]_i_14_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I5_O)        0.124    12.288 f  design_1_i/cpu_vga_dbg_0/U0/digit_dout[2]_i_4/O
                         net (fo=1, routed)           0.917    13.204    design_1_i/cpu_vga_dbg_0/U0/digit_dout[2]_i_4_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I5_O)        0.124    13.328 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[2]_i_1/O
                         net (fo=1, routed)           0.000    13.328    design_1_i/cpu_vga_dbg_0/U0/digit_dout[2]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.555    24.946    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X37Y66         FDRE                                         r  design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[2]/C
                         clock pessimism              0.391    25.337    
                         clock uncertainty           -0.035    25.302    
    SLICE_X37Y66         FDRE (Setup_fdre_C_D)        0.029    25.331    design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[2]
  -------------------------------------------------------------------
                         required time                         25.331    
                         arrival time                         -13.328    
  -------------------------------------------------------------------
                         slack                                 12.003    

Slack (MET) :             12.152ns  (required time - arrival time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.872ns  (logic 1.138ns (14.455%)  route 6.734ns (85.545%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 24.873 - 20.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.647     5.315    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X34Y70         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDCE (Prop_fdce_C_Q)         0.518     5.833 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[7]/Q
                         net (fo=63, routed)          3.947     9.780    design_1_i/cpu_vga_dbg_0/U0/Q[7]
    SLICE_X23Y55         LUT6 (Prop_lut6_I3_O)        0.124     9.904 f  design_1_i/cpu_vga_dbg_0/U0/digit_dout[3]_i_69/O
                         net (fo=1, routed)           0.433    10.337    design_1_i/cpu_vga_dbg_0/U0/digit_dout[3]_i_69_n_0
    SLICE_X23Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.461 f  design_1_i/cpu_vga_dbg_0/U0/digit_dout[3]_i_33/O
                         net (fo=1, routed)           0.424    10.886    design_1_i/cpu_vga_dbg_0/U0/digit_dout[3]_i_33_n_0
    SLICE_X25Y56         LUT6 (Prop_lut6_I2_O)        0.124    11.010 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[3]_i_12/O
                         net (fo=1, routed)           1.461    12.471    design_1_i/cpu_vga_dbg_0/U0/digit_dout[3]_i_12_n_0
    SLICE_X28Y64         LUT6 (Prop_lut6_I3_O)        0.124    12.595 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[3]_i_3/O
                         net (fo=1, routed)           0.469    13.064    design_1_i/cpu_vga_dbg_0/U0/digit_dout[3]_i_3_n_0
    SLICE_X34Y64         LUT6 (Prop_lut6_I2_O)        0.124    13.188 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[3]_i_1/O
                         net (fo=1, routed)           0.000    13.188    design_1_i/cpu_vga_dbg_0/U0/digit_dout[3]_i_1_n_0
    SLICE_X34Y64         FDRE                                         r  design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.482    24.873    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X34Y64         FDRE                                         r  design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[3]/C
                         clock pessimism              0.425    25.298    
                         clock uncertainty           -0.035    25.263    
    SLICE_X34Y64         FDRE (Setup_fdre_C_D)        0.077    25.340    design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[3]
  -------------------------------------------------------------------
                         required time                         25.340    
                         arrival time                         -13.188    
  -------------------------------------------------------------------
                         slack                                 12.152    

Slack (MET) :             12.666ns  (required time - arrival time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.188ns  (logic 1.579ns (21.968%)  route 5.609ns (78.032%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 24.871 - 20.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.734     5.402    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X36Y62         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDCE (Prop_fdce_C_Q)         0.456     5.858 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep[0]/Q
                         net (fo=93, routed)          2.655     8.514    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep_n_0_[0]
    SLICE_X40Y69         LUT5 (Prop_lut5_I1_O)        0.124     8.638 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_37/O
                         net (fo=2, routed)           0.808     9.445    design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_37_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.569 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_32/O
                         net (fo=1, routed)           0.000     9.569    design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_32_n_0
    SLICE_X40Y70         MUXF7 (Prop_muxf7_I1_O)      0.217     9.786 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[5]_i_25/O
                         net (fo=2, routed)           0.000     9.786    design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[5]_i_25_n_0
    SLICE_X40Y70         MUXF8 (Prop_muxf8_I1_O)      0.094     9.880 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[5]_i_20/O
                         net (fo=1, routed)           1.174    11.054    design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[5]_i_20_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I1_O)        0.316    11.370 f  design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_11/O
                         net (fo=1, routed)           0.817    12.188    design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_11_n_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I1_O)        0.124    12.312 f  design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_4/O
                         net (fo=1, routed)           0.154    12.466    design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_4_n_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I2_O)        0.124    12.590 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_1/O
                         net (fo=1, routed)           0.000    12.590    design_1_i/cpu_vga_dbg_0/U0/digit_dout[5]_i_1_n_0
    SLICE_X33Y66         FDRE                                         r  design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.480    24.871    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X33Y66         FDRE                                         r  design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[5]/C
                         clock pessimism              0.391    25.262    
                         clock uncertainty           -0.035    25.227    
    SLICE_X33Y66         FDRE (Setup_fdre_C_D)        0.029    25.256    design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[5]
  -------------------------------------------------------------------
                         required time                         25.256    
                         arrival time                         -12.590    
  -------------------------------------------------------------------
                         slack                                 12.666    

Slack (MET) :             13.164ns  (required time - arrival time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_vga_dbg_0/U0/s_wr_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.852ns  (logic 1.244ns (18.155%)  route 5.608ns (81.845%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 24.866 - 20.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.649     5.317    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X34Y68         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDCE (Prop_fdce_C_Q)         0.518     5.835 f  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[8]/Q
                         net (fo=96, routed)          3.049     8.884    design_1_i/cpu_vga_dbg_0/U0/Q[8]
    SLICE_X41Y59         LUT2 (Prop_lut2_I0_O)        0.152     9.036 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[6]_i_19/O
                         net (fo=2, routed)           0.677     9.713    design_1_i/cpu_vga_dbg_0/U0/digit_dout[6]_i_19_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I2_O)        0.326    10.039 f  design_1_i/cpu_vga_dbg_0/U0/digit_dout[6]_i_11/O
                         net (fo=2, routed)           0.478    10.517    design_1_i/cpu_vga_dbg_0/U0/digit_dout[6]_i_11_n_0
    SLICE_X38Y64         LUT4 (Prop_lut4_I1_O)        0.124    10.641 f  design_1_i/cpu_vga_dbg_0/U0/digit_dout[6]_i_5/O
                         net (fo=3, routed)           1.405    12.045    design_1_i/cpu_vga_dbg_0/U0/digit_dout[6]_i_5_n_0
    SLICE_X34Y71         LUT2 (Prop_lut2_I1_O)        0.124    12.169 r  design_1_i/cpu_vga_dbg_0/U0/s_wr_i_1/O
                         net (fo=1, routed)           0.000    12.169    design_1_i/cpu_vga_dbg_0/U0/s_wr_i_1_n_0
    SLICE_X34Y71         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/s_wr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.475    24.866    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X34Y71         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/s_wr_reg/C
                         clock pessimism              0.425    25.291    
                         clock uncertainty           -0.035    25.256    
    SLICE_X34Y71         FDCE (Setup_fdce_C_D)        0.077    25.333    design_1_i/cpu_vga_dbg_0/U0/s_wr_reg
  -------------------------------------------------------------------
                         required time                         25.333    
                         arrival time                         -12.169    
  -------------------------------------------------------------------
                         slack                                 13.164    

Slack (MET) :             13.465ns  (required time - arrival time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.512ns  (logic 1.328ns (20.392%)  route 5.184ns (79.608%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 24.947 - 20.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.725     5.393    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X37Y70         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDCE (Prop_fdce_C_Q)         0.456     5.849 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[3]/Q
                         net (fo=39, routed)          2.432     8.281    design_1_i/cpu_vga_dbg_0/U0/Q[3]
    SLICE_X34Y64         LUT5 (Prop_lut5_I2_O)        0.152     8.433 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[6]_i_30/O
                         net (fo=1, routed)           0.639     9.073    design_1_i/cpu_vga_dbg_0/U0/digit_dout[6]_i_30_n_0
    SLICE_X36Y64         LUT6 (Prop_lut6_I0_O)        0.348     9.421 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[6]_i_18/O
                         net (fo=1, routed)           0.500     9.921    design_1_i/cpu_vga_dbg_0/U0/digit_dout[6]_i_18_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I5_O)        0.124    10.045 f  design_1_i/cpu_vga_dbg_0/U0/digit_dout[6]_i_10/O
                         net (fo=2, routed)           0.800    10.844    design_1_i/cpu_vga_dbg_0/U0/digit_dout[6]_i_10_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I2_O)        0.124    10.968 f  design_1_i/cpu_vga_dbg_0/U0/digit_dout[4]_i_2/O
                         net (fo=1, routed)           0.813    11.782    design_1_i/cpu_vga_dbg_0/U0/digit_dout[4]_i_2_n_0
    SLICE_X37Y65         LUT5 (Prop_lut5_I0_O)        0.124    11.906 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[4]_i_1/O
                         net (fo=1, routed)           0.000    11.906    design_1_i/cpu_vga_dbg_0/U0/digit_dout[4]_i_1_n_0
    SLICE_X37Y65         FDRE                                         r  design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.556    24.947    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X37Y65         FDRE                                         r  design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[4]/C
                         clock pessimism              0.428    25.375    
                         clock uncertainty           -0.035    25.340    
    SLICE_X37Y65         FDRE (Setup_fdre_C_D)        0.031    25.371    design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[4]
  -------------------------------------------------------------------
                         required time                         25.371    
                         arrival time                         -11.906    
  -------------------------------------------------------------------
                         slack                                 13.465    

Slack (MET) :             13.660ns  (required time - arrival time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.106ns  (logic 2.059ns (33.719%)  route 4.047ns (66.281%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 24.867 - 20.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.725     5.393    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X37Y70         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDCE (Prop_fdce_C_Q)         0.456     5.849 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[3]/Q
                         net (fo=39, routed)          2.100     7.950    design_1_i/cpu_vga_dbg_0/U0/Q[3]
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     8.454 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.454    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[4]_i_2_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.571 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.571    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[8]_i_2_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.688 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.688    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[11]_i_2_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.805 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.805    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[16]_i_2_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.922 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.922    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[20]_i_2_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.039 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.039    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[24]_i_2_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.258 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.965    10.223    design_1_i/cpu_vga_dbg_0/U0/data0[25]
    SLICE_X35Y69         LUT2 (Prop_lut2_I0_O)        0.295    10.518 r  design_1_i/cpu_vga_dbg_0/U0/term_pos[25]_i_1/O
                         net (fo=1, routed)           0.982    11.500    design_1_i/cpu_vga_dbg_0/U0/term_pos_0[25]
    SLICE_X34Y69         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.476    24.867    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X34Y69         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[25]/C
                         clock pessimism              0.391    25.258    
                         clock uncertainty           -0.035    25.223    
    SLICE_X34Y69         FDCE (Setup_fdce_C_D)       -0.063    25.160    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[25]
  -------------------------------------------------------------------
                         required time                         25.160    
                         arrival time                         -11.500    
  -------------------------------------------------------------------
                         slack                                 13.660    

Slack (MET) :             13.949ns  (required time - arrival time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 1.677ns (27.650%)  route 4.388ns (72.350%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 24.945 - 20.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.734     5.402    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X36Y62         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDCE (Prop_fdce_C_Q)         0.456     5.858 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep[0]/Q
                         net (fo=93, routed)          2.655     8.514    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep_n_0_[0]
    SLICE_X40Y69         LUT5 (Prop_lut5_I0_O)        0.154     8.668 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[6]_i_23/O
                         net (fo=2, routed)           0.425     9.092    design_1_i/cpu_vga_dbg_0/U0/digit_dout[6]_i_23_n_0
    SLICE_X39Y68         LUT5 (Prop_lut5_I4_O)        0.327     9.419 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[6]_i_26/O
                         net (fo=1, routed)           0.351     9.770    design_1_i/cpu_vga_dbg_0/U0/digit_dout[6]_i_26_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     9.894 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[6]_i_16/O
                         net (fo=1, routed)           0.000     9.894    design_1_i/cpu_vga_dbg_0/U0/digit_dout[6]_i_16_n_0
    SLICE_X38Y68         MUXF7 (Prop_muxf7_I0_O)      0.209    10.103 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[6]_i_9/O
                         net (fo=1, routed)           0.000    10.103    design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[6]_i_9_n_0
    SLICE_X38Y68         MUXF8 (Prop_muxf8_I1_O)      0.088    10.191 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[6]_i_4/O
                         net (fo=1, routed)           0.957    11.148    design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[6]_i_4_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I4_O)        0.319    11.467 r  design_1_i/cpu_vga_dbg_0/U0/digit_dout[6]_i_2/O
                         net (fo=1, routed)           0.000    11.467    design_1_i/cpu_vga_dbg_0/U0/digit_dout[6]_i_2_n_0
    SLICE_X38Y67         FDRE                                         r  design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.554    24.945    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X38Y67         FDRE                                         r  design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[6]/C
                         clock pessimism              0.428    25.373    
                         clock uncertainty           -0.035    25.338    
    SLICE_X38Y67         FDRE (Setup_fdre_C_D)        0.079    25.417    design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[6]
  -------------------------------------------------------------------
                         required time                         25.417    
                         arrival time                         -11.467    
  -------------------------------------------------------------------
                         slack                                 13.949    

Slack (MET) :             14.014ns  (required time - arrival time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.586ns  (logic 2.111ns (37.792%)  route 3.475ns (62.208%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 24.867 - 20.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.725     5.393    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X37Y70         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDCE (Prop_fdce_C_Q)         0.456     5.849 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[3]/Q
                         net (fo=39, routed)          2.100     7.950    design_1_i/cpu_vga_dbg_0/U0/Q[3]
    SLICE_X32Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     8.454 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.454    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[4]_i_2_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.571 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.571    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[8]_i_2_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.688 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.688    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[11]_i_2_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.805 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.805    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[16]_i_2_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.922 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.922    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[20]_i_2_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.039 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.039    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[24]_i_2_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.278 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.803    10.081    design_1_i/cpu_vga_dbg_0/U0/data0[27]
    SLICE_X35Y69         LUT2 (Prop_lut2_I0_O)        0.327    10.408 r  design_1_i/cpu_vga_dbg_0/U0/term_pos[27]_i_1/O
                         net (fo=1, routed)           0.572    10.979    design_1_i/cpu_vga_dbg_0/U0/term_pos_0[27]
    SLICE_X34Y69         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.476    24.867    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X34Y69         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[27]/C
                         clock pessimism              0.391    25.258    
                         clock uncertainty           -0.035    25.223    
    SLICE_X34Y69         FDCE (Setup_fdce_C_D)       -0.230    24.993    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[27]
  -------------------------------------------------------------------
                         required time                         24.993    
                         arrival time                         -10.979    
  -------------------------------------------------------------------
                         slack                                 14.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.864%)  route 0.231ns (62.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.551     1.463    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[5]/Q
                         net (fo=39, routed)          0.231     1.835    design_1_i/terminal_vga_0/U0/char_mem_0/W_ADDR[5]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.856     2.015    design_1_i/terminal_vga_0/U0/char_mem_0/clk50MHz
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/CLKARDCLK
                         clock pessimism             -0.501     1.514    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.697    design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.189%)  route 0.284ns (66.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.552     1.464    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X33Y68         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[9]/Q
                         net (fo=60, routed)          0.284     1.889    design_1_i/terminal_vga_0/U0/char_mem_0/W_ADDR[9]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.856     2.015    design_1_i/terminal_vga_0/U0/char_mem_0/clk50MHz
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/CLKARDCLK
                         clock pessimism             -0.481     1.534    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.717    design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/terminal_vga_0/U0/pixel_dly/int_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/terminal_vga_0/U0/pixel_dly/int_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.573     1.485    design_1_i/terminal_vga_0/U0/pixel_dly/clk50MHz
    SLICE_X36Y74         FDRE                                         r  design_1_i/terminal_vga_0/U0/pixel_dly/int_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  design_1_i/terminal_vga_0/U0/pixel_dly/int_reg[0][0]/Q
                         net (fo=1, routed)           0.114     1.739    design_1_i/terminal_vga_0/U0/pixel_dly/int_reg[0][0]
    SLICE_X36Y74         FDRE                                         r  design_1_i/terminal_vga_0/U0/pixel_dly/int_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.840     1.999    design_1_i/terminal_vga_0/U0/pixel_dly/clk50MHz
    SLICE_X36Y74         FDRE                                         r  design_1_i/terminal_vga_0/U0/pixel_dly/int_reg[1][0]/C
                         clock pessimism             -0.514     1.485    
    SLICE_X36Y74         FDRE (Hold_fdre_C_D)         0.070     1.555    design_1_i/terminal_vga_0/U0/pixel_dly/int_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.073%)  route 0.285ns (66.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.551     1.463    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[1]/Q
                         net (fo=28, routed)          0.285     1.889    design_1_i/terminal_vga_0/U0/char_mem_0/W_ADDR[1]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.856     2.015    design_1_i/terminal_vga_0/U0/char_mem_0/clk50MHz
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/CLKARDCLK
                         clock pessimism             -0.501     1.514    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.697    design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.020%)  route 0.286ns (66.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.551     1.463    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X35Y69         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[10]/Q
                         net (fo=62, routed)          0.286     1.890    design_1_i/terminal_vga_0/U0/char_mem_0/W_ADDR[10]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.856     2.015    design_1_i/terminal_vga_0/U0/char_mem_0/clk50MHz
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/CLKARDCLK
                         clock pessimism             -0.501     1.514    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.697    design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.390%)  route 0.323ns (69.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.553     1.465    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X33Y67         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[11]/Q
                         net (fo=17, routed)          0.323     1.929    design_1_i/terminal_vga_0/U0/char_mem_0/W_ADDR[11]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.856     2.015    design_1_i/terminal_vga_0/U0/char_mem_0/clk50MHz
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/CLKARDCLK
                         clock pessimism             -0.481     1.534    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.717    design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.656%)  route 0.309ns (65.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.550     1.462    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X34Y70         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDCE (Prop_fdce_C_Q)         0.164     1.626 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[7]/Q
                         net (fo=63, routed)          0.309     1.935    design_1_i/terminal_vga_0/U0/char_mem_0/W_ADDR[7]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.856     2.015    design_1_i/terminal_vga_0/U0/char_mem_0/clk50MHz
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/CLKARDCLK
                         clock pessimism             -0.501     1.514    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.697    design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.133%)  route 0.327ns (69.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.577     1.489    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X37Y70         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[3]/Q
                         net (fo=39, routed)          0.327     1.957    design_1_i/terminal_vga_0/U0/char_mem_0/W_ADDR[3]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.856     2.015    design_1_i/terminal_vga_0/U0/char_mem_0/clk50MHz
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/CLKARDCLK
                         clock pessimism             -0.481     1.534    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.717    design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/terminal_vga_0/U0/pixel_dly/int_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/terminal_vga_0/U0/pixel_dly/int_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.584%)  route 0.162ns (53.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.573     1.485    design_1_i/terminal_vga_0/U0/pixel_dly/clk50MHz
    SLICE_X36Y75         FDRE                                         r  design_1_i/terminal_vga_0/U0/pixel_dly/int_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  design_1_i/terminal_vga_0/U0/pixel_dly/int_reg[0][2]/Q
                         net (fo=1, routed)           0.162     1.788    design_1_i/terminal_vga_0/U0/pixel_dly/int_reg[0][2]
    SLICE_X36Y75         FDRE                                         r  design_1_i/terminal_vga_0/U0/pixel_dly/int_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.840     1.999    design_1_i/terminal_vga_0/U0/pixel_dly/clk50MHz
    SLICE_X36Y75         FDRE                                         r  design_1_i/terminal_vga_0/U0/pixel_dly/int_reg[1][2]/C
                         clock pessimism             -0.514     1.485    
    SLICE_X36Y75         FDRE (Hold_fdre_C_D)         0.061     1.546    design_1_i/terminal_vga_0/U0/pixel_dly/int_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.164ns (31.483%)  route 0.357ns (68.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.554     1.466    design_1_i/cpu_vga_dbg_0/U0/clk
    SLICE_X32Y66         FDCE                                         r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[6]/Q
                         net (fo=15, routed)          0.357     1.987    design_1_i/terminal_vga_0/U0/char_mem_0/W_ADDR[6]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk50MHz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk50MHz_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.856     2.015    design_1_i/terminal_vga_0/U0/char_mem_0/clk50MHz
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/CLKARDCLK
                         clock pessimism             -0.481     1.534    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.717    design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk50MHz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y14    design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y30    design_1_i/terminal_vga_0/U0/font_rom_0/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y14    design_1_i/terminal_vga_0/U0/char_mem_0/char_ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk50MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X42Y64    design_1_i/terminal_vga_0/U0/freq_div0/counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X42Y64    design_1_i/terminal_vga_0/U0/freq_div0/temporal_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y74    design_1_i/terminal_vga_0/U0/pixel_dly/int_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y74    design_1_i/terminal_vga_0/U0/pixel_dly/int_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y75    design_1_i/terminal_vga_0/U0/pixel_dly/int_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y74    design_1_i/terminal_vga_0/U0/pixel_dly/int_reg[1][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y70    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y69    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y69    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y70    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y70    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y68    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y69    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y68    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y64    design_1_i/terminal_vga_0/U0/freq_div0/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y64    design_1_i/terminal_vga_0/U0/freq_div0/temporal_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y67    design_1_i/cpu_vga_dbg_0/U0/digit_dout_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y70    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y70    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y70    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y70    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[31]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y70    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y70    design_1_i/cpu_vga_dbg_0/U0/term_pos_reg_rep[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y64    design_1_i/terminal_vga_0/U0/freq_div0/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y64    design_1_i/terminal_vga_0/U0/freq_div0/temporal_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y74    design_1_i/terminal_vga_0/U0/pixel_dly/int_reg[0][0]/C



