<root><simulation><result_generated_time />2023-05-17 19:02:23<layer><layer_spec />{'B': 1, 'K': 64, 'C': 64, 'OY': 56, 'OX': 56, 'IY': 56, 'IX': 56, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />12845056<total_data_size_element />{'W': 4096, 'I': 200704, 'O': 200704}<total_data_reuse />{'W': 3136, 'I': 64.0, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_2', 'OY_15']}, {'Row': ['C_8', 'K_2', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [64, 1, 1], 'O': [512, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 8)], [('OY', 4)]], [[('K', 4)], [('C', 2), ('K', 4)]], [], []]<I />[[[('K', 4)], [('K', 4)]], [[('OY', 8)], [('C', 2), ('OY', 4)]], [], []]<O />[[[], [('C', 2)]], [[('K', 4), ('OY', 8)], [('K', 4), ('OY', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('OX', 2)], [('C', 4), ('C', 8), ('K', 2), ('OX', 28), ('OY', 2)], []]<I />[[('K', 2), ('OX', 2), ('C', 4), ('C', 8), ('K', 2)], [('OX', 28), ('OY', 2)], []]<O />[[('K', 2), ('OX', 2), ('C', 4), ('C', 8)], [('K', 2), ('OX', 28), ('OY', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [32.0, 2, 56, 1], 'I': [16.0, 4.0, 1.0, 1.0], 'O': [2.0, 32, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 32768, 32768], 'I': [512, 1835008, 1835008], 'O': [32, 1835008, 1835008], 'O_partial': [32, 0, 0], 'O_final': [0, 1835008, 1835008]}<actual_mem_utilization_individual />{'W': [0.03, 0.0, 0.0], 'I': [1.0, 0.05, 0.0], 'O': [0.06, 0.05, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.11, 0.0], 'I': [1.0, 0.11, 0.0], 'O': [0.06, 0.11, 0.0]}<effective_mem_size_bit />{'W': [16, 32768, 32768], 'I': [512, 1835008, 1835008], 'O': [32, 917504, 1835008], 'O_partial': [32, 0, 0], 'O_final': [0, 917504, 1835008]}<total_unit_count />{'W': [1024, 32, 1, 1], 'I': [1024, 64, 1, 1], 'O': [1024, 512, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [64, 64, 1, 1], 'O': [512, 512, 1, 1]}<duplicate_unit_count />{'W': [32.0, 1.0, 1.0, 1.0], 'I': [16.0, 1.0, 1.0, 1.0], 'O': [2.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[458752, 229376], [229376, 4096], [4096, 0]]<I />[[401408, 200704], [200704, 200704], [200704, 0]]<O />[[(6221824, 6422528), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]<O_partial />[[(6221824, 6422528), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[57344, 28672], [3584, 64], [16, 0]]<I />[[50176, 25088], [3136, 3136], [784, 0]]<O />[[(777728, 802816), (25088, 0)], [(0, 3136), (3136, 0)], [(0, 784), (0, 0)]]<O_partial />[([777728, 802816], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [25088, 0]), ([0, 3136], [3136, 0]), ([0, 784], [0, 0])]</mem_access_count_word><mac_count><active />12845056<idle />0</mac_count></basic_info><energy><total_energy />28083646.5<mem_energy_breakdown><W />[29.7, 383.3, 21.3]<I />[26.0, 621.5, 1044.2]<O />[562.4, 621.5, 1044.2]</mem_energy_breakdown><MAC_energy><active_MAC />28079292.4<idle_MAC />0.0<total />28079292.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7971<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.7971<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />17985<latency_cycle_without_data_loading />14336<ideal_computing_cycle />14336<data_loading><load_cycle_total />3649<load_cycle_individual />{'W': [1, 64, 0], 'I': [64, 3584, 0]}<load_cycle_combined />{'W': 64, 'I': 3584}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-14335], [-14332, -10749], [-14336, -14336]], 'I': [[-14335], [-6600, -3520], [-14336, -14336]], 'O': [[-14336], [-14336, -10752], [-10752, -13440]]}<mem_stall_cycle_shared />{'W': [[-14335], [-14332, 0], [0, 0]], 'I': [[-14335], [-6600, 0], [0, 0]], 'O': [[-14336], [-14336, -10752], [-10752, -13440]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 32768, 32768], 'I': [512, 1835008, 1835008], 'O': [32, 1835008, 1835008], 'O_partial': [32, 0, 0], 'O_final': [0, 1835008, 1835008]}<data_size_each_level_total />{'W': [512, 32768, 32768], 'I': [32768, 1835008, 1835008], 'O': [16384, 1835008, 1835008]}<loop_cycles_each_level />{'W': [4, 14336, 14336], 'I': [256, 14336, 14336], 'O': [128, 14336, 14336]}<top_ir_loop_size />{'W': [2, 56, 1], 'I': [2, 1, 1], 'O': [32, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 4.0], [128.0, 2.3], [2.3, 2.3]], 'I': [[8.0, 2.0], [128.0, 128.0], [128.0, 128.0]], 'O': [[8.0, 0.2], [128.0, 128.0], [128.0, 128.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [256.0, 128.0], [128.0, 2.3]], 'I': [[8.0, 4.0], [256.0, 128.0], [128.0, 128.0]], 'O': [[8.0, 8.0], [4096.0, 128.0], [128.0, 128.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 4.0], [128.0, 2.3], [2.3, 0]], 'I': [[8.0, 4.0], [256.0, 128.0], [128.0, 0]], 'O': [[8.0, 0.2], [128.0, 128.0], [128.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 4.0], [512.0, 258.3], [130.3, 128.0]], 'I': [[8.0, 4.0], [512.0, 258.3], [130.3, 128.0]], 'O': [[8.0, 0.2], [512.0, 258.3], [130.3, 128.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 14336], [4, 4, 3584], [14336, 14336, 1]], 'I': [[1, 1, 14336], [128, 256, 56], [14336, 14336, 1]], 'O': [[1, 1, 14336], [128, 128, 112], [14336, 14336, 1]]}<trans_time_real />{'W': [[0, 1, 14336], [[0, 4, 3584], [1, 4, 3584]], [[64, 14336, 1], [16, 14336, 1]]], 'I': [[0, 1, 14336], [[8, 256, 56], [64, 256, 56]], [[3584, 14336, 1], [896, 14336, 1]]], 'O': [[0, 1, 14336], [[0, 128, 112], [32, 128, 112]], [[3584, 14336, 1], [896, 14336, 1]]]}<single_stall_cycle />{'W': [[-1], [-4, -3], [-14272, -14320]], 'I': [[-1], [-120, -64], [-10752, -13440]], 'O': [[-1], [-128, -96], [-10752, -13440]]}<single_stall_count />{'W': [14335, 3583, 0], 'I': [14335, 55, 0], 'O': [14336, 112, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [3584, 0]}, 1: {'W': [3583, 0], 'I': [3520, 0], 'O': [3584, 3584]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-14336, -14336], [-10752, -14336]], 1: [[-7233, -14336], [-10752, -10752]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.7<mem_area_percentage />100.0 %</area></results><elapsed_time_second />2</simulation></root>