# AG Report mp_ooo_comp 2025-05-09T23:59:59-05:00 ddl 0
Report generated at 2025-05-11T16:04:31-05:00, using commit ``af4ba20f31ad11808de72ba201c5156f2c63105c``

Autograder Run ID: ```cc1191d1-4fa1-4ab2-a51e-dc3c6d14bdc2```

Autograder Job ID: ```c23238da-70cb-490c-9c1c-6ceb064eda21```

|Tests|Result|IPC|Delay (μs)|Power (mW)|PD<sup>4</sup>|
|---|---|--:|--:|--:|--:|
|SRAM|✅|
|compile|✅|
|synth|✅|
|Area (µm<sup>2</sup>)|```281018```|
|f<sub>max</sub> (MHz)|```666.67```|
|lint|✅|
|coremark|✅|```0.7036```|```621.60```|```56.938```|```8.50```|
|aes_sha|✅|```0.4218```|```2759.50```|```56.083```|```3252.01```|
|cnn|✅|```0.5131```|```3944.88```|```56.631```|```13714.86```|
|compression|✅|```1.0897```|```591.94```|```56.205```|```6.90```|
|fft|✅|```1.0424```|```1670.75```|```58.105```|```452.75```|
|graph|✅|```0.7827```|```459.98```|```54.527```|```2.44```|
|mergesort|✅|```0.7796```|```927.16```|```58.879```|```43.51```|
|physics|✅|```0.7771```|```1154.23```|```57.998```|```102.94```|
|raytracing|✅|```0.8672```|```1307.27```|```55.157```|```161.09```|
|sudoku|✅|```0.5324```|```318.48```|```56.295```|```0.58```|
|Geometric Mean|||||```64.30```|

### Logs
<details><summary>SRAM ✅</summary> 

 ``` 
 make clean
make[1]: Entering directory '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram'
rm -rf output
mkdir output
touch output/.gitkeep
make[1]: Leaving directory '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram'
python3 sram.py
sync
make -j1 
make[1]: Entering directory '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram'
make clean
make[2]: Entering directory '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram'
rm -rf output
mkdir output
touch output/.gitkeep
make[2]: Leaving directory '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram'
python3 sram.py
sync
make -j1 mp_cache_tag_array gshare_data_array mp_cache_data_array
make[2]: Entering directory '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram'
source /srv/ece411ag/OpenRAM/miniconda/bin/activate ;\
python3 /srv/ece411ag/OpenRAM/compiler/../sram_compiler.py /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.py
|==============================================================================|
|=========                      OpenRAM v1.2.48                       =========|
|=========                                                            =========|
|=========               VLSI Design and Automation Lab               =========|
|=========        Computer Science and Engineering Department         =========|
|=========            University of California Santa Cruz             =========|
|=========                                                            =========|
|=========          Usage help: openram-user-group@ucsc.edu           =========|
|=========        Development help: openram-dev-group@ucsc.edu        =========|
|=========                See LICENSE for license info                =========|
|==============================================================================|
** Start: 05/11/2025 16:05:25
Technology: freepdk45
Total size: 368 bits
Word size: 23
Words: 16
Banks: 1
RW ports: 1
R-only ports: 0
W-only ports: 0
Design supply routing skipped. Supplies will have multiple must-connect pins. (route_supplies=True to enable supply routing).
DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
Only generating nominal corner timing.
Words per row: None
Output files are: 
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.lvs
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.sp
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.v
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.lib
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.py
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.html
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.log
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.lef
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.gds
** Submodules: 1.3 seconds
** Placement: 0.0 seconds
** Routing: 0.0 seconds
** Verification: 0.0 seconds
** SRAM creation: 1.4 seconds
SP: Writing to /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.sp
** Spice writing: 0.1 seconds
DELAY: Writing stimulus...
** DELAY: 0.2 seconds
GDS: Writing to /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.gds
** GDS: 0.7 seconds
LEF: Writing to /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.lef
** LEF: 0.0 seconds
LVS: Writing to /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.lvs.sp
** LVS writing: 0.0 seconds
LIB: Characterizing... 
** Characterization: 0.2 seconds
Config: Writing to /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.py
** Config: 0.0 seconds
Datasheet: Writing to /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.html
** Datasheet: 0.0 seconds
Verilog: Writing to /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.v
** Verilog: 0.0 seconds
Extended Config: Writing to /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_extended.py
** Extended Config: 0.0 seconds
** End: 2.8 seconds
sed -i -E 's/falling_edge/rising_edge/g' /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C.lib
source /srv/ece411ag/OpenRAM/miniconda/bin/activate ;\
python3 /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/area.py /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.gds > /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array.area.txt
cat ./output/mp_cache_tag_array/mp_cache_tag_array.area.txt | xargs -I {} sed -i -E 's/area : .*/area : {}/g' output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C.lib
cd /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array ;\
lc_shell -x 'read_lib /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C.lib; write_lib mp_cache_tag_array_TT_1p0V_25C_lib; exit' ;\
rm -f lc*.log lc*.txt

                             Library Compiler (TM)
                                 DesignWare (R)

                  Version W-2024.09 for linux64 - Aug 26, 2024
  This release has significant feature enhancements. Please review the Release
                       Notes associated with this release.

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
 
Initializing...
Reading '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C.lib' ...
Warning: Line 1, The 'internal_power_calculation' attribute in char_config group is required for NLPM library. 
	No default can be applied to this attribute. (LBDB-366)
Information: Line 74, Cell 'mp_cache_tag_array', The cell 'mp_cache_tag_array' contiains memory/memory_read/memory_write groups which are deprecated, use the is_memory_cell attribute instead. (LIBG-280)
Technology library 'mp_cache_tag_array_TT_1p0V_25C_lib' read successfully
Wrote the 'mp_cache_tag_array_TT_1p0V_25C_lib' library to 'mp_cache_tag_array_TT_1p0V_25C_lib.db' successfully
Maximum memory usage for this session: 93.18 MB
CPU usage for this session:      2 seconds (  0.00 hours)
Elapsed time for this session:      2 seconds (  0.00 hours)
Thank you for using Library Compiler.

Thank you...
source /srv/ece411ag/OpenRAM/miniconda/bin/activate ;\
python3 /srv/ece411ag/OpenRAM/compiler/../sram_compiler.py /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array.py
|==============================================================================|
|=========                      OpenRAM v1.2.48                       =========|
|=========                                                            =========|
|=========               VLSI Design and Automation Lab               =========|
|=========        Computer Science and Engineering Department         =========|
|=========            University of California Santa Cruz             =========|
|=========                                                            =========|
|=========          Usage help: openram-user-group@ucsc.edu           =========|
|=========        Development help: openram-dev-group@ucsc.edu        =========|
|=========                See LICENSE for license info                =========|
|==============================================================================|
** Start: 05/11/2025 16:05:33
Technology: freepdk45
Total size: 1024 bits
Word size: 16
Words: 64
Banks: 1
Write size: 2
RW ports: 2
R-only ports: 0
W-only ports: 0
Design supply routing skipped. Supplies will have multiple must-connect pins. (route_supplies=True to enable supply routing).
DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
Only generating nominal corner timing.
Words per row: None
Output files are: 
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array.lvs
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array.sp
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array.v
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array.lib
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array.py
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array.html
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array.log
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array.lef
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array.gds
** Submodules: 2.2 seconds
** Placement: 0.0 seconds
** Routing: 0.0 seconds
** Verification: 0.0 seconds
** SRAM creation: 2.2 seconds
SP: Writing to /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array.sp
** Spice writing: 0.1 seconds
DELAY: Writing stimulus...
** DELAY: 0.3 seconds
GDS: Writing to /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array.gds
** GDS: 0.8 seconds
LEF: Writing to /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array.lef
** LEF: 0.0 seconds
LVS: Writing to /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array.lvs.sp
** LVS writing: 0.1 seconds
LIB: Characterizing... 
WARNING: file elmore.py: line 45: In analytical mode, all ports have the timing of the first read port.
** Characterization: 0.3 seconds
Config: Writing to /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array.py
** Config: 0.0 seconds
Datasheet: Writing to /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array.html
** Datasheet: 0.0 seconds
Verilog: Writing to /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array.v
** Verilog: 0.0 seconds
Extended Config: Writing to /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_extended.py
** Extended Config: 0.0 seconds
** End: 3.9 seconds
sed -i -E 's/falling_edge/rising_edge/g' /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C.lib
source /srv/ece411ag/OpenRAM/miniconda/bin/activate ;\
python3 /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/area.py /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array.gds > /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array.area.txt
cat ./output/gshare_data_array/gshare_data_array.area.txt | xargs -I {} sed -i -E 's/area : .*/area : {}/g' output/gshare_data_array/gshare_data_array_TT_1p0V_25C.lib
cd /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array ;\
lc_shell -x 'read_lib /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C.lib; write_lib gshare_data_array_TT_1p0V_25C_lib; exit' ;\
rm -f lc*.log lc*.txt

                             Library Compiler (TM)
                                 DesignWare (R)

                  Version W-2024.09 for linux64 - Aug 26, 2024
  This release has significant feature enhancements. Please review the Release
                       Notes associated with this release.

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
 
Initializing...
Reading '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C.lib' ...
Warning: Line 1, The 'internal_power_calculation' attribute in char_config group is required for NLPM library. 
	No default can be applied to this attribute. (LBDB-366)
Information: Line 82, Cell 'gshare_data_array', The cell 'gshare_data_array' contiains memory/memory_read/memory_write groups which are deprecated, use the is_memory_cell attribute instead. (LIBG-280)
Technology library 'gshare_data_array_TT_1p0V_25C_lib' read successfully
Wrote the 'gshare_data_array_TT_1p0V_25C_lib' library to 'gshare_data_array_TT_1p0V_25C_lib.db' successfully
Maximum memory usage for this session: 93.17 MB
CPU usage for this session:      2 seconds (  0.00 hours)
Elapsed time for this session:      2 seconds (  0.00 hours)
Thank you for using Library Compiler.

Thank you...
source /srv/ece411ag/OpenRAM/miniconda/bin/activate ;\
python3 /srv/ece411ag/OpenRAM/compiler/../sram_compiler.py /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array.py
|==============================================================================|
|=========                      OpenRAM v1.2.48                       =========|
|=========                                                            =========|
|=========               VLSI Design and Automation Lab               =========|
|=========        Computer Science and Engineering Department         =========|
|=========            University of California Santa Cruz             =========|
|=========                                                            =========|
|=========          Usage help: openram-user-group@ucsc.edu           =========|
|=========        Development help: openram-dev-group@ucsc.edu        =========|
|=========                See LICENSE for license info                =========|
|==============================================================================|
** Start: 05/11/2025 16:05:42
Technology: freepdk45
Total size: 4096 bits
Word size: 256
Words: 16
Banks: 1
Write size: 8
RW ports: 1
R-only ports: 0
W-only ports: 0
Design supply routing skipped. Supplies will have multiple must-connect pins. (route_supplies=True to enable supply routing).
DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
Only generating nominal corner timing.
Words per row: None
Output files are: 
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array.lvs
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array.sp
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array.v
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array.lib
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array.py
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array.html
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array.log
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array.lef
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array.gds
** Submodules: 14.0 seconds
** Placement: 1.6 seconds
** Routing: 0.0 seconds
** Verification: 0.0 seconds
** SRAM creation: 15.7 seconds
SP: Writing to /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array.sp
** Spice writing: 0.8 seconds
DELAY: Writing stimulus...
** DELAY: 0.9 seconds
GDS: Writing to /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array.gds
** GDS: 3.1 seconds
LEF: Writing to /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array.lef
** LEF: 0.0 seconds
LVS: Writing to /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array.lvs.sp
** LVS writing: 0.1 seconds
LIB: Characterizing... 
** Characterization: 0.8 seconds
Config: Writing to /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array.py
** Config: 0.0 seconds
Datasheet: Writing to /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array.html
** Datasheet: 0.0 seconds
Verilog: Writing to /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array.v
** Verilog: 0.0 seconds
Extended Config: Writing to /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_extended.py
** Extended Config: 0.0 seconds
** End: 21.7 seconds
sed -i -E 's/falling_edge/rising_edge/g' /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C.lib
source /srv/ece411ag/OpenRAM/miniconda/bin/activate ;\
python3 /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/area.py /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array.gds > /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array.area.txt
cat ./output/mp_cache_data_array/mp_cache_data_array.area.txt | xargs -I {} sed -i -E 's/area : .*/area : {}/g' output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C.lib
cd /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array ;\
lc_shell -x 'read_lib /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C.lib; write_lib mp_cache_data_array_TT_1p0V_25C_lib; exit' ;\
rm -f lc*.log lc*.txt

                             Library Compiler (TM)
                                 DesignWare (R)

                  Version W-2024.09 for linux64 - Aug 26, 2024
  This release has significant feature enhancements. Please review the Release
                       Notes associated with this release.

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
 
Initializing...
Reading '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C.lib' ...
Warning: Line 1, The 'internal_power_calculation' attribute in char_config group is required for NLPM library. 
	No default can be applied to this attribute. (LBDB-366)
Information: Line 82, Cell 'mp_cache_data_array', The cell 'mp_cache_data_array' contiains memory/memory_read/memory_write groups which are deprecated, use the is_memory_cell attribute instead. (LIBG-280)
Technology library 'mp_cache_data_array_TT_1p0V_25C_lib' read successfully
Wrote the 'mp_cache_data_array_TT_1p0V_25C_lib' library to 'mp_cache_data_array_TT_1p0V_25C_lib.db' successfully
Maximum memory usage for this session: 93.18 MB
CPU usage for this session:      1 seconds (  0.00 hours)
Elapsed time for this session:      2 seconds (  0.00 hours)
Thank you for using Library Compiler.

Thank you...
make[2]: Leaving directory '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram'
make[1]: Leaving directory '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram'
 
 ``` 

 </details> 
<details><summary>compile ✅</summary> 

 ``` 
 1500
1
mkdir -p vcs
python3 ../bin/rvfi_reference.py 8 +define+ECE411_NO_FLOAT
cd vcs && vcs /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../pkg/types.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/alu.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/branch_station.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/cache_adapter.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/sp_ff_array.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/cache_arbiter.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/reorder.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/icache.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/arithmetic_station.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/dcache.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/fetch.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/cdb_arbiter.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/queue.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/decode_dispatch.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/memory_station.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/mul_div_station.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/cpu.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/gshare_predictor.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/regfile.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hvl/common/rvfimon.v /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hvl/common/monitor.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hvl/common/mon_itf.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hvl/common/mem_itf.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hvl/common/spike.so /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hvl/common/dram_w_burst_frfcfs_controller.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hvl/vcs/top_tb.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../sram/output/mp_cache_tag_array/mp_cache_tag_array.v /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../sram/output/mp_cache_data_array/mp_cache_data_array.v /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../sram/output/gshare_data_array/gshare_data_array.v /software/Synopsys-2024_x86_64/icc/W-2024.09/dw/sim_ver/DW_div_pipe.v /software/Synopsys-2024_x86_64/icc/W-2024.09/dw/sim_ver/DW_div.v /software/Synopsys-2024_x86_64/icc/W-2024.09/dw/sim_ver/DW_mult_seq.v /software/Synopsys-2024_x86_64/icc/W-2024.09/dw/sim_ver/DW02_mult.v +incdir+/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hvl/common  +define+ECE411_NO_FLOAT +define+DW_SUPPRESS_WARN +incdir+/software/Synopsys-2024_x86_64/icc/W-2024.09/dw/sim_ver +incdir+/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hvl/vcs -licqueue -full64 -lca -sverilog -timescale=1ps/1ps -debug_acc+all -kdb -suppress=LCA_FEATURES_ENABLED -msg_config=../vcs_warn.config -xprop=../xprop.config -xprop=flowctrl -assert svaext -l compile.log -top top_tb -o top_tb
                         Chronologic VCS (TM)
         Version W-2024.09_Full64 -- Sun May 11 16:06:13 2025

                    Copyright (c) 1991 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Reading Config file '../xprop.config'
Parsing design file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../pkg/types.sv'
Parsing design file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/alu.sv'
Parsing design file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/branch_station.sv'
Parsing design file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/cache_adapter.sv'
Parsing design file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/sp_ff_array.sv'
Parsing design file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/cache_arbiter.sv'
Parsing design file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/reorder.sv'
Parsing design file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/icache.sv'
Parsing design file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/arithmetic_station.sv'
Parsing design file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/dcache.sv'
Parsing design file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/fetch.sv'
Parsing design file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/cdb_arbiter.sv'
Parsing design file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/queue.sv'
Parsing design file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/decode_dispatch.sv'
Parsing design file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/memory_station.sv'
Parsing design file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/mul_div_station.sv'
Parsing design file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/cpu.sv'
Parsing design file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/gshare_predictor.sv'
Parsing design file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/regfile.sv'
Parsing design file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hvl/common/rvfimon.v'
Parsing design file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hvl/common/monitor.sv'
Parsing design file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hvl/common/mon_itf.sv'
Parsing design file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hvl/common/mem_itf.sv'
Parsing design file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hvl/common/dram_w_burst_frfcfs_controller.sv'
Parsing design file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hvl/vcs/top_tb.sv'
Parsing included file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hvl/common/top_tb.svh'.
Parsing included file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hvl/common/rvfi_reference.svh'.
Back to file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hvl/common/top_tb.svh'.
Back to file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hvl/vcs/top_tb.sv'.
Parsing design file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../sram/output/mp_cache_tag_array/mp_cache_tag_array.v'
Parsing design file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../sram/output/mp_cache_data_array/mp_cache_data_array.v'
Parsing design file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../sram/output/gshare_data_array/gshare_data_array.v'
Parsing design file '/software/Synopsys-2024_x86_64/icc/W-2024.09/dw/sim_ver/DW_div_pipe.v'
Parsing design file '/software/Synopsys-2024_x86_64/icc/W-2024.09/dw/sim_ver/DW_div.v'
Parsing included file '/software/Synopsys-2024_x86_64/icc/W-2024.09/dw/sim_ver/DW_div_function.inc'.
Back to file '/software/Synopsys-2024_x86_64/icc/W-2024.09/dw/sim_ver/DW_div.v'.
Parsing design file '/software/Synopsys-2024_x86_64/icc/W-2024.09/dw/sim_ver/DW_mult_seq.v'
Parsing design file '/software/Synopsys-2024_x86_64/icc/W-2024.09/dw/sim_ver/DW02_mult.v'
Top Level Modules:
       top_tb
TimeScale is 1 ps / 1 ps
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
77 modules and 0 UDP read.
recompiling package rv32cpu_type
recompiling module alu32
recompiling module branch_station
recompiling module cache_adapter
recompiling module sp_ff_array
recompiling module cache_arbiter
recompiling module reorder
recompiling module icache
recompiling module arithmetic_station
recompiling module dcache
recompiling module fetch
recompiling module cdb_arbiter
recompiling module instruction_queue
recompiling module decode_dispatch
recompiling module memory_station
recompiling module multiply_divide_station
recompiling module cpu
recompiling module gshare_predictor
recompiling module regfile
recompiling module riscv_formal_monitor_rv32imc
recompiling module riscv_formal_monitor_rv32imc_rob
recompiling module riscv_formal_monitor_rv32imc_isa_spec
recompiling module riscv_formal_monitor_rv32imc_insn_c_jr
recompiling module riscv_formal_monitor_rv32imc_insn_c_li
recompiling module riscv_formal_monitor_rv32imc_insn_c_lui
recompiling module riscv_formal_monitor_rv32imc_insn_c_lw
recompiling module riscv_formal_monitor_rv32imc_insn_c_lwsp
recompiling module riscv_formal_monitor_rv32imc_insn_c_mv
recompiling module riscv_formal_monitor_rv32imc_insn_c_or
recompiling module riscv_formal_monitor_rv32imc_insn_c_slli
recompiling module riscv_formal_monitor_rv32imc_insn_c_srai
recompiling module riscv_formal_monitor_rv32imc_insn_c_srli
recompiling module riscv_formal_monitor_rv32imc_insn_c_sub
recompiling module riscv_formal_monitor_rv32imc_insn_c_sw
recompiling module riscv_formal_monitor_rv32imc_insn_c_swsp
recompiling module riscv_formal_monitor_rv32imc_insn_c_xor
recompiling module riscv_formal_monitor_rv32imc_insn_divu
recompiling module riscv_formal_monitor_rv32imc_insn_jal
recompiling module riscv_formal_monitor_rv32imc_insn_jalr
recompiling module riscv_formal_monitor_rv32imc_insn_lb
recompiling module riscv_formal_monitor_rv32imc_insn_lbu
recompiling module riscv_formal_monitor_rv32imc_insn_lh
recompiling module riscv_formal_monitor_rv32imc_insn_lhu
recompiling module riscv_formal_monitor_rv32imc_insn_lui
recompiling module riscv_formal_monitor_rv32imc_insn_lw
recompiling module riscv_formal_monitor_rv32imc_insn_mul
recompiling module riscv_formal_monitor_rv32imc_insn_mulh
recompiling module riscv_formal_monitor_rv32imc_insn_mulhsu
recompiling module riscv_formal_monitor_rv32imc_insn_mulhu
recompiling module riscv_formal_monitor_rv32imc_insn_or
50 of 77 modules done
recompiling module riscv_formal_monitor_rv32imc_insn_ori
recompiling module riscv_formal_monitor_rv32imc_insn_remu
recompiling module riscv_formal_monitor_rv32imc_insn_sb
recompiling module riscv_formal_monitor_rv32imc_insn_sh
recompiling module riscv_formal_monitor_rv32imc_insn_sll
recompiling module riscv_formal_monitor_rv32imc_insn_slli
recompiling module riscv_formal_monitor_rv32imc_insn_slt
recompiling module riscv_formal_monitor_rv32imc_insn_slti
recompiling module riscv_formal_monitor_rv32imc_insn_sltiu
recompiling module riscv_formal_monitor_rv32imc_insn_sltu
recompiling module riscv_formal_monitor_rv32imc_insn_sra
recompiling module riscv_formal_monitor_rv32imc_insn_srai
recompiling module riscv_formal_monitor_rv32imc_insn_srl
recompiling module riscv_formal_monitor_rv32imc_insn_srli
recompiling module riscv_formal_monitor_rv32imc_insn_sub
recompiling module riscv_formal_monitor_rv32imc_insn_sw
recompiling module riscv_formal_monitor_rv32imc_insn_xor
recompiling module riscv_formal_monitor_rv32imc_insn_xori
recompiling module monitor
recompiling module mon_itf
recompiling module mem_itf_banked
recompiling module top_tb
recompiling module mp_cache_tag_array
recompiling module mp_cache_data_array
recompiling module DW_div_pipe
recompiling module DW_div
recompiling module DW_mult_seq
All of 77 modules done
make[1]: Entering directory '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/vcs/csrc'
make[1]: Leaving directory '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/vcs/csrc'
make[1]: Entering directory '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/vcs/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../top_tb ]; then chmod a-x ../top_tb; fi
g++  -o ../top_tb      -rdynamic  -Wl,-rpath='$ORIGIN'/top_tb.daidir -Wl,-rpath=./top_tb.daidir -Wl,-rpath=/software/Synopsys-2024_x86_64/vcs/W-2024.09/linux64/lib -L/software/Synopsys-2024_x86_64/vcs/W-2024.09/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _91456_archive_1.so   SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs spike.so    -lvcsnew -lsimprofile -luclinative /software/Synopsys-2024_x86_64/vcs/W-2024.09/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive       ./../top_tb.daidir/vc_hdrs.o  _vcs_pli_stub_.o   /software/Synopsys-2024_x86_64/vcs/W-2024.09/linux64/lib/vcs_save_restore_new.o /software/Synopsys-2024_x86_64/verdi/W-2024.09/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../top_tb up to date
make[1]: Leaving directory '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/vcs/csrc'
CPU time: 6.816 seconds to compile + .769 seconds to elab + .774 seconds to link
Verdi KDB elaboration done and the database successfully generated
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/alu.sv:12 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/branch_station.sv:~37 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/branch_station.sv:~62 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/branch_station.sv:67 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/branch_station.sv:79 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/cache_adapter.sv:28 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/sp_ff_array.sv:22 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/sp_ff_array.sv:36 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/cache_arbiter.sv:41 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/reorder.sv:55 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/reorder.sv:177 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/reorder.sv:223 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/reorder.sv:290 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/fetch.sv:32 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/fetch.sv:80 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/fetch.sv:91 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/fetch.sv:104 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/fetch.sv:122 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/fetch.sv:145 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/fetch.sv:150 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/cdb_arbiter.sv:67 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/queue.sv:37 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/decode_dispatch.sv:93 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/memory_station.sv:73 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/memory_station.sv:80 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/memory_station.sv:86 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/memory_station.sv:95 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/memory_station.sv:98 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/memory_station.sv:102 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/memory_station.sv:~109 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/memory_station.sv:~117 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/memory_station.sv:122 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/memory_station.sv:130 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/memory_station.sv:139 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/memory_station.sv:148 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/mul_div_station.sv:87 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/mul_div_station.sv:~124 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/mul_div_station.sv:~153 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/mul_div_station.sv:~158 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/mul_div_station.sv:~186 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/mul_div_station.sv:192 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/mul_div_station.sv:204 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/gshare_predictor.sv:65 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/gshare_predictor.sv:88 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/regfile.sv:38 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/regfile.sv:102 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/regfile.sv:137 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/regfile.sv:173 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../sram/output/mp_cache_tag_array/mp_cache_tag_array.v:38 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../sram/output/mp_cache_tag_array/mp_cache_tag_array.v:48 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../sram/output/mp_cache_data_array/mp_cache_data_array.v:42 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../sram/output/mp_cache_data_array/mp_cache_data_array.v:53 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../sram/output/gshare_data_array/gshare_data_array.v:51 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../sram/output/gshare_data_array/gshare_data_array.v:68 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../sram/output/gshare_data_array/gshare_data_array.v:79 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../sram/output/gshare_data_array/gshare_data_array.v:106 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/icache.sv:114 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/icache.sv:207 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/dcache.sv:126 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/dcache.sv:277 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/arithmetic_station.sv:68 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/arithmetic_station.sv:81 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/arithmetic_station.sv:96 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/arithmetic_station.sv:109 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/arithmetic_station.sv:124 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/arithmetic_station.sv:137 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/arithmetic_station.sv:151 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/arithmetic_station.sv:166 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/arithmetic_station.sv:195 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/arithmetic_station.sv:207 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/sp_ff_array.sv:22 YES
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hdl/sp_ff_array.sv:36 YES
==================================================
X P R O P   S T A T I S T I C S
instrumentable assignments:    1216
instrumented assignments:      1216
instrumentation success rate:  100%
[0;32mCompile Successful [0m
 
 ``` 

 </details> 
<details><summary>synth ✅</summary> 

 ``` 
 1500
0
compile_ultra -gate_clock -retime
compile_ultra -incremental -gate_clock -retime
9
rm -f  *.log
rm -f  default.svf
rm -rf work
rm -rf reports
rm -rf outputs
make outputs/synth.ddc
make[1]: Entering directory '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth'
mkdir -p reports outputs
export ECE411_CLOCK_PERIOD_PS=1500 ;\
export ECE411_MIN_POWER=0 ;\
export ECE411_COMPILE_CMD="compile_ultra -gate_clock -retime" ;\
export ECE411_COMPILE_CMD_INC="compile_ultra -incremental -gate_clock -retime" ;\
export ECE411_COMPILE_ITER="9" ;\
export ECE411_DC_CORES=4 ;\
dc_shell -f synthesis.tcl |& tee reports/synthesis.log
Information: License queuing is enabled. (DCSH-18)

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version W-2024.09 for linux64 - Aug 27, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Sun May 11 16:06:28 2025
Hostname:           9a9315923d99
CPU Model:          Intel(R) Xeon(R) Gold 6330 CPU @ 2.00GHz
CPU Details:        Cores = 1 : Sockets = 1 : Cache Size = 43008 KB : Freq = 2.00 GHz
OS:                 Linux 4.18.0-553.32.1.el8_10.x86_64
RAM:                250 GB (Free 203 GB)
Swap:                 3 GB (Free   3 GB)
Work Filesystem:    /srv/tmp mounted to exodus.csl.illinois.edu:/home/zaizhou3/scratch/ece411ag
Tmp Filesystem:     /tmp mounted to tmpfs
Work Disk:          510 GB (Free 509 GB)
Tmp Disk:           125 GB (Free 125 GB)

CPU Load: 1016%, Ram Free: 203 GB, Swap Free: 3 GB, Work Disk Free: 509 GB, Tmp Disk Free: 125 GB
source dc_warn.tcl
if {[getenv ECE411_MIN_POWER] eq "1"} {
   set power_enable_minpower true
}
set hdlin_ff_always_sync_set_reset true
true
set hdlin_ff_always_async_set_reset true
true
set hdlin_infer_multibit default_all
default_all
set hdlin_check_no_latch true
true
set hdlin_while_loop_iterations 2000000000
2000000000
set_host_options -max_cores [getenv ECE411_DC_CORES]
1
set_app_var report_default_significant_digits 6
6
set design_toplevel [getenv DESIGN_TOP]
cpu
define_design_lib WORK -path ./work
1
set alib_library_analysis_path [getenv STD_CELL_ALIB]
/srv/ece411ag/freepdk-45nm/alib
set symbol_library [list generic.sdb]
generic.sdb
set synthetic_library [list dw_foundation.sldb]
dw_foundation.sldb
set target_library [getenv STD_CELL_LIB]
/srv/ece411ag/freepdk-45nm/stdcells.db
set sram_library [getenv SRAM_LIB]
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db
if {$sram_library eq ""} {
   set link_library [list "*" $target_library $synthetic_library]
} else {
   set link_library [list "*" $target_library $synthetic_library $sram_library]
}
* /srv/ece411ag/freepdk-45nm/stdcells.db dw_foundation.sldb {/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db}
get_license DC-Ultra-Features
1
get_license DC-Ultra-Opt
1
set pkg_src [getenv PKG_SRCS]
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../pkg/types.sv
if {$pkg_src ne ""} {
   analyze -library WORK -format sverilog $pkg_src
}
Running PRESTO HDLC
Compiling source file /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../pkg/types.sv
Presto compilation completed successfully.
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/software/Synopsys-2024_x86_64/syn/W-2024.09/libraries/syn/dw_foundation.sldb'
1
set modules [split [getenv HDL_SRCS] " "]
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/alu.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/branch_station.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/cache_adapter.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/sp_ff_array.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/cache_arbiter.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/reorder.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/icache.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/arithmetic_station.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/dcache.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/fetch.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/cdb_arbiter.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/queue.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/decode_dispatch.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/memory_station.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/mul_div_station.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/cpu.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/gshare_predictor.sv /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/regfile.sv
foreach module $modules {
   analyze -library WORK -format sverilog "${module}"
}
Running PRESTO HDLC
Compiling source file /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/alu.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/branch_station.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/cache_adapter.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/sp_ff_array.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/cache_arbiter.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/reorder.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/icache.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/arithmetic_station.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/dcache.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/fetch.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/cdb_arbiter.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/queue.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/decode_dispatch.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/memory_station.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/mul_div_station.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/cpu.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/gshare_predictor.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/regfile.sv
Presto compilation completed successfully.
elaborate $design_toplevel
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db'
Loading db file '/software/Synopsys-2024_x86_64/syn/W-2024.09/libraries/syn/gtech.db'
Loading db file '/software/Synopsys-2024_x86_64/syn/W-2024.09/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'mp_cache_tag_array_TT_1p0V_25C_lib'
  Loading link library 'mp_cache_data_array_TT_1p0V_25C_lib'
  Loading link library 'gshare_data_array_TT_1p0V_25C_lib'
  Loading link library 'gtech'
Running PRESTO HDLC
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|     cpu/243      |   8    |    2    |      3       |
======================================================
Presto compilation completed successfully. (cpu)
Module: cpu, Ports: 198, Input: 100, Output: 98, Inout: 0
Module: cpu, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Information: Module report end. (ELAB-965)
Elaborated 1 design.
Current design is now 'cpu'.
Information: Building the design 'cache_adapter'. (HDL-193)

Inferred memory devices in process in routine 'cache_adapter' in file
	 /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/cache_adapter.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|   data_buf_f_reg    | Flip-flop |  256  |  Y  | Y  | None  | Sync  | N  |  28  |
|      iter_reg       | Flip-flop |   2   |  Y  | Y  | None  | Sync  | N  |  28  |
|     read_f_reg      | Flip-flop |   1   |  N  | N  | None  | Sync  | N  |  28  |
==================================================================================
Presto compilation completed successfully. (cache_adapter)
Module: cache_adapter, Ports: 745, Input: 390, Output: 355, Inout: 0
Module: cache_adapter, Registers: 259, Async set/reset: 0, Sync set/reset: 259
Information: Module report end. (ELAB-965)
Information: Building the design 'cache_arbiter'. (HDL-193)
Presto compilation completed successfully. (cache_arbiter)
Module: cache_arbiter, Ports: 588, Input: 294, Output: 294, Inout: 0
Module: cache_arbiter, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Information: Module report end. (ELAB-965)
Information: Building the design 'icache'. (HDL-193)

Statistics for case statements in always block in file
	'/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/icache.sv'
===========================================================
|    Line    |  full/ parallel  |      block location     |
===========================================================
|    114     |    user/user     | always block at line 92 |
|    157     |    user/user     | always block at line 92 |
===========================================================

Inferred memory devices in process in routine 'icache' in file
	 /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/icache.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|   write_csb_f_reg   | Flip-flop |   1   |  N  | N  | None  | None  | N  | 207  |
|      state_reg      | Flip-flop |  32   |  Y  | Y  | None  | Sync  | N  | 207  |
|      way_s_reg      | Flip-flop |   2   |  Y  | Y  | None  | Sync  | N  | 207  |
|   ufp_addr_f_reg    | Flip-flop |  27   |  Y  | Y  | None  | Sync  | N  | 207  |
|   ufp_rmask_f_reg   | Flip-flop |   4   |  Y  | Y  | None  | Sync  | N  | 207  |
|    linebuf_v_reg    | Flip-flop |   1   |  N  | N  | None  | Sync  | N  | 207  |
|   linebuf_tag_reg   | Flip-flop |  27   |  Y  | Y  | None  | Sync  | N  | 207  |
|  linebuf_data_reg   | Flip-flop |  256  |  Y  | Y  | None  | Sync  | N  | 207  |
==================================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (icache)
Module: icache, Ports: 878, Input: 331, Output: 547, Inout: 0
Module: icache, Registers: 350, Async set/reset: 0, Sync set/reset: 349
Information: Module report end. (ELAB-965)
Information: Building the design 'dcache'. (HDL-193)

Statistics for case statements in always block in file
	'/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/dcache.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    126     |    user/user     | always block at line 102 |
|    208     |    user/user     | always block at line 102 |
============================================================

Inferred memory devices in process in routine 'dcache' in file
	 /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/dcache.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|  linebuf_data_reg   | Flip-flop |  256  |  Y  | Y  | None  | Sync  | N  | 277  |
|      state_reg      | Flip-flop |  32   |  Y  | Y  | None  | Sync  | N  | 277  |
|      way_s_reg      | Flip-flop |   2   |  Y  | Y  | None  | Sync  | N  | 277  |
|   ufp_addr_f_reg    | Flip-flop |  32   |  Y  | Y  | None  | Sync  | N  | 277  |
|   ufp_rmask_f_reg   | Flip-flop |   4   |  Y  | Y  | None  | Sync  | N  | 277  |
|   ufp_wmask_f_reg   | Flip-flop |   4   |  Y  | Y  | None  | Sync  | N  | 277  |
|   ufp_wdata_f_reg   | Flip-flop |  32   |  Y  | Y  | None  | Sync  | N  | 277  |
|    linebuf_v_reg    | Flip-flop |   1   |  N  | N  | None  | Sync  | N  | 277  |
|   linebuf_tag_reg   | Flip-flop |  27   |  Y  | Y  | None  | Sync  | N  | 277  |
==================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    dcache/260    |   4    |   23    |      2       |
|    dcache/262    |   4    |   256   |      2       |
======================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (dcache)
Module: dcache, Ports: 654, Input: 331, Output: 323, Inout: 0
Module: dcache, Registers: 390, Async set/reset: 0, Sync set/reset: 390
Information: Module report end. (ELAB-965)
Information: Building the design 'fetch'. (HDL-193)

Inferred memory devices in process in routine 'fetch' in file
	 /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/fetch.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|    imem_resp_reg    | Flip-flop |   1   |  N  | N  | None  | Sync  | N  |  32  |
|    imem_data_reg    | Flip-flop |  256  |  Y  | Y  | None  | Sync  | N  |  32  |
|      br_en_reg      | Flip-flop |   1   |  N  | N  | Sync  | Sync  | N  |  32  |
|       pc_reg        | Flip-flop |  30   |  Y  | Y  | Sync  | Sync  | N  |  32  |
|      pc_f_reg       | Flip-flop |  32   |  Y  | Y  | None  | None  | N  |  32  |
==================================================================================
Presto compilation completed successfully. (fetch)
Module: fetch, Ports: 873, Input: 296, Output: 577, Inout: 0
Module: fetch, Registers: 320, Async set/reset: 0, Sync set/reset: 289
Information: Module report end. (ELAB-965)
Information: Building the design 'gshare_predictor' instantiated from design 'cpu' with
	the parameters "GHR_WIDTH=9". (HDL-193)

Statistics for case statements in always block in file
	'/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/gshare_predictor.sv'
===========================================================
|    Line    |  full/ parallel  |      block location     |
===========================================================
|     69     |    user/user     | always block at line 59 |
|     77     |    user/user     | always block at line 59 |
===========================================================

Inferred memory devices in process in routine 'gshare_predictor_GHR_WIDTH9' in file
	 /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/gshare_predictor.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     dirty_f_reg     | Flip-flop |   8   |  Y  | Y  | None  | Sync  | N  |  88  |
|  dirty_bitmap_reg   | Flip-flop |  512  |  Y  | Y  | None  | Sync  | N  |  88  |
|       ghr_reg       | Flip-flop |   9   |  Y  | Y  | None  | Sync  | N  |  88  |
|      ghr_c_reg      | Flip-flop |   9   |  Y  | Y  | None  | Sync  | N  |  88  |
|      ghr_f_reg      | Flip-flop |   3   |  Y  | Y  | None  | Sync  | N  |  88  |
|     csbr_f_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  |  88  |
|     csbw_f_reg      | Flip-flop |   1   |  N  | N  | None  | None  | N  |  88  |
==================================================================================
Statistics for MUX_OPs
=====================================================================
|        block name/line          | Inputs | Outputs | # sel inputs |
=====================================================================
| gshare_predictor_GHR_WIDTH9/54  |   8    |    1    |      3       |
| gshare_predictor_GHR_WIDTH9/108 |   64   |    8    |      6       |
=====================================================================
Presto compilation completed successfully. (gshare_predictor_GHR_WIDTH9)
Module: gshare_predictor_GHR_WIDTH9, Ports: 81, Input: 78, Output: 3, Inout: 0
Module: gshare_predictor_GHR_WIDTH9, Registers: 543, Async set/reset: 0, Sync set/reset: 541
Information: Module report end. (ELAB-965)
Information: Building the design 'instruction_queue' instantiated from design 'cpu' with
	the parameters "QUEUE_SIZE=16". (HDL-193)

Inferred memory devices in process in routine 'instruction_queue_QUEUE_SIZE16' in file
	 /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/queue.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|    data_out_reg     | Flip-flop |  132  |  Y  | Y  | None  | None  | N  |  37  |
|      head_reg       | Flip-flop |   5   |  Y  | Y  | None  | Sync  | N  |  37  |
|      tail_reg       | Flip-flop |   5   |  Y  | Y  | None  | Sync  | N  |  37  |
|      slots_reg      | Flip-flop | 1056  |  Y  | Y  | None  | Sync  | N  |  37  |
==================================================================================
Statistics for MUX_OPs
=======================================================================
|         block name/line           | Inputs | Outputs | # sel inputs |
=======================================================================
| instruction_queue_QUEUE_SIZE16/70 |   16   |   66    |      4       |
| instruction_queue_QUEUE_SIZE16/71 |   16   |   66    |      4       |
| instruction_queue_QUEUE_SIZE16/76 |   16   |   66    |      4       |
| instruction_queue_QUEUE_SIZE16/77 |   16   |   66    |      4       |
| instruction_queue_QUEUE_SIZE16/83 |   16   |   66    |      4       |
| instruction_queue_QUEUE_SIZE16/84 |   16   |   66    |      4       |
=======================================================================
Presto compilation completed successfully. (instruction_queue_QUEUE_SIZE16)
Module: instruction_queue_QUEUE_SIZE16, Ports: 677, Input: 542, Output: 135, Inout: 0
Module: instruction_queue_QUEUE_SIZE16, Registers: 1198, Async set/reset: 0, Sync set/reset: 1066
Information: Module report end. (ELAB-965)
Information: Building the design 'reorder' instantiated from design 'cpu' with
	the parameters "INDEX_WIDTH=5,DISPATCH_WIDTH=2,WRITE_PORTS=4". (HDL-193)

Statistics for case statements in always block in file
	'/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/reorder.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    223     |    user/user     | always block at line 155 |
|    227     |    user/user     | always block at line 155 |
|    235     |    user/user     | always block at line 155 |
|    249     |    user/user     | always block at line 155 |
|    256     |    user/user     | always block at line 155 |
|    290     |    user/user     | always block at line 155 |
|    294     |    user/user     | always block at line 155 |
|    302     |    user/user     | always block at line 155 |
|    316     |    user/user     | always block at line 155 |
|    323     |    user/user     | always block at line 155 |
============================================================

Inferred memory devices in process in routine 'reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2' in file
	 /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/reorder.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|      head_reg       | Flip-flop |   6   |  Y  | Y  | None  | Sync  | N  |  55  |
|      tail_reg       | Flip-flop |   6   |  Y  | Y  | None  | Sync  | N  |  55  |
|      slots_reg      | Flip-flop | 2432  |  Y  | Y  | None  | Sync  | N  |  55  |
==================================================================================
Statistics for MUX_OPs
===========================================================================================
|                   block name/line                     | Inputs | Outputs | # sel inputs |
===========================================================================================
| reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2/78  |   32   |    1    |      5       |
| reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2/81  |   32   |    1    |      5       |
| reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2/179 |   32   |   76    |      5       |
| reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2/172 |   32   |   33    |      5       |
| reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2/173 |   32   |   33    |      5       |
| reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2/172 |   32   |   33    |      5       |
| reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2/173 |   32   |   33    |      5       |
| reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2/191 |   32   |   76    |      5       |
===========================================================================================
Presto compilation completed successfully. (reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2)
Module: reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2, Ports: 1493, Input: 1126, Output: 367, Inout: 0
Module: reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2, Registers: 2444, Async set/reset: 0, Sync set/reset: 2444
Information: Module report end. (ELAB-965)
Module: reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2, Elapsed Time: 00:00:08, CPU Time: 00:00:09, Total Mem: 948.55 MB, Mem: 654.41 MB, Time: Sun May 11 16:06:42 2025
Information: Building the design 'regfile' instantiated from design 'cpu' with
	the parameters "INDEX_WIDTH=5,COMMIT_PORTS=2,WRITE_PORTS=4". (HDL-193)

Inferred memory devices in process in routine 'regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4' in file
	 /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/regfile.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|      data_reg       | Flip-flop | 1024  |  Y  | Y  | None  | Sync  | N  |  38  |
|     renamed_reg     | Flip-flop |  32   |  Y  | Y  | None  | Sync  | N  |  38  |
|     rob_id_reg      | Flip-flop |  160  |  Y  | Y  | None  | Sync  | N  |  38  |
==================================================================================
Statistics for MUX_OPs
=========================================================================================
|                  block name/line                    | Inputs | Outputs | # sel inputs |
=========================================================================================
| regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4/59  |   32   |    1    |      5       |
| regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4/59  |   32   |    5    |      5       |
| regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4/65  |   32   |    1    |      5       |
| regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4/65  |   32   |    5    |      5       |
| regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4/106 |   32   |    1    |      5       |
| regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4/107 |   32   |    5    |      5       |
| regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4/118 |   32   |   32    |      5       |
| regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4/141 |   32   |    1    |      5       |
| regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4/142 |   32   |    5    |      5       |
| regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4/153 |   32   |   32    |      5       |
| regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4/106 |   32   |    1    |      5       |
| regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4/107 |   32   |    5    |      5       |
| regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4/118 |   32   |   32    |      5       |
| regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4/141 |   32   |    1    |      5       |
| regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4/142 |   32   |    5    |      5       |
| regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4/153 |   32   |   32    |      5       |
=========================================================================================
Presto compilation completed successfully. (regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4)
Module: regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4, Ports: 671, Input: 519, Output: 152, Inout: 0
Module: regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4, Registers: 1216, Async set/reset: 0, Sync set/reset: 1216
Information: Module report end. (ELAB-965)
Information: Building the design 'cdb_arbiter' instantiated from design 'cpu' with
	the parameters "FUNC_UNITS=4,INDEX_WIDTH=5". (HDL-193)

Inferred memory devices in process in routine 'cdb_arbiter_FUNC_UNITS4_INDEX_WIDTH5' in file
	 /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/cdb_arbiter.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     cdb_out_reg     | Flip-flop |  152  |  Y  | Y  | None  | Sync  | N  |  67  |
==================================================================================
Presto compilation completed successfully. (cdb_arbiter_FUNC_UNITS4_INDEX_WIDTH5)
Module: cdb_arbiter_FUNC_UNITS4_INDEX_WIDTH5, Ports: 306, Input: 154, Output: 152, Inout: 0
Module: cdb_arbiter_FUNC_UNITS4_INDEX_WIDTH5, Registers: 152, Async set/reset: 0, Sync set/reset: 152
Information: Module report end. (ELAB-965)
Information: Building the design 'decode_dispatch' instantiated from design 'cpu' with
	the parameters "INDEX_WIDTH=5". (HDL-193)

Statistics for case statements in always block in file
	'/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/decode_dispatch.sv'
===========================================================
|    Line    |  full/ parallel  |      block location     |
===========================================================
|     94     |    user/user     | always block at line 68 |
===========================================================
Presto compilation completed successfully. (decode_dispatch_INDEX_WIDTH5)
Module: decode_dispatch_INDEX_WIDTH5, Ports: 854, Input: 144, Output: 710, Inout: 0
Module: decode_dispatch_INDEX_WIDTH5, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Information: Module report end. (ELAB-965)
Information: Building the design 'arithmetic_station' instantiated from design 'cpu' with
	the parameters "INDEX_WIDTH=4,WRITE_PORTS_IN=4,FUNC_UNITS=2". (HDL-193)

Inferred memory devices in process in routine 'arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2' in file
	 /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/arithmetic_station.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|      slots_reg      | Flip-flop | 1216  |  Y  | Y  | None  | Sync  | N  | 207  |
==================================================================================
Statistics for MUX_OPs
=====================================================================================================
|                        block name/line                          | Inputs | Outputs | # sel inputs |
=====================================================================================================
| arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2/152 |   16   |   73    |      4       |
| arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2/159 |   16   |   73    |      4       |
| arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2/167 |   16   |   73    |      4       |
| arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2/174 |   16   |   73    |      4       |
=====================================================================================================
Presto compilation completed successfully. (arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2)
Module: arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2, Ports: 386, Input: 308, Output: 78, Inout: 0
Module: arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2, Registers: 1216, Async set/reset: 0, Sync set/reset: 1216
Information: Module report end. (ELAB-965)
Information: Building the design 'multiply_divide_station' instantiated from design 'cpu' with
	the parameters "INDEX_WIDTH=3,STAGE_COUNT=10,WRITE_PORTS_IN=4". (HDL-193)

Statistics for case statements in always block in file
	'/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/mul_div_station.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|     89     |    user/user     | always block at line 84  |
|     99     |    user/user     | always block at line 84  |
|    127     |    user/user     | always block at line 109 |
|    161     |    user/user     | always block at line 109 |
============================================================

Inferred memory devices in process in routine 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10' in file
	 /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/mul_div_station.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|      head_reg       | Flip-flop |   4   |  Y  | Y  | None  | Sync  | N  | 204  |
|      slots_reg      | Flip-flop |  600  |  Y  | Y  | None  | Sync  | N  | 204  |
|   data_out_pp_reg   | Flip-flop |  360  |  Y  | Y  | None  | Sync  | N  | 204  |
|    mult_out_reg     | Flip-flop |   9   |  Y  | Y  | None  | Sync  | N  | 204  |
==================================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10)
Module: multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10, Ports: 348, Input: 308, Output: 40, Inout: 0
Module: multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10, Registers: 973, Async set/reset: 0, Sync set/reset: 622
Information: Module report end. (ELAB-965)
Information: Building the design 'memory_station' instantiated from design 'cpu' with
	the parameters "INDEX_WIDTH=3,ROB_INDEX_WIDTH=5,WRITE_PORTS_IN=4". (HDL-193)

Statistics for case statements in always block in file
	'/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/memory_station.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    130     |    user/user     | always block at line 53  |
|    243     |    user/user     | always block at line 148 |
|    250     |    user/user     | always block at line 148 |
============================================================

Inferred memory devices in process in routine 'memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4' in file
	 /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/memory_station.sv'.
==========================================================================================
|        Register Name        |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==========================================================================================
|          head_reg           | Flip-flop |   4   |  Y  | Y  | None  | Sync  | N  | 148  |
|          tail_reg           | Flip-flop |   4   |  Y  | Y  | None  | Sync  | N  | 148  |
|       load_slots_reg        | Flip-flop |  472  |  Y  | Y  | None  | Sync  | N  | 148  |
|       store_slots_reg       | Flip-flop |  744  |  Y  | Y  | None  | Sync  | N  | 148  |
|      pending_load_reg       | Flip-flop |   1   |  N  | N  | None  | Sync  | N  | 148  |
|    pending_store_id_reg     | Flip-flop |   3   |  Y  | Y  | None  | Sync  | N  | 148  |
|      pending_addr_reg       | Flip-flop |   2   |  Y  | Y  | None  | Sync  | N  | 148  |
| resolved_store_pointer_reg  | Flip-flop |   4   |  Y  | Y  | None  | Sync  | N  | 148  |
|       cache_wmask_reg       | Flip-flop |   4   |  Y  | Y  | None  | Sync  | N  | 148  |
|       cache_rmask_reg       | Flip-flop |   4   |  Y  | Y  | None  | Sync  | N  | 148  |
|       cache_wdata_reg       | Flip-flop |  32   |  Y  | Y  | None  | Sync  | N  | 148  |
|       cache_addr_reg        | Flip-flop |  32   |  Y  | Y  | None  | Sync  | N  | 148  |
| committed_store_pointer_reg | Flip-flop |   4   |  Y  | Y  | None  | Sync  | N  | 148  |
|       cache_busy_reg        | Flip-flop |   1   |  N  | N  | None  | Sync  | N  | 148  |
|       wraparound_reg        | Flip-flop |   1   |  N  | N  | None  | None  | N  | 148  |
|     pending_rob_id_reg      | Flip-flop |   5   |  Y  | Y  | None  | None  | N  | 148  |
|     pending_funct3_reg      | Flip-flop |   3   |  Y  | Y  | None  | None  | N  | 148  |
==========================================================================================
Statistics for MUX_OPs
======================================================================================================
|                         block name/line                          | Inputs | Outputs | # sel inputs |
======================================================================================================
| memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4/174 |   8    |   56    |      3       |
| memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4/190 |   8    |   67    |      3       |
| memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4/240 |   8    |   84    |      3       |
| memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4/275 |   8    |    1    |      3       |
| memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4/324 |   8    |    7    |      3       |
| memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4/333 |   8    |    1    |      3       |
| memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4/333 |   8    |    5    |      3       |
======================================================================================================
Presto compilation completed successfully. (memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4)
Module: memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4, Ports: 615, Input: 501, Output: 114, Inout: 0
Module: memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4, Registers: 1320, Async set/reset: 0, Sync set/reset: 1311
Information: Module report end. (ELAB-965)
Information: Building the design 'branch_station' instantiated from design 'cpu' with
	the parameters "INDEX_WIDTH=3,WRITE_PORTS_IN=4". (HDL-193)

Statistics for case statements in always block in file
	'/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/branch_station.sv'
===========================================================
|    Line    |  full/ parallel  |      block location     |
===========================================================
|     47     |    user/user     | always block at line 30 |
===========================================================

Inferred memory devices in process in routine 'branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4' in file
	 /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/branch_station.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     br_out_reg      | Flip-flop |  40   |  Y  | Y  | None  | Sync  | N  |  79  |
|      slots_reg      | Flip-flop |  608  |  Y  | Y  | None  | Sync  | N  |  79  |
==================================================================================
Presto compilation completed successfully. (branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4)
Module: branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4, Ports: 350, Input: 308, Output: 42, Inout: 0
Module: branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4, Registers: 648, Async set/reset: 0, Sync set/reset: 648
Information: Module report end. (ELAB-965)
Information: Building the design 'sp_ff_array'. (HDL-193)

Inferred memory devices in process in routine 'sp_ff_array' in file
	 /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/sp_ff_array.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|    din0_reg_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  |  22  |
|    web0_reg_reg     | Flip-flop |   1   |  N  | N  | Sync  | None  | N  |  22  |
|    addr0_reg_reg    | Flip-flop |   4   |  Y  | Y  | None  | None  | N  |  22  |
| internal_array_reg  | Flip-flop |  16   |  Y  | Y  | None  | Sync  | N  |  36  |
==================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  sp_ff_array/49  |   16   |    1    |      4       |
======================================================
Presto compilation completed successfully. (sp_ff_array)
Module: sp_ff_array, Ports: 10, Input: 9, Output: 1, Inout: 0
Module: sp_ff_array, Registers: 22, Async set/reset: 0, Sync set/reset: 17
Information: Module report end. (ELAB-965)
Information: Building the design 'sp_ff_array' instantiated from design 'icache' with
	the parameters "WIDTH=3". (HDL-193)

Inferred memory devices in process in routine 'sp_ff_array_WIDTH3' in file
	 /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/sp_ff_array.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|    din0_reg_reg     | Flip-flop |   3   |  Y  | Y  | None  | None  | N  |  22  |
|    web0_reg_reg     | Flip-flop |   1   |  N  | N  | Sync  | None  | N  |  22  |
|    addr0_reg_reg    | Flip-flop |   4   |  Y  | Y  | None  | None  | N  |  22  |
| internal_array_reg  | Flip-flop |  48   |  Y  | Y  | None  | Sync  | N  |  36  |
==================================================================================
Statistics for MUX_OPs
===========================================================
|   block name/line     | Inputs | Outputs | # sel inputs |
===========================================================
| sp_ff_array_WIDTH3/49 |   16   |    3    |      4       |
===========================================================
Presto compilation completed successfully. (sp_ff_array_WIDTH3)
Module: sp_ff_array_WIDTH3, Ports: 14, Input: 11, Output: 3, Inout: 0
Module: sp_ff_array_WIDTH3, Registers: 56, Async set/reset: 0, Sync set/reset: 49
Information: Module report end. (ELAB-965)
Information: Building the design 'alu32'. (HDL-193)

Statistics for case statements in always block in file
	'/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../hdl/alu.sv'
===========================================================
|    Line    |  full/ parallel  |      block location     |
===========================================================
|     12     |    user/user     | always block at line 11 |
===========================================================
Presto compilation completed successfully. (alu32)
Module: alu32, Ports: 100, Input: 68, Output: 32, Inout: 0
Module: alu32, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Information: Module report end. (ELAB-965)
1
current_design $design_toplevel
Current design is 'cpu'.
{cpu}
change_names -rules verilog -hierarchy
1
check_design
 
****************************************
check_design summary:
Version:     W-2024.09
Date:        Sun May 11 16:06:52 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
No issues found.
--------------------------------------------------------------------------------

1
set_wire_load_model -name "5K_hvratio_1_1"
1
set_wire_load_mode enclosed
1
source constraints.sdc
1
link

  Linking design 'cpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (19 designs)              /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/cpu.db, etc
  NangateOpenCellLibrary (library)
                              /srv/ece411ag/freepdk-45nm/stdcells.db
  dw_foundation.sldb (library)
                              /software/Synopsys-2024_x86_64/syn/W-2024.09/libraries/syn/dw_foundation.sldb
  mp_cache_tag_array_TT_1p0V_25C_lib (library)
                              /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db
  mp_cache_data_array_TT_1p0V_25C_lib (library)
                              /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db
  gshare_data_array_TT_1p0V_25C_lib (library)
                              /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db

1
eval [getenv ECE411_COMPILE_CMD]
Information: Performing leakage power optimization. (PWR-850)
CPU Load: 7%, Ram Free: 201 GB, Swap Free: 3 GB, Work Disk Free: 509 GB, Tmp Disk Free: 125 GB
Alib files are up-to-date.
Information: Running optimization using a maximum of 4 cores. (OPT-1500)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | W-2024.09-DWBB_202409.0 |     *     |
| Licensed DW Building Blocks        | W-2024.09-DWBB_202409.0 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Command Line | compile_ultra -retime -gate_clock                                                 |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 29633                                  |
| Number of User Hierarchies                              | 33                                     |
| Sequential Cell Count                                   | 11681                                  |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 4692                                   |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)


Information: Uniquified 2 instances of design 'cache_adapter'. (OPT-1056)
Information: Uniquified 2 instances of design 'decode_dispatch_INDEX_WIDTH5'. (OPT-1056)
Information: Uniquified 12 instances of design 'sp_ff_array'. (OPT-1056)
Information: Uniquified 2 instances of design 'sp_ff_array_WIDTH3'. (OPT-1056)
Information: Uniquified 2 instances of design 'alu32'. (OPT-1056)
  Simplifying Design 'cpu'
Information: Performing clock-gating with positive edge logic: 'integrated' and negative edge logic: 'or'. (PWR-1047)
Information: propagating constant for register dcache/lru_array/din0_reg_reg_2_
Information: propagating constant for register dcache/lru_array/din0_reg_reg_1_
Information: propagating constant for register dcache/lru_array/din0_reg_reg_0_
Information: propagating constant for register dcache/lru_array/web0_reg_reg
Information: propagating constant for register dcache/lru_array/addr0_reg_reg_3_
Information: propagating constant for register dcache/lru_array/addr0_reg_reg_2_
Information: propagating constant for register dcache/lru_array/addr0_reg_reg_1_
Information: propagating constant for register dcache/lru_array/addr0_reg_reg_0_
Information: propagating constant for register dcache/arrays_3__valid_array/din0_reg_reg_0_
Information: propagating constant for register dcache/arrays_3__valid_array/web0_reg_reg
Information: propagating constant for register dcache/arrays_3__valid_array/addr0_reg_reg_3_
Information: propagating constant for register dcache/arrays_3__valid_array/addr0_reg_reg_2_
Information: propagating constant for register dcache/arrays_3__valid_array/addr0_reg_reg_1_
Information: propagating constant for register dcache/arrays_3__valid_array/addr0_reg_reg_0_
Information: propagating constant for register icache/lru_array/din0_reg_reg_2_
Information: propagating constant for register icache/lru_array/din0_reg_reg_1_
Information: propagating constant for register icache/lru_array/din0_reg_reg_0_
Information: propagating constant for register icache/lru_array/web0_reg_reg
Information: propagating constant for register icache/lru_array/addr0_reg_reg_3_
Information: propagating constant for register icache/lru_array/addr0_reg_reg_2_
Information: propagating constant for register icache/lru_array/addr0_reg_reg_1_
Information: propagating constant for register icache/lru_array/addr0_reg_reg_0_
Information: propagating constant for register icache/arrays_3__valid_array/din0_reg_reg_0_
Information: propagating constant for register icache/arrays_3__valid_array/web0_reg_reg
Information: propagating constant for register icache/arrays_3__valid_array/addr0_reg_reg_3_
Information: propagating constant for register icache/arrays_3__valid_array/addr0_reg_reg_2_
Information: propagating constant for register icache/arrays_3__valid_array/addr0_reg_reg_1_
Information: propagating constant for register icache/arrays_3__valid_array/addr0_reg_reg_0_

Loaded alib file '/srv/ece411ag/freepdk-45nm/alib/alib-52/stdcells.db.alib'
Module: DW01_NAND2, Ports: 3, Input: 2, Output: 1, Inout: 0
Module: DW01_NAND2, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Building model 'DW01_NAND2'
Information: Ungrouping 22 of 459 hierarchies before Pass 1 (OPT-775)
CPU Load: 6%, Ram Free: 200 GB, Swap Free: 3 GB, Work Disk Free: 509 GB, Tmp Disk Free: 125 GB
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
...
  Processing 'reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2'
Information: Added key list 'DesignWare' to design 'reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2'. (DDB-72)
 Implement Synthetic for 'reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2'.
  Processing 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10'
Information: Added key list 'DesignWare' to design 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10'. (DDB-72)
 Implement Synthetic for 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10'.
Module: DW_div_pipe_a_width33_b_width33_tc_mode1_rem_mode1_num_stages10_stall_mode0_rst_mode0_op_iso_mode0, Ports: 136, Input: 69, Output: 67, Inout: 0
Module: DW_div_pipe_a_width33_b_width33_tc_mode1_rem_mode1_num_stages10_stall_mode0_rst_mode0_op_iso_mode0, Registers: 594, Async set/reset: 0, Sync set/reset: 0
Module: DW_div_a_width33_b_width33_tc_mode1_rem_mode1, Ports: 133, Input: 66, Output: 67, Inout: 0
Module: DW_div_a_width33_b_width33_tc_mode1_rem_mode1, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Module: DW01_absval_width33, Ports: 66, Input: 33, Output: 33, Inout: 0
Module: DW01_absval_width33, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Module: DW01_inc_width33, Ports: 66, Input: 33, Output: 33, Inout: 0
Module: DW01_inc_width33, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Processing 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_J2_0'
  Processing 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_absval_J2_0'
  Processing 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_inc_J2_0'
Module: DW_mult_seq_a_width33_b_width33_tc_mode1_num_cyc3_rst_mode1_input_mode1_output_mode0_early_start0, Ports: 137, Input: 70, Output: 67, Inout: 0
Module: DW_mult_seq_a_width33_b_width33_tc_mode1_num_cyc3_rst_mode1_input_mode1_output_mode0_early_start0, Registers: 101, Async set/reset: 0, Sync set/reset: 101
Module: DW_cntr_scnto_width2_count_to2_rst_mode1_dcod_mode0, Ports: 9, Input: 6, Output: 3, Inout: 0
Module: DW_cntr_scnto_width2_count_to2_rst_mode1_dcod_mode0, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Module: DW_and_tree_width2, Ports: 3, Input: 2, Output: 1, Inout: 0
Module: DW_and_tree_width2, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Processing 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0'
  Processing 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_cntr_scnto_J2_0'
  Processing 'memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4'
Information: Added key list 'DesignWare' to design 'memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4'. (DDB-72)
 Implement Synthetic for 'memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4'.
  Processing 'arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2'
Information: Added key list 'DesignWare' to design 'arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2'. (DDB-72)
 Implement Synthetic for 'arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2'.
  Processing 'branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4'
Information: Added key list 'DesignWare' to design 'branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4'. (DDB-72)
 Implement Synthetic for 'branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4'.
  Processing 'regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4'
Information: Added key list 'DesignWare' to design 'regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4'. (DDB-72)
 Implement Synthetic for 'regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4'.
  Processing 'cpu'
Information: Added key list 'DesignWare' to design 'cpu'. (DDB-72)
 Implement Synthetic for 'cpu'.
  Processing 'dcache'
Information: Added key list 'DesignWare' to design 'dcache'. (DDB-72)
 Implement Synthetic for 'dcache'.
  Processing 'instruction_queue_QUEUE_SIZE16'
Information: Added key list 'DesignWare' to design 'instruction_queue_QUEUE_SIZE16'. (DDB-72)
 Implement Synthetic for 'instruction_queue_QUEUE_SIZE16'.
  Processing 'icache'
Information: Added key list 'DesignWare' to design 'icache'. (DDB-72)
  Processing 'decode_dispatch_INDEX_WIDTH5_0'
 Implement Synthetic for 'decode_dispatch_INDEX_WIDTH5_0'.
  Processing 'SNPS_CLOCK_GATE_HIGH_cache_adapter_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_fetch_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_cache_adapter_1'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_dcache_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_icache_0'
  Mapping integrated clock gating circuitry
CPU Load: 7%, Ram Free: 199 GB, Swap Free: 3 GB, Work Disk Free: 509 GB, Tmp Disk Free: 125 GB

  Updating timing information
Information: Updating design information... (UID-85)
CGOPT MAP DEBUG: cgopt_ctxt.target_lib refresh required directly after link: FALSE

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'decode_dispatch_INDEX_WIDTH5_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'decode_dispatch_INDEX_WIDTH5_0'. (DDB-72)
.
Information: Ungrouping hierarchy decode_dispatch_i1 'decode_dispatch_INDEX_WIDTH5_1' #insts = 528. (OPT-777)
Information: Ungrouping hierarchy decode_dispatch_i2 'decode_dispatch_INDEX_WIDTH5_0' #insts = 586. (OPT-777)
Module: DW_div_a_width33_b_width33_tc_mode1_rem_mode1, Ports: 133, Input: 66, Output: 67, Inout: 0
Module: DW_div_a_width33_b_width33_tc_mode1_rem_mode1, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Module: DW01_absval_width33, Ports: 66, Input: 33, Output: 33, Inout: 0
Module: DW01_absval_width33, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Module: DW01_inc_width33, Ports: 66, Input: 33, Output: 33, Inout: 0
Module: DW01_inc_width33, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Structuring 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_0'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_0'
Module: DW_div_a_width33_b_width33_tc_mode1_rem_mode1, Ports: 133, Input: 66, Output: 67, Inout: 0
Module: DW_div_a_width33_b_width33_tc_mode1_rem_mode1, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Module: DW01_absval_width33, Ports: 66, Input: 33, Output: 33, Inout: 0
Module: DW01_absval_width33, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Structuring 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_1'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_1'
Module: DW_div_a_width33_b_width33_tc_mode1_rem_mode1, Ports: 133, Input: 66, Output: 67, Inout: 0
Module: DW_div_a_width33_b_width33_tc_mode1_rem_mode1, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Module: DW01_absval_width33, Ports: 66, Input: 33, Output: 33, Inout: 0
Module: DW01_absval_width33, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Structuring 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_2'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_2'
Module: DW01_absval_width33, Ports: 66, Input: 33, Output: 33, Inout: 0
Module: DW01_absval_width33, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Structuring 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_absval_0'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_absval_0'
  Structuring 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_inc_0'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_inc_0'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_0'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_1'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_2'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_3'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_4'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_5'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_6'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_7'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_8'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_9'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_10'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_11'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_12'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_13'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_14'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_15'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_16'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_17'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_18'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_19'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_20'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_21'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_22'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_23'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_24'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_25'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_26'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_27'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_28'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_29'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_30'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_31'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_32'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_33'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_34'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_35'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_36'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_37'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_38'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_39'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_40'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_41'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW01_add_42'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_inc_0'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_inc_1'
  Mapping 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_2'
Information: Checking pipeline property of cell mul_div_station/divider (design multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0). (RTDC-137)
Information: cell mul_div_station/divider (design multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0) is a pipeline. (RTDC-139)
Information: Ungrouping hierarchy mul_div_station 'multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10' #insts = 8239. (OPT-777)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Retiming multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0 (mul_div_station/divider)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock my_clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10%   ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% 90% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 2.11
  Critical path length = 2.11
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Mapping Optimization (Phase 3)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:06:19  453146.7      1.46   23095.0   13040.0 mul_div_station/slots_reg_0__rs1_data__31_/SE 12525311.0000      0.00  
    0:06:19  453146.7      1.46   23095.0   13040.0 mul_div_station/slots_reg_0__rs1_data__31_/SE 12525311.0000      0.00  
    0:06:27  445268.1      1.21   19328.7   12719.0 arithmetic_station/slots_reg_4__rs2_data__25_/SE 12105533.0000      0.00  
    0:06:33  439305.2      1.10   15914.2   12629.9 memory_station/store_slots_reg_2__rs2_data__7_/SE 11792672.0000      0.00  
    0:06:42  429888.8      0.96   13045.9   12547.3 regfile/R_225/D           11285714.0000      0.00  
    0:06:48  424291.1      0.86   10930.5   12195.6 memory_station/store_slots_reg_3__rs1_data__3_/SE 10986813.0000      0.00  
    0:06:53  419354.6      0.79   10129.4   12064.7 mul_div_station/slots_reg_0__rs1_data__31_/SE 10726269.0000      0.00  
    0:06:58  416300.7      0.73    9507.7   12055.4 arithmetic_station/slots_reg_3__rs1_data__30_/SE 10570055.0000      0.00  
    0:07:01  414039.4      0.70    8731.2   11931.9 arithmetic_station/slots_reg_3__rs1_data__30_/SE 10456464.0000      0.00  
    0:07:05  412103.5      0.67    8373.2   11838.6 branch_predictor/dirty_f_reg_2_/SE 10359881.0000      0.00  
    0:07:08  410365.7      0.65    8213.6   11806.3 branch_predictor/dirty_f_reg_2_/SE 10273332.0000      0.00  
    0:07:11  409405.2      0.63    8032.3   11711.5 arithmetic_station/slots_reg_9__rs1_data__24_/SE 10225278.0000      0.00  
    0:07:13  408623.9      0.62    7694.1   11722.8 mul_div_station/divider/U_DIV/my_clk_r_REG1060_S3/D 10186879.0000      0.00  
    0:07:15  407740.3      0.60    7567.2   11701.9 regfile/R_213/D           10144158.0000      0.00  
    0:07:18  406852.4      0.59    7520.5   11637.7 arithmetic_station/slots_reg_15__rs1_data__31_/SE 10101885.0000      0.00  
    0:07:20  406818.3      0.59    7518.8   11637.7                           10100167.0000      0.00  
    0:07:34  405794.7      0.89    8109.3   13537.9                           10069525.0000      0.00  

  Beginning Constant Register Removal
  -----------------------------------
    0:07:48  424175.6      3.48   20961.8   11463.8                           11041152.0000      0.00  
    0:07:57  424121.1      3.48   20978.1   11425.5                           11039040.0000      0.00  

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Mapping 'arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_DP_OP_1074J4_123_7673_1'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:08:54  293878.2      0.84    4385.3   10644.6                           4728002.0000      0.00  
    0:09:04  294901.5      0.36    2009.6   10667.5                           4762471.5000      0.00  
    0:09:04  294901.5      0.36    2009.6   10667.5                           4762471.5000      0.00  
    0:09:19  291432.6      0.36    1981.8   13290.2                           4759720.5000      0.00  
    0:09:32  291294.8      0.36    1980.4   13290.2                           4756375.0000      0.00  
    0:09:51  291174.3      0.36    1980.8   13290.2                           4753567.0000      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:10:09  290708.5      0.36    1967.2   13277.1                           4722000.0000      0.00  
    0:10:12  290285.8      0.36    1943.2   13184.8                           4690244.5000      0.00  
    0:10:14  289887.4      0.36    1930.1   13166.7                           4661460.5000      0.00  
    0:10:17  289338.9      0.36    1921.2   13161.0                           4637682.5000      0.00  
    0:10:19  288889.9      0.36    1914.9   13161.0                           4620766.5000      0.00  
    0:10:23  288216.4      0.36    1887.8   13145.4                           4594305.5000      0.00  
    0:10:31  287100.8      0.36    1886.6   13134.3                           4550487.0000      0.00  
    0:10:36  286371.4      0.36    1862.0   13130.4                           4521595.0000      0.00  
    0:10:38  285719.4      0.36    1842.9   13130.4                           4497390.5000      0.00  
    0:10:43  285639.9      0.35    1702.8   13156.7                           4491134.0000      0.00  
    0:10:43  285639.9      0.35    1702.8   13156.7                           4491134.0000      0.00  
    0:10:43  285639.9      0.35    1702.8   13156.7                           4491134.0000      0.00  
    0:10:43  285639.9      0.35    1702.8   13156.7                           4491134.0000      0.00  
    0:10:51  283395.1      0.35    1687.9   12504.8                           4317231.0000      0.00  
    0:10:51  283395.1      0.35    1687.9   12504.8                           4317231.0000      0.00  
    0:10:55  283740.1      0.32    1598.6   12505.0                           4328480.0000      0.00  
    0:10:55  283740.1      0.32    1598.6   12505.0                           4328480.0000      0.00  
    0:10:55  283745.4      0.32    1596.8   12505.0                           4328647.0000      0.00  
    0:10:55  283745.4      0.32    1596.8   12505.0                           4328647.0000      0.00  
    0:10:58  284073.4      0.31    1508.7   12499.7                           4339752.0000      0.00  
    0:10:58  284073.4      0.31    1508.7   12499.7                           4339752.0000      0.00  
    0:11:02  284258.3      0.28    1361.4   12508.3                           4347416.5000      0.00  
    0:11:02  284258.3      0.28    1361.4   12508.3                           4347416.5000      0.00  
    0:11:03  284310.7      0.28    1356.3   12508.3                           4349052.0000      0.00  
    0:11:03  284310.7      0.28    1356.3   12508.3                           4349052.0000      0.00  
    0:11:03  284322.4      0.28    1339.0   12508.3                           4349391.0000      0.00  
    0:11:04  284322.4      0.28    1339.0   12508.3                           4349391.0000      0.00  
    0:11:05  284410.4      0.28    1305.7   12508.3                           4352293.0000      0.00  
    0:11:05  284410.4      0.28    1305.7   12508.3                           4352293.0000      0.00  
    0:11:07  284530.7      0.27    1258.9   12514.4                           4355628.0000      0.00  
    0:11:07  284530.7      0.27    1258.9   12514.4                           4355628.0000      0.00  
    0:11:07  284530.7      0.27    1258.9   12514.4                           4355628.0000      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:11:07  284530.7      0.27    1258.9   12514.4                           4355628.0000      0.00  
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
    0:11:11  284920.9      0.27    1251.3    8864.1 dcache/data_o[704]        4365684.5000      0.00  
    0:11:13  285350.2      0.27    1251.1    7915.1 icache_bmem_rdata[16]     4380033.5000      0.00  
    0:11:15  285389.0      0.26    1252.6    7832.5 arithmetic_station/slots_reg_10__rs2_data__11_/SE 4380603.5000      0.00  
    0:11:17  285387.7      0.25    1227.3    7832.4 mul_div_station/divider/U_DIV/my_clk_r_REG625_S6/D 4379139.5000      0.00  
    0:11:19  285389.6      0.24    1197.4    7832.4 arithmetic_station/slots_reg_11__rs2_data__29_/SE 4378128.5000      0.00  
    0:11:21  285407.1      0.23    1110.8    7832.2 arithmetic_station/slots_reg_10__rs2_data__19_/SE 4377180.5000      0.00  
    0:11:23  285407.4      0.23    1101.8    7832.2 arithmetic_station/slots_reg_8__rs1_data__9_/SE 4375295.0000      0.00  
    0:11:25  285421.2      0.22    1068.0    7832.2 branch_predictor/dirty_f_reg_5_/SE 4374445.5000      0.00  
    0:11:26  285464.3      0.22    1052.7    7832.2 mul_div_station/divider/U_DIV/my_clk_r_REG990_S4/D 4375005.0000      0.00  
    0:11:28  285456.6      0.22    1040.7    7832.2 branch_predictor/dirty_f_reg_7_/SE 4373626.0000      0.00  
    0:11:30  285467.0      0.21    1009.0    7832.2 arithmetic_station/slots_reg_0__rs1_data__26_/D 4372658.5000      0.00  
    0:11:32  285482.4      0.21     988.5    7832.2 arithmetic_station/slots_reg_0__rs1_data__11_/D 4372401.0000      0.00  
    0:11:34  285503.4      0.20     967.2    7832.2 mul_div_station/divider/U_DIV/u_add_PartRem_3_6_2/my_clk_r_REG630_S6/D 4371795.0000      0.00  
    0:11:35  285533.2      0.20     948.7    7832.2 arithmetic_station/slots_reg_11__rs2_data__2_/SE 4372399.5000      0.00  
    0:11:37  285533.5      0.20     935.8    7832.2 branch_predictor/dirty_f_reg_7_/SE 4371926.0000      0.00  
    0:11:38  285547.1      0.20     935.0    7832.2 cdb_arbiter/cdb_out_reg_2__rd_v__16_/SE 4371533.0000      0.00  
    0:11:40  285577.4      0.19     914.4    7832.2 memory_station/store_slots_reg_3__rs2_data__6_/SE 4372173.0000      0.00  
    0:11:42  285598.4      0.19     888.4    7832.2 branch_predictor/dirty_f_reg_7_/SE 4372201.5000      0.00  
    0:11:43  285615.4      0.19     878.1    7832.2 arithmetic_station/slots_reg_6__rs1_data__9_/SE 4371859.5000      0.00  
    0:11:45  285621.8      0.18     866.1    7832.2 arithmetic_station/slots_reg_14__rs1_data__3_/SE 4370870.5000      0.00  
    0:11:46  285626.3      0.18     857.0    7832.2 mul_div_station/divider/U_DIV/u_add_PartRem_3_2_3/my_clk_r_REG254_S8/D 4370380.5000      0.00  
    0:11:48  285634.6      0.18     839.3    7832.2 arithmetic_station/slots_reg_14__rs1_data__3_/SE 4369637.0000      0.00  
    0:11:50  285648.4      0.18     823.4    7832.2 arithmetic_station/slots_reg_14__rs1_data__31_/SE 4369570.0000      0.00  
    0:11:52  285666.5      0.17     798.3    7832.2 memory_station/store_slots_reg_5__rs1_data__30_/SE 4369816.5000      0.00  
    0:11:53  285695.5      0.17     785.8    7832.2 mul_div_station/divider/U_DIV/u_add_PartRem_3_2_2/my_clk_r_REG88_S8/D 4370582.5000      0.00  
    0:11:55  285761.7      0.17     777.2    7413.1 arithmetic_station/slots_reg_9__rs1_data__28_/SE 4371208.5000      0.00  
    0:11:56  285780.9      0.17     756.2    7413.1 mul_div_station/divider/U_DIV/u_add_PartRem_3_2_2/my_clk_r_REG232_S8/D 4371019.5000      0.00  
    0:11:58  285787.5      0.16     740.5    7413.1 branch_predictor/dirty_f_reg_7_/SE 4369960.5000      0.00  
    0:12:00  285805.9      0.16     718.6    7413.1 cdb_arbiter/cdb_out_reg_2__rd_v__25_/SE 4370116.5000      0.00  
    0:12:01  285806.9      0.16     698.0    7413.1 arithmetic_station/slots_reg_9__rs1_data__28_/SE 4369425.0000      0.00  
    0:12:02  285822.6      0.16     689.4    7354.9 dcache/data_o[572]        4369068.0000      0.00  
    0:12:04  285867.8      0.15     664.4    7085.7 arithmetic_station/slots_reg_3__rs1_data__27_/D 4369625.0000      0.00  
    0:12:05  285903.5      0.15     654.1    7085.7 arithmetic_station/slots_reg_9__rs2_data__27_/SE 4370571.0000      0.00  
    0:12:05  285903.5      0.15     654.1    7085.7                           4370571.0000      0.00  
    0:12:06  285982.0      0.15     647.1    7085.7                           4373343.5000      0.00  
    0:12:17  286248.5      0.15     626.5    7085.9 memory_station/store_slots_reg_5__rs1_data__30_/SE 4377734.0000      0.00  
    0:12:19  286255.4      0.14     615.5    7085.9 arithmetic_station/slots_reg_7__rs2_data__31_/SE 4377449.0000      0.00  
    0:12:20  286269.0      0.14     602.0    7085.9                           4377602.5000      0.00  
    0:12:21  286403.6      0.14     579.4    7087.8                           4381987.5000      0.00  
    0:12:21  286403.6      0.14     579.4    7087.8                           4381987.5000      0.00  
    0:12:28  285669.1      0.14     573.3    7077.6                           4329190.5000      0.00  
    0:12:28  285669.1      0.14     573.3    7077.6                           4329190.5000      0.00  
    0:12:28  285669.1      0.14     573.3    7077.6                           4329190.5000      0.00  
    0:12:28  285669.1      0.14     573.3    7077.6                           4329190.5000      0.00  
    0:12:28  285669.4      0.14     573.3    7077.6                           4329226.5000      0.00  
    0:12:29  285669.4      0.14     573.3    7077.6                           4329226.5000      0.00  
    0:12:29  285669.4      0.14     573.3    7077.6                           4329226.5000      0.00  
    0:12:29  285669.4      0.14     573.3    7077.6                           4329226.5000      0.00  
    0:12:35  286007.0      0.12     467.9    7112.5                           4342717.0000      0.00  
    0:12:35  286007.0      0.12     467.9    7112.5                           4342717.0000      0.00  
    0:12:35  286007.2      0.13     470.7    7112.5                           4342693.5000      0.00  
    0:12:35  286007.2      0.13     470.7    7112.5                           4342693.5000      0.00  
    0:12:36  286043.1      0.12     461.4    7112.5                           4344050.5000      0.00  
    0:12:37  286043.1      0.12     461.4    7112.5                           4344050.5000      0.00  
    0:12:37  286043.1      0.12     461.4    7112.5                           4344050.5000      0.00  
    0:12:37  286043.1      0.12     461.4    7112.5                           4344050.5000      0.00  
    0:12:37  286043.1      0.12     461.4    7112.5                           4344050.5000      0.00  
    0:12:37  286043.1      0.12     461.4    7112.5                           4344050.5000      0.00  
    0:12:37  286043.1      0.12     461.4    7112.5                           4344050.5000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:12:43  286043.1      0.12     461.4    7112.5                           4344050.5000      0.00  
    0:12:57  280853.7      0.15     650.4    7158.1                           4059047.0000      0.00  
    0:13:01  281008.0      0.14     613.5    7218.8                           4065583.5000      0.00  
    0:13:03  280997.4      0.14     613.3    7218.8                           4065325.7500      0.00  
    0:13:03  280996.6      0.14     613.3    7218.8                           4065311.5000      0.00  
    0:13:03  280996.6      0.14     613.3    7218.8                           4065311.5000      0.00  
    0:13:10  281146.6      0.14     586.3    7182.0                           4075705.5000      0.00  
    0:13:12  280904.8      0.14     584.1    7182.0                           4071608.7500      0.00  
    0:13:15  280806.1      0.14     577.7    7182.0                           4068742.2500      0.00  
    0:13:22  280590.4      0.14     558.3    7181.0                           4062459.7500      0.00  
    0:13:27  280466.2      0.14     548.5    7160.3                           4058150.2500      0.00  
    0:13:31  280548.6      0.14     546.2    6709.5 dcache/data_o[87]         4058383.5000      0.00  
    0:13:32  281036.0      0.14     546.2    5537.5 dcache/mask_i[13]         4073025.5000      0.00  
    0:13:35  281228.0      0.13     525.1    5511.5 arithmetic_station/slots_reg_3__rs1_data__30_/D 4081987.2500      0.00  
    0:13:37  281306.2      0.13     507.1    5599.5 memory_station/cache_addr_reg_29_/D 4085474.2500      0.00  
    0:13:39  281395.6      0.12     483.0    5690.1 branch_predictor/dirty_f_reg_7_/SE 4089527.7500      0.00  
    0:13:41  281463.4      0.12     468.5    5690.1 reorder_buffer/slots_reg_5__rd_v__31_/SE 4092417.7500      0.00  
    0:13:42  281500.7      0.12     459.2    5724.1 branch_predictor/dirty_f_reg_6_/SE 4094209.5000      0.00  
    0:13:44  281538.7      0.11     442.2    5815.6 mul_div_station/divider/U_DIV/u_add_PartRem_3_13_2/my_clk_r_REG1071_S3/D 4095644.5000      0.00  
    0:13:46  281603.6      0.11     423.4    5815.9 arithmetic_station/slots_reg_3__rs1_data__30_/D 4098691.7500      0.00  
    0:13:48  281642.4      0.11     413.0    5889.4 arithmetic_station/slots_reg_9__rs2_data__22_/SE 4100171.7500      0.00  
    0:13:51  281685.5      0.11     396.2    5890.9 mul_div_station/divider/U_DIV/u_add_PartRem_3_4_2/my_clk_r_REG473_S7/D 4101770.2500      0.00  
    0:13:52  281708.1      0.10     387.6    5891.6 arithmetic_station/slots_reg_8__rs1_data__1_/D 4102705.7500      0.00  
    0:13:54  281757.1      0.10     378.6    5891.3 mul_div_station/divider/U_DIV/u_add_PartRem_3_4_1/my_clk_r_REG536_S7/D 4104395.0000      0.00  
    0:13:56  281803.4      0.10     374.5    5891.5 memory_station/store_slots_reg_3__rs1_data__1_/D 4106068.5000      0.00  
    0:13:57  281836.6      0.10     362.8    5891.9 branch_predictor/dirty_f_reg_0_/SE 4107362.0000      0.00  
    0:13:59  281870.9      0.10     338.4    5892.0 mul_div_station/divider/U_DIV/my_clk_r_REG546_S7/D 4108450.2500      0.00  
    0:14:00  281904.4      0.10     332.0    5949.9 arithmetic_station/slots_reg_1__rs2_data__22_/SE 4109780.2500      0.00  
    0:14:01  281954.5      0.10     328.5    5949.9 branch_predictor/dirty_f_reg_0_/SE 4111887.7500      0.00  
    0:14:03  281985.6      0.09     323.7    5949.9 arithmetic_station/slots_reg_5__rs2_data__20_/SE 4112927.7500      0.00  
    0:14:05  282004.7      0.09     311.1    5967.0 memory_station/store_slots_reg_3__rs1_data__14_/D 4113811.0000      0.00  
    0:14:06  282041.7      0.09     307.9    5967.0 branch_station/slots_reg_0__rs2_data__0_/SE 4115274.0000      0.00  
    0:14:07  282064.0      0.09     298.4    5967.0 arithmetic_station/slots_reg_7__rs2_data__18_/SE 4116004.5000      0.00  
    0:14:09  282129.7      0.09     286.5    5967.0 arithmetic_station/slots_reg_9__rs2_data__22_/SE 4118482.7500      0.00  
    0:14:10  282154.0      0.08     282.7    5988.4 arithmetic_station/slots_reg_4__rs2_data__20_/D 4119341.0000      0.00  
    0:14:12  282189.6      0.08     275.7    5988.4 arithmetic_station/slots_reg_5__rs2_data__18_/SE 4120838.0000      0.00  
    0:14:13  282236.1      0.08     260.6    6008.0 arithmetic_station/slots_reg_7__rs2_data__8_/SE 4122623.2500      0.00  
    0:14:14  282276.6      0.08     255.0    6019.2 arithmetic_station/slots_reg_10__rs2_data__24_/SE 4124056.2500      0.00  
    0:14:16  282318.1      0.08     247.0    6025.4 arithmetic_station/slots_reg_9__rs2_data__22_/SE 4125900.0000      0.00  
    0:14:17  282332.4      0.08     242.3    6025.4 branch_predictor/dirty_f_reg_3_/SE 4126412.0000      0.00  
    0:14:18  282369.4      0.07     235.4    6025.4 branch_station/slots_reg_3__rs2_data__30_/SE 4127451.0000      0.00  
    0:14:19  282402.1      0.07     227.8    6025.4 arithmetic_station/slots_reg_2__rs2_data__18_/SE 4128468.0000      0.00  
    0:14:20  282418.1      0.07     225.2    6025.4 mul_div_station/divider/U_DIV/u_add_PartRem_3_8_1/my_clk_r_REG858_S5/D 4128893.0000      0.00  
    0:14:21  282446.0      0.07     221.1    6061.8 branch_predictor/dirty_f_reg_0_/SE 4129979.2500      0.00  
    0:14:23  282497.9      0.26     235.5    5516.6 icache/state_reg_0_/D     4132161.5000      0.00  
    0:14:26  282575.6      0.15     386.1    5516.6 reorder_buffer/slots_reg_25__rd_v__7_/D 4135456.2500      0.00  
    0:14:27  282609.6      0.13     343.4    5516.6 branch_predictor/dirty_f_reg_7_/SE 4137322.7500      0.00  
    0:14:29  282627.2      0.09     284.6    5516.1 icache/state_reg_0_/D     4137844.0000      0.00  
    0:14:31  282661.7      0.08     222.4    5451.6 dcache/data_o[424]        4138962.0000      0.00  
    0:14:32  282715.7      0.07     216.9    5184.5 dcache/data_o[548]        4139974.5000      0.00  
    0:14:33  282754.8      0.07     216.9    4870.3                           4140524.0000      0.00  
    0:14:35  282942.9      0.07     183.1    4885.5                           4148296.2500      0.00  
    0:14:35  282942.9      0.07     183.1    4885.5                           4148296.2500      0.00  
    0:14:38  282961.0      0.07     171.8    4885.5                           4149759.7500      0.00  
    0:14:38  282961.0      0.07     171.8    4885.5                           4149759.7500      0.00  
    0:14:38  282961.0      0.07     171.8    4885.5                           4149759.7500      0.00  
    0:14:50  282365.2      0.07     163.7    5107.5                           4116671.0000      0.00  
CPU Load: 21%, Ram Free: 178 GB, Swap Free: 3 GB, Work Disk Free: 509 GB, Tmp Disk Free: 125 GB
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
CPU Load: 21%, Ram Free: 181 GB, Swap Free: 3 GB, Work Disk Free: 509 GB, Tmp Disk Free: 125 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
for {set i 0} {$i < [getenv ECE411_COMPILE_ITER]} {incr i} {
    eval [getenv ECE411_COMPILE_CMD_INC]
}
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing leakage power optimization. (PWR-850)
CPU Load: 21%, Ram Free: 181 GB, Swap Free: 3 GB, Work Disk Free: 509 GB, Tmp Disk Free: 125 GB
Alib files are up-to-date.
Information: Running optimization using a maximum of 4 cores. (OPT-1500)
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
| Command Line | compile_ultra -retime -incremental -gate_clock                                    |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 127623                                 |
| Number of User Hierarchies                              | 434                                    |
| Sequential Cell Count                                   | 14477                                  |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 17                                     |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 425                                    |
| Design with UPF Data                                    | false                                  |
====================================================================================================
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)



Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
CGOPT MAP DEBUG: cgopt_ctxt.target_lib refresh required directly after link: FALSE

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:28  282418.4      0.07     163.7    5107.5                           4119484.5000      0.00  
    0:00:34  283000.9      0.07     143.3    5108.1                           4172749.5000      0.00  
    0:00:36  282990.3      0.07     143.4    5108.1                           4172532.0000      0.00  
    0:00:38  282978.0      0.07     143.2    5108.1                           4172249.0000      0.00  
    0:00:39  282968.4      0.07     143.1    5108.1                           4171992.5000      0.00  
    0:00:41  282952.5      0.07     143.5    5108.1                           4171604.5000      0.00  
    0:00:43  282948.0      0.07     143.2    5108.1                           4171501.5000      0.00  
    0:00:50  282925.4      0.06     143.5    5106.7                           4170969.0000      0.00  

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
    0:01:07  282949.6      0.06     143.0    5124.7                           4170792.0000      0.00  

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:07  282949.6      0.06     143.0    5124.7                           4170792.0000      0.00  
    0:01:14  285538.0      0.77     255.8    5068.0                           4308537.0000      0.00  
    0:01:22  283640.6      0.76     202.5    5040.5                           4202872.5000      0.00  
    0:01:22  283640.6      0.76     202.5    5040.5                           4202872.5000      0.00  
    0:01:22  283622.8      0.27     163.9    5040.5                           4201910.5000      0.00  
    0:01:22  283622.8      0.27     163.9    5040.5                           4201910.5000      0.00  
    0:01:24  283659.0      0.06     134.3    5121.7                           4203545.0000      0.00  

  Beginning Delay Optimization
  ----------------------------
    0:01:24  283655.0      0.06     134.3    5121.7                           4203517.0000      0.00  
    0:01:24  283688.2      0.06     128.2    5121.7                           4204960.5000      0.00  
    0:01:25  283687.4      0.06     128.2    5121.7                           4204925.5000      0.00  
    0:01:25  283720.4      0.06     126.7    5121.7                           4206262.5000      0.00  
    0:01:26  283718.8      0.06     126.7    5121.7                           4206193.0000      0.00  
    0:01:31  282917.6      0.06     115.3    5843.5                           4199192.0000      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:33  282917.6      0.06     115.3    5843.5                           4199192.0000      0.00  
    0:01:35  283282.1      0.06     114.3    3745.9 dcache/data_o[303]        4207242.0000      0.00  
    0:01:37  283370.1      0.05     107.1    3616.7 arithmetic_station/slots_reg_2__rs1_data__19_/SE 4209336.5000      0.00  
    0:01:39  283412.4      0.05     104.2    3635.7 arithmetic_station/slots_reg_10__rs1_data__6_/SE 4210586.0000      0.00  
    0:01:41  283428.1      0.05     100.1    3635.7 arithmetic_station/slots_reg_4__rs2_data__22_/D 4210711.0000      0.00  
    0:01:42  283484.2      0.05      98.4    3290.5 branch_predictor/dirty_f_reg_2_/D 4211584.5000      0.00  
    0:01:43  283501.8      0.05      95.9    3290.5 arithmetic_station/slots_reg_1__rs2_data__6_/SE 4211730.5000      0.00  
    0:01:46  283522.8      0.05      92.7    3290.5 arithmetic_station/slots_reg_14__rs2_data__14_/SE 4212215.5000      0.00  
    0:01:48  283552.1      0.05      88.3    3290.5 arithmetic_station/slots_reg_2__rs2_data__17_/SE 4212952.5000      0.00  
    0:01:49  283582.1      0.04      85.8    3290.5 arithmetic_station/slots_reg_1__rs1_data__12_/SE 4213443.0000      0.00  
    0:01:51  283606.6      0.04      81.3    3290.5 arithmetic_station/slots_reg_15__rs1_data__14_/SE 4213919.5000      0.00  
    0:01:52  283614.8      0.04      78.8    3290.5 arithmetic_station/slots_reg_9__rs2_data__30_/SE 4214037.0000      0.00  
    0:01:53  283631.6      0.04      74.8    3290.5 arithmetic_station/slots_reg_12__rs2_data__16_/SE 4214153.5000      0.00  
    0:01:55  283675.5      0.04      71.6    3290.5 arithmetic_station/slots_reg_14__rs1_data__4_/D 4215491.5000      0.00  
    0:01:56  283694.1      0.04      66.8    3290.5 arithmetic_station/slots_reg_8__rs2_data__27_/SE 4215887.5000      0.00  
    0:01:58  283706.3      0.04      64.6    3290.5 branch_station/slots_reg_0__rs2_data__30_/SE 4216006.0000      0.00  
    0:01:59  283733.2      0.04      63.0    3290.5 arithmetic_station/slots_reg_13__rs2_data__30_/SE 4216795.0000      0.00  
    0:02:01  283749.4      0.03      61.1    3290.5 branch_station/slots_reg_3__rs2_data__4_/SE 4216988.0000      0.00  
    0:02:03  283775.5      0.03      57.5    3290.5 mul_div_station/divider/U_DIV/u_add_PartRem_3_8_3/my_clk_r_REG942_S5/D 4217580.5000      0.00  
    0:02:04  283798.1      0.03      56.1    3290.5 arithmetic_station/slots_reg_12__rs2_data__30_/SE 4218081.0000      0.00  
    0:02:06  283815.9      0.03      52.5    3290.5 branch_station/slots_reg_0__rs2_data__30_/SE 4218446.0000      0.00  
    0:02:07  283833.7      0.03      52.3    3290.5 arithmetic_station/slots_reg_7__rs2_data__2_/D 4218994.5000      0.00  
    0:02:08  283842.5      0.03      51.2    3290.5 arithmetic_station/slots_reg_7__rs1_data__30_/SE 4219120.5000      0.00  
    0:02:09  283893.1      0.03      50.8    2966.7 dcache/tag_o[72]          4219832.0000      0.00  
    0:02:09  283932.2      0.03      50.8    2657.4                           4220381.5000      0.00  
    0:02:17  283386.3      0.03      51.0    2657.1                           4189422.0000      0.00  
    0:02:17  283386.3      0.03      51.0    2657.1                           4189422.0000      0.00  
    0:02:17  283387.4      0.03      49.6    2657.1                           4189521.0000      0.00  
    0:02:17  283387.4      0.03      49.6    2657.1                           4189521.0000      0.00  
    0:02:21  283613.0      0.03      31.1    2660.4                           4196823.5000      0.00  
    0:02:21  283609.8      0.03      31.0    2660.4                           4196684.0000      0.00  
    0:02:22  283642.2      0.02      27.2    2660.4                           4198266.5000      0.00  
    0:02:22  283640.6      0.02      27.2    2660.4                           4198196.5000      0.00  
    0:02:23  283640.9      0.02      26.6    2660.4                           4198354.0000      0.00  
    0:02:25  283653.4      0.02      24.8    2660.4                           4198519.5000      0.00  
    0:02:26  283685.3      0.02      22.7    2660.4                           4199516.5000      0.00  
    0:02:27  283709.5      0.02      21.1    2660.4                           4200195.0000      0.00  
    0:02:29  283731.1      0.02      18.7    2660.4                           4200740.0000      0.00  
    0:02:31  283734.8      0.02      18.2    2660.4                           4200878.0000      0.00  
    0:02:37  283490.9      0.02      18.6    2653.7                           4187291.7500      0.00  
    0:02:37  283490.9      0.02      18.6    2653.7                           4187291.7500      0.00  
    0:02:38  283493.0      0.02      18.6    2653.7                           4187437.5000      0.00  
    0:02:38  283493.0      0.02      18.6    2653.7                           4187437.5000      0.00  
    0:02:39  283520.4      0.02      18.1    2653.7                           4188520.2500      0.00  
    0:02:39  283520.4      0.02      18.1    2653.7                           4188520.2500      0.00  
    0:02:39  283520.4      0.02      18.1    2653.7                           4188520.2500      0.00  
    0:02:39  283520.4      0.02      18.1    2653.7                           4188520.2500      0.00  
    0:02:39  283520.4      0.02      18.1    2653.7                           4188520.2500      0.00  
    0:02:40  283520.4      0.02      18.1    2653.7                           4188520.2500      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:02:41  283520.4      0.02      18.1    2653.7                           4188520.2500      0.00  
    0:02:48  283459.2      0.02      18.6    2654.5                           4185232.7500      0.00  
    0:02:49  283317.4      0.02      18.4    2653.0                           4181953.7500      0.00  
    0:02:52  283125.4      0.02      18.6    2652.9                           4177004.7500      0.00  
    0:02:55  282749.5      0.02      18.5    2652.6                           4167584.7500      0.00  
    0:03:00  282391.2      0.02      18.2    2652.6                           4157130.5000      0.00  
    0:03:04  282192.5      0.02      18.0    2652.6                           4150287.2500      0.00  
    0:03:09  282122.0      0.02      17.0    2531.9 dcache/data_o[773]        4141235.7500      0.00  
    0:03:10  282391.0      0.02      16.9    2018.6 arithmetic_station/slots_reg_1__rs1_data__30_/SE 4148599.7500      0.00  
    0:03:11  282397.6      0.02      16.6    2018.6 arithmetic_station/slots_reg_1__rs1_data__30_/SE 4148692.2500      0.00  
    0:03:14  282407.2      0.02      16.4    1994.5 icache/tag_o[40]          4148919.7500      0.00  
    0:03:15  282492.3      0.02      16.6    1856.7                           4150136.0000      0.00  
    0:03:24  281285.7      0.04      74.2    1893.4                           4101835.0000      0.00  
    0:03:27  281343.5      0.03      59.1    1893.4                           4103600.2500      0.00  
    0:03:27  281343.5      0.03      59.1    1893.4                           4103600.2500      0.00  
    0:03:34  281764.3      0.02      24.9    2179.5                           4123344.2500      0.00  
    0:03:34  281764.3      0.02      24.9    2179.5                           4123344.2500      0.00  
    0:03:34  281764.3      0.02      24.9    2179.5                           4123344.2500      0.00  
    0:03:34  281764.3      0.02      24.9    2179.5                           4123344.2500      0.00  
    0:03:34  281764.3      0.02      24.9    2179.5                           4123344.2500      0.00  
    0:03:34  281764.3      0.02      24.9    2179.5                           4123344.2500      0.00  
    0:03:36  281758.7      0.02      24.3    2179.5                           4123058.0000      0.00  
    0:03:38  281755.0      0.02      24.1    2179.5                           4122793.7500      0.00  
    0:03:41  281749.9      0.02      23.9    2179.5                           4122543.7500      0.00  
    0:03:42  281745.1      0.02      23.6    2179.5                           4122362.2500      0.00  
    0:03:45  281735.8      0.02      23.2    2179.5                           4122012.5000      0.00  
    0:03:47  281729.4      0.02      23.0    2179.5                           4121789.5000      0.00  
    0:03:50  281727.0      0.02      22.9    2179.5                           4121756.7500      0.00  
    0:03:51  281727.0      0.02      22.9    2179.5                           4121767.0000      0.00  
    0:03:51  281727.0      0.02      22.9    2179.5                           4121767.0000      0.00  
    0:03:51  281728.6      0.02      22.6    2179.5                           4121866.0000      0.00  
    0:04:03  281431.2      0.02      22.5    2123.7                           4104598.2500      0.00  
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
CPU Load: 10%, Ram Free: 195 GB, Swap Free: 3 GB, Work Disk Free: 509 GB, Tmp Disk Free: 125 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing leakage power optimization. (PWR-850)
CPU Load: 10%, Ram Free: 195 GB, Swap Free: 3 GB, Work Disk Free: 509 GB, Tmp Disk Free: 125 GB
Alib files are up-to-date.
Information: Running optimization using a maximum of 4 cores. (OPT-1500)
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
| Command Line | compile_ultra -retime -incremental -gate_clock                                    |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 128895                                 |
| Number of User Hierarchies                              | 434                                    |
| Sequential Cell Count                                   | 14477                                  |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 17                                     |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 425                                    |
| Design with UPF Data                                    | false                                  |
====================================================================================================
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)



Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
CGOPT MAP DEBUG: cgopt_ctxt.target_lib refresh required directly after link: FALSE

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:26  281431.2      0.02      22.5    2123.7                           4104598.2500      0.00  
    0:00:37  281831.8      0.02      12.7    2124.0                           4133989.2500      0.00  
    0:00:38  281821.5      0.02      12.7    2124.0                           4133819.0000      0.00  
    0:00:39  281815.9      0.02      12.7    2124.0                           4133716.2500      0.00  
    0:00:39  281795.4      0.02      12.6    2124.0                           4133341.7500      0.00  

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
    0:01:01  281261.8      0.02      11.3    2214.5                           4124237.5000      0.00  

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:01  281261.8      0.02      11.3    2214.5                           4124237.5000      0.00  
    0:01:07  285330.8      2.59    8012.0    2132.8                           4338416.0000      0.00  
    0:01:14  283162.1      2.56    7797.4    2114.3                           4213763.5000      0.00  
    0:01:14  283162.1      2.56    7797.4    2114.3                           4213763.5000      0.00  
    0:01:14  283138.4      1.94    6369.2    2114.3                           4212486.5000      0.00  
    0:01:14  283138.4      1.94    6369.2    2114.3                           4212486.5000      0.00  
    0:01:17  282987.9      0.02      10.4    2815.2                           4202610.0000      0.00  

  Beginning Delay Optimization
  ----------------------------
    0:01:17  282984.9      0.02      10.4    2815.2                           4202506.5000      0.00  
    0:01:18  283014.2      0.02       9.8    2815.2                           4203597.5000      0.00  
    0:01:18  283011.0      0.02       9.8    2815.2                           4203458.0000      0.00  
    0:01:19  283033.4      0.02       9.8    2815.2                           4204451.5000      0.00  
    0:01:19  283033.4      0.02       9.8    2815.2                           4204451.5000      0.00  
    0:01:22  282775.1      0.02       8.8    2815.2                           4195554.0000      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:24  282775.1      0.02       8.8    2815.2                           4195554.0000      0.00  
    0:01:26  283087.1      0.02       8.8    2379.5 dcache/n59                4206739.0000      0.00  
    0:01:28  283107.6      0.01       8.2    2382.9 mul_div_station/divider/U_DIV/u_add_PartRem_3_6_2/my_clk_r_REG630_S6/D 4206262.0000      0.00  
    0:01:30  283119.3      0.01       7.5    2382.9 arithmetic_station/slots_reg_12__rs1_data__31_/D 4206395.0000      0.00  
    0:01:31  283142.9      0.01       5.3    2407.0 reorder_buffer/slots_reg_19__pc__30_/SE 4207265.0000      0.00  
    0:01:33  283163.7      0.01       4.5    2377.1 icache/data_o[998]        4207659.5000      0.00  
    0:01:35  282962.1      0.01       4.4    1729.4 arithmetic_station/slots_reg_6__rs2_data__5_/D 4195330.5000      0.00  
    0:01:36  282991.3      0.01       3.7    1729.4 arithmetic_station/slots_reg_2__rs1_data__27_/SE 4196024.5000      0.00  
    0:01:37  283020.3      0.01       3.0    1729.4 arithmetic_station/slots_reg_8__rs2_data__10_/SE 4196690.0000      0.00  
    0:01:38  283033.1      0.01       2.7    1728.6 arithmetic_station/slots_reg_6__rs2_data__25_/SE 4196996.5000      0.00  
    0:01:40  283051.7      0.01       2.2    1728.6 arithmetic_station/slots_reg_1__rs1_data__29_/SE 4197310.0000      0.00  
    0:01:41  283071.4      0.01       1.9    1728.6 branch_predictor/dirty_f_reg_3_/SE 4197759.5000      0.00  
    0:01:42  283098.8      0.01       1.2    1728.6 arithmetic_station/slots_reg_10__rs2_data__24_/SE 4198482.5000      0.00  
    0:01:43  283116.9      0.00       0.9    1728.6 arithmetic_station/slots_reg_6__rs1_data__22_/SE 4198852.5000      0.00  
    0:01:44  283125.4      0.00       0.7    1728.6 arithmetic_station/slots_reg_9__rs2_data__6_/SE 4199097.5000      0.00  
    0:01:46  283143.2      0.00       0.4    1728.6 arithmetic_station/slots_reg_5__rs2_data__31_/SE 4199336.5000      0.00  
    0:01:48  283137.4      0.00       0.4    1610.1                           4195754.5000      0.00  
    0:01:56  282206.6      0.00       0.4    1611.5                           4143631.2500      0.00  
    0:01:56  282206.6      0.00       0.4    1611.5                           4143631.2500      0.00  
    0:01:56  282210.1      0.00       0.4    1611.5                           4143844.0000      0.00  
    0:01:56  282210.1      0.00       0.4    1611.5                           4143844.0000      0.00  
    0:01:57  282258.8      0.00       0.2    1611.5                           4145545.5000      0.00  
    0:01:57  282255.3      0.01       0.6    1611.5                           4145427.7500      0.00  
    0:02:00  282302.6      0.00       0.0    1611.5                           4147797.2500      0.00  
    0:02:00  282301.9      0.00       0.0    1611.5                           4147762.2500      0.00  
    0:02:01  282319.1      0.00       0.0    1612.5                           4148605.5000      0.00  
    0:02:02  282319.7      0.00       0.0    1612.5                           4148599.5000      0.00  
    0:02:09  282068.3      0.00       0.0    1613.1                           4133023.0000      0.00  
    0:02:09  282068.3      0.00       0.0    1613.1                           4133023.0000      0.00  
    0:02:09  282068.6      0.00       0.0    1613.1                           4133060.5000      0.00  
    0:02:09  282068.6      0.00       0.0    1613.1                           4133060.5000      0.00  
    0:02:10  282091.7      0.00       0.0    1613.1                           4134248.0000      0.00  
    0:02:10  282090.9      0.00       0.0    1613.1                           4134213.2500      0.00  
    0:02:10  282090.9      0.00       0.0    1613.1                           4134213.2500      0.00  
    0:02:10  282090.9      0.00       0.0    1613.1                           4134213.2500      0.00  
    0:02:10  282090.9      0.00       0.0    1613.1                           4134213.2500      0.00  
    0:02:11  282090.9      0.00       0.0    1613.1                           4134213.2500      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:02:11  282090.9      0.00       0.0    1613.1                           4134213.2500      0.00  
    0:02:17  282027.3      0.00       0.0    1614.2                           4130650.2500      0.00  
    0:02:19  281874.4      0.00       0.0    1613.6                           4127236.7500      0.00  
    0:02:22  281762.1      0.00       0.0    1613.6                           4124414.7500      0.00  
    0:02:26  281395.3      0.00       0.0    1613.6                           4111396.0000      0.00  
    0:02:30  281278.0      0.00       0.0    1613.6                           4108323.7500      0.00  
    0:02:36  281124.0      0.00       0.0    1613.6                           4098010.2500      0.00  
    0:02:38  281323.2      0.00       0.0    1405.7 arithmetic_station/slots_reg_1__rs1_data__18_/SE 4103463.7500      0.00  
    0:02:45  281157.5      0.00       0.0    1289.4                           4085430.7500      0.00  
    0:02:45  281157.5      0.00       0.0    1289.4                           4085430.7500      0.00  
    0:02:45  281157.5      0.00       0.0    1289.4                           4085430.7500      0.00  
    0:02:45  281157.5      0.00       0.0    1289.4                           4085430.7500      0.00  
    0:02:54  281128.0      0.00       0.0    1289.4                           4082876.0000      0.00  
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
CPU Load: 5%, Ram Free: 201 GB, Swap Free: 3 GB, Work Disk Free: 509 GB, Tmp Disk Free: 125 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing leakage power optimization. (PWR-850)
CPU Load: 5%, Ram Free: 201 GB, Swap Free: 3 GB, Work Disk Free: 509 GB, Tmp Disk Free: 125 GB
Alib files are up-to-date.
Information: Running optimization using a maximum of 4 cores. (OPT-1500)
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
| Command Line | compile_ultra -retime -incremental -gate_clock                                    |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 129788                                 |
| Number of User Hierarchies                              | 434                                    |
| Sequential Cell Count                                   | 14354                                  |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 17                                     |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 425                                    |
| Design with UPF Data                                    | false                                  |
====================================================================================================
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)



Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
CGOPT MAP DEBUG: cgopt_ctxt.target_lib refresh required directly after link: FALSE

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:26  281128.0      0.00       0.0    1289.4                           4082876.0000      0.00  
    0:00:26  281128.0      0.00       0.0    1289.4                           4082876.0000      0.00  

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
    0:00:50  280906.9      0.00       0.0    1290.3                           4079106.5000      0.00  

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:50  280906.9      0.00       0.0    1290.3                           4079106.5000      0.00  
    0:00:56  283705.8      1.86   12019.5    1290.3                           4228141.0000      0.00  
    0:01:02  282876.9      1.86   11575.8    1296.3                           4179213.5000      0.00  
    0:01:02  282876.9      1.86   11575.8    1296.3                           4179213.5000      0.00  
    0:01:02  282880.7      1.85   11491.2    1296.3                           4179382.5000      0.00  
    0:01:02  282880.7      1.85   11491.2    1296.3                           4179382.5000      0.00  
    0:01:05  282596.0      0.00       0.1    2884.1                           4164410.0000      0.00  

  Beginning Delay Optimization
  ----------------------------
    0:01:06  282594.7      0.00       0.1    2884.1                           4164389.5000      0.00  
    0:01:06  282598.4      0.00       0.1    2884.1                           4164546.7500      0.00  
    0:01:06  282598.4      0.00       0.1    2884.1                           4164546.7500      0.00  
    0:01:06  282598.4      0.00       0.1    2884.1                           4164546.7500      0.00  
    0:01:06  282598.4      0.00       0.1    2884.1                           4164546.7500      0.00  
    0:01:07  282555.6      0.00       0.1    2884.1                           4164081.5000      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:09  282555.6      0.00       0.1    2884.1                           4164081.5000      0.00  
    0:01:13  282610.4      0.00       0.0    1608.0 memory_station/store_slots_reg_2__rs1_data__15_/D 4162278.7500      0.00  
    0:01:16  282566.3      0.00       0.0     968.8                           4154367.5000      0.00  
    0:01:22  282021.5      0.00       0.0     969.8                           4124772.7500      0.00  
    0:01:22  282021.5      0.00       0.0     969.8                           4124772.7500      0.00  
    0:01:22  282021.5      0.00       0.0     969.8                           4124772.7500      0.00  
    0:01:22  282021.5      0.00       0.0     969.8                           4124772.7500      0.00  
    0:01:23  282021.5      0.00       0.0     969.8                           4124772.7500      0.00  
    0:01:23  282021.5      0.00       0.0     969.8                           4124772.7500      0.00  
    0:01:23  282021.5      0.00       0.0     969.8                           4124772.7500      0.00  
    0:01:23  282021.5      0.00       0.0     969.8                           4124772.7500      0.00  
    0:01:23  282021.5      0.00       0.0     969.8                           4124772.7500      0.00  
    0:01:24  282021.5      0.00       0.0     969.8                           4124772.7500      0.00  
    0:01:30  281887.2      0.00       0.0     970.7                           4117249.2500      0.00  
    0:01:30  281887.2      0.00       0.0     970.7                           4117249.2500      0.00  
    0:01:30  281887.2      0.00       0.0     970.7                           4117249.2500      0.00  
    0:01:30  281887.2      0.00       0.0     970.7                           4117249.2500      0.00  
    0:01:30  281887.2      0.00       0.0     970.7                           4117249.2500      0.00  
    0:01:30  281887.2      0.00       0.0     970.7                           4117249.2500      0.00  
    0:01:30  281887.2      0.00       0.0     970.7                           4117249.2500      0.00  
    0:01:30  281887.2      0.00       0.0     970.7                           4117249.2500      0.00  
    0:01:30  281887.2      0.00       0.0     970.7                           4117249.2500      0.00  
    0:01:31  281887.2      0.00       0.0     970.7                           4117249.2500      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:31  281887.2      0.00       0.0     970.7                           4117249.2500      0.00  
    0:01:37  281860.3      0.00       0.0     971.7                           4115811.5000      0.00  
    0:01:38  281839.0      0.00       0.0     971.7                           4115426.7500      0.00  
    0:01:40  281817.7      0.00       0.0     971.7                           4114920.0000      0.00  
    0:01:44  281215.2      0.00       0.0     971.1                           4085506.0000      0.00  
    0:01:47  281103.3      0.00       0.0     971.1                           4080570.7500      0.00  
    0:01:52  281016.8      0.00       0.0     938.7 icache/data_o[54]         4074803.0000      0.00  
    0:01:56  281197.2      0.00       0.0     729.9                           4078450.0000      0.00  
    0:01:58  281135.4      0.00       0.0     730.3                           4077418.0000      0.00  
    0:01:58  281135.4      0.00       0.0     730.3                           4077418.0000      0.00  
    0:01:58  281135.4      0.00       0.0     730.3                           4077418.0000      0.00  
    0:01:58  281135.4      0.00       0.0     730.3                           4077418.0000      0.00  
    0:02:08  281116.3      0.00       0.0     758.8                           4076788.2500      0.00  
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
CPU Load: 5%, Ram Free: 190 GB, Swap Free: 3 GB, Work Disk Free: 509 GB, Tmp Disk Free: 125 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing leakage power optimization. (PWR-850)
CPU Load: 5%, Ram Free: 190 GB, Swap Free: 3 GB, Work Disk Free: 509 GB, Tmp Disk Free: 125 GB
Alib files are up-to-date.
Information: Running optimization using a maximum of 4 cores. (OPT-1500)
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
| Command Line | compile_ultra -retime -incremental -gate_clock                                    |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 130170                                 |
| Number of User Hierarchies                              | 434                                    |
| Sequential Cell Count                                   | 14304                                  |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 17                                     |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 425                                    |
| Design with UPF Data                                    | false                                  |
====================================================================================================
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)



Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
CGOPT MAP DEBUG: cgopt_ctxt.target_lib refresh required directly after link: FALSE

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:24  281116.3      0.00       0.0     758.8                           4076788.2500      0.00  
    0:00:24  281116.3      0.00       0.0     758.8                           4076788.2500      0.00  

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
    0:00:44  281098.5      0.00       0.0     840.5                           4076434.2500      0.00  

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:44  281098.5      0.00       0.0     840.5                           4076434.2500      0.00  
    0:00:49  282292.0      2.37    5851.6     811.9                           4140758.7500      0.00  
    0:00:55  282106.3      2.36    5573.2     735.0                           4127883.0000      0.00  
    0:00:55  282106.3      2.36    5573.2     735.0                           4127883.0000      0.00  
    0:00:55  282009.8      1.87    4588.7     735.0                           4122690.2500      0.00  
    0:00:55  282009.8      1.87    4588.7     735.0                           4122690.2500      0.00  
    0:00:56  281888.0      0.01       0.5    1004.0                           4116262.7500      0.00  

  Beginning Delay Optimization
  ----------------------------
    0:00:56  281888.0      0.01       0.5    1004.0                           4116262.7500      0.00  
    0:00:56  281888.0      0.01       0.5    1004.0                           4116262.7500      0.00  
    0:00:56  281888.0      0.01       0.5    1004.0                           4116262.7500      0.00  
    0:00:56  281888.0      0.01       0.5    1004.0                           4116262.7500      0.00  
    0:00:57  281888.0      0.01       0.5    1004.0                           4116262.7500      0.00  
    0:00:58  281810.3      0.01       0.2    1004.0                           4116161.5000      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:00  281810.3      0.01       0.2    1004.0                           4116161.5000      0.00  
    0:01:04  281864.0      0.00       0.0     995.8 dcache/rst                4118832.2500      0.00  
    0:01:05  281800.7      0.00       0.0     729.8                           4115340.2500      0.00  
    0:01:11  281515.8      0.00       0.0     732.0                           4099733.7500      0.00  
    0:01:12  281515.8      0.00       0.0     732.0                           4099733.7500      0.00  
    0:01:12  281515.8      0.00       0.0     732.0                           4099733.7500      0.00  
    0:01:12  281515.8      0.00       0.0     732.0                           4099733.7500      0.00  
    0:01:12  281515.8      0.00       0.0     732.0                           4099733.7500      0.00  
    0:01:12  281515.8      0.00       0.0     732.0                           4099733.7500      0.00  
    0:01:12  281515.8      0.00       0.0     732.0                           4099733.7500      0.00  
    0:01:12  281515.8      0.00       0.0     732.0                           4099733.7500      0.00  
    0:01:12  281515.8      0.00       0.0     732.0                           4099733.7500      0.00  
    0:01:13  281515.8      0.00       0.0     732.0                           4099733.7500      0.00  
    0:01:19  281319.5      0.00       0.0     733.5                           4089019.5000      0.00  
    0:01:19  281319.5      0.00       0.0     733.5                           4089019.5000      0.00  
    0:01:19  281319.5      0.00       0.0     733.5                           4089019.5000      0.00  
    0:01:19  281319.5      0.00       0.0     733.5                           4089019.5000      0.00  
    0:01:19  281319.5      0.00       0.0     733.5                           4089019.5000      0.00  
    0:01:19  281319.5      0.00       0.0     733.5                           4089019.5000      0.00  
    0:01:19  281319.5      0.00       0.0     733.5                           4089019.5000      0.00  
    0:01:19  281319.5      0.00       0.0     733.5                           4089019.5000      0.00  
    0:01:19  281319.5      0.00       0.0     733.5                           4089019.5000      0.00  
    0:01:20  281319.5      0.00       0.0     733.5                           4089019.5000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:21  281319.5      0.00       0.0     733.5                           4089019.5000      0.00  
    0:01:26  281224.0      0.00       0.0     734.4                           4083707.2500      0.00  
    0:01:27  281208.6      0.00       0.0     733.2                           4083275.5000      0.00  
    0:01:30  281135.4      0.00       0.0     733.2                           4079946.0000      0.00  
    0:01:35  281061.2      0.00       0.0     733.2                           4077348.2500      0.00  
    0:01:39  281024.5      0.00       0.0     732.9 icache/net875028          4074389.7500      0.00  
    0:01:44  281003.2      0.00       0.0     730.1                           4075863.0000      0.00  
    0:01:44  281003.2      0.00       0.0     730.1                           4075863.0000      0.00  
    0:01:44  281003.2      0.00       0.0     730.1                           4075863.0000      0.00  
    0:01:44  281003.2      0.00       0.0     730.1                           4075863.0000      0.00  
    0:01:54  280986.7      0.00       0.0     730.1                           4075205.7500      0.00  
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
CPU Load: 3%, Ram Free: 202 GB, Swap Free: 3 GB, Work Disk Free: 510 GB, Tmp Disk Free: 125 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing leakage power optimization. (PWR-850)
CPU Load: 3%, Ram Free: 202 GB, Swap Free: 3 GB, Work Disk Free: 510 GB, Tmp Disk Free: 125 GB
Alib files are up-to-date.
Information: Running optimization using a maximum of 4 cores. (OPT-1500)
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
| Command Line | compile_ultra -retime -incremental -gate_clock                                    |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 130263                                 |
| Number of User Hierarchies                              | 434                                    |
| Sequential Cell Count                                   | 14300                                  |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 17                                     |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 425                                    |
| Design with UPF Data                                    | false                                  |
====================================================================================================
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)



Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
CGOPT MAP DEBUG: cgopt_ctxt.target_lib refresh required directly after link: FALSE

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:23  280986.7      0.00       0.0     730.1                           4075205.7500      0.00  
    0:00:23  280986.7      0.00       0.0     730.1                           4075205.7500      0.00  

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
    0:00:43  280973.2      0.00       0.0     730.1                           4074968.5000      0.00  

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:43  280973.2      0.00       0.0     730.1                           4074968.5000      0.00  
    0:00:48  282879.1      2.08   12447.2     730.1                           4175244.0000      0.00  
    0:00:54  282804.9      2.07   12190.3     732.6                           4168453.2500      0.00  
    0:00:54  282804.9      2.07   12190.3     732.6                           4168453.2500      0.00  
    0:00:54  282802.2      2.06   12174.3     732.6                           4168281.7500      0.00  
    0:00:54  282802.2      2.06   12174.3     732.6                           4168281.7500      0.00  
    0:00:56  282610.9      0.00       0.0     996.9                           4159077.7500      0.00  

  Beginning Delay Optimization
  ----------------------------
    0:00:56  282610.9      0.00       0.0     996.9                           4159077.7500      0.00  
    0:00:57  282610.9      0.00       0.0     996.9                           4159077.7500      0.00  
    0:00:57  282610.9      0.00       0.0     996.9                           4159077.7500      0.00  
    0:00:57  282610.9      0.00       0.0     996.9                           4159077.7500      0.00  
    0:00:57  282610.9      0.00       0.0     996.9                           4159077.7500      0.00  
    0:00:58  282610.9      0.00       0.0     996.9                           4159056.5000      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:00  282610.9      0.00       0.0     996.9                           4159056.5000      0.00  
    0:01:03  282486.7      0.00       0.0     912.8 memory_station/rst        4152003.2500      0.00  
    0:01:06  282164.1      0.00       0.0     729.8                           4134368.5000      0.00  
    0:01:11  281571.7      0.00       0.0     731.7                           4102490.7500      0.00  
    0:01:11  281571.7      0.00       0.0     731.7                           4102490.7500      0.00  
    0:01:11  281571.7      0.00       0.0     731.7                           4102490.7500      0.00  
    0:01:11  281571.7      0.00       0.0     731.7                           4102490.7500      0.00  
    0:01:11  281571.7      0.00       0.0     731.7                           4102490.7500      0.00  
    0:01:11  281571.7      0.00       0.0     731.7                           4102490.7500      0.00  
    0:01:11  281571.7      0.00       0.0     731.7                           4102490.7500      0.00  
    0:01:12  281571.7      0.00       0.0     731.7                           4102490.7500      0.00  
    0:01:12  281571.7      0.00       0.0     731.7                           4102490.7500      0.00  
    0:01:13  281571.7      0.00       0.0     731.7                           4102490.7500      0.00  
    0:01:19  281334.4      0.00       0.0     731.7                           4089519.0000      0.00  
    0:01:19  281334.4      0.00       0.0     731.7                           4089519.0000      0.00  
    0:01:19  281334.4      0.00       0.0     731.7                           4089519.0000      0.00  
    0:01:19  281334.4      0.00       0.0     731.7                           4089519.0000      0.00  
    0:01:19  281334.4      0.00       0.0     731.7                           4089519.0000      0.00  
    0:01:19  281334.4      0.00       0.0     731.7                           4089519.0000      0.00  
    0:01:19  281334.4      0.00       0.0     731.7                           4089519.0000      0.00  
    0:01:20  281334.4      0.00       0.0     731.7                           4089519.0000      0.00  
    0:01:20  281334.4      0.00       0.0     731.7                           4089519.0000      0.00  
    0:01:21  281334.4      0.00       0.0     731.7                           4089519.0000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:21  281334.4      0.00       0.0     731.7                           4089519.0000      0.00  
    0:01:27  281267.9      0.00       0.0     731.8                           4085691.7500      0.00  
    0:01:28  281250.9      0.00       0.0     731.8                           4085247.5000      0.00  
    0:01:31  281240.0      0.00       0.0     731.8                           4084982.2500      0.00  
    0:01:36  281140.5      0.00       0.0     731.8                           4080675.7500      0.00  
    0:01:40  281084.9      0.00       0.0     731.8                           4076911.7500      0.00  
    0:01:46  281048.7      0.00       0.0     730.0                           4076925.5000      0.00  
    0:01:46  281048.7      0.00       0.0     730.0                           4076925.5000      0.00  
    0:01:46  281048.7      0.00       0.0     730.0                           4076925.5000      0.00  
    0:01:46  281048.7      0.00       0.0     730.0                           4076925.5000      0.00  
    0:01:55  281018.9      0.00       0.0     730.0                           4075516.0000      0.00  
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
CPU Load: 3%, Ram Free: 202 GB, Swap Free: 3 GB, Work Disk Free: 510 GB, Tmp Disk Free: 125 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing leakage power optimization. (PWR-850)
CPU Load: 3%, Ram Free: 202 GB, Swap Free: 3 GB, Work Disk Free: 510 GB, Tmp Disk Free: 125 GB
Alib files are up-to-date.
Information: Running optimization using a maximum of 4 cores. (OPT-1500)
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
| Command Line | compile_ultra -retime -incremental -gate_clock                                    |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 130395                                 |
| Number of User Hierarchies                              | 434                                    |
| Sequential Cell Count                                   | 14297                                  |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 17                                     |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 425                                    |
| Design with UPF Data                                    | false                                  |
====================================================================================================
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)



Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
CGOPT MAP DEBUG: cgopt_ctxt.target_lib refresh required directly after link: FALSE

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:25  281018.9      0.00       0.0     730.0                           4075516.0000      0.00  
    0:00:25  281018.9      0.00       0.0     730.0                           4075516.0000      0.00  

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
    0:00:41  281018.9      0.00       0.0     730.0                           4075516.0000      0.00  

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:41  281018.9      0.00       0.0     730.0                           4075516.0000      0.00  
    0:00:47  282873.8      2.22   13939.7     730.0                           4175087.7500      0.00  
    0:00:52  282791.8      2.21   13706.8     732.3                           4168077.7500      0.00  
    0:00:52  282791.8      2.21   13706.8     732.3                           4168077.7500      0.00  
    0:00:52  282782.8      2.12   12768.2     732.3                           4167561.7500      0.00  
    0:00:53  282782.8      2.12   12768.2     732.3                           4167561.7500      0.00  
    0:00:55  282601.4      0.00       0.0     996.6                           4158731.2500      0.00  

  Beginning Delay Optimization
  ----------------------------
    0:00:55  282601.4      0.00       0.0     996.6                           4158731.2500      0.00  
    0:00:55  282601.4      0.00       0.0     996.6                           4158731.2500      0.00  
    0:00:55  282601.4      0.00       0.0     996.6                           4158731.2500      0.00  
    0:00:55  282601.4      0.00       0.0     996.6                           4158731.2500      0.00  
    0:00:55  282601.4      0.00       0.0     996.6                           4158731.2500      0.00  
    0:00:56  282601.9      0.00       0.0     996.6                           4158714.7500      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:58  282601.9      0.00       0.0     996.6                           4158714.7500      0.00  
    0:01:01  282374.7      0.00       0.0     912.8 icache/rst                4145925.7500      0.00  
    0:01:04  282184.0      0.00       0.0     729.8                           4135589.7500      0.00  
    0:01:10  281551.5      0.00       0.0     731.7                           4101452.5000      0.00  
    0:01:10  281551.5      0.00       0.0     731.7                           4101452.5000      0.00  
    0:01:10  281551.5      0.00       0.0     731.7                           4101452.5000      0.00  
    0:01:10  281551.5      0.00       0.0     731.7                           4101452.5000      0.00  
    0:01:10  281551.5      0.00       0.0     731.7                           4101452.5000      0.00  
    0:01:10  281551.5      0.00       0.0     731.7                           4101452.5000      0.00  
    0:01:10  281551.5      0.00       0.0     731.7                           4101452.5000      0.00  
    0:01:10  281551.5      0.00       0.0     731.7                           4101452.5000      0.00  
    0:01:10  281551.5      0.00       0.0     731.7                           4101452.5000      0.00  
    0:01:12  281551.5      0.00       0.0     731.7                           4101452.5000      0.00  
    0:01:17  281360.7      0.00       0.0     731.8                           4090923.0000      0.00  
    0:01:17  281360.7      0.00       0.0     731.8                           4090923.0000      0.00  
    0:01:17  281360.7      0.00       0.0     731.8                           4090923.0000      0.00  
    0:01:17  281360.7      0.00       0.0     731.8                           4090923.0000      0.00  
    0:01:17  281360.7      0.00       0.0     731.8                           4090923.0000      0.00  
    0:01:17  281360.7      0.00       0.0     731.8                           4090923.0000      0.00  
    0:01:17  281360.7      0.00       0.0     731.8                           4090923.0000      0.00  
    0:01:17  281360.7      0.00       0.0     731.8                           4090923.0000      0.00  
    0:01:17  281360.7      0.00       0.0     731.8                           4090923.0000      0.00  
    0:01:18  281360.7      0.00       0.0     731.8                           4090923.0000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:18  281360.7      0.00       0.0     731.8                           4090923.0000      0.00  
    0:01:24  281316.9      0.00       0.0     732.4                           4088397.0000      0.00  
    0:01:25  281299.3      0.00       0.0     732.4                           4087939.0000      0.00  
    0:01:28  281288.4      0.00       0.0     732.4                           4087521.7500      0.00  
    0:01:34  281105.4      0.00       0.0     732.4                           4078963.2500      0.00  
    0:01:38  281055.4      0.00       0.0     731.4 icache/net893345          4075083.2500      0.00  
    0:01:43  281029.0      0.00       0.0     730.0                           4075713.7500      0.00  
    0:01:43  281029.0      0.00       0.0     730.0                           4075713.7500      0.00  
    0:01:43  281029.0      0.00       0.0     730.0                           4075713.7500      0.00  
    0:01:43  281029.0      0.00       0.0     730.0                           4075713.7500      0.00  
    0:01:52  281008.8      0.00       0.0     730.1                           4074920.5000      0.00  
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
CPU Load: 3%, Ram Free: 202 GB, Swap Free: 3 GB, Work Disk Free: 510 GB, Tmp Disk Free: 125 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing leakage power optimization. (PWR-850)
CPU Load: 3%, Ram Free: 202 GB, Swap Free: 3 GB, Work Disk Free: 510 GB, Tmp Disk Free: 125 GB
Alib files are up-to-date.
Information: Running optimization using a maximum of 4 cores. (OPT-1500)
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
| Command Line | compile_ultra -retime -incremental -gate_clock                                    |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 130401                                 |
| Number of User Hierarchies                              | 434                                    |
| Sequential Cell Count                                   | 14297                                  |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 17                                     |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 425                                    |
| Design with UPF Data                                    | false                                  |
====================================================================================================
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)



Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
CGOPT MAP DEBUG: cgopt_ctxt.target_lib refresh required directly after link: FALSE

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:25  281008.8      0.00       0.0     730.1                           4074920.5000      0.00  
    0:00:25  281008.8      0.00       0.0     730.1                           4074920.5000      0.00  

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
    0:00:42  281008.8      0.00       0.0     730.1                           4074920.5000      0.00  

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:42  281008.8      0.00       0.0     730.1                           4074920.5000      0.00  
    0:00:48  282868.2      2.22   13929.5     730.0                           4174554.7500      0.00  
    0:00:53  282783.8      2.21   13753.7     732.1                           4167516.7500      0.00  
    0:00:53  282783.8      2.21   13753.7     732.1                           4167516.7500      0.00  
    0:00:53  282774.3      2.12   12821.9     732.1                           4166981.2500      0.00  
    0:00:53  282774.3      2.12   12821.9     732.1                           4166981.2500      0.00  
    0:00:55  282633.6      0.00       0.0    1003.6                           4159796.5000      0.00  

  Beginning Delay Optimization
  ----------------------------
    0:00:55  282633.6      0.00       0.0    1003.6                           4159796.5000      0.00  
    0:00:55  282633.6      0.00       0.0    1003.6                           4159796.5000      0.00  
    0:00:55  282633.6      0.00       0.0    1003.6                           4159796.5000      0.00  
    0:00:56  282633.6      0.00       0.0    1003.6                           4159796.5000      0.00  
    0:00:56  282633.6      0.00       0.0    1003.6                           4159796.5000      0.00  
    0:00:56  282633.6      0.00       0.0    1003.6                           4159781.0000      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:58  282633.6      0.00       0.0    1003.6                           4159781.0000      0.00  
    0:01:01  282549.5      0.00       0.0     957.8 branch_predictor/dirty_f_reg_3_/SE 4154537.2500      0.00  
    0:01:05  282211.4      0.00       0.0     729.8                           4136041.2500      0.00  
    0:01:10  281587.6      0.00       0.0     731.9                           4101939.7500      0.00  
    0:01:10  281587.6      0.00       0.0     731.9                           4101939.7500      0.00  
    0:01:10  281587.6      0.00       0.0     731.9                           4101939.7500      0.00  
    0:01:10  281587.6      0.00       0.0     731.9                           4101939.7500      0.00  
    0:01:11  281587.6      0.00       0.0     731.9                           4101939.7500      0.00  
    0:01:12  281587.6      0.00       0.0     731.9                           4101939.7500      0.00  
    0:01:13  281587.6      0.00       0.0     731.9                           4101939.7500      0.00  
    0:01:13  281587.6      0.00       0.0     731.9                           4101939.7500      0.00  
    0:01:14  281587.6      0.00       0.0     731.9                           4101939.7500      0.00  
    0:01:16  281587.9      0.00       0.0     731.9                           4101965.0000      0.00  
    0:01:22  281341.3      0.00       0.0     731.5                           4088274.0000      0.00  
    0:01:22  281341.3      0.00       0.0     731.5                           4088274.0000      0.00  
    0:01:22  281341.3      0.00       0.0     731.5                           4088274.0000      0.00  
    0:01:22  281341.3      0.00       0.0     731.5                           4088274.0000      0.00  
    0:01:22  281341.3      0.00       0.0     731.5                           4088274.0000      0.00  
    0:01:22  281341.3      0.00       0.0     731.5                           4088274.0000      0.00  
    0:01:22  281341.3      0.00       0.0     731.5                           4088274.0000      0.00  
    0:01:22  281341.3      0.00       0.0     731.5                           4088274.0000      0.00  
    0:01:22  281341.3      0.00       0.0     731.5                           4088274.0000      0.00  
    0:01:23  281341.3      0.00       0.0     731.5                           4088274.0000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:23  281341.3      0.00       0.0     731.5                           4088274.0000      0.00  
    0:01:28  281297.2      0.00       0.0     731.4                           4085799.2500      0.00  
    0:01:30  281286.8      0.00       0.0     731.4                           4085525.0000      0.00  
    0:01:32  281277.5      0.00       0.0     731.4                           4085272.2500      0.00  
    0:01:37  281109.6      0.00       0.0     731.4                           4078255.0000      0.00  
    0:01:42  281055.9      0.00       0.0     731.3 icache/net902341          4074256.5000      0.00  
    0:01:46  281038.1      0.00       0.0     730.0                           4075339.5000      0.00  
    0:01:46  281038.1      0.00       0.0     730.0                           4075339.5000      0.00  
    0:01:46  281038.1      0.00       0.0     730.0                           4075339.5000      0.00  
    0:01:46  281038.1      0.00       0.0     730.0                           4075339.5000      0.00  
    0:01:56  281028.2      0.00       0.0     730.0                           4075217.2500      0.00  
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
CPU Load: 3%, Ram Free: 202 GB, Swap Free: 3 GB, Work Disk Free: 510 GB, Tmp Disk Free: 125 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing leakage power optimization. (PWR-850)
CPU Load: 3%, Ram Free: 202 GB, Swap Free: 3 GB, Work Disk Free: 510 GB, Tmp Disk Free: 125 GB
Alib files are up-to-date.
Information: Running optimization using a maximum of 4 cores. (OPT-1500)
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
| Command Line | compile_ultra -retime -incremental -gate_clock                                    |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 130419                                 |
| Number of User Hierarchies                              | 434                                    |
| Sequential Cell Count                                   | 14297                                  |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 17                                     |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 425                                    |
| Design with UPF Data                                    | false                                  |
====================================================================================================
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)



Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
CGOPT MAP DEBUG: cgopt_ctxt.target_lib refresh required directly after link: FALSE

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:25  281028.2      0.00       0.0     730.0                           4075217.2500      0.00  
    0:00:25  281028.2      0.00       0.0     730.0                           4075217.2500      0.00  

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
    0:00:42  281028.2      0.00       0.0     730.0                           4075217.2500      0.00  

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:42  281028.2      0.00       0.0     730.0                           4075217.2500      0.00  
    0:00:47  282868.4      2.22   13921.0     730.0                           4173904.7500      0.00  
    0:00:52  282784.6      2.21   13745.1     731.8                           4166988.5000      0.00  
    0:00:53  282784.6      2.21   13745.1     731.8                           4166988.5000      0.00  
    0:00:53  282774.5      2.12   12816.1     731.8                           4166433.7500      0.00  
    0:00:53  282774.5      2.12   12816.1     731.8                           4166433.7500      0.00  
    0:00:54  282552.2      0.00       0.0     996.1                           4155188.7500      0.00  

  Beginning Delay Optimization
  ----------------------------
    0:00:54  282552.2      0.00       0.0     996.1                           4155188.7500      0.00  
    0:00:54  282552.2      0.00       0.0     996.1                           4155188.7500      0.00  
    0:00:54  282552.2      0.00       0.0     996.1                           4155188.7500      0.00  
    0:00:54  282552.2      0.00       0.0     996.1                           4155188.7500      0.00  
    0:00:54  282552.2      0.00       0.0     996.1                           4155188.7500      0.00  
    0:00:55  282551.6      0.00       0.0     996.1                           4155174.2500      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:58  282551.6      0.00       0.0     996.1                           4155174.2500      0.00  
    0:01:02  282336.4      0.00       0.0     912.8 icache/net903473          4143056.2500      0.00  
    0:01:05  282126.6      0.00       0.0     729.8                           4131591.2500      0.00  
    0:01:11  281558.9      0.00       0.0     731.6                           4100981.5000      0.00  
    0:01:11  281558.9      0.00       0.0     731.6                           4100981.5000      0.00  
    0:01:11  281558.9      0.00       0.0     731.6                           4100981.5000      0.00  
    0:01:11  281558.9      0.00       0.0     731.6                           4100981.5000      0.00  
    0:01:11  281558.9      0.00       0.0     731.6                           4100981.5000      0.00  
    0:01:11  281558.9      0.00       0.0     731.6                           4100981.5000      0.00  
    0:01:11  281558.9      0.00       0.0     731.6                           4100981.5000      0.00  
    0:01:11  281558.9      0.00       0.0     731.6                           4100981.5000      0.00  
    0:01:11  281558.9      0.00       0.0     731.6                           4100981.5000      0.00  
    0:01:13  281558.9      0.00       0.0     731.6                           4100981.5000      0.00  
    0:01:18  281308.1      0.00       0.0     731.3                           4087139.7500      0.00  
    0:01:18  281308.1      0.00       0.0     731.3                           4087139.7500      0.00  
    0:01:18  281308.1      0.00       0.0     731.3                           4087139.7500      0.00  
    0:01:18  281308.1      0.00       0.0     731.3                           4087139.7500      0.00  
    0:01:18  281308.1      0.00       0.0     731.3                           4087139.7500      0.00  
    0:01:18  281308.1      0.00       0.0     731.3                           4087139.7500      0.00  
    0:01:18  281308.1      0.00       0.0     731.3                           4087139.7500      0.00  
    0:01:18  281308.1      0.00       0.0     731.3                           4087139.7500      0.00  
    0:01:18  281308.1      0.00       0.0     731.3                           4087139.7500      0.00  
    0:01:19  281308.1      0.00       0.0     731.3                           4087139.7500      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:20  281308.1      0.00       0.0     731.3                           4087139.7500      0.00  
    0:01:25  281236.5      0.00       0.0     731.3                           4083053.7500      0.00  
    0:01:26  281223.8      0.00       0.0     731.3                           4082700.5000      0.00  
    0:01:29  281213.6      0.00       0.0     731.3                           4082331.2500      0.00  
    0:01:33  281098.7      0.00       0.0     731.3                           4077208.0000      0.00  
    0:01:36  281045.5      0.00       0.0     731.3                           4074064.2500      0.00  
    0:01:41  281081.2      0.00       0.0     729.8                           4075052.7500      0.00  
    0:01:43  281035.2      0.00       0.0     730.0                           4075164.2500      0.00  
    0:01:43  281035.2      0.00       0.0     730.0                           4075164.2500      0.00  
    0:01:43  281035.2      0.00       0.0     730.0                           4075164.2500      0.00  
    0:01:43  281035.2      0.00       0.0     730.0                           4075164.2500      0.00  
    0:01:52  281018.4      0.00       0.0     730.1                           4074514.7500      0.00  
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
CPU Load: 3%, Ram Free: 202 GB, Swap Free: 3 GB, Work Disk Free: 510 GB, Tmp Disk Free: 125 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing leakage power optimization. (PWR-850)
CPU Load: 3%, Ram Free: 202 GB, Swap Free: 3 GB, Work Disk Free: 510 GB, Tmp Disk Free: 125 GB
Alib files are up-to-date.
Information: Running optimization using a maximum of 4 cores. (OPT-1500)
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
| Command Line | compile_ultra -retime -incremental -gate_clock                                    |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 130424                                 |
| Number of User Hierarchies                              | 434                                    |
| Sequential Cell Count                                   | 14297                                  |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 17                                     |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 425                                    |
| Design with UPF Data                                    | false                                  |
====================================================================================================
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)



Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
CGOPT MAP DEBUG: cgopt_ctxt.target_lib refresh required directly after link: FALSE

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:24  281018.4      0.00       0.0     730.1                           4074514.7500      0.00  
    0:00:24  281018.4      0.00       0.0     730.1                           4074514.7500      0.00  

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
    0:00:41  281018.4      0.00       0.0     730.1                           4074514.7500      0.00  

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:41  281018.4      0.00       0.0     730.1                           4074514.7500      0.00  
    0:00:47  282863.1      2.22   13984.1     730.0                           4173540.0000      0.00  
    0:00:52  282779.9      2.21   13747.3     731.8                           4166597.7500      0.00  
    0:00:52  282779.9      2.21   13747.3     731.8                           4166597.7500      0.00  
    0:00:52  282769.7      2.12   12819.5     731.8                           4166043.0000      0.00  
    0:00:52  282769.7      2.12   12819.5     731.8                           4166043.0000      0.00  
    0:00:55  282566.8      0.00       0.0    1155.0                           4155557.2500      0.00  

  Beginning Delay Optimization
  ----------------------------
    0:00:55  282566.8      0.00       0.0    1155.0                           4155557.2500      0.00  
    0:00:55  282566.8      0.00       0.0    1155.0                           4155557.2500      0.00  
    0:00:55  282566.8      0.00       0.0    1155.0                           4155557.2500      0.00  
    0:00:55  282566.8      0.00       0.0    1155.0                           4155557.2500      0.00  
    0:00:55  282566.8      0.00       0.0    1155.0                           4155557.2500      0.00  
    0:00:56  282566.8      0.00       0.0    1155.0                           4155557.2500      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:58  282566.8      0.00       0.0    1155.0                           4155557.2500      0.00  
    0:01:02  282352.4      0.00       0.0     912.8 icache/net911635          4143521.2500      0.00  
    0:01:04  282161.1      0.00       0.0     729.8                           4133118.2500      0.00  
    0:01:09  281515.6      0.00       0.0     731.7                           4098212.5000      0.00  
    0:01:09  281515.6      0.00       0.0     731.7                           4098212.5000      0.00  
    0:01:09  281515.6      0.00       0.0     731.7                           4098212.5000      0.00  
    0:01:09  281515.6      0.00       0.0     731.7                           4098212.5000      0.00  
    0:01:09  281515.6      0.00       0.0     731.7                           4098212.5000      0.00  
    0:01:09  281515.6      0.00       0.0     731.7                           4098212.5000      0.00  
    0:01:09  281515.6      0.00       0.0     731.7                           4098212.5000      0.00  
    0:01:10  281515.6      0.00       0.0     731.7                           4098212.5000      0.00  
    0:01:10  281515.6      0.00       0.0     731.7                           4098212.5000      0.00  
    0:01:11  281515.6      0.00       0.0     731.7                           4098212.5000      0.00  
    0:01:16  281315.8      0.00       0.0     731.4                           4087157.7500      0.00  
    0:01:16  281315.8      0.00       0.0     731.4                           4087157.7500      0.00  
    0:01:16  281315.8      0.00       0.0     731.4                           4087157.7500      0.00  
    0:01:16  281315.8      0.00       0.0     731.4                           4087157.7500      0.00  
    0:01:16  281315.8      0.00       0.0     731.4                           4087157.7500      0.00  
    0:01:16  281315.8      0.00       0.0     731.4                           4087157.7500      0.00  
    0:01:16  281315.8      0.00       0.0     731.4                           4087157.7500      0.00  
    0:01:16  281315.8      0.00       0.0     731.4                           4087157.7500      0.00  
    0:01:16  281315.8      0.00       0.0     731.4                           4087157.7500      0.00  
    0:01:18  281315.8      0.00       0.0     731.4                           4087157.7500      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:18  281315.8      0.00       0.0     731.4                           4087157.7500      0.00  
    0:01:23  281221.4      0.00       0.0     731.4                           4081977.0000      0.00  
    0:01:25  281209.9      0.00       0.0     731.4                           4081678.7500      0.00  
    0:01:27  281200.3      0.00       0.0     731.4                           4081338.7500      0.00  
    0:01:33  281079.8      0.00       0.0     731.4                           4075949.0000      0.00  
    0:01:38  281081.7      0.00       0.0     729.8 icache/n3493              4074895.2500      0.00  
    0:01:42  281034.6      0.00       0.0     730.0                           4075056.7500      0.00  
    0:01:42  281034.6      0.00       0.0     730.0                           4075056.7500      0.00  
    0:01:42  281034.6      0.00       0.0     730.0                           4075056.7500      0.00  
    0:01:42  281034.6      0.00       0.0     730.0                           4075056.7500      0.00  
    0:01:52  281018.9      0.00       0.0     730.0                           4074378.7500      0.00  
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
CPU Load: 3%, Ram Free: 202 GB, Swap Free: 3 GB, Work Disk Free: 510 GB, Tmp Disk Free: 125 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
current_design $design_toplevel
Current design is 'cpu'.
{cpu}
report_area -hier > reports/area.rpt
report_timing -delay max > reports/timing.rpt
check_design
 
****************************************
check_design summary:
Version:     W-2024.09
Date:        Sun May 11 16:44:21 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
No issues found.
--------------------------------------------------------------------------------

1
write_file -format ddc -hierarchy -output outputs/synth.ddc
Writing ddc file 'outputs/synth.ddc'.
1
write_file -format verilog -hierarchy -output [format "outputs/%s.gate.v" $design_toplevel]
Writing verilog file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/outputs/cpu.gate.v'.
1
exit

Memory usage for this session 910 Mbytes.
Memory usage for this session including child processes 910 Mbytes.
CPU usage for this session 4345 seconds ( 1.21 hours ).
Elapsed time for this session 2282 seconds ( 0.63 hours ).

Thank you...
rm -f  *.log
rm -f  default.svf
rm -rf work
make[1]: Leaving directory '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth'
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : cpu
Version: W-2024.09
Date   : Sun May 11 16:44:21 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: enclosed

  Startpoint: instruction_queue/data_out_reg_1__ir__24_
              (rising edge-triggered flip-flop clocked by my_clk)
  Endpoint: arithmetic_station/slots_reg_14__rs2_data__14_
            (rising edge-triggered flip-flop clocked by my_clk)
  Path Group: my_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cpu                5K_hvratio_1_1        NangateOpenCellLibrary
  regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4
                     5K_hvratio_1_1        NangateOpenCellLibrary
  reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2
                     5K_hvratio_1_1        NangateOpenCellLibrary
  arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock my_clk (rise edge)                            0.000000   0.000000
  clock network delay (ideal)                         0.000000   0.000000
  instruction_queue/data_out_reg_1__ir__24_/CK (DFF_X2)
                                                      0.000000   0.000000 r
  instruction_queue/data_out_reg_1__ir__24_/Q (DFF_X2)
                                                      0.132122   0.132122 r
  instruction_queue/data_out[26] (instruction_queue_QUEUE_SIZE16)
                                                      0.000000   0.132122 r
  regfile/rs2_s[4] (regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4)
                                                      0.000000   0.132122 r
  regfile/U245/ZN (INV_X1)                            0.028842   0.160963 f
  regfile/U3792/ZN (NAND3_X1)                         0.043214   0.204177 r
  regfile/U3825/ZN (NOR2_X1)                          0.033558   0.237735 f
  regfile/U273/Z (CLKBUF_X1)                          0.063966   0.301701 f
  regfile/U3862/ZN (AOI22_X1)                         0.063407   0.365109 r
  regfile/U898/ZN (AND4_X1)                           0.067651   0.432760 r
  regfile/U3876/ZN (AND4_X2)                          0.084396   0.517156 r
  regfile/U658/ZN (NOR2_X2)                           0.058549   0.575705 f
  regfile/rob2_s[4] (regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4)
                                                      0.000000   0.575705 f
  reorder_buffer/rob2_s[4] (reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2)
                                                      0.000000   0.575705 f
  reorder_buffer/U9484/ZN (NOR2_X1)                   0.058503   0.634207 r
  reorder_buffer/U9492/ZN (NAND2_X1)                  0.044711   0.678918 f
  reorder_buffer/U996/ZN (NOR2_X1)                    0.057987   0.736905 r
  reorder_buffer/U544/Z (BUF_X1)                      0.121614   0.858519 r
  reorder_buffer/U13593/ZN (AOI22_X1)                 0.049464   0.907983 f
  reorder_buffer/U13594/ZN (NAND4_X1)                 0.040562   0.948545 r
  reorder_buffer/U1984/ZN (OR4_X2)                    0.037367   0.985912 r
  reorder_buffer/rob2_v[14] (reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2)
                                                      0.000000   0.985912 r
  regfile/rob2_v[14] (regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4)
                                                      0.000000   0.985912 r
  regfile/U6874/ZN (AOI21_X1)                         0.024849   1.010761 f
  regfile/U6877/ZN (OAI221_X1)                        0.059055   1.069817 r
  regfile/rs2_v[14] (regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4)
                                                      0.000000   1.069817 r
  U9418/ZN (INV_X1)                                   0.029093   1.098910 f
  U4489/ZN (OAI21_X2)                                 0.119896   1.218806 r
  arithmetic_station/data_in[19] (arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2)
                                                      0.000000   1.218806 r
  arithmetic_station/U6741/ZN (INV_X1)                0.060589   1.279395 f
  arithmetic_station/U7748/ZN (AND2_X1)               0.052256   1.331651 f
  arithmetic_station/U18386/ZN (OR3_X2)               0.069610   1.401260 f
  arithmetic_station/slots_reg_14__rs2_data__14_/SE (SDFF_X1)
                                                      0.012932   1.414193 f
  data arrival time                                              1.414193

  clock my_clk (rise edge)                            1.500000   1.500000
  clock network delay (ideal)                         0.000000   1.500000
  arithmetic_station/slots_reg_14__rs2_data__14_/CK (SDFF_X1)
                                                      0.000000   1.500000 r
  library setup time                                  -0.085806  1.414194
  data required time                                             1.414194
  --------------------------------------------------------------------------
  data required time                                             1.414194
  data arrival time                                              -1.414193
  --------------------------------------------------------------------------
  slack (MET)                                                    0.000002


1
 
****************************************
Report : area
Design : cpu
Version: W-2024.09
Date   : Sun May 11 16:44:16 2025
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    NangateOpenCellLibrary (File: /srv/ece411ag/freepdk-45nm/stdcells.db)
    mp_cache_tag_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db)
    mp_cache_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db)
    gshare_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db)

Number of ports:                         7759
Number of nets:                        142386
Number of cells:                       131517
Number of combinational cells:         116139
Number of sequential cells:             14280
Number of macros/black boxes:              17
Number of buf/inv:                      14546
Number of references:                     123

Combinational area:             126105.546883
Buf/Inv area:                     9734.801968
Noncombinational area:           68966.084284
Macro/Black Box area:            85947.301270
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                281018.932436
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area                Local cell area
                                  --------------------  ----------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-   Black-
                                  Total        Total    national     national    boxes       Design
--------------------------------  -----------  -------  -----------  ----------  ----------  ----------------------------------------------------------------------------------------------------------
cpu                               281018.9324    100.0   17940.6360  13339.3677   6416.2202  cpu
arithmetic_station                 30063.5859     10.7   23381.9320   6490.1338      0.0000  arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2
arithmetic_station/clk_gate_slots_reg_0__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_47
arithmetic_station/clk_gate_slots_reg_0__rs2_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_46
arithmetic_station/clk_gate_slots_reg_0__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_0
arithmetic_station/clk_gate_slots_reg_10__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_17
arithmetic_station/clk_gate_slots_reg_10__rs2_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_16
arithmetic_station/clk_gate_slots_reg_10__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_18
arithmetic_station/clk_gate_slots_reg_11__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_14
arithmetic_station/clk_gate_slots_reg_11__rs2_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_13
arithmetic_station/clk_gate_slots_reg_11__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_15
arithmetic_station/clk_gate_slots_reg_12__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_11
arithmetic_station/clk_gate_slots_reg_12__rs2_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_10
arithmetic_station/clk_gate_slots_reg_12__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_12
arithmetic_station/clk_gate_slots_reg_13__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_8
arithmetic_station/clk_gate_slots_reg_13__rs2_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_7
arithmetic_station/clk_gate_slots_reg_13__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_9
arithmetic_station/clk_gate_slots_reg_14__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_5
arithmetic_station/clk_gate_slots_reg_14__rs2_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_4
arithmetic_station/clk_gate_slots_reg_14__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_6
arithmetic_station/clk_gate_slots_reg_15__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_2
arithmetic_station/clk_gate_slots_reg_15__rs2_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_1
arithmetic_station/clk_gate_slots_reg_15__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_3
arithmetic_station/clk_gate_slots_reg_1__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_44
arithmetic_station/clk_gate_slots_reg_1__rs2_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_43
arithmetic_station/clk_gate_slots_reg_1__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_45
arithmetic_station/clk_gate_slots_reg_2__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_41
arithmetic_station/clk_gate_slots_reg_2__rs2_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_40
arithmetic_station/clk_gate_slots_reg_2__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_42
arithmetic_station/clk_gate_slots_reg_3__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_38
arithmetic_station/clk_gate_slots_reg_3__rs2_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_37
arithmetic_station/clk_gate_slots_reg_3__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_39
arithmetic_station/clk_gate_slots_reg_4__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_35
arithmetic_station/clk_gate_slots_reg_4__rs2_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_34
arithmetic_station/clk_gate_slots_reg_4__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_36
arithmetic_station/clk_gate_slots_reg_5__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_32
arithmetic_station/clk_gate_slots_reg_5__rs2_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_31
arithmetic_station/clk_gate_slots_reg_5__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_33
arithmetic_station/clk_gate_slots_reg_6__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_29
arithmetic_station/clk_gate_slots_reg_6__rs2_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_28
arithmetic_station/clk_gate_slots_reg_6__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_30
arithmetic_station/clk_gate_slots_reg_7__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_26
arithmetic_station/clk_gate_slots_reg_7__rs2_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_25
arithmetic_station/clk_gate_slots_reg_7__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_27
arithmetic_station/clk_gate_slots_reg_8__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_23
arithmetic_station/clk_gate_slots_reg_8__rs2_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_22
arithmetic_station/clk_gate_slots_reg_8__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_24
arithmetic_station/clk_gate_slots_reg_9__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_20
arithmetic_station/clk_gate_slots_reg_9__rs2_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_19
arithmetic_station/clk_gate_slots_reg_9__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_21
branch_predictor/clk_gate_ghr_c_reg_8_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_1
branch_predictor/clk_gate_ghr_reg_8_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_0
branch_station                     10465.2380      3.7    7223.7621   3145.7159      0.0000  branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4
branch_station/clk_gate_slots_reg_0__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_23
branch_station/clk_gate_slots_reg_0__rs2_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_22
branch_station/clk_gate_slots_reg_0__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_0
branch_station/clk_gate_slots_reg_1__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_20
branch_station/clk_gate_slots_reg_1__rs2_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_19
branch_station/clk_gate_slots_reg_1__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_21
branch_station/clk_gate_slots_reg_2__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_17
branch_station/clk_gate_slots_reg_2__rs2_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_16
branch_station/clk_gate_slots_reg_2__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_18
branch_station/clk_gate_slots_reg_3__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_14
branch_station/clk_gate_slots_reg_3__rs2_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_13
branch_station/clk_gate_slots_reg_3__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_15
branch_station/clk_gate_slots_reg_4__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_11
branch_station/clk_gate_slots_reg_4__rs2_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_10
branch_station/clk_gate_slots_reg_4__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_12
branch_station/clk_gate_slots_reg_5__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_8
branch_station/clk_gate_slots_reg_5__rs2_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_7
branch_station/clk_gate_slots_reg_5__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_9
branch_station/clk_gate_slots_reg_6__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_5
branch_station/clk_gate_slots_reg_6__rs2_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_4
branch_station/clk_gate_slots_reg_6__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_6
branch_station/clk_gate_slots_reg_7__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_2
branch_station/clk_gate_slots_reg_7__rs2_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_1
branch_station/clk_gate_slots_reg_7__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_3
dcache                             48508.1625     17.3    6140.3441   2498.5379  39765.5405  dcache
dcache/arrays_0__dirty_array/clk_gate_internal_array_reg_0__0_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_7
dcache/arrays_0__valid_array/clk_gate_internal_array_reg_0__0_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_6
dcache/arrays_1__dirty_array/clk_gate_internal_array_reg_0__0_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_5
dcache/arrays_1__valid_array/clk_gate_internal_array_reg_0__0_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_4
dcache/arrays_2__dirty_array/clk_gate_internal_array_reg_0__0_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_3
dcache/arrays_2__valid_array/clk_gate_internal_array_reg_0__0_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_2
dcache/arrays_3__dirty_array/clk_gate_internal_array_reg_0__0_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_1
dcache/arrays_3__valid_array/clk_gate_internal_array_reg_0__0_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_0
dcache/clk_gate_linebuf_data_reg_255_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_dcache_0
dcache/clk_gate_ufp_addr_f_reg_31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_dcache_1
dcache/lru_array/clk_gate_internal_array_reg_0__2_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_0
dcache/lru_array/clk_gate_internal_array_reg_10__2_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_10
dcache/lru_array/clk_gate_internal_array_reg_11__2_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_11
dcache/lru_array/clk_gate_internal_array_reg_12__2_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_12
dcache/lru_array/clk_gate_internal_array_reg_13__2_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_13
dcache/lru_array/clk_gate_internal_array_reg_14__2_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_14
dcache/lru_array/clk_gate_internal_array_reg_15__2_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_15
dcache/lru_array/clk_gate_internal_array_reg_1__2_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_1
dcache/lru_array/clk_gate_internal_array_reg_2__2_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_2
dcache/lru_array/clk_gate_internal_array_reg_3__2_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_3
dcache/lru_array/clk_gate_internal_array_reg_4__2_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_4
dcache/lru_array/clk_gate_internal_array_reg_5__2_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_5
dcache/lru_array/clk_gate_internal_array_reg_6__2_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_6
dcache/lru_array/clk_gate_internal_array_reg_7__2_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_7
dcache/lru_array/clk_gate_internal_array_reg_8__2_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_8
dcache/lru_array/clk_gate_internal_array_reg_9__2_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_9
dcache_adapter/clk_gate_data_buf_f_reg_0__63_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_cache_adapter_0
fetch/clk_gate_pc_f_reg_31_            3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_fetch_1
fetch/clk_gate_pc_reg_31_              3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_fetch_0
icache                             45743.8905     16.3    3727.4580   2163.1119  39765.5405  icache
icache/arrays_0__valid_array/clk_gate_internal_array_reg_0__0_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_3
icache/arrays_1__valid_array/clk_gate_internal_array_reg_0__0_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_2
icache/arrays_2__valid_array/clk_gate_internal_array_reg_0__0_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_1
icache/arrays_3__valid_array/clk_gate_internal_array_reg_0__0_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_0
icache/clk_gate_linebuf_tag_reg_26_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_icache_1
icache/clk_gate_ufp_addr_f_reg_31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_icache_0
icache/lru_array/clk_gate_internal_array_reg_0__2_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_0
icache/lru_array/clk_gate_internal_array_reg_10__2_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_10
icache/lru_array/clk_gate_internal_array_reg_11__2_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_11
icache/lru_array/clk_gate_internal_array_reg_12__2_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_12
icache/lru_array/clk_gate_internal_array_reg_13__2_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_13
icache/lru_array/clk_gate_internal_array_reg_14__2_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_14
icache/lru_array/clk_gate_internal_array_reg_15__2_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_15
icache/lru_array/clk_gate_internal_array_reg_1__2_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_1
icache/lru_array/clk_gate_internal_array_reg_2__2_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_2
icache/lru_array/clk_gate_internal_array_reg_3__2_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_3
icache/lru_array/clk_gate_internal_array_reg_4__2_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_4
icache/lru_array/clk_gate_internal_array_reg_5__2_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_5
icache/lru_array/clk_gate_internal_array_reg_6__2_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_6
icache/lru_array/clk_gate_internal_array_reg_7__2_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_7
icache/lru_array/clk_gate_internal_array_reg_8__2_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_8
icache/lru_array/clk_gate_internal_array_reg_9__2_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_9
icache_adapter/clk_gate_data_buf_f_reg_0__63_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_cache_adapter_1
instruction_queue                  16084.4881      5.7   10269.9942   5738.6839      0.0000  instruction_queue_QUEUE_SIZE16
instruction_queue/clk_gate_data_out_reg_0__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_0
instruction_queue/clk_gate_head_reg_4_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_18
instruction_queue/clk_gate_slots_reg_0__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_1
instruction_queue/clk_gate_slots_reg_10__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_11
instruction_queue/clk_gate_slots_reg_11__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_12
instruction_queue/clk_gate_slots_reg_12__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_13
instruction_queue/clk_gate_slots_reg_13__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_14
instruction_queue/clk_gate_slots_reg_14__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_15
instruction_queue/clk_gate_slots_reg_15__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_16
instruction_queue/clk_gate_slots_reg_1__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_2
instruction_queue/clk_gate_slots_reg_2__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_3
instruction_queue/clk_gate_slots_reg_3__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_4
instruction_queue/clk_gate_slots_reg_4__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_5
instruction_queue/clk_gate_slots_reg_5__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_6
instruction_queue/clk_gate_slots_reg_6__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_7
instruction_queue/clk_gate_slots_reg_7__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_8
instruction_queue/clk_gate_slots_reg_8__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_9
instruction_queue/clk_gate_slots_reg_9__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_10
instruction_queue/clk_gate_tail_reg_4_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_17
memory_station                     21421.7780      7.6   14785.0781   6313.5098      0.0000  memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4
memory_station/clk_gate_cache_wmask_reg_3_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_5
memory_station/clk_gate_committed_store_pointer_reg_3_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_4
memory_station/clk_gate_head_reg_3_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_0
memory_station/clk_gate_load_slots_reg_0__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_78
memory_station/clk_gate_load_slots_reg_0__store_resolved_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_1
memory_station/clk_gate_load_slots_reg_0__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_79
memory_station/clk_gate_load_slots_reg_1__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_76
memory_station/clk_gate_load_slots_reg_1__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_77
memory_station/clk_gate_load_slots_reg_2__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_74
memory_station/clk_gate_load_slots_reg_2__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_75
memory_station/clk_gate_load_slots_reg_3__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_72
memory_station/clk_gate_load_slots_reg_3__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_73
memory_station/clk_gate_load_slots_reg_4__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_70
memory_station/clk_gate_load_slots_reg_4__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_71
memory_station/clk_gate_load_slots_reg_5__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_68
memory_station/clk_gate_load_slots_reg_5__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_69
memory_station/clk_gate_load_slots_reg_6__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_66
memory_station/clk_gate_load_slots_reg_6__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_67
memory_station/clk_gate_load_slots_reg_7__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_64
memory_station/clk_gate_load_slots_reg_7__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_65
memory_station/clk_gate_pending_load_reg
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_7
memory_station/clk_gate_pending_rob_id_reg_4_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_3
memory_station/clk_gate_resolved_store_pointer_reg_3_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_6
memory_station/clk_gate_store_slots_reg_0__committed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_2
memory_station/clk_gate_store_slots_reg_0__resolved_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_62
memory_station/clk_gate_store_slots_reg_0__rs1_data__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_61
memory_station/clk_gate_store_slots_reg_0__rs2_data__15_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_58
memory_station/clk_gate_store_slots_reg_0__rs2_data__23_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_59
memory_station/clk_gate_store_slots_reg_0__rs2_data__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_60
memory_station/clk_gate_store_slots_reg_0__rs2_data__7_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_57
memory_station/clk_gate_store_slots_reg_0__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_63
memory_station/clk_gate_store_slots_reg_1__resolved_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_55
memory_station/clk_gate_store_slots_reg_1__rs1_data__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_54
memory_station/clk_gate_store_slots_reg_1__rs2_data__15_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_51
memory_station/clk_gate_store_slots_reg_1__rs2_data__23_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_52
memory_station/clk_gate_store_slots_reg_1__rs2_data__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_53
memory_station/clk_gate_store_slots_reg_1__rs2_data__7_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_50
memory_station/clk_gate_store_slots_reg_1__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_56
memory_station/clk_gate_store_slots_reg_2__resolved_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_48
memory_station/clk_gate_store_slots_reg_2__rs1_data__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_47
memory_station/clk_gate_store_slots_reg_2__rs2_data__15_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_44
memory_station/clk_gate_store_slots_reg_2__rs2_data__23_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_45
memory_station/clk_gate_store_slots_reg_2__rs2_data__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_46
memory_station/clk_gate_store_slots_reg_2__rs2_data__7_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_43
memory_station/clk_gate_store_slots_reg_2__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_49
memory_station/clk_gate_store_slots_reg_3__resolved_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_41
memory_station/clk_gate_store_slots_reg_3__rs1_data__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_40
memory_station/clk_gate_store_slots_reg_3__rs2_data__15_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_37
memory_station/clk_gate_store_slots_reg_3__rs2_data__23_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_38
memory_station/clk_gate_store_slots_reg_3__rs2_data__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_39
memory_station/clk_gate_store_slots_reg_3__rs2_data__7_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_36
memory_station/clk_gate_store_slots_reg_3__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_42
memory_station/clk_gate_store_slots_reg_4__resolved_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_34
memory_station/clk_gate_store_slots_reg_4__rs1_data__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_33
memory_station/clk_gate_store_slots_reg_4__rs2_data__15_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_30
memory_station/clk_gate_store_slots_reg_4__rs2_data__23_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_31
memory_station/clk_gate_store_slots_reg_4__rs2_data__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_32
memory_station/clk_gate_store_slots_reg_4__rs2_data__7_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_29
memory_station/clk_gate_store_slots_reg_4__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_35
memory_station/clk_gate_store_slots_reg_5__resolved_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_27
memory_station/clk_gate_store_slots_reg_5__rs1_data__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_26
memory_station/clk_gate_store_slots_reg_5__rs2_data__15_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_23
memory_station/clk_gate_store_slots_reg_5__rs2_data__23_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_24
memory_station/clk_gate_store_slots_reg_5__rs2_data__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_25
memory_station/clk_gate_store_slots_reg_5__rs2_data__7_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_22
memory_station/clk_gate_store_slots_reg_5__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_28
memory_station/clk_gate_store_slots_reg_6__resolved_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_20
memory_station/clk_gate_store_slots_reg_6__rs1_data__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_19
memory_station/clk_gate_store_slots_reg_6__rs2_data__15_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_16
memory_station/clk_gate_store_slots_reg_6__rs2_data__23_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_17
memory_station/clk_gate_store_slots_reg_6__rs2_data__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_18
memory_station/clk_gate_store_slots_reg_6__rs2_data__7_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_15
memory_station/clk_gate_store_slots_reg_6__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_21
memory_station/clk_gate_store_slots_reg_7__resolved_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_13
memory_station/clk_gate_store_slots_reg_7__rs1_data__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_12
memory_station/clk_gate_store_slots_reg_7__rs2_data__15_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_9
memory_station/clk_gate_store_slots_reg_7__rs2_data__23_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_10
memory_station/clk_gate_store_slots_reg_7__rs2_data__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_11
memory_station/clk_gate_store_slots_reg_7__rs2_data__7_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_8
memory_station/clk_gate_store_slots_reg_7__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_14
memory_station/clk_gate_tail_reg_3_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_80
mul_div_station/clk_gate_data_out_pp_reg_0__funct3__1_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_11
mul_div_station/clk_gate_data_out_pp_reg_0__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_1
mul_div_station/clk_gate_data_out_pp_reg_1__funct3__1_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_10
mul_div_station/clk_gate_data_out_pp_reg_2__funct3__1_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_9
mul_div_station/clk_gate_data_out_pp_reg_3__funct3__1_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_8
mul_div_station/clk_gate_data_out_pp_reg_4__funct3__1_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_7
mul_div_station/clk_gate_data_out_pp_reg_5__funct3__1_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_6
mul_div_station/clk_gate_data_out_pp_reg_6__funct3__1_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_5
mul_div_station/clk_gate_data_out_pp_reg_7__funct3__1_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_4
mul_div_station/clk_gate_data_out_pp_reg_8__funct3__1_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_3
mul_div_station/clk_gate_mult_out_reg_valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_2
mul_div_station/clk_gate_slots_reg_0__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_34
mul_div_station/clk_gate_slots_reg_0__rs2_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_33
mul_div_station/clk_gate_slots_reg_0__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_0
mul_div_station/clk_gate_slots_reg_1__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_31
mul_div_station/clk_gate_slots_reg_1__rs2_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_30
mul_div_station/clk_gate_slots_reg_1__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_32
mul_div_station/clk_gate_slots_reg_2__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_28
mul_div_station/clk_gate_slots_reg_2__rs2_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_27
mul_div_station/clk_gate_slots_reg_2__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_29
mul_div_station/clk_gate_slots_reg_3__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_25
mul_div_station/clk_gate_slots_reg_3__rs2_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_24
mul_div_station/clk_gate_slots_reg_3__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_26
mul_div_station/clk_gate_slots_reg_4__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_22
mul_div_station/clk_gate_slots_reg_4__rs2_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_21
mul_div_station/clk_gate_slots_reg_4__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_23
mul_div_station/clk_gate_slots_reg_5__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_19
mul_div_station/clk_gate_slots_reg_5__rs2_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_18
mul_div_station/clk_gate_slots_reg_5__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_20
mul_div_station/clk_gate_slots_reg_6__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_16
mul_div_station/clk_gate_slots_reg_6__rs2_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_15
mul_div_station/clk_gate_slots_reg_6__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_17
mul_div_station/clk_gate_slots_reg_7__rs1_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_13
mul_div_station/clk_gate_slots_reg_7__rs2_renamed_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_12
mul_div_station/clk_gate_slots_reg_7__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_14
mul_div_station/divider            19982.1856      7.1   10168.3819   9813.8036      0.0000  multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0
mul_div_station/multiplier/clk_gate_b_reg_reg
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_1
mul_div_station/multiplier/clk_gate_mac_reg_reg
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_0
regfile                            15730.9740      5.6    9609.7822   5869.8218      0.0000  regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4
regfile/clk_gate_data_reg_10__31_      3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_55
regfile/clk_gate_data_reg_11__31_      3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_54
regfile/clk_gate_data_reg_12__31_      3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_53
regfile/clk_gate_data_reg_13__31_      3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_52
regfile/clk_gate_data_reg_14__31_      3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_51
regfile/clk_gate_data_reg_15__31_      3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_50
regfile/clk_gate_data_reg_16__31_      3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_49
regfile/clk_gate_data_reg_17__31_      3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_48
regfile/clk_gate_data_reg_18__31_      3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_47
regfile/clk_gate_data_reg_19__31_      3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_46
regfile/clk_gate_data_reg_1__31_       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_64
regfile/clk_gate_data_reg_20__31_      3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_45
regfile/clk_gate_data_reg_21__31_      3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_44
regfile/clk_gate_data_reg_22__31_      3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_43
regfile/clk_gate_data_reg_23__31_      3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_42
regfile/clk_gate_data_reg_24__31_      3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_41
regfile/clk_gate_data_reg_25__31_      3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_40
regfile/clk_gate_data_reg_26__31_      3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_39
regfile/clk_gate_data_reg_27__31_      3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_38
regfile/clk_gate_data_reg_28__31_      3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_37
regfile/clk_gate_data_reg_29__31_      3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_36
regfile/clk_gate_data_reg_2__31_       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_63
regfile/clk_gate_data_reg_30__31_      3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_35
regfile/clk_gate_data_reg_31__31_      3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_34
regfile/clk_gate_data_reg_3__31_       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_62
regfile/clk_gate_data_reg_4__31_       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_61
regfile/clk_gate_data_reg_5__31_       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_60
regfile/clk_gate_data_reg_6__31_       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_59
regfile/clk_gate_data_reg_7__31_       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_58
regfile/clk_gate_data_reg_8__31_       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_57
regfile/clk_gate_data_reg_9__31_       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_56
regfile/clk_gate_renamed_reg_0_        3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_1
regfile/clk_gate_rob_id_reg_10__4_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_23
regfile/clk_gate_rob_id_reg_11__4_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_22
regfile/clk_gate_rob_id_reg_12__4_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_21
regfile/clk_gate_rob_id_reg_13__4_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_20
regfile/clk_gate_rob_id_reg_14__4_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_19
regfile/clk_gate_rob_id_reg_15__4_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_18
regfile/clk_gate_rob_id_reg_16__4_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_17
regfile/clk_gate_rob_id_reg_17__4_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_16
regfile/clk_gate_rob_id_reg_18__4_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_15
regfile/clk_gate_rob_id_reg_19__4_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_14
regfile/clk_gate_rob_id_reg_1__4_      3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_32
regfile/clk_gate_rob_id_reg_20__4_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_13
regfile/clk_gate_rob_id_reg_21__4_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_12
regfile/clk_gate_rob_id_reg_22__4_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_11
regfile/clk_gate_rob_id_reg_23__4_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_10
regfile/clk_gate_rob_id_reg_24__4_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_9
regfile/clk_gate_rob_id_reg_25__4_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_8
regfile/clk_gate_rob_id_reg_26__4_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_7
regfile/clk_gate_rob_id_reg_27__4_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_6
regfile/clk_gate_rob_id_reg_28__4_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_5
regfile/clk_gate_rob_id_reg_29__4_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_4
regfile/clk_gate_rob_id_reg_2__4_      3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_31
regfile/clk_gate_rob_id_reg_30__4_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_3
regfile/clk_gate_rob_id_reg_31__4_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_2
regfile/clk_gate_rob_id_reg_3__4_      3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_30
regfile/clk_gate_rob_id_reg_4__4_      3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_29
regfile/clk_gate_rob_id_reg_5__4_      3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_28
regfile/clk_gate_rob_id_reg_6__4_      3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_27
regfile/clk_gate_rob_id_reg_7__4_      3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_26
regfile/clk_gate_rob_id_reg_8__4_      3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_25
regfile/clk_gate_rob_id_reg_9__4_      3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_24
reorder_buffer                     35150.8360     12.5   22858.1783  11897.6477      0.0000  reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2
reorder_buffer/clk_gate_head_reg_5_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_0
reorder_buffer/clk_gate_slots_reg_0__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_95
reorder_buffer/clk_gate_slots_reg_0__rd_v__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_96
reorder_buffer/clk_gate_slots_reg_0__regf_we_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_97
reorder_buffer/clk_gate_slots_reg_0__valid_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_1
reorder_buffer/clk_gate_slots_reg_10__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_65
reorder_buffer/clk_gate_slots_reg_10__rd_v__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_66
reorder_buffer/clk_gate_slots_reg_10__regf_we_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_67
reorder_buffer/clk_gate_slots_reg_11__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_62
reorder_buffer/clk_gate_slots_reg_11__rd_v__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_63
reorder_buffer/clk_gate_slots_reg_11__regf_we_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_64
reorder_buffer/clk_gate_slots_reg_12__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_59
reorder_buffer/clk_gate_slots_reg_12__rd_v__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_60
reorder_buffer/clk_gate_slots_reg_12__regf_we_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_61
reorder_buffer/clk_gate_slots_reg_13__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_56
reorder_buffer/clk_gate_slots_reg_13__rd_v__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_57
reorder_buffer/clk_gate_slots_reg_13__regf_we_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_58
reorder_buffer/clk_gate_slots_reg_14__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_53
reorder_buffer/clk_gate_slots_reg_14__rd_v__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_54
reorder_buffer/clk_gate_slots_reg_14__regf_we_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_55
reorder_buffer/clk_gate_slots_reg_15__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_50
reorder_buffer/clk_gate_slots_reg_15__rd_v__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_51
reorder_buffer/clk_gate_slots_reg_15__regf_we_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_52
reorder_buffer/clk_gate_slots_reg_16__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_47
reorder_buffer/clk_gate_slots_reg_16__rd_v__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_48
reorder_buffer/clk_gate_slots_reg_16__regf_we_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_49
reorder_buffer/clk_gate_slots_reg_17__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_44
reorder_buffer/clk_gate_slots_reg_17__rd_v__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_45
reorder_buffer/clk_gate_slots_reg_17__regf_we_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_46
reorder_buffer/clk_gate_slots_reg_18__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_41
reorder_buffer/clk_gate_slots_reg_18__rd_v__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_42
reorder_buffer/clk_gate_slots_reg_18__regf_we_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_43
reorder_buffer/clk_gate_slots_reg_19__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_38
reorder_buffer/clk_gate_slots_reg_19__rd_v__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_39
reorder_buffer/clk_gate_slots_reg_19__regf_we_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_40
reorder_buffer/clk_gate_slots_reg_1__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_92
reorder_buffer/clk_gate_slots_reg_1__rd_v__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_93
reorder_buffer/clk_gate_slots_reg_1__regf_we_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_94
reorder_buffer/clk_gate_slots_reg_20__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_35
reorder_buffer/clk_gate_slots_reg_20__rd_v__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_36
reorder_buffer/clk_gate_slots_reg_20__regf_we_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_37
reorder_buffer/clk_gate_slots_reg_21__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_32
reorder_buffer/clk_gate_slots_reg_21__rd_v__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_33
reorder_buffer/clk_gate_slots_reg_21__regf_we_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_34
reorder_buffer/clk_gate_slots_reg_22__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_29
reorder_buffer/clk_gate_slots_reg_22__rd_v__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_30
reorder_buffer/clk_gate_slots_reg_22__regf_we_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_31
reorder_buffer/clk_gate_slots_reg_23__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_26
reorder_buffer/clk_gate_slots_reg_23__rd_v__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_27
reorder_buffer/clk_gate_slots_reg_23__regf_we_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_28
reorder_buffer/clk_gate_slots_reg_24__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_23
reorder_buffer/clk_gate_slots_reg_24__rd_v__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_24
reorder_buffer/clk_gate_slots_reg_24__regf_we_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_25
reorder_buffer/clk_gate_slots_reg_25__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_20
reorder_buffer/clk_gate_slots_reg_25__rd_v__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_21
reorder_buffer/clk_gate_slots_reg_25__regf_we_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_22
reorder_buffer/clk_gate_slots_reg_26__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_17
reorder_buffer/clk_gate_slots_reg_26__rd_v__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_18
reorder_buffer/clk_gate_slots_reg_26__regf_we_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_19
reorder_buffer/clk_gate_slots_reg_27__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_14
reorder_buffer/clk_gate_slots_reg_27__rd_v__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_15
reorder_buffer/clk_gate_slots_reg_27__regf_we_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_16
reorder_buffer/clk_gate_slots_reg_28__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_11
reorder_buffer/clk_gate_slots_reg_28__rd_v__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_12
reorder_buffer/clk_gate_slots_reg_28__regf_we_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_13
reorder_buffer/clk_gate_slots_reg_29__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_8
reorder_buffer/clk_gate_slots_reg_29__rd_v__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_9
reorder_buffer/clk_gate_slots_reg_29__regf_we_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_10
reorder_buffer/clk_gate_slots_reg_2__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_89
reorder_buffer/clk_gate_slots_reg_2__rd_v__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_90
reorder_buffer/clk_gate_slots_reg_2__regf_we_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_91
reorder_buffer/clk_gate_slots_reg_30__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_5
reorder_buffer/clk_gate_slots_reg_30__rd_v__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_6
reorder_buffer/clk_gate_slots_reg_30__regf_we_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_7
reorder_buffer/clk_gate_slots_reg_31__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_2
reorder_buffer/clk_gate_slots_reg_31__rd_v__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_3
reorder_buffer/clk_gate_slots_reg_31__regf_we_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_4
reorder_buffer/clk_gate_slots_reg_3__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_86
reorder_buffer/clk_gate_slots_reg_3__rd_v__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_87
reorder_buffer/clk_gate_slots_reg_3__regf_we_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_88
reorder_buffer/clk_gate_slots_reg_4__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_83
reorder_buffer/clk_gate_slots_reg_4__rd_v__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_84
reorder_buffer/clk_gate_slots_reg_4__regf_we_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_85
reorder_buffer/clk_gate_slots_reg_5__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_80
reorder_buffer/clk_gate_slots_reg_5__rd_v__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_81
reorder_buffer/clk_gate_slots_reg_5__regf_we_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_82
reorder_buffer/clk_gate_slots_reg_6__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_77
reorder_buffer/clk_gate_slots_reg_6__rd_v__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_78
reorder_buffer/clk_gate_slots_reg_6__regf_we_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_79
reorder_buffer/clk_gate_slots_reg_7__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_74
reorder_buffer/clk_gate_slots_reg_7__rd_v__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_75
reorder_buffer/clk_gate_slots_reg_7__regf_we_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_76
reorder_buffer/clk_gate_slots_reg_8__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_71
reorder_buffer/clk_gate_slots_reg_8__rd_v__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_72
reorder_buffer/clk_gate_slots_reg_8__regf_we_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_73
reorder_buffer/clk_gate_slots_reg_9__pc__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_68
reorder_buffer/clk_gate_slots_reg_9__rd_v__31_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_69
reorder_buffer/clk_gate_slots_reg_9__regf_we_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_70
reorder_buffer/clk_gate_tail_reg_5_
                                       3.9900      0.0       0.0000      3.9900      0.0000  SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_98
--------------------------------  -----------  -------  -----------  ----------  ----------  ----------------------------------------------------------------------------------------------------------
Total                                                   126105.5469  68966.0843  85947.3013

1
281018
0.000002
[0;32mTiming Met [0m
[0;32mSynthesis Successful [0m
 
 ``` 

 </details> 
<details><summary>lint ✅</summary> 

 ``` 
 rm -rf spyglass-1 WORK *.log reports
mkdir -p reports
sg_shell -licqueue < lint.tcl |& tee reports/lint.log

                        SpyGlass Predictive Analyzer (R)
                              Synopsys TestMAX(TM)
                            SpyGlass Fault Analysis

                 Version W-2024.09 for linux64 - Aug 31, 2024 

                    Copyright (c) 2001 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)



To access quickstart manual, please use `man quickstart'


INFO:    It is recommended to set environment variable
         SNPSLMD_LICENSE_FILE for faster license checkout.
current_methodology: info: methodology is now `/software/Synopsys-2024_x86_64/spyglass/W-2024.09/SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff'
read_file: info: using default project `spyglass-1.prj'
current_goal: info: loading goal `Design_Read' with top `cpu' (in progress)
current_goal: info: finished loading goal `Design_Read' (ok)
current_goal: info: loading goal `lint/lint_turbo_rtl' with top `cpu' (in progress)
current_goal: info: finished loading goal `lint/lint_turbo_rtl' (ok)

INFO:    SpyGlass will run goal(s) 'lint/lint_turbo_rtl'.


 Auto-compiling gates libraries

        "/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/lint/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db"
        "/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/lint/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db"
        "/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/lint/../sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db"
    to
        "./spyglass-1/spyglass_cache/autogenerated_sglib/aggregate.sglib" ...done

 (Please refer to `./spyglass-1/spyglass_cache/autogenerated_sglib/lc/spyglass_lc_aggregate_reports/moresimple.rpt' for auto-compilation details)

 Using above compiled sglib for the current run ...

RULE-CHECKING IN MIXED MODE
Loading spyglass (SpyGlass_vW-2024.09) ... (picked from /software/Synopsys-2024_x86_64/spyglass/W-2024.09/SPYGLASS_HOME/policies/spyglass)
Loading openmore (SpyGlass_vW-2024.09) ... (picked from /software/Synopsys-2024_x86_64/spyglass/W-2024.09/SPYGLASS_HOME/policies/openmore)
Loading starc (SpyGlass_vW-2024.09) ... (picked from /software/Synopsys-2024_x86_64/spyglass/W-2024.09/SPYGLASS_HOME/policies/starc)
Loading starc2005 (SpyGlass_vW-2024.09) ... (picked from /software/Synopsys-2024_x86_64/spyglass/W-2024.09/SPYGLASS_HOME/policies/starc2005)
Loading erc (SpyGlass_vW-2024.09) ... (picked from /software/Synopsys-2024_x86_64/spyglass/W-2024.09/SPYGLASS_HOME/policies/erc)
Loading simulation (SpyGlass_vW-2024.09) ... (picked from /software/Synopsys-2024_x86_64/spyglass/W-2024.09/SPYGLASS_HOME/policies/simulation)
Loading lint (SpyGlass_vW-2024.09) ... (picked from /software/Synopsys-2024_x86_64/spyglass/W-2024.09/SPYGLASS_HOME/policies/lint)
Loading latch (SpyGlass_vW-2024.09) ... (picked from /software/Synopsys-2024_x86_64/spyglass/W-2024.09/SPYGLASS_HOME/policies/latch)
Loading morelint (SpyGlass_vW-2024.09) ... (picked from /software/Synopsys-2024_x86_64/spyglass/W-2024.09/SPYGLASS_HOME/policies/morelint)
Loading timing (SpyGlass_vW-2024.09) ... (picked from /software/Synopsys-2024_x86_64/spyglass/W-2024.09/SPYGLASS_HOME/policies/timing)
Loading starc2002 (SpyGlass_vW-2024.09) ... (picked from /software/Synopsys-2024_x86_64/spyglass/W-2024.09/SPYGLASS_HOME/policies/starc2002)
Reading specified sglib files(s) ....
   Processing library: 'mp_cache_tag_array_TT_1p0V_25C_lib' .... done
   Processing library: 'mp_cache_data_array_TT_1p0V_25C_lib' .... done
   Processing library: 'gshare_data_array_TT_1p0V_25C_lib' .... done
Checking Rule AutoGenerateSglib (Rule 1 of total 274) .... done (Time = 0.01s, Memory = 0.0K)

INFO [6]    Work Directory './WORK' does not exist.

INFO [75]    Creating the Work Directory './WORK/64' for 64bit  precompiled dump.
Checking Rule PrecompileLibCheck01 (Rule 2 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck02 (Rule 3 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck03 (Rule 4 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck04 (Rule 5 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportSglibVersionSummary (Rule 6 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportIgnoredOverlappingRules (Rule 7 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule TurboModeStatus (Rule 8 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule AbstractInterface (Rule 9 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_assume_path01 (Rule 10 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_sdcschema02 (Rule 11 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock05 (Rule 12 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock09 (Rule 13 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_force_ta05 (Rule 14 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_path03 (Rule 15 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_value03 (Rule 16 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain05 (Rule 17 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain06 (Rule 18 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain07 (Rule 19 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_powerdomainoutputs02 (Rule 20 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_supply01 (Rule 21 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive01 (Rule 22 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive02 (Rule 23 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive03 (Rule 24 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive04 (Rule 25 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive05 (Rule 26 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive06 (Rule 27 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive07 (Rule 28 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive08 (Rule 29 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive09 (Rule 30 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive10 (Rule 31 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive11 (Rule 32 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive12 (Rule 33 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive13 (Rule 34 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive21 (Rule 35 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive22 (Rule 36 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive30 (Rule 37 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive32 (Rule 38 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive33 (Rule 39 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive36 (Rule 40 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive38 (Rule 41 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_fifo01 (Rule 42 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup01 (Rule 43 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup02 (Rule 44 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup04 (Rule 45 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_data01 (Rule 46 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_ungroup01 (Rule 47 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port06 (Rule 48 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port14 (Rule 49 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port15 (Rule 50 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port18 (Rule 51 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule sdc_init_rule (Rule 52 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule CMD_ignorelibs01 (Rule 53 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportRuleNotRun (Rule 54 of total 274) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule STARC05-2.3.1.2c (Rule 55 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W442a (Rule 56 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W442b (Rule 57 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W442c (Rule 58 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W442f (Rule 59 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule mixedsenselist (Rule 60 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule badimplicitSM1 (Rule 61 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule badimplicitSM2 (Rule 62 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule badimplicitSM4 (Rule 63 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule bothedges (Rule 64 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule BlockHeader (Rule 65 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W421 (Rule 66 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.1.6.5 (Rule 67 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportStopSummary (Rule 68 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportIgnoreSummary (Rule 69 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
 Analyzing source file "/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/lint/../pkg/types.sv" ....
 Analyzing source file "/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/lint/../hdl/alu.sv" ....
 Analyzing source file "/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/lint/../hdl/branch_station.sv" ....
 Analyzing source file "/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/lint/../hdl/cache_adapter.sv" ....
 Analyzing source file "/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/lint/../hdl/sp_ff_array.sv" ....
 Analyzing source file "/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/lint/../hdl/cache_arbiter.sv" ....
 Analyzing source file "/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/lint/../hdl/reorder.sv" ....
 Analyzing source file "/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/lint/../hdl/icache.sv" ....
 Analyzing source file "/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/lint/../hdl/arithmetic_station.sv" ....
 Analyzing source file "/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/lint/../hdl/dcache.sv" ....
 Analyzing source file "/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/lint/../hdl/fetch.sv" ....
 Analyzing source file "/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/lint/../hdl/cdb_arbiter.sv" ....
 Analyzing source file "/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/lint/../hdl/queue.sv" ....
 Analyzing source file "/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/lint/../hdl/decode_dispatch.sv" ....
 Analyzing source file "/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/lint/../hdl/memory_station.sv" ....
 Analyzing source file "/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/lint/../hdl/mul_div_station.sv" ....
 Analyzing source file "/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/lint/../hdl/cpu.sv" ....
 Analyzing source file "/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/lint/../hdl/gshare_predictor.sv" ....
 Analyzing source file "/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/lint/../hdl/regfile.sv" ....
 Elaborating Top Verilog Design Unit 'cpu' ..... done
Checking Rule ElabSummary (Rule 70 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ViolationLimitReached (Rule 71 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportCheckDataSummary (Rule 72 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule IgnoredLibCells (Rule 73 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
 Reading waiver file "./spyglass-1/cpu/lint/lint_turbo_rtl/spyglass_spysch/constraint/spg_autogenerated_waivers.sgdc" ...
 Generating SGDC file "./spyglass-1/cpu/lint/lint_turbo_rtl/spyglass_spysch/constraint/pragma2Constraint.sgdc" from pragmas in HDL source files ....
 Generating WAIVER file "./spyglass-1/cpu/lint/lint_turbo_rtl/spyglass_spysch/waiver/pragma2Waiver.swl" from pragmas in HDL source files ....
Checking Rule DetectTopDesignUnits (Rule 74 of total 274)
 Detected 1 top level design units:
     cpu
 .... done (Time = 0.00s, Memory = 0.0K)
Performing semantic checks on SGDC contents
Checking Rule SGDC_testmode03 (Rule 75 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportObsoletePragmas (Rule 76 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule GenerateConfMap (Rule 77 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HdlLibDuCheck (Rule 78 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RtlDesignInfo (Rule 79 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W416 (Rule 80 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule mixedsenselist (Rule 81 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W110a (Rule 82 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule preReq_ConsCase (Rule 83 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule CheckCelldefine (Rule 84 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive23 (Rule 85 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive26 (Rule 86 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive27 (Rule 87 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive29 (Rule 88 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.3.1.5b (Rule 89 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.3.3.1 (Rule 90 of total 274) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule STARC05-2.3.3.1 (Rule 91 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.11.3.1 (Rule 92 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W317 (Rule 93 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W422 (Rule 94 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W426 (Rule 95 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W480 (Rule 96 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W481a (Rule 97 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W481b (Rule 98 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W422 (Rule 99 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W292 (Rule 100 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W71 (Rule 101 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W293 (Rule 102 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W398 (Rule 103 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W421 (Rule 104 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W424 (Rule 105 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W467 (Rule 106 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereqs_RegInputOutputs (Rule 107 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PragmaComments-ML (Rule 108 of total 274) .... done (Time = 0.01s, Memory = 192.0K)
Checking Rule PragmaComments-ML (Rule 109 of total 274) .... done (Time = 0.00s, Memory = 72.0K)
Checking Rule CheckDelayTimescale-ML (Rule 110 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereqs_CheckTimeUnitandPrecision-ML (Rule 111 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit cpu
    Checking Rule Prereqs_InferLatch (Rule 112 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 113 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 114 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 115 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 116 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 117 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 118 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 119 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 120 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 121 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 122 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 123 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W339a (Rule 124 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 125 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 126 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 127 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 128 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 129 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 130 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 131 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 274) .... done (Time = 0.01s, Memory = 256.0K)
    Checking Rule W156 (Rule 133 of total 274) .... done (Time = 0.00s, Memory = 256.0K)
    Checking Rule W215 (Rule 134 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 135 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 136 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 137 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 138 of total 274) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W289 (Rule 139 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 140 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 141 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 142 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 143 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 144 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 145 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 146 of total 274) .... done (Time = 0.00s, Memory = 128.0K)
    Checking Rule W502 (Rule 147 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 148 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 149 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 150 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 151 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 152 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 153 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 154 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 155 of total 274) .... done (Time = 0.00s, Memory = 256.0K)
    Checking Rule W287b (Rule 156 of total 274) .... done (Time = 0.00s, Memory = 256.0K)
    Checking Rule W293 (Rule 157 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 158 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 159 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 160 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 161 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 162 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 163 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 164 of total 274) .... done (Time = 0.01s, Memory = 512.0K)
    Checking Rule Prereqs_Usage (Rule 165 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 166 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 167 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 168 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 169 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_Elab_Hier_Dialog (Rule 170 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 171 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 172 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 173 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 174 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit cache_adapter
    Checking Rule Prereqs_InferLatch (Rule 112 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 113 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 114 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 115 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 116 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 117 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 118 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 119 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 120 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 121 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 122 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 123 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W339a (Rule 124 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 125 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 126 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 127 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 128 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 129 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 130 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 131 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 134 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 135 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 136 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 137 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 138 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 139 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 140 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 141 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 142 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 143 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 144 of total 274) .... done (Time = 0.00s, Memory = 80.0K)
    Checking Rule W486 (Rule 145 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 146 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 147 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 148 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 149 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 150 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 151 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 152 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 153 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 154 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 155 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287b (Rule 156 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 157 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 158 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 159 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 160 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 161 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 162 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 163 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 164 of total 274) .... done (Time = 0.01s, Memory = 512.0K)
    Checking Rule Prereqs_Usage (Rule 165 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 166 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 167 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 168 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 169 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_Elab_Hier_Dialog (Rule 170 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 171 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 172 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 173 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 174 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit cache_arbiter
    Checking Rule Prereqs_InferLatch (Rule 112 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 113 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 114 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 115 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 116 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 117 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 118 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 119 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 120 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 121 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 122 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 123 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W339a (Rule 124 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 125 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 126 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 127 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 128 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 129 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 130 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 131 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 134 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 135 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 136 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 137 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 138 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 139 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 140 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 141 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 142 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 143 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 144 of total 274) .... done (Time = 0.00s, Memory = -48.0K)
    Checking Rule W486 (Rule 145 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 146 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 147 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 148 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 149 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 150 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 151 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 152 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 153 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 154 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 155 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287b (Rule 156 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 157 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 158 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 159 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 160 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 161 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 162 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 163 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 164 of total 274) .... done (Time = 0.01s, Memory = 512.0K)
    Checking Rule Prereqs_Usage (Rule 165 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 166 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 167 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 168 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 169 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_Elab_Hier_Dialog (Rule 170 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 171 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 172 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 173 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 174 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit icache
    Checking Rule Prereqs_InferLatch (Rule 112 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 113 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 114 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 115 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 116 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 117 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 118 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 119 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 120 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 121 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 122 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 123 of total 274) .... done (Time = 0.00s, Memory = 256.0K)
    Checking Rule W339a (Rule 124 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 125 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 126 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 127 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 128 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 129 of total 274) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W66 (Rule 130 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 131 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 134 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 135 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 136 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 137 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 138 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 139 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 140 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 141 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 142 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 143 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 144 of total 274) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W486 (Rule 145 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 146 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 147 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 148 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 149 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 150 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 151 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 152 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 153 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 154 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 155 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287b (Rule 156 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 157 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 158 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 159 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 160 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 161 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 162 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 163 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 164 of total 274) .... done (Time = 0.01s, Memory = 512.0K)
    Checking Rule Prereqs_Usage (Rule 165 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 166 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 167 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 168 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 169 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_Elab_Hier_Dialog (Rule 170 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 171 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 172 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 173 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 174 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit WORK_sp_ff_array_4_3
    Checking Rule Prereqs_InferLatch (Rule 112 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 113 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 114 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 115 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 116 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 117 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 118 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 119 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 120 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 121 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 122 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 123 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W339a (Rule 124 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 125 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 126 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 127 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 128 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 129 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 130 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 131 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 274) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 134 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 135 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 136 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 137 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 138 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 139 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 140 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 141 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 142 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 143 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 144 of total 274) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule W486 (Rule 145 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 146 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 147 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 148 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 149 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 150 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 151 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 152 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 153 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 154 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 155 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287b (Rule 156 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 157 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 158 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 159 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 160 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 161 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 162 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 163 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 164 of total 274) .... done (Time = 0.01s, Memory = 512.0K)
    Checking Rule Prereqs_Usage (Rule 165 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 166 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 167 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 168 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 169 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_Elab_Hier_Dialog (Rule 170 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 171 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 172 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 173 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 174 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit WORK_sp_ff_array_4_1
    Checking Rule Prereqs_InferLatch (Rule 112 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 113 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 114 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 115 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 116 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 117 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 118 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 119 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 120 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 121 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 122 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 123 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W339a (Rule 124 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 125 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 126 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 127 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 128 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 129 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 130 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 131 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 134 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 135 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 136 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 137 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 138 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 139 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 140 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 141 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 142 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 143 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 144 of total 274) .... done (Time = 0.00s, Memory = -16.0K)
    Checking Rule W486 (Rule 145 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 146 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 147 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 148 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 149 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 150 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 151 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 152 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 153 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 154 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 155 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287b (Rule 156 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 157 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 158 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 159 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 160 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 161 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 162 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 163 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 164 of total 274) .... done (Time = 0.01s, Memory = 512.0K)
    Checking Rule Prereqs_Usage (Rule 165 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 166 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 167 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 168 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 169 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_Elab_Hier_Dialog (Rule 170 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 171 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 172 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 173 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 174 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit dcache
    Checking Rule Prereqs_InferLatch (Rule 112 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 113 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 114 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 115 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 116 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 117 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 118 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 119 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 120 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 121 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 122 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 123 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W339a (Rule 124 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 125 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 126 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 127 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 128 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 129 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 130 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 131 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 134 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 135 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 136 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 137 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 138 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 139 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 140 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 141 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 142 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 143 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 144 of total 274) .... done (Time = 0.00s, Memory = 80.0K)
    Checking Rule W486 (Rule 145 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 146 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 147 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 148 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 149 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 150 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 151 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 152 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 153 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 154 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 155 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287b (Rule 156 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 157 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 158 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 159 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 160 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 161 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 162 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 163 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 164 of total 274) .... done (Time = 0.01s, Memory = 512.0K)
    Checking Rule Prereqs_Usage (Rule 165 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 166 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 167 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 168 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 169 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_Elab_Hier_Dialog (Rule 170 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 171 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 172 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 173 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 174 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit fetch
    Checking Rule Prereqs_InferLatch (Rule 112 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 113 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 114 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 115 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 116 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 117 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 118 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 119 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 120 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 121 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 122 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 123 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W339a (Rule 124 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 125 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 126 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 127 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 128 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 129 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 130 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 131 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 134 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 135 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 136 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 137 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 138 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 139 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 140 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 141 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 142 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 143 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 144 of total 274) .... done (Time = 0.00s, Memory = 16.0K)
    Checking Rule W486 (Rule 145 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 146 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 147 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 148 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 149 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 150 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 151 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 152 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 153 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 154 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 155 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287b (Rule 156 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 157 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 158 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 159 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 160 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 161 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 162 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 163 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 164 of total 274) .... done (Time = 0.01s, Memory = 512.0K)
    Checking Rule Prereqs_Usage (Rule 165 of total 274) .... done (Time = 0.00s, Memory = -144.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 166 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 167 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 168 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 169 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_Elab_Hier_Dialog (Rule 170 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 171 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 172 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 173 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 174 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit gshare_predictor
    Checking Rule Prereqs_InferLatch (Rule 112 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 113 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 114 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 115 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 116 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 117 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 118 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 119 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 120 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 121 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 122 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 123 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W339a (Rule 124 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 125 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 126 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 127 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 128 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 129 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 130 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 131 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 134 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 135 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 136 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 137 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 138 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 139 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 140 of total 274) .... done (Time = 0.00s, Memory = 128.0K)
    Checking Rule W416 (Rule 141 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 142 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 143 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 144 of total 274) .... done (Time = 0.00s, Memory = 80.0K)
    Checking Rule W486 (Rule 145 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 146 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 147 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 148 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 149 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 150 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 151 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 152 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 153 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 154 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 155 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287b (Rule 156 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 157 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 158 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 159 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 160 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 161 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 162 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 163 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 164 of total 274) .... done (Time = 0.01s, Memory = 512.0K)
    Checking Rule Prereqs_Usage (Rule 165 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 166 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 167 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 168 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 169 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_Elab_Hier_Dialog (Rule 170 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 171 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 172 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 173 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 174 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit instruction_queue
    Checking Rule Prereqs_InferLatch (Rule 112 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 113 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 114 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 115 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 116 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 117 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 118 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 119 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 120 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 121 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 122 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 123 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W339a (Rule 124 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 125 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 126 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 127 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 128 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 129 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 130 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 131 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 134 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 135 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 136 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 137 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 138 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 139 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 140 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 141 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 142 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 143 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 144 of total 274) .... done (Time = 0.00s, Memory = -64.0K)
    Checking Rule W486 (Rule 145 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 146 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 147 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 148 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 149 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 150 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 151 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 152 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 153 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 154 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 155 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287b (Rule 156 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 157 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 158 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 159 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 160 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 161 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 162 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 163 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 164 of total 274) .... done (Time = 0.01s, Memory = 512.0K)
    Checking Rule Prereqs_Usage (Rule 165 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 166 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 167 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 168 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 169 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_Elab_Hier_Dialog (Rule 170 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 171 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 172 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 173 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 174 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit reorder
    Checking Rule Prereqs_InferLatch (Rule 112 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 113 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 114 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 115 of total 274) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 116 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 117 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 118 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 119 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 120 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 121 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 122 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 123 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W339a (Rule 124 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 125 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 126 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 127 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 128 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 129 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 130 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 131 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 274) .... done (Time = 0.02s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 134 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 135 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 136 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 137 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 138 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 139 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 140 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 141 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 142 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 143 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 144 of total 274) .... done (Time = 0.02s, Memory = 264.0K)
    Checking Rule W486 (Rule 145 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 146 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 147 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 148 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 149 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 150 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 151 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 152 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 153 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 154 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 155 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287b (Rule 156 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 157 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 158 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 159 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 160 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 161 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 162 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 163 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 164 of total 274) .... done (Time = 0.01s, Memory = 512.0K)
    Checking Rule Prereqs_Usage (Rule 165 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 166 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 167 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 168 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 169 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_Elab_Hier_Dialog (Rule 170 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 171 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 172 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 173 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 174 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit regfile
    Checking Rule Prereqs_InferLatch (Rule 112 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 113 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 114 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 115 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 116 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 117 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 118 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 119 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 120 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 121 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 122 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 123 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W339a (Rule 124 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 125 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 126 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 127 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 128 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 129 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 130 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 131 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 134 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 135 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 136 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 137 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 138 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 139 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 140 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 141 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 142 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 143 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 144 of total 274) .... done (Time = 0.00s, Memory = 32.0K)
    Checking Rule W486 (Rule 145 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 146 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 147 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 148 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 149 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 150 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 151 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 152 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 153 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 154 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 155 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287b (Rule 156 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 157 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 158 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 159 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 160 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 161 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 162 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 163 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 164 of total 274) .... done (Time = 0.01s, Memory = 512.0K)
    Checking Rule Prereqs_Usage (Rule 165 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 166 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 167 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 168 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 169 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_Elab_Hier_Dialog (Rule 170 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 171 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 172 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 173 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 174 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit cdb_arbiter
    Checking Rule Prereqs_InferLatch (Rule 112 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 113 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 114 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 115 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 116 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 117 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 118 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 119 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 120 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 121 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 122 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 123 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W339a (Rule 124 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 125 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 126 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 127 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 128 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 129 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 130 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 131 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 274) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 134 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 135 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 136 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 137 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 138 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 139 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 140 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 141 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 142 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 143 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 144 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 145 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 146 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 147 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 148 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 149 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 150 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 151 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 152 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 153 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 154 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 155 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287b (Rule 156 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 157 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 158 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 159 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 160 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 161 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 162 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 163 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 164 of total 274) .... done (Time = 0.01s, Memory = 512.0K)
    Checking Rule Prereqs_Usage (Rule 165 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 166 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 167 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 168 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 169 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_Elab_Hier_Dialog (Rule 170 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 171 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 172 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 173 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 174 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit decode_dispatch
    Checking Rule Prereqs_InferLatch (Rule 112 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 113 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 114 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 115 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 116 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 117 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 118 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 119 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 120 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 121 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 122 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 123 of total 274) .... done (Time = 0.00s, Memory = 256.0K)
    Checking Rule W339a (Rule 124 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 125 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 126 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 127 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 128 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 129 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 130 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 131 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 134 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 135 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 136 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 137 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 138 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 139 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 140 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 141 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 142 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 143 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 144 of total 274) .... done (Time = 0.01s, Memory = 248.0K)
    Checking Rule W486 (Rule 145 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 146 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 147 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 148 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 149 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 150 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 151 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 152 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 153 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 154 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 155 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287b (Rule 156 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 157 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 158 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 159 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 160 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 161 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 162 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 163 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 164 of total 274) .... done (Time = 0.01s, Memory = 512.0K)
    Checking Rule Prereqs_Usage (Rule 165 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 166 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 167 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 168 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 169 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_Elab_Hier_Dialog (Rule 170 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 171 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 172 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 173 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 174 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit arithmetic_station
    Checking Rule Prereqs_InferLatch (Rule 112 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 113 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 114 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 115 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 116 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 117 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 118 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 119 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 120 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 121 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 122 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 123 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W339a (Rule 124 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 125 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 126 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 127 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 128 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 129 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 130 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 131 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 134 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 135 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 136 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 137 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 138 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 139 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 140 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 141 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 142 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 143 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 144 of total 274) .... done (Time = 0.01s, Memory = -16.0K)
    Checking Rule W486 (Rule 145 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 146 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 147 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 148 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 149 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 150 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 151 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 152 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 153 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 154 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 155 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287b (Rule 156 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 157 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 158 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 159 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 160 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 161 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 162 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 163 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 164 of total 274) .... done (Time = 0.01s, Memory = 512.0K)
    Checking Rule Prereqs_Usage (Rule 165 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 166 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 167 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 168 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 169 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_Elab_Hier_Dialog (Rule 170 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 171 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 172 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 173 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 174 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit alu32
    Checking Rule Prereqs_InferLatch (Rule 112 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 113 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 114 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 115 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 116 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 117 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 118 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 119 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 120 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 121 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 122 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 123 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W339a (Rule 124 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 125 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 126 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 127 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 128 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 129 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 130 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 131 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 134 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 135 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 136 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 137 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 138 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 139 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 140 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 141 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 142 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 143 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 144 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W486 (Rule 145 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 146 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 147 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 148 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 149 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 150 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 151 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 152 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 153 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 154 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 155 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287b (Rule 156 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 157 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 158 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 159 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 160 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 161 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 162 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 163 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 164 of total 274) .... done (Time = 0.01s, Memory = 512.0K)
    Checking Rule Prereqs_Usage (Rule 165 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 166 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 167 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 168 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 169 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_Elab_Hier_Dialog (Rule 170 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 171 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 172 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 173 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 174 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit multiply_divide_station
    Checking Rule Prereqs_InferLatch (Rule 112 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 113 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 114 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 115 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 116 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 117 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 118 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 119 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 120 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 121 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 122 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 123 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W339a (Rule 124 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 125 of total 274) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W122 (Rule 126 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 127 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 128 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 129 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 130 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 131 of total 274) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 134 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 135 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 136 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 137 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 138 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 139 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 140 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 141 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 142 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 143 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 144 of total 274) .... done (Time = 0.00s, Memory = -32.0K)
    Checking Rule W486 (Rule 145 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 146 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 147 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 148 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 149 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 150 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 151 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 152 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 153 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 154 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 155 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287b (Rule 156 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 157 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 158 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 159 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 160 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 161 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 162 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 163 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 164 of total 274) .... done (Time = 0.01s, Memory = 512.0K)
    Checking Rule Prereqs_Usage (Rule 165 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 166 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 167 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 168 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 169 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_Elab_Hier_Dialog (Rule 170 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 171 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 172 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 173 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 174 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit memory_station
    Checking Rule Prereqs_InferLatch (Rule 112 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 113 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 114 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 115 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 116 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 117 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 118 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 119 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 120 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 121 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 122 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 123 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W339a (Rule 124 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 125 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 126 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 127 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 128 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 129 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 130 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 131 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 134 of total 274) .... done (Time = 0.01s, Memory = 0.0K)
    Checking Rule W216 (Rule 135 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 136 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 137 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 138 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 139 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 140 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 141 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 142 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 143 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 144 of total 274) .... done (Time = 0.02s, Memory = 80.0K)
    Checking Rule W486 (Rule 145 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 146 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 147 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 148 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 149 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 150 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 151 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 152 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 153 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 154 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 155 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287b (Rule 156 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 157 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 158 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 159 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 160 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 161 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 162 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 163 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 164 of total 274) .... done (Time = 0.01s, Memory = 512.0K)
    Checking Rule Prereqs_Usage (Rule 165 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 166 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 167 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 168 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 169 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_Elab_Hier_Dialog (Rule 170 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 171 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 172 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 173 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 174 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit branch_station
    Checking Rule Prereqs_InferLatch (Rule 112 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.4.5 (Rule 113 of total 274) .... done (Time = 0.00s, Memory = 256.0K)
    Checking Rule STARC05-2.1.5.3 (Rule 114 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.2.3.3 (Rule 115 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.3.1.6 (Rule 116 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.2.3 (Rule 117 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.3.2a (Rule 118 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.11.3.1 (Rule 119 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.1.3.1 (Rule 120 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4a (Rule 121 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule STARC05-2.10.1.4b (Rule 122 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule sim_race02 (Rule 123 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W339a (Rule 124 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W110 (Rule 125 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 126 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496a (Rule 127 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W496b (Rule 128 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W19 (Rule 129 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W66 (Rule 130 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 131 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 132 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 133 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W215 (Rule 134 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W216 (Rule 135 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W218 (Rule 136 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W224 (Rule 137 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W263 (Rule 138 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W289 (Rule 139 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W337 (Rule 140 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W416 (Rule 141 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W352 (Rule 142 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W362 (Rule 143 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W415a (Rule 144 of total 274) .... done (Time = 0.00s, Memory = 64.0K)
    Checking Rule W486 (Rule 145 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W499 (Rule 146 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W502 (Rule 147 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W116 (Rule 148 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W122 (Rule 149 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W123 (Rule 150 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W156 (Rule 151 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W71 (Rule 152 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 153 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W240 (Rule 154 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287a (Rule 155 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W287b (Rule 156 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W293 (Rule 157 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W398 (Rule 158 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W424 (Rule 159 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W467 (Rule 160 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 161 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W505 (Rule 162 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 163 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule W528 (Rule 164 of total 274) .... done (Time = 0.01s, Memory = 512.0K)
    Checking Rule Prereqs_Usage (Rule 165 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ConstantInput-ML (Rule 166 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ReportPortInfo-ML (Rule 167 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 168 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_ReportPortInfo-ML (Rule 169 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Prereqs_Elab_Hier_Dialog (Rule 170 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoAssignX-ML (Rule 171 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule ParamWidthMismatch-ML (Rule 172 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule Postreqs_Usage_ML (Rule 173 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
    Checking Rule NoXInCase-ML (Rule 174 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit cpu
Checking ELABDU Rules for designUnit cache_adapter
Checking ELABDU Rules for designUnit cache_arbiter
Checking ELABDU Rules for designUnit icache
Checking ELABDU Rules for designUnit WORK_sp_ff_array_4_3
Checking ELABDU Rules for designUnit WORK_sp_ff_array_4_1
Checking ELABDU Rules for designUnit dcache
Checking ELABDU Rules for designUnit fetch
Checking ELABDU Rules for designUnit gshare_predictor
Checking ELABDU Rules for designUnit instruction_queue
Checking ELABDU Rules for designUnit reorder
Checking ELABDU Rules for designUnit regfile
Checking ELABDU Rules for designUnit cdb_arbiter
Checking ELABDU Rules for designUnit decode_dispatch
Checking ELABDU Rules for designUnit arithmetic_station
Checking ELABDU Rules for designUnit alu32
Checking ELABDU Rules for designUnit multiply_divide_station
Checking ELABDU Rules for designUnit memory_station
Checking ELABDU Rules for designUnit branch_station
Checking Rule SGDC_waive24 (Rule 175 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive25 (Rule 176 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive31 (Rule 177 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive35 (Rule 178 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
 Synthesizing Library Cells specified through SgLib  ......
 Reading port Interface for .lib cell: mp_cache_data_array 
 Reading port Interface for .lib cell: mp_cache_tag_array 
 Reading port Interface for .lib cell: gshare_data_array 
 Synthesis of Library Cells specified through SgLib completed 
 Synthesizing module: branch_station (elaborated name: branch_station) ... (Module 1 of total 19)  done 
 Synthesizing module: memory_station (elaborated name: memory_station) ... (Module 2 of total 19)  done 
 Synthesizing module: multiply_divide_station (elaborated name: multiply_divide_station) ... (Module 3 of total 19)  done 
 Synthesizing module: alu32 (elaborated name: alu32) ... (Module 4 of total 19)  done 
 Synthesizing module: arithmetic_station (elaborated name: arithmetic_station) ... (Module 5 of total 19)  done 
 Synthesizing module: decode_dispatch (elaborated name: decode_dispatch) ... (Module 6 of total 19)  done 
 Synthesizing module: cdb_arbiter (elaborated name: cdb_arbiter) ... (Module 7 of total 19)  done 
 Synthesizing module: regfile (elaborated name: regfile) ... (Module 8 of total 19)  done 
 Synthesizing module: reorder (elaborated name: reorder) ... (Module 9 of total 19)  done 
 Synthesizing module: instruction_queue (elaborated name: instruction_queue) ... (Module 10 of total 19)  done 
 Synthesizing module: gshare_predictor (elaborated name: gshare_predictor) ... (Module 11 of total 19)  done 
 Synthesizing module: fetch (elaborated name: fetch) ... (Module 12 of total 19)  done 
 Synthesizing module: sp_ff_array (elaborated name: WORK_sp_ff_array_4_1) ... (Module 13 of total 19)  done 
 Synthesizing module: sp_ff_array (elaborated name: WORK_sp_ff_array_4_3) ... (Module 14 of total 19)  done 
 Synthesizing module: dcache (elaborated name: dcache) ... (Module 15 of total 19)  done 
 Synthesizing module: icache (elaborated name: icache) ... (Module 16 of total 19)  done 
 Synthesizing module: cache_arbiter (elaborated name: cache_arbiter) ... (Module 17 of total 19)  done 
 Synthesizing module: cache_adapter (elaborated name: cache_adapter) ... (Module 18 of total 19)  done 
 Synthesizing module: cpu (elaborated name: cpu) ... (Module 19 of total 19)  done 
 Synthesis completed.
Checking Rule InferBlackBox (Rule 179 of total 274) .... done (Time = 0.09s, Memory = 0.0K)
Checking Rule checkCMD_mthresh (Rule 180 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive37 (Rule 181 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportSglibSummary (Rule 182 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module branch_station (Rule 183 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module branch_station (Rule 184 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module branch_station (Rule 185 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module branch_station (Rule 186 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module branch_station (Rule 187 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module branch_station (Rule 188 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module branch_station (Rule 189 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module branch_station (Rule 190 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module memory_station (Rule 183 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module memory_station (Rule 184 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module memory_station (Rule 185 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module memory_station (Rule 186 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module memory_station (Rule 187 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module memory_station (Rule 188 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module memory_station (Rule 189 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module memory_station (Rule 190 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module multiply_divide_station (Rule 183 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module multiply_divide_station (Rule 184 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module multiply_divide_station (Rule 185 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module multiply_divide_station (Rule 186 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module multiply_divide_station (Rule 187 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module multiply_divide_station (Rule 188 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module multiply_divide_station (Rule 189 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module multiply_divide_station (Rule 190 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module alu32 (Rule 183 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module alu32 (Rule 184 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module alu32 (Rule 185 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module alu32 (Rule 186 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module alu32 (Rule 187 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module alu32 (Rule 188 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module alu32 (Rule 189 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module alu32 (Rule 190 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module arithmetic_station (Rule 183 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module arithmetic_station (Rule 184 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module arithmetic_station (Rule 185 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module arithmetic_station (Rule 186 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module arithmetic_station (Rule 187 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module arithmetic_station (Rule 188 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module arithmetic_station (Rule 189 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module arithmetic_station (Rule 190 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module decode_dispatch (Rule 183 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module decode_dispatch (Rule 184 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module decode_dispatch (Rule 185 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module decode_dispatch (Rule 186 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module decode_dispatch (Rule 187 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module decode_dispatch (Rule 188 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module decode_dispatch (Rule 189 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module decode_dispatch (Rule 190 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module cdb_arbiter (Rule 183 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module cdb_arbiter (Rule 184 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module cdb_arbiter (Rule 185 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module cdb_arbiter (Rule 186 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module cdb_arbiter (Rule 187 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module cdb_arbiter (Rule 188 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module cdb_arbiter (Rule 189 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module cdb_arbiter (Rule 190 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module regfile (Rule 183 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module regfile (Rule 184 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module regfile (Rule 185 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module regfile (Rule 186 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module regfile (Rule 187 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module regfile (Rule 188 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module regfile (Rule 189 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module regfile (Rule 190 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module reorder (Rule 183 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module reorder (Rule 184 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module reorder (Rule 185 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module reorder (Rule 186 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module reorder (Rule 187 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module reorder (Rule 188 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module reorder (Rule 189 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module reorder (Rule 190 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module instruction_queue (Rule 183 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module instruction_queue (Rule 184 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module instruction_queue (Rule 185 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module instruction_queue (Rule 186 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module instruction_queue (Rule 187 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module instruction_queue (Rule 188 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module instruction_queue (Rule 189 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module instruction_queue (Rule 190 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module gshare_predictor (Rule 183 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module gshare_predictor (Rule 184 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module gshare_predictor (Rule 185 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module gshare_predictor (Rule 186 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module gshare_predictor (Rule 187 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module gshare_predictor (Rule 188 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module gshare_predictor (Rule 189 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module gshare_predictor (Rule 190 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module fetch (Rule 183 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module fetch (Rule 184 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module fetch (Rule 185 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module fetch (Rule 186 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module fetch (Rule 187 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module fetch (Rule 188 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module fetch (Rule 189 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module fetch (Rule 190 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module sp_ff_array (Rule 183 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module sp_ff_array (Rule 184 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module sp_ff_array (Rule 185 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module sp_ff_array (Rule 186 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module sp_ff_array (Rule 187 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module sp_ff_array (Rule 188 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module sp_ff_array (Rule 189 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module sp_ff_array (Rule 190 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module sp_ff_array (Rule 183 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module sp_ff_array (Rule 184 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module sp_ff_array (Rule 185 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module sp_ff_array (Rule 186 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module sp_ff_array (Rule 187 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module sp_ff_array (Rule 188 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module sp_ff_array (Rule 189 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module sp_ff_array (Rule 190 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module dcache (Rule 183 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module dcache (Rule 184 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module dcache (Rule 185 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module dcache (Rule 186 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module dcache (Rule 187 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module dcache (Rule 188 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module dcache (Rule 189 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module dcache (Rule 190 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module icache (Rule 183 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module icache (Rule 184 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module icache (Rule 185 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module icache (Rule 186 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module icache (Rule 187 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module icache (Rule 188 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module icache (Rule 189 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module icache (Rule 190 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module cache_arbiter (Rule 183 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module cache_arbiter (Rule 184 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module cache_arbiter (Rule 185 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module cache_arbiter (Rule 186 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module cache_arbiter (Rule 187 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module cache_arbiter (Rule 188 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module cache_arbiter (Rule 189 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module cache_arbiter (Rule 190 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module cache_adapter (Rule 183 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module cache_adapter (Rule 184 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module cache_adapter (Rule 185 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module cache_adapter (Rule 186 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module cache_adapter (Rule 187 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module cache_adapter (Rule 188 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module cache_adapter (Rule 189 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module cache_adapter (Rule 190 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Prereq_IntClock for module cpu (Rule 183 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W336 for module cpu (Rule 184 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W414 for module cpu (Rule 185 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule W450L for module cpu (Rule 186 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HangingNetPreReq-ML for module cpu (Rule 187 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RegInputOutput-ML for module cpu (Rule 188 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.7 for module cpu (Rule 189 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-2.5.1.9 for module cpu (Rule 190 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Performing semantic checks on SGDC contents
Checking Rule SGDC_testmode03 (Rule 75 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_01 (Rule 191 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_03 (Rule 192 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_08 (Rule 193 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_memorywritepin04 (Rule 194 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset02 (Rule 195 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset03 (Rule 196 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup03 (Rule 197 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_ungroup02 (Rule 198 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _abstractPortSGDC (Rule 199 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port03 (Rule 200 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port04 (Rule 201 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port05 (Rule 202 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port07 (Rule 203 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port08 (Rule 204 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port10 (Rule 205 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port11 (Rule 206 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port12 (Rule 207 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port13 (Rule 208 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportUngroup (Rule 209 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LINT_portReten (Rule 210 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port21 (Rule 211 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule InferLatch (Rule 212 of total 274) .... done (Time = 0.05s, Memory = 0.0K)
Checking Rule UndrivenInTerm-ML (Rule 213 of total 274) .... done (Time = 0.87s, Memory = 0.0K)
Checking Rule CheckDelayFlopRacePreReq_2-ML (Rule 214 of total 274) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule SGDC_assume_path05 (Rule 215 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
 Flattening cpu (.lib instances separately flattened) ....
    20% completed (50000 instances created)
    40% completed (100000 instances created)
    61% completed (150000 instances created)
    81% completed (200000 instances created)
 Flattening completed
Checking Rule SGDC_set_case_analysis_LC (Rule 216 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule BufClock (Rule 217 of total 274) .... done (Time = 0.57s, Memory = 3368.0K)
Checking Rule CombLoop (Rule 218 of total 274) .... done (Time = 0.31s, Memory = 1408.0K)
Checking Rule STARC05-2.5.1.2 (Rule 219 of total 274) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule STARC05-1.3.1.3 (Rule 220 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-1.4.3.4 (Rule 221 of total 274) .... done (Time = 0.04s, Memory = 104.0K)
Checking Rule FlopClockConstant (Rule 222 of total 274) .... done (Time = 0.14s, Memory = 5888.0K)
Checking Rule FlopSRConst (Rule 223 of total 274) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule FlopEConst (Rule 224 of total 274) .... done (Time = 0.04s, Memory = 128.0K)
Checking Rule checkPinConnectedToSupply (Rule 225 of total 274) .... done (Time = 0.06s, Memory = 0.0K)
Checking Rule W392 (Rule 226 of total 274) .... done (Time = 0.02s, Memory = 1504.0K)
Checking Rule W415 (Rule 227 of total 274) .... done (Time = 0.13s, Memory = 0.0K)
Checking Rule LatchFeedback (Rule 228 of total 274) .... done (Time = 0.28s, Memory = 0.0K)
Checking Rule STARC05-2.4.1.5 (Rule 229 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule STARC05-1.2.1.2 (Rule 230 of total 274) .... done (Time = 0.05s, Memory = 1120.0K)
Checking Rule AnalyzeBBox (Rule 231 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ViolationLimitReached (Rule 71 of total 274) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportCheckDataSummary (Rule 72 of total 274) .... done (Time = 0.00s, Memory = 0.0K)

Generating data for Console...

SpyGlass Rule Checking Complete.

Generating moresimple report from './spyglass-1/cpu/lint/lint_turbo_rtl/spyglass.vdb' to './spyglass-1/cpu/lint/lint_turbo_rtl/spyglass_reports/moresimple.rpt' ....

Generating runsummary report from './spyglass-1/cpu/lint/lint_turbo_rtl/spyglass.vdb' ....

Generating moresimple_turbo report from './spyglass-1/cpu/lint/lint_turbo_rtl/spyglass.vdb' to './spyglass-1/cpu/lint/lint_turbo_rtl/spyglass_reports/moresimple_turbo.rpt' ....

Generating no_msg_reporting_rules report from './spyglass-1/cpu/lint/lint_turbo_rtl/spyglass.vdb' to './spyglass-1/cpu/lint/lint_turbo_rtl/spyglass_reports/no_msg_reporting_rules.rpt' ....

Generating W415_Report report from './spyglass-1/cpu/lint/lint_turbo_rtl/spyglass.vdb' to './spyglass-1/cpu/lint/lint_turbo_rtl/spyglass_reports/lint/W415_Report.rpt' ....

Generating CombLoopReport report from './spyglass-1/cpu/lint/lint_turbo_rtl/spyglass.vdb' to './spyglass-1/cpu/lint/lint_turbo_rtl/spyglass_reports/openmore/CombLoopReport.rpt' ....

Generating waiver report from './spyglass-1/cpu/lint/lint_turbo_rtl/spyglass.vdb' to './spyglass-1/cpu/lint/lint_turbo_rtl/spyglass_reports/waiver.rpt' ....

Policy specific data (reports) are present in the directory './spyglass-1/cpu/lint/lint_turbo_rtl/spyglass_reports'.

SpyGlass critical reports for the current run are present in directory './spyglass-1/consolidated_reports/cpu_lint_lint_turbo_rtl/'.

---------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------
   Goal Run           :      lint/lint_turbo_rtl
   Command-line read  :      0 error,      0 warning,      0 information message 
   Design Read        :      0 error,      0 warning,      5 information messages
      Found 1 top module:
         cpu   (file: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/lint/../hdl/cpu.sv)

   Blackbox Resolution:      0 error,      0 warning,      0 information message 
   SGDC Checks        :      0 error,      0 warning,      0 information message 
   Policy starc2005   :      0 error,      0 warning,      0 information message 
   Policy lint        :      0 error,      0 warning,      0 information message 
   Policy morelint    :      0 error,      0 warning,      0 information message 
   Policy erc         :      0 error,      0 warning,      0 information message 
   -------------------------------------------------------------------------------------
   Total              :      0 error,      0 warning,      5 information messages

  Total Number of Generated Primary Messages          :       148 (2 errors, 140 warnings, 6 Infos, 0 Data)
  Total Number of Generated Secondary Messages        :        51 (0 error, 0 warning, 0 Info, 51 Data)
  Number of Waived Primary Messages                   :       143 (2 errors, 140 warnings, 1 Info, 0 Data)
  Number of Waived Secondary Messages                 :        51 (0 error, 0 warning, 0 Info, 51 Data)
  Number of Reported Primary Messages                 :         5 (0 error, 0 warning, 5 Infos, 0 Data)

---------------------------------------------------------------------------------------------


run_goal: info: updating spyglass.log with goal summary
---------------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------------
   Goal Run           :      lint/lint_turbo_rtl
   Top Module         :      cpu
---------------------------------------------------------------------------------------------------
   Reports Directory: 
   /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/lint/spyglass-1/consolidated_reports/cpu_lint_lint_turbo_rtl/ 

   SpyGlass LogFile: 
    /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/lint/spyglass-1/cpu/lint/lint_turbo_rtl/spyglass.log 

   Standard Reports: 
     waiver.rpt          moresimple.rpt          no_msg_reporting_rules.rpt       

   HTML report:
    /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/lint/spyglass-1/html_reports/goals_summary.html
  

   Technology Reports:  
     moresimple_turbo.rpt        
   
---------------------------------------------------------------------------------------------------
   Goal Violation Summary:
       Waived   Messages:                      2 Errors,    140 Warnings,      1 Infos
       Reported Messages:         0 Fatals,    0 Errors,      0 Warnings,      5 Infos
---------------------------------------------------------------------------------------------------
   
---------------------------------------------------------------------------------------------------
 
run_goal: info: spyglass.log successfully updated with goal summary
run_goal: info: setting design top `cpu' as current_design
run_goal: warning: save/restore disabled for the currently selected goal, design query data is not saved
mv spyglass-1/consolidated_reports/*_lint_lint_turbo_rtl/*.rpt reports/
mv reports/moresimple_turbo.rpt reports/lint.rpt
rm -rf spyglass-1 WORK *.log

################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : moresimple_turbo
#     Report Created by: root
#     Report Created on: Sun May 11 16:44:39 2025
#     Working Directory: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/lint
#     SpyGlass Version : SpyGlass_vW-2024.09
#     Policy Name      : SpyGlass(SpyGlass_vW-2024.09)
#                        erc(SpyGlass_vW-2024.09)
#                        latch(SpyGlass_vW-2024.09)
#                        lint(SpyGlass_vW-2024.09)
#                        morelint(SpyGlass_vW-2024.09)
#                        openmore(SpyGlass_vW-2024.09)
#                        simulation(SpyGlass_vW-2024.09)
#                        starc(SpyGlass_vW-2024.09)
#                        starc2005(SpyGlass_vW-2024.09)
#
#     Total Number of Generated Primary Messages   :        148
#     Total Number of Generated Secondary Messages :         51
#     Number of Waived Primary Messages            :        143
#     Number of Waived Secondary Messages          :         51
#     Number of Reported Primary Messages          :          5
#     Number of Reported Secondary Messages        :          0
#     Number of Overlimit Messages                 :          0
#
#
################################################################################

++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
MORESIMPLE_TURBO REPORT:


############### BuiltIn -> RuleGroup=Design Read ###############
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       ParentID   Rule                    Alias                   Severity    File                                                                                               Line    Wt    Message
========================================================================================================================
[3]      N.A        DetectTopDesignUnits    DetectTopDesignUnits    Info        /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/lint/../hdl/cpu.sv                               1       2     Module cpu is a top level design unit
[0]      N.A        AutoGenerateSglib       AutoGenerateSglib       Info        ./spyglass-1/spyglass_cache/autogenerated_sglib/lc/spyglass_lc_aggregate_reports/moresimple.rpt    0       2     Sglib './spyglass-1/spyglass_cache/autogenerated_sglib/aggregate.sglib' has been auto-generated successfully
[2]      N.A        ElabSummary             ElabSummary             Info        ./spyglass-1/cpu/lint/lint_turbo_rtl/spyglass_reports/SpyGlass/elab_summary.rpt                    0       2     Please refer file './spyglass-1/cpu/lint/lint_turbo_rtl/spyglass_reports/SpyGlass/elab_summary.rpt' for elab summary report
[B6]     N.A        InferBlackBox           inferblackbox           Info        N.A.                                                                                               0       10    Interfaces for blackbox modules have been inferred. Please refer to AnalyzeBBox violations for more details
[1]      N.A        TurboModeStatus         TurboModeStatus         Info        N.A.                                                                                               0       10    Turbo-Mode is enabled in the current run as turbo_struct license feature successfully checked out
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[0;32mLint Passed [0m
 
 ``` 

 </details> 
<details><summary>coremark ✅</summary> 

 ``` 
 mkdir -p spike
rm -f vcs/dump.fsdb
cd vcs && ./top_tb -l simulation.log -exitstatus -suppress=ASLR_DETECTED_INFO \
	+NO_DUMP_ALL_ECE411 \
	+TIMEOUT_ECE411=6080980 \
	+CLOCK_PERIOD_PS_ECE411=1500 \
	+BRAM_0_ON_X_ECE411=1 \
	+MEMLST_ECE411="/srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/coremark/memory_32.lst" \
	+ELF_ECE411="/srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/coremark/coremark.elf"
Chronologic VCS simulator copyright 1991-2024
Contains Synopsys proprietary information.
Compiler version W-2024.09_Full64; Runtime version W-2024.09_Full64;  May 11 16:45 2025
using elf file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/coremark/coremark.elf
*Verdi* Loading libsscore_vcs202409.so
FSDB Dumper for VCS, Release Verdi_W-2024.09, Linux x86_64/64bit, 08/17/2024
(C) 1996 - 2024 by Synopsys, Inc.
*Verdi* : Create FSDB file 'dump.fsdb'
*Verdi* : Begin traversing the scope (top_tb.dut), layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : fsdbDumpoff - All FSDB files at 0 ps.
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/coremark/memory_32.lst
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/coremark/memory_32.lst
dut commit No.                   0, rd_s: x00, rd: 0x00000000
dut commit No.                1000, rd_s: x00, rd: 0x00000000
dut commit No.                2000, rd_s: x00, rd: 0x00000000
dut commit No.                3000, rd_s: x00, rd: 0x00000000
dut commit No.                4000, rd_s: x00, rd: 0x00000000
dut commit No.                5000, rd_s: x00, rd: 0x00000000
dut commit No.                6000, rd_s: x15, rd: 0xaaab1038
dut commit No.                7000, rd_s: x15, rd: 0x000002d0
dut commit No.                8000, rd_s: x12, rd: 0xaaab13aa
dut commit No.                9000, rd_s: x09, rd: 0xaaab0098
dut commit No.               10000, rd_s: x07, rd: 0xaaaafa18
dut commit No.               11000, rd_s: x07, rd: 0x0000fffd
dut commit No.               12000, rd_s: x15, rd: 0x00001771
Monitor: Segment Start time is             26067750
Monitor: Power Start time is             26067750
*Verdi* : fsdbDumpon - All FSDB files at 26,067,750 ps.
dut commit No.               13000, rd_s: x00, rd: 0x00000000
dut commit No.               14000, rd_s: x00, rd: 0x00000000
dut commit No.               15000, rd_s: x15, rd: 0xaaab1050
dut commit No.               16000, rd_s: x00, rd: 0x00000000
dut commit No.               17000, rd_s: x00, rd: 0x00000000
dut commit No.               18000, rd_s: x13, rd: 0xaaab10a8
dut commit No.               19000, rd_s: x00, rd: 0x00000000
dut commit No.               20000, rd_s: x24, rd: 0x00000019
dut commit No.               21000, rd_s: x00, rd: 0x00000000
dut commit No.               22000, rd_s: x12, rd: 0x00007fff
dut commit No.               23000, rd_s: x14, rd: 0xaaab1168
dut commit No.               24000, rd_s: x00, rd: 0x00000000
dut commit No.               25000, rd_s: x15, rd: 0xaaab10b0
dut commit No.               26000, rd_s: x00, rd: 0x00000000
dut commit No.               27000, rd_s: x12, rd: 0x00000110
dut commit No.               28000, rd_s: x14, rd: 0xaaab116c
dut commit No.               29000, rd_s: x00, rd: 0x00000000
dut commit No.               30000, rd_s: x15, rd: 0xaaab1040
dut commit No.               31000, rd_s: x00, rd: 0x00000000
dut commit No.               32000, rd_s: x12, rd: 0x0000070e
dut commit No.               33000, rd_s: x14, rd: 0xaaab1148
dut commit No.               34000, rd_s: x00, rd: 0x00000000
dut commit No.               35000, rd_s: x15, rd: 0xaaab1020
dut commit No.               36000, rd_s: x00, rd: 0x00000000
dut commit No.               37000, rd_s: x12, rd: 0x0000040b
dut commit No.               38000, rd_s: x14, rd: 0xaaab1120
dut commit No.               39000, rd_s: x00, rd: 0x00000000
dut commit No.               40000, rd_s: x15, rd: 0xaaab1018
dut commit No.               41000, rd_s: x00, rd: 0x00000000
dut commit No.               42000, rd_s: x12, rd: 0x00000413
dut commit No.               43000, rd_s: x14, rd: 0xaaab1100
dut commit No.               44000, rd_s: x00, rd: 0x00000000
dut commit No.               45000, rd_s: x15, rd: 0xaaab1048
dut commit No.               46000, rd_s: x00, rd: 0x00000000
dut commit No.               47000, rd_s: x10, rd: 0xaaab112c
dut commit No.               48000, rd_s: x00, rd: 0x00000000
dut commit No.               49000, rd_s: x13, rd: 0xaaab14e0
dut commit No.               50000, rd_s: x00, rd: 0x00000000
dut commit No.               51000, rd_s: x13, rd: 0x00000095
dut commit No.               52000, rd_s: x16, rd: 0x00000001
dut commit No.               53000, rd_s: x15, rd: 0xaaab129c
dut commit No.               54000, rd_s: x13, rd: 0xaaab139a
dut commit No.               55000, rd_s: x14, rd: 0x00000049
dut commit No.               56000, rd_s: x12, rd: 0x000948b2
dut commit No.               57000, rd_s: x15, rd: 0xaaab130a
dut commit No.               58000, rd_s: x14, rd: 0x000000ad
dut commit No.               59000, rd_s: x12, rd: 0x001c42de
dut commit No.               60000, rd_s: x12, rd: 0x00000000
dut commit No.               61000, rd_s: x24, rd: 0x00000005
dut commit No.               62000, rd_s: x15, rd: 0x00000084
dut commit No.               63000, rd_s: x24, rd: 0x0000000f
dut commit No.               64000, rd_s: x15, rd: 0x000000a2
dut commit No.               65000, rd_s: x24, rd: 0x00000003
dut commit No.               66000, rd_s: x15, rd: 0x00000099
dut commit No.               67000, rd_s: x24, rd: 0x00000ac0
dut commit No.               68000, rd_s: x15, rd: 0x0000006b
dut commit No.               69000, rd_s: x24, rd: 0x000009e9
dut commit No.               70000, rd_s: x11, rd: 0x00000000
dut commit No.               71000, rd_s: x14, rd: 0x00000014
dut commit No.               72000, rd_s: x14, rd: 0x00000044
dut commit No.               73000, rd_s: x14, rd: 0x005a0000
dut commit No.               74000, rd_s: x30, rd: 0x0000b77b
dut commit No.               75000, rd_s: x14, rd: 0x00010000
dut commit No.               76000, rd_s: x13, rd: 0x00000040
dut commit No.               77000, rd_s: x14, rd: 0x000000b7
dut commit No.               78000, rd_s: x14, rd: 0x00021daa
dut commit No.               79000, rd_s: x15, rd: 0xaaab12f0
dut commit No.               80000, rd_s: x00, rd: 0x00000000
dut commit No.               81000, rd_s: x14, rd: 0x0000344a
dut commit No.               82000, rd_s: x11, rd: 0x0000580f
dut commit No.               83000, rd_s: x17, rd: 0xaaab14b8
dut commit No.               84000, rd_s: x14, rd: 0xaaab12a2
dut commit No.               85000, rd_s: x15, rd: 0x000000b9
dut commit No.               86000, rd_s: x14, rd: 0xaaab12c2
dut commit No.               87000, rd_s: x15, rd: 0x000000d9
dut commit No.               88000, rd_s: x15, rd: 0x000002ac
dut commit No.               89000, rd_s: x12, rd: 0x000003b8
dut commit No.               90000, rd_s: x15, rd: 0x0000069f
dut commit No.               91000, rd_s: x12, rd: 0x000002e6
dut commit No.               92000, rd_s: x15, rd: 0x00000008
dut commit No.               93000, rd_s: x15, rd: 0x0000007f
dut commit No.               94000, rd_s: x11, rd: 0x00000c4c
dut commit No.               95000, rd_s: x00, rd: 0x00000000
dut commit No.               96000, rd_s: x14, rd: 0x00000094
dut commit No.               97000, rd_s: x15, rd: 0x00000104
dut commit No.               98000, rd_s: x13, rd: 0x0000005c
dut commit No.               99000, rd_s: x13, rd: 0x00000010
dut commit No.              100000, rd_s: x17, rd: 0x000019dc
dut commit No.              101000, rd_s: x15, rd: 0xaaab12be
dut commit No.              102000, rd_s: x00, rd: 0x00000000
dut commit No.              103000, rd_s: x14, rd: 0x00001b7b
dut commit No.              104000, rd_s: x11, rd: 0x00000024
dut commit No.              105000, rd_s: x00, rd: 0x00000000
dut commit No.              106000, rd_s: x13, rd: 0xaaab1396
dut commit No.              107000, rd_s: x15, rd: 0x004a0000
dut commit No.              108000, rd_s: x13, rd: 0xaaab137c
dut commit No.              109000, rd_s: x14, rd: 0xaaab12bc
dut commit No.              110000, rd_s: x13, rd: 0xaaab1356
dut commit No.              111000, rd_s: x14, rd: 0xaaab12dc
dut commit No.              112000, rd_s: x15, rd: 0x0000006b
dut commit No.              113000, rd_s: x14, rd: 0xaaab12fc
dut commit No.              114000, rd_s: x15, rd: 0x0000008b
dut commit No.              115000, rd_s: x14, rd: 0xaaab131c
dut commit No.              116000, rd_s: x12, rd: 0x00000ea1
dut commit No.              117000, rd_s: x15, rd: 0x000002f4
dut commit No.              118000, rd_s: x13, rd: 0xaaab14c8
dut commit No.              119000, rd_s: x11, rd: 0x00002b9e
dut commit No.              120000, rd_s: x00, rd: 0x00000000
dut commit No.              121000, rd_s: x13, rd: 0xaaab15a6
dut commit No.              122000, rd_s: x14, rd: 0x0000002e
dut commit No.              123000, rd_s: x15, rd: 0xaaab162d
dut commit No.              124000, rd_s: x15, rd: 0x0000002e
dut commit No.              125000, rd_s: x10, rd: 0x00000045
dut commit No.              126000, rd_s: x00, rd: 0x00000000
dut commit No.              127000, rd_s: x13, rd: 0xaaab173f
dut commit No.              128000, rd_s: x14, rd: 0x0000002c
dut commit No.              129000, rd_s: x15, rd: 0x0000004a
dut commit No.              130000, rd_s: x15, rd: 0xeffffeb4
dut commit No.              131000, rd_s: x14, rd: 0x0000002c
dut commit No.              132000, rd_s: x10, rd: 0x00000004
dut commit No.              133000, rd_s: x15, rd: 0xaaab1633
dut commit No.              134000, rd_s: x00, rd: 0x00000000
dut commit No.              135000, rd_s: x14, rd: 0x0000002e
dut commit No.              136000, rd_s: x00, rd: 0x00000000
dut commit No.              137000, rd_s: x01, rd: 0xaaaab9b8
dut commit No.              138000, rd_s: x00, rd: 0x00000000
dut commit No.              139000, rd_s: x13, rd: 0x00000002
dut commit No.              140000, rd_s: x12, rd: 0x00000000
dut commit No.              141000, rd_s: x05, rd: 0xffffffff
dut commit No.              142000, rd_s: x17, rd: 0x00000000
dut commit No.              143000, rd_s: x05, rd: 0x00000001
dut commit No.              144000, rd_s: x13, rd: 0x00000002
dut commit No.              145000, rd_s: x15, rd: 0xaaab1571
dut commit No.              146000, rd_s: x00, rd: 0x00000000
dut commit No.              147000, rd_s: x14, rd: 0x0000002e
dut commit No.              148000, rd_s: x14, rd: 0x0000002c
dut commit No.              149000, rd_s: x13, rd: 0xaaab1683
dut commit No.              150000, rd_s: x10, rd: 0x00000020
dut commit No.              151000, rd_s: x10, rd: 0x00000009
dut commit No.              152000, rd_s: x00, rd: 0x00000000
dut commit No.              153000, rd_s: x01, rd: 0xaaaab950
dut commit No.              154000, rd_s: x14, rd: 0x00000009
dut commit No.              155000, rd_s: x14, rd: 0x00000009
dut commit No.              156000, rd_s: x15, rd: 0x0000002d
dut commit No.              157000, rd_s: x15, rd: 0xaaab1602
dut commit No.              158000, rd_s: x11, rd: 0xeffffed0
dut commit No.              159000, rd_s: x10, rd: 0x000000af
dut commit No.              160000, rd_s: x10, rd: 0x00000009
dut commit No.              161000, rd_s: x13, rd: 0x00000031
dut commit No.              162000, rd_s: x14, rd: 0x00000009
dut commit No.              163000, rd_s: x15, rd: 0xaaab1798
dut commit No.              164000, rd_s: x05, rd: 0x00007354
dut commit No.              165000, rd_s: x17, rd: 0x000002f6
dut commit No.              166000, rd_s: x13, rd: 0x00007f7e
dut commit No.              167000, rd_s: x12, rd: 0x00002932
dut commit No.              168000, rd_s: x30, rd: 0x00005bcc
dut commit No.              169000, rd_s: x13, rd: 0x00000005
dut commit No.              170000, rd_s: x13, rd: 0x00000002
dut commit No.              171000, rd_s: x13, rd: 0xaaab15d1
dut commit No.              172000, rd_s: x00, rd: 0x00000000
dut commit No.              173000, rd_s: x00, rd: 0x00000000
dut commit No.              174000, rd_s: x14, rd: 0x0000002c
dut commit No.              175000, rd_s: x00, rd: 0x00000000
dut commit No.              176000, rd_s: x14, rd: 0x0000002c
dut commit No.              177000, rd_s: x00, rd: 0x00000000
dut commit No.              178000, rd_s: x14, rd: 0x0000002e
dut commit No.              179000, rd_s: x00, rd: 0x00000000
dut commit No.              180000, rd_s: x00, rd: 0x00000000
dut commit No.              181000, rd_s: x13, rd: 0xaaab15d5
dut commit No.              182000, rd_s: x00, rd: 0x00000000
dut commit No.              183000, rd_s: x15, rd: 0xaaab165e
dut commit No.              184000, rd_s: x00, rd: 0x00000000
dut commit No.              185000, rd_s: x13, rd: 0xaaab16e2
dut commit No.              186000, rd_s: x15, rd: 0xaaab1728
dut commit No.              187000, rd_s: x13, rd: 0x00000032
dut commit No.              188000, rd_s: x00, rd: 0x00000000
dut commit No.              189000, rd_s: x13, rd: 0x00001f9a
dut commit No.              190000, rd_s: x12, rd: 0x00002f06
dut commit No.              191000, rd_s: x29, rd: 0x00000000
dut commit No.              192000, rd_s: x31, rd: 0x0000588a
dut commit No.              193000, rd_s: x29, rd: 0x00000000
dut commit No.              194000, rd_s: x12, rd: 0x00000000
dut commit No.              195000, rd_s: x14, rd: 0x00000060
dut commit No.              196000, rd_s: x14, rd: 0x00960000
dut commit No.              197000, rd_s: x14, rd: 0x0000a00b
dut commit No.              198000, rd_s: x00, rd: 0x00000000
dut commit No.              199000, rd_s: x12, rd: 0xaaab1518
dut commit No.              200000, rd_s: x14, rd: 0x00002878
dut commit No.              201000, rd_s: x11, rd: 0x00000019
dut commit No.              202000, rd_s: x00, rd: 0x00000000
dut commit No.              203000, rd_s: x13, rd: 0xaaab1380
dut commit No.              204000, rd_s: x11, rd: 0x00000041
dut commit No.              205000, rd_s: x12, rd: 0xff80b724
dut commit No.              206000, rd_s: x14, rd: 0x00320000
dut commit No.              207000, rd_s: x17, rd: 0xaaab13ec
dut commit No.              208000, rd_s: x13, rd: 0xaaab138a
dut commit No.              209000, rd_s: x14, rd: 0xaaab12d0
dut commit No.              210000, rd_s: x13, rd: 0xaaab1364
dut commit No.              211000, rd_s: x14, rd: 0xaaab12f0
dut commit No.              212000, rd_s: x22, rd: 0x00000005
dut commit No.              213000, rd_s: x00, rd: 0x00000000
dut commit No.              214000, rd_s: x12, rd: 0x00000a54
dut commit No.              215000, rd_s: x00, rd: 0x00000000
dut commit No.              216000, rd_s: x12, rd: 0x00000675
dut commit No.              217000, rd_s: x15, rd: 0x01e00000
dut commit No.              218000, rd_s: x00, rd: 0x00000000
dut commit No.              219000, rd_s: x00, rd: 0x00000000
dut commit No.              220000, rd_s: x12, rd: 0xeffffeac
dut commit No.              221000, rd_s: x01, rd: 0xaaaab950
dut commit No.              222000, rd_s: x00, rd: 0x00000000
dut commit No.              223000, rd_s: x15, rd: 0x00000001
dut commit No.              224000, rd_s: x15, rd: 0xaaab16a7
dut commit No.              225000, rd_s: x00, rd: 0x00000000
dut commit No.              226000, rd_s: x15, rd: 0x00000005
dut commit No.              227000, rd_s: x00, rd: 0x00000000
dut commit No.              228000, rd_s: x10, rd: 0x00000035
dut commit No.              229000, rd_s: x01, rd: 0xaaaab9c0
dut commit No.              230000, rd_s: x00, rd: 0x00000000
dut commit No.              231000, rd_s: x14, rd: 0x00000009
dut commit No.              232000, rd_s: x14, rd: 0x0000002e
dut commit No.              233000, rd_s: x00, rd: 0x00000000
dut commit No.              234000, rd_s: x00, rd: 0x00000000
dut commit No.              235000, rd_s: x14, rd: 0x00000048
dut commit No.              236000, rd_s: x14, rd: 0x0000002c
dut commit No.              237000, rd_s: x10, rd: 0xeffffeac
dut commit No.              238000, rd_s: x00, rd: 0x00000000
dut commit No.              239000, rd_s: x31, rd: 0x00007430
dut commit No.              240000, rd_s: x05, rd: 0x00000000
dut commit No.              241000, rd_s: x13, rd: 0x000060b3
dut commit No.              242000, rd_s: x05, rd: 0x00005f65
dut commit No.              243000, rd_s: x13, rd: 0x00000003
dut commit No.              244000, rd_s: x15, rd: 0x00000093
dut commit No.              245000, rd_s: x00, rd: 0x00000000
dut commit No.              246000, rd_s: x00, rd: 0x00000000
dut commit No.              247000, rd_s: x00, rd: 0x00000000
dut commit No.              248000, rd_s: x02, rd: 0xeffffea0
dut commit No.              249000, rd_s: x14, rd: 0x0000798a
dut commit No.              250000, rd_s: x14, rd: 0x00000001
dut commit No.              251000, rd_s: x18, rd: 0x00000000
dut commit No.              252000, rd_s: x14, rd: 0x00007126
dut commit No.              253000, rd_s: x00, rd: 0x00000000
dut commit No.              254000, rd_s: x12, rd: 0x00001b1b
dut commit No.              255000, rd_s: x00, rd: 0x00000000
dut commit No.              256000, rd_s: x10, rd: 0xaaab1128
dut commit No.              257000, rd_s: x13, rd: 0x00000001
dut commit No.              258000, rd_s: x14, rd: 0x00000001
dut commit No.              259000, rd_s: x13, rd: 0xffffd359
dut commit No.              260000, rd_s: x14, rd: 0xffff98cb
dut commit No.              261000, rd_s: x00, rd: 0x00000000
dut commit No.              262000, rd_s: x11, rd: 0x00000005
dut commit No.              263000, rd_s: x00, rd: 0x00000000
dut commit No.              264000, rd_s: x08, rd: 0xaaab1088
dut commit No.              265000, rd_s: x08, rd: 0xaaab10b0
dut commit No.              266000, rd_s: x08, rd: 0xaaab1068
dut commit No.              267000, rd_s: x15, rd: 0x00150000
dut commit No.              268000, rd_s: x00, rd: 0x00000000
dut commit No.              269000, rd_s: x08, rd: 0xaaab1010
dut commit No.              270000, rd_s: x00, rd: 0x00000000
dut commit No.              271000, rd_s: x00, rd: 0x00000000
dut commit No.              272000, rd_s: x24, rd: 0x00000036
dut commit No.              273000, rd_s: x24, rd: 0x0000006d
dut commit No.              274000, rd_s: x24, rd: 0x00000012
dut commit No.              275000, rd_s: x00, rd: 0x00000000
dut commit No.              276000, rd_s: x00, rd: 0x00000000
dut commit No.              277000, rd_s: x00, rd: 0x00000000
dut commit No.              278000, rd_s: x15, rd: 0xaaab1000
dut commit No.              279000, rd_s: x15, rd: 0xaaab1088
dut commit No.              280000, rd_s: x15, rd: 0xaaab1078
dut commit No.              281000, rd_s: x15, rd: 0x00000042
dut commit No.              282000, rd_s: x14, rd: 0xaaab1138
dut commit No.              283000, rd_s: x14, rd: 0xaaab115c
dut commit No.              284000, rd_s: x13, rd: 0xaaab1098
dut commit No.              285000, rd_s: x13, rd: 0xaaab1030
dut commit No.              286000, rd_s: x13, rd: 0xaaab10b8
dut commit No.              287000, rd_s: x00, rd: 0x00000000
dut commit No.              288000, rd_s: x00, rd: 0x00000000
dut commit No.              289000, rd_s: x13, rd: 0xaaab10b8
dut commit No.              290000, rd_s: x08, rd: 0xaaab1010
dut commit No.              291000, rd_s: x08, rd: 0xaaab1000
dut commit No.              292000, rd_s: x00, rd: 0x00000000
dut commit No.              293000, rd_s: x14, rd: 0x0000499c
dut commit No.              294000, rd_s: x14, rd: 0x00000000
dut commit No.              295000, rd_s: x18, rd: 0x00000001
dut commit No.              296000, rd_s: x14, rd: 0x00000000
dut commit No.              297000, rd_s: x00, rd: 0x00000000
dut commit No.              298000, rd_s: x00, rd: 0x00000000
dut commit No.              299000, rd_s: x15, rd: 0x00000002
dut commit No.              300000, rd_s: x00, rd: 0x00000000
dut commit No.              301000, rd_s: x13, rd: 0xbf5a0000
dut commit No.              302000, rd_s: x18, rd: 0x00000000
dut commit No.              303000, rd_s: x14, rd: 0x00000000
dut commit No.              304000, rd_s: x10, rd: 0x00005c57
Monitor: Power Stop time is            647670750
*Verdi* : fsdbDumpoff - All FSDB files at 647,670,750 ps.
Monitor: Segment Stop time is            647670750
Monitor: Segment IPC: 0.703575
Monitor: Segment Time:            621603000
$finish called from file "/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hvl/common/top_tb.svh", line 30.
$finish at simulation time            647862750
           V C S   S i m u l a t i o n   R e p o r t 
Time: 647862750 ps
CPU Time:    154.820 seconds;       Data structure size:   1.2Mb
Sun May 11 16:46:53 2025
0.703575
621603000
cd ../coremark/vcs && fsdb2saif -licqueue dump.fsdb -bt 26067750ps -et 647670750ps -s top_tb/dut
logDir = /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/coremark/vcs/fsdb2saifLog
done
dump.fsdb.saif is generated successfully.

                                 fsdb2saif (R)

                 Version W-2024.09 for linux64 - Aug 17, 2024 

                    Copyright (c) 1999 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
mkdir -p ../coremark/reports outputs
export ECE411_SAIF_FILE=../coremark/vcs/dump.fsdb.saif ;\
export ECE411_SAIF_TOP=top_tb/dut ;\
export ECE411_POWER_RPT_PATH=../coremark/reports ;\
dc_shell -f power.tcl |& tee ../coremark/reports/power.log
Information: License queuing is enabled. (DCSH-18)

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version W-2024.09 for linux64 - Aug 27, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Sun May 11 16:47:53 2025
Hostname:           9a9315923d99
CPU Model:          Intel(R) Xeon(R) Gold 6330 CPU @ 2.00GHz
CPU Details:        Cores = 1 : Sockets = 1 : Cache Size = 43008 KB : Freq = 0.80 GHz
OS:                 Linux 4.18.0-553.32.1.el8_10.x86_64
RAM:                250 GB (Free 201 GB)
Swap:                 3 GB (Free   3 GB)
Work Filesystem:    /srv/tmp mounted to exodus.csl.illinois.edu:/home/zaizhou3/scratch/ece411ag
Tmp Filesystem:     /tmp mounted to tmpfs
Work Disk:          510 GB (Free 509 GB)
Tmp Disk:           125 GB (Free 125 GB)

CPU Load: 1415%, Ram Free: 201 GB, Swap Free: 3 GB, Work Disk Free: 509 GB, Tmp Disk Free: 125 GB
set symbol_library [list generic.sdb]
generic.sdb
set synthetic_library [list dw_foundation.sldb]
dw_foundation.sldb
set target_library [getenv STD_CELL_LIB]
/srv/ece411ag/freepdk-45nm/stdcells.db
set sram_library [getenv SRAM_LIB]
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db
if {$sram_library eq ""} {
   set link_library [list "*" $target_library $synthetic_library]
} else {
   set link_library [list "*" $target_library $synthetic_library $sram_library]
}
* /srv/ece411ag/freepdk-45nm/stdcells.db dw_foundation.sldb {/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db}
get_license DC-Ultra-Features
1
get_license DC-Ultra-Opt
1
read_file -format ddc outputs/synth.ddc
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/software/Synopsys-2024_x86_64/syn/W-2024.09/libraries/syn/dw_foundation.sldb'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db'
Loading db file '/software/Synopsys-2024_x86_64/syn/W-2024.09/libraries/syn/gtech.db'
Loading db file '/software/Synopsys-2024_x86_64/syn/W-2024.09/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'mp_cache_tag_array_TT_1p0V_25C_lib'
  Loading link library 'mp_cache_data_array_TT_1p0V_25C_lib'
  Loading link library 'gshare_data_array_TT_1p0V_25C_lib'
  Loading link library 'gtech'
Reading ddc file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/outputs/synth.ddc'.
Information: Checking out the license 'DesignWare'. (SEC-104)
Loaded 435 designs.
Current design is 'cpu'.
cpu icache dcache instruction_queue_QUEUE_SIZE16 reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2 regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4 arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2 memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4 branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4 SNPS_CLOCK_GATE_HIGH_cache_adapter_1 SNPS_CLOCK_GATE_HIGH_fetch_1 SNPS_CLOCK_GATE_HIGH_fetch_0 SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_1 SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_0 SNPS_CLOCK_GATE_HIGH_cache_adapter_0 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_0 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_1 multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_1 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_2 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_3 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_4 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_5 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_6 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_7 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_8 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_9 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_10 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_11 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_12 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_13 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_14 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_15 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_16 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_17 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_18 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_19 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_20 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_21 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_22 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_23 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_24 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_25 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_26 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_27 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_28 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_29 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_30 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_31 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_32 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_33 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_34 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_0 SNPS_CLOCK_GATE_HIGH_icache_0 SNPS_CLOCK_GATE_HIGH_icache_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_15 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_14 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_13 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_12 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_11 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_10 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_9 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_8 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_7 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_6 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_5 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_4 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_1 SNPS_CLOCK_GATE_HIGH_dcache_0 SNPS_CLOCK_GATE_HIGH_dcache_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_15 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_14 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_13 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_12 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_11 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_10 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_9 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_8 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_7 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_6 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_5 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_4 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_7 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_6 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_5 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_4 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_1 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_0 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_18 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_17 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_16 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_15 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_14 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_13 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_12 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_11 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_10 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_9 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_8 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_7 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_6 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_5 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_4 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_3 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_2 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_1 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_0 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_98 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_97 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_96 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_95 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_94 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_93 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_92 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_91 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_90 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_89 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_88 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_87 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_86 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_85 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_84 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_83 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_82 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_81 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_80 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_79 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_78 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_77 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_76 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_75 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_74 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_73 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_72 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_71 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_70 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_69 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_68 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_67 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_66 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_65 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_64 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_63 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_62 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_61 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_60 
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_59 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_58 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_57 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_56 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_55 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_54 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_53 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_52 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_51 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_50 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_49 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_48 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_47 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_46 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_45 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_44 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_43 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_42 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_41 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_40 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_39 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_38 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_37 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_36 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_35 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_34 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_33 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_32 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_31 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_30 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_29 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_28 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_27 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_26 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_25 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_24 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_23 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_22 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_21 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_20 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_19 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_18 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_17 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_16 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_15 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_14 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_13 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_12 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_11 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_10 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_9 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_8 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_7 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_6 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_5 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_4 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_3 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_2 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_1 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_64 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_63 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_62 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_61 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_60 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_59 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_58 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_57 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_56 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_55 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_54 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_53 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_52 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_51 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_50 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_49 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_48 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_47 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_46 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_45 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_44 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_43 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_42 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_41 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_40 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_39 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_38 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_37 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_36 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_35 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_34 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_32 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_31 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_30 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_29 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_28 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_27 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_26 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_25 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_24 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_23 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_22 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_21 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_20 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_19 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_18 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_17 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_16 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_15 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_14 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_13 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_12 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_11 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_10 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_9 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_8 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_7 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_6 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_5 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_4 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_3 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_2 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_1 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_0 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_47 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_46 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_45 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_44 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_43 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_42 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_41 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_40 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_39 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_38 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_37 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_36 
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_35 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_34 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_33 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_32 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_31 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_30 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_29 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_28 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_27 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_26 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_25 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_24 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_23 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_22 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_21 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_20 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_19 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_18 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_17 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_16 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_15 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_14 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_13 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_12 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_11 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_10 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_9 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_8 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_7 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_6 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_5 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_4 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_3 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_2 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_1 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_0 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_80 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_79 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_78 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_77 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_76 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_75 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_74 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_73 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_72 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_71 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_70 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_69 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_68 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_67 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_66 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_65 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_64 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_63 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_62 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_61 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_60 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_59 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_58 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_57 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_56 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_55 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_54 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_53 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_52 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_51 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_50 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_49 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_48 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_47 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_46 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_45 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_44 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_43 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_42 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_41 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_40 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_39 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_38 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_37 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_36 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_35 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_34 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_33 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_32 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_31 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_30 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_29 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_28 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_27 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_26 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_25 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_24 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_23 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_22 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_21 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_20 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_19 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_18 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_17 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_16 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_15 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_14 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_13 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_12 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_11 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_10 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_9 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_8 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_7 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_6 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_5 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_4 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_3 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_2 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_1 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_0 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_23 
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_22 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_21 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_20 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_19 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_18 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_17 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_16 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_15 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_14 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_13 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_12 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_11 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_10 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_9 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_8 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_7 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_6 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_5 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_4 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_3 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_2 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_1
read_saif -input [getenv ECE411_SAIF_FILE] -instance [getenv ECE411_SAIF_TOP]
Warning: There are 90608 objects not found during annotation. (PWR-452)
1
report_power -analysis_effort high -hierarchy > [getenv ECE411_POWER_RPT_PATH]/power.rpt
report_power -analysis_effort high > [getenv ECE411_POWER_RPT_PATH]/power2.rpt
exit

Memory usage for this session 388 Mbytes.
Memory usage for this session including child processes 388 Mbytes.
CPU usage for this session 36 seconds ( 0.01 hours ).
Elapsed time for this session 36 seconds ( 0.01 hours ).

Thank you...
Information: Updating design information... (UID-85)
Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: There are 5 switching activity information conflicts. (PWR-19)
Information: Propagating switching activity (high effort zero delay simulation). (PWR-6)
Warning: Invalid switching activity annotation on constant net(s) is being ignored. (PWR-421)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort high
Design : cpu
Version: W-2024.09
Date   : Sun May 11 16:48:23 2025
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /srv/ece411ag/freepdk-45nm/stdcells.db)
    mp_cache_tag_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db)
    mp_cache_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db)
    gshare_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
cpu                    5K_hvratio_1_1    NangateOpenCellLibrary
icache                 5K_hvratio_1_1    NangateOpenCellLibrary
dcache                 5K_hvratio_1_1    NangateOpenCellLibrary
instruction_queue_QUEUE_SIZE16
                       5K_hvratio_1_1    NangateOpenCellLibrary
reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2
                       5K_hvratio_1_1    NangateOpenCellLibrary
regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4
                       5K_hvratio_1_1    NangateOpenCellLibrary
arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2
                       5K_hvratio_1_1    NangateOpenCellLibrary
memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_98
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_97
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_96
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_95
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_94
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_93
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_92
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_91
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_90
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_89
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_88
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_87
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_86
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_85
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_84
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_83
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_82
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_81
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
cpu                                    8.02e+03 4.49e+04 4.05e+06 5.69e+04 100.0
  mul_div_station/divider (multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0)
                                         48.192 1.01e+04 4.46e+05 1.06e+04  18.6
  branch_station (branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4)
                                        434.711 1.76e+03 2.31e+05 2.42e+03   4.3
  memory_station (memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4)
                                       1.09e+03 3.82e+03 4.45e+05 5.35e+03   9.4
  arithmetic_station (arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2)
                                        899.805 3.18e+03 6.72e+05 4.75e+03   8.3
  regfile (regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4)
                                        317.264 1.17e+03 2.94e+05 1.78e+03   3.1
  reorder_buffer (reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2)
                                       1.62e+03 5.65e+03 6.29e+05 7.90e+03  13.9
  instruction_queue (instruction_queue_QUEUE_SIZE16)
                                       1.23e+03 3.16e+03 3.43e+05 4.74e+03   8.3
  dcache (dcache)                       552.027 4.94e+03 2.09e+05 5.70e+03  10.0
  icache (icache)                       375.003 4.59e+03 1.41e+05 5.10e+03   9.0
1
 
****************************************
Report : power
        -analysis_effort high
Design : cpu
Version: W-2024.09
Date   : Sun May 11 16:48:25 2025
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /srv/ece411ag/freepdk-45nm/stdcells.db)
    mp_cache_tag_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db)
    mp_cache_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db)
    gshare_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
cpu                    5K_hvratio_1_1    NangateOpenCellLibrary
icache                 5K_hvratio_1_1    NangateOpenCellLibrary
dcache                 5K_hvratio_1_1    NangateOpenCellLibrary
instruction_queue_QUEUE_SIZE16
                       5K_hvratio_1_1    NangateOpenCellLibrary
reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2
                       5K_hvratio_1_1    NangateOpenCellLibrary
regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4
                       5K_hvratio_1_1    NangateOpenCellLibrary
arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2
                       5K_hvratio_1_1    NangateOpenCellLibrary
memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_98
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_97
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_96
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_95
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_94
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_93
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_92
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_91
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_90
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_89
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_88
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_87
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_86
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_85
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_84
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_83
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_82
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_81
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  =  44.8714 mW   (85%)
  Net Switching Power  =   8.0158 mW   (15%)
                         ---------
Total Dynamic Power    =  52.8872 mW  (100%)

Cell Leakage Power     =   4.0504 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory         8.6134e+03           99.3878        4.2990e+04        8.7558e+03  (  15.38%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network  3.4213e+04        5.9274e+03        2.5214e+04        4.0166e+04  (  70.54%)  i
register         731.1211          291.1658        1.1733e+06        2.1954e+03  (   3.86%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.3139e+03        1.6978e+03        2.8089e+06        5.8207e+03  (  10.22%)
--------------------------------------------------------------------------------------------------
Total          4.4872e+04 uW     8.0158e+03 uW     4.0504e+06 nW     5.6938e+04 uW
1
56.9376
 
 ``` 

 </details> 
<details><summary>aes_sha ✅</summary> 

 ``` 
 mkdir -p spike
rm -f vcs/dump.fsdb
cd vcs && ./top_tb -l simulation.log -exitstatus -suppress=ASLR_DETECTED_INFO \
	+NO_DUMP_ALL_ECE411 \
	+TIMEOUT_ECE411=15520100 \
	+CLOCK_PERIOD_PS_ECE411=1500 \
	+BRAM_0_ON_X_ECE411=1 \
	+MEMLST_ECE411="/srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/aes_sha/memory_32.lst" \
	+ELF_ECE411="/srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/aes_sha/aes_sha.elf"
Chronologic VCS simulator copyright 1991-2024
Contains Synopsys proprietary information.
Compiler version W-2024.09_Full64; Runtime version W-2024.09_Full64;  May 11 16:45 2025
using elf file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/aes_sha/aes_sha.elf
*Verdi* Loading libsscore_vcs202409.so
FSDB Dumper for VCS, Release Verdi_W-2024.09, Linux x86_64/64bit, 08/17/2024
(C) 1996 - 2024 by Synopsys, Inc.
*Verdi* : Create FSDB file 'dump.fsdb'
*Verdi* : Begin traversing the scope (top_tb.dut), layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : fsdbDumpoff - All FSDB files at 0 ps.
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/aes_sha/memory_32.lst
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/aes_sha/memory_32.lst
dut commit No.                   0, rd_s: x00, rd: 0x00000000
Monitor: Segment Start time is               480750
dut commit No.                1000, rd_s: x08, rd: 0xefffff68
dut commit No.                2000, rd_s: x15, rd: 0xeffffde0
dut commit No.                3000, rd_s: x13, rd: 0x000000be
dut commit No.                4000, rd_s: x12, rd: 0x000000d1
dut commit No.                5000, rd_s: x00, rd: 0x00000000
dut commit No.                6000, rd_s: x13, rd: 0x0000000c
dut commit No.                7000, rd_s: x00, rd: 0x00000000
dut commit No.                8000, rd_s: x16, rd: 0x00000027
dut commit No.                9000, rd_s: x08, rd: 0x0000005e
dut commit No.               10000, rd_s: x00, rd: 0x00000000
dut commit No.               11000, rd_s: x14, rd: 0x00000049
dut commit No.               12000, rd_s: x15, rd: 0x3fccaa24
dut commit No.               13000, rd_s: x06, rd: 0x0000008d
dut commit No.               14000, rd_s: x13, rd: 0xaaaae71e
dut commit No.               15000, rd_s: x14, rd: 0x0000abd8
dut commit No.               16000, rd_s: x14, rd: 0x00000021
dut commit No.               17000, rd_s: x08, rd: 0x00000045
dut commit No.               18000, rd_s: x16, rd: 0x00000099
dut commit No.               19000, rd_s: x00, rd: 0x00000000
dut commit No.               20000, rd_s: x15, rd: 0xaaaae304
dut commit No.               21000, rd_s: x00, rd: 0x00000000
dut commit No.               22000, rd_s: x15, rd: 0x09ee8c5d
dut commit No.               23000, rd_s: x14, rd: 0xaaaae3ae
dut commit No.               24000, rd_s: x15, rd: 0xaaaae7b8
dut commit No.               25000, rd_s: x14, rd: 0x000000e4
dut commit No.               26000, rd_s: x13, rd: 0x00000258
dut commit No.               27000, rd_s: x15, rd: 0x000000a5
dut commit No.               28000, rd_s: x14, rd: 0x0000e500
dut commit No.               29000, rd_s: x12, rd: 0x00000222
dut commit No.               30000, rd_s: x12, rd: 0xaaaae472
dut commit No.               31000, rd_s: x11, rd: 0x0000007e
dut commit No.               32000, rd_s: x19, rd: 0xefffff38
dut commit No.               33000, rd_s: x14, rd: 0xaaaae3a4
dut commit No.               34000, rd_s: x28, rd: 0x000000ed
dut commit No.               35000, rd_s: x13, rd: 0x00000016
dut commit No.               36000, rd_s: x00, rd: 0x00000000
dut commit No.               37000, rd_s: x01, rd: 0xaaaad694
dut commit No.               38000, rd_s: x14, rd: 0x00000050
dut commit No.               39000, rd_s: x13, rd: 0x000001ce
dut commit No.               40000, rd_s: x13, rd: 0xaaaae814
dut commit No.               41000, rd_s: x13, rd: 0x000000ec
dut commit No.               42000, rd_s: x00, rd: 0x00000000
dut commit No.               43000, rd_s: x11, rd: 0x00000080
dut commit No.               44000, rd_s: x14, rd: 0x00000097
dut commit No.               45000, rd_s: x14, rd: 0x000000aa
dut commit No.               46000, rd_s: x14, rd: 0x000004ce
dut commit No.               47000, rd_s: x14, rd: 0x009d79bd
dut commit No.               48000, rd_s: x14, rd: 0x000000a5
dut commit No.               49000, rd_s: x14, rd: 0xaaaae36e
dut commit No.               50000, rd_s: x00, rd: 0x00000000
dut commit No.               51000, rd_s: x15, rd: 0xaaaadb4c
dut commit No.               52000, rd_s: x08, rd: 0xefffff00
dut commit No.               53000, rd_s: x17, rd: 0x00000063
dut commit No.               54000, rd_s: x14, rd: 0xaaaae6dc
dut commit No.               55000, rd_s: x14, rd: 0x00000050
dut commit No.               56000, rd_s: x14, rd: 0xaaaae324
dut commit No.               57000, rd_s: x15, rd: 0x000000a9
dut commit No.               58000, rd_s: x13, rd: 0x000003de
dut commit No.               59000, rd_s: x13, rd: 0xaaaae472
dut commit No.               60000, rd_s: x14, rd: 0x0000009e
dut commit No.               61000, rd_s: x14, rd: 0xaaaae3cd
dut commit No.               62000, rd_s: x15, rd: 0x0000007d
dut commit No.               63000, rd_s: x13, rd: 0x00000046
dut commit No.               64000, rd_s: x16, rd: 0x00000076
dut commit No.               65000, rd_s: x15, rd: 0x000000e3
dut commit No.               66000, rd_s: x14, rd: 0x000000f0
dut commit No.               67000, rd_s: x00, rd: 0x00000000
dut commit No.               68000, rd_s: x14, rd: 0xaaaae490
dut commit No.               69000, rd_s: x14, rd: 0x00000099
dut commit No.               70000, rd_s: x15, rd: 0x00000032
dut commit No.               71000, rd_s: x14, rd: 0xaaaae334
dut commit No.               72000, rd_s: x15, rd: 0xd0b20070
dut commit No.               73000, rd_s: x15, rd: 0x4a66c709
dut commit No.               74000, rd_s: x22, rd: 0x731edc1d
dut commit No.               75000, rd_s: x22, rd: 0x76fb2cd4
dut commit No.               76000, rd_s: x22, rd: 0x062ee1de
dut commit No.               77000, rd_s: x15, rd: 0xca78cb5e
dut commit No.               78000, rd_s: x10, rd: 0xeffffe50
dut commit No.               79000, rd_s: x13, rd: 0x000000ed
dut commit No.               80000, rd_s: x14, rd: 0x0000009c
dut commit No.               81000, rd_s: x14, rd: 0x000000fb
dut commit No.               82000, rd_s: x14, rd: 0x000000d7
dut commit No.               83000, rd_s: x12, rd: 0x0000008b
dut commit No.               84000, rd_s: x12, rd: 0x0000009f
dut commit No.               85000, rd_s: x14, rd: 0x000000cf
dut commit No.               86000, rd_s: x13, rd: 0x0000000c
dut commit No.               87000, rd_s: x10, rd: 0x81ef4c5d
dut commit No.               88000, rd_s: x11, rd: 0x00000039
dut commit No.               89000, rd_s: x00, rd: 0x00000000
dut commit No.               90000, rd_s: x13, rd: 0x00000492
dut commit No.               91000, rd_s: x00, rd: 0x00000000
dut commit No.               92000, rd_s: x14, rd: 0x00000070
dut commit No.               93000, rd_s: x13, rd: 0x00000074
dut commit No.               94000, rd_s: x14, rd: 0x000000fc
dut commit No.               95000, rd_s: x17, rd: 0x00000516
dut commit No.               96000, rd_s: x14, rd: 0x00000054
dut commit No.               97000, rd_s: x15, rd: 0x00000090
dut commit No.               98000, rd_s: x00, rd: 0x00000000
dut commit No.               99000, rd_s: x14, rd: 0x00000079
dut commit No.              100000, rd_s: x13, rd: 0xaaaae862
dut commit No.              101000, rd_s: x06, rd: 0x0000007c
dut commit No.              102000, rd_s: x15, rd: 0xc36f11d9
dut commit No.              103000, rd_s: x15, rd: 0x3176c8b1
dut commit No.              104000, rd_s: x11, rd: 0x0000017e
dut commit No.              105000, rd_s: x07, rd: 0x000002c7
dut commit No.              106000, rd_s: x07, rd: 0x000000f0
dut commit No.              107000, rd_s: x15, rd: 0x00000010
dut commit No.              108000, rd_s: x13, rd: 0x0000006d
dut commit No.              109000, rd_s: x00, rd: 0x00000000
dut commit No.              110000, rd_s: x14, rd: 0xaaaae6d0
dut commit No.              111000, rd_s: x13, rd: 0x00000086
dut commit No.              112000, rd_s: x13, rd: 0x000000a9
dut commit No.              113000, rd_s: x00, rd: 0x00000000
dut commit No.              114000, rd_s: x05, rd: 0x000000cc
dut commit No.              115000, rd_s: x05, rd: 0xaaaae3d6
dut commit No.              116000, rd_s: x16, rd: 0x00000096
dut commit No.              117000, rd_s: x12, rd: 0x0000000e
dut commit No.              118000, rd_s: x00, rd: 0x00000000
dut commit No.              119000, rd_s: x14, rd: 0x000000ee
dut commit No.              120000, rd_s: x16, rd: 0x00000027
dut commit No.              121000, rd_s: x14, rd: 0x000000c5
dut commit No.              122000, rd_s: x00, rd: 0x00000000
dut commit No.              123000, rd_s: x13, rd: 0x00000023
dut commit No.              124000, rd_s: x30, rd: 0x000001a7
dut commit No.              125000, rd_s: x30, rd: 0x0000030c
dut commit No.              126000, rd_s: x30, rd: 0xaaaae70c
dut commit No.              127000, rd_s: x13, rd: 0x00e7c100
dut commit No.              128000, rd_s: x15, rd: 0x3c35b06e
dut commit No.              129000, rd_s: x14, rd: 0xaaaae3a4
dut commit No.              130000, rd_s: x28, rd: 0x0000007f
dut commit No.              131000, rd_s: x14, rd: 0x00000186
dut commit No.              132000, rd_s: x13, rd: 0x000000da
dut commit No.              133000, rd_s: x15, rd: 0x274dc867
dut commit No.              134000, rd_s: x17, rd: 0x00000225
dut commit No.              135000, rd_s: x17, rd: 0x000005fa
dut commit No.              136000, rd_s: x17, rd: 0xaaaae47e
dut commit No.              137000, rd_s: x14, rd: 0xaaaae314
dut commit No.              138000, rd_s: x14, rd: 0x000000ad
dut commit No.              139000, rd_s: x15, rd: 0xaaaae324
dut commit No.              140000, rd_s: x28, rd: 0xaaaae7e4
dut commit No.              141000, rd_s: x06, rd: 0x00000069
dut commit No.              142000, rd_s: x00, rd: 0x00000000
dut commit No.              143000, rd_s: x13, rd: 0x0000009c
dut commit No.              144000, rd_s: x16, rd: 0x0000000c
dut commit No.              145000, rd_s: x08, rd: 0x000000f9
dut commit No.              146000, rd_s: x16, rd: 0x000000c4
dut commit No.              147000, rd_s: x01, rd: 0xaaaac2e4
dut commit No.              148000, rd_s: x12, rd: 0x00000070
dut commit No.              149000, rd_s: x14, rd: 0x0000f14e
dut commit No.              150000, rd_s: x13, rd: 0x00000006
dut commit No.              151000, rd_s: x14, rd: 0x00000195
dut commit No.              152000, rd_s: x12, rd: 0x000000ad
dut commit No.              153000, rd_s: x15, rd: 0x000000f7
dut commit No.              154000, rd_s: x14, rd: 0x00000050
dut commit No.              155000, rd_s: x13, rd: 0x00000002
dut commit No.              156000, rd_s: x14, rd: 0x000000f9
dut commit No.              157000, rd_s: x15, rd: 0x00000021
dut commit No.              158000, rd_s: x15, rd: 0x80000000
dut commit No.              159000, rd_s: x14, rd: 0x000001a7
dut commit No.              160000, rd_s: x16, rd: 0x000000c0
dut commit No.              161000, rd_s: x15, rd: 0x04bfc160
dut commit No.              162000, rd_s: x14, rd: 0x00000000
dut commit No.              163000, rd_s: x16, rd: 0x000000bd
dut commit No.              164000, rd_s: x08, rd: 0x000000a9
dut commit No.              165000, rd_s: x11, rd: 0x000000ca
dut commit No.              166000, rd_s: x10, rd: 0xeffffe40
dut commit No.              167000, rd_s: x13, rd: 0x0000000d
dut commit No.              168000, rd_s: x15, rd: 0x0000373a
dut commit No.              169000, rd_s: x22, rd: 0x00000063
dut commit No.              170000, rd_s: x22, rd: 0x00000007
dut commit No.              171000, rd_s: x22, rd: 0x00000013
dut commit No.              172000, rd_s: x22, rd: 0x00000001
dut commit No.              173000, rd_s: x14, rd: 0xaaaae33e
dut commit No.              174000, rd_s: x14, rd: 0xaaaae39a
dut commit No.              175000, rd_s: x13, rd: 0x0000008a
dut commit No.              176000, rd_s: x14, rd: 0x000064ce
dut commit No.              177000, rd_s: x14, rd: 0x00000042
dut commit No.              178000, rd_s: x14, rd: 0x00000084
dut commit No.              179000, rd_s: x16, rd: 0x000000f8
dut commit No.              180000, rd_s: x17, rd: 0x0000013c
dut commit No.              181000, rd_s: x15, rd: 0x000000df
dut commit No.              182000, rd_s: x00, rd: 0x00000000
dut commit No.              183000, rd_s: x00, rd: 0x00000000
dut commit No.              184000, rd_s: x14, rd: 0xaaaae331
dut commit No.              185000, rd_s: x00, rd: 0x00000000
dut commit No.              186000, rd_s: x28, rd: 0xaaaae868
dut commit No.              187000, rd_s: x06, rd: 0x0000002b
dut commit No.              188000, rd_s: x14, rd: 0x00000018
dut commit No.              189000, rd_s: x14, rd: 0x00ee22e9
dut commit No.              190000, rd_s: x08, rd: 0x0000008c
dut commit No.              191000, rd_s: x16, rd: 0x00000087
dut commit No.              192000, rd_s: x08, rd: 0x00000068
dut commit No.              193000, rd_s: x00, rd: 0x00000000
dut commit No.              194000, rd_s: x28, rd: 0x00000240
dut commit No.              195000, rd_s: x00, rd: 0x00000000
dut commit No.              196000, rd_s: x00, rd: 0x00000000
dut commit No.              197000, rd_s: x06, rd: 0x00000061
dut commit No.              198000, rd_s: x14, rd: 0x00005965
dut commit No.              199000, rd_s: x00, rd: 0x00000000
dut commit No.              200000, rd_s: x14, rd: 0x000000e7
dut commit No.              201000, rd_s: x15, rd: 0xaaaae348
dut commit No.              202000, rd_s: x13, rd: 0x00000074
dut commit No.              203000, rd_s: x15, rd: 0x00000002
dut commit No.              204000, rd_s: x15, rd: 0x00000099
dut commit No.              205000, rd_s: x14, rd: 0x00000216
dut commit No.              206000, rd_s: x28, rd: 0x00000084
dut commit No.              207000, rd_s: x14, rd: 0xaaaae3ae
dut commit No.              208000, rd_s: x00, rd: 0x00000000
dut commit No.              209000, rd_s: x08, rd: 0x000000b4
dut commit No.              210000, rd_s: x16, rd: 0x000000ab
dut commit No.              211000, rd_s: x08, rd: 0x000000fa
dut commit No.              212000, rd_s: x14, rd: 0x00000093
dut commit No.              213000, rd_s: x00, rd: 0x00000000
dut commit No.              214000, rd_s: x00, rd: 0x00000000
dut commit No.              215000, rd_s: x28, rd: 0x0000024c
dut commit No.              216000, rd_s: x13, rd: 0xaaaae5c8
dut commit No.              217000, rd_s: x14, rd: 0xaaaae344
dut commit No.              218000, rd_s: x00, rd: 0x00000000
dut commit No.              219000, rd_s: x05, rd: 0x000000bf
dut commit No.              220000, rd_s: x16, rd: 0x0000007e
dut commit No.              221000, rd_s: x30, rd: 0x000000d6
dut commit No.              222000, rd_s: x14, rd: 0xaaaae311
dut commit No.              223000, rd_s: x15, rd: 0x00000003
dut commit No.              224000, rd_s: x00, rd: 0x00000000
dut commit No.              225000, rd_s: x13, rd: 0x000000c0
dut commit No.              226000, rd_s: x28, rd: 0xaaaae8d4
dut commit No.              227000, rd_s: x14, rd: 0x00000020
dut commit No.              228000, rd_s: x15, rd: 0x000000b4
dut commit No.              229000, rd_s: x00, rd: 0x00000000
dut commit No.              230000, rd_s: x12, rd: 0x0000007b
dut commit No.              231000, rd_s: x13, rd: 0x0000034e
dut commit No.              232000, rd_s: x14, rd: 0xaaaae364
dut commit No.              233000, rd_s: x00, rd: 0x00000000
dut commit No.              234000, rd_s: x01, rd: 0xaaaac398
dut commit No.              235000, rd_s: x14, rd: 0x00000228
dut commit No.              236000, rd_s: x14, rd: 0xaaaae4e4
dut commit No.              237000, rd_s: x13, rd: 0x0000000c
dut commit No.              238000, rd_s: x00, rd: 0x00000000
dut commit No.              239000, rd_s: x12, rd: 0x000000e5
dut commit No.              240000, rd_s: x13, rd: 0x00000264
dut commit No.              241000, rd_s: x14, rd: 0x00000522
dut commit No.              242000, rd_s: x14, rd: 0x000000a0
dut commit No.              243000, rd_s: x15, rd: 0x00000000
dut commit No.              244000, rd_s: x15, rd: 0xaaaae7b8
dut commit No.              245000, rd_s: x17, rd: 0x0000000a
dut commit No.              246000, rd_s: x15, rd: 0xaaaae742
dut commit No.              247000, rd_s: x14, rd: 0x00000010
dut commit No.              248000, rd_s: x00, rd: 0x00000000
dut commit No.              249000, rd_s: x14, rd: 0x000002c7
dut commit No.              250000, rd_s: x14, rd: 0x000000c6
dut commit No.              251000, rd_s: x15, rd: 0xaaaae808
dut commit No.              252000, rd_s: x13, rd: 0x00000007
dut commit No.              253000, rd_s: x15, rd: 0xba780000
dut commit No.              254000, rd_s: x12, rd: 0x1b3ddd71
dut commit No.              255000, rd_s: x22, rd: 0x001e0df9
dut commit No.              256000, rd_s: x22, rd: 0x0007a3f0
dut commit No.              257000, rd_s: x22, rd: 0x000a0233
dut commit No.              258000, rd_s: x00, rd: 0x00000000
dut commit No.              259000, rd_s: x14, rd: 0x00000042
dut commit No.              260000, rd_s: x14, rd: 0x00000594
dut commit No.              261000, rd_s: x06, rd: 0x00000017
dut commit No.              262000, rd_s: x14, rd: 0x000000c3
dut commit No.              263000, rd_s: x10, rd: 0xeffffe50
dut commit No.              264000, rd_s: x16, rd: 0x0000008e
dut commit No.              265000, rd_s: x08, rd: 0x000000d6
dut commit No.              266000, rd_s: x11, rd: 0x0000003d
dut commit No.              267000, rd_s: x15, rd: 0xaaaae518
dut commit No.              268000, rd_s: x09, rd: 0x0000000b
dut commit No.              269000, rd_s: x00, rd: 0x00000000
dut commit No.              270000, rd_s: x28, rd: 0x00000390
dut commit No.              271000, rd_s: x13, rd: 0x00000085
dut commit No.              272000, rd_s: x14, rd: 0xaaaae399
dut commit No.              273000, rd_s: x14, rd: 0x000000a2
dut commit No.              274000, rd_s: x16, rd: 0x00000047
dut commit No.              275000, rd_s: x30, rd: 0x00000034
dut commit No.              276000, rd_s: x11, rd: 0x0000004e
dut commit No.              277000, rd_s: x14, rd: 0x00000032
dut commit No.              278000, rd_s: x00, rd: 0x00000000
dut commit No.              279000, rd_s: x14, rd: 0x00000083
dut commit No.              280000, rd_s: x13, rd: 0x000005ee
dut commit No.              281000, rd_s: x28, rd: 0x0000007b
dut commit No.              282000, rd_s: x14, rd: 0xaaaae344
dut commit No.              283000, rd_s: x14, rd: 0x00000051
dut commit No.              284000, rd_s: x12, rd: 0x00000102
dut commit No.              285000, rd_s: x12, rd: 0x000003ea
dut commit No.              286000, rd_s: x13, rd: 0xaaaae856
dut commit No.              287000, rd_s: x14, rd: 0xaaaae329
dut commit No.              288000, rd_s: x15, rd: 0x00000000
dut commit No.              289000, rd_s: x13, rd: 0x00000064
dut commit No.              290000, rd_s: x14, rd: 0xaaaae3ef
dut commit No.              291000, rd_s: x06, rd: 0x0000007f
dut commit No.              292000, rd_s: x14, rd: 0x000000b4
dut commit No.              293000, rd_s: x13, rd: 0x000000e3
dut commit No.              294000, rd_s: x00, rd: 0x00000000
dut commit No.              295000, rd_s: x01, rd: 0xaaaac734
dut commit No.              296000, rd_s: x14, rd: 0x000001e6
dut commit No.              297000, rd_s: x14, rd: 0xaaaae7ba
dut commit No.              298000, rd_s: x00, rd: 0x00000000
dut commit No.              299000, rd_s: x10, rd: 0x2968c268
dut commit No.              300000, rd_s: x13, rd: 0x00000102
dut commit No.              301000, rd_s: x14, rd: 0x000000b0
dut commit No.              302000, rd_s: x14, rd: 0x000000cd
dut commit No.              303000, rd_s: x06, rd: 0x0000001b
dut commit No.              304000, rd_s: x13, rd: 0x00000432
dut commit No.              305000, rd_s: x14, rd: 0xaaaae324
dut commit No.              306000, rd_s: x14, rd: 0x00000030
dut commit No.              307000, rd_s: x14, rd: 0x0000008e
dut commit No.              308000, rd_s: x10, rd: 0x000000c4
dut commit No.              309000, rd_s: x01, rd: 0xaaaac1e4
dut commit No.              310000, rd_s: x28, rd: 0x000001dd
dut commit No.              311000, rd_s: x13, rd: 0x00000002
dut commit No.              312000, rd_s: x00, rd: 0x00000000
dut commit No.              313000, rd_s: x06, rd: 0x00000094
dut commit No.              314000, rd_s: x14, rd: 0x00000234
dut commit No.              315000, rd_s: x14, rd: 0x00000030
dut commit No.              316000, rd_s: x13, rd: 0x0000000b
dut commit No.              317000, rd_s: x14, rd: 0x00008d66
dut commit No.              318000, rd_s: x00, rd: 0x00000000
dut commit No.              319000, rd_s: x15, rd: 0x00000010
dut commit No.              320000, rd_s: x14, rd: 0x00000192
dut commit No.              321000, rd_s: x00, rd: 0x00000000
dut commit No.              322000, rd_s: x00, rd: 0x00000000
dut commit No.              323000, rd_s: x14, rd: 0x00000010
dut commit No.              324000, rd_s: x31, rd: 0x000000be
dut commit No.              325000, rd_s: x29, rd: 0x00000068
dut commit No.              326000, rd_s: x28, rd: 0x0000009e
dut commit No.              327000, rd_s: x10, rd: 0xeffffe40
dut commit No.              328000, rd_s: x13, rd: 0x00000000
dut commit No.              329000, rd_s: x15, rd: 0x00001bfa
dut commit No.              330000, rd_s: x23, rd: 0xd2be3400
dut commit No.              331000, rd_s: x23, rd: 0x776d0c00
dut commit No.              332000, rd_s: x23, rd: 0xa0bf0000
dut commit No.              333000, rd_s: x23, rd: 0xd5658400
dut commit No.              334000, rd_s: x14, rd: 0xaaaae000
dut commit No.              335000, rd_s: x14, rd: 0x0000002a
dut commit No.              336000, rd_s: x28, rd: 0x00000070
dut commit No.              337000, rd_s: x14, rd: 0x00a4f619
dut commit No.              338000, rd_s: x14, rd: 0x00000022
dut commit No.              339000, rd_s: x13, rd: 0xaaaae778
dut commit No.              340000, rd_s: x13, rd: 0x00000059
dut commit No.              341000, rd_s: x13, rd: 0x00000097
dut commit No.              342000, rd_s: x17, rd: 0x000000a5
dut commit No.              343000, rd_s: x00, rd: 0x00000000
dut commit No.              344000, rd_s: x15, rd: 0xaaaae355
dut commit No.              345000, rd_s: x01, rd: 0xaaaad3bc
dut commit No.              346000, rd_s: x13, rd: 0x00000004
dut commit No.              347000, rd_s: x28, rd: 0x000000d8
dut commit No.              348000, rd_s: x28, rd: 0x000000bb
dut commit No.              349000, rd_s: x14, rd: 0x0000004c
dut commit No.              350000, rd_s: x14, rd: 0x00000023
dut commit No.              351000, rd_s: x15, rd: 0xaaaae304
dut commit No.              352000, rd_s: x11, rd: 0x000000d4
dut commit No.              353000, rd_s: x07, rd: 0x000002dc
dut commit No.              354000, rd_s: x13, rd: 0x00f1f0e6
dut commit No.              355000, rd_s: x14, rd: 0x0000014e
dut commit No.              356000, rd_s: x14, rd: 0x00000087
dut commit No.              357000, rd_s: x00, rd: 0x00000000
dut commit No.              358000, rd_s: x15, rd: 0xaaaae304
dut commit No.              359000, rd_s: x00, rd: 0x00000000
dut commit No.              360000, rd_s: x14, rd: 0x000000cf
dut commit No.              361000, rd_s: x14, rd: 0x000000e1
dut commit No.              362000, rd_s: x14, rd: 0xaaaae36d
dut commit No.              363000, rd_s: x13, rd: 0x000000b6
dut commit No.              364000, rd_s: x14, rd: 0xaaaae3e4
dut commit No.              365000, rd_s: x00, rd: 0x00000000
dut commit No.              366000, rd_s: x14, rd: 0x00bfec76
dut commit No.              367000, rd_s: x14, rd: 0x0000003c
dut commit No.              368000, rd_s: x06, rd: 0x00000075
dut commit No.              369000, rd_s: x01, rd: 0xaaaad66c
dut commit No.              370000, rd_s: x00, rd: 0x00000000
dut commit No.              371000, rd_s: x14, rd: 0xaaaae38e
dut commit No.              372000, rd_s: x14, rd: 0xaaaae334
dut commit No.              373000, rd_s: x15, rd: 0x757082bb
dut commit No.              374000, rd_s: x00, rd: 0x00000000
dut commit No.              375000, rd_s: x14, rd: 0xaaaae37b
dut commit No.              376000, rd_s: x06, rd: 0x00000004
dut commit No.              377000, rd_s: x13, rd: 0x00000390
dut commit No.              378000, rd_s: x00, rd: 0x00000000
dut commit No.              379000, rd_s: x00, rd: 0x00000000
dut commit No.              380000, rd_s: x05, rd: 0x00000042
dut commit No.              381000, rd_s: x05, rd: 0x000000c6
dut commit No.              382000, rd_s: x05, rd: 0xaaaae874
dut commit No.              383000, rd_s: x00, rd: 0x00000000
dut commit No.              384000, rd_s: x15, rd: 0x000000da
dut commit No.              385000, rd_s: x15, rd: 0x254e2838
dut commit No.              386000, rd_s: x22, rd: 0x00000024
dut commit No.              387000, rd_s: x22, rd: 0x0000005d
dut commit No.              388000, rd_s: x22, rd: 0x0000005f
dut commit No.              389000, rd_s: x10, rd: 0xc3000000
dut commit No.              390000, rd_s: x14, rd: 0x00000020
dut commit No.              391000, rd_s: x12, rd: 0x0000007c
dut commit No.              392000, rd_s: x14, rd: 0x0000005d
dut commit No.              393000, rd_s: x14, rd: 0x0014bdd2
dut commit No.              394000, rd_s: x14, rd: 0xaaaae3e3
dut commit No.              395000, rd_s: x31, rd: 0x0000001b
dut commit No.              396000, rd_s: x29, rd: 0x000000d9
dut commit No.              397000, rd_s: x28, rd: 0x0000006d
dut commit No.              398000, rd_s: x10, rd: 0xeffffe40
dut commit No.              399000, rd_s: x00, rd: 0x00000000
dut commit No.              400000, rd_s: x00, rd: 0x00000000
dut commit No.              401000, rd_s: x14, rd: 0x00000040
dut commit No.              402000, rd_s: x00, rd: 0x00000000
dut commit No.              403000, rd_s: x13, rd: 0x000000ae
dut commit No.              404000, rd_s: x28, rd: 0xaaaae700
dut commit No.              405000, rd_s: x14, rd: 0x000000ab
dut commit No.              406000, rd_s: x13, rd: 0x0000009b
dut commit No.              407000, rd_s: x16, rd: 0x00000087
dut commit No.              408000, rd_s: x14, rd: 0x00000073
dut commit No.              409000, rd_s: x00, rd: 0x00000000
dut commit No.              410000, rd_s: x15, rd: 0xefffff50
dut commit No.              411000, rd_s: x13, rd: 0x00000237
dut commit No.              412000, rd_s: x14, rd: 0x00000072
dut commit No.              413000, rd_s: x14, rd: 0xaaaae3f4
dut commit No.              414000, rd_s: x14, rd: 0x00000047
dut commit No.              415000, rd_s: x29, rd: 0x000000a5
dut commit No.              416000, rd_s: x00, rd: 0x00000000
dut commit No.              417000, rd_s: x14, rd: 0x00000081
dut commit No.              418000, rd_s: x00, rd: 0x00000000
dut commit No.              419000, rd_s: x14, rd: 0x000000d4
dut commit No.              420000, rd_s: x00, rd: 0x00000000
dut commit No.              421000, rd_s: x14, rd: 0x0000022b
dut commit No.              422000, rd_s: x14, rd: 0x0080b4ed
dut commit No.              423000, rd_s: x14, rd: 0x00000030
dut commit No.              424000, rd_s: x28, rd: 0x000000e7
dut commit No.              425000, rd_s: x07, rd: 0xaaaae8a4
dut commit No.              426000, rd_s: x00, rd: 0x00000000
dut commit No.              427000, rd_s: x00, rd: 0x00000000
dut commit No.              428000, rd_s: x14, rd: 0x000000d6
dut commit No.              429000, rd_s: x14, rd: 0x004ccd79
dut commit No.              430000, rd_s: x08, rd: 0xefffff48
dut commit No.              431000, rd_s: x14, rd: 0x00000029
dut commit No.              432000, rd_s: x06, rd: 0x00000012
dut commit No.              433000, rd_s: x28, rd: 0x000002a6
dut commit No.              434000, rd_s: x14, rd: 0x000000d9
dut commit No.              435000, rd_s: x30, rd: 0x0000052e
dut commit No.              436000, rd_s: x30, rd: 0xaaaae598
dut commit No.              437000, rd_s: x14, rd: 0x000000b8
dut commit No.              438000, rd_s: x11, rd: 0x0000007b
dut commit No.              439000, rd_s: x00, rd: 0x00000000
dut commit No.              440000, rd_s: x15, rd: 0x889c1548
dut commit No.              441000, rd_s: x05, rd: 0x2c28f353
dut commit No.              442000, rd_s: x22, rd: 0x790c3266
dut commit No.              443000, rd_s: x22, rd: 0xe27bbd08
dut commit No.              444000, rd_s: x22, rd: 0x1cbc803a
dut commit No.              445000, rd_s: x10, rd: 0xd4dfccb3
dut commit No.              446000, rd_s: x00, rd: 0x00000000
dut commit No.              447000, rd_s: x14, rd: 0x00000192
dut commit No.              448000, rd_s: x06, rd: 0x000000ba
dut commit No.              449000, rd_s: x14, rd: 0x000000fc
dut commit No.              450000, rd_s: x12, rd: 0x00000134
dut commit No.              451000, rd_s: x05, rd: 0x0000015c
dut commit No.              452000, rd_s: x05, rd: 0x000004b6
dut commit No.              453000, rd_s: x05, rd: 0xaaaae54a
dut commit No.              454000, rd_s: x00, rd: 0x00000000
dut commit No.              455000, rd_s: x15, rd: 0x46f86a71
dut commit No.              456000, rd_s: x15, rd: 0x000000d7
dut commit No.              457000, rd_s: x28, rd: 0x00000480
dut commit No.              458000, rd_s: x13, rd: 0x00000079
dut commit No.              459000, rd_s: x14, rd: 0xaaaae3a5
dut commit No.              460000, rd_s: x16, rd: 0x000000f8
dut commit No.              461000, rd_s: x13, rd: 0x000000a8
dut commit No.              462000, rd_s: x30, rd: 0x0000027f
dut commit No.              463000, rd_s: x30, rd: 0x00000036
dut commit No.              464000, rd_s: x15, rd: 0x00000070
dut commit No.              465000, rd_s: x10, rd: 0xb49a4be0
dut commit No.              466000, rd_s: x00, rd: 0x00000000
dut commit No.              467000, rd_s: x13, rd: 0x000000b4
dut commit No.              468000, rd_s: x28, rd: 0x000000d1
dut commit No.              469000, rd_s: x14, rd: 0xaaaae3d4
dut commit No.              470000, rd_s: x16, rd: 0x00000089
dut commit No.              471000, rd_s: x14, rd: 0x000001c2
dut commit No.              472000, rd_s: x17, rd: 0x00000069
dut commit No.              473000, rd_s: x16, rd: 0x00000234
dut commit No.              474000, rd_s: x00, rd: 0x00000000
dut commit No.              475000, rd_s: x15, rd: 0xc8933207
dut commit No.              476000, rd_s: x17, rd: 0x0000004e
dut commit No.              477000, rd_s: x14, rd: 0x000002d6
dut commit No.              478000, rd_s: x12, rd: 0x0000000d
dut commit No.              479000, rd_s: x14, rd: 0x000000e0
dut commit No.              480000, rd_s: x16, rd: 0x0000002c
dut commit No.              481000, rd_s: x00, rd: 0x00000000
dut commit No.              482000, rd_s: x16, rd: 0x0000007b
dut commit No.              483000, rd_s: x08, rd: 0x0000006f
dut commit No.              484000, rd_s: x00, rd: 0x00000000
dut commit No.              485000, rd_s: x10, rd: 0xc36bf9f9
dut commit No.              486000, rd_s: x13, rd: 0x00000180
dut commit No.              487000, rd_s: x12, rd: 0x0000001d
dut commit No.              488000, rd_s: x15, rd: 0x000000b8
dut commit No.              489000, rd_s: x13, rd: 0x0000000b
dut commit No.              490000, rd_s: x16, rd: 0x0000001c
dut commit No.              491000, rd_s: x08, rd: 0x00000095
dut commit No.              492000, rd_s: x16, rd: 0x00000092
dut commit No.              493000, rd_s: x00, rd: 0x00000000
dut commit No.              494000, rd_s: x15, rd: 0xaaaae304
dut commit No.              495000, rd_s: x19, rd: 0xefffff30
dut commit No.              496000, rd_s: x00, rd: 0x00000000
dut commit No.              497000, rd_s: x14, rd: 0x00000020
dut commit No.              498000, rd_s: x13, rd: 0x00000056
dut commit No.              499000, rd_s: x13, rd: 0x000002ac
dut commit No.              500000, rd_s: x00, rd: 0x00000000
dut commit No.              501000, rd_s: x15, rd: 0x000000b8
dut commit No.              502000, rd_s: x14, rd: 0x0000b6a3
dut commit No.              503000, rd_s: x12, rd: 0x00000504
dut commit No.              504000, rd_s: x12, rd: 0xaaaae3ee
dut commit No.              505000, rd_s: x10, rd: 0x57087dc2
dut commit No.              506000, rd_s: x14, rd: 0x0000e84d
dut commit No.              507000, rd_s: x13, rd: 0x00000006
dut commit No.              508000, rd_s: x14, rd: 0x00000026
dut commit No.              509000, rd_s: x14, rd: 0x0000009c
dut commit No.              510000, rd_s: x14, rd: 0x00000039
dut commit No.              511000, rd_s: x01, rd: 0xaaaad6fc
dut commit No.              512000, rd_s: x14, rd: 0x000000cf
dut commit No.              513000, rd_s: x13, rd: 0x0000053a
dut commit No.              514000, rd_s: x13, rd: 0xaaaae75a
Monitor: Power Start time is           1839332250
*Verdi* : fsdbDumpon - All FSDB files at 1,839,332,250 ps.
dut commit No.              515000, rd_s: x10, rd: 0xeb318217
dut commit No.              516000, rd_s: x14, rd: 0x00000036
dut commit No.              517000, rd_s: x13, rd: 0x00000070
dut commit No.              518000, rd_s: x14, rd: 0xaaaae330
dut commit No.              519000, rd_s: x14, rd: 0x0000003a
dut commit No.              520000, rd_s: x00, rd: 0x00000000
dut commit No.              521000, rd_s: x16, rd: 0xaaaae3f4
dut commit No.              522000, rd_s: x14, rd: 0x00000087
dut commit No.              523000, rd_s: x14, rd: 0x000000c0
dut commit No.              524000, rd_s: x11, rd: 0xeffffee0
dut commit No.              525000, rd_s: x01, rd: 0xaaaac1e4
dut commit No.              526000, rd_s: x00, rd: 0x00000000
dut commit No.              527000, rd_s: x28, rd: 0x000000f2
dut commit No.              528000, rd_s: x14, rd: 0xaaaae3c4
dut commit No.              529000, rd_s: x14, rd: 0x000000a9
dut commit No.              530000, rd_s: x00, rd: 0x00000000
dut commit No.              531000, rd_s: x11, rd: 0x00000014
dut commit No.              532000, rd_s: x10, rd: 0xeffffe40
dut commit No.              533000, rd_s: x13, rd: 0x00000005
dut commit No.              534000, rd_s: x13, rd: 0x000000f9
dut commit No.              535000, rd_s: x15, rd: 0x00000010
dut commit No.              536000, rd_s: x14, rd: 0x00000060
dut commit No.              537000, rd_s: x06, rd: 0x00000038
dut commit No.              538000, rd_s: x14, rd: 0x000002e5
dut commit No.              539000, rd_s: x13, rd: 0x00000038
dut commit No.              540000, rd_s: x14, rd: 0xaaaae3d4
dut commit No.              541000, rd_s: x16, rd: 0x00000097
dut commit No.              542000, rd_s: x17, rd: 0x000000cc
dut commit No.              543000, rd_s: x16, rd: 0x000000ae
dut commit No.              544000, rd_s: x00, rd: 0x00000000
dut commit No.              545000, rd_s: x12, rd: 0x0000000b
dut commit No.              546000, rd_s: x13, rd: 0x0000000f
dut commit No.              547000, rd_s: x06, rd: 0x00000065
dut commit No.              548000, rd_s: x28, rd: 0x00000222
dut commit No.              549000, rd_s: x00, rd: 0x00000000
dut commit No.              550000, rd_s: x14, rd: 0xaaaae304
dut commit No.              551000, rd_s: x12, rd: 0xaaaae47e
dut commit No.              552000, rd_s: x11, rd: 0x0000002e
dut commit No.              553000, rd_s: x12, rd: 0x00000021
dut commit No.              554000, rd_s: x13, rd: 0x0000004e
dut commit No.              555000, rd_s: x13, rd: 0x00f10500
dut commit No.              556000, rd_s: x14, rd: 0x00000019
dut commit No.              557000, rd_s: x13, rd: 0x000000c9
dut commit No.              558000, rd_s: x13, rd: 0x00000024
dut commit No.              559000, rd_s: x13, rd: 0x0000008c
dut commit No.              560000, rd_s: x14, rd: 0x00000020
dut commit No.              561000, rd_s: x13, rd: 0xaaaae83e
dut commit No.              562000, rd_s: x13, rd: 0x00000095
dut commit No.              563000, rd_s: x13, rd: 0x000000ba
dut commit No.              564000, rd_s: x17, rd: 0x000002d9
dut commit No.              565000, rd_s: x00, rd: 0x00000000
dut commit No.              566000, rd_s: x15, rd: 0x394976a6
dut commit No.              567000, rd_s: x11, rd: 0xaaaaeb68
dut commit No.              568000, rd_s: x11, rd: 0xaaaaebb8
dut commit No.              569000, rd_s: x11, rd: 0xaaaaec08
dut commit No.              570000, rd_s: x13, rd: 0x000000c7
dut commit No.              571000, rd_s: x14, rd: 0x00000098
dut commit No.              572000, rd_s: x28, rd: 0x0000059a
dut commit No.              573000, rd_s: x14, rd: 0x00000048
dut commit No.              574000, rd_s: x14, rd: 0x00a4580e
dut commit No.              575000, rd_s: x14, rd: 0x0000005e
dut commit No.              576000, rd_s: x00, rd: 0x00000000
dut commit No.              577000, rd_s: x12, rd: 0x00000117
dut commit No.              578000, rd_s: x12, rd: 0x000001f2
dut commit No.              579000, rd_s: x13, rd: 0xaaaae4f6
dut commit No.              580000, rd_s: x15, rd: 0xaaaae3a4
dut commit No.              581000, rd_s: x14, rd: 0xaaaae313
dut commit No.              582000, rd_s: x13, rd: 0x00000330
dut commit No.              583000, rd_s: x28, rd: 0x00000073
dut commit No.              584000, rd_s: x00, rd: 0x00000000
dut commit No.              585000, rd_s: x00, rd: 0x00000000
dut commit No.              586000, rd_s: x12, rd: 0x00000090
dut commit No.              587000, rd_s: x13, rd: 0x0000010e
dut commit No.              588000, rd_s: x13, rd: 0x00000264
dut commit No.              589000, rd_s: x14, rd: 0xaaaae31c
dut commit No.              590000, rd_s: x15, rd: 0x000000b8
dut commit No.              591000, rd_s: x14, rd: 0xaaaae3b4
dut commit No.              592000, rd_s: x14, rd: 0x00000312
dut commit No.              593000, rd_s: x12, rd: 0x000000b1
dut commit No.              594000, rd_s: x14, rd: 0x00000012
dut commit No.              595000, rd_s: x14, rd: 0x000000e5
dut commit No.              596000, rd_s: x14, rd: 0x0000025e
dut commit No.              597000, rd_s: x14, rd: 0x000003a8
dut commit No.              598000, rd_s: x14, rd: 0xaaaae56e
dut commit No.              599000, rd_s: x15, rd: 0x000000ba
dut commit No.              600000, rd_s: x10, rd: 0x81000000
dut commit No.              601000, rd_s: x14, rd: 0x00000030
dut commit No.              602000, rd_s: x12, rd: 0x00000048
dut commit No.              603000, rd_s: x14, rd: 0x000000a2
dut commit No.              604000, rd_s: x14, rd: 0x00573ea1
dut commit No.              605000, rd_s: x14, rd: 0xaaaae3c9
dut commit No.              606000, rd_s: x31, rd: 0x000000a7
dut commit No.              607000, rd_s: x29, rd: 0x0000000f
dut commit No.              608000, rd_s: x28, rd: 0x00000093
dut commit No.              609000, rd_s: x10, rd: 0xeffffe40
dut commit No.              610000, rd_s: x15, rd: 0xeffffdc8
dut commit No.              611000, rd_s: x13, rd: 0x00000008
dut commit No.              612000, rd_s: x14, rd: 0xaaaae646
dut commit No.              613000, rd_s: x11, rd: 0x0000006c
dut commit No.              614000, rd_s: x14, rd: 0x00000057
dut commit No.              615000, rd_s: x14, rd: 0xaaaae324
dut commit No.              616000, rd_s: x07, rd: 0x000002b2
dut commit No.              617000, rd_s: x07, rd: 0xaaaae760
dut commit No.              618000, rd_s: x13, rd: 0x000001c8
dut commit No.              619000, rd_s: x14, rd: 0x00000041
dut commit No.              620000, rd_s: x13, rd: 0x00000032
dut commit No.              621000, rd_s: x11, rd: 0xeffffed0
dut commit No.              622000, rd_s: x13, rd: 0x00000005
dut commit No.              623000, rd_s: x17, rd: 0x0000004f
dut commit No.              624000, rd_s: x14, rd: 0x00000009
dut commit No.              625000, rd_s: x14, rd: 0xaaaae74e
dut commit No.              626000, rd_s: x00, rd: 0x00000000
dut commit No.              627000, rd_s: x00, rd: 0x00000000
dut commit No.              628000, rd_s: x30, rd: 0xaaaae6e8
dut commit No.              629000, rd_s: x14, rd: 0x0000006e
dut commit No.              630000, rd_s: x13, rd: 0xeffffe40
dut commit No.              631000, rd_s: x00, rd: 0x00000000
dut commit No.              632000, rd_s: x14, rd: 0x000000e1
dut commit No.              633000, rd_s: x14, rd: 0x005909ea
dut commit No.              634000, rd_s: x14, rd: 0x00000040
dut commit No.              635000, rd_s: x28, rd: 0x00000060
dut commit No.              636000, rd_s: x07, rd: 0xaaaae38e
dut commit No.              637000, rd_s: x00, rd: 0x00000000
dut commit No.              638000, rd_s: x00, rd: 0x00000000
dut commit No.              639000, rd_s: x14, rd: 0x000000ec
dut commit No.              640000, rd_s: x14, rd: 0x0026c82b
dut commit No.              641000, rd_s: x15, rd: 0xefffff54
dut commit No.              642000, rd_s: x17, rd: 0x000000fc
dut commit No.              643000, rd_s: x00, rd: 0x00000000
dut commit No.              644000, rd_s: x13, rd: 0x0000000d
dut commit No.              645000, rd_s: x12, rd: 0x000000ea
dut commit No.              646000, rd_s: x14, rd: 0x00000035
dut commit No.              647000, rd_s: x15, rd: 0x00000099
dut commit No.              648000, rd_s: x14, rd: 0x00000008
dut commit No.              649000, rd_s: x14, rd: 0xaaaae3ed
dut commit No.              650000, rd_s: x00, rd: 0x00000000
dut commit No.              651000, rd_s: x00, rd: 0x00000000
dut commit No.              652000, rd_s: x10, rd: 0xeffffe50
dut commit No.              653000, rd_s: x13, rd: 0x00000030
dut commit No.              654000, rd_s: x14, rd: 0x00000162
dut commit No.              655000, rd_s: x00, rd: 0x00000000
dut commit No.              656000, rd_s: x17, rd: 0x000004ce
dut commit No.              657000, rd_s: x17, rd: 0xaaaae322
dut commit No.              658000, rd_s: x08, rd: 0x00000025
dut commit No.              659000, rd_s: x11, rd: 0x0000006d
dut commit No.              660000, rd_s: x14, rd: 0x000000c5
dut commit No.              661000, rd_s: x11, rd: 0x197dc70b
dut commit No.              662000, rd_s: x21, rd: 0x6100a6be
dut commit No.              663000, rd_s: x29, rd: 0xc3fc04b2
dut commit No.              664000, rd_s: x29, rd: 0x995efbbc
dut commit No.              665000, rd_s: x29, rd: 0x8e4c6037
dut commit No.              666000, rd_s: x15, rd: 0x9c43b666
dut commit No.              667000, rd_s: x15, rd: 0x000000e6
dut commit No.              668000, rd_s: x28, rd: 0x00000342
dut commit No.              669000, rd_s: x13, rd: 0x00000030
dut commit No.              670000, rd_s: x14, rd: 0xaaaae3b5
dut commit No.              671000, rd_s: x16, rd: 0x0000008e
dut commit No.              672000, rd_s: x13, rd: 0x0000017a
dut commit No.              673000, rd_s: x30, rd: 0x0000004b
dut commit No.              674000, rd_s: x30, rd: 0x0000056a
dut commit No.              675000, rd_s: x15, rd: 0x0000009e
dut commit No.              676000, rd_s: x10, rd: 0xc162f82f
dut commit No.              677000, rd_s: x00, rd: 0x00000000
dut commit No.              678000, rd_s: x13, rd: 0x000001c8
dut commit No.              679000, rd_s: x28, rd: 0x00000064
dut commit No.              680000, rd_s: x14, rd: 0xaaaae3c4
dut commit No.              681000, rd_s: x16, rd: 0x000000c5
dut commit No.              682000, rd_s: x14, rd: 0x00000058
dut commit No.              683000, rd_s: x17, rd: 0x00000192
dut commit No.              684000, rd_s: x16, rd: 0x000002ac
dut commit No.              685000, rd_s: x00, rd: 0x00000000
dut commit No.              686000, rd_s: x19, rd: 0xefffff2c
dut commit No.              687000, rd_s: x14, rd: 0x00000072
dut commit No.              688000, rd_s: x14, rd: 0xaaaae345
dut commit No.              689000, rd_s: x06, rd: 0x00000065
dut commit No.              690000, rd_s: x14, rd: 0x00000126
dut commit No.              691000, rd_s: x13, rd: 0x00000008
dut commit No.              692000, rd_s: x14, rd: 0x0000002b
dut commit No.              693000, rd_s: x14, rd: 0x001662ae
dut commit No.              694000, rd_s: x08, rd: 0x000000f5
dut commit No.              695000, rd_s: x16, rd: 0x000000ee
dut commit No.              696000, rd_s: x15, rd: 0x2d0221e9
dut commit No.              697000, rd_s: x14, rd: 0x00b09568
dut commit No.              698000, rd_s: x14, rd: 0xaaaae384
dut commit No.              699000, rd_s: x06, rd: 0x000000e2
dut commit No.              700000, rd_s: x28, rd: 0x00000003
dut commit No.              701000, rd_s: x14, rd: 0x000000b7
dut commit No.              702000, rd_s: x00, rd: 0x00000000
dut commit No.              703000, rd_s: x14, rd: 0x00000017
dut commit No.              704000, rd_s: x30, rd: 0x00000057
dut commit No.              705000, rd_s: x16, rd: 0x0000006e
dut commit No.              706000, rd_s: x10, rd: 0x4f4dbf00
dut commit No.              707000, rd_s: x28, rd: 0x0000001d
dut commit No.              708000, rd_s: x28, rd: 0x000003d2
dut commit No.              709000, rd_s: x13, rd: 0x00000003
dut commit No.              710000, rd_s: x00, rd: 0x00000000
dut commit No.              711000, rd_s: x00, rd: 0x00000000
dut commit No.              712000, rd_s: x11, rd: 0x000000c9
dut commit No.              713000, rd_s: x00, rd: 0x00000000
dut commit No.              714000, rd_s: x00, rd: 0x00000000
dut commit No.              715000, rd_s: x15, rd: 0xe0f157fe
dut commit No.              716000, rd_s: x13, rd: 0x00000001
dut commit No.              717000, rd_s: x12, rd: 0x00000073
dut commit No.              718000, rd_s: x14, rd: 0x000001c2
dut commit No.              719000, rd_s: x14, rd: 0x00000028
dut commit No.              720000, rd_s: x14, rd: 0x00000060
dut commit No.              721000, rd_s: x00, rd: 0x00000000
dut commit No.              722000, rd_s: x11, rd: 0x00000068
dut commit No.              723000, rd_s: x15, rd: 0xaaaae518
dut commit No.              724000, rd_s: x14, rd: 0x00000074
dut commit No.              725000, rd_s: x13, rd: 0x000000d1
dut commit No.              726000, rd_s: x13, rd: 0x0000bc00
dut commit No.              727000, rd_s: x00, rd: 0x00000000
dut commit No.              728000, rd_s: x28, rd: 0xaaaae442
dut commit No.              729000, rd_s: x06, rd: 0x0000004b
dut commit No.              730000, rd_s: x13, rd: 0x0000004e
dut commit No.              731000, rd_s: x13, rd: 0x0000000a
dut commit No.              732000, rd_s: x12, rd: 0x00000270
dut commit No.              733000, rd_s: x12, rd: 0x0000031e
dut commit No.              734000, rd_s: x12, rd: 0xaaaae8b0
dut commit No.              735000, rd_s: x12, rd: 0x000000ae
dut commit No.              736000, rd_s: x15, rd: 0x00000022
dut commit No.              737000, rd_s: x14, rd: 0x00000092
dut commit No.              738000, rd_s: x13, rd: 0xaaaae556
dut commit No.              739000, rd_s: x06, rd: 0x000000ec
dut commit No.              740000, rd_s: x15, rd: 0xc36bf9f9
dut commit No.              741000, rd_s: x14, rd: 0x00000015
dut commit No.              742000, rd_s: x13, rd: 0x0000004e
dut commit No.              743000, rd_s: x13, rd: 0x000001f8
dut commit No.              744000, rd_s: x13, rd: 0xaaaae4c6
dut commit No.              745000, rd_s: x14, rd: 0x00000049
dut commit No.              746000, rd_s: x13, rd: 0x00002100
dut commit No.              747000, rd_s: x11, rd: 0x9326c7a3
dut commit No.              748000, rd_s: x22, rd: 0x832a3175
dut commit No.              749000, rd_s: x22, rd: 0x73d18b03
dut commit No.              750000, rd_s: x22, rd: 0x610595d3
dut commit No.              751000, rd_s: x15, rd: 0xaaaae344
dut commit No.              752000, rd_s: x14, rd: 0xaaaae354
dut commit No.              753000, rd_s: x14, rd: 0x000000ea
dut commit No.              754000, rd_s: x14, rd: 0x0000006c
dut commit No.              755000, rd_s: x14, rd: 0x00002d1a
dut commit No.              756000, rd_s: x14, rd: 0x00000064
dut commit No.              757000, rd_s: x17, rd: 0x000000bb
dut commit No.              758000, rd_s: x16, rd: 0x0000007e
dut commit No.              759000, rd_s: x00, rd: 0x00000000
dut commit No.              760000, rd_s: x13, rd: 0x0000006c
dut commit No.              761000, rd_s: x15, rd: 0x000000d0
dut commit No.              762000, rd_s: x14, rd: 0x000000d0
dut commit No.              763000, rd_s: x00, rd: 0x00000000
dut commit No.              764000, rd_s: x28, rd: 0x00000264
dut commit No.              765000, rd_s: x14, rd: 0x000000c3
dut commit No.              766000, rd_s: x14, rd: 0xaaaae372
dut commit No.              767000, rd_s: x11, rd: 0x0000003e
dut commit No.              768000, rd_s: x12, rd: 0x00000082
dut commit No.              769000, rd_s: x12, rd: 0x000000db
dut commit No.              770000, rd_s: x14, rd: 0x00000297
dut commit No.              771000, rd_s: x00, rd: 0x00000000
dut commit No.              772000, rd_s: x15, rd: 0xf2a5c5d4
dut commit No.              773000, rd_s: x23, rd: 0xa0a80574
dut commit No.              774000, rd_s: x23, rd: 0x80200981
dut commit No.              775000, rd_s: x23, rd: 0x924c2030
Monitor: Power Stop time is           2759978250
*Verdi* : fsdbDumpoff - All FSDB files at 2,759,978,250 ps.
Monitor: Segment Stop time is           2759978250
Monitor: Segment IPC: 0.421780
Monitor: Segment Time:           2759497500
dut commit No.              776000, rd_s: x23, rd: 0x00000000
$finish called from file "/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hvl/common/top_tb.svh", line 30.
$finish at simulation time           2760213750
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2760213750 ps
CPU Time:    401.550 seconds;       Data structure size:   1.2Mb
Sun May 11 16:51:39 2025
0.421780
2759497500
cd ../aes_sha/vcs && fsdb2saif -licqueue dump.fsdb -bt 1839332250ps -et 2759978250ps -s top_tb/dut
logDir = /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/aes_sha/vcs/fsdb2saifLog
done
dump.fsdb.saif is generated successfully.

                                 fsdb2saif (R)

                 Version W-2024.09 for linux64 - Aug 17, 2024 

                    Copyright (c) 1999 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
mkdir -p ../aes_sha/reports outputs
export ECE411_SAIF_FILE=../aes_sha/vcs/dump.fsdb.saif ;\
export ECE411_SAIF_TOP=top_tb/dut ;\
export ECE411_POWER_RPT_PATH=../aes_sha/reports ;\
dc_shell -f power.tcl |& tee ../aes_sha/reports/power.log
Information: License queuing is enabled. (DCSH-18)

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version W-2024.09 for linux64 - Aug 27, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Sun May 11 16:52:38 2025
Hostname:           9a9315923d99
CPU Model:          Intel(R) Xeon(R) Gold 6330 CPU @ 2.00GHz
CPU Details:        Cores = 1 : Sockets = 1 : Cache Size = 43008 KB : Freq = 2.00 GHz
OS:                 Linux 4.18.0-553.32.1.el8_10.x86_64
RAM:                250 GB (Free 192 GB)
Swap:                 3 GB (Free   3 GB)
Work Filesystem:    /srv/tmp mounted to exodus.csl.illinois.edu:/home/zaizhou3/scratch/ece411ag
Tmp Filesystem:     /tmp mounted to tmpfs
Work Disk:          510 GB (Free 509 GB)
Tmp Disk:           125 GB (Free 125 GB)

CPU Load: 1977%, Ram Free: 192 GB, Swap Free: 3 GB, Work Disk Free: 509 GB, Tmp Disk Free: 125 GB
set symbol_library [list generic.sdb]
generic.sdb
set synthetic_library [list dw_foundation.sldb]
dw_foundation.sldb
set target_library [getenv STD_CELL_LIB]
/srv/ece411ag/freepdk-45nm/stdcells.db
set sram_library [getenv SRAM_LIB]
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db
if {$sram_library eq ""} {
   set link_library [list "*" $target_library $synthetic_library]
} else {
   set link_library [list "*" $target_library $synthetic_library $sram_library]
}
* /srv/ece411ag/freepdk-45nm/stdcells.db dw_foundation.sldb {/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db}
get_license DC-Ultra-Features
1
get_license DC-Ultra-Opt
1
read_file -format ddc outputs/synth.ddc
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/software/Synopsys-2024_x86_64/syn/W-2024.09/libraries/syn/dw_foundation.sldb'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db'
Loading db file '/software/Synopsys-2024_x86_64/syn/W-2024.09/libraries/syn/gtech.db'
Loading db file '/software/Synopsys-2024_x86_64/syn/W-2024.09/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'mp_cache_tag_array_TT_1p0V_25C_lib'
  Loading link library 'mp_cache_data_array_TT_1p0V_25C_lib'
  Loading link library 'gshare_data_array_TT_1p0V_25C_lib'
  Loading link library 'gtech'
Reading ddc file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/outputs/synth.ddc'.
Information: Checking out the license 'DesignWare'. (SEC-104)
Loaded 435 designs.
Current design is 'cpu'.
cpu icache dcache instruction_queue_QUEUE_SIZE16 reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2 regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4 arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2 memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4 branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4 SNPS_CLOCK_GATE_HIGH_cache_adapter_1 SNPS_CLOCK_GATE_HIGH_fetch_1 SNPS_CLOCK_GATE_HIGH_fetch_0 SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_1 SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_0 SNPS_CLOCK_GATE_HIGH_cache_adapter_0 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_0 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_1 multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_1 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_2 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_3 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_4 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_5 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_6 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_7 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_8 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_9 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_10 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_11 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_12 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_13 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_14 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_15 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_16 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_17 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_18 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_19 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_20 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_21 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_22 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_23 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_24 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_25 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_26 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_27 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_28 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_29 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_30 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_31 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_32 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_33 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_34 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_0 SNPS_CLOCK_GATE_HIGH_icache_0 SNPS_CLOCK_GATE_HIGH_icache_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_15 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_14 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_13 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_12 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_11 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_10 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_9 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_8 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_7 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_6 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_5 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_4 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_1 SNPS_CLOCK_GATE_HIGH_dcache_0 SNPS_CLOCK_GATE_HIGH_dcache_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_15 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_14 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_13 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_12 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_11 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_10 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_9 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_8 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_7 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_6 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_5 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_4 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_7 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_6 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_5 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_4 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_1 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_0 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_18 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_17 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_16 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_15 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_14 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_13 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_12 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_11 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_10 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_9 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_8 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_7 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_6 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_5 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_4 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_3 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_2 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_1 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_0 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_98 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_97 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_96 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_95 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_94 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_93 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_92 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_91 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_90 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_89 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_88 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_87 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_86 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_85 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_84 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_83 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_82 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_81 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_80 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_79 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_78 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_77 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_76 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_75 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_74 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_73 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_72 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_71 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_70 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_69 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_68 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_67 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_66 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_65 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_64 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_63 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_62 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_61 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_60 
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_59 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_58 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_57 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_56 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_55 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_54 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_53 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_52 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_51 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_50 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_49 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_48 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_47 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_46 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_45 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_44 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_43 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_42 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_41 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_40 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_39 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_38 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_37 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_36 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_35 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_34 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_33 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_32 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_31 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_30 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_29 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_28 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_27 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_26 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_25 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_24 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_23 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_22 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_21 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_20 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_19 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_18 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_17 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_16 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_15 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_14 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_13 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_12 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_11 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_10 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_9 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_8 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_7 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_6 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_5 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_4 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_3 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_2 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_1 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_64 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_63 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_62 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_61 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_60 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_59 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_58 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_57 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_56 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_55 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_54 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_53 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_52 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_51 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_50 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_49 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_48 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_47 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_46 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_45 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_44 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_43 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_42 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_41 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_40 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_39 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_38 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_37 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_36 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_35 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_34 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_32 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_31 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_30 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_29 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_28 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_27 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_26 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_25 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_24 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_23 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_22 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_21 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_20 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_19 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_18 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_17 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_16 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_15 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_14 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_13 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_12 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_11 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_10 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_9 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_8 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_7 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_6 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_5 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_4 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_3 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_2 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_1 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_0 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_47 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_46 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_45 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_44 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_43 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_42 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_41 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_40 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_39 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_38 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_37 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_36 
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_35 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_34 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_33 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_32 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_31 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_30 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_29 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_28 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_27 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_26 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_25 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_24 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_23 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_22 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_21 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_20 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_19 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_18 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_17 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_16 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_15 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_14 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_13 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_12 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_11 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_10 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_9 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_8 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_7 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_6 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_5 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_4 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_3 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_2 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_1 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_0 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_80 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_79 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_78 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_77 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_76 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_75 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_74 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_73 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_72 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_71 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_70 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_69 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_68 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_67 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_66 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_65 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_64 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_63 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_62 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_61 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_60 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_59 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_58 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_57 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_56 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_55 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_54 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_53 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_52 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_51 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_50 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_49 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_48 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_47 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_46 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_45 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_44 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_43 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_42 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_41 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_40 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_39 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_38 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_37 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_36 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_35 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_34 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_33 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_32 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_31 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_30 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_29 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_28 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_27 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_26 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_25 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_24 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_23 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_22 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_21 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_20 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_19 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_18 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_17 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_16 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_15 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_14 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_13 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_12 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_11 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_10 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_9 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_8 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_7 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_6 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_5 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_4 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_3 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_2 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_1 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_0 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_23 
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_22 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_21 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_20 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_19 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_18 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_17 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_16 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_15 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_14 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_13 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_12 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_11 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_10 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_9 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_8 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_7 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_6 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_5 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_4 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_3 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_2 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_1
read_saif -input [getenv ECE411_SAIF_FILE] -instance [getenv ECE411_SAIF_TOP]
Warning: There are 90608 objects not found during annotation. (PWR-452)
1
report_power -analysis_effort high -hierarchy > [getenv ECE411_POWER_RPT_PATH]/power.rpt
report_power -analysis_effort high > [getenv ECE411_POWER_RPT_PATH]/power2.rpt
exit

Memory usage for this session 388 Mbytes.
Memory usage for this session including child processes 388 Mbytes.
CPU usage for this session 33 seconds ( 0.01 hours ).
Elapsed time for this session 33 seconds ( 0.01 hours ).

Thank you...
Information: Updating design information... (UID-85)
Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: There are 10 switching activity information conflicts. (PWR-19)
Information: Propagating switching activity (high effort zero delay simulation). (PWR-6)
Warning: Invalid switching activity annotation on constant net(s) is being ignored. (PWR-421)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort high
Design : cpu
Version: W-2024.09
Date   : Sun May 11 16:53:05 2025
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /srv/ece411ag/freepdk-45nm/stdcells.db)
    mp_cache_tag_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db)
    mp_cache_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db)
    gshare_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
cpu                    5K_hvratio_1_1    NangateOpenCellLibrary
icache                 5K_hvratio_1_1    NangateOpenCellLibrary
dcache                 5K_hvratio_1_1    NangateOpenCellLibrary
instruction_queue_QUEUE_SIZE16
                       5K_hvratio_1_1    NangateOpenCellLibrary
reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2
                       5K_hvratio_1_1    NangateOpenCellLibrary
regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4
                       5K_hvratio_1_1    NangateOpenCellLibrary
arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2
                       5K_hvratio_1_1    NangateOpenCellLibrary
memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_98
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_97
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_96
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_95
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_94
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_93
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_92
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_91
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_90
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_89
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_88
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_87
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_86
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_85
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_84
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_83
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_82
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_81
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
cpu                                    7.69e+03 4.43e+04 4.05e+06 5.61e+04 100.0
  mul_div_station/divider (multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0)
                                         49.815 1.01e+04 4.46e+05 1.06e+04  18.8
  branch_station (branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4)
                                        419.964 1.76e+03 2.31e+05 2.41e+03   4.3
  memory_station (memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4)
                                       1.08e+03 3.78e+03 4.45e+05 5.30e+03   9.5
  arithmetic_station (arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2)
                                        862.984 3.15e+03 6.72e+05 4.69e+03   8.4
  regfile (regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4)
                                        256.553 1.02e+03 2.94e+05 1.57e+03   2.8
  reorder_buffer (reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2)
                                       1.52e+03 5.47e+03 6.28e+05 7.61e+03  13.6
  instruction_queue (instruction_queue_QUEUE_SIZE16)
                                       1.18e+03 3.11e+03 3.44e+05 4.63e+03   8.2
  dcache (dcache)                       556.035 4.66e+03 2.10e+05 5.42e+03   9.7
  icache (icache)                       360.436 4.60e+03 1.40e+05 5.10e+03   9.1
1
 
****************************************
Report : power
        -analysis_effort high
Design : cpu
Version: W-2024.09
Date   : Sun May 11 16:53:07 2025
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /srv/ece411ag/freepdk-45nm/stdcells.db)
    mp_cache_tag_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db)
    mp_cache_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db)
    gshare_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
cpu                    5K_hvratio_1_1    NangateOpenCellLibrary
icache                 5K_hvratio_1_1    NangateOpenCellLibrary
dcache                 5K_hvratio_1_1    NangateOpenCellLibrary
instruction_queue_QUEUE_SIZE16
                       5K_hvratio_1_1    NangateOpenCellLibrary
reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2
                       5K_hvratio_1_1    NangateOpenCellLibrary
regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4
                       5K_hvratio_1_1    NangateOpenCellLibrary
arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2
                       5K_hvratio_1_1    NangateOpenCellLibrary
memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_98
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_97
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_96
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_95
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_94
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_93
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_92
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_91
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_90
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_89
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_88
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_87
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_86
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_85
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_84
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_83
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_82
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_81
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  =  44.3382 mW   (85%)
  Net Switching Power  =   7.6943 mW   (15%)
                         ---------
Total Dynamic Power    =  52.0326 mW  (100%)

Cell Leakage Power     =   4.0504 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory         8.3941e+03           98.1936        4.2990e+04        8.5353e+03  (  15.22%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network  3.4248e+04        5.9416e+03        2.5225e+04        4.0215e+04  (  71.71%)  i
register         575.2715          241.9929        1.1730e+06        1.9901e+03  (   3.55%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.1209e+03        1.4126e+03        2.8092e+06        5.3427e+03  (   9.53%)
--------------------------------------------------------------------------------------------------
Total          4.4338e+04 uW     7.6943e+03 uW     4.0504e+06 nW     5.6083e+04 uW
1
56.083
 
 ``` 

 </details> 
<details><summary>cnn ✅</summary> 

 ``` 
 mkdir -p spike
rm -f vcs/dump.fsdb
cd vcs && ./top_tb -l simulation.log -exitstatus -suppress=ASLR_DETECTED_INFO \
	+NO_DUMP_ALL_ECE411 \
	+TIMEOUT_ECE411=27368440 \
	+CLOCK_PERIOD_PS_ECE411=1500 \
	+BRAM_0_ON_X_ECE411=1 \
	+MEMLST_ECE411="/srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/cnn/memory_32.lst" \
	+ELF_ECE411="/srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/cnn/cnn.elf"
Chronologic VCS simulator copyright 1991-2024
Contains Synopsys proprietary information.
Compiler version W-2024.09_Full64; Runtime version W-2024.09_Full64;  May 11 16:45 2025
using elf file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/cnn/cnn.elf
*Verdi* Loading libsscore_vcs202409.so
FSDB Dumper for VCS, Release Verdi_W-2024.09, Linux x86_64/64bit, 08/17/2024
(C) 1996 - 2024 by Synopsys, Inc.
*Verdi* : Create FSDB file 'dump.fsdb'
*Verdi* : Begin traversing the scope (top_tb.dut), layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : fsdbDumpoff - All FSDB files at 0 ps.
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/cnn/memory_32.lst
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/cnn/memory_32.lst
dut commit No.                   0, rd_s: x00, rd: 0x00000000
dut commit No.                1000, rd_s: x00, rd: 0x00000000
dut commit No.                2000, rd_s: x15, rd: 0xefffdac0
dut commit No.                3000, rd_s: x14, rd: 0xaaaae18c
dut commit No.                4000, rd_s: x00, rd: 0x00000000
dut commit No.                5000, rd_s: x00, rd: 0x00000000
dut commit No.                6000, rd_s: x00, rd: 0x00000000
dut commit No.                7000, rd_s: x00, rd: 0x00000000
dut commit No.                8000, rd_s: x12, rd: 0x000000d9
dut commit No.                9000, rd_s: x00, rd: 0x00000000
dut commit No.               10000, rd_s: x14, rd: 0xefff8830
dut commit No.               11000, rd_s: x00, rd: 0x00000000
dut commit No.               12000, rd_s: x00, rd: 0x00000000
dut commit No.               13000, rd_s: x14, rd: 0xefffa770
dut commit No.               14000, rd_s: x00, rd: 0x00000000
dut commit No.               15000, rd_s: x00, rd: 0x00000000
dut commit No.               16000, rd_s: x14, rd: 0xefffc6b0
dut commit No.               17000, rd_s: x00, rd: 0x00000000
dut commit No.               18000, rd_s: x00, rd: 0x00000000
Monitor: Segment Start time is            108234750
dut commit No.               19000, rd_s: x12, rd: 0xefff7b44
dut commit No.               20000, rd_s: x00, rd: 0x00000000
dut commit No.               21000, rd_s: x00, rd: 0x00000000
dut commit No.               22000, rd_s: x00, rd: 0x00000000
dut commit No.               23000, rd_s: x12, rd: 0xefff91bc
dut commit No.               24000, rd_s: x12, rd: 0xefff9808
dut commit No.               25000, rd_s: x00, rd: 0x00000000
dut commit No.               26000, rd_s: x00, rd: 0x00000000
dut commit No.               27000, rd_s: x00, rd: 0x00000000
dut commit No.               28000, rd_s: x12, rd: 0xefffae80
dut commit No.               29000, rd_s: x12, rd: 0xefffb4d0
dut commit No.               30000, rd_s: x00, rd: 0x00000000
dut commit No.               31000, rd_s: x00, rd: 0x00000000
dut commit No.               32000, rd_s: x00, rd: 0x00000000
dut commit No.               33000, rd_s: x12, rd: 0xefffcb48
dut commit No.               34000, rd_s: x09, rd: 0x00000005
dut commit No.               35000, rd_s: x00, rd: 0x00000000
dut commit No.               36000, rd_s: x09, rd: 0x00000003
dut commit No.               37000, rd_s: x28, rd: 0xefffc1c8
dut commit No.               38000, rd_s: x09, rd: 0x00000001
dut commit No.               39000, rd_s: x28, rd: 0xefffa634
dut commit No.               40000, rd_s: x19, rd: 0x00072aaa
dut commit No.               41000, rd_s: x28, rd: 0xefff8aa0
dut commit No.               42000, rd_s: x19, rd: 0x000148f0
dut commit No.               43000, rd_s: x00, rd: 0x00000000
dut commit No.               44000, rd_s: x18, rd: 0xefffcf0c
dut commit No.               45000, rd_s: x00, rd: 0x00000000
dut commit No.               46000, rd_s: x09, rd: 0x00000006
dut commit No.               47000, rd_s: x00, rd: 0x00000000
dut commit No.               48000, rd_s: x09, rd: 0x00000004
dut commit No.               49000, rd_s: x28, rd: 0xefffd320
dut commit No.               50000, rd_s: x09, rd: 0x00000002
dut commit No.               51000, rd_s: x28, rd: 0xefffb78c
dut commit No.               52000, rd_s: x26, rd: 0x00000072
dut commit No.               53000, rd_s: x28, rd: 0xefff9bf8
dut commit No.               54000, rd_s: x19, rd: 0x00000604
dut commit No.               55000, rd_s: x18, rd: 0xefffcee8
dut commit No.               56000, rd_s: x18, rd: 0xefffcf30
dut commit No.               57000, rd_s: x00, rd: 0x00000000
dut commit No.               58000, rd_s: x28, rd: 0xefff8138
dut commit No.               59000, rd_s: x00, rd: 0x00000000
dut commit No.               60000, rd_s: x09, rd: 0x00000005
dut commit No.               61000, rd_s: x09, rd: 0x00000000
dut commit No.               62000, rd_s: x09, rd: 0x00000003
dut commit No.               63000, rd_s: x28, rd: 0xefffc8e4
dut commit No.               64000, rd_s: x09, rd: 0x00000001
dut commit No.               65000, rd_s: x28, rd: 0xefffad50
dut commit No.               66000, rd_s: x19, rd: 0x00099ad4
dut commit No.               67000, rd_s: x28, rd: 0xefff91bc
dut commit No.               68000, rd_s: x18, rd: 0xefffcf54
dut commit No.               69000, rd_s: x00, rd: 0x00000000
dut commit No.               70000, rd_s: x18, rd: 0xefffcf0c
dut commit No.               71000, rd_s: x00, rd: 0x00000000
dut commit No.               72000, rd_s: x09, rd: 0x00000006
dut commit No.               73000, rd_s: x00, rd: 0x00000000
dut commit No.               74000, rd_s: x09, rd: 0x00000004
dut commit No.               75000, rd_s: x28, rd: 0xefffda3c
dut commit No.               76000, rd_s: x09, rd: 0x00000002
dut commit No.               77000, rd_s: x28, rd: 0xefffbea8
dut commit No.               78000, rd_s: x26, rd: 0x0000006e
dut commit No.               79000, rd_s: x28, rd: 0xefffa314
dut commit No.               80000, rd_s: x18, rd: 0xefffcf78
dut commit No.               81000, rd_s: x18, rd: 0xefffcee8
dut commit No.               82000, rd_s: x00, rd: 0x00000000
dut commit No.               83000, rd_s: x09, rd: 0x00000004
dut commit No.               84000, rd_s: x28, rd: 0xefffcf90
dut commit No.               85000, rd_s: x27, rd: 0xfffff71d
dut commit No.               86000, rd_s: x28, rd: 0xefffb3fc
dut commit No.               87000, rd_s: x18, rd: 0xefffcfe4
dut commit No.               88000, rd_s: x28, rd: 0xefff9868
dut commit No.               89000, rd_s: x18, rd: 0xefffcf9c
dut commit No.               90000, rd_s: x18, rd: 0xefffcf0c
dut commit No.               91000, rd_s: x18, rd: 0xefffcf54
dut commit No.               92000, rd_s: x00, rd: 0x00000000
dut commit No.               93000, rd_s: x28, rd: 0xefff7da8
dut commit No.               94000, rd_s: x00, rd: 0x00000000
dut commit No.               95000, rd_s: x09, rd: 0x00000005
dut commit No.               96000, rd_s: x09, rd: 0x00000000
dut commit No.               97000, rd_s: x27, rd: 0x00000454
dut commit No.               98000, rd_s: x28, rd: 0xefffc554
dut commit No.               99000, rd_s: x27, rd: 0xfffff0b0
dut commit No.              100000, rd_s: x28, rd: 0xefffa9c0
dut commit No.              101000, rd_s: x18, rd: 0xefffcfc0
dut commit No.              102000, rd_s: x28, rd: 0xefff8e2c
dut commit No.              103000, rd_s: x18, rd: 0xefffcf78
dut commit No.              104000, rd_s: x00, rd: 0x00000000
dut commit No.              105000, rd_s: x18, rd: 0xefffcf30
dut commit No.              106000, rd_s: x00, rd: 0x00000000
dut commit No.              107000, rd_s: x09, rd: 0x00000006
dut commit No.              108000, rd_s: x00, rd: 0x00000000
dut commit No.              109000, rd_s: x27, rd: 0x00000134
dut commit No.              110000, rd_s: x28, rd: 0xefffd6ac
dut commit No.              111000, rd_s: x27, rd: 0xfffff71d
dut commit No.              112000, rd_s: x28, rd: 0xefffbb18
dut commit No.              113000, rd_s: x18, rd: 0xefffcfe4
dut commit No.              114000, rd_s: x28, rd: 0xefff9f84
dut commit No.              115000, rd_s: x18, rd: 0xefffcf9c
dut commit No.              116000, rd_s: x00, rd: 0x00000000
dut commit No.              117000, rd_s: x18, rd: 0xefffcf54
dut commit No.              118000, rd_s: x00, rd: 0x00000000
dut commit No.              119000, rd_s: x28, rd: 0xefff84c4
dut commit No.              120000, rd_s: x00, rd: 0x00000000
dut commit No.              121000, rd_s: x27, rd: 0x000012ea
dut commit No.              122000, rd_s: x09, rd: 0x00000000
dut commit No.              123000, rd_s: x27, rd: 0x00000454
dut commit No.              124000, rd_s: x28, rd: 0xefffcc70
dut commit No.              125000, rd_s: x27, rd: 0xfffff0b0
dut commit No.              126000, rd_s: x28, rd: 0xefffb0dc
dut commit No.              127000, rd_s: x18, rd: 0xefffcfc0
dut commit No.              128000, rd_s: x27, rd: 0xfff48400
dut commit No.              129000, rd_s: x18, rd: 0xefffcf78
dut commit No.              130000, rd_s: x27, rd: 0x00000081
dut commit No.              131000, rd_s: x09, rd: 0x00000000
dut commit No.              132000, rd_s: x27, rd: 0x00000134
dut commit No.              133000, rd_s: x27, rd: 0x0000582f
dut commit No.              134000, rd_s: x27, rd: 0xfffff71d
dut commit No.              135000, rd_s: x27, rd: 0x00001ce0
dut commit No.              136000, rd_s: x18, rd: 0xefffcfe4
dut commit No.              137000, rd_s: x27, rd: 0xfffe78fc
dut commit No.              138000, rd_s: x18, rd: 0xefffcf9c
dut commit No.              139000, rd_s: x00, rd: 0x00000000
dut commit No.              140000, rd_s: x19, rd: 0xfff4e92e
dut commit No.              141000, rd_s: x00, rd: 0x00000000
dut commit No.              142000, rd_s: x27, rd: 0x00000059
dut commit No.              143000, rd_s: x00, rd: 0x00000000
dut commit No.              144000, rd_s: x27, rd: 0x000012ea
dut commit No.              145000, rd_s: x27, rd: 0x0000174b
dut commit No.              146000, rd_s: x27, rd: 0x00000454
dut commit No.              147000, rd_s: x27, rd: 0x00105402
dut commit No.              148000, rd_s: x18, rd: 0xefffd008
dut commit No.              149000, rd_s: x27, rd: 0x00007d84
dut commit No.              150000, rd_s: x18, rd: 0xefffcfc0
dut commit No.              151000, rd_s: x00, rd: 0x00000000
dut commit No.              152000, rd_s: x19, rd: 0xfffbfc6c
dut commit No.              153000, rd_s: x00, rd: 0x00000000
dut commit No.              154000, rd_s: x07, rd: 0xeffff6e4
dut commit No.              155000, rd_s: x00, rd: 0x00000000
dut commit No.              156000, rd_s: x27, rd: 0x00000081
dut commit No.              157000, rd_s: x06, rd: 0xefff8210
dut commit No.              158000, rd_s: x27, rd: 0x00000134
dut commit No.              159000, rd_s: x27, rd: 0x0000458a
dut commit No.              160000, rd_s: x27, rd: 0xfffff71d
dut commit No.              161000, rd_s: x27, rd: 0x000057d4
dut commit No.              162000, rd_s: x18, rd: 0xefffcfe4
dut commit No.              163000, rd_s: x27, rd: 0xfff955c0
dut commit No.              164000, rd_s: x19, rd: 0xfffa69ba
dut commit No.              165000, rd_s: x00, rd: 0x00000000
dut commit No.              166000, rd_s: x19, rd: 0xfffbf6c1
dut commit No.              167000, rd_s: x00, rd: 0x00000000
dut commit No.              168000, rd_s: x27, rd: 0x00000059
dut commit No.              169000, rd_s: x19, rd: 0x00004bd8
dut commit No.              170000, rd_s: x27, rd: 0x000012ea
dut commit No.              171000, rd_s: x27, rd: 0x000000b2
dut commit No.              172000, rd_s: x27, rd: 0x00000454
dut commit No.              173000, rd_s: x27, rd: 0x000ea0fc
dut commit No.              174000, rd_s: x18, rd: 0xefffd008
dut commit No.              175000, rd_s: x27, rd: 0x0001e914
dut commit No.              176000, rd_s: x19, rd: 0x000256e4
dut commit No.              177000, rd_s: x00, rd: 0x00000000
dut commit No.              178000, rd_s: x06, rd: 0xefff7aac
dut commit No.              179000, rd_s: x27, rd: 0xfffff163
dut commit No.              180000, rd_s: x27, rd: 0xffff3b08
dut commit No.              181000, rd_s: x00, rd: 0x00000000
dut commit No.              182000, rd_s: x27, rd: 0xfff28744
dut commit No.              183000, rd_s: x19, rd: 0x000213f4
dut commit No.              184000, rd_s: x27, rd: 0xfff7fd38
dut commit No.              185000, rd_s: x19, rd: 0xfff9bd6c
dut commit No.              186000, rd_s: x00, rd: 0x00000000
dut commit No.              187000, rd_s: x19, rd: 0xfff92643
dut commit No.              188000, rd_s: x19, rd: 0xfff7a75d
dut commit No.              189000, rd_s: x27, rd: 0xffffed00
dut commit No.              190000, rd_s: x19, rd: 0xfff9b420
dut commit No.              191000, rd_s: x27, rd: 0x00000c30
dut commit No.              192000, rd_s: x27, rd: 0xfff0b600
dut commit No.              193000, rd_s: x00, rd: 0x00000000
dut commit No.              194000, rd_s: x27, rd: 0x000ae6f0
dut commit No.              195000, rd_s: x19, rd: 0x0006c466
dut commit No.              196000, rd_s: x27, rd: 0xfffbdf52
dut commit No.              197000, rd_s: x19, rd: 0x0005f13a
dut commit No.              198000, rd_s: x00, rd: 0x00000000
dut commit No.              199000, rd_s: x19, rd: 0xfff29f60
dut commit No.              200000, rd_s: x19, rd: 0x00104566
dut commit No.              201000, rd_s: x07, rd: 0xefffd698
dut commit No.              202000, rd_s: x19, rd: 0xffec3fc7
dut commit No.              203000, rd_s: x27, rd: 0xffffee18
dut commit No.              204000, rd_s: x06, rd: 0xefff81c8
dut commit No.              205000, rd_s: x00, rd: 0x00000000
dut commit No.              206000, rd_s: x27, rd: 0xfffe2e70
dut commit No.              207000, rd_s: x00, rd: 0x00000000
dut commit No.              208000, rd_s: x27, rd: 0xfff4cfcc
dut commit No.              209000, rd_s: x19, rd: 0x0002f00d
dut commit No.              210000, rd_s: x26, rd: 0x000000f6
dut commit No.              211000, rd_s: x19, rd: 0x00004c7f
dut commit No.              212000, rd_s: x19, rd: 0x00071ebc
dut commit No.              213000, rd_s: x19, rd: 0x000076eb
dut commit No.              214000, rd_s: x19, rd: 0xfffaecea
dut commit No.              215000, rd_s: x27, rd: 0xffffed00
dut commit No.              216000, rd_s: x19, rd: 0x0000165e
dut commit No.              217000, rd_s: x00, rd: 0x00000000
dut commit No.              218000, rd_s: x27, rd: 0xfff49200
dut commit No.              219000, rd_s: x00, rd: 0x00000000
dut commit No.              220000, rd_s: x27, rd: 0x000385e0
dut commit No.              221000, rd_s: x19, rd: 0x000832a7
dut commit No.              222000, rd_s: x09, rd: 0x00000001
dut commit No.              223000, rd_s: x19, rd: 0x000a260e
dut commit No.              224000, rd_s: x19, rd: 0xfff91eeb
dut commit No.              225000, rd_s: x19, rd: 0x000159e8
dut commit No.              226000, rd_s: x00, rd: 0x00000000
dut commit No.              227000, rd_s: x27, rd: 0x00008e22
dut commit No.              228000, rd_s: x00, rd: 0x00000000
dut commit No.              229000, rd_s: x09, rd: 0x00000003
dut commit No.              230000, rd_s: x19, rd: 0xfff9f240
dut commit No.              231000, rd_s: x09, rd: 0x00000001
dut commit No.              232000, rd_s: x19, rd: 0x001f0d86
dut commit No.              233000, rd_s: x19, rd: 0x000aa579
dut commit No.              234000, rd_s: x28, rd: 0xefff8af0
dut commit No.              235000, rd_s: x19, rd: 0x000f89aa
dut commit No.              236000, rd_s: x00, rd: 0x00000000
dut commit No.              237000, rd_s: x19, rd: 0xffed31ee
dut commit No.              238000, rd_s: x00, rd: 0x00000000
dut commit No.              239000, rd_s: x06, rd: 0xefff7e38
dut commit No.              240000, rd_s: x00, rd: 0x00000000
dut commit No.              241000, rd_s: x09, rd: 0x00000004
dut commit No.              242000, rd_s: x00, rd: 0x00000000
dut commit No.              243000, rd_s: x09, rd: 0x00000002
dut commit No.              244000, rd_s: x19, rd: 0xfffa12fa
dut commit No.              245000, rd_s: x26, rd: 0x0000008b
dut commit No.              246000, rd_s: x28, rd: 0xefff9c48
dut commit No.              247000, rd_s: x19, rd: 0xfff1a297
dut commit No.              248000, rd_s: x18, rd: 0xefffcf10
dut commit No.              249000, rd_s: x19, rd: 0xfffe2685
dut commit No.              250000, rd_s: x00, rd: 0x00000000
dut commit No.              251000, rd_s: x19, rd: 0xfff9a5bf
dut commit No.              252000, rd_s: x00, rd: 0x00000000
dut commit No.              253000, rd_s: x09, rd: 0x00000005
dut commit No.              254000, rd_s: x00, rd: 0x00000000
dut commit No.              255000, rd_s: x09, rd: 0x00000003
dut commit No.              256000, rd_s: x19, rd: 0xfff930c9
dut commit No.              257000, rd_s: x09, rd: 0x00000001
dut commit No.              258000, rd_s: x28, rd: 0xefffada0
dut commit No.              259000, rd_s: x19, rd: 0x00081969
dut commit No.              260000, rd_s: x28, rd: 0xefff920c
dut commit No.              261000, rd_s: x19, rd: 0x000180c0
dut commit No.              262000, rd_s: x00, rd: 0x00000000
dut commit No.              263000, rd_s: x19, rd: 0xffdfa1c1
dut commit No.              264000, rd_s: x00, rd: 0x00000000
dut commit No.              265000, rd_s: x09, rd: 0x00000006
dut commit No.              266000, rd_s: x00, rd: 0x00000000
dut commit No.              267000, rd_s: x09, rd: 0x00000004
dut commit No.              268000, rd_s: x00, rd: 0x00000000
dut commit No.              269000, rd_s: x09, rd: 0x00000002
dut commit No.              270000, rd_s: x28, rd: 0xefffbef8
dut commit No.              271000, rd_s: x26, rd: 0x000000db
dut commit No.              272000, rd_s: x28, rd: 0xefffa364
dut commit No.              273000, rd_s: x19, rd: 0xfff16e1e
dut commit No.              274000, rd_s: x09, rd: 0x00000006
dut commit No.              275000, rd_s: x00, rd: 0x00000000
dut commit No.              276000, rd_s: x09, rd: 0x00000004
dut commit No.              277000, rd_s: x28, rd: 0xefffcfe0
dut commit No.              278000, rd_s: x09, rd: 0x00000002
dut commit No.              279000, rd_s: x28, rd: 0xefffb44c
dut commit No.              280000, rd_s: x26, rd: 0x000000d5
dut commit No.              281000, rd_s: x28, rd: 0xefff98b8
dut commit No.              282000, rd_s: x18, rd: 0xefffcfc4
dut commit No.              283000, rd_s: x18, rd: 0xefffcf34
dut commit No.              284000, rd_s: x18, rd: 0xefffcf7c
dut commit No.              285000, rd_s: x00, rd: 0x00000000
dut commit No.              286000, rd_s: x28, rd: 0xefff7df8
dut commit No.              287000, rd_s: x00, rd: 0x00000000
dut commit No.              288000, rd_s: x09, rd: 0x00000005
dut commit No.              289000, rd_s: x09, rd: 0x00000000
dut commit No.              290000, rd_s: x09, rd: 0x00000003
dut commit No.              291000, rd_s: x28, rd: 0xefffc5a4
dut commit No.              292000, rd_s: x09, rd: 0x00000001
dut commit No.              293000, rd_s: x28, rd: 0xefffaa10
dut commit No.              294000, rd_s: x18, rd: 0xefffcfe8
dut commit No.              295000, rd_s: x28, rd: 0xefff8e7c
dut commit No.              296000, rd_s: x18, rd: 0xefffcfa0
dut commit No.              297000, rd_s: x00, rd: 0x00000000
dut commit No.              298000, rd_s: x18, rd: 0xefffcf58
dut commit No.              299000, rd_s: x00, rd: 0x00000000
dut commit No.              300000, rd_s: x09, rd: 0x00000006
dut commit No.              301000, rd_s: x00, rd: 0x00000000
dut commit No.              302000, rd_s: x09, rd: 0x00000004
dut commit No.              303000, rd_s: x28, rd: 0xefffd6fc
dut commit No.              304000, rd_s: x09, rd: 0x00000002
dut commit No.              305000, rd_s: x28, rd: 0xefffbb68
dut commit No.              306000, rd_s: x18, rd: 0xefffd00c
dut commit No.              307000, rd_s: x28, rd: 0xefff9fd4
dut commit No.              308000, rd_s: x18, rd: 0xefffcfc4
dut commit No.              309000, rd_s: x18, rd: 0xefffcf34
dut commit No.              310000, rd_s: x18, rd: 0xefffcf7c
dut commit No.              311000, rd_s: x00, rd: 0x00000000
dut commit No.              312000, rd_s: x28, rd: 0xefff8514
dut commit No.              313000, rd_s: x00, rd: 0x00000000
dut commit No.              314000, rd_s: x09, rd: 0x00000005
dut commit No.              315000, rd_s: x09, rd: 0x00000000
dut commit No.              316000, rd_s: x09, rd: 0x00000003
dut commit No.              317000, rd_s: x28, rd: 0xefffccc0
dut commit No.              318000, rd_s: x27, rd: 0xfffff163
dut commit No.              319000, rd_s: x28, rd: 0xefffb12c
dut commit No.              320000, rd_s: x18, rd: 0xefffcfe8
dut commit No.              321000, rd_s: x28, rd: 0xefff9598
dut commit No.              322000, rd_s: x00, rd: 0x00000000
dut commit No.              323000, rd_s: x09, rd: 0x00000004
dut commit No.              324000, rd_s: x28, rd: 0xefffcf98
dut commit No.              325000, rd_s: x27, rd: 0xfffff462
dut commit No.              326000, rd_s: x28, rd: 0xefffb404
dut commit No.              327000, rd_s: x18, rd: 0xefffcfc8
dut commit No.              328000, rd_s: x28, rd: 0xefff9870
dut commit No.              329000, rd_s: x18, rd: 0xefffcf80
dut commit No.              330000, rd_s: x00, rd: 0x00000000
dut commit No.              331000, rd_s: x18, rd: 0xefffcf38
dut commit No.              332000, rd_s: x00, rd: 0x00000000
dut commit No.              333000, rd_s: x28, rd: 0xefff7db0
dut commit No.              334000, rd_s: x00, rd: 0x00000000
dut commit No.              335000, rd_s: x09, rd: 0x00000005
dut commit No.              336000, rd_s: x09, rd: 0x00000000
dut commit No.              337000, rd_s: x27, rd: 0xfffff7b3
dut commit No.              338000, rd_s: x28, rd: 0xefffc55c
dut commit No.              339000, rd_s: x27, rd: 0x0000085e
dut commit No.              340000, rd_s: x28, rd: 0xefffa9c8
dut commit No.              341000, rd_s: x18, rd: 0xefffcfa4
dut commit No.              342000, rd_s: x27, rd: 0x0005f2d4
dut commit No.              343000, rd_s: x18, rd: 0xefffcf5c
dut commit No.              344000, rd_s: x00, rd: 0x00000000
dut commit No.              345000, rd_s: x18, rd: 0xefffcf14
dut commit No.              346000, rd_s: x00, rd: 0x00000000
dut commit No.              347000, rd_s: x09, rd: 0x00000006
dut commit No.              348000, rd_s: x00, rd: 0x00000000
dut commit No.              349000, rd_s: x27, rd: 0x00002065
dut commit No.              350000, rd_s: x28, rd: 0xefffd6b4
dut commit No.              351000, rd_s: x27, rd: 0xfffff462
dut commit No.              352000, rd_s: x28, rd: 0xefffbb20
dut commit No.              353000, rd_s: x18, rd: 0xefffcfc8
dut commit No.              354000, rd_s: x27, rd: 0xfff5d5c0
dut commit No.              355000, rd_s: x18, rd: 0xefffcf80
dut commit No.              356000, rd_s: x00, rd: 0x00000000
dut commit No.              357000, rd_s: x18, rd: 0xefffcf38
dut commit No.              358000, rd_s: x00, rd: 0x00000000
dut commit No.              359000, rd_s: x28, rd: 0xefff84cc
dut commit No.              360000, rd_s: x00, rd: 0x00000000
dut commit No.              361000, rd_s: x27, rd: 0xffffedb1
dut commit No.              362000, rd_s: x09, rd: 0x00000000
dut commit No.              363000, rd_s: x27, rd: 0xfffff7b3
dut commit No.              364000, rd_s: x28, rd: 0xefffcc78
dut commit No.              365000, rd_s: x27, rd: 0x0000085e
dut commit No.              366000, rd_s: x27, rd: 0xfffad82d
dut commit No.              367000, rd_s: x18, rd: 0xefffcfa4
dut commit No.              368000, rd_s: x27, rd: 0x0007a5ec
dut commit No.              369000, rd_s: x18, rd: 0xefffcf5c
dut commit No.              370000, rd_s: x27, rd: 0xfffff59b
dut commit No.              371000, rd_s: x09, rd: 0x00000000
dut commit No.              372000, rd_s: x27, rd: 0x00002065
dut commit No.              373000, rd_s: x27, rd: 0xffffcc07
dut commit No.              374000, rd_s: x27, rd: 0xfffff462
dut commit No.              375000, rd_s: x27, rd: 0x00071618
dut commit No.              376000, rd_s: x18, rd: 0xefffcfc8
dut commit No.              377000, rd_s: x27, rd: 0xffff51be
dut commit No.              378000, rd_s: x19, rd: 0xffedcf51
dut commit No.              379000, rd_s: x00, rd: 0x00000000
dut commit No.              380000, rd_s: x19, rd: 0xfff62504
dut commit No.              381000, rd_s: x00, rd: 0x00000000
dut commit No.              382000, rd_s: x27, rd: 0x0000002a
dut commit No.              383000, rd_s: x00, rd: 0x00000000
dut commit No.              384000, rd_s: x27, rd: 0xffffedb1
dut commit No.              385000, rd_s: x27, rd: 0x000002a0
dut commit No.              386000, rd_s: x27, rd: 0xfffff7b3
dut commit No.              387000, rd_s: x27, rd: 0xfff8c6d5
dut commit No.              388000, rd_s: x18, rd: 0xefffcfec
dut commit No.              389000, rd_s: x27, rd: 0xfffefead
dut commit No.              390000, rd_s: x19, rd: 0x00116cbc
dut commit No.              391000, rd_s: x00, rd: 0x00000000
dut commit No.              392000, rd_s: x19, rd: 0xfff03856
dut commit No.              393000, rd_s: x00, rd: 0x00000000
dut commit No.              394000, rd_s: x07, rd: 0xefffe6f4
dut commit No.              395000, rd_s: x00, rd: 0x00000000
dut commit No.              396000, rd_s: x27, rd: 0xfffff59b
dut commit No.              397000, rd_s: x06, rd: 0xefff8218
dut commit No.              398000, rd_s: x27, rd: 0x00002065
dut commit No.              399000, rd_s: x27, rd: 0xfffa8f22
dut commit No.              400000, rd_s: x27, rd: 0xfffff462
dut commit No.              401000, rd_s: x27, rd: 0x001b5538
dut commit No.              402000, rd_s: x19, rd: 0xffea6c55
dut commit No.              403000, rd_s: x27, rd: 0xffff8bd4
dut commit No.              404000, rd_s: x19, rd: 0xfff7fa97
dut commit No.              405000, rd_s: x00, rd: 0x00000000
dut commit No.              406000, rd_s: x19, rd: 0xfff2ea80
dut commit No.              407000, rd_s: x00, rd: 0x00000000
dut commit No.              408000, rd_s: x27, rd: 0x0000002a
dut commit No.              409000, rd_s: x19, rd: 0xffe28f4d
dut commit No.              410000, rd_s: x27, rd: 0xffffedb1
dut commit No.              411000, rd_s: x27, rd: 0x00001ed8
dut commit No.              412000, rd_s: x27, rd: 0xfffff7b3
dut commit No.              413000, rd_s: x27, rd: 0xfff18daa
dut commit No.              414000, rd_s: x19, rd: 0x000c3fed
dut commit No.              415000, rd_s: x27, rd: 0xfffe3fc2
dut commit No.              416000, rd_s: x19, rd: 0x0019b494
dut commit No.              417000, rd_s: x00, rd: 0x00000000
dut commit No.              418000, rd_s: x19, rd: 0xffdc26a2
dut commit No.              419000, rd_s: x27, rd: 0xfffff59b
dut commit No.              420000, rd_s: x27, rd: 0x00000c49
dut commit No.              421000, rd_s: x00, rd: 0x00000000
dut commit No.              422000, rd_s: x27, rd: 0xfff9f337
dut commit No.              423000, rd_s: x19, rd: 0x0003027c
dut commit No.              424000, rd_s: x27, rd: 0x001c78c5
dut commit No.              425000, rd_s: x19, rd: 0x00203c4f
dut commit No.              426000, rd_s: x19, rd: 0xfff6a3d4
dut commit No.              427000, rd_s: x19, rd: 0xfff9fda3
dut commit No.              428000, rd_s: x19, rd: 0x001df260
dut commit No.              429000, rd_s: x07, rd: 0xeffff324
dut commit No.              430000, rd_s: x19, rd: 0xfffb56f7
dut commit No.              431000, rd_s: x27, rd: 0x0000002a
dut commit No.              432000, rd_s: x06, rd: 0xefff7e88
dut commit No.              433000, rd_s: x00, rd: 0x00000000
dut commit No.              434000, rd_s: x27, rd: 0x00001c62
dut commit No.              435000, rd_s: x00, rd: 0x00000000
dut commit No.              436000, rd_s: x27, rd: 0xfffe3649
dut commit No.              437000, rd_s: x19, rd: 0xffe15618
dut commit No.              438000, rd_s: x26, rd: 0x0000007e
dut commit No.              439000, rd_s: x19, rd: 0xfff6e6b0
dut commit No.              440000, rd_s: x19, rd: 0xffe8c618
dut commit No.              441000, rd_s: x19, rd: 0xffe77fb9
dut commit No.              442000, rd_s: x19, rd: 0xfff9d554
dut commit No.              443000, rd_s: x27, rd: 0x00000025
dut commit No.              444000, rd_s: x19, rd: 0xffec713c
dut commit No.              445000, rd_s: x00, rd: 0x00000000
dut commit No.              446000, rd_s: x27, rd: 0x00000000
dut commit No.              447000, rd_s: x00, rd: 0x00000000
dut commit No.              448000, rd_s: x27, rd: 0xfff9fd9c
dut commit No.              449000, rd_s: x19, rd: 0xfff5d5e5
dut commit No.              450000, rd_s: x09, rd: 0x00000001
dut commit No.              451000, rd_s: x19, rd: 0x000bef8f
dut commit No.              452000, rd_s: x19, rd: 0xfff3dbd0
dut commit No.              453000, rd_s: x19, rd: 0xffea30ae
dut commit No.              454000, rd_s: x19, rd: 0x000f3e58
dut commit No.              455000, rd_s: x07, rd: 0xeffffab8
dut commit No.              456000, rd_s: x19, rd: 0xffe5ff30
dut commit No.              457000, rd_s: x00, rd: 0x00000000
dut commit No.              458000, rd_s: x06, rd: 0xefff85a4
dut commit No.              459000, rd_s: x00, rd: 0x00000000
dut commit No.              460000, rd_s: x27, rd: 0x00000c24
dut commit No.              461000, rd_s: x00, rd: 0x00000000
dut commit No.              462000, rd_s: x09, rd: 0x00000002
dut commit No.              463000, rd_s: x19, rd: 0x00027993
dut commit No.              464000, rd_s: x26, rd: 0x000000a8
dut commit No.              465000, rd_s: x19, rd: 0xfff365d9
dut commit No.              466000, rd_s: x28, rd: 0xefff96d4
dut commit No.              467000, rd_s: x19, rd: 0xfffc0793
dut commit No.              468000, rd_s: x18, rd: 0xefffcef4
dut commit No.              469000, rd_s: x18, rd: 0xefffcf3c
dut commit No.              470000, rd_s: x00, rd: 0x00000000
dut commit No.              471000, rd_s: x28, rd: 0xefff7c14
dut commit No.              472000, rd_s: x00, rd: 0x00000000
dut commit No.              473000, rd_s: x09, rd: 0x00000005
dut commit No.              474000, rd_s: x09, rd: 0x00000000
dut commit No.              475000, rd_s: x09, rd: 0x00000003
dut commit No.              476000, rd_s: x28, rd: 0xefffc3c0
dut commit No.              477000, rd_s: x09, rd: 0x00000001
dut commit No.              478000, rd_s: x28, rd: 0xefffa82c
dut commit No.              479000, rd_s: x19, rd: 0x00019b15
dut commit No.              480000, rd_s: x28, rd: 0xefff8c98
dut commit No.              481000, rd_s: x18, rd: 0xefffcf60
dut commit No.              482000, rd_s: x00, rd: 0x00000000
dut commit No.              483000, rd_s: x18, rd: 0xefffcf18
dut commit No.              484000, rd_s: x00, rd: 0x00000000
dut commit No.              485000, rd_s: x09, rd: 0x00000006
dut commit No.              486000, rd_s: x00, rd: 0x00000000
dut commit No.              487000, rd_s: x09, rd: 0x00000004
dut commit No.              488000, rd_s: x28, rd: 0xefffd518
dut commit No.              489000, rd_s: x09, rd: 0x00000002
dut commit No.              490000, rd_s: x28, rd: 0xefffb984
dut commit No.              491000, rd_s: x10, rd: 0xefff8200
dut commit No.              492000, rd_s: x28, rd: 0xefff9df0
dut commit No.              493000, rd_s: x18, rd: 0xefffcf84
dut commit No.              494000, rd_s: x18, rd: 0xefffcef4
dut commit No.              495000, rd_s: x18, rd: 0xefffcf3c
dut commit No.              496000, rd_s: x00, rd: 0x00000000
dut commit No.              497000, rd_s: x28, rd: 0xefff8330
dut commit No.              498000, rd_s: x00, rd: 0x00000000
dut commit No.              499000, rd_s: x09, rd: 0x00000005
dut commit No.              500000, rd_s: x09, rd: 0x00000000
dut commit No.              501000, rd_s: x09, rd: 0x00000003
dut commit No.              502000, rd_s: x28, rd: 0xefffcadc
dut commit No.              503000, rd_s: x27, rd: 0xfffff6c3
dut commit No.              504000, rd_s: x28, rd: 0xefffaf48
dut commit No.              505000, rd_s: x18, rd: 0xefffcfa8
dut commit No.              506000, rd_s: x28, rd: 0xefff93b4
dut commit No.              507000, rd_s: x18, rd: 0xefffcf60
dut commit No.              508000, rd_s: x00, rd: 0x00000000
dut commit No.              509000, rd_s: x18, rd: 0xefffcf18
dut commit No.              510000, rd_s: x00, rd: 0x00000000
dut commit No.              511000, rd_s: x09, rd: 0x00000006
dut commit No.              512000, rd_s: x00, rd: 0x00000000
dut commit No.              513000, rd_s: x09, rd: 0x00000004
dut commit No.              514000, rd_s: x18, rd: 0xefffcfcc
dut commit No.              515000, rd_s: x27, rd: 0x00026e08
dut commit No.              516000, rd_s: x18, rd: 0xefffcf84
dut commit No.              517000, rd_s: x00, rd: 0x00000000
dut commit No.              518000, rd_s: x18, rd: 0xefffcf3c
dut commit No.              519000, rd_s: x00, rd: 0x00000000
dut commit No.              520000, rd_s: x09, rd: 0x00000006
dut commit No.              521000, rd_s: x00, rd: 0x00000000
dut commit No.              522000, rd_s: x27, rd: 0x000006dc
dut commit No.              523000, rd_s: x28, rd: 0xefffd188
dut commit No.              524000, rd_s: x27, rd: 0x0000107a
dut commit No.              525000, rd_s: x28, rd: 0xefffb5f4
dut commit No.              526000, rd_s: x18, rd: 0xefffcff0
dut commit No.              527000, rd_s: x27, rd: 0x000745da
dut commit No.              528000, rd_s: x18, rd: 0xefffcfa8
dut commit No.              529000, rd_s: x00, rd: 0x00000000
dut commit No.              530000, rd_s: x18, rd: 0xefffcf60
dut commit No.              531000, rd_s: x00, rd: 0x00000000
dut commit No.              532000, rd_s: x28, rd: 0xefff7fa0
dut commit No.              533000, rd_s: x00, rd: 0x00000000
dut commit No.              534000, rd_s: x27, rd: 0x0000114c
dut commit No.              535000, rd_s: x09, rd: 0x00000000
dut commit No.              536000, rd_s: x27, rd: 0x00001c5e
dut commit No.              537000, rd_s: x28, rd: 0xefffc74c
dut commit No.              538000, rd_s: x27, rd: 0x00000f8d
dut commit No.              539000, rd_s: x27, rd: 0x0019b530
dut commit No.              540000, rd_s: x18, rd: 0xefffcfcc
dut commit No.              541000, rd_s: x27, rd: 0x00048e4f
dut commit No.              542000, rd_s: x18, rd: 0xefffcf84
dut commit No.              543000, rd_s: x00, rd: 0x00000000
dut commit No.              544000, rd_s: x18, rd: 0xefffcf3c
dut commit No.              545000, rd_s: x00, rd: 0x00000000
dut commit No.              546000, rd_s: x27, rd: 0x000000b7
dut commit No.              547000, rd_s: x00, rd: 0x00000000
dut commit No.              548000, rd_s: x27, rd: 0x000006dc
dut commit No.              549000, rd_s: x28, rd: 0xefffd8a4
dut commit No.              550000, rd_s: x27, rd: 0x0000107a
dut commit No.              551000, rd_s: x27, rd: 0x0004e744
dut commit No.              552000, rd_s: x18, rd: 0xefffcff0
dut commit No.              553000, rd_s: x27, rd: 0x000cced6
dut commit No.              554000, rd_s: x18, rd: 0xefffcfa8
dut commit No.              555000, rd_s: x00, rd: 0x00000000
dut commit No.              556000, rd_s: x18, rd: 0xefffcf60
dut commit No.              557000, rd_s: x00, rd: 0x00000000
dut commit No.              558000, rd_s: x07, rd: 0xefffed4c
dut commit No.              559000, rd_s: x00, rd: 0x00000000
dut commit No.              560000, rd_s: x27, rd: 0x0000114c
dut commit No.              561000, rd_s: x09, rd: 0x00000000
dut commit No.              562000, rd_s: x27, rd: 0x000ebcd6
dut commit No.              563000, rd_s: x19, rd: 0x001f0261
dut commit No.              564000, rd_s: x00, rd: 0x00000000
dut commit No.              565000, rd_s: x19, rd: 0x00182bdb
dut commit No.              566000, rd_s: x00, rd: 0x00000000
dut commit No.              567000, rd_s: x07, rd: 0xeffff1e8
dut commit No.              568000, rd_s: x00, rd: 0x00000000
dut commit No.              569000, rd_s: x27, rd: 0x000000b7
dut commit No.              570000, rd_s: x06, rd: 0xefff7cec
dut commit No.              571000, rd_s: x27, rd: 0x000006dc
dut commit No.              572000, rd_s: x27, rd: 0x00009a68
dut commit No.              573000, rd_s: x27, rd: 0x0000107a
dut commit No.              574000, rd_s: x27, rd: 0x0005d07c
dut commit No.              575000, rd_s: x19, rd: 0x0000e228
dut commit No.              576000, rd_s: x27, rd: 0x000f516c
dut commit No.              577000, rd_s: x19, rd: 0xfffee52e
dut commit No.              578000, rd_s: x00, rd: 0x00000000
dut commit No.              579000, rd_s: x19, rd: 0xfff36cb9
dut commit No.              580000, rd_s: x00, rd: 0x00000000
dut commit No.              581000, rd_s: x27, rd: 0x000000c9
dut commit No.              582000, rd_s: x19, rd: 0xfff76dd4
dut commit No.              583000, rd_s: x27, rd: 0x0000114c
dut commit No.              584000, rd_s: x27, rd: 0x0000228c
dut commit No.              585000, rd_s: x27, rd: 0x00001c5e
dut commit No.              586000, rd_s: x27, rd: 0x001106d0
dut commit No.              587000, rd_s: x19, rd: 0xfff4aff3
dut commit No.              588000, rd_s: x27, rd: 0x00129db0
dut commit No.              589000, rd_s: x19, rd: 0x0017cf2a
dut commit No.              590000, rd_s: x00, rd: 0x00000000
dut commit No.              591000, rd_s: x19, rd: 0xfff881c2
dut commit No.              592000, rd_s: x00, rd: 0x00000000
dut commit No.              593000, rd_s: x07, rd: 0xeffff97c
dut commit No.              594000, rd_s: x19, rd: 0x00240020
dut commit No.              595000, rd_s: x27, rd: 0x000000b7
dut commit No.              596000, rd_s: x06, rd: 0xefff8408
dut commit No.              597000, rd_s: x27, rd: 0x000006dc
dut commit No.              598000, rd_s: x27, rd: 0x000037c2
dut commit No.              599000, rd_s: x00, rd: 0x00000000
dut commit No.              600000, rd_s: x27, rd: 0x00015dd4
dut commit No.              601000, rd_s: x19, rd: 0xfffc90bd
dut commit No.              602000, rd_s: x27, rd: 0x000d52a6
dut commit No.              603000, rd_s: x19, rd: 0x001e45d5
dut commit No.              604000, rd_s: x00, rd: 0x00000000
dut commit No.              605000, rd_s: x19, rd: 0xfff52597
dut commit No.              606000, rd_s: x19, rd: 0x000d00d4
dut commit No.              607000, rd_s: x27, rd: 0x000000c9
dut commit No.              608000, rd_s: x19, rd: 0xfff7ed6a
dut commit No.              609000, rd_s: x27, rd: 0x0000114c
dut commit No.              610000, rd_s: x19, rd: 0x0029807d
dut commit No.              611000, rd_s: x19, rd: 0x00148dc9
dut commit No.              612000, rd_s: x19, rd: 0x002e3d55
dut commit No.              613000, rd_s: x19, rd: 0x002c63fb
dut commit No.              614000, rd_s: x07, rd: 0xefffd19c
dut commit No.              615000, rd_s: x19, rd: 0x00187150
dut commit No.              616000, rd_s: x27, rd: 0x0000183a
dut commit No.              617000, rd_s: x06, rd: 0xefff7ca4
dut commit No.              618000, rd_s: x00, rd: 0x00000000
dut commit No.              619000, rd_s: x27, rd: 0x001335fe
dut commit No.              620000, rd_s: x00, rd: 0x00000000
dut commit No.              621000, rd_s: x27, rd: 0x000789fc
dut commit No.              622000, rd_s: x19, rd: 0xfff2a176
dut commit No.              623000, rd_s: x26, rd: 0x00000041
dut commit No.              624000, rd_s: x19, rd: 0x00108b53
dut commit No.              625000, rd_s: x19, rd: 0xfff28310
dut commit No.              626000, rd_s: x19, rd: 0xfff4efe9
dut commit No.              627000, rd_s: x19, rd: 0x000d027e
dut commit No.              628000, rd_s: x27, rd: 0xfffff228
dut commit No.              629000, rd_s: x19, rd: 0x0006ddbd
dut commit No.              630000, rd_s: x00, rd: 0x00000000
dut commit No.              631000, rd_s: x27, rd: 0xfff94b60
dut commit No.              632000, rd_s: x00, rd: 0x00000000
dut commit No.              633000, rd_s: x27, rd: 0xfffbe2d0
dut commit No.              634000, rd_s: x19, rd: 0x0001b694
dut commit No.              635000, rd_s: x09, rd: 0x00000001
dut commit No.              636000, rd_s: x19, rd: 0x003604e5
dut commit No.              637000, rd_s: x19, rd: 0xfff29521
dut commit No.              638000, rd_s: x19, rd: 0x00224a11
dut commit No.              639000, rd_s: x19, rd: 0x002b449f
dut commit No.              640000, rd_s: x07, rd: 0xefffd930
dut commit No.              641000, rd_s: x19, rd: 0x001e31d1
dut commit No.              642000, rd_s: x00, rd: 0x00000000
dut commit No.              643000, rd_s: x06, rd: 0xefff83c0
dut commit No.              644000, rd_s: x00, rd: 0x00000000
dut commit No.              645000, rd_s: x27, rd: 0x0006b816
dut commit No.              646000, rd_s: x00, rd: 0x00000000
dut commit No.              647000, rd_s: x09, rd: 0x00000002
dut commit No.              648000, rd_s: x19, rd: 0xffeda7d6
dut commit No.              649000, rd_s: x26, rd: 0x00000056
dut commit No.              650000, rd_s: x19, rd: 0x000df27f
dut commit No.              651000, rd_s: x19, rd: 0x000e6589
dut commit No.              652000, rd_s: x19, rd: 0xffec9130
dut commit No.              653000, rd_s: x19, rd: 0x001f4ea9
dut commit No.              654000, rd_s: x00, rd: 0x00000000
dut commit No.              655000, rd_s: x19, rd: 0xfff07063
dut commit No.              656000, rd_s: x00, rd: 0x00000000
dut commit No.              657000, rd_s: x27, rd: 0xfff35890
dut commit No.              658000, rd_s: x26, rd: 0x00000071
dut commit No.              659000, rd_s: x28, rd: 0xefff9724
dut commit No.              660000, rd_s: x19, rd: 0x000c9899
dut commit No.              661000, rd_s: x18, rd: 0xefffcf1c
dut commit No.              662000, rd_s: x19, rd: 0x001d532d
dut commit No.              663000, rd_s: x00, rd: 0x00000000
dut commit No.              664000, rd_s: x19, rd: 0xffe4217b
dut commit No.              665000, rd_s: x00, rd: 0x00000000
dut commit No.              666000, rd_s: x09, rd: 0x00000005
dut commit No.              667000, rd_s: x00, rd: 0x00000000
dut commit No.              668000, rd_s: x09, rd: 0x00000003
dut commit No.              669000, rd_s: x19, rd: 0xffed5c77
dut commit No.              670000, rd_s: x09, rd: 0x00000001
dut commit No.              671000, rd_s: x28, rd: 0xefffa87c
dut commit No.              672000, rd_s: x19, rd: 0xfff5653a
dut commit No.              673000, rd_s: x28, rd: 0xefff8ce8
dut commit No.              674000, rd_s: x19, rd: 0x0020e33a
dut commit No.              675000, rd_s: x00, rd: 0x00000000
dut commit No.              676000, rd_s: x19, rd: 0x0016081e
dut commit No.              677000, rd_s: x00, rd: 0x00000000
dut commit No.              678000, rd_s: x09, rd: 0x00000006
dut commit No.              679000, rd_s: x00, rd: 0x00000000
dut commit No.              680000, rd_s: x09, rd: 0x00000004
dut commit No.              681000, rd_s: x00, rd: 0x00000000
dut commit No.              682000, rd_s: x09, rd: 0x00000002
dut commit No.              683000, rd_s: x28, rd: 0xefffb9d4
dut commit No.              684000, rd_s: x26, rd: 0x00000057
dut commit No.              685000, rd_s: x28, rd: 0xefff9e40
dut commit No.              686000, rd_s: x19, rd: 0xfff5d90d
dut commit No.              687000, rd_s: x18, rd: 0xefffcf1c
dut commit No.              688000, rd_s: x19, rd: 0x00024a37
dut commit No.              689000, rd_s: x00, rd: 0x00000000
dut commit No.              690000, rd_s: x28, rd: 0xefff8380
dut commit No.              691000, rd_s: x00, rd: 0x00000000
dut commit No.              692000, rd_s: x09, rd: 0x00000005
dut commit No.              693000, rd_s: x00, rd: 0x00000000
dut commit No.              694000, rd_s: x09, rd: 0x00000003
dut commit No.              695000, rd_s: x28, rd: 0xefffcb2c
dut commit No.              696000, rd_s: x09, rd: 0x00000001
dut commit No.              697000, rd_s: x28, rd: 0xefffaf98
dut commit No.              698000, rd_s: x19, rd: 0xfff3862b
dut commit No.              699000, rd_s: x28, rd: 0xefff9404
dut commit No.              700000, rd_s: x19, rd: 0x0007f458
dut commit No.              701000, rd_s: x00, rd: 0x00000000
dut commit No.              702000, rd_s: x18, rd: 0xefffcf40
dut commit No.              703000, rd_s: x00, rd: 0x00000000
dut commit No.              704000, rd_s: x09, rd: 0x00000006
dut commit No.              705000, rd_s: x00, rd: 0x00000000
dut commit No.              706000, rd_s: x28, rd: 0xefffa4ec
dut commit No.              707000, rd_s: x18, rd: 0xefffcff4
dut commit No.              708000, rd_s: x28, rd: 0xefff8958
dut commit No.              709000, rd_s: x18, rd: 0xefffcfac
dut commit No.              710000, rd_s: x00, rd: 0x00000000
dut commit No.              711000, rd_s: x18, rd: 0xefffcf64
dut commit No.              712000, rd_s: x00, rd: 0x00000000
dut commit No.              713000, rd_s: x09, rd: 0x00000006
dut commit No.              714000, rd_s: x00, rd: 0x00000000
dut commit No.              715000, rd_s: x09, rd: 0x00000004
dut commit No.              716000, rd_s: x28, rd: 0xefffd1d8
dut commit No.              717000, rd_s: x09, rd: 0x00000002
dut commit No.              718000, rd_s: x28, rd: 0xefffb644
dut commit No.              719000, rd_s: x18, rd: 0xefffd018
dut commit No.              720000, rd_s: x28, rd: 0xefff9ab0
dut commit No.              721000, rd_s: x18, rd: 0xefffcfd0
dut commit No.              722000, rd_s: x18, rd: 0xefffcf40
dut commit No.              723000, rd_s: x18, rd: 0xefffcf88
dut commit No.              724000, rd_s: x00, rd: 0x00000000
dut commit No.              725000, rd_s: x28, rd: 0xefff7ff0
dut commit No.              726000, rd_s: x00, rd: 0x00000000
dut commit No.              727000, rd_s: x09, rd: 0x00000005
dut commit No.              728000, rd_s: x09, rd: 0x00000000
dut commit No.              729000, rd_s: x09, rd: 0x00000003
dut commit No.              730000, rd_s: x28, rd: 0xefffc79c
dut commit No.              731000, rd_s: x27, rd: 0x000009cc
dut commit No.              732000, rd_s: x28, rd: 0xefffac08
dut commit No.              733000, rd_s: x18, rd: 0xefffcff4
dut commit No.              734000, rd_s: x28, rd: 0xefff9074
dut commit No.              735000, rd_s: x18, rd: 0xefffcfac
dut commit No.              736000, rd_s: x00, rd: 0x00000000
dut commit No.              737000, rd_s: x18, rd: 0xefffcf64
dut commit No.              738000, rd_s: x00, rd: 0x00000000
dut commit No.              739000, rd_s: x09, rd: 0x00000006
dut commit No.              740000, rd_s: x00, rd: 0x00000000
dut commit No.              741000, rd_s: x09, rd: 0x00000004
dut commit No.              742000, rd_s: x28, rd: 0xefffd8f4
dut commit No.              743000, rd_s: x27, rd: 0xfffff850
dut commit No.              744000, rd_s: x28, rd: 0xefffbd60
dut commit No.              745000, rd_s: x18, rd: 0xefffd018
dut commit No.              746000, rd_s: x28, rd: 0xefffa1cc
dut commit No.              747000, rd_s: x18, rd: 0xefffcfd0
dut commit No.              748000, rd_s: x05, rd: 0xeffffcc4
dut commit No.              749000, rd_s: x18, rd: 0xefffcf88
dut commit No.              750000, rd_s: x00, rd: 0x00000000
dut commit No.              751000, rd_s: x28, rd: 0xefff870c
dut commit No.              752000, rd_s: x00, rd: 0x00000000
dut commit No.              753000, rd_s: x09, rd: 0x00000005
dut commit No.              754000, rd_s: x18, rd: 0xefffcfb0
dut commit No.              755000, rd_s: x27, rd: 0xffff4ca7
dut commit No.              756000, rd_s: x18, rd: 0xefffcf68
dut commit No.              757000, rd_s: x00, rd: 0x00000000
dut commit No.              758000, rd_s: x18, rd: 0xefffcf20
dut commit No.              759000, rd_s: x00, rd: 0x00000000
dut commit No.              760000, rd_s: x09, rd: 0x00000006
dut commit No.              761000, rd_s: x00, rd: 0x00000000
dut commit No.              762000, rd_s: x27, rd: 0x000004e5
dut commit No.              763000, rd_s: x28, rd: 0xefffd190
dut commit No.              764000, rd_s: x27, rd: 0xfffff63d
dut commit No.              765000, rd_s: x28, rd: 0xefffb5fc
dut commit No.              766000, rd_s: x18, rd: 0xefffcfd4
dut commit No.              767000, rd_s: x27, rd: 0xfff91921
dut commit No.              768000, rd_s: x18, rd: 0xefffcf8c
dut commit No.              769000, rd_s: x00, rd: 0x00000000
dut commit No.              770000, rd_s: x18, rd: 0xefffcf44
dut commit No.              771000, rd_s: x00, rd: 0x00000000
dut commit No.              772000, rd_s: x00, rd: 0x00000000
dut commit No.              773000, rd_s: x00, rd: 0x00000000
dut commit No.              774000, rd_s: x27, rd: 0x000001b2
dut commit No.              775000, rd_s: x09, rd: 0x00000000
dut commit No.              776000, rd_s: x27, rd: 0x00000403
dut commit No.              777000, rd_s: x28, rd: 0xefffc754
dut commit No.              778000, rd_s: x27, rd: 0xfffffc57
dut commit No.              779000, rd_s: x27, rd: 0x00001c15
dut commit No.              780000, rd_s: x18, rd: 0xefffcfb0
dut commit No.              781000, rd_s: x27, rd: 0xffff9232
dut commit No.              782000, rd_s: x18, rd: 0xefffcf68
dut commit No.              783000, rd_s: x00, rd: 0x00000000
dut commit No.              784000, rd_s: x19, rd: 0x000e70ac
dut commit No.              785000, rd_s: x00, rd: 0x00000000
dut commit No.              786000, rd_s: x27, rd: 0x00001d17
dut commit No.              787000, rd_s: x00, rd: 0x00000000
dut commit No.              788000, rd_s: x27, rd: 0x000004e5
dut commit No.              789000, rd_s: x28, rd: 0xefffd8ac
dut commit No.              790000, rd_s: x27, rd: 0xfffff63d
dut commit No.              791000, rd_s: x27, rd: 0x0001a009
dut commit No.              792000, rd_s: x18, rd: 0xefffcfd4
dut commit No.              793000, rd_s: x27, rd: 0xfffd23df
dut commit No.              794000, rd_s: x18, rd: 0xefffcf8c
dut commit No.              795000, rd_s: x00, rd: 0x00000000
dut commit No.              796000, rd_s: x19, rd: 0x001c0067
dut commit No.              797000, rd_s: x00, rd: 0x00000000
dut commit No.              798000, rd_s: x07, rd: 0xefffdd5c
dut commit No.              799000, rd_s: x00, rd: 0x00000000
dut commit No.              800000, rd_s: x27, rd: 0x000001b2
dut commit No.              801000, rd_s: x09, rd: 0x00000000
dut commit No.              802000, rd_s: x27, rd: 0x00012ce1
dut commit No.              803000, rd_s: x19, rd: 0x001732d4
dut commit No.              804000, rd_s: x00, rd: 0x00000000
dut commit No.              805000, rd_s: x19, rd: 0xfffc91bd
dut commit No.              806000, rd_s: x00, rd: 0x00000000
dut commit No.              807000, rd_s: x07, rd: 0xefffe1f8
dut commit No.              808000, rd_s: x19, rd: 0x001daa20
dut commit No.              809000, rd_s: x27, rd: 0x00001d17
dut commit No.              810000, rd_s: x06, rd: 0xefff7cf4
dut commit No.              811000, rd_s: x27, rd: 0x000004e5
dut commit No.              812000, rd_s: x27, rd: 0x0008dd02
dut commit No.              813000, rd_s: x27, rd: 0xfffff63d
dut commit No.              814000, rd_s: x27, rd: 0x00030f20
dut commit No.              815000, rd_s: x19, rd: 0xffee4dbc
dut commit No.              816000, rd_s: x27, rd: 0xfff9366a
dut commit No.              817000, rd_s: x19, rd: 0x00289777
dut commit No.              818000, rd_s: x00, rd: 0x00000000
dut commit No.              819000, rd_s: x19, rd: 0xfff960aa
dut commit No.              820000, rd_s: x19, rd: 0x00270ca8
dut commit No.              821000, rd_s: x27, rd: 0x000000b6
dut commit No.              822000, rd_s: x19, rd: 0xffec9fa2
dut commit No.              823000, rd_s: x27, rd: 0x000001b2
dut commit No.              824000, rd_s: x27, rd: 0x00002e36
dut commit No.              825000, rd_s: x27, rd: 0x00000403
dut commit No.              826000, rd_s: x27, rd: 0x00015b8a
dut commit No.              827000, rd_s: x19, rd: 0x0000aef4
dut commit No.              828000, rd_s: x27, rd: 0x0000dca5
dut commit No.              829000, rd_s: x19, rd: 0x00451249
dut commit No.              830000, rd_s: x00, rd: 0x00000000
dut commit No.              831000, rd_s: x19, rd: 0xfff24668
dut commit No.              832000, rd_s: x19, rd: 0xfffd01fc
dut commit No.              833000, rd_s: x07, rd: 0xefffe98c
dut commit No.              834000, rd_s: x19, rd: 0xfffddea0
dut commit No.              835000, rd_s: x27, rd: 0x00001d17
dut commit No.              836000, rd_s: x06, rd: 0xefff8410
dut commit No.              837000, rd_s: x27, rd: 0x000004e5
dut commit No.              838000, rd_s: x27, rd: 0x00053a22
dut commit No.              839000, rd_s: x00, rd: 0x00000000
dut commit No.              840000, rd_s: x27, rd: 0x00031dcf
dut commit No.              841000, rd_s: x19, rd: 0x001ac208
dut commit No.              842000, rd_s: x27, rd: 0xfffcfcd3
dut commit No.              843000, rd_s: x19, rd: 0x002fe95b
dut commit No.              844000, rd_s: x19, rd: 0x00141422
dut commit No.              845000, rd_s: x19, rd: 0x001be47a
dut commit No.              846000, rd_s: x19, rd: 0x001b99b5
dut commit No.              847000, rd_s: x27, rd: 0x000000b6
dut commit No.              848000, rd_s: x19, rd: 0xfff30951
dut commit No.              849000, rd_s: x27, rd: 0x000001b2
dut commit No.              850000, rd_s: x19, rd: 0x0009480b
dut commit No.              851000, rd_s: x26, rd: 0x000000ea
dut commit No.              852000, rd_s: x19, rd: 0x00265473
dut commit No.              853000, rd_s: x19, rd: 0xffff0e41
dut commit No.              854000, rd_s: x19, rd: 0xffed0f2c
dut commit No.              855000, rd_s: x19, rd: 0x0013f4d1
dut commit No.              856000, rd_s: x00, rd: 0x00000000
dut commit No.              857000, rd_s: x19, rd: 0xffea2bef
dut commit No.              858000, rd_s: x00, rd: 0x00000000
dut commit No.              859000, rd_s: x27, rd: 0x00009c18
dut commit No.              860000, rd_s: x00, rd: 0x00000000
dut commit No.              861000, rd_s: x27, rd: 0x0008fa19
dut commit No.              862000, rd_s: x19, rd: 0x0006b371
dut commit No.              863000, rd_s: x09, rd: 0x00000001
dut commit No.              864000, rd_s: x19, rd: 0x00397f33
dut commit No.              865000, rd_s: x19, rd: 0xfffe35d1
dut commit No.              866000, rd_s: x19, rd: 0x000b7cec
dut commit No.              867000, rd_s: x19, rd: 0x0036fb4b
dut commit No.              868000, rd_s: x00, rd: 0x00000000
dut commit No.              869000, rd_s: x19, rd: 0x001d0dc5
dut commit No.              870000, rd_s: x00, rd: 0x00000000
dut commit No.              871000, rd_s: x06, rd: 0xefff8080
dut commit No.              872000, rd_s: x00, rd: 0x00000000
dut commit No.              873000, rd_s: x27, rd: 0x00004168
dut commit No.              874000, rd_s: x00, rd: 0x00000000
dut commit No.              875000, rd_s: x09, rd: 0x00000002
dut commit No.              876000, rd_s: x19, rd: 0xfffcd1ac
dut commit No.              877000, rd_s: x26, rd: 0x0000006d
dut commit No.              878000, rd_s: x19, rd: 0x001b8dc3
dut commit No.              879000, rd_s: x19, rd: 0x0002842f
dut commit No.              880000, rd_s: x18, rd: 0xefffcf44
dut commit No.              881000, rd_s: x19, rd: 0x001529b2
dut commit No.              882000, rd_s: x00, rd: 0x00000000
dut commit No.              883000, rd_s: x19, rd: 0xffebf7e0
dut commit No.              884000, rd_s: x00, rd: 0x00000000
dut commit No.              885000, rd_s: x27, rd: 0x00001008
dut commit No.              886000, rd_s: x00, rd: 0x00000000
dut commit No.              887000, rd_s: x09, rd: 0x00000003
dut commit No.              888000, rd_s: x19, rd: 0x00173541
dut commit No.              889000, rd_s: x09, rd: 0x00000001
dut commit No.              890000, rd_s: x19, rd: 0x000cd693
dut commit No.              891000, rd_s: x19, rd: 0x001d597b
dut commit No.              892000, rd_s: x28, rd: 0xefff9454
dut commit No.              893000, rd_s: x19, rd: 0x004567d0
dut commit No.              894000, rd_s: x00, rd: 0x00000000
dut commit No.              895000, rd_s: x19, rd: 0x002d88cc
dut commit No.              896000, rd_s: x00, rd: 0x00000000
dut commit No.              897000, rd_s: x06, rd: 0xefff879c
Monitor: Power Start time is           2675576250
*Verdi* : fsdbDumpon - All FSDB files at 2,675,576,250 ps.
dut commit No.              898000, rd_s: x19, rd: 0x0037bed6
dut commit No.              899000, rd_s: x28, rd: 0xefff891c
dut commit No.              900000, rd_s: x19, rd: 0x0048b52c
dut commit No.              901000, rd_s: x00, rd: 0x00000000
dut commit No.              902000, rd_s: x19, rd: 0x000c0b7e
dut commit No.              903000, rd_s: x00, rd: 0x00000000
dut commit No.              904000, rd_s: x09, rd: 0x00000006
dut commit No.              905000, rd_s: x00, rd: 0x00000000
dut commit No.              906000, rd_s: x09, rd: 0x00000004
dut commit No.              907000, rd_s: x00, rd: 0x00000000
dut commit No.              908000, rd_s: x09, rd: 0x00000002
dut commit No.              909000, rd_s: x19, rd: 0x0014c001
dut commit No.              910000, rd_s: x26, rd: 0x00000009
dut commit No.              911000, rd_s: x28, rd: 0xefff9a74
dut commit No.              912000, rd_s: x19, rd: 0x002297bd
dut commit No.              913000, rd_s: x18, rd: 0xefffcf00
dut commit No.              914000, rd_s: x19, rd: 0x005a3031
dut commit No.              915000, rd_s: x00, rd: 0x00000000
dut commit No.              916000, rd_s: x28, rd: 0xefff7fb4
dut commit No.              917000, rd_s: x00, rd: 0x00000000
dut commit No.              918000, rd_s: x09, rd: 0x00000005
dut commit No.              919000, rd_s: x00, rd: 0x00000000
dut commit No.              920000, rd_s: x09, rd: 0x00000003
dut commit No.              921000, rd_s: x19, rd: 0x00140a1e
dut commit No.              922000, rd_s: x09, rd: 0x00000001
dut commit No.              923000, rd_s: x28, rd: 0xefffabcc
dut commit No.              924000, rd_s: x19, rd: 0x001bb245
dut commit No.              925000, rd_s: x28, rd: 0xefff9038
dut commit No.              926000, rd_s: x19, rd: 0x00456b1e
dut commit No.              927000, rd_s: x00, rd: 0x00000000
dut commit No.              928000, rd_s: x18, rd: 0xefffcf24
dut commit No.              929000, rd_s: x00, rd: 0x00000000
dut commit No.              930000, rd_s: x09, rd: 0x00000006
dut commit No.              931000, rd_s: x00, rd: 0x00000000
dut commit No.              932000, rd_s: x09, rd: 0x00000004
dut commit No.              933000, rd_s: x00, rd: 0x00000000
dut commit No.              934000, rd_s: x09, rd: 0x00000002
dut commit No.              935000, rd_s: x28, rd: 0xefffbd24
dut commit No.              936000, rd_s: x26, rd: 0x0000006f
dut commit No.              937000, rd_s: x28, rd: 0xefffa190
dut commit No.              938000, rd_s: x19, rd: 0xffffc5a0
dut commit No.              939000, rd_s: x18, rd: 0xefffcf00
dut commit No.              940000, rd_s: x18, rd: 0xefffcf48
dut commit No.              941000, rd_s: x00, rd: 0x00000000
dut commit No.              942000, rd_s: x28, rd: 0xefff86d0
dut commit No.              943000, rd_s: x00, rd: 0x00000000
dut commit No.              944000, rd_s: x09, rd: 0x00000005
dut commit No.              945000, rd_s: x00, rd: 0x00000000
dut commit No.              946000, rd_s: x28, rd: 0xefff96e4
dut commit No.              947000, rd_s: x18, rd: 0xefffcfb4
dut commit No.              948000, rd_s: x18, rd: 0xefffcf24
dut commit No.              949000, rd_s: x18, rd: 0xefffcf6c
dut commit No.              950000, rd_s: x00, rd: 0x00000000
dut commit No.              951000, rd_s: x28, rd: 0xefff7c24
dut commit No.              952000, rd_s: x00, rd: 0x00000000
dut commit No.              953000, rd_s: x09, rd: 0x00000005
dut commit No.              954000, rd_s: x09, rd: 0x00000000
dut commit No.              955000, rd_s: x09, rd: 0x00000003
dut commit No.              956000, rd_s: x28, rd: 0xefffc3d0
dut commit No.              957000, rd_s: x09, rd: 0x00000001
dut commit No.              958000, rd_s: x28, rd: 0xefffa83c
dut commit No.              959000, rd_s: x18, rd: 0xefffcfd8
dut commit No.              960000, rd_s: x28, rd: 0xefff8ca8
dut commit No.              961000, rd_s: x18, rd: 0xefffcf90
dut commit No.              962000, rd_s: x00, rd: 0x00000000
dut commit No.              963000, rd_s: x18, rd: 0xefffcf48
dut commit No.              964000, rd_s: x00, rd: 0x00000000
dut commit No.              965000, rd_s: x09, rd: 0x00000006
dut commit No.              966000, rd_s: x00, rd: 0x00000000
dut commit No.              967000, rd_s: x09, rd: 0x00000004
dut commit No.              968000, rd_s: x28, rd: 0xefffd528
dut commit No.              969000, rd_s: x09, rd: 0x00000002
dut commit No.              970000, rd_s: x28, rd: 0xefffb994
dut commit No.              971000, rd_s: x18, rd: 0xefffcffc
dut commit No.              972000, rd_s: x28, rd: 0xefff9e00
dut commit No.              973000, rd_s: x18, rd: 0xefffcfb4
dut commit No.              974000, rd_s: x18, rd: 0xefffcf24
dut commit No.              975000, rd_s: x18, rd: 0xefffcf6c
dut commit No.              976000, rd_s: x00, rd: 0x00000000
dut commit No.              977000, rd_s: x28, rd: 0xefff8340
dut commit No.              978000, rd_s: x00, rd: 0x00000000
dut commit No.              979000, rd_s: x09, rd: 0x00000005
dut commit No.              980000, rd_s: x09, rd: 0x00000000
dut commit No.              981000, rd_s: x09, rd: 0x00000003
dut commit No.              982000, rd_s: x28, rd: 0xefffcaec
dut commit No.              983000, rd_s: x27, rd: 0xfffff448
dut commit No.              984000, rd_s: x28, rd: 0xefffaf58
dut commit No.              985000, rd_s: x18, rd: 0xefffcfd8
dut commit No.              986000, rd_s: x28, rd: 0xefff93c4
dut commit No.              987000, rd_s: x18, rd: 0xefffcf90
dut commit No.              988000, rd_s: x00, rd: 0x00000000
dut commit No.              989000, rd_s: x18, rd: 0xefffcf48
dut commit No.              990000, rd_s: x00, rd: 0x00000000
dut commit No.              991000, rd_s: x09, rd: 0x00000006
dut commit No.              992000, rd_s: x00, rd: 0x00000000
dut commit No.              993000, rd_s: x09, rd: 0x00000004
dut commit No.              994000, rd_s: x18, rd: 0xefffcffc
dut commit No.              995000, rd_s: x27, rd: 0x000e5b8c
dut commit No.              996000, rd_s: x18, rd: 0xefffcfb4
dut commit No.              997000, rd_s: x00, rd: 0x00000000
dut commit No.              998000, rd_s: x18, rd: 0xefffcf6c
dut commit No.              999000, rd_s: x00, rd: 0x00000000
dut commit No.             1000000, rd_s: x27, rd: 0x0000000d
dut commit No.             1001000, rd_s: x00, rd: 0x00000000
dut commit No.             1002000, rd_s: x27, rd: 0x000026b5
dut commit No.             1003000, rd_s: x28, rd: 0xefffd198
dut commit No.             1004000, rd_s: x27, rd: 0x0000167a
dut commit No.             1005000, rd_s: x28, rd: 0xefffb604
dut commit No.             1006000, rd_s: x18, rd: 0xefffd020
dut commit No.             1007000, rd_s: x27, rd: 0x00019494
dut commit No.             1008000, rd_s: x18, rd: 0xefffcfd8
dut commit No.             1009000, rd_s: x00, rd: 0x00000000
dut commit No.             1010000, rd_s: x18, rd: 0xefffcf90
dut commit No.             1011000, rd_s: x00, rd: 0x00000000
dut commit No.             1012000, rd_s: x07, rd: 0xeffff648
dut commit No.             1013000, rd_s: x00, rd: 0x00000000
dut commit No.             1014000, rd_s: x27, rd: 0x000000b2
dut commit No.             1015000, rd_s: x09, rd: 0x00000000
dut commit No.             1016000, rd_s: x27, rd: 0x0000154d
dut commit No.             1017000, rd_s: x28, rd: 0xefffc75c
dut commit No.             1018000, rd_s: x27, rd: 0x00001c46
dut commit No.             1019000, rd_s: x27, rd: 0x0013cd96
dut commit No.             1020000, rd_s: x18, rd: 0xefffcffc
dut commit No.             1021000, rd_s: x27, rd: 0x000585ac
dut commit No.             1022000, rd_s: x18, rd: 0xefffcfb4
dut commit No.             1023000, rd_s: x00, rd: 0x00000000
dut commit No.             1024000, rd_s: x19, rd: 0xffedc070
dut commit No.             1025000, rd_s: x00, rd: 0x00000000
dut commit No.             1026000, rd_s: x27, rd: 0x0000000d
dut commit No.             1027000, rd_s: x00, rd: 0x00000000
dut commit No.             1028000, rd_s: x27, rd: 0x000026b5
dut commit No.             1029000, rd_s: x28, rd: 0xefffd8b4
dut commit No.             1030000, rd_s: x27, rd: 0x0000167a
dut commit No.             1031000, rd_s: x27, rd: 0x0013ce9f
dut commit No.             1032000, rd_s: x18, rd: 0xefffd020
dut commit No.             1033000, rd_s: x27, rd: 0x00032928
dut commit No.             1034000, rd_s: x18, rd: 0xefffcfd8
dut commit No.             1035000, rd_s: x00, rd: 0x00000000
dut commit No.             1036000, rd_s: x19, rd: 0x00200613
dut commit No.             1037000, rd_s: x00, rd: 0x00000000
dut commit No.             1038000, rd_s: x07, rd: 0xeffffddc
dut commit No.             1039000, rd_s: x00, rd: 0x00000000
dut commit No.             1040000, rd_s: x27, rd: 0x000000b2
dut commit No.             1041000, rd_s: x31, rd: 0xefffcf6c
dut commit No.             1042000, rd_s: x27, rd: 0x000c3096
dut commit No.             1043000, rd_s: x19, rd: 0x005b657e
dut commit No.             1044000, rd_s: x00, rd: 0x00000000
dut commit No.             1045000, rd_s: x19, rd: 0x000413f7
dut commit No.             1046000, rd_s: x00, rd: 0x00000000
dut commit No.             1047000, rd_s: x27, rd: 0x00000edc
dut commit No.             1048000, rd_s: x19, rd: 0x00097459
dut commit No.             1049000, rd_s: x27, rd: 0xffffee31
dut commit No.             1050000, rd_s: x27, rd: 0x000e0bf8
dut commit No.             1051000, rd_s: x27, rd: 0x00000209
dut commit No.             1052000, rd_s: x27, rd: 0xfffeada3
dut commit No.             1053000, rd_s: x18, rd: 0xefffcfdc
dut commit No.             1054000, rd_s: x27, rd: 0x0000acfd
dut commit No.             1055000, rd_s: x19, rd: 0x003e1ed3
dut commit No.             1056000, rd_s: x00, rd: 0x00000000
dut commit No.             1057000, rd_s: x19, rd: 0x001a310e
dut commit No.             1058000, rd_s: x00, rd: 0x00000000
dut commit No.             1059000, rd_s: x07, rd: 0xefffd5fc
dut commit No.             1060000, rd_s: x19, rd: 0x0020e635
dut commit No.             1061000, rd_s: x27, rd: 0x000009b3
dut commit No.             1062000, rd_s: x06, rd: 0xefff8044
dut commit No.             1063000, rd_s: x27, rd: 0x00001e92
dut commit No.             1064000, rd_s: x27, rd: 0x0003d39f
dut commit No.             1065000, rd_s: x07, rd: 0xefffd7c4
dut commit No.             1066000, rd_s: x27, rd: 0x001ade52
dut commit No.             1067000, rd_s: x19, rd: 0xfffc1f9c
dut commit No.             1068000, rd_s: x27, rd: 0x001380f0
dut commit No.             1069000, rd_s: x19, rd: 0x004694bb
dut commit No.             1070000, rd_s: x00, rd: 0x00000000
dut commit No.             1071000, rd_s: x19, rd: 0xffed7d86
dut commit No.             1072000, rd_s: x19, rd: 0x0062fb68
dut commit No.             1073000, rd_s: x27, rd: 0x00000edc
dut commit No.             1074000, rd_s: x19, rd: 0x00086764
dut commit No.             1075000, rd_s: x27, rd: 0xffffee31
dut commit No.             1076000, rd_s: x27, rd: 0x00067164
dut commit No.             1077000, rd_s: x00, rd: 0x00000000
dut commit No.             1078000, rd_s: x27, rd: 0xfffe9bd4
dut commit No.             1079000, rd_s: x19, rd: 0x00243934
dut commit No.             1080000, rd_s: x27, rd: 0x0000b10f
dut commit No.             1081000, rd_s: x19, rd: 0x00326798
dut commit No.             1082000, rd_s: x00, rd: 0x00000000
dut commit No.             1083000, rd_s: x19, rd: 0x003f1cc3
dut commit No.             1084000, rd_s: x19, rd: 0x00441cd6
dut commit No.             1085000, rd_s: x07, rd: 0xefffdd90
dut commit No.             1086000, rd_s: x19, rd: 0x003f5998
dut commit No.             1087000, rd_s: x27, rd: 0x000009b3
dut commit No.             1088000, rd_s: x06, rd: 0xefff8760
dut commit No.             1089000, rd_s: x09, rd: 0x00000001
dut commit No.             1090000, rd_s: x19, rd: 0x007b12f1
dut commit No.             1091000, rd_s: x19, rd: 0x001b8b38
dut commit No.             1092000, rd_s: x19, rd: 0x001598c0
dut commit No.             1093000, rd_s: x19, rd: 0x0029ae3f
dut commit No.             1094000, rd_s: x07, rd: 0xefffe22c
dut commit No.             1095000, rd_s: x19, rd: 0x00518469
dut commit No.             1096000, rd_s: x00, rd: 0x00000000
dut commit No.             1097000, rd_s: x06, rd: 0xefff7cb4
dut commit No.             1098000, rd_s: x00, rd: 0x00000000
dut commit No.             1099000, rd_s: x27, rd: 0x000abcfc
dut commit No.             1100000, rd_s: x00, rd: 0x00000000
dut commit No.             1101000, rd_s: x09, rd: 0x00000002
dut commit No.             1102000, rd_s: x19, rd: 0x00308bea
dut commit No.             1103000, rd_s: x26, rd: 0x0000005f
dut commit No.             1104000, rd_s: x19, rd: 0x0083b47f
dut commit No.             1105000, rd_s: x19, rd: 0x0057698b
dut commit No.             1106000, rd_s: x19, rd: 0x00157e72
dut commit No.             1107000, rd_s: x19, rd: 0x00714761
dut commit No.             1108000, rd_s: x00, rd: 0x00000000
dut commit No.             1109000, rd_s: x19, rd: 0xfff6eeec
dut commit No.             1110000, rd_s: x00, rd: 0x00000000
dut commit No.             1111000, rd_s: x27, rd: 0x00000000
dut commit No.             1112000, rd_s: x00, rd: 0x00000000
dut commit No.             1113000, rd_s: x09, rd: 0x00000003
dut commit No.             1114000, rd_s: x19, rd: 0x0030e23b
dut commit No.             1115000, rd_s: x09, rd: 0x00000001
dut commit No.             1116000, rd_s: x19, rd: 0x0054a583
dut commit No.             1117000, rd_s: x19, rd: 0x002a9784
dut commit No.             1118000, rd_s: x19, rd: 0x003dbd4e
dut commit No.             1119000, rd_s: x19, rd: 0x00504daf
dut commit No.             1120000, rd_s: x00, rd: 0x00000000
dut commit No.             1121000, rd_s: x19, rd: 0x004272fa
dut commit No.             1122000, rd_s: x00, rd: 0x00000000
dut commit No.             1123000, rd_s: x06, rd: 0xefff83d0
dut commit No.             1124000, rd_s: x00, rd: 0x00000000
dut commit No.             1125000, rd_s: x09, rd: 0x00000004
dut commit No.             1126000, rd_s: x00, rd: 0x00000000
dut commit No.             1127000, rd_s: x09, rd: 0x00000002
dut commit No.             1128000, rd_s: x19, rd: 0x0013893e
dut commit No.             1129000, rd_s: x26, rd: 0x00000057
dut commit No.             1130000, rd_s: x19, rd: 0x0056749c
dut commit No.             1131000, rd_s: x19, rd: 0x005253a0
dut commit No.             1132000, rd_s: x18, rd: 0xefffcf28
dut commit No.             1133000, rd_s: x19, rd: 0x004d1476
dut commit No.             1134000, rd_s: x00, rd: 0x00000000
dut commit No.             1135000, rd_s: x19, rd: 0x000f58ee
dut commit No.             1136000, rd_s: x00, rd: 0x00000000
dut commit No.             1137000, rd_s: x28, rd: 0xefffb2c8
dut commit No.             1138000, rd_s: x26, rd: 0x00000041
dut commit No.             1139000, rd_s: x28, rd: 0xefff9734
dut commit No.             1140000, rd_s: x19, rd: 0x00201ce9
dut commit No.             1141000, rd_s: x18, rd: 0xefffcf4c
dut commit No.             1142000, rd_s: x19, rd: 0x008afee6
dut commit No.             1143000, rd_s: x00, rd: 0x00000000
dut commit No.             1144000, rd_s: x28, rd: 0xefff7c74
dut commit No.             1145000, rd_s: x00, rd: 0x00000000
dut commit No.             1146000, rd_s: x09, rd: 0x00000005
dut commit No.             1147000, rd_s: x00, rd: 0x00000000
dut commit No.             1148000, rd_s: x09, rd: 0x00000003
dut commit No.             1149000, rd_s: x28, rd: 0xefffc420
dut commit No.             1150000, rd_s: x09, rd: 0x00000001
dut commit No.             1151000, rd_s: x28, rd: 0xefffa88c
dut commit No.             1152000, rd_s: x19, rd: 0x0033cdf7
dut commit No.             1153000, rd_s: x28, rd: 0xefff8cf8
dut commit No.             1154000, rd_s: x19, rd: 0x0062f3b6
dut commit No.             1155000, rd_s: x00, rd: 0x00000000
dut commit No.             1156000, rd_s: x18, rd: 0xefffcf70
dut commit No.             1157000, rd_s: x00, rd: 0x00000000
dut commit No.             1158000, rd_s: x09, rd: 0x00000006
dut commit No.             1159000, rd_s: x00, rd: 0x00000000
dut commit No.             1160000, rd_s: x09, rd: 0x00000004
dut commit No.             1161000, rd_s: x28, rd: 0xefffd578
dut commit No.             1162000, rd_s: x09, rd: 0x00000002
dut commit No.             1163000, rd_s: x28, rd: 0xefffb9e4
dut commit No.             1164000, rd_s: x26, rd: 0x000000e7
dut commit No.             1165000, rd_s: x28, rd: 0xefff9e50
dut commit No.             1166000, rd_s: x19, rd: 0x0062f717
dut commit No.             1167000, rd_s: x18, rd: 0xefffcf4c
dut commit No.             1168000, rd_s: x18, rd: 0xefffcf94
dut commit No.             1169000, rd_s: x00, rd: 0x00000000
dut commit No.             1170000, rd_s: x28, rd: 0xefff8390
dut commit No.             1171000, rd_s: x00, rd: 0x00000000
dut commit No.             1172000, rd_s: x09, rd: 0x00000005
dut commit No.             1173000, rd_s: x09, rd: 0x00000000
dut commit No.             1174000, rd_s: x09, rd: 0x00000003
dut commit No.             1175000, rd_s: x28, rd: 0xefffcb3c
dut commit No.             1176000, rd_s: x09, rd: 0x00000001
dut commit No.             1177000, rd_s: x28, rd: 0xefffafa8
dut commit No.             1178000, rd_s: x19, rd: 0x002f25b4
dut commit No.             1179000, rd_s: x28, rd: 0xefff9414
dut commit No.             1180000, rd_s: x18, rd: 0xefffcfb8
dut commit No.             1181000, rd_s: x00, rd: 0x00000000
dut commit No.             1182000, rd_s: x18, rd: 0xefffcf70
dut commit No.             1183000, rd_s: x00, rd: 0x00000000
dut commit No.             1184000, rd_s: x09, rd: 0x00000006
dut commit No.             1185000, rd_s: x18, rd: 0xefffcfe0
dut commit No.             1186000, rd_s: x28, rd: 0xefff96ec
dut commit No.             1187000, rd_s: x18, rd: 0xefffcf98
dut commit No.             1188000, rd_s: x18, rd: 0xefffcf08
dut commit No.             1189000, rd_s: x18, rd: 0xefffcf50
dut commit No.             1190000, rd_s: x00, rd: 0x00000000
dut commit No.             1191000, rd_s: x28, rd: 0xefff7c2c
dut commit No.             1192000, rd_s: x00, rd: 0x00000000
dut commit No.             1193000, rd_s: x09, rd: 0x00000005
dut commit No.             1194000, rd_s: x09, rd: 0x00000000
dut commit No.             1195000, rd_s: x09, rd: 0x00000003
dut commit No.             1196000, rd_s: x28, rd: 0xefffc3d8
dut commit No.             1197000, rd_s: x27, rd: 0x0000055a
dut commit No.             1198000, rd_s: x28, rd: 0xefffa844
dut commit No.             1199000, rd_s: x18, rd: 0xefffcfbc
dut commit No.             1200000, rd_s: x28, rd: 0xefff8cb0
dut commit No.             1201000, rd_s: x18, rd: 0xefffcf74
dut commit No.             1202000, rd_s: x00, rd: 0x00000000
dut commit No.             1203000, rd_s: x18, rd: 0xefffcf2c
dut commit No.             1204000, rd_s: x00, rd: 0x00000000
dut commit No.             1205000, rd_s: x09, rd: 0x00000006
dut commit No.             1206000, rd_s: x00, rd: 0x00000000
dut commit No.             1207000, rd_s: x09, rd: 0x00000004
dut commit No.             1208000, rd_s: x28, rd: 0xefffd530
dut commit No.             1209000, rd_s: x27, rd: 0x00001fb2
dut commit No.             1210000, rd_s: x28, rd: 0xefffb99c
dut commit No.             1211000, rd_s: x18, rd: 0xefffcfe0
dut commit No.             1212000, rd_s: x28, rd: 0xefff9e08
dut commit No.             1213000, rd_s: x18, rd: 0xefffcf98
dut commit No.             1214000, rd_s: x18, rd: 0xefffcf08
dut commit No.             1215000, rd_s: x18, rd: 0xefffcf50
dut commit No.             1216000, rd_s: x00, rd: 0x00000000
dut commit No.             1217000, rd_s: x28, rd: 0xefff8348
dut commit No.             1218000, rd_s: x00, rd: 0x00000000
dut commit No.             1219000, rd_s: x09, rd: 0x00000005
dut commit No.             1220000, rd_s: x09, rd: 0x00000000
dut commit No.             1221000, rd_s: x27, rd: 0x00001d7f
dut commit No.             1222000, rd_s: x28, rd: 0xefffcaf4
dut commit No.             1223000, rd_s: x27, rd: 0x0000055a
dut commit No.             1224000, rd_s: x28, rd: 0xefffaf60
dut commit No.             1225000, rd_s: x18, rd: 0xefffcfbc
dut commit No.             1226000, rd_s: x28, rd: 0xefff93cc
dut commit No.             1227000, rd_s: x18, rd: 0xefffcf74
dut commit No.             1228000, rd_s: x00, rd: 0x00000000
dut commit No.             1229000, rd_s: x18, rd: 0xefffcf2c
dut commit No.             1230000, rd_s: x00, rd: 0x00000000
dut commit No.             1231000, rd_s: x09, rd: 0x00000006
dut commit No.             1232000, rd_s: x00, rd: 0x00000000
dut commit No.             1233000, rd_s: x27, rd: 0x00032c8c
dut commit No.             1234000, rd_s: x18, rd: 0xefffcfe0
dut commit No.             1235000, rd_s: x27, rd: 0x0010d690
dut commit No.             1236000, rd_s: x18, rd: 0xefffcf98
dut commit No.             1237000, rd_s: x00, rd: 0x00000000
dut commit No.             1238000, rd_s: x18, rd: 0xefffcf50
dut commit No.             1239000, rd_s: x00, rd: 0x00000000
dut commit No.             1240000, rd_s: x27, rd: 0x00000048
dut commit No.             1241000, rd_s: x00, rd: 0x00000000
dut commit No.             1242000, rd_s: x27, rd: 0x0000230a
dut commit No.             1243000, rd_s: x28, rd: 0xefffd1a0
dut commit No.             1244000, rd_s: x27, rd: 0x00001d7f
dut commit No.             1245000, rd_s: x27, rd: 0x001f34e8
dut commit No.             1246000, rd_s: x18, rd: 0xefffd004
dut commit No.             1247000, rd_s: x27, rd: 0x0019b1a1
dut commit No.             1248000, rd_s: x18, rd: 0xefffcfbc
dut commit No.             1249000, rd_s: x00, rd: 0x00000000
dut commit No.             1250000, rd_s: x18, rd: 0xefffcf74
dut commit No.             1251000, rd_s: x00, rd: 0x00000000
dut commit No.             1252000, rd_s: x07, rd: 0xefffe658
dut commit No.             1253000, rd_s: x00, rd: 0x00000000
dut commit No.             1254000, rd_s: x27, rd: 0x0000108a
dut commit No.             1255000, rd_s: x09, rd: 0x00000000
dut commit No.             1256000, rd_s: x27, rd: 0x00001562
dut commit No.             1257000, rd_s: x27, rd: 0x0000633c
dut commit No.             1258000, rd_s: x27, rd: 0x00001fb2
dut commit No.             1259000, rd_s: x27, rd: 0x000fdebc
dut commit No.             1260000, rd_s: x18, rd: 0xefffcfe0
dut commit No.             1261000, rd_s: x27, rd: 0x00053334
dut commit No.             1262000, rd_s: x18, rd: 0xefffcf98
dut commit No.             1263000, rd_s: x00, rd: 0x00000000
dut commit No.             1264000, rd_s: x19, rd: 0x0027361c
dut commit No.             1265000, rd_s: x00, rd: 0x00000000
dut commit No.             1266000, rd_s: x27, rd: 0x00000048
dut commit No.             1267000, rd_s: x00, rd: 0x00000000
dut commit No.             1268000, rd_s: x27, rd: 0x0000230a
dut commit No.             1269000, rd_s: x27, rd: 0x000039f0
dut commit No.             1270000, rd_s: x27, rd: 0x00001d7f
dut commit No.             1271000, rd_s: x27, rd: 0x0002bcc8
dut commit No.             1272000, rd_s: x18, rd: 0xefffd004
dut commit No.             1273000, rd_s: x27, rd: 0x00026b6b
dut commit No.             1274000, rd_s: x18, rd: 0xefffcfbc
dut commit No.             1275000, rd_s: x00, rd: 0x00000000
dut commit No.             1276000, rd_s: x19, rd: 0x005cb616
dut commit No.             1277000, rd_s: x00, rd: 0x00000000
dut commit No.             1278000, rd_s: x07, rd: 0xefffedec
dut commit No.             1279000, rd_s: x00, rd: 0x00000000
dut commit No.             1280000, rd_s: x27, rd: 0x0000108a
dut commit No.             1281000, rd_s: x19, rd: 0x00351dd8
dut commit No.             1282000, rd_s: x27, rd: 0x000e5dd8
dut commit No.             1283000, rd_s: x19, rd: 0x005347f8
dut commit No.             1284000, rd_s: x00, rd: 0x00000000
dut commit No.             1285000, rd_s: x19, rd: 0x0025f637
dut commit No.             1286000, rd_s: x00, rd: 0x00000000
dut commit No.             1287000, rd_s: x07, rd: 0xeffff288
dut commit No.             1288000, rd_s: x19, rd: 0x006ab3d0
dut commit No.             1289000, rd_s: x27, rd: 0x00000048
dut commit No.             1290000, rd_s: x06, rd: 0xefff7d04
dut commit No.             1291000, rd_s: x27, rd: 0x0000230a
dut commit No.             1292000, rd_s: x27, rd: 0x00004020
dut commit No.             1293000, rd_s: x00, rd: 0x00000000
dut commit No.             1294000, rd_s: x27, rd: 0x0003f822
dut commit No.             1295000, rd_s: x19, rd: 0x0061e085
dut commit No.             1296000, rd_s: x27, rd: 0x00144750
dut commit No.             1297000, rd_s: x19, rd: 0x00795cb8
dut commit No.             1298000, rd_s: x00, rd: 0x00000000
dut commit No.             1299000, rd_s: x19, rd: 0x003c9753
dut commit No.             1300000, rd_s: x19, rd: 0x003ae2e8
dut commit No.             1301000, rd_s: x27, rd: 0x000000c6
dut commit No.             1302000, rd_s: x19, rd: 0x003d7093
dut commit No.             1303000, rd_s: x27, rd: 0x0000108a
dut commit No.             1304000, rd_s: x27, rd: 0x0000330c
dut commit No.             1305000, rd_s: x00, rd: 0x00000000
dut commit No.             1306000, rd_s: x27, rd: 0x000c991e
dut commit No.             1307000, rd_s: x19, rd: 0x004b88e1
dut commit No.             1308000, rd_s: x27, rd: 0x000502f8
dut commit No.             1309000, rd_s: x19, rd: 0x00494c4c
dut commit No.             1310000, rd_s: x00, rd: 0x00000000
dut commit No.             1311000, rd_s: x19, rd: 0x00636626
dut commit No.             1312000, rd_s: x19, rd: 0x007c6411
dut commit No.             1313000, rd_s: x07, rd: 0xeffffa1c
dut commit No.             1314000, rd_s: x19, rd: 0x007df894
dut commit No.             1315000, rd_s: x27, rd: 0x00000048
dut commit No.             1316000, rd_s: x06, rd: 0xefff8420
dut commit No.             1317000, rd_s: x00, rd: 0x00000000
dut commit No.             1318000, rd_s: x27, rd: 0x000028c8
dut commit No.             1319000, rd_s: x00, rd: 0x00000000
dut commit No.             1320000, rd_s: x27, rd: 0x001d6d66
dut commit No.             1321000, rd_s: x19, rd: 0x00434d7d
dut commit No.             1322000, rd_s: x26, rd: 0x0000002e
dut commit No.             1323000, rd_s: x19, rd: 0x00615dfa
dut commit No.             1324000, rd_s: x19, rd: 0x005e8b25
dut commit No.             1325000, rd_s: x19, rd: 0x0057b024
dut commit No.             1326000, rd_s: x19, rd: 0x0088e3e9
dut commit No.             1327000, rd_s: x27, rd: 0x000000c6
dut commit No.             1328000, rd_s: x19, rd: 0x004cce01
dut commit No.             1329000, rd_s: x17, rd: 0x002e2541
dut commit No.             1330000, rd_s: x17, rd: 0x00382bc1
dut commit No.             1331000, rd_s: x12, rd: 0xefff8318
dut commit No.             1332000, rd_s: x12, rd: 0xefff8718
dut commit No.             1333000, rd_s: x00, rd: 0x00000000
dut commit No.             1334000, rd_s: x00, rd: 0x00000000
dut commit No.             1335000, rd_s: x00, rd: 0x00000000
dut commit No.             1336000, rd_s: x17, rd: 0x0095e101
dut commit No.             1337000, rd_s: x17, rd: 0x008b05e0
dut commit No.             1338000, rd_s: x17, rd: 0x00a5748c
dut commit No.             1339000, rd_s: x00, rd: 0x00000000
dut commit No.             1340000, rd_s: x00, rd: 0x00000000
dut commit No.             1341000, rd_s: x00, rd: 0x00000000
dut commit No.             1342000, rd_s: x12, rd: 0xefffb32c
dut commit No.             1343000, rd_s: x12, rd: 0xefffb738
dut commit No.             1344000, rd_s: x12, rd: 0xefffbb44
dut commit No.             1345000, rd_s: x12, rd: 0xefffbf4c
dut commit No.             1346000, rd_s: x00, rd: 0x00000000
dut commit No.             1347000, rd_s: x00, rd: 0x00000000
dut commit No.             1348000, rd_s: x00, rd: 0x00000000
dut commit No.             1349000, rd_s: x00, rd: 0x00000000
dut commit No.             1350000, rd_s: x29, rd: 0xefff7dd8
dut commit No.             1351000, rd_s: x14, rd: 0x0025712f
Monitor: Power Stop time is           3991334250
*Verdi* : fsdbDumpoff - All FSDB files at 3,991,334,250 ps.
dut commit No.             1352000, rd_s: x14, rd: 0x0042fb9b
dut commit No.             1353000, rd_s: x12, rd: 0xefff8b18
dut commit No.             1354000, rd_s: x00, rd: 0x00000000
dut commit No.             1355000, rd_s: x29, rd: 0xefff8f50
dut commit No.             1356000, rd_s: x28, rd: 0xefff6d74
dut commit No.             1357000, rd_s: x12, rd: 0xefff9a90
dut commit No.             1358000, rd_s: x00, rd: 0x00000000
dut commit No.             1359000, rd_s: x28, rd: 0xefff709c
dut commit No.             1360000, rd_s: x29, rd: 0x004062fa
dut commit No.             1361000, rd_s: x00, rd: 0x00000000
dut commit No.             1362000, rd_s: x00, rd: 0x00000000
dut commit No.             1363000, rd_s: x00, rd: 0x00000000
dut commit No.             1364000, rd_s: x00, rd: 0x00000000
dut commit No.             1365000, rd_s: x14, rd: 0x0047ccde
dut commit No.             1366000, rd_s: x29, rd: 0xefffc2c4
dut commit No.             1367000, rd_s: x14, rd: 0x005703e4
dut commit No.             1368000, rd_s: x00, rd: 0x00000000
Monitor: Segment Stop time is           4053119250
Monitor: Segment IPC: 0.513148
Monitor: Segment Time:           3944884500
$finish called from file "/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hvl/common/top_tb.svh", line 30.
$finish at simulation time           4053263250
           V C S   S i m u l a t i o n   R e p o r t 
Time: 4053263250 ps
CPU Time:    644.000 seconds;       Data structure size:   1.2Mb
Sun May 11 16:53:47 2025
0.513148
3944884500
cd ../cnn/vcs && fsdb2saif -licqueue dump.fsdb -bt 2675576250ps -et 3991334250ps -s top_tb/dut
logDir = /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/cnn/vcs/fsdb2saifLog
done
dump.fsdb.saif is generated successfully.

                                 fsdb2saif (R)

                 Version W-2024.09 for linux64 - Aug 17, 2024 

                    Copyright (c) 1999 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
mkdir -p ../cnn/reports outputs
export ECE411_SAIF_FILE=../cnn/vcs/dump.fsdb.saif ;\
export ECE411_SAIF_TOP=top_tb/dut ;\
export ECE411_POWER_RPT_PATH=../cnn/reports ;\
dc_shell -f power.tcl |& tee ../cnn/reports/power.log
Information: License queuing is enabled. (DCSH-18)

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version W-2024.09 for linux64 - Aug 27, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Sun May 11 16:55:08 2025
Hostname:           9a9315923d99
CPU Model:          Intel(R) Xeon(R) Gold 6330 CPU @ 2.00GHz
CPU Details:        Cores = 1 : Sockets = 1 : Cache Size = 43008 KB : Freq = 2.00 GHz
OS:                 Linux 4.18.0-553.32.1.el8_10.x86_64
RAM:                250 GB (Free 190 GB)
Swap:                 3 GB (Free   3 GB)
Work Filesystem:    /srv/tmp mounted to exodus.csl.illinois.edu:/home/zaizhou3/scratch/ece411ag
Tmp Filesystem:     /tmp mounted to tmpfs
Work Disk:          510 GB (Free 509 GB)
Tmp Disk:           125 GB (Free 125 GB)

CPU Load: 1273%, Ram Free: 190 GB, Swap Free: 3 GB, Work Disk Free: 509 GB, Tmp Disk Free: 125 GB
set symbol_library [list generic.sdb]
generic.sdb
set synthetic_library [list dw_foundation.sldb]
dw_foundation.sldb
set target_library [getenv STD_CELL_LIB]
/srv/ece411ag/freepdk-45nm/stdcells.db
set sram_library [getenv SRAM_LIB]
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db
if {$sram_library eq ""} {
   set link_library [list "*" $target_library $synthetic_library]
} else {
   set link_library [list "*" $target_library $synthetic_library $sram_library]
}
* /srv/ece411ag/freepdk-45nm/stdcells.db dw_foundation.sldb {/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db}
get_license DC-Ultra-Features
1
get_license DC-Ultra-Opt
1
read_file -format ddc outputs/synth.ddc
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/software/Synopsys-2024_x86_64/syn/W-2024.09/libraries/syn/dw_foundation.sldb'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db'
Loading db file '/software/Synopsys-2024_x86_64/syn/W-2024.09/libraries/syn/gtech.db'
Loading db file '/software/Synopsys-2024_x86_64/syn/W-2024.09/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'mp_cache_tag_array_TT_1p0V_25C_lib'
  Loading link library 'mp_cache_data_array_TT_1p0V_25C_lib'
  Loading link library 'gshare_data_array_TT_1p0V_25C_lib'
  Loading link library 'gtech'
Reading ddc file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/outputs/synth.ddc'.
Information: Checking out the license 'DesignWare'. (SEC-104)
Loaded 435 designs.
Current design is 'cpu'.
cpu icache dcache instruction_queue_QUEUE_SIZE16 reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2 regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4 arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2 memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4 branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4 SNPS_CLOCK_GATE_HIGH_cache_adapter_1 SNPS_CLOCK_GATE_HIGH_fetch_1 SNPS_CLOCK_GATE_HIGH_fetch_0 SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_1 SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_0 SNPS_CLOCK_GATE_HIGH_cache_adapter_0 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_0 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_1 multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_1 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_2 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_3 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_4 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_5 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_6 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_7 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_8 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_9 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_10 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_11 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_12 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_13 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_14 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_15 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_16 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_17 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_18 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_19 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_20 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_21 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_22 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_23 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_24 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_25 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_26 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_27 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_28 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_29 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_30 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_31 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_32 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_33 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_34 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_0 SNPS_CLOCK_GATE_HIGH_icache_0 SNPS_CLOCK_GATE_HIGH_icache_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_15 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_14 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_13 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_12 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_11 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_10 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_9 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_8 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_7 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_6 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_5 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_4 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_1 SNPS_CLOCK_GATE_HIGH_dcache_0 SNPS_CLOCK_GATE_HIGH_dcache_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_15 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_14 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_13 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_12 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_11 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_10 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_9 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_8 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_7 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_6 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_5 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_4 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_7 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_6 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_5 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_4 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_1 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_0 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_18 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_17 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_16 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_15 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_14 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_13 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_12 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_11 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_10 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_9 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_8 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_7 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_6 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_5 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_4 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_3 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_2 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_1 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_0 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_98 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_97 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_96 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_95 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_94 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_93 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_92 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_91 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_90 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_89 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_88 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_87 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_86 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_85 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_84 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_83 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_82 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_81 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_80 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_79 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_78 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_77 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_76 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_75 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_74 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_73 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_72 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_71 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_70 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_69 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_68 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_67 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_66 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_65 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_64 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_63 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_62 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_61 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_60 
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_59 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_58 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_57 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_56 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_55 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_54 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_53 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_52 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_51 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_50 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_49 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_48 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_47 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_46 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_45 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_44 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_43 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_42 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_41 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_40 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_39 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_38 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_37 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_36 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_35 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_34 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_33 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_32 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_31 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_30 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_29 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_28 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_27 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_26 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_25 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_24 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_23 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_22 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_21 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_20 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_19 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_18 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_17 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_16 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_15 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_14 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_13 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_12 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_11 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_10 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_9 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_8 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_7 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_6 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_5 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_4 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_3 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_2 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_1 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_64 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_63 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_62 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_61 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_60 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_59 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_58 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_57 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_56 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_55 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_54 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_53 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_52 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_51 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_50 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_49 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_48 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_47 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_46 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_45 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_44 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_43 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_42 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_41 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_40 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_39 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_38 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_37 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_36 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_35 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_34 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_32 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_31 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_30 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_29 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_28 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_27 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_26 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_25 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_24 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_23 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_22 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_21 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_20 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_19 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_18 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_17 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_16 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_15 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_14 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_13 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_12 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_11 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_10 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_9 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_8 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_7 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_6 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_5 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_4 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_3 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_2 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_1 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_0 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_47 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_46 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_45 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_44 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_43 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_42 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_41 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_40 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_39 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_38 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_37 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_36 
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_35 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_34 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_33 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_32 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_31 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_30 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_29 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_28 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_27 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_26 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_25 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_24 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_23 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_22 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_21 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_20 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_19 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_18 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_17 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_16 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_15 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_14 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_13 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_12 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_11 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_10 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_9 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_8 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_7 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_6 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_5 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_4 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_3 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_2 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_1 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_0 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_80 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_79 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_78 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_77 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_76 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_75 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_74 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_73 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_72 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_71 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_70 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_69 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_68 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_67 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_66 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_65 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_64 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_63 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_62 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_61 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_60 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_59 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_58 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_57 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_56 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_55 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_54 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_53 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_52 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_51 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_50 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_49 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_48 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_47 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_46 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_45 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_44 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_43 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_42 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_41 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_40 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_39 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_38 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_37 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_36 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_35 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_34 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_33 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_32 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_31 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_30 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_29 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_28 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_27 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_26 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_25 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_24 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_23 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_22 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_21 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_20 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_19 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_18 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_17 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_16 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_15 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_14 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_13 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_12 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_11 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_10 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_9 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_8 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_7 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_6 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_5 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_4 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_3 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_2 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_1 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_0 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_23 
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_22 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_21 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_20 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_19 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_18 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_17 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_16 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_15 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_14 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_13 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_12 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_11 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_10 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_9 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_8 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_7 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_6 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_5 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_4 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_3 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_2 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_1
read_saif -input [getenv ECE411_SAIF_FILE] -instance [getenv ECE411_SAIF_TOP]
Warning: There are 90608 objects not found during annotation. (PWR-452)
1
report_power -analysis_effort high -hierarchy > [getenv ECE411_POWER_RPT_PATH]/power.rpt
report_power -analysis_effort high > [getenv ECE411_POWER_RPT_PATH]/power2.rpt
exit

Memory usage for this session 388 Mbytes.
Memory usage for this session including child processes 388 Mbytes.
CPU usage for this session 33 seconds ( 0.01 hours ).
Elapsed time for this session 34 seconds ( 0.01 hours ).

Thank you...
Information: Updating design information... (UID-85)
Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: There are 8 switching activity information conflicts. (PWR-19)
Information: Propagating switching activity (high effort zero delay simulation). (PWR-6)
Warning: Invalid switching activity annotation on constant net(s) is being ignored. (PWR-421)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort high
Design : cpu
Version: W-2024.09
Date   : Sun May 11 16:55:35 2025
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /srv/ece411ag/freepdk-45nm/stdcells.db)
    mp_cache_tag_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db)
    mp_cache_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db)
    gshare_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
cpu                    5K_hvratio_1_1    NangateOpenCellLibrary
icache                 5K_hvratio_1_1    NangateOpenCellLibrary
dcache                 5K_hvratio_1_1    NangateOpenCellLibrary
instruction_queue_QUEUE_SIZE16
                       5K_hvratio_1_1    NangateOpenCellLibrary
reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2
                       5K_hvratio_1_1    NangateOpenCellLibrary
regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4
                       5K_hvratio_1_1    NangateOpenCellLibrary
arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2
                       5K_hvratio_1_1    NangateOpenCellLibrary
memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_98
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_97
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_96
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_95
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_94
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_93
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_92
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_91
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_90
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_89
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_88
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_87
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_86
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_85
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_84
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_83
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_82
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_81
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
cpu                                    7.64e+03 4.49e+04 4.05e+06 5.66e+04 100.0
  mul_div_station/divider (multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0)
                                         47.665 1.01e+04 4.46e+05 1.06e+04  18.6
  branch_station (branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4)
                                        409.266 1.75e+03 2.31e+05 2.39e+03   4.2
  memory_station (memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4)
                                       1.06e+03 3.77e+03 4.44e+05 5.28e+03   9.3
  arithmetic_station (arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2)
                                        852.419 3.16e+03 6.72e+05 4.69e+03   8.3
  regfile (regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4)
                                        262.591 1.04e+03 2.94e+05 1.60e+03   2.8
  reorder_buffer (reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2)
                                       1.54e+03 5.49e+03 6.29e+05 7.66e+03  13.5
  instruction_queue (instruction_queue_QUEUE_SIZE16)
                                       1.19e+03 3.12e+03 3.43e+05 4.65e+03   8.2
  dcache (dcache)                       561.519 6.60e+03 2.08e+05 7.37e+03  13.0
  icache (icache)                       345.578 3.38e+03 1.41e+05 3.87e+03   6.8
1
 
****************************************
Report : power
        -analysis_effort high
Design : cpu
Version: W-2024.09
Date   : Sun May 11 16:55:36 2025
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /srv/ece411ag/freepdk-45nm/stdcells.db)
    mp_cache_tag_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db)
    mp_cache_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db)
    gshare_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
cpu                    5K_hvratio_1_1    NangateOpenCellLibrary
icache                 5K_hvratio_1_1    NangateOpenCellLibrary
dcache                 5K_hvratio_1_1    NangateOpenCellLibrary
instruction_queue_QUEUE_SIZE16
                       5K_hvratio_1_1    NangateOpenCellLibrary
reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2
                       5K_hvratio_1_1    NangateOpenCellLibrary
regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4
                       5K_hvratio_1_1    NangateOpenCellLibrary
arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2
                       5K_hvratio_1_1    NangateOpenCellLibrary
memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_98
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_97
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_96
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_95
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_94
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_93
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_92
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_91
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_90
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_89
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_88
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_87
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_86
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_85
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_84
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_83
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_82
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_81
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  =  44.9458 mW   (85%)
  Net Switching Power  =   7.6364 mW   (15%)
                         ---------
Total Dynamic Power    =  52.5822 mW  (100%)

Cell Leakage Power     =   4.0488 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory         9.1250e+03           98.2870        4.2990e+04        9.2662e+03  (  16.36%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network  3.4147e+04        5.9171e+03        2.5218e+04        4.0089e+04  (  70.79%)  i
register         577.8633          233.3543        1.1731e+06        1.9840e+03  (   3.50%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.0970e+03        1.3876e+03        2.8075e+06        5.2922e+03  (   9.34%)
--------------------------------------------------------------------------------------------------
Total          4.4946e+04 uW     7.6364e+03 uW     4.0488e+06 nW     5.6631e+04 uW
1
56.631
 
 ``` 

 </details> 
<details><summary>compression ✅</summary> 

 ``` 
 mkdir -p spike
rm -f vcs/dump.fsdb
cd vcs && ./top_tb -l simulation.log -exitstatus -suppress=ASLR_DETECTED_INFO \
	+NO_DUMP_ALL_ECE411 \
	+TIMEOUT_ECE411=8504700 \
	+CLOCK_PERIOD_PS_ECE411=1500 \
	+BRAM_0_ON_X_ECE411=1 \
	+MEMLST_ECE411="/srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/compression/memory_32.lst" \
	+ELF_ECE411="/srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/compression/compression.elf"
Chronologic VCS simulator copyright 1991-2024
Contains Synopsys proprietary information.
Compiler version W-2024.09_Full64; Runtime version W-2024.09_Full64;  May 11 16:45 2025
using elf file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/compression/compression.elf
*Verdi* Loading libsscore_vcs202409.so
FSDB Dumper for VCS, Release Verdi_W-2024.09, Linux x86_64/64bit, 08/17/2024
(C) 1996 - 2024 by Synopsys, Inc.
*Verdi* : Create FSDB file 'dump.fsdb'
*Verdi* : Begin traversing the scope (top_tb.dut), layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : fsdbDumpoff - All FSDB files at 0 ps.
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/compression/memory_32.lst
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/compression/memory_32.lst
dut commit No.                   0, rd_s: x00, rd: 0x00000000
dut commit No.                1000, rd_s: x14, rd: 0xaaaad5b8
dut commit No.                2000, rd_s: x00, rd: 0x00000000
dut commit No.                3000, rd_s: x00, rd: 0x00000000
dut commit No.                4000, rd_s: x00, rd: 0x00000000
dut commit No.                5000, rd_s: x00, rd: 0x00000000
Monitor: Segment Start time is             31341750
dut commit No.                6000, rd_s: x14, rd: 0xefffd8e8
dut commit No.                7000, rd_s: x14, rd: 0xefffd8f6
dut commit No.                8000, rd_s: x12, rd: 0x0000000b
dut commit No.                9000, rd_s: x17, rd: 0xefffec94
dut commit No.               10000, rd_s: x13, rd: 0x00000005
dut commit No.               11000, rd_s: x15, rd: 0x00000000
dut commit No.               12000, rd_s: x15, rd: 0x00000000
dut commit No.               13000, rd_s: x00, rd: 0x00000000
dut commit No.               14000, rd_s: x15, rd: 0x00000017
dut commit No.               15000, rd_s: x15, rd: 0x00000000
dut commit No.               16000, rd_s: x15, rd: 0x0000001e
dut commit No.               17000, rd_s: x00, rd: 0x00000000
dut commit No.               18000, rd_s: x00, rd: 0x00000000
dut commit No.               19000, rd_s: x12, rd: 0x00000000
dut commit No.               20000, rd_s: x12, rd: 0x00000001
dut commit No.               21000, rd_s: x14, rd: 0xefffd994
dut commit No.               22000, rd_s: x12, rd: 0x00000074
dut commit No.               23000, rd_s: x12, rd: 0x00000001
dut commit No.               24000, rd_s: x13, rd: 0x00000003
dut commit No.               25000, rd_s: x15, rd: 0x00000006
dut commit No.               26000, rd_s: x15, rd: 0x00000002
dut commit No.               27000, rd_s: x00, rd: 0x00000000
dut commit No.               28000, rd_s: x00, rd: 0x00000000
dut commit No.               29000, rd_s: x15, rd: 0x00000000
dut commit No.               30000, rd_s: x15, rd: 0x00000001
dut commit No.               31000, rd_s: x15, rd: 0x0000000d
dut commit No.               32000, rd_s: x00, rd: 0x00000000
dut commit No.               33000, rd_s: x06, rd: 0x00000028
dut commit No.               34000, rd_s: x12, rd: 0x00000001
dut commit No.               35000, rd_s: x14, rd: 0xefffda3a
dut commit No.               36000, rd_s: x14, rd: 0xefffda48
dut commit No.               37000, rd_s: x12, rd: 0x00000007
dut commit No.               38000, rd_s: x13, rd: 0x00000001
dut commit No.               39000, rd_s: x13, rd: 0x00000007
dut commit No.               40000, rd_s: x15, rd: 0x0000000c
dut commit No.               41000, rd_s: x11, rd: 0x00000066
dut commit No.               42000, rd_s: x00, rd: 0x00000000
dut commit No.               43000, rd_s: x15, rd: 0x0000006e
dut commit No.               44000, rd_s: x16, rd: 0x000001c3
dut commit No.               45000, rd_s: x15, rd: 0x00000051
dut commit No.               46000, rd_s: x00, rd: 0x00000000
dut commit No.               47000, rd_s: x00, rd: 0x00000000
dut commit No.               48000, rd_s: x12, rd: 0x00000001
dut commit No.               49000, rd_s: x14, rd: 0xefffdad8
dut commit No.               50000, rd_s: x14, rd: 0xefffdaee
dut commit No.               51000, rd_s: x12, rd: 0x00000019
dut commit No.               52000, rd_s: x17, rd: 0xefffee88
dut commit No.               53000, rd_s: x13, rd: 0x00000005
dut commit No.               54000, rd_s: x15, rd: 0x0000000a
dut commit No.               55000, rd_s: x15, rd: 0x00000000
dut commit No.               56000, rd_s: x00, rd: 0x00000000
dut commit No.               57000, rd_s: x15, rd: 0x00000003
dut commit No.               58000, rd_s: x15, rd: 0x0000000b
dut commit No.               59000, rd_s: x15, rd: 0x00000001
dut commit No.               60000, rd_s: x00, rd: 0x00000000
dut commit No.               61000, rd_s: x00, rd: 0x00000000
dut commit No.               62000, rd_s: x12, rd: 0x00000000
dut commit No.               63000, rd_s: x12, rd: 0x00000000
dut commit No.               64000, rd_s: x14, rd: 0xefffdb8c
dut commit No.               65000, rd_s: x12, rd: 0x00000020
dut commit No.               66000, rd_s: x12, rd: 0x00000001
dut commit No.               67000, rd_s: x13, rd: 0x00000003
dut commit No.               68000, rd_s: x15, rd: 0x00000002
dut commit No.               69000, rd_s: x15, rd: 0x0000003e
dut commit No.               70000, rd_s: x00, rd: 0x00000000
dut commit No.               71000, rd_s: x00, rd: 0x00000000
dut commit No.               72000, rd_s: x15, rd: 0x00000000
dut commit No.               73000, rd_s: x15, rd: 0x00000015
dut commit No.               74000, rd_s: x15, rd: 0x000000ff
dut commit No.               75000, rd_s: x00, rd: 0x00000000
dut commit No.               76000, rd_s: x06, rd: 0x00000066
dut commit No.               77000, rd_s: x12, rd: 0x00000001
dut commit No.               78000, rd_s: x14, rd: 0xefffdc2a
dut commit No.               79000, rd_s: x14, rd: 0xefffdc40
dut commit No.               80000, rd_s: x12, rd: 0x00000006
dut commit No.               81000, rd_s: x13, rd: 0x00000001
dut commit No.               82000, rd_s: x13, rd: 0x00000007
dut commit No.               83000, rd_s: x15, rd: 0x00000000
dut commit No.               84000, rd_s: x11, rd: 0x00000074
dut commit No.               85000, rd_s: x00, rd: 0x00000000
dut commit No.               86000, rd_s: x15, rd: 0x00000004
dut commit No.               87000, rd_s: x16, rd: 0x000003b7
dut commit No.               88000, rd_s: x15, rd: 0x00000000
dut commit No.               89000, rd_s: x00, rd: 0x00000000
dut commit No.               90000, rd_s: x00, rd: 0x00000000
dut commit No.               91000, rd_s: x12, rd: 0x00000000
dut commit No.               92000, rd_s: x14, rd: 0xefffdcd0
dut commit No.               93000, rd_s: x14, rd: 0xefffdcde
dut commit No.               94000, rd_s: x12, rd: 0x00000012
dut commit No.               95000, rd_s: x17, rd: 0xeffff07c
dut commit No.               96000, rd_s: x13, rd: 0x00000005
dut commit No.               97000, rd_s: x15, rd: 0x0000000c
dut commit No.               98000, rd_s: x15, rd: 0x00000000
dut commit No.               99000, rd_s: x00, rd: 0x00000000
dut commit No.              100000, rd_s: x15, rd: 0x0000001b
dut commit No.              101000, rd_s: x15, rd: 0x00000001
dut commit No.              102000, rd_s: x15, rd: 0x00000012
dut commit No.              103000, rd_s: x00, rd: 0x00000000
dut commit No.              104000, rd_s: x00, rd: 0x00000000
dut commit No.              105000, rd_s: x12, rd: 0x00000001
dut commit No.              106000, rd_s: x12, rd: 0x00000000
dut commit No.              107000, rd_s: x14, rd: 0xefffdd7c
dut commit No.              108000, rd_s: x12, rd: 0x00000074
dut commit No.              109000, rd_s: x12, rd: 0x00000001
dut commit No.              110000, rd_s: x13, rd: 0x00000003
dut commit No.              111000, rd_s: x15, rd: 0x00000006
dut commit No.              112000, rd_s: x15, rd: 0x00000002
dut commit No.              113000, rd_s: x00, rd: 0x00000000
dut commit No.              114000, rd_s: x00, rd: 0x00000000
dut commit No.              115000, rd_s: x15, rd: 0x00000000
dut commit No.              116000, rd_s: x15, rd: 0x00000001
dut commit No.              117000, rd_s: x15, rd: 0x00000007
dut commit No.              118000, rd_s: x00, rd: 0x00000000
dut commit No.              119000, rd_s: x06, rd: 0x000000a5
dut commit No.              120000, rd_s: x12, rd: 0x00000001
dut commit No.              121000, rd_s: x14, rd: 0xefffde22
dut commit No.              122000, rd_s: x14, rd: 0xefffde30
dut commit No.              123000, rd_s: x12, rd: 0x00000006
dut commit No.              124000, rd_s: x13, rd: 0x00000001
dut commit No.              125000, rd_s: x13, rd: 0x00000007
dut commit No.              126000, rd_s: x15, rd: 0x00000010
dut commit No.              127000, rd_s: x11, rd: 0x00000020
dut commit No.              128000, rd_s: x00, rd: 0x00000000
dut commit No.              129000, rd_s: x15, rd: 0x00000034
dut commit No.              130000, rd_s: x16, rd: 0x000005ab
dut commit No.              131000, rd_s: x15, rd: 0x00000020
dut commit No.              132000, rd_s: x00, rd: 0x00000000
dut commit No.              133000, rd_s: x00, rd: 0x00000000
dut commit No.              134000, rd_s: x12, rd: 0x00000000
dut commit No.              135000, rd_s: x14, rd: 0xefffdec0
dut commit No.              136000, rd_s: x14, rd: 0xefffded6
dut commit No.              137000, rd_s: x12, rd: 0x0000001c
dut commit No.              138000, rd_s: x17, rd: 0xeffff270
dut commit No.              139000, rd_s: x13, rd: 0x00000005
dut commit No.              140000, rd_s: x15, rd: 0x00000014
dut commit No.              141000, rd_s: x15, rd: 0x00000000
dut commit No.              142000, rd_s: x00, rd: 0x00000000
dut commit No.              143000, rd_s: x15, rd: 0x00000000
dut commit No.              144000, rd_s: x15, rd: 0x0000001f
dut commit No.              145000, rd_s: x15, rd: 0x00000000
dut commit No.              146000, rd_s: x00, rd: 0x00000000
dut commit No.              147000, rd_s: x00, rd: 0x00000000
dut commit No.              148000, rd_s: x12, rd: 0x00000000
dut commit No.              149000, rd_s: x12, rd: 0x00000000
dut commit No.              150000, rd_s: x14, rd: 0xefffdf74
dut commit No.              151000, rd_s: x12, rd: 0x00000072
dut commit No.              152000, rd_s: x12, rd: 0x00000001
dut commit No.              153000, rd_s: x13, rd: 0x00000003
dut commit No.              154000, rd_s: x15, rd: 0x00000002
dut commit No.              155000, rd_s: x15, rd: 0x0000003e
dut commit No.              156000, rd_s: x00, rd: 0x00000000
dut commit No.              157000, rd_s: x00, rd: 0x00000000
dut commit No.              158000, rd_s: x15, rd: 0x00000000
dut commit No.              159000, rd_s: x15, rd: 0x00000004
dut commit No.              160000, rd_s: x15, rd: 0x000000f2
dut commit No.              161000, rd_s: x00, rd: 0x00000000
dut commit No.              162000, rd_s: x06, rd: 0x000000e3
dut commit No.              163000, rd_s: x12, rd: 0x00000001
dut commit No.              164000, rd_s: x14, rd: 0xefffe012
dut commit No.              165000, rd_s: x14, rd: 0xefffe028
dut commit No.              166000, rd_s: x12, rd: 0x00000007
dut commit No.              167000, rd_s: x13, rd: 0x00000001
dut commit No.              168000, rd_s: x13, rd: 0x00000007
dut commit No.              169000, rd_s: x15, rd: 0x00000000
dut commit No.              170000, rd_s: x11, rd: 0x00000075
dut commit No.              171000, rd_s: x00, rd: 0x00000000
dut commit No.              172000, rd_s: x15, rd: 0x00000005
dut commit No.              173000, rd_s: x16, rd: 0x0000079f
dut commit No.              174000, rd_s: x15, rd: 0x00000000
dut commit No.              175000, rd_s: x00, rd: 0x00000000
dut commit No.              176000, rd_s: x00, rd: 0x00000000
dut commit No.              177000, rd_s: x12, rd: 0x00000001
dut commit No.              178000, rd_s: x14, rd: 0xefffe0b8
dut commit No.              179000, rd_s: x14, rd: 0xefffe0c6
dut commit No.              180000, rd_s: x12, rd: 0x0000001c
dut commit No.              181000, rd_s: x17, rd: 0xeffff464
dut commit No.              182000, rd_s: x13, rd: 0x00000005
dut commit No.              183000, rd_s: x15, rd: 0x00000002
dut commit No.              184000, rd_s: x15, rd: 0x00000000
dut commit No.              185000, rd_s: x00, rd: 0x00000000
dut commit No.              186000, rd_s: x15, rd: 0x00000004
dut commit No.              187000, rd_s: x15, rd: 0x00000000
dut commit No.              188000, rd_s: x15, rd: 0x00000008
dut commit No.              189000, rd_s: x00, rd: 0x00000000
dut commit No.              190000, rd_s: x00, rd: 0x00000000
dut commit No.              191000, rd_s: x12, rd: 0x00000001
dut commit No.              192000, rd_s: x12, rd: 0x00000000
dut commit No.              193000, rd_s: x14, rd: 0xefffe164
dut commit No.              194000, rd_s: x12, rd: 0x00000072
dut commit No.              195000, rd_s: x12, rd: 0x00000001
dut commit No.              196000, rd_s: x13, rd: 0x00000003
dut commit No.              197000, rd_s: x15, rd: 0x00000006
dut commit No.              198000, rd_s: x15, rd: 0x00000002
dut commit No.              199000, rd_s: x00, rd: 0x00000000
dut commit No.              200000, rd_s: x00, rd: 0x00000000
dut commit No.              201000, rd_s: x15, rd: 0x00000000
dut commit No.              202000, rd_s: x15, rd: 0x00000000
dut commit No.              203000, rd_s: x15, rd: 0x0000000b
dut commit No.              204000, rd_s: x00, rd: 0x00000000
dut commit No.              205000, rd_s: x06, rd: 0x00000122
dut commit No.              206000, rd_s: x12, rd: 0x00000001
dut commit No.              207000, rd_s: x14, rd: 0xefffe20a
dut commit No.              208000, rd_s: x14, rd: 0xefffe218
dut commit No.              209000, rd_s: x12, rd: 0x00000006
dut commit No.              210000, rd_s: x13, rd: 0x00000001
dut commit No.              211000, rd_s: x13, rd: 0x00000007
dut commit No.              212000, rd_s: x15, rd: 0x00000002
dut commit No.              213000, rd_s: x11, rd: 0x00000077
dut commit No.              214000, rd_s: x00, rd: 0x00000000
dut commit No.              215000, rd_s: x15, rd: 0x0000002c
dut commit No.              216000, rd_s: x16, rd: 0x00000993
dut commit No.              217000, rd_s: x15, rd: 0x00000000
dut commit No.              218000, rd_s: x00, rd: 0x00000000
dut commit No.              219000, rd_s: x00, rd: 0x00000000
dut commit No.              220000, rd_s: x12, rd: 0x00000001
dut commit No.              221000, rd_s: x14, rd: 0xefffe2a8
dut commit No.              222000, rd_s: x14, rd: 0xefffe2be
dut commit No.              223000, rd_s: x12, rd: 0x0000001a
dut commit No.              224000, rd_s: x17, rd: 0xeffff658
dut commit No.              225000, rd_s: x13, rd: 0x00000005
dut commit No.              226000, rd_s: x15, rd: 0x00000008
dut commit No.              227000, rd_s: x15, rd: 0x00000000
dut commit No.              228000, rd_s: x00, rd: 0x00000000
dut commit No.              229000, rd_s: x15, rd: 0x00000001
dut commit No.              230000, rd_s: x15, rd: 0x0000001f
dut commit No.              231000, rd_s: x15, rd: 0x00000001
dut commit No.              232000, rd_s: x00, rd: 0x00000000
dut commit No.              233000, rd_s: x00, rd: 0x00000000
dut commit No.              234000, rd_s: x12, rd: 0x00000000
dut commit No.              235000, rd_s: x12, rd: 0x00000000
dut commit No.              236000, rd_s: x14, rd: 0xefffe35c
dut commit No.              237000, rd_s: x12, rd: 0x0000006f
dut commit No.              238000, rd_s: x12, rd: 0x00000001
dut commit No.              239000, rd_s: x13, rd: 0x00000003
dut commit No.              240000, rd_s: x15, rd: 0x00000002
dut commit No.              241000, rd_s: x15, rd: 0x0000002e
dut commit No.              242000, rd_s: x00, rd: 0x00000000
dut commit No.              243000, rd_s: x00, rd: 0x00000000
dut commit No.              244000, rd_s: x15, rd: 0x00000000
dut commit No.              245000, rd_s: x15, rd: 0x0000000a
dut commit No.              246000, rd_s: x15, rd: 0x0000007d
dut commit No.              247000, rd_s: x00, rd: 0x00000000
dut commit No.              248000, rd_s: x06, rd: 0x00000160
dut commit No.              249000, rd_s: x12, rd: 0x00000001
dut commit No.              250000, rd_s: x14, rd: 0xefffe3fa
dut commit No.              251000, rd_s: x14, rd: 0xefffe410
dut commit No.              252000, rd_s: x12, rd: 0x00000007
dut commit No.              253000, rd_s: x13, rd: 0x00000001
dut commit No.              254000, rd_s: x13, rd: 0x00000007
dut commit No.              255000, rd_s: x15, rd: 0x00000000
dut commit No.              256000, rd_s: x11, rd: 0x00000020
dut commit No.              257000, rd_s: x00, rd: 0x00000000
dut commit No.              258000, rd_s: x15, rd: 0x00000001
dut commit No.              259000, rd_s: x16, rd: 0x00000b87
dut commit No.              260000, rd_s: x15, rd: 0x00000001
dut commit No.              261000, rd_s: x00, rd: 0x00000000
dut commit No.              262000, rd_s: x00, rd: 0x00000000
dut commit No.              263000, rd_s: x12, rd: 0x00000000
dut commit No.              264000, rd_s: x14, rd: 0xefffe4a0
dut commit No.              265000, rd_s: x14, rd: 0xefffe4ae
dut commit No.              266000, rd_s: x12, rd: 0x0000001c
dut commit No.              267000, rd_s: x17, rd: 0xeffff84c
dut commit No.              268000, rd_s: x13, rd: 0x00000005
dut commit No.              269000, rd_s: x15, rd: 0x0000000c
dut commit No.              270000, rd_s: x15, rd: 0x00000000
dut commit No.              271000, rd_s: x00, rd: 0x00000000
dut commit No.              272000, rd_s: x15, rd: 0x0000001c
dut commit No.              273000, rd_s: x15, rd: 0x00000001
dut commit No.              274000, rd_s: x15, rd: 0x00000025
dut commit No.              275000, rd_s: x00, rd: 0x00000000
dut commit No.              276000, rd_s: x00, rd: 0x00000000
dut commit No.              277000, rd_s: x12, rd: 0x00000001
dut commit No.              278000, rd_s: x12, rd: 0x00000001
dut commit No.              279000, rd_s: x14, rd: 0xefffe54c
dut commit No.              280000, rd_s: x12, rd: 0x00000020
dut commit No.              281000, rd_s: x12, rd: 0x00000001
dut commit No.              282000, rd_s: x13, rd: 0x00000003
dut commit No.              283000, rd_s: x15, rd: 0x00000006
dut commit No.              284000, rd_s: x15, rd: 0x00000002
dut commit No.              285000, rd_s: x00, rd: 0x00000000
dut commit No.              286000, rd_s: x00, rd: 0x00000000
dut commit No.              287000, rd_s: x15, rd: 0x00000000
dut commit No.              288000, rd_s: x15, rd: 0x00000000
dut commit No.              289000, rd_s: x15, rd: 0x0000000b
dut commit No.              290000, rd_s: x00, rd: 0x00000000
dut commit No.              291000, rd_s: x06, rd: 0x0000019f
dut commit No.              292000, rd_s: x12, rd: 0x00000001
dut commit No.              293000, rd_s: x14, rd: 0xefffe5f2
dut commit No.              294000, rd_s: x14, rd: 0xefffe600
dut commit No.              295000, rd_s: x12, rd: 0x00000006
dut commit No.              296000, rd_s: x13, rd: 0x00000001
dut commit No.              297000, rd_s: x13, rd: 0x00000007
dut commit No.              298000, rd_s: x15, rd: 0x00000004
dut commit No.              299000, rd_s: x11, rd: 0x00000020
dut commit No.              300000, rd_s: x00, rd: 0x00000000
dut commit No.              301000, rd_s: x15, rd: 0x00000017
dut commit No.              302000, rd_s: x16, rd: 0x00000d7b
dut commit No.              303000, rd_s: x15, rd: 0x00000008
dut commit No.              304000, rd_s: x00, rd: 0x00000000
dut commit No.              305000, rd_s: x00, rd: 0x00000000
dut commit No.              306000, rd_s: x12, rd: 0x00000001
dut commit No.              307000, rd_s: x14, rd: 0xefffe690
dut commit No.              308000, rd_s: x14, rd: 0xefffe6a6
dut commit No.              309000, rd_s: x12, rd: 0x0000001c
dut commit No.              310000, rd_s: x17, rd: 0xeffffa40
dut commit No.              311000, rd_s: x13, rd: 0x00000005
dut commit No.              312000, rd_s: x15, rd: 0x00000042
dut commit No.              313000, rd_s: x15, rd: 0x00000000
dut commit No.              314000, rd_s: x00, rd: 0x00000000
dut commit No.              315000, rd_s: x15, rd: 0x00000001
dut commit No.              316000, rd_s: x15, rd: 0x0000001b
dut commit No.              317000, rd_s: x15, rd: 0x00000001
dut commit No.              318000, rd_s: x00, rd: 0x00000000
dut commit No.              319000, rd_s: x00, rd: 0x00000000
dut commit No.              320000, rd_s: x12, rd: 0x00000000
dut commit No.              321000, rd_s: x12, rd: 0x00000000
dut commit No.              322000, rd_s: x14, rd: 0xefffe744
dut commit No.              323000, rd_s: x12, rd: 0x00000068
dut commit No.              324000, rd_s: x12, rd: 0x00000001
dut commit No.              325000, rd_s: x13, rd: 0x00000003
dut commit No.              326000, rd_s: x15, rd: 0x00000002
dut commit No.              327000, rd_s: x15, rd: 0x0000003e
Monitor: Power Start time is            494583750
*Verdi* : fsdbDumpon - All FSDB files at 494,583,750 ps.
dut commit No.              328000, rd_s: x15, rd: 0x00000000
dut commit No.              329000, rd_s: x16, rd: 0x00000eb5
dut commit No.              330000, rd_s: x15, rd: 0x00000001
dut commit No.              331000, rd_s: x00, rd: 0x00000000
dut commit No.              332000, rd_s: x00, rd: 0x00000000
dut commit No.              333000, rd_s: x12, rd: 0x00000000
dut commit No.              334000, rd_s: x14, rd: 0xefffe7c8
dut commit No.              335000, rd_s: x14, rd: 0xefffe7de
dut commit No.              336000, rd_s: x12, rd: 0x00000019
dut commit No.              337000, rd_s: x17, rd: 0xeffffb7a
dut commit No.              338000, rd_s: x13, rd: 0x00000005
dut commit No.              339000, rd_s: x15, rd: 0x00000002
dut commit No.              340000, rd_s: x15, rd: 0x00000000
dut commit No.              341000, rd_s: x00, rd: 0x00000000
dut commit No.              342000, rd_s: x15, rd: 0x0000000e
dut commit No.              343000, rd_s: x15, rd: 0x0000007b
dut commit No.              344000, rd_s: x15, rd: 0x00000001
dut commit No.              345000, rd_s: x00, rd: 0x00000000
dut commit No.              346000, rd_s: x00, rd: 0x00000000
dut commit No.              347000, rd_s: x12, rd: 0x00000000
dut commit No.              348000, rd_s: x12, rd: 0x00000000
dut commit No.              349000, rd_s: x14, rd: 0xefffe87c
dut commit No.              350000, rd_s: x12, rd: 0x0000006e
dut commit No.              351000, rd_s: x12, rd: 0x00000001
dut commit No.              352000, rd_s: x13, rd: 0x00000003
dut commit No.              353000, rd_s: x15, rd: 0x00000004
dut commit No.              354000, rd_s: x15, rd: 0x000000fe
dut commit No.              355000, rd_s: x00, rd: 0x00000000
dut commit No.              356000, rd_s: x00, rd: 0x00000000
dut commit No.              357000, rd_s: x15, rd: 0x00000000
dut commit No.              358000, rd_s: x15, rd: 0x0000004e
dut commit No.              359000, rd_s: x15, rd: 0x00000003
dut commit No.              360000, rd_s: x00, rd: 0x00000000
dut commit No.              361000, rd_s: x06, rd: 0x00000205
dut commit No.              362000, rd_s: x12, rd: 0x00000000
dut commit No.              363000, rd_s: x14, rd: 0xefffe922
dut commit No.              364000, rd_s: x14, rd: 0xefffe930
dut commit No.              365000, rd_s: x12, rd: 0x00000007
dut commit No.              366000, rd_s: x13, rd: 0x00000001
dut commit No.              367000, rd_s: x13, rd: 0x00000007
dut commit No.              368000, rd_s: x15, rd: 0x00000002
dut commit No.              369000, rd_s: x11, rd: 0x00000020
dut commit No.              370000, rd_s: x00, rd: 0x00000000
dut commit No.              371000, rd_s: x15, rd: 0x00000016
dut commit No.              372000, rd_s: x16, rd: 0x000010a9
dut commit No.              373000, rd_s: x15, rd: 0x00000002
dut commit No.              374000, rd_s: x00, rd: 0x00000000
dut commit No.              375000, rd_s: x00, rd: 0x00000000
dut commit No.              376000, rd_s: x12, rd: 0x00000000
dut commit No.              377000, rd_s: x14, rd: 0xefffe9c0
dut commit No.              378000, rd_s: x14, rd: 0xefffe9ce
dut commit No.              379000, rd_s: x12, rd: 0x0000001c
dut commit No.              380000, rd_s: x17, rd: 0xeffffd6e
dut commit No.              381000, rd_s: x13, rd: 0x00000005
dut commit No.              382000, rd_s: x15, rd: 0x00000034
dut commit No.              383000, rd_s: x15, rd: 0x00000000
dut commit No.              384000, rd_s: x00, rd: 0x00000000
dut commit No.              385000, rd_s: x15, rd: 0x00000000
dut commit No.              386000, rd_s: x15, rd: 0x00000007
dut commit No.              387000, rd_s: x15, rd: 0x00000059
dut commit No.              388000, rd_s: x00, rd: 0x00000000
dut commit No.              389000, rd_s: x00, rd: 0x00000000
dut commit No.              390000, rd_s: x12, rd: 0x00000001
dut commit No.              391000, rd_s: x12, rd: 0x00000000
dut commit No.              392000, rd_s: x14, rd: 0xefffea74
dut commit No.              393000, rd_s: x12, rd: 0x00000062
dut commit No.              394000, rd_s: x12, rd: 0x00000001
dut commit No.              395000, rd_s: x13, rd: 0x00000003
dut commit No.              396000, rd_s: x15, rd: 0x00000000
dut commit No.              397000, rd_s: x15, rd: 0x0000000e
dut commit No.              398000, rd_s: x00, rd: 0x00000000
dut commit No.              399000, rd_s: x00, rd: 0x00000000
dut commit No.              400000, rd_s: x15, rd: 0x00000031
dut commit No.              401000, rd_s: x15, rd: 0x00000000
dut commit No.              402000, rd_s: x15, rd: 0x00000033
dut commit No.              403000, rd_s: x00, rd: 0x00000000
dut commit No.              404000, rd_s: x06, rd: 0x00000243
dut commit No.              405000, rd_s: x12, rd: 0x00000001
dut commit No.              406000, rd_s: x14, rd: 0xefffeb12
dut commit No.              407000, rd_s: x14, rd: 0xefffeb20
dut commit No.              408000, rd_s: x12, rd: 0x00000006
dut commit No.              409000, rd_s: x13, rd: 0x00000001
dut commit No.              410000, rd_s: x13, rd: 0x00000007
dut commit No.              411000, rd_s: x15, rd: 0x0000002c
dut commit No.              412000, rd_s: x11, rd: 0x00000020
dut commit No.              413000, rd_s: x00, rd: 0x00000000
dut commit No.              414000, rd_s: x15, rd: 0x00000001
dut commit No.              415000, rd_s: x16, rd: 0x0000129d
dut commit No.              416000, rd_s: x15, rd: 0x00000000
dut commit No.              417000, rd_s: x00, rd: 0x00000000
dut commit No.              418000, rd_s: x00, rd: 0x00000000
dut commit No.              419000, rd_s: x12, rd: 0x00000000
dut commit No.              420000, rd_s: x14, rd: 0xefffebb0
dut commit No.              421000, rd_s: x14, rd: 0xefffebc6
dut commit No.              422000, rd_s: x12, rd: 0x0000001b
dut commit No.              423000, rd_s: x17, rd: 0xefffff62
dut commit No.              424000, rd_s: x13, rd: 0x00000005
dut commit No.              425000, rd_s: x15, rd: 0x00000000
dut commit No.              426000, rd_s: x15, rd: 0x00000000
dut commit No.              427000, rd_s: x00, rd: 0x00000000
dut commit No.              428000, rd_s: x15, rd: 0x00000004
dut commit No.              429000, rd_s: x15, rd: 0x0000001f
dut commit No.              430000, rd_s: x15, rd: 0x0000000d
dut commit No.              431000, rd_s: x00, rd: 0x00000000
dut commit No.              432000, rd_s: x00, rd: 0x00000000
dut commit No.              433000, rd_s: x12, rd: 0x00000000
dut commit No.              434000, rd_s: x12, rd: 0x00000000
dut commit No.              435000, rd_s: x14, rd: 0xefffec64
Monitor: Power Stop time is            623280750
*Verdi* : fsdbDumpoff - All FSDB files at 623,280,750 ps.
Monitor: Segment Stop time is            623285250
Monitor: Segment IPC: 1.089661
Monitor: Segment Time:            591943500
$finish called from file "/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hvl/common/top_tb.svh", line 30.
$finish at simulation time            623357250
           V C S   S i m u l a t i o n   R e p o r t 
Time: 623357250 ps
CPU Time:    171.560 seconds;       Data structure size:   1.2Mb
Sun May 11 16:47:17 2025
1.089661
591943500
cd ../compression/vcs && fsdb2saif -licqueue dump.fsdb -bt 494583750ps -et 623280750ps -s top_tb/dut
logDir = /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/compression/vcs/fsdb2saifLog
done
dump.fsdb.saif is generated successfully.

                                 fsdb2saif (R)

                 Version W-2024.09 for linux64 - Aug 17, 2024 

                    Copyright (c) 1999 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
mkdir -p ../compression/reports outputs
export ECE411_SAIF_FILE=../compression/vcs/dump.fsdb.saif ;\
export ECE411_SAIF_TOP=top_tb/dut ;\
export ECE411_POWER_RPT_PATH=../compression/reports ;\
dc_shell -f power.tcl |& tee ../compression/reports/power.log
Information: License queuing is enabled. (DCSH-18)

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version W-2024.09 for linux64 - Aug 27, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Sun May 11 16:47:35 2025
Hostname:           9a9315923d99
CPU Model:          Intel(R) Xeon(R) Gold 6330 CPU @ 2.00GHz
CPU Details:        Cores = 1 : Sockets = 1 : Cache Size = 43008 KB : Freq = 0.80 GHz
OS:                 Linux 4.18.0-553.32.1.el8_10.x86_64
RAM:                250 GB (Free 198 GB)
Swap:                 3 GB (Free   3 GB)
Work Filesystem:    /srv/tmp mounted to exodus.csl.illinois.edu:/home/zaizhou3/scratch/ece411ag
Tmp Filesystem:     /tmp mounted to tmpfs
Work Disk:          510 GB (Free 509 GB)
Tmp Disk:           125 GB (Free 125 GB)

CPU Load: 1369%, Ram Free: 198 GB, Swap Free: 3 GB, Work Disk Free: 509 GB, Tmp Disk Free: 125 GB
set symbol_library [list generic.sdb]
generic.sdb
set synthetic_library [list dw_foundation.sldb]
dw_foundation.sldb
set target_library [getenv STD_CELL_LIB]
/srv/ece411ag/freepdk-45nm/stdcells.db
set sram_library [getenv SRAM_LIB]
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db
if {$sram_library eq ""} {
   set link_library [list "*" $target_library $synthetic_library]
} else {
   set link_library [list "*" $target_library $synthetic_library $sram_library]
}
* /srv/ece411ag/freepdk-45nm/stdcells.db dw_foundation.sldb {/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db}
get_license DC-Ultra-Features
1
get_license DC-Ultra-Opt
1
read_file -format ddc outputs/synth.ddc
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/software/Synopsys-2024_x86_64/syn/W-2024.09/libraries/syn/dw_foundation.sldb'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db'
Loading db file '/software/Synopsys-2024_x86_64/syn/W-2024.09/libraries/syn/gtech.db'
Loading db file '/software/Synopsys-2024_x86_64/syn/W-2024.09/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'mp_cache_tag_array_TT_1p0V_25C_lib'
  Loading link library 'mp_cache_data_array_TT_1p0V_25C_lib'
  Loading link library 'gshare_data_array_TT_1p0V_25C_lib'
  Loading link library 'gtech'
Reading ddc file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/outputs/synth.ddc'.
Information: Checking out the license 'DesignWare'. (SEC-104)
Loaded 435 designs.
Current design is 'cpu'.
cpu icache dcache instruction_queue_QUEUE_SIZE16 reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2 regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4 arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2 memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4 branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4 SNPS_CLOCK_GATE_HIGH_cache_adapter_1 SNPS_CLOCK_GATE_HIGH_fetch_1 SNPS_CLOCK_GATE_HIGH_fetch_0 SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_1 SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_0 SNPS_CLOCK_GATE_HIGH_cache_adapter_0 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_0 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_1 multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_1 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_2 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_3 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_4 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_5 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_6 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_7 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_8 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_9 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_10 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_11 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_12 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_13 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_14 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_15 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_16 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_17 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_18 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_19 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_20 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_21 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_22 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_23 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_24 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_25 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_26 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_27 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_28 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_29 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_30 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_31 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_32 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_33 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_34 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_0 SNPS_CLOCK_GATE_HIGH_icache_0 SNPS_CLOCK_GATE_HIGH_icache_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_15 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_14 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_13 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_12 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_11 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_10 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_9 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_8 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_7 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_6 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_5 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_4 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_1 SNPS_CLOCK_GATE_HIGH_dcache_0 SNPS_CLOCK_GATE_HIGH_dcache_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_15 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_14 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_13 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_12 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_11 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_10 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_9 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_8 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_7 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_6 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_5 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_4 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_7 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_6 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_5 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_4 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_1 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_0 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_18 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_17 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_16 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_15 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_14 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_13 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_12 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_11 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_10 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_9 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_8 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_7 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_6 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_5 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_4 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_3 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_2 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_1 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_0 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_98 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_97 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_96 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_95 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_94 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_93 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_92 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_91 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_90 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_89 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_88 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_87 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_86 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_85 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_84 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_83 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_82 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_81 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_80 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_79 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_78 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_77 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_76 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_75 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_74 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_73 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_72 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_71 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_70 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_69 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_68 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_67 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_66 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_65 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_64 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_63 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_62 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_61 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_60 
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_59 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_58 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_57 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_56 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_55 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_54 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_53 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_52 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_51 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_50 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_49 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_48 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_47 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_46 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_45 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_44 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_43 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_42 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_41 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_40 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_39 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_38 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_37 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_36 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_35 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_34 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_33 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_32 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_31 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_30 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_29 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_28 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_27 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_26 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_25 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_24 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_23 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_22 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_21 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_20 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_19 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_18 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_17 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_16 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_15 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_14 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_13 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_12 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_11 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_10 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_9 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_8 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_7 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_6 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_5 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_4 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_3 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_2 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_1 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_64 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_63 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_62 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_61 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_60 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_59 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_58 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_57 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_56 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_55 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_54 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_53 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_52 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_51 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_50 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_49 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_48 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_47 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_46 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_45 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_44 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_43 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_42 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_41 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_40 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_39 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_38 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_37 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_36 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_35 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_34 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_32 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_31 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_30 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_29 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_28 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_27 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_26 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_25 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_24 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_23 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_22 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_21 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_20 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_19 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_18 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_17 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_16 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_15 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_14 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_13 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_12 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_11 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_10 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_9 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_8 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_7 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_6 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_5 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_4 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_3 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_2 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_1 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_0 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_47 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_46 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_45 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_44 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_43 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_42 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_41 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_40 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_39 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_38 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_37 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_36 
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_35 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_34 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_33 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_32 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_31 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_30 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_29 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_28 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_27 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_26 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_25 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_24 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_23 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_22 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_21 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_20 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_19 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_18 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_17 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_16 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_15 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_14 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_13 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_12 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_11 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_10 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_9 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_8 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_7 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_6 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_5 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_4 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_3 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_2 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_1 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_0 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_80 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_79 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_78 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_77 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_76 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_75 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_74 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_73 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_72 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_71 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_70 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_69 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_68 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_67 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_66 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_65 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_64 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_63 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_62 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_61 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_60 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_59 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_58 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_57 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_56 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_55 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_54 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_53 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_52 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_51 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_50 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_49 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_48 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_47 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_46 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_45 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_44 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_43 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_42 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_41 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_40 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_39 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_38 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_37 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_36 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_35 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_34 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_33 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_32 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_31 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_30 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_29 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_28 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_27 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_26 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_25 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_24 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_23 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_22 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_21 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_20 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_19 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_18 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_17 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_16 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_15 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_14 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_13 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_12 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_11 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_10 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_9 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_8 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_7 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_6 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_5 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_4 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_3 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_2 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_1 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_0 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_23 
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_22 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_21 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_20 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_19 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_18 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_17 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_16 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_15 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_14 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_13 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_12 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_11 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_10 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_9 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_8 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_7 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_6 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_5 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_4 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_3 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_2 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_1
read_saif -input [getenv ECE411_SAIF_FILE] -instance [getenv ECE411_SAIF_TOP]
Warning: There are 90608 objects not found during annotation. (PWR-452)
1
report_power -analysis_effort high -hierarchy > [getenv ECE411_POWER_RPT_PATH]/power.rpt
report_power -analysis_effort high > [getenv ECE411_POWER_RPT_PATH]/power2.rpt
exit

Memory usage for this session 388 Mbytes.
Memory usage for this session including child processes 388 Mbytes.
CPU usage for this session 36 seconds ( 0.01 hours ).
Elapsed time for this session 36 seconds ( 0.01 hours ).

Thank you...
Information: Updating design information... (UID-85)
Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: There are 7 switching activity information conflicts. (PWR-19)
Information: Propagating switching activity (high effort zero delay simulation). (PWR-6)
Warning: Invalid switching activity annotation on constant net(s) is being ignored. (PWR-421)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort high
Design : cpu
Version: W-2024.09
Date   : Sun May 11 16:48:04 2025
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /srv/ece411ag/freepdk-45nm/stdcells.db)
    mp_cache_tag_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db)
    mp_cache_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db)
    gshare_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
cpu                    5K_hvratio_1_1    NangateOpenCellLibrary
icache                 5K_hvratio_1_1    NangateOpenCellLibrary
dcache                 5K_hvratio_1_1    NangateOpenCellLibrary
instruction_queue_QUEUE_SIZE16
                       5K_hvratio_1_1    NangateOpenCellLibrary
reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2
                       5K_hvratio_1_1    NangateOpenCellLibrary
regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4
                       5K_hvratio_1_1    NangateOpenCellLibrary
arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2
                       5K_hvratio_1_1    NangateOpenCellLibrary
memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_98
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_97
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_96
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_95
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_94
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_93
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_92
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_91
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_90
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_89
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_88
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_87
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_86
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_85
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_84
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_83
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_82
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_81
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
cpu                                    8.05e+03 4.41e+04 4.05e+06 5.62e+04 100.0
  mul_div_station/divider (multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0)
                                         47.200 1.01e+04 4.46e+05 1.06e+04  18.8
  branch_station (branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4)
                                        412.249 1.76e+03 2.31e+05 2.40e+03   4.3
  memory_station (memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4)
                                       1.15e+03 3.85e+03 4.44e+05 5.45e+03   9.7
  arithmetic_station (arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2)
                                        847.474 3.15e+03 6.72e+05 4.67e+03   8.3
  regfile (regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4)
                                        337.914 1.21e+03 2.94e+05 1.85e+03   3.3
  reorder_buffer (reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2)
                                       1.67e+03 5.73e+03 6.29e+05 8.03e+03  14.3
  instruction_queue (instruction_queue_QUEUE_SIZE16)
                                       1.28e+03 3.23e+03 3.42e+05 4.85e+03   8.6
  dcache (dcache)                       583.520 5.14e+03 2.07e+05 5.93e+03  10.6
  icache (icache)                       369.888 3.58e+03 1.41e+05 4.09e+03   7.3
1
 
****************************************
Report : power
        -analysis_effort high
Design : cpu
Version: W-2024.09
Date   : Sun May 11 16:48:06 2025
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /srv/ece411ag/freepdk-45nm/stdcells.db)
    mp_cache_tag_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db)
    mp_cache_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db)
    gshare_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
cpu                    5K_hvratio_1_1    NangateOpenCellLibrary
icache                 5K_hvratio_1_1    NangateOpenCellLibrary
dcache                 5K_hvratio_1_1    NangateOpenCellLibrary
instruction_queue_QUEUE_SIZE16
                       5K_hvratio_1_1    NangateOpenCellLibrary
reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2
                       5K_hvratio_1_1    NangateOpenCellLibrary
regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4
                       5K_hvratio_1_1    NangateOpenCellLibrary
arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2
                       5K_hvratio_1_1    NangateOpenCellLibrary
memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_98
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_97
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_96
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_95
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_94
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_93
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_92
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_91
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_90
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_89
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_88
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_87
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_86
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_85
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_84
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_83
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_82
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_81
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  =  44.1136 mW   (85%)
  Net Switching Power  =   8.0458 mW   (15%)
                         ---------
Total Dynamic Power    =  52.1594 mW  (100%)

Cell Leakage Power     =   4.0453 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory         7.7710e+03           98.4288        4.2990e+04        7.9124e+03  (  14.08%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network  3.4228e+04        5.9329e+03        2.5210e+04        4.0186e+04  (  71.50%)  i
register         737.8730          352.3763        1.1729e+06        2.2633e+03  (   4.03%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.3764e+03        1.6621e+03        2.8042e+06        5.8427e+03  (  10.40%)
--------------------------------------------------------------------------------------------------
Total          4.4114e+04 uW     8.0458e+03 uW     4.0453e+06 nW     5.6205e+04 uW
1
56.204699999999995
 
 ``` 

 </details> 
<details><summary>fft ✅</summary> 

 ``` 
 mkdir -p spike
rm -f vcs/dump.fsdb
cd vcs && ./top_tb -l simulation.log -exitstatus -suppress=ASLR_DETECTED_INFO \
	+NO_DUMP_ALL_ECE411 \
	+TIMEOUT_ECE411=23334740 \
	+CLOCK_PERIOD_PS_ECE411=1500 \
	+BRAM_0_ON_X_ECE411=1 \
	+MEMLST_ECE411="/srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/fft/memory_32.lst" \
	+ELF_ECE411="/srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/fft/fft.elf"
Chronologic VCS simulator copyright 1991-2024
Contains Synopsys proprietary information.
Compiler version W-2024.09_Full64; Runtime version W-2024.09_Full64;  May 11 16:45 2025
using elf file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/fft/fft.elf
*Verdi* Loading libsscore_vcs202409.so
FSDB Dumper for VCS, Release Verdi_W-2024.09, Linux x86_64/64bit, 08/17/2024
(C) 1996 - 2024 by Synopsys, Inc.
*Verdi* : Create FSDB file 'dump.fsdb'
*Verdi* : Begin traversing the scope (top_tb.dut), layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : fsdbDumpoff - All FSDB files at 0 ps.
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/fft/memory_32.lst
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/fft/memory_32.lst
dut commit No.                   0, rd_s: x00, rd: 0x00000000
dut commit No.                1000, rd_s: x00, rd: 0x00000000
dut commit No.                2000, rd_s: x11, rd: 0x00aa03c3
dut commit No.                3000, rd_s: x00, rd: 0x00000000
dut commit No.                4000, rd_s: x00, rd: 0x00000000
dut commit No.                5000, rd_s: x00, rd: 0x00000000
Monitor: Segment Start time is             39899250
dut commit No.                6000, rd_s: x14, rd: 0x00000000
dut commit No.                7000, rd_s: x15, rd: 0x000000b4
dut commit No.                8000, rd_s: x15, rd: 0x0000008b
dut commit No.                9000, rd_s: x15, rd: 0x00000083
dut commit No.               10000, rd_s: x13, rd: 0x00000099
dut commit No.               11000, rd_s: x15, rd: 0x000001a9
dut commit No.               12000, rd_s: x10, rd: 0x00e38000
dut commit No.               13000, rd_s: x14, rd: 0x00000000
dut commit No.               14000, rd_s: x15, rd: 0x0000049c
dut commit No.               15000, rd_s: x15, rd: 0x000000e9
dut commit No.               16000, rd_s: x15, rd: 0x000000f9
dut commit No.               17000, rd_s: x13, rd: 0x00000193
dut commit No.               18000, rd_s: x15, rd: 0x00000305
dut commit No.               19000, rd_s: x10, rd: 0x01458000
dut commit No.               20000, rd_s: x14, rd: 0x00000000
dut commit No.               21000, rd_s: x14, rd: 0x00000000
dut commit No.               22000, rd_s: x14, rd: 0x00000000
dut commit No.               23000, rd_s: x15, rd: 0xefffe190
dut commit No.               24000, rd_s: x15, rd: 0x000000c4
dut commit No.               25000, rd_s: x15, rd: 0x000003a0
dut commit No.               26000, rd_s: x12, rd: 0x0000165c
dut commit No.               27000, rd_s: x15, rd: 0x00048000
dut commit No.               28000, rd_s: x14, rd: 0x00000000
dut commit No.               29000, rd_s: x14, rd: 0x00000000
dut commit No.               30000, rd_s: x15, rd: 0xefffe578
dut commit No.               31000, rd_s: x15, rd: 0x00000122
dut commit No.               32000, rd_s: x15, rd: 0x0000008c
dut commit No.               33000, rd_s: x12, rd: 0x000030ba
dut commit No.               34000, rd_s: x15, rd: 0x01658000
dut commit No.               35000, rd_s: x11, rd: 0x000001e3
dut commit No.               36000, rd_s: x00, rd: 0x00000000
dut commit No.               37000, rd_s: x14, rd: 0x00000000
dut commit No.               38000, rd_s: x15, rd: 0x00000b80
dut commit No.               39000, rd_s: x14, rd: 0x00008000
dut commit No.               40000, rd_s: x15, rd: 0x000001fa
dut commit No.               41000, rd_s: x15, rd: 0xefffe22a
dut commit No.               42000, rd_s: x11, rd: 0x00001859
dut commit No.               43000, rd_s: x00, rd: 0x00000000
dut commit No.               44000, rd_s: x14, rd: 0x00000000
dut commit No.               45000, rd_s: x15, rd: 0x000021f6
dut commit No.               46000, rd_s: x14, rd: 0x00000000
dut commit No.               47000, rd_s: x15, rd: 0x000002b6
dut commit No.               48000, rd_s: x15, rd: 0xefffe316
dut commit No.               49000, rd_s: x00, rd: 0x00000000
dut commit No.               50000, rd_s: x14, rd: 0x00000000
dut commit No.               51000, rd_s: x15, rd: 0x00000730
dut commit No.               52000, rd_s: x14, rd: 0x80008000
dut commit No.               53000, rd_s: x15, rd: 0x000003da
dut commit No.               54000, rd_s: x15, rd: 0xefffd18a
dut commit No.               55000, rd_s: x10, rd: 0x00001409
dut commit No.               56000, rd_s: x00, rd: 0x00000000
dut commit No.               57000, rd_s: x14, rd: 0x00000000
dut commit No.               58000, rd_s: x15, rd: 0x00001da6
dut commit No.               59000, rd_s: x14, rd: 0x00000000
dut commit No.               60000, rd_s: x15, rd: 0x00000096
dut commit No.               61000, rd_s: x15, rd: 0xefffd276
dut commit No.               62000, rd_s: x10, rd: 0x00002a7f
dut commit No.               63000, rd_s: x00, rd: 0x00000000
dut commit No.               64000, rd_s: x00, rd: 0x00000000
dut commit No.               65000, rd_s: x00, rd: 0x00000000
dut commit No.               66000, rd_s: x13, rd: 0x000000cd
dut commit No.               67000, rd_s: x00, rd: 0x00000000
dut commit No.               68000, rd_s: x14, rd: 0x00000164
dut commit No.               69000, rd_s: x13, rd: 0x0000001e
dut commit No.               70000, rd_s: x13, rd: 0x00000000
dut commit No.               71000, rd_s: x06, rd: 0xefffae60
dut commit No.               72000, rd_s: x15, rd: 0x00000000
dut commit No.               73000, rd_s: x31, rd: 0x00000000
dut commit No.               74000, rd_s: x31, rd: 0x00000000
dut commit No.               75000, rd_s: x00, rd: 0x00000000
dut commit No.               76000, rd_s: x15, rd: 0x00000001
dut commit No.               77000, rd_s: x12, rd: 0x00008000
dut commit No.               78000, rd_s: x15, rd: 0x00000000
dut commit No.               79000, rd_s: x14, rd: 0x00000000
dut commit No.               80000, rd_s: x14, rd: 0x00000000
dut commit No.               81000, rd_s: x11, rd: 0x00000000
dut commit No.               82000, rd_s: x17, rd: 0xefffae74
dut commit No.               83000, rd_s: x09, rd: 0xefffaf28
dut commit No.               84000, rd_s: x11, rd: 0x00000004
dut commit No.               85000, rd_s: x31, rd: 0x00000000
dut commit No.               86000, rd_s: x11, rd: 0x00008000
dut commit No.               87000, rd_s: x14, rd: 0xffffffff
dut commit No.               88000, rd_s: x00, rd: 0x00000000
dut commit No.               89000, rd_s: x00, rd: 0x00000000
dut commit No.               90000, rd_s: x31, rd: 0x00000000
dut commit No.               91000, rd_s: x11, rd: 0x00000000
dut commit No.               92000, rd_s: x13, rd: 0x00000000
dut commit No.               93000, rd_s: x14, rd: 0x00000000
dut commit No.               94000, rd_s: x31, rd: 0x00000000
dut commit No.               95000, rd_s: x00, rd: 0x00000000
dut commit No.               96000, rd_s: x15, rd: 0x00000000
dut commit No.               97000, rd_s: x00, rd: 0x00000000
dut commit No.               98000, rd_s: x14, rd: 0x00000000
dut commit No.               99000, rd_s: x14, rd: 0x00000000
dut commit No.              100000, rd_s: x11, rd: 0x00008000
dut commit No.              101000, rd_s: x22, rd: 0xefffae20
dut commit No.              102000, rd_s: x15, rd: 0xefffaf10
dut commit No.              103000, rd_s: x28, rd: 0x00000000
dut commit No.              104000, rd_s: x11, rd: 0x00000000
dut commit No.              105000, rd_s: x14, rd: 0x00000000
dut commit No.              106000, rd_s: x00, rd: 0x00000000
dut commit No.              107000, rd_s: x13, rd: 0x00000000
dut commit No.              108000, rd_s: x13, rd: 0x00000000
dut commit No.              109000, rd_s: x15, rd: 0x00000000
dut commit No.              110000, rd_s: x15, rd: 0x00000000
dut commit No.              111000, rd_s: x00, rd: 0x00000000
dut commit No.              112000, rd_s: x14, rd: 0x00000000
dut commit No.              113000, rd_s: x14, rd: 0xefffae64
dut commit No.              114000, rd_s: x00, rd: 0x00000000
dut commit No.              115000, rd_s: x14, rd: 0x00000000
dut commit No.              116000, rd_s: x13, rd: 0x00000000
dut commit No.              117000, rd_s: x07, rd: 0x00000000
dut commit No.              118000, rd_s: x17, rd: 0xefffb0d8
dut commit No.              119000, rd_s: x14, rd: 0x00000000
dut commit No.              120000, rd_s: x13, rd: 0x00000000
dut commit No.              121000, rd_s: x13, rd: 0x00000000
dut commit No.              122000, rd_s: x14, rd: 0x00000000
dut commit No.              123000, rd_s: x31, rd: 0x00000000
dut commit No.              124000, rd_s: x14, rd: 0x00000000
dut commit No.              125000, rd_s: x11, rd: 0x00000000
dut commit No.              126000, rd_s: x12, rd: 0xefffb0bc
dut commit No.              127000, rd_s: x24, rd: 0x00000001
dut commit No.              128000, rd_s: x16, rd: 0x00008000
dut commit No.              129000, rd_s: x28, rd: 0xffffffff
dut commit No.              130000, rd_s: x12, rd: 0xf0000000
dut commit No.              131000, rd_s: x31, rd: 0x00000000
dut commit No.              132000, rd_s: x15, rd: 0x00000000
dut commit No.              133000, rd_s: x28, rd: 0x00000000
dut commit No.              134000, rd_s: x11, rd: 0x00000000
dut commit No.              135000, rd_s: x14, rd: 0x00000000
dut commit No.              136000, rd_s: x31, rd: 0x00000000
dut commit No.              137000, rd_s: x05, rd: 0x00000000
dut commit No.              138000, rd_s: x14, rd: 0x00000000
dut commit No.              139000, rd_s: x02, rd: 0xefffae30
dut commit No.              140000, rd_s: x00, rd: 0x00000000
dut commit No.              141000, rd_s: x15, rd: 0x00000000
dut commit No.              142000, rd_s: x30, rd: 0x00000000
dut commit No.              143000, rd_s: x13, rd: 0x00000000
dut commit No.              144000, rd_s: x13, rd: 0x00000000
dut commit No.              145000, rd_s: x15, rd: 0x00000000
dut commit No.              146000, rd_s: x15, rd: 0x00000000
dut commit No.              147000, rd_s: x31, rd: 0x00000000
dut commit No.              148000, rd_s: x14, rd: 0x00000000
dut commit No.              149000, rd_s: x13, rd: 0x00000000
dut commit No.              150000, rd_s: x29, rd: 0x00000000
dut commit No.              151000, rd_s: x11, rd: 0x00000000
dut commit No.              152000, rd_s: x00, rd: 0x00000000
dut commit No.              153000, rd_s: x15, rd: 0x00000001
dut commit No.              154000, rd_s: x28, rd: 0x00000000
dut commit No.              155000, rd_s: x15, rd: 0x00000000
dut commit No.              156000, rd_s: x15, rd: 0x00000000
dut commit No.              157000, rd_s: x28, rd: 0x00000000
dut commit No.              158000, rd_s: x28, rd: 0x00000000
dut commit No.              159000, rd_s: x05, rd: 0xefffaec8
dut commit No.              160000, rd_s: x29, rd: 0x00000000
dut commit No.              161000, rd_s: x11, rd: 0x00000000
dut commit No.              162000, rd_s: x15, rd: 0x00000000
dut commit No.              163000, rd_s: x31, rd: 0x00000000
dut commit No.              164000, rd_s: x14, rd: 0xffffffff
dut commit No.              165000, rd_s: x00, rd: 0x00000000
dut commit No.              166000, rd_s: x28, rd: 0x00000000
dut commit No.              167000, rd_s: x15, rd: 0x00000000
dut commit No.              168000, rd_s: x13, rd: 0x80000000
dut commit No.              169000, rd_s: x13, rd: 0x00000000
dut commit No.              170000, rd_s: x29, rd: 0xffffffff
dut commit No.              171000, rd_s: x28, rd: 0x00000000
dut commit No.              172000, rd_s: x15, rd: 0x00000000
dut commit No.              173000, rd_s: x14, rd: 0x00000000
dut commit No.              174000, rd_s: x14, rd: 0x00000000
dut commit No.              175000, rd_s: x14, rd: 0x00000000
dut commit No.              176000, rd_s: x15, rd: 0x00000000
dut commit No.              177000, rd_s: x14, rd: 0x00000000
dut commit No.              178000, rd_s: x14, rd: 0x00000000
dut commit No.              179000, rd_s: x28, rd: 0x00000000
dut commit No.              180000, rd_s: x28, rd: 0x00000000
dut commit No.              181000, rd_s: x14, rd: 0x00000000
dut commit No.              182000, rd_s: x13, rd: 0x00000000
dut commit No.              183000, rd_s: x15, rd: 0x00000000
dut commit No.              184000, rd_s: x14, rd: 0x00000000
dut commit No.              185000, rd_s: x14, rd: 0x00000000
dut commit No.              186000, rd_s: x28, rd: 0x00000000
dut commit No.              187000, rd_s: x28, rd: 0x00000000
dut commit No.              188000, rd_s: x14, rd: 0x00000000
dut commit No.              189000, rd_s: x28, rd: 0x00000000
dut commit No.              190000, rd_s: x30, rd: 0x00000000
dut commit No.              191000, rd_s: x31, rd: 0x00000000
dut commit No.              192000, rd_s: x05, rd: 0x00000000
dut commit No.              193000, rd_s: x12, rd: 0xefffb678
dut commit No.              194000, rd_s: x15, rd: 0xefffb598
dut commit No.              195000, rd_s: x12, rd: 0x00008000
dut commit No.              196000, rd_s: x01, rd: 0xaaaac0e0
dut commit No.              197000, rd_s: x29, rd: 0x00008000
dut commit No.              198000, rd_s: x14, rd: 0x00000000
dut commit No.              199000, rd_s: x16, rd: 0x00007fff
dut commit No.              200000, rd_s: x14, rd: 0x00000000
dut commit No.              201000, rd_s: x01, rd: 0xaaaac0e0
dut commit No.              202000, rd_s: x14, rd: 0x00000000
dut commit No.              203000, rd_s: x15, rd: 0x00000000
dut commit No.              204000, rd_s: x06, rd: 0xefffaeb8
dut commit No.              205000, rd_s: x30, rd: 0x00000000
dut commit No.              206000, rd_s: x31, rd: 0x00000000
dut commit No.              207000, rd_s: x00, rd: 0x00000000
dut commit No.              208000, rd_s: x22, rd: 0xefffae70
dut commit No.              209000, rd_s: x00, rd: 0x00000000
dut commit No.              210000, rd_s: x28, rd: 0x0000ffff
dut commit No.              211000, rd_s: x30, rd: 0x00000000
dut commit No.              212000, rd_s: x15, rd: 0x00000000
dut commit No.              213000, rd_s: x11, rd: 0x00000000
dut commit No.              214000, rd_s: x09, rd: 0xefffaec8
dut commit No.              215000, rd_s: x00, rd: 0x00000000
dut commit No.              216000, rd_s: x14, rd: 0x00000000
dut commit No.              217000, rd_s: x31, rd: 0x00000000
dut commit No.              218000, rd_s: x11, rd: 0x00000000
dut commit No.              219000, rd_s: x13, rd: 0x00000000
dut commit No.              220000, rd_s: x15, rd: 0xefffb180
dut commit No.              221000, rd_s: x00, rd: 0x00000000
dut commit No.              222000, rd_s: x20, rd: 0x00000001
dut commit No.              223000, rd_s: x14, rd: 0x00000000
dut commit No.              224000, rd_s: x02, rd: 0xefffae30
dut commit No.              225000, rd_s: x09, rd: 0xefffafc4
dut commit No.              226000, rd_s: x14, rd: 0xffffffff
dut commit No.              227000, rd_s: x14, rd: 0x00000000
dut commit No.              228000, rd_s: x00, rd: 0x00000000
dut commit No.              229000, rd_s: x13, rd: 0x00000000
dut commit No.              230000, rd_s: x15, rd: 0x00000000
dut commit No.              231000, rd_s: x11, rd: 0x00000000
dut commit No.              232000, rd_s: x30, rd: 0xffff8000
dut commit No.              233000, rd_s: x14, rd: 0x00000000
dut commit No.              234000, rd_s: x20, rd: 0x00000002
dut commit No.              235000, rd_s: x14, rd: 0x00000000
dut commit No.              236000, rd_s: x13, rd: 0x00000000
dut commit No.              237000, rd_s: x13, rd: 0x0000ffff
dut commit No.              238000, rd_s: x13, rd: 0x00000000
dut commit No.              239000, rd_s: x13, rd: 0xffffffff
dut commit No.              240000, rd_s: x14, rd: 0x00000000
dut commit No.              241000, rd_s: x09, rd: 0xefffb028
dut commit No.              242000, rd_s: x15, rd: 0x00000000
dut commit No.              243000, rd_s: x13, rd: 0x00000000
dut commit No.              244000, rd_s: x14, rd: 0x00000000
dut commit No.              245000, rd_s: x09, rd: 0xefffb584
dut commit No.              246000, rd_s: x15, rd: 0x00000000
dut commit No.              247000, rd_s: x14, rd: 0x00000000
dut commit No.              248000, rd_s: x14, rd: 0x00000000
dut commit No.              249000, rd_s: x28, rd: 0x00000000
dut commit No.              250000, rd_s: x28, rd: 0x00000000
dut commit No.              251000, rd_s: x13, rd: 0x0000002f
dut commit No.              252000, rd_s: x00, rd: 0x00000000
dut commit No.              253000, rd_s: x00, rd: 0x00000000
dut commit No.              254000, rd_s: x11, rd: 0x00000000
dut commit No.              255000, rd_s: x11, rd: 0x00000001
dut commit No.              256000, rd_s: x14, rd: 0x00000000
dut commit No.              257000, rd_s: x00, rd: 0x00000000
dut commit No.              258000, rd_s: x19, rd: 0xefffae30
dut commit No.              259000, rd_s: x14, rd: 0x00000000
dut commit No.              260000, rd_s: x00, rd: 0x00000000
dut commit No.              261000, rd_s: x17, rd: 0xefffaf34
dut commit No.              262000, rd_s: x29, rd: 0x00000000
dut commit No.              263000, rd_s: x11, rd: 0x00000000
dut commit No.              264000, rd_s: x00, rd: 0x00000000
dut commit No.              265000, rd_s: x00, rd: 0x00000000
dut commit No.              266000, rd_s: x28, rd: 0x00007fff
dut commit No.              267000, rd_s: x14, rd: 0x00000000
dut commit No.              268000, rd_s: x30, rd: 0x80000000
dut commit No.              269000, rd_s: x14, rd: 0x00000000
dut commit No.              270000, rd_s: x20, rd: 0x00000000
dut commit No.              271000, rd_s: x14, rd: 0x00000000
dut commit No.              272000, rd_s: x13, rd: 0x00000000
dut commit No.              273000, rd_s: x28, rd: 0x00000000
dut commit No.              274000, rd_s: x31, rd: 0x00000000
dut commit No.              275000, rd_s: x30, rd: 0x00000000
dut commit No.              276000, rd_s: x13, rd: 0x00000000
dut commit No.              277000, rd_s: x11, rd: 0x00008000
dut commit No.              278000, rd_s: x20, rd: 0x00000004
dut commit No.              279000, rd_s: x13, rd: 0x00000000
dut commit No.              280000, rd_s: x00, rd: 0x00000000
dut commit No.              281000, rd_s: x14, rd: 0x00000000
dut commit No.              282000, rd_s: x00, rd: 0x00000000
dut commit No.              283000, rd_s: x11, rd: 0x00000001
dut commit No.              284000, rd_s: x14, rd: 0x00000000
dut commit No.              285000, rd_s: x14, rd: 0x00000000
dut commit No.              286000, rd_s: x13, rd: 0x00000000
dut commit No.              287000, rd_s: x14, rd: 0x00000000
dut commit No.              288000, rd_s: x00, rd: 0x00000000
dut commit No.              289000, rd_s: x00, rd: 0x00000000
dut commit No.              290000, rd_s: x15, rd: 0x00000010
dut commit No.              291000, rd_s: x31, rd: 0x00000000
dut commit No.              292000, rd_s: x14, rd: 0x00000000
dut commit No.              293000, rd_s: x06, rd: 0xefffae10
dut commit No.              294000, rd_s: x28, rd: 0x00000000
dut commit No.              295000, rd_s: x02, rd: 0xefffae60
dut commit No.              296000, rd_s: x14, rd: 0xffffffff
dut commit No.              297000, rd_s: x14, rd: 0x00000000
dut commit No.              298000, rd_s: x00, rd: 0x00000000
dut commit No.              299000, rd_s: x15, rd: 0x00000000
dut commit No.              300000, rd_s: x14, rd: 0x00000000
dut commit No.              301000, rd_s: x14, rd: 0x00000000
dut commit No.              302000, rd_s: x00, rd: 0x00000000
dut commit No.              303000, rd_s: x31, rd: 0x00000000
dut commit No.              304000, rd_s: x14, rd: 0x00000000
dut commit No.              305000, rd_s: x13, rd: 0x00000000
dut commit No.              306000, rd_s: x15, rd: 0x00000000
dut commit No.              307000, rd_s: x28, rd: 0x00000000
dut commit No.              308000, rd_s: x14, rd: 0x00000000
dut commit No.              309000, rd_s: x13, rd: 0x00000000
dut commit No.              310000, rd_s: x30, rd: 0x00000000
dut commit No.              311000, rd_s: x14, rd: 0x00000000
dut commit No.              312000, rd_s: x05, rd: 0x00000000
dut commit No.              313000, rd_s: x15, rd: 0x00000000
dut commit No.              314000, rd_s: x11, rd: 0x00000000
dut commit No.              315000, rd_s: x15, rd: 0x00000000
dut commit No.              316000, rd_s: x13, rd: 0x00000000
dut commit No.              317000, rd_s: x29, rd: 0x00000000
dut commit No.              318000, rd_s: x31, rd: 0x00000000
dut commit No.              319000, rd_s: x07, rd: 0x00000000
dut commit No.              320000, rd_s: x17, rd: 0xefffbc28
dut commit No.              321000, rd_s: x14, rd: 0x00000000
dut commit No.              322000, rd_s: x11, rd: 0x00000000
dut commit No.              323000, rd_s: x13, rd: 0x00000000
dut commit No.              324000, rd_s: x29, rd: 0x00000000
dut commit No.              325000, rd_s: x28, rd: 0x00000000
dut commit No.              326000, rd_s: x14, rd: 0x00000000
dut commit No.              327000, rd_s: x00, rd: 0x00000000
dut commit No.              328000, rd_s: x31, rd: 0x00000000
dut commit No.              329000, rd_s: x14, rd: 0x00000000
dut commit No.              330000, rd_s: x13, rd: 0x00000000
dut commit No.              331000, rd_s: x15, rd: 0x00000000
dut commit No.              332000, rd_s: x14, rd: 0x00000000
dut commit No.              333000, rd_s: x14, rd: 0x00000000
dut commit No.              334000, rd_s: x28, rd: 0x00000000
dut commit No.              335000, rd_s: x00, rd: 0x00000000
dut commit No.              336000, rd_s: x14, rd: 0x00000000
dut commit No.              337000, rd_s: x13, rd: 0x00000000
dut commit No.              338000, rd_s: x14, rd: 0x00000000
dut commit No.              339000, rd_s: x02, rd: 0xefffbfe0
dut commit No.              340000, rd_s: x11, rd: 0x00000000
dut commit No.              341000, rd_s: x00, rd: 0x00000000
dut commit No.              342000, rd_s: x00, rd: 0x00000000
dut commit No.              343000, rd_s: x11, rd: 0x00008000
dut commit No.              344000, rd_s: x00, rd: 0x00000000
dut commit No.              345000, rd_s: x00, rd: 0x00000000
dut commit No.              346000, rd_s: x11, rd: 0x00000000
dut commit No.              347000, rd_s: x28, rd: 0x00000000
dut commit No.              348000, rd_s: x05, rd: 0x00000000
dut commit No.              349000, rd_s: x00, rd: 0x00000000
dut commit No.              350000, rd_s: x14, rd: 0x00000000
dut commit No.              351000, rd_s: x15, rd: 0xefffaf38
dut commit No.              352000, rd_s: x11, rd: 0x00000000
dut commit No.              353000, rd_s: x21, rd: 0xefffae70
dut commit No.              354000, rd_s: x19, rd: 0xefffade0
dut commit No.              355000, rd_s: x30, rd: 0x00000000
dut commit No.              356000, rd_s: x14, rd: 0x00000000
dut commit No.              357000, rd_s: x00, rd: 0x00000000
dut commit No.              358000, rd_s: x18, rd: 0x00000010
dut commit No.              359000, rd_s: x29, rd: 0x00000000
dut commit No.              360000, rd_s: x15, rd: 0x00000010
dut commit No.              361000, rd_s: x16, rd: 0x00007fff
dut commit No.              362000, rd_s: x02, rd: 0xefffae30
dut commit No.              363000, rd_s: x10, rd: 0xefffae20
dut commit No.              364000, rd_s: x01, rd: 0xaaaac0e0
dut commit No.              365000, rd_s: x14, rd: 0xffffffff
dut commit No.              366000, rd_s: x14, rd: 0x00000000
dut commit No.              367000, rd_s: x14, rd: 0x00000000
dut commit No.              368000, rd_s: x13, rd: 0x00000000
dut commit No.              369000, rd_s: x13, rd: 0x00000000
dut commit No.              370000, rd_s: x14, rd: 0x00000000
dut commit No.              371000, rd_s: x00, rd: 0x00000000
dut commit No.              372000, rd_s: x14, rd: 0x00000000
dut commit No.              373000, rd_s: x00, rd: 0x00000000
dut commit No.              374000, rd_s: x06, rd: 0xefffae68
dut commit No.              375000, rd_s: x17, rd: 0xefffaecc
dut commit No.              376000, rd_s: x12, rd: 0xefffaec4
dut commit No.              377000, rd_s: x13, rd: 0x00000000
dut commit No.              378000, rd_s: x13, rd: 0x00000002
dut commit No.              379000, rd_s: x00, rd: 0x00000000
dut commit No.              380000, rd_s: x15, rd: 0x00000000
dut commit No.              381000, rd_s: x28, rd: 0x00000000
dut commit No.              382000, rd_s: x00, rd: 0x00000000
dut commit No.              383000, rd_s: x11, rd: 0x00000000
dut commit No.              384000, rd_s: x11, rd: 0x00000000
dut commit No.              385000, rd_s: x01, rd: 0xaaaac0c4
dut commit No.              386000, rd_s: x02, rd: 0xefffaed0
dut commit No.              387000, rd_s: x12, rd: 0x00008000
dut commit No.              388000, rd_s: x15, rd: 0x00000010
dut commit No.              389000, rd_s: x25, rd: 0x00000000
dut commit No.              390000, rd_s: x16, rd: 0x00007fff
dut commit No.              391000, rd_s: x17, rd: 0xefffaf30
dut commit No.              392000, rd_s: x29, rd: 0x00000000
dut commit No.              393000, rd_s: x31, rd: 0x00000000
dut commit No.              394000, rd_s: x07, rd: 0x00000000
dut commit No.              395000, rd_s: x17, rd: 0xefffb10c
dut commit No.              396000, rd_s: x29, rd: 0x00000000
dut commit No.              397000, rd_s: x13, rd: 0x00000000
dut commit No.              398000, rd_s: x13, rd: 0x00000000
dut commit No.              399000, rd_s: x14, rd: 0x00000000
dut commit No.              400000, rd_s: x31, rd: 0x00000000
dut commit No.              401000, rd_s: x15, rd: 0xefffb3c8
dut commit No.              402000, rd_s: x12, rd: 0x00008000
dut commit No.              403000, rd_s: x28, rd: 0x00007fff
dut commit No.              404000, rd_s: x19, rd: 0xefffae80
dut commit No.              405000, rd_s: x00, rd: 0x00000000
dut commit No.              406000, rd_s: x00, rd: 0x00000000
dut commit No.              407000, rd_s: x14, rd: 0x00000000
dut commit No.              408000, rd_s: x14, rd: 0x00000000
dut commit No.              409000, rd_s: x14, rd: 0x00000000
dut commit No.              410000, rd_s: x15, rd: 0x00000000
dut commit No.              411000, rd_s: x06, rd: 0xefffaebc
dut commit No.              412000, rd_s: x30, rd: 0x00000000
dut commit No.              413000, rd_s: x31, rd: 0x00000000
dut commit No.              414000, rd_s: x22, rd: 0xefffae20
dut commit No.              415000, rd_s: x14, rd: 0x00000000
dut commit No.              416000, rd_s: x13, rd: 0x00008000
dut commit No.              417000, rd_s: x01, rd: 0xaaaac0e0
dut commit No.              418000, rd_s: x30, rd: 0x00000000
dut commit No.              419000, rd_s: x15, rd: 0x00000000
dut commit No.              420000, rd_s: x11, rd: 0x00000000
dut commit No.              421000, rd_s: x10, rd: 0xefffae70
dut commit No.              422000, rd_s: x00, rd: 0x00000000
dut commit No.              423000, rd_s: x14, rd: 0x00000000
dut commit No.              424000, rd_s: x31, rd: 0x00000000
dut commit No.              425000, rd_s: x11, rd: 0x00000000
dut commit No.              426000, rd_s: x13, rd: 0x00000000
dut commit No.              427000, rd_s: x15, rd: 0xefffb1b0
dut commit No.              428000, rd_s: x31, rd: 0x00000000
dut commit No.              429000, rd_s: x11, rd: 0x00000000
dut commit No.              430000, rd_s: x21, rd: 0xefffae60
dut commit No.              431000, rd_s: x14, rd: 0x00000000
dut commit No.              432000, rd_s: x09, rd: 0xefffafc8
dut commit No.              433000, rd_s: x14, rd: 0x00000000
dut commit No.              434000, rd_s: x14, rd: 0x00000000
dut commit No.              435000, rd_s: x00, rd: 0x00000000
dut commit No.              436000, rd_s: x13, rd: 0x00000000
dut commit No.              437000, rd_s: x15, rd: 0x00000000
dut commit No.              438000, rd_s: x11, rd: 0x00000000
dut commit No.              439000, rd_s: x02, rd: 0xefffae30
dut commit No.              440000, rd_s: x28, rd: 0x00000000
dut commit No.              441000, rd_s: x01, rd: 0xaaaac0e0
dut commit No.              442000, rd_s: x14, rd: 0x00000000
dut commit No.              443000, rd_s: x13, rd: 0x00000000
dut commit No.              444000, rd_s: x13, rd: 0x0000ffff
dut commit No.              445000, rd_s: x13, rd: 0x00000000
dut commit No.              446000, rd_s: x14, rd: 0xefffae60
dut commit No.              447000, rd_s: x14, rd: 0x00000000
dut commit No.              448000, rd_s: x09, rd: 0xefffb02c
dut commit No.              449000, rd_s: x15, rd: 0x00000000
dut commit No.              450000, rd_s: x13, rd: 0x00000000
dut commit No.              451000, rd_s: x14, rd: 0x00000000
dut commit No.              452000, rd_s: x09, rd: 0xefffb388
dut commit No.              453000, rd_s: x15, rd: 0x00000000
dut commit No.              454000, rd_s: x14, rd: 0x00000000
dut commit No.              455000, rd_s: x14, rd: 0x00000000
dut commit No.              456000, rd_s: x28, rd: 0x00000000
dut commit No.              457000, rd_s: x28, rd: 0x00000000
dut commit No.              458000, rd_s: x30, rd: 0x00000000
dut commit No.              459000, rd_s: x13, rd: 0x00000000
dut commit No.              460000, rd_s: x15, rd: 0x00000000
dut commit No.              461000, rd_s: x14, rd: 0x00000000
dut commit No.              462000, rd_s: x14, rd: 0x00000000
dut commit No.              463000, rd_s: x28, rd: 0x00000000
dut commit No.              464000, rd_s: x28, rd: 0x00000000
dut commit No.              465000, rd_s: x14, rd: 0x00000000
dut commit No.              466000, rd_s: x28, rd: 0x00000000
dut commit No.              467000, rd_s: x30, rd: 0x00000000
dut commit No.              468000, rd_s: x25, rd: 0x00000008
dut commit No.              469000, rd_s: x12, rd: 0x00000000
dut commit No.              470000, rd_s: x14, rd: 0xefffb174
dut commit No.              471000, rd_s: x00, rd: 0x00000000
dut commit No.              472000, rd_s: x28, rd: 0x00000000
dut commit No.              473000, rd_s: x00, rd: 0x00000000
dut commit No.              474000, rd_s: x01, rd: 0xaaaac0c4
dut commit No.              475000, rd_s: x14, rd: 0x00000000
dut commit No.              476000, rd_s: x13, rd: 0x00000000
dut commit No.              477000, rd_s: x14, rd: 0x00000000
dut commit No.              478000, rd_s: x14, rd: 0x00000000
dut commit No.              479000, rd_s: x08, rd: 0xefffaf00
dut commit No.              480000, rd_s: x05, rd: 0x00000000
dut commit No.              481000, rd_s: x28, rd: 0x00000000
dut commit No.              482000, rd_s: x30, rd: 0x00000000
dut commit No.              483000, rd_s: x11, rd: 0x00000000
dut commit No.              484000, rd_s: x15, rd: 0x00000000
dut commit No.              485000, rd_s: x14, rd: 0x00000000
dut commit No.              486000, rd_s: x23, rd: 0xefffaeb0
dut commit No.              487000, rd_s: x14, rd: 0x00000000
dut commit No.              488000, rd_s: x11, rd: 0x00000000
dut commit No.              489000, rd_s: x14, rd: 0x00000000
dut commit No.              490000, rd_s: x00, rd: 0x00000000
dut commit No.              491000, rd_s: x20, rd: 0x00000008
dut commit No.              492000, rd_s: x13, rd: 0x00000000
dut commit No.              493000, rd_s: x14, rd: 0x00000000
dut commit No.              494000, rd_s: x14, rd: 0x00000000
dut commit No.              495000, rd_s: x11, rd: 0x00000000
dut commit No.              496000, rd_s: x14, rd: 0xefffb050
dut commit No.              497000, rd_s: x00, rd: 0x00000000
dut commit No.              498000, rd_s: x14, rd: 0x00000000
dut commit No.              499000, rd_s: x02, rd: 0xefffae20
dut commit No.              500000, rd_s: x14, rd: 0x00000000
dut commit No.              501000, rd_s: x29, rd: 0x00000000
dut commit No.              502000, rd_s: x28, rd: 0x00007ffe
dut commit No.              503000, rd_s: x28, rd: 0x00000000
dut commit No.              504000, rd_s: x00, rd: 0x00000000
dut commit No.              505000, rd_s: x15, rd: 0x00000000
dut commit No.              506000, rd_s: x05, rd: 0x00000000
dut commit No.              507000, rd_s: x15, rd: 0x00000000
dut commit No.              508000, rd_s: x00, rd: 0x00000000
dut commit No.              509000, rd_s: x28, rd: 0x00000000
dut commit No.              510000, rd_s: x23, rd: 0xefffae10
dut commit No.              511000, rd_s: x14, rd: 0x00000000
dut commit No.              512000, rd_s: x14, rd: 0x00000000
dut commit No.              513000, rd_s: x05, rd: 0xefffaecc
dut commit No.              514000, rd_s: x29, rd: 0x00000000
dut commit No.              515000, rd_s: x14, rd: 0x00000004
dut commit No.              516000, rd_s: x14, rd: 0x00000000
dut commit No.              517000, rd_s: x29, rd: 0x00000000
dut commit No.              518000, rd_s: x09, rd: 0xefffb05c
dut commit No.              519000, rd_s: x29, rd: 0x00000000
dut commit No.              520000, rd_s: x13, rd: 0x00000000
dut commit No.              521000, rd_s: x29, rd: 0x00000000
dut commit No.              522000, rd_s: x09, rd: 0xefffb5b8
dut commit No.              523000, rd_s: x15, rd: 0x00000000
dut commit No.              524000, rd_s: x14, rd: 0x00000000
dut commit No.              525000, rd_s: x14, rd: 0x00000000
dut commit No.              526000, rd_s: x28, rd: 0x00000000
dut commit No.              527000, rd_s: x00, rd: 0x00000000
dut commit No.              528000, rd_s: x15, rd: 0xefffafd8
dut commit No.              529000, rd_s: x18, rd: 0x00000004
dut commit No.              530000, rd_s: x00, rd: 0x00000000
dut commit No.              531000, rd_s: x29, rd: 0x00008000
dut commit No.              532000, rd_s: x14, rd: 0x00000000
dut commit No.              533000, rd_s: x14, rd: 0xffffffff
dut commit No.              534000, rd_s: x14, rd: 0x00000000
dut commit No.              535000, rd_s: x15, rd: 0x00000010
dut commit No.              536000, rd_s: x11, rd: 0x00000000
dut commit No.              537000, rd_s: x07, rd: 0x00000000
dut commit No.              538000, rd_s: x13, rd: 0x00000000
dut commit No.              539000, rd_s: x14, rd: 0xefffaeb0
dut commit No.              540000, rd_s: x13, rd: 0x00000000
dut commit No.              541000, rd_s: x11, rd: 0x00008000
dut commit No.              542000, rd_s: x13, rd: 0x00000000
dut commit No.              543000, rd_s: x14, rd: 0x00000000
dut commit No.              544000, rd_s: x00, rd: 0x00000000
dut commit No.              545000, rd_s: x29, rd: 0x00000001
dut commit No.              546000, rd_s: x22, rd: 0xefffae20
dut commit No.              547000, rd_s: x14, rd: 0x00000000
dut commit No.              548000, rd_s: x30, rd: 0x00000000
dut commit No.              549000, rd_s: x14, rd: 0x00000000
dut commit No.              550000, rd_s: x14, rd: 0x00000000
dut commit No.              551000, rd_s: x31, rd: 0x00000000
dut commit No.              552000, rd_s: x30, rd: 0x00000000
dut commit No.              553000, rd_s: x12, rd: 0xefffaf2c
dut commit No.              554000, rd_s: x12, rd: 0x00000000
dut commit No.              555000, rd_s: x09, rd: 0xefffaf00
dut commit No.              556000, rd_s: x14, rd: 0x00007fff
dut commit No.              557000, rd_s: x28, rd: 0x00000000
dut commit No.              558000, rd_s: x16, rd: 0x00007fff
dut commit No.              559000, rd_s: x29, rd: 0x00000000
dut commit No.              560000, rd_s: x01, rd: 0xaaaac0d8
dut commit No.              561000, rd_s: x13, rd: 0xffffffff
dut commit No.              562000, rd_s: x11, rd: 0x00000000
dut commit No.              563000, rd_s: x13, rd: 0x00000000
dut commit No.              564000, rd_s: x08, rd: 0xefffaf00
dut commit No.              565000, rd_s: x29, rd: 0x00000000
dut commit No.              566000, rd_s: x15, rd: 0x00000017
dut commit No.              567000, rd_s: x00, rd: 0x00000000
dut commit No.              568000, rd_s: x28, rd: 0x00000000
dut commit No.              569000, rd_s: x01, rd: 0xaaaac0cc
dut commit No.              570000, rd_s: x14, rd: 0x00000000
dut commit No.              571000, rd_s: x01, rd: 0xaaaac0e0
dut commit No.              572000, rd_s: x28, rd: 0x00000000
dut commit No.              573000, rd_s: x14, rd: 0x00000000
dut commit No.              574000, rd_s: x14, rd: 0x00000000
dut commit No.              575000, rd_s: x00, rd: 0x00000000
dut commit No.              576000, rd_s: x15, rd: 0x00000000
dut commit No.              577000, rd_s: x14, rd: 0x00000000
dut commit No.              578000, rd_s: x14, rd: 0x00000000
dut commit No.              579000, rd_s: x00, rd: 0x00000000
dut commit No.              580000, rd_s: x31, rd: 0x00000000
dut commit No.              581000, rd_s: x14, rd: 0x00000000
dut commit No.              582000, rd_s: x13, rd: 0x00000000
dut commit No.              583000, rd_s: x28, rd: 0x00000000
dut commit No.              584000, rd_s: x28, rd: 0x00000000
dut commit No.              585000, rd_s: x14, rd: 0x00000000
dut commit No.              586000, rd_s: x13, rd: 0x00000000
dut commit No.              587000, rd_s: x30, rd: 0x00000000
dut commit No.              588000, rd_s: x14, rd: 0x00000000
dut commit No.              589000, rd_s: x05, rd: 0x00000000
dut commit No.              590000, rd_s: x15, rd: 0x00000000
dut commit No.              591000, rd_s: x11, rd: 0x00000000
dut commit No.              592000, rd_s: x15, rd: 0x00000000
dut commit No.              593000, rd_s: x13, rd: 0x00000000
dut commit No.              594000, rd_s: x14, rd: 0x00000000
dut commit No.              595000, rd_s: x31, rd: 0x00000000
dut commit No.              596000, rd_s: x07, rd: 0x00000000
dut commit No.              597000, rd_s: x17, rd: 0xefffbc5c
dut commit No.              598000, rd_s: x14, rd: 0x00000000
dut commit No.              599000, rd_s: x11, rd: 0x00000000
dut commit No.              600000, rd_s: x13, rd: 0x00000000
dut commit No.              601000, rd_s: x29, rd: 0x00000000
dut commit No.              602000, rd_s: x28, rd: 0x00000000
dut commit No.              603000, rd_s: x14, rd: 0x00000000
dut commit No.              604000, rd_s: x00, rd: 0x00000000
dut commit No.              605000, rd_s: x31, rd: 0x00000000
dut commit No.              606000, rd_s: x14, rd: 0x00000000
dut commit No.              607000, rd_s: x13, rd: 0x00000000
dut commit No.              608000, rd_s: x15, rd: 0x00000000
dut commit No.              609000, rd_s: x14, rd: 0x00000000
dut commit No.              610000, rd_s: x14, rd: 0x00000000
dut commit No.              611000, rd_s: x28, rd: 0x00000000
dut commit No.              612000, rd_s: x00, rd: 0x00000000
dut commit No.              613000, rd_s: x14, rd: 0x00000000
dut commit No.              614000, rd_s: x13, rd: 0x00000000
dut commit No.              615000, rd_s: x15, rd: 0xeffff010
dut commit No.              616000, rd_s: x11, rd: 0x00000000
dut commit No.              617000, rd_s: x00, rd: 0x00000000
dut commit No.              618000, rd_s: x11, rd: 0x00000000
dut commit No.              619000, rd_s: x00, rd: 0x00000000
dut commit No.              620000, rd_s: x00, rd: 0x00000000
dut commit No.              621000, rd_s: x11, rd: 0x00000000
dut commit No.              622000, rd_s: x11, rd: 0x00000000
dut commit No.              623000, rd_s: x02, rd: 0xefffaeb0
dut commit No.              624000, rd_s: x31, rd: 0x00000000
dut commit No.              625000, rd_s: x14, rd: 0x00000000
dut commit No.              626000, rd_s: x14, rd: 0x00000000
dut commit No.              627000, rd_s: x00, rd: 0x00000000
dut commit No.              628000, rd_s: x00, rd: 0x00000000
dut commit No.              629000, rd_s: x23, rd: 0xefffae10
dut commit No.              630000, rd_s: x14, rd: 0x00000000
dut commit No.              631000, rd_s: x13, rd: 0x00000000
dut commit No.              632000, rd_s: x06, rd: 0xefffaf90
dut commit No.              633000, rd_s: x15, rd: 0xefffafb8
dut commit No.              634000, rd_s: x00, rd: 0x00000000
dut commit No.              635000, rd_s: x10, rd: 0xefffaf00
dut commit No.              636000, rd_s: x12, rd: 0xe0000000
dut commit No.              637000, rd_s: x14, rd: 0x00000000
dut commit No.              638000, rd_s: x00, rd: 0x00000000
dut commit No.              639000, rd_s: x31, rd: 0x00000000
dut commit No.              640000, rd_s: x11, rd: 0x00000000
dut commit No.              641000, rd_s: x14, rd: 0x00000000
dut commit No.              642000, rd_s: x14, rd: 0x00000000
dut commit No.              643000, rd_s: x00, rd: 0x00000000
dut commit No.              644000, rd_s: x29, rd: 0x00000000
dut commit No.              645000, rd_s: x28, rd: 0x00000000
dut commit No.              646000, rd_s: x14, rd: 0x00000000
dut commit No.              647000, rd_s: x11, rd: 0x00000000
dut commit No.              648000, rd_s: x14, rd: 0x00000000
dut commit No.              649000, rd_s: x14, rd: 0x00000000
dut commit No.              650000, rd_s: x00, rd: 0x00000000
dut commit No.              651000, rd_s: x21, rd: 0xefffafb0
dut commit No.              652000, rd_s: x00, rd: 0x00000000
dut commit No.              653000, rd_s: x14, rd: 0x00000000
dut commit No.              654000, rd_s: x02, rd: 0xefffade0
dut commit No.              655000, rd_s: x14, rd: 0x00000000
dut commit No.              656000, rd_s: x07, rd: 0x00000000
dut commit No.              657000, rd_s: x13, rd: 0x00000000
dut commit No.              658000, rd_s: x20, rd: 0x00000000
dut commit No.              659000, rd_s: x00, rd: 0x00000000
dut commit No.              660000, rd_s: x15, rd: 0x00000000
dut commit No.              661000, rd_s: x00, rd: 0x00000000
dut commit No.              662000, rd_s: x14, rd: 0x00000000
dut commit No.              663000, rd_s: x09, rd: 0xefffae70
dut commit No.              664000, rd_s: x12, rd: 0xe0000000
dut commit No.              665000, rd_s: x05, rd: 0xefffae74
dut commit No.              666000, rd_s: x23, rd: 0xefffae60
dut commit No.              667000, rd_s: x30, rd: 0x00000000
dut commit No.              668000, rd_s: x14, rd: 0x00000000
dut commit No.              669000, rd_s: x14, rd: 0x00000000
dut commit No.              670000, rd_s: x31, rd: 0x00000000
dut commit No.              671000, rd_s: x30, rd: 0x00000000
dut commit No.              672000, rd_s: x14, rd: 0x00000000
dut commit No.              673000, rd_s: x28, rd: 0x00000000
dut commit No.              674000, rd_s: x28, rd: 0x00000000
dut commit No.              675000, rd_s: x14, rd: 0x00000000
dut commit No.              676000, rd_s: x30, rd: 0x00000000
dut commit No.              677000, rd_s: x12, rd: 0x00000000
dut commit No.              678000, rd_s: x14, rd: 0xefffb070
dut commit No.              679000, rd_s: x11, rd: 0x00000000
dut commit No.              680000, rd_s: x15, rd: 0x00000000
dut commit No.              681000, rd_s: x14, rd: 0x00000000
dut commit No.              682000, rd_s: x23, rd: 0xefffaeb0
dut commit No.              683000, rd_s: x14, rd: 0x00000000
dut commit No.              684000, rd_s: x11, rd: 0x00000000
dut commit No.              685000, rd_s: x14, rd: 0x00000000
dut commit No.              686000, rd_s: x00, rd: 0x00000000
dut commit No.              687000, rd_s: x20, rd: 0x00000008
dut commit No.              688000, rd_s: x13, rd: 0x00000000
dut commit No.              689000, rd_s: x14, rd: 0x00000000
dut commit No.              690000, rd_s: x12, rd: 0x00000000
dut commit No.              691000, rd_s: x15, rd: 0x00000000
dut commit No.              692000, rd_s: x25, rd: 0x00000001
dut commit No.              693000, rd_s: x11, rd: 0x00000000
dut commit No.              694000, rd_s: x24, rd: 0x00000004
dut commit No.              695000, rd_s: x12, rd: 0x00000000
dut commit No.              696000, rd_s: x15, rd: 0x00000000
dut commit No.              697000, rd_s: x00, rd: 0x00000000
dut commit No.              698000, rd_s: x14, rd: 0x00000000
dut commit No.              699000, rd_s: x14, rd: 0x00000000
dut commit No.              700000, rd_s: x13, rd: 0x80000000
dut commit No.              701000, rd_s: x15, rd: 0x00000000
dut commit No.              702000, rd_s: x14, rd: 0x00000000
dut commit No.              703000, rd_s: x12, rd: 0x00000000
dut commit No.              704000, rd_s: x00, rd: 0x00000000
dut commit No.              705000, rd_s: x28, rd: 0x00000000
dut commit No.              706000, rd_s: x23, rd: 0xefffae10
dut commit No.              707000, rd_s: x14, rd: 0x00000000
dut commit No.              708000, rd_s: x14, rd: 0x00000000
dut commit No.              709000, rd_s: x05, rd: 0xefffaecc
dut commit No.              710000, rd_s: x29, rd: 0x00000000
dut commit No.              711000, rd_s: x14, rd: 0x00000004
dut commit No.              712000, rd_s: x14, rd: 0x00000000
dut commit No.              713000, rd_s: x29, rd: 0x00000000
dut commit No.              714000, rd_s: x09, rd: 0xefffb0dc
dut commit No.              715000, rd_s: x00, rd: 0x00000000
dut commit No.              716000, rd_s: x28, rd: 0x00000000
dut commit No.              717000, rd_s: x11, rd: 0x00000000
dut commit No.              718000, rd_s: x05, rd: 0xefffaf10
dut commit No.              719000, rd_s: x25, rd: 0x00000004
dut commit No.              720000, rd_s: x15, rd: 0xefffaeb0
dut commit No.              721000, rd_s: x28, rd: 0x00000000
dut commit No.              722000, rd_s: x02, rd: 0xefffade0
dut commit No.              723000, rd_s: x28, rd: 0x00000000
dut commit No.              724000, rd_s: x14, rd: 0x00000000
dut commit No.              725000, rd_s: x02, rd: 0xefffaff0
dut commit No.              726000, rd_s: x28, rd: 0x00000000
dut commit No.              727000, rd_s: x28, rd: 0x00000000
dut commit No.              728000, rd_s: x14, rd: 0x00000000
dut commit No.              729000, rd_s: x13, rd: 0x00000000
dut commit No.              730000, rd_s: x15, rd: 0x00000000
dut commit No.              731000, rd_s: x14, rd: 0x00000000
dut commit No.              732000, rd_s: x14, rd: 0x00000000
dut commit No.              733000, rd_s: x28, rd: 0x00000000
dut commit No.              734000, rd_s: x30, rd: 0x00000000
dut commit No.              735000, rd_s: x14, rd: 0x00000000
dut commit No.              736000, rd_s: x05, rd: 0x00000000
dut commit No.              737000, rd_s: x15, rd: 0x00000000
dut commit No.              738000, rd_s: x11, rd: 0x00000000
dut commit No.              739000, rd_s: x15, rd: 0x00000000
dut commit No.              740000, rd_s: x13, rd: 0x00000000
dut commit No.              741000, rd_s: x29, rd: 0x00000000
dut commit No.              742000, rd_s: x13, rd: 0x00000000
dut commit No.              743000, rd_s: x13, rd: 0x00000000
dut commit No.              744000, rd_s: x14, rd: 0x00000010
dut commit No.              745000, rd_s: x14, rd: 0xefffb4ac
dut commit No.              746000, rd_s: x00, rd: 0x00000000
dut commit No.              747000, rd_s: x14, rd: 0x00000054
dut commit No.              748000, rd_s: x00, rd: 0x00000000
dut commit No.              749000, rd_s: x00, rd: 0x00000000
dut commit No.              750000, rd_s: x31, rd: 0x00000000
dut commit No.              751000, rd_s: x12, rd: 0x00000000
dut commit No.              752000, rd_s: x28, rd: 0x00000000
dut commit No.              753000, rd_s: x15, rd: 0x00000000
dut commit No.              754000, rd_s: x06, rd: 0xefffaebc
dut commit No.              755000, rd_s: x19, rd: 0xefffae30
dut commit No.              756000, rd_s: x11, rd: 0xffff8000
dut commit No.              757000, rd_s: x13, rd: 0x00000000
dut commit No.              758000, rd_s: x13, rd: 0x00000000
dut commit No.              759000, rd_s: x13, rd: 0x00008000
dut commit No.              760000, rd_s: x01, rd: 0xaaaac0e0
dut commit No.              761000, rd_s: x06, rd: 0xefffae60
dut commit No.              762000, rd_s: x15, rd: 0x00000000
dut commit No.              763000, rd_s: x22, rd: 0xefffaf20
dut commit No.              764000, rd_s: x10, rd: 0xefffae70
dut commit No.              765000, rd_s: x00, rd: 0x00000000
dut commit No.              766000, rd_s: x15, rd: 0x00000001
dut commit No.              767000, rd_s: x15, rd: 0x00000000
dut commit No.              768000, rd_s: x28, rd: 0x00000000
dut commit No.              769000, rd_s: x30, rd: 0x00000000
dut commit No.              770000, rd_s: x13, rd: 0x00000000
dut commit No.              771000, rd_s: x15, rd: 0x00000000
dut commit No.              772000, rd_s: x00, rd: 0x00000000
dut commit No.              773000, rd_s: x21, rd: 0xefffae60
dut commit No.              774000, rd_s: x14, rd: 0x00000000
dut commit No.              775000, rd_s: x12, rd: 0x00000000
dut commit No.              776000, rd_s: x15, rd: 0x00000000
dut commit No.              777000, rd_s: x31, rd: 0x00000000
dut commit No.              778000, rd_s: x00, rd: 0x00000000
dut commit No.              779000, rd_s: x13, rd: 0x00000000
dut commit No.              780000, rd_s: x00, rd: 0x00000000
dut commit No.              781000, rd_s: x15, rd: 0x00000000
dut commit No.              782000, rd_s: x31, rd: 0x00000000
dut commit No.              783000, rd_s: x29, rd: 0x00000000
dut commit No.              784000, rd_s: x01, rd: 0xaaaac0e0
dut commit No.              785000, rd_s: x14, rd: 0x00000000
dut commit No.              786000, rd_s: x15, rd: 0x00000000
dut commit No.              787000, rd_s: x00, rd: 0x00000000
dut commit No.              788000, rd_s: x02, rd: 0xefffaf40
dut commit No.              789000, rd_s: x14, rd: 0xefffae60
dut commit No.              790000, rd_s: x14, rd: 0x00000000
dut commit No.              791000, rd_s: x22, rd: 0xefffae20
dut commit No.              792000, rd_s: x28, rd: 0x00000000
dut commit No.              793000, rd_s: x31, rd: 0x00000000
dut commit No.              794000, rd_s: x22, rd: 0xefffb0a0
dut commit No.              795000, rd_s: x14, rd: 0x00000000
dut commit No.              796000, rd_s: x28, rd: 0x00000000
dut commit No.              797000, rd_s: x31, rd: 0x00000000
dut commit No.              798000, rd_s: x14, rd: 0x00000000
dut commit No.              799000, rd_s: x13, rd: 0x00000000
dut commit No.              800000, rd_s: x15, rd: 0x00000000
dut commit No.              801000, rd_s: x14, rd: 0x00000000
dut commit No.              802000, rd_s: x14, rd: 0x00000000
dut commit No.              803000, rd_s: x11, rd: 0x00000000
dut commit No.              804000, rd_s: x14, rd: 0x00000004
dut commit No.              805000, rd_s: x13, rd: 0x00000000
dut commit No.              806000, rd_s: x00, rd: 0x00000000
dut commit No.              807000, rd_s: x11, rd: 0x00000000
dut commit No.              808000, rd_s: x15, rd: 0x00000000
dut commit No.              809000, rd_s: x00, rd: 0x00000000
dut commit No.              810000, rd_s: x13, rd: 0x00000000
dut commit No.              811000, rd_s: x12, rd: 0xe0000000
dut commit No.              812000, rd_s: x15, rd: 0x00000000
dut commit No.              813000, rd_s: x31, rd: 0x00000000
dut commit No.              814000, rd_s: x14, rd: 0x00000000
dut commit No.              815000, rd_s: x00, rd: 0x00000000
dut commit No.              816000, rd_s: x15, rd: 0x00000013
dut commit No.              817000, rd_s: x24, rd: 0x00000001
dut commit No.              818000, rd_s: x16, rd: 0x00008000
dut commit No.              819000, rd_s: x06, rd: 0xefffaf10
dut commit No.              820000, rd_s: x02, rd: 0xefffade0
dut commit No.              821000, rd_s: x14, rd: 0x00000000
dut commit No.              822000, rd_s: x15, rd: 0x00000000
dut commit No.              823000, rd_s: x28, rd: 0x00000000
dut commit No.              824000, rd_s: x12, rd: 0x00000000
dut commit No.              825000, rd_s: x14, rd: 0x00000000
dut commit No.              826000, rd_s: x14, rd: 0x00000000
dut commit No.              827000, rd_s: x13, rd: 0x00000000
dut commit No.              828000, rd_s: x30, rd: 0x00000000
dut commit No.              829000, rd_s: x20, rd: 0x00000004
dut commit No.              830000, rd_s: x31, rd: 0x00000000
dut commit No.              831000, rd_s: x13, rd: 0x00000000
dut commit No.              832000, rd_s: x19, rd: 0xefffae30
dut commit No.              833000, rd_s: x28, rd: 0x00000000
dut commit No.              834000, rd_s: x23, rd: 0xefffae60
dut commit No.              835000, rd_s: x14, rd: 0x00000000
dut commit No.              836000, rd_s: x00, rd: 0x00000000
dut commit No.              837000, rd_s: x28, rd: 0x00000000
dut commit No.              838000, rd_s: x15, rd: 0x00000000
dut commit No.              839000, rd_s: x28, rd: 0x00000000
dut commit No.              840000, rd_s: x15, rd: 0x00000001
dut commit No.              841000, rd_s: x10, rd: 0xefffae60
dut commit No.              842000, rd_s: x00, rd: 0x00000000
dut commit No.              843000, rd_s: x15, rd: 0x00000001
dut commit No.              844000, rd_s: x13, rd: 0x00000000
dut commit No.              845000, rd_s: x24, rd: 0x00000001
dut commit No.              846000, rd_s: x14, rd: 0x00000000
dut commit No.              847000, rd_s: x28, rd: 0x00000000
dut commit No.              848000, rd_s: x28, rd: 0x00000000
dut commit No.              849000, rd_s: x15, rd: 0x00000000
dut commit No.              850000, rd_s: x28, rd: 0x00000000
dut commit No.              851000, rd_s: x14, rd: 0x00000000
dut commit No.              852000, rd_s: x28, rd: 0x00000000
dut commit No.              853000, rd_s: x15, rd: 0x00000000
dut commit No.              854000, rd_s: x28, rd: 0x00000000
dut commit No.              855000, rd_s: x14, rd: 0x00000000
dut commit No.              856000, rd_s: x28, rd: 0x00000000
dut commit No.              857000, rd_s: x30, rd: 0x00000000
dut commit No.              858000, rd_s: x31, rd: 0x00000000
dut commit No.              859000, rd_s: x00, rd: 0x00000000
dut commit No.              860000, rd_s: x00, rd: 0x00000000
dut commit No.              861000, rd_s: x05, rd: 0xefffba24
dut commit No.              862000, rd_s: x13, rd: 0x00000000
dut commit No.              863000, rd_s: x13, rd: 0x00000000
dut commit No.              864000, rd_s: x14, rd: 0x00000000
dut commit No.              865000, rd_s: x31, rd: 0x00000000
dut commit No.              866000, rd_s: x29, rd: 0x00000000
dut commit No.              867000, rd_s: x09, rd: 0xefffb944
dut commit No.              868000, rd_s: x15, rd: 0x00000000
dut commit No.              869000, rd_s: x14, rd: 0x00000000
dut commit No.              870000, rd_s: x14, rd: 0x00000000
dut commit No.              871000, rd_s: x14, rd: 0x00000000
dut commit No.              872000, rd_s: x31, rd: 0x00000000
dut commit No.              873000, rd_s: x30, rd: 0x00000000
dut commit No.              874000, rd_s: x13, rd: 0x00000000
dut commit No.              875000, rd_s: x15, rd: 0x00000000
dut commit No.              876000, rd_s: x14, rd: 0x00000000
dut commit No.              877000, rd_s: x14, rd: 0x00000000
dut commit No.              878000, rd_s: x28, rd: 0x00000000
dut commit No.              879000, rd_s: x28, rd: 0x00000000
dut commit No.              880000, rd_s: x14, rd: 0x00000000
dut commit No.              881000, rd_s: x28, rd: 0x00000000
dut commit No.              882000, rd_s: x30, rd: 0x00000000
dut commit No.              883000, rd_s: x31, rd: 0x00000000
dut commit No.              884000, rd_s: x05, rd: 0x00000000
dut commit No.              885000, rd_s: x06, rd: 0xefffba9c
dut commit No.              886000, rd_s: x14, rd: 0x00000000
dut commit No.              887000, rd_s: x11, rd: 0x00000000
dut commit No.              888000, rd_s: x13, rd: 0x00000000
dut commit No.              889000, rd_s: x29, rd: 0x00000000
dut commit No.              890000, rd_s: x13, rd: 0x00000000
Monitor: Power Start time is           1309856250
*Verdi* : fsdbDumpon - All FSDB files at 1,309,856,250 ps.
dut commit No.              891000, rd_s: x00, rd: 0x00000000
dut commit No.              892000, rd_s: x14, rd: 0x00000148
dut commit No.              893000, rd_s: x14, rd: 0xefffba14
dut commit No.              894000, rd_s: x15, rd: 0xefffe6f8
dut commit No.              895000, rd_s: x12, rd: 0x00000000
dut commit No.              896000, rd_s: x12, rd: 0xefffb734
dut commit No.              897000, rd_s: x15, rd: 0xefffb710
dut commit No.              898000, rd_s: x00, rd: 0x00000000
dut commit No.              899000, rd_s: x15, rd: 0x00000013
dut commit No.              900000, rd_s: x00, rd: 0x00000000
dut commit No.              901000, rd_s: x16, rd: 0x00008000
dut commit No.              902000, rd_s: x31, rd: 0x00000000
dut commit No.              903000, rd_s: x02, rd: 0xefffade0
dut commit No.              904000, rd_s: x14, rd: 0x00000000
dut commit No.              905000, rd_s: x15, rd: 0x00000000
dut commit No.              906000, rd_s: x31, rd: 0x00000000
dut commit No.              907000, rd_s: x13, rd: 0x00000000
dut commit No.              908000, rd_s: x29, rd: 0x00000000
dut commit No.              909000, rd_s: x00, rd: 0x00000000
dut commit No.              910000, rd_s: x21, rd: 0xefffae70
dut commit No.              911000, rd_s: x01, rd: 0xaaaac0c4
dut commit No.              912000, rd_s: x02, rd: 0xefffae30
dut commit No.              913000, rd_s: x30, rd: 0x00000000
dut commit No.              914000, rd_s: x00, rd: 0x00000000
dut commit No.              915000, rd_s: x13, rd: 0x80000000
dut commit No.              916000, rd_s: x00, rd: 0x00000000
dut commit No.              917000, rd_s: x30, rd: 0x00000000
dut commit No.              918000, rd_s: x28, rd: 0x00000000
dut commit No.              919000, rd_s: x14, rd: 0x00000000
dut commit No.              920000, rd_s: x14, rd: 0x00000000
dut commit No.              921000, rd_s: x28, rd: 0x00000000
dut commit No.              922000, rd_s: x28, rd: 0x00000000
dut commit No.              923000, rd_s: x22, rd: 0xefffaf20
dut commit No.              924000, rd_s: x10, rd: 0xefffae70
dut commit No.              925000, rd_s: x00, rd: 0x00000000
dut commit No.              926000, rd_s: x15, rd: 0x00000001
dut commit No.              927000, rd_s: x15, rd: 0x00000000
dut commit No.              928000, rd_s: x24, rd: 0x00000001
dut commit No.              929000, rd_s: x16, rd: 0x00008000
dut commit No.              930000, rd_s: x28, rd: 0x00000000
dut commit No.              931000, rd_s: x12, rd: 0xf0000000
dut commit No.              932000, rd_s: x31, rd: 0x00000000
dut commit No.              933000, rd_s: x11, rd: 0x00000000
dut commit No.              934000, rd_s: x13, rd: 0x00000006
dut commit No.              935000, rd_s: x01, rd: 0xaaaac0d8
dut commit No.              936000, rd_s: x11, rd: 0x00000000
dut commit No.              937000, rd_s: x14, rd: 0x00000000
dut commit No.              938000, rd_s: x15, rd: 0x00000000
dut commit No.              939000, rd_s: x14, rd: 0x00000000
dut commit No.              940000, rd_s: x02, rd: 0xefffae30
dut commit No.              941000, rd_s: x00, rd: 0x00000000
dut commit No.              942000, rd_s: x15, rd: 0x00000000
dut commit No.              943000, rd_s: x30, rd: 0x00000000
dut commit No.              944000, rd_s: x14, rd: 0x00000000
dut commit No.              945000, rd_s: x14, rd: 0x00000000
dut commit No.              946000, rd_s: x30, rd: 0x00000000
dut commit No.              947000, rd_s: x30, rd: 0x00000000
dut commit No.              948000, rd_s: x14, rd: 0x00000000
dut commit No.              949000, rd_s: x14, rd: 0x00000000
dut commit No.              950000, rd_s: x28, rd: 0x00000000
dut commit No.              951000, rd_s: x28, rd: 0x00000000
dut commit No.              952000, rd_s: x14, rd: 0x00000000
dut commit No.              953000, rd_s: x00, rd: 0x00000000
dut commit No.              954000, rd_s: x11, rd: 0x00000000
dut commit No.              955000, rd_s: x13, rd: 0x80000000
dut commit No.              956000, rd_s: x02, rd: 0xefffae80
dut commit No.              957000, rd_s: x12, rd: 0x00000000
dut commit No.              958000, rd_s: x15, rd: 0x00000000
dut commit No.              959000, rd_s: x02, rd: 0xefffaf20
dut commit No.              960000, rd_s: x11, rd: 0x00000002
dut commit No.              961000, rd_s: x09, rd: 0xefffaf30
dut commit No.              962000, rd_s: x19, rd: 0xefffade0
dut commit No.              963000, rd_s: x15, rd: 0x00000000
dut commit No.              964000, rd_s: x28, rd: 0x00000000
dut commit No.              965000, rd_s: x19, rd: 0xefffaff0
dut commit No.              966000, rd_s: x08, rd: 0xefffaeb0
dut commit No.              967000, rd_s: x00, rd: 0x00000000
dut commit No.              968000, rd_s: x06, rd: 0xefffae64
dut commit No.              969000, rd_s: x17, rd: 0xefffaec8
dut commit No.              970000, rd_s: x00, rd: 0x00000000
dut commit No.              971000, rd_s: x10, rd: 0xefffae10
dut commit No.              972000, rd_s: x14, rd: 0xefffaeb8
dut commit No.              973000, rd_s: x14, rd: 0x00000000
dut commit No.              974000, rd_s: x15, rd: 0x00000000
dut commit No.              975000, rd_s: x28, rd: 0x00000000
dut commit No.              976000, rd_s: x14, rd: 0x00000000
dut commit No.              977000, rd_s: x28, rd: 0x00000000
dut commit No.              978000, rd_s: x15, rd: 0x00000000
dut commit No.              979000, rd_s: x00, rd: 0x00000000
dut commit No.              980000, rd_s: x02, rd: 0xefffade0
dut commit No.              981000, rd_s: x14, rd: 0x00000000
dut commit No.              982000, rd_s: x15, rd: 0x00000000
dut commit No.              983000, rd_s: x28, rd: 0x00000000
dut commit No.              984000, rd_s: x01, rd: 0xaaaac0e0
dut commit No.              985000, rd_s: x00, rd: 0x00000000
dut commit No.              986000, rd_s: x13, rd: 0x00000000
dut commit No.              987000, rd_s: x21, rd: 0xefffae70
dut commit No.              988000, rd_s: x28, rd: 0x00000000
dut commit No.              989000, rd_s: x31, rd: 0x00000000
dut commit No.              990000, rd_s: x21, rd: 0xefffb150
dut commit No.              991000, rd_s: x00, rd: 0x00000000
dut commit No.              992000, rd_s: x14, rd: 0x00000000
dut commit No.              993000, rd_s: x13, rd: 0x00000000
dut commit No.              994000, rd_s: x13, rd: 0x00000000
dut commit No.              995000, rd_s: x00, rd: 0x00000000
dut commit No.              996000, rd_s: x00, rd: 0x00000000
dut commit No.              997000, rd_s: x12, rd: 0x00000000
dut commit No.              998000, rd_s: x14, rd: 0x00000000
dut commit No.              999000, rd_s: x28, rd: 0x00000000
dut commit No.             1000000, rd_s: x30, rd: 0x00000000
dut commit No.             1001000, rd_s: x14, rd: 0x00000000
dut commit No.             1002000, rd_s: x14, rd: 0x00000000
dut commit No.             1003000, rd_s: x28, rd: 0x00000000
dut commit No.             1004000, rd_s: x30, rd: 0x00000000
dut commit No.             1005000, rd_s: x14, rd: 0x00000000
dut commit No.             1006000, rd_s: x05, rd: 0x00000000
dut commit No.             1007000, rd_s: x15, rd: 0x00000000
dut commit No.             1008000, rd_s: x11, rd: 0x00000000
dut commit No.             1009000, rd_s: x15, rd: 0x00000000
dut commit No.             1010000, rd_s: x13, rd: 0x00000000
dut commit No.             1011000, rd_s: x14, rd: 0x00000000
dut commit No.             1012000, rd_s: x31, rd: 0x00000000
dut commit No.             1013000, rd_s: x07, rd: 0x00000000
dut commit No.             1014000, rd_s: x17, rd: 0xefffb66c
dut commit No.             1015000, rd_s: x14, rd: 0x00000000
dut commit No.             1016000, rd_s: x11, rd: 0x00000000
dut commit No.             1017000, rd_s: x13, rd: 0x00000000
dut commit No.             1018000, rd_s: x29, rd: 0x00000000
dut commit No.             1019000, rd_s: x28, rd: 0x00000000
dut commit No.             1020000, rd_s: x00, rd: 0x00000000
dut commit No.             1021000, rd_s: x11, rd: 0x00000000
dut commit No.             1022000, rd_s: x00, rd: 0x00000000
dut commit No.             1023000, rd_s: x00, rd: 0x00000000
dut commit No.             1024000, rd_s: x30, rd: 0x00000000
dut commit No.             1025000, rd_s: x22, rd: 0xefffaec0
dut commit No.             1026000, rd_s: x13, rd: 0x00008000
dut commit No.             1027000, rd_s: x28, rd: 0x00000000
dut commit No.             1028000, rd_s: x12, rd: 0xefffaf20
dut commit No.             1029000, rd_s: x00, rd: 0x00000000
dut commit No.             1030000, rd_s: x19, rd: 0xefffaf40
dut commit No.             1031000, rd_s: x19, rd: 0xefffae30
dut commit No.             1032000, rd_s: x00, rd: 0x00000000
dut commit No.             1033000, rd_s: x29, rd: 0x00000000
dut commit No.             1034000, rd_s: x18, rd: 0x00000040
dut commit No.             1035000, rd_s: x24, rd: 0x00000002
dut commit No.             1036000, rd_s: x11, rd: 0x00000000
dut commit No.             1037000, rd_s: x05, rd: 0x00000000
dut commit No.             1038000, rd_s: x07, rd: 0x00000000
dut commit No.             1039000, rd_s: x11, rd: 0x00000000
dut commit No.             1040000, rd_s: x00, rd: 0x00000000
dut commit No.             1041000, rd_s: x14, rd: 0x0000000c
dut commit No.             1042000, rd_s: x14, rd: 0x00000000
dut commit No.             1043000, rd_s: x28, rd: 0x00000000
dut commit No.             1044000, rd_s: x28, rd: 0x00000000
dut commit No.             1045000, rd_s: x30, rd: 0x00000000
dut commit No.             1046000, rd_s: x14, rd: 0x00000000
dut commit No.             1047000, rd_s: x28, rd: 0x00000000
dut commit No.             1048000, rd_s: x00, rd: 0x00000000
dut commit No.             1049000, rd_s: x22, rd: 0xefffae20
dut commit No.             1050000, rd_s: x14, rd: 0x00000000
dut commit No.             1051000, rd_s: x01, rd: 0xaaaac0e0
dut commit No.             1052000, rd_s: x14, rd: 0x00000000
dut commit No.             1053000, rd_s: x00, rd: 0x00000000
dut commit No.             1054000, rd_s: x00, rd: 0x00000000
dut commit No.             1055000, rd_s: x11, rd: 0x00000000
dut commit No.             1056000, rd_s: x11, rd: 0x00000001
dut commit No.             1057000, rd_s: x14, rd: 0x00000000
dut commit No.             1058000, rd_s: x14, rd: 0x00000000
dut commit No.             1059000, rd_s: x11, rd: 0x00000020
dut commit No.             1060000, rd_s: x11, rd: 0x00000000
dut commit No.             1061000, rd_s: x00, rd: 0x00000000
dut commit No.             1062000, rd_s: x15, rd: 0x00000000
dut commit No.             1063000, rd_s: x11, rd: 0x00000000
dut commit No.             1064000, rd_s: x11, rd: 0x00000000
dut commit No.             1065000, rd_s: x00, rd: 0x00000000
dut commit No.             1066000, rd_s: x00, rd: 0x00000000
dut commit No.             1067000, rd_s: x28, rd: 0x00000000
dut commit No.             1068000, rd_s: x14, rd: 0x00000000
dut commit No.             1069000, rd_s: x13, rd: 0x00000000
dut commit No.             1070000, rd_s: x15, rd: 0x00000000
dut commit No.             1071000, rd_s: x14, rd: 0x00000000
dut commit No.             1072000, rd_s: x14, rd: 0x00000000
dut commit No.             1073000, rd_s: x13, rd: 0x00000000
dut commit No.             1074000, rd_s: x30, rd: 0x00000000
dut commit No.             1075000, rd_s: x14, rd: 0x00000000
dut commit No.             1076000, rd_s: x05, rd: 0x00000000
dut commit No.             1077000, rd_s: x15, rd: 0x00000000
dut commit No.             1078000, rd_s: x11, rd: 0x00000000
dut commit No.             1079000, rd_s: x00, rd: 0x00000000
dut commit No.             1080000, rd_s: x12, rd: 0xefffae74
dut commit No.             1081000, rd_s: x15, rd: 0xefffae60
dut commit No.             1082000, rd_s: x01, rd: 0xaaaac0d8
dut commit No.             1083000, rd_s: x07, rd: 0x00000000
dut commit No.             1084000, rd_s: x05, rd: 0x00000000
dut commit No.             1085000, rd_s: x21, rd: 0xefffae60
dut commit No.             1086000, rd_s: x14, rd: 0x00000000
dut commit No.             1087000, rd_s: x02, rd: 0xefffae30
dut commit No.             1088000, rd_s: x14, rd: 0x00000000
dut commit No.             1089000, rd_s: x13, rd: 0x80000000
dut commit No.             1090000, rd_s: x15, rd: 0x00000000
dut commit No.             1091000, rd_s: x01, rd: 0xaaaac0cc
dut commit No.             1092000, rd_s: x11, rd: 0xffff8000
dut commit No.             1093000, rd_s: x28, rd: 0x00000000
dut commit No.             1094000, rd_s: x21, rd: 0xefffaeb0
dut commit No.             1095000, rd_s: x29, rd: 0x00000000
dut commit No.             1096000, rd_s: x14, rd: 0x00000000
dut commit No.             1097000, rd_s: x28, rd: 0x00000000
dut commit No.             1098000, rd_s: x00, rd: 0x00000000
dut commit No.             1099000, rd_s: x15, rd: 0x00000000
dut commit No.             1100000, rd_s: x05, rd: 0x00000000
dut commit No.             1101000, rd_s: x15, rd: 0x00000000
dut commit No.             1102000, rd_s: x00, rd: 0x00000000
dut commit No.             1103000, rd_s: x14, rd: 0x00000000
dut commit No.             1104000, rd_s: x00, rd: 0x00000000
dut commit No.             1105000, rd_s: x18, rd: 0x00000008
dut commit No.             1106000, rd_s: x00, rd: 0x00000000
dut commit No.             1107000, rd_s: x00, rd: 0x00000000
dut commit No.             1108000, rd_s: x19, rd: 0xefffae30
dut commit No.             1109000, rd_s: x00, rd: 0x00000000
dut commit No.             1110000, rd_s: x01, rd: 0xaaaac0d8
dut commit No.             1111000, rd_s: x28, rd: 0x00000000
dut commit No.             1112000, rd_s: x14, rd: 0x00000000
dut commit No.             1113000, rd_s: x14, rd: 0x00000000
dut commit No.             1114000, rd_s: x02, rd: 0xefffaf40
dut commit No.             1115000, rd_s: x28, rd: 0x00000000
dut commit No.             1116000, rd_s: x15, rd: 0xefffae78
dut commit No.             1117000, rd_s: x00, rd: 0x00000000
dut commit No.             1118000, rd_s: x30, rd: 0x00000000
dut commit No.             1119000, rd_s: x14, rd: 0x00000000
dut commit No.             1120000, rd_s: x11, rd: 0x00000000
dut commit No.             1121000, rd_s: x28, rd: 0x00000000
dut commit No.             1122000, rd_s: x30, rd: 0x00000000
dut commit No.             1123000, rd_s: x14, rd: 0x00000000
dut commit No.             1124000, rd_s: x13, rd: 0x00000000
dut commit No.             1125000, rd_s: x00, rd: 0x00000000
dut commit No.             1126000, rd_s: x00, rd: 0x00000000
dut commit No.             1127000, rd_s: x30, rd: 0x00000000
dut commit No.             1128000, rd_s: x31, rd: 0x00000000
dut commit No.             1129000, rd_s: x09, rd: 0xefffb380
dut commit No.             1130000, rd_s: x00, rd: 0x00000000
dut commit No.             1131000, rd_s: x05, rd: 0xefffb4dc
dut commit No.             1132000, rd_s: x13, rd: 0x00000000
dut commit No.             1133000, rd_s: x13, rd: 0x00000000
dut commit No.             1134000, rd_s: x14, rd: 0x00000000
dut commit No.             1135000, rd_s: x14, rd: 0x00000000
dut commit No.             1136000, rd_s: x11, rd: 0x00000000
dut commit No.             1137000, rd_s: x13, rd: 0x00000000
dut commit No.             1138000, rd_s: x29, rd: 0x00000000
dut commit No.             1139000, rd_s: x13, rd: 0x00000000
dut commit No.             1140000, rd_s: x14, rd: 0x00000000
dut commit No.             1141000, rd_s: x14, rd: 0x00000000
dut commit No.             1142000, rd_s: x31, rd: 0x00000000
dut commit No.             1143000, rd_s: x30, rd: 0x00000000
dut commit No.             1144000, rd_s: x13, rd: 0x00000000
dut commit No.             1145000, rd_s: x15, rd: 0x00000000
dut commit No.             1146000, rd_s: x28, rd: 0x00000000
dut commit No.             1147000, rd_s: x14, rd: 0x00000000
dut commit No.             1148000, rd_s: x30, rd: 0x00000000
dut commit No.             1149000, rd_s: x30, rd: 0x00000000
dut commit No.             1150000, rd_s: x14, rd: 0x00000000
dut commit No.             1151000, rd_s: x28, rd: 0x00000000
dut commit No.             1152000, rd_s: x15, rd: 0x00000000
dut commit No.             1153000, rd_s: x11, rd: 0x00000000
dut commit No.             1154000, rd_s: x00, rd: 0x00000000
dut commit No.             1155000, rd_s: x00, rd: 0x00000000
dut commit No.             1156000, rd_s: x05, rd: 0xefffe5f0
dut commit No.             1157000, rd_s: x13, rd: 0x00000000
dut commit No.             1158000, rd_s: x13, rd: 0x00000000
dut commit No.             1159000, rd_s: x14, rd: 0x00000000
dut commit No.             1160000, rd_s: x31, rd: 0x00000000
dut commit No.             1161000, rd_s: x29, rd: 0x00000000
dut commit No.             1162000, rd_s: x09, rd: 0xefffe310
dut commit No.             1163000, rd_s: x15, rd: 0x00000000
dut commit No.             1164000, rd_s: x14, rd: 0x00000000
dut commit No.             1165000, rd_s: x14, rd: 0x00000000
dut commit No.             1166000, rd_s: x28, rd: 0x00000000
Monitor: Power Stop time is           1710651750
*Verdi* : fsdbDumpoff - All FSDB files at 1,710,651,750 ps.
Monitor: Segment Stop time is           1710651750
Monitor: Segment IPC: 1.042357
Monitor: Segment Time:           1670752500
$finish called from file "/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hvl/common/top_tb.svh", line 30.
$finish at simulation time           1710887250
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1710887250 ps
CPU Time:    413.080 seconds;       Data structure size:   1.2Mb
Sun May 11 16:51:34 2025
1.042357
1670752500
cd ../fft/vcs && fsdb2saif -licqueue dump.fsdb -bt 1309856250ps -et 1710651750ps -s top_tb/dut
logDir = /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/fft/vcs/fsdb2saifLog
done
dump.fsdb.saif is generated successfully.

                                 fsdb2saif (R)

                 Version W-2024.09 for linux64 - Aug 17, 2024 

                    Copyright (c) 1999 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
mkdir -p ../fft/reports outputs
export ECE411_SAIF_FILE=../fft/vcs/dump.fsdb.saif ;\
export ECE411_SAIF_TOP=top_tb/dut ;\
export ECE411_POWER_RPT_PATH=../fft/reports ;\
dc_shell -f power.tcl |& tee ../fft/reports/power.log
Information: License queuing is enabled. (DCSH-18)

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version W-2024.09 for linux64 - Aug 27, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Sun May 11 16:52:13 2025
Hostname:           9a9315923d99
CPU Model:          Intel(R) Xeon(R) Gold 6330 CPU @ 2.00GHz
CPU Details:        Cores = 1 : Sockets = 1 : Cache Size = 43008 KB : Freq = 2.90 GHz
OS:                 Linux 4.18.0-553.32.1.el8_10.x86_64
RAM:                250 GB (Free 193 GB)
Swap:                 3 GB (Free   3 GB)
Work Filesystem:    /srv/tmp mounted to exodus.csl.illinois.edu:/home/zaizhou3/scratch/ece411ag
Tmp Filesystem:     /tmp mounted to tmpfs
Work Disk:          510 GB (Free 509 GB)
Tmp Disk:           125 GB (Free 125 GB)

CPU Load: 2115%, Ram Free: 193 GB, Swap Free: 3 GB, Work Disk Free: 509 GB, Tmp Disk Free: 125 GB
set symbol_library [list generic.sdb]
generic.sdb
set synthetic_library [list dw_foundation.sldb]
dw_foundation.sldb
set target_library [getenv STD_CELL_LIB]
/srv/ece411ag/freepdk-45nm/stdcells.db
set sram_library [getenv SRAM_LIB]
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db
if {$sram_library eq ""} {
   set link_library [list "*" $target_library $synthetic_library]
} else {
   set link_library [list "*" $target_library $synthetic_library $sram_library]
}
* /srv/ece411ag/freepdk-45nm/stdcells.db dw_foundation.sldb {/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db}
get_license DC-Ultra-Features
1
get_license DC-Ultra-Opt
1
read_file -format ddc outputs/synth.ddc
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/software/Synopsys-2024_x86_64/syn/W-2024.09/libraries/syn/dw_foundation.sldb'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db'
Loading db file '/software/Synopsys-2024_x86_64/syn/W-2024.09/libraries/syn/gtech.db'
Loading db file '/software/Synopsys-2024_x86_64/syn/W-2024.09/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'mp_cache_tag_array_TT_1p0V_25C_lib'
  Loading link library 'mp_cache_data_array_TT_1p0V_25C_lib'
  Loading link library 'gshare_data_array_TT_1p0V_25C_lib'
  Loading link library 'gtech'
Reading ddc file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/outputs/synth.ddc'.
Information: Checking out the license 'DesignWare'. (SEC-104)
Loaded 435 designs.
Current design is 'cpu'.
cpu icache dcache instruction_queue_QUEUE_SIZE16 reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2 regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4 arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2 memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4 branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4 SNPS_CLOCK_GATE_HIGH_cache_adapter_1 SNPS_CLOCK_GATE_HIGH_fetch_1 SNPS_CLOCK_GATE_HIGH_fetch_0 SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_1 SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_0 SNPS_CLOCK_GATE_HIGH_cache_adapter_0 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_0 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_1 multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_1 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_2 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_3 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_4 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_5 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_6 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_7 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_8 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_9 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_10 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_11 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_12 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_13 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_14 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_15 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_16 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_17 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_18 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_19 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_20 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_21 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_22 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_23 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_24 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_25 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_26 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_27 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_28 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_29 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_30 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_31 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_32 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_33 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_34 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_0 SNPS_CLOCK_GATE_HIGH_icache_0 SNPS_CLOCK_GATE_HIGH_icache_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_15 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_14 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_13 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_12 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_11 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_10 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_9 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_8 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_7 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_6 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_5 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_4 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_1 SNPS_CLOCK_GATE_HIGH_dcache_0 SNPS_CLOCK_GATE_HIGH_dcache_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_15 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_14 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_13 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_12 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_11 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_10 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_9 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_8 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_7 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_6 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_5 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_4 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_7 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_6 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_5 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_4 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_1 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_0 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_18 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_17 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_16 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_15 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_14 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_13 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_12 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_11 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_10 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_9 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_8 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_7 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_6 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_5 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_4 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_3 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_2 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_1 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_0 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_98 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_97 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_96 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_95 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_94 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_93 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_92 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_91 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_90 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_89 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_88 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_87 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_86 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_85 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_84 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_83 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_82 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_81 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_80 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_79 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_78 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_77 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_76 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_75 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_74 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_73 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_72 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_71 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_70 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_69 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_68 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_67 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_66 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_65 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_64 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_63 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_62 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_61 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_60 
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_59 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_58 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_57 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_56 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_55 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_54 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_53 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_52 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_51 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_50 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_49 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_48 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_47 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_46 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_45 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_44 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_43 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_42 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_41 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_40 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_39 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_38 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_37 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_36 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_35 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_34 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_33 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_32 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_31 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_30 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_29 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_28 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_27 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_26 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_25 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_24 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_23 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_22 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_21 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_20 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_19 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_18 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_17 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_16 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_15 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_14 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_13 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_12 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_11 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_10 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_9 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_8 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_7 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_6 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_5 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_4 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_3 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_2 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_1 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_64 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_63 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_62 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_61 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_60 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_59 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_58 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_57 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_56 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_55 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_54 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_53 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_52 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_51 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_50 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_49 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_48 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_47 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_46 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_45 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_44 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_43 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_42 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_41 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_40 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_39 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_38 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_37 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_36 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_35 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_34 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_32 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_31 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_30 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_29 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_28 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_27 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_26 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_25 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_24 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_23 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_22 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_21 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_20 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_19 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_18 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_17 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_16 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_15 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_14 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_13 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_12 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_11 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_10 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_9 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_8 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_7 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_6 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_5 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_4 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_3 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_2 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_1 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_0 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_47 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_46 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_45 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_44 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_43 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_42 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_41 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_40 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_39 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_38 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_37 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_36 
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_35 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_34 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_33 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_32 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_31 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_30 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_29 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_28 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_27 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_26 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_25 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_24 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_23 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_22 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_21 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_20 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_19 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_18 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_17 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_16 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_15 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_14 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_13 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_12 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_11 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_10 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_9 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_8 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_7 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_6 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_5 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_4 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_3 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_2 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_1 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_0 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_80 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_79 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_78 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_77 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_76 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_75 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_74 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_73 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_72 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_71 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_70 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_69 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_68 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_67 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_66 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_65 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_64 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_63 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_62 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_61 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_60 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_59 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_58 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_57 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_56 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_55 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_54 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_53 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_52 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_51 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_50 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_49 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_48 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_47 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_46 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_45 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_44 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_43 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_42 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_41 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_40 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_39 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_38 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_37 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_36 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_35 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_34 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_33 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_32 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_31 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_30 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_29 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_28 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_27 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_26 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_25 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_24 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_23 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_22 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_21 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_20 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_19 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_18 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_17 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_16 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_15 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_14 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_13 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_12 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_11 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_10 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_9 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_8 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_7 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_6 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_5 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_4 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_3 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_2 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_1 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_0 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_23 
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_22 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_21 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_20 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_19 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_18 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_17 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_16 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_15 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_14 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_13 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_12 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_11 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_10 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_9 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_8 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_7 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_6 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_5 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_4 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_3 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_2 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_1
read_saif -input [getenv ECE411_SAIF_FILE] -instance [getenv ECE411_SAIF_TOP]
Warning: There are 90608 objects not found during annotation. (PWR-452)
1
report_power -analysis_effort high -hierarchy > [getenv ECE411_POWER_RPT_PATH]/power.rpt
report_power -analysis_effort high > [getenv ECE411_POWER_RPT_PATH]/power2.rpt
exit

Memory usage for this session 388 Mbytes.
Memory usage for this session including child processes 388 Mbytes.
CPU usage for this session 35 seconds ( 0.01 hours ).
Elapsed time for this session 35 seconds ( 0.01 hours ).

Thank you...
Information: Updating design information... (UID-85)
Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: There are 6 switching activity information conflicts. (PWR-19)
Information: Propagating switching activity (high effort zero delay simulation). (PWR-6)
Warning: Invalid switching activity annotation on constant net(s) is being ignored. (PWR-421)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort high
Design : cpu
Version: W-2024.09
Date   : Sun May 11 16:52:41 2025
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /srv/ece411ag/freepdk-45nm/stdcells.db)
    mp_cache_tag_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db)
    mp_cache_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db)
    gshare_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
cpu                    5K_hvratio_1_1    NangateOpenCellLibrary
icache                 5K_hvratio_1_1    NangateOpenCellLibrary
dcache                 5K_hvratio_1_1    NangateOpenCellLibrary
instruction_queue_QUEUE_SIZE16
                       5K_hvratio_1_1    NangateOpenCellLibrary
reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2
                       5K_hvratio_1_1    NangateOpenCellLibrary
regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4
                       5K_hvratio_1_1    NangateOpenCellLibrary
arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2
                       5K_hvratio_1_1    NangateOpenCellLibrary
memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_98
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_97
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_96
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_95
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_94
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_93
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_92
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_91
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_90
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_89
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_88
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_87
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_86
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_85
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_84
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_83
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_82
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_81
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
cpu                                    8.01e+03 4.60e+04 4.04e+06 5.81e+04 100.0
  mul_div_station/divider (multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0)
                                         48.100 1.01e+04 4.46e+05 1.06e+04  18.2
  branch_station (branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4)
                                        422.100 1.76e+03 2.31e+05 2.41e+03   4.2
  memory_station (memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4)
                                       1.10e+03 3.79e+03 4.44e+05 5.33e+03   9.2
  arithmetic_station (arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2)
                                        869.030 3.16e+03 6.72e+05 4.70e+03   8.1
  regfile (regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4)
                                        346.001 1.23e+03 2.94e+05 1.87e+03   3.2
  reorder_buffer (reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2)
                                       1.62e+03 5.71e+03 6.28e+05 7.96e+03  13.7
  instruction_queue (instruction_queue_QUEUE_SIZE16)
                                       1.30e+03 3.26e+03 3.41e+05 4.90e+03   8.4
  dcache (dcache)                       547.377 6.16e+03 2.07e+05 6.91e+03  11.9
  icache (icache)                       354.263 4.29e+03 1.40e+05 4.79e+03   8.2
1
 
****************************************
Report : power
        -analysis_effort high
Design : cpu
Version: W-2024.09
Date   : Sun May 11 16:52:43 2025
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /srv/ece411ag/freepdk-45nm/stdcells.db)
    mp_cache_tag_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db)
    mp_cache_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db)
    gshare_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
cpu                    5K_hvratio_1_1    NangateOpenCellLibrary
icache                 5K_hvratio_1_1    NangateOpenCellLibrary
dcache                 5K_hvratio_1_1    NangateOpenCellLibrary
instruction_queue_QUEUE_SIZE16
                       5K_hvratio_1_1    NangateOpenCellLibrary
reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2
                       5K_hvratio_1_1    NangateOpenCellLibrary
regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4
                       5K_hvratio_1_1    NangateOpenCellLibrary
arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2
                       5K_hvratio_1_1    NangateOpenCellLibrary
memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_98
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_97
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_96
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_95
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_94
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_93
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_92
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_91
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_90
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_89
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_88
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_87
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_86
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_85
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_84
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_83
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_82
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_81
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  =  46.0487 mW   (85%)
  Net Switching Power  =   8.0140 mW   (15%)
                         ---------
Total Dynamic Power    =  54.0627 mW  (100%)

Cell Leakage Power     =   4.0419 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory         9.6318e+03           98.2723        4.2990e+04        9.7731e+03  (  16.82%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network  3.4476e+04        6.0343e+03        2.5209e+04        4.0536e+04  (  69.76%)  i
register         615.4844          266.8238        1.1724e+06        2.0546e+03  (   3.54%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.3254e+03        1.6146e+03        2.8013e+06        5.7414e+03  (   9.88%)
--------------------------------------------------------------------------------------------------
Total          4.6049e+04 uW     8.0139e+03 uW     4.0419e+06 nW     5.8105e+04 uW
1
58.1046
 
 ``` 

 </details> 
<details><summary>graph ✅</summary> 

 ``` 
 mkdir -p spike
rm -f vcs/dump.fsdb
cd vcs && ./top_tb -l simulation.log -exitstatus -suppress=ASLR_DETECTED_INFO \
	+NO_DUMP_ALL_ECE411 \
	+TIMEOUT_ECE411=4701280 \
	+CLOCK_PERIOD_PS_ECE411=1500 \
	+BRAM_0_ON_X_ECE411=1 \
	+MEMLST_ECE411="/srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/graph/memory_32.lst" \
	+ELF_ECE411="/srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/graph/graph.elf"
Chronologic VCS simulator copyright 1991-2024
Contains Synopsys proprietary information.
Compiler version W-2024.09_Full64; Runtime version W-2024.09_Full64;  May 11 16:45 2025
using elf file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/graph/graph.elf
*Verdi* Loading libsscore_vcs202409.so
FSDB Dumper for VCS, Release Verdi_W-2024.09, Linux x86_64/64bit, 08/17/2024
(C) 1996 - 2024 by Synopsys, Inc.
*Verdi* : Create FSDB file 'dump.fsdb'
*Verdi* : Begin traversing the scope (top_tb.dut), layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : fsdbDumpoff - All FSDB files at 0 ps.
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/graph/memory_32.lst
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/graph/memory_32.lst
dut commit No.                   0, rd_s: x00, rd: 0x00000000
Monitor: Segment Start time is               386250
dut commit No.                1000, rd_s: x15, rd: 0x00000002
dut commit No.                2000, rd_s: x15, rd: 0x00007ea1
dut commit No.                3000, rd_s: x10, rd: 0x00000000
dut commit No.                4000, rd_s: x12, rd: 0x000000b4
dut commit No.                5000, rd_s: x30, rd: 0x00000006
dut commit No.                6000, rd_s: x15, rd: 0x0000005f
dut commit No.                7000, rd_s: x15, rd: 0x00000007
dut commit No.                8000, rd_s: x15, rd: 0x00007e89
dut commit No.                9000, rd_s: x10, rd: 0x00000000
dut commit No.               10000, rd_s: x12, rd: 0x000000b4
dut commit No.               11000, rd_s: x30, rd: 0x00000007
dut commit No.               12000, rd_s: x15, rd: 0x000007f8
dut commit No.               13000, rd_s: x15, rd: 0x00000003
dut commit No.               14000, rd_s: x15, rd: 0x00007eb4
dut commit No.               15000, rd_s: x10, rd: 0x00000000
dut commit No.               16000, rd_s: x12, rd: 0x000000b4
dut commit No.               17000, rd_s: x30, rd: 0x00000001
dut commit No.               18000, rd_s: x15, rd: 0x000001c5
dut commit No.               19000, rd_s: x15, rd: 0x00000006
dut commit No.               20000, rd_s: x15, rd: 0x00007eb4
dut commit No.               21000, rd_s: x10, rd: 0x00000000
dut commit No.               22000, rd_s: x12, rd: 0x000000b4
dut commit No.               23000, rd_s: x30, rd: 0x00000006
dut commit No.               24000, rd_s: x15, rd: 0x000002b2
dut commit No.               25000, rd_s: x15, rd: 0x00000006
dut commit No.               26000, rd_s: x15, rd: 0x00007ea1
dut commit No.               27000, rd_s: x10, rd: 0x00000000
dut commit No.               28000, rd_s: x12, rd: 0x000000b4
dut commit No.               29000, rd_s: x30, rd: 0x00000006
dut commit No.               30000, rd_s: x15, rd: 0x0000012f
dut commit No.               31000, rd_s: x15, rd: 0x00000007
dut commit No.               32000, rd_s: x15, rd: 0x00007e91
dut commit No.               33000, rd_s: x10, rd: 0x00000000
dut commit No.               34000, rd_s: x12, rd: 0x000000b4
dut commit No.               35000, rd_s: x30, rd: 0x00000007
dut commit No.               36000, rd_s: x15, rd: 0x000005ec
dut commit No.               37000, rd_s: x15, rd: 0x00000001
dut commit No.               38000, rd_s: x15, rd: 0x00007eb4
dut commit No.               39000, rd_s: x10, rd: 0x00000000
dut commit No.               40000, rd_s: x12, rd: 0x000000b4
dut commit No.               41000, rd_s: x30, rd: 0x00000005
dut commit No.               42000, rd_s: x15, rd: 0x0000036e
dut commit No.               43000, rd_s: x15, rd: 0x00000006
dut commit No.               44000, rd_s: x15, rd: 0x00007eb4
dut commit No.               45000, rd_s: x10, rd: 0x00000000
dut commit No.               46000, rd_s: x12, rd: 0x000000b4
dut commit No.               47000, rd_s: x30, rd: 0x00000006
dut commit No.               48000, rd_s: x15, rd: 0x00000266
dut commit No.               49000, rd_s: x15, rd: 0x00000006
dut commit No.               50000, rd_s: x15, rd: 0x00007ea1
dut commit No.               51000, rd_s: x10, rd: 0x00000000
dut commit No.               52000, rd_s: x12, rd: 0x000000b4
dut commit No.               53000, rd_s: x30, rd: 0x00000006
dut commit No.               54000, rd_s: x15, rd: 0x00000447
dut commit No.               55000, rd_s: x15, rd: 0x00000007
dut commit No.               56000, rd_s: x15, rd: 0x00007e89
dut commit No.               57000, rd_s: x10, rd: 0x00000000
dut commit No.               58000, rd_s: x12, rd: 0x000000b4
dut commit No.               59000, rd_s: x30, rd: 0x00000007
dut commit No.               60000, rd_s: x15, rd: 0x000003e0
dut commit No.               61000, rd_s: x15, rd: 0x00000003
dut commit No.               62000, rd_s: x15, rd: 0x00007eb4
dut commit No.               63000, rd_s: x10, rd: 0x00000000
dut commit No.               64000, rd_s: x12, rd: 0x000000b4
dut commit No.               65000, rd_s: x30, rd: 0x00000001
dut commit No.               66000, rd_s: x15, rd: 0x000005ed
dut commit No.               67000, rd_s: x15, rd: 0x00000006
dut commit No.               68000, rd_s: x15, rd: 0x00007eb4
dut commit No.               69000, rd_s: x10, rd: 0x00000000
dut commit No.               70000, rd_s: x12, rd: 0x000000b4
dut commit No.               71000, rd_s: x30, rd: 0x00000006
dut commit No.               72000, rd_s: x15, rd: 0x0000069a
dut commit No.               73000, rd_s: x15, rd: 0x00000006
dut commit No.               74000, rd_s: x15, rd: 0x00007ea1
dut commit No.               75000, rd_s: x10, rd: 0x00000000
dut commit No.               76000, rd_s: x12, rd: 0x000000b4
dut commit No.               77000, rd_s: x30, rd: 0x00000006
dut commit No.               78000, rd_s: x15, rd: 0x00000517
dut commit No.               79000, rd_s: x15, rd: 0x00000007
dut commit No.               80000, rd_s: x15, rd: 0x00007e91
dut commit No.               81000, rd_s: x10, rd: 0x00000000
dut commit No.               82000, rd_s: x12, rd: 0x000000b4
dut commit No.               83000, rd_s: x30, rd: 0x00000007
dut commit No.               84000, rd_s: x15, rd: 0x000001d4
dut commit No.               85000, rd_s: x15, rd: 0x00000001
dut commit No.               86000, rd_s: x15, rd: 0x00007eb4
dut commit No.               87000, rd_s: x10, rd: 0x00000000
dut commit No.               88000, rd_s: x12, rd: 0x000000b4
dut commit No.               89000, rd_s: x30, rd: 0x00000005
dut commit No.               90000, rd_s: x15, rd: 0x00000756
dut commit No.               91000, rd_s: x15, rd: 0x00000006
dut commit No.               92000, rd_s: x15, rd: 0x00007eb4
dut commit No.               93000, rd_s: x10, rd: 0x00000000
dut commit No.               94000, rd_s: x12, rd: 0x000000b4
dut commit No.               95000, rd_s: x30, rd: 0x00000006
dut commit No.               96000, rd_s: x15, rd: 0x0000064e
dut commit No.               97000, rd_s: x15, rd: 0x00000006
dut commit No.               98000, rd_s: x15, rd: 0x00007ea1
dut commit No.               99000, rd_s: x10, rd: 0x00000000
dut commit No.              100000, rd_s: x12, rd: 0x000000b4
dut commit No.              101000, rd_s: x30, rd: 0x00000006
dut commit No.              102000, rd_s: x15, rd: 0x0000086f
dut commit No.              103000, rd_s: x15, rd: 0x00000007
dut commit No.              104000, rd_s: x15, rd: 0x00007e89
dut commit No.              105000, rd_s: x10, rd: 0x00000000
dut commit No.              106000, rd_s: x12, rd: 0x000000b4
dut commit No.              107000, rd_s: x30, rd: 0x00000007
dut commit No.              108000, rd_s: x15, rd: 0x00000fc8
dut commit No.              109000, rd_s: x15, rd: 0x00000003
dut commit No.              110000, rd_s: x15, rd: 0x00007eb4
dut commit No.              111000, rd_s: x10, rd: 0x00000000
dut commit No.              112000, rd_s: x12, rd: 0x000000b4
dut commit No.              113000, rd_s: x30, rd: 0x00000001
dut commit No.              114000, rd_s: x15, rd: 0x000009f5
dut commit No.              115000, rd_s: x15, rd: 0x00000006
dut commit No.              116000, rd_s: x15, rd: 0x00007eb4
dut commit No.              117000, rd_s: x10, rd: 0x00000000
dut commit No.              118000, rd_s: x12, rd: 0x000000b4
dut commit No.              119000, rd_s: x30, rd: 0x00000006
dut commit No.              120000, rd_s: x15, rd: 0x00000a82
dut commit No.              121000, rd_s: x15, rd: 0x00000006
dut commit No.              122000, rd_s: x15, rd: 0x00007ea1
dut commit No.              123000, rd_s: x10, rd: 0x00000000
dut commit No.              124000, rd_s: x12, rd: 0x000000b4
dut commit No.              125000, rd_s: x30, rd: 0x00000006
dut commit No.              126000, rd_s: x15, rd: 0x0000097f
dut commit No.              127000, rd_s: x15, rd: 0x00000007
dut commit No.              128000, rd_s: x15, rd: 0x00007e91
dut commit No.              129000, rd_s: x10, rd: 0x00000000
dut commit No.              130000, rd_s: x12, rd: 0x000000b4
dut commit No.              131000, rd_s: x30, rd: 0x00000007
dut commit No.              132000, rd_s: x15, rd: 0x00000dbc
dut commit No.              133000, rd_s: x15, rd: 0x00000001
dut commit No.              134000, rd_s: x15, rd: 0x00007eb4
dut commit No.              135000, rd_s: x10, rd: 0x00000000
dut commit No.              136000, rd_s: x12, rd: 0x000000b4
dut commit No.              137000, rd_s: x30, rd: 0x00000005
dut commit No.              138000, rd_s: x15, rd: 0x00000b3e
dut commit No.              139000, rd_s: x15, rd: 0x00000006
dut commit No.              140000, rd_s: x15, rd: 0x00007eb4
dut commit No.              141000, rd_s: x10, rd: 0x00000000
dut commit No.              142000, rd_s: x12, rd: 0x000000b4
dut commit No.              143000, rd_s: x30, rd: 0x00000006
dut commit No.              144000, rd_s: x15, rd: 0x00000a36
Monitor: Power Start time is            277265250
*Verdi* : fsdbDumpon - All FSDB files at 277,265,250 ps.
dut commit No.              145000, rd_s: x12, rd: 0x00003f57
dut commit No.              146000, rd_s: x15, rd: 0xaaaae6a7
dut commit No.              147000, rd_s: x12, rd: 0x0000329d
dut commit No.              148000, rd_s: x29, rd: 0x00000006
dut commit No.              149000, rd_s: x11, rd: 0xaaaae6a0
dut commit No.              150000, rd_s: x14, rd: 0x00000000
dut commit No.              151000, rd_s: x12, rd: 0x00003f4d
dut commit No.              152000, rd_s: x15, rd: 0xaaaae6a3
dut commit No.              153000, rd_s: x12, rd: 0x000032ae
dut commit No.              154000, rd_s: x29, rd: 0x00000006
dut commit No.              155000, rd_s: x11, rd: 0xaaaae6a0
dut commit No.              156000, rd_s: x14, rd: 0x00000000
dut commit No.              157000, rd_s: x12, rd: 0x00003f43
dut commit No.              158000, rd_s: x15, rd: 0xaaaae6a6
dut commit No.              159000, rd_s: x12, rd: 0x000032ae
dut commit No.              160000, rd_s: x29, rd: 0x00000007
dut commit No.              161000, rd_s: x11, rd: 0xaaaae6a0
dut commit No.              162000, rd_s: x14, rd: 0x00000000
dut commit No.              163000, rd_s: x12, rd: 0x00003f57
dut commit No.              164000, rd_s: x15, rd: 0xaaaae6a6
dut commit No.              165000, rd_s: x12, rd: 0x000032a6
dut commit No.              166000, rd_s: x29, rd: 0x00000001
dut commit No.              167000, rd_s: x11, rd: 0xaaaae6a0
dut commit No.              168000, rd_s: x14, rd: 0x00000000
dut commit No.              169000, rd_s: x12, rd: 0x00003f57
dut commit No.              170000, rd_s: x15, rd: 0xaaaae6a7
dut commit No.              171000, rd_s: x12, rd: 0x000032a0
dut commit No.              172000, rd_s: x29, rd: 0x00000006
dut commit No.              173000, rd_s: x11, rd: 0xaaaae6a0
dut commit No.              174000, rd_s: x14, rd: 0x00000000
dut commit No.              175000, rd_s: x12, rd: 0x00003f4d
dut commit No.              176000, rd_s: x15, rd: 0xaaaae6a1
dut commit No.              177000, rd_s: x12, rd: 0x000032ae
dut commit No.              178000, rd_s: x29, rd: 0x00000006
dut commit No.              179000, rd_s: x11, rd: 0xaaaae6a0
dut commit No.              180000, rd_s: x14, rd: 0x00000000
dut commit No.              181000, rd_s: x12, rd: 0x00003f48
dut commit No.              182000, rd_s: x15, rd: 0xaaaae6a6
dut commit No.              183000, rd_s: x12, rd: 0x000032ae
dut commit No.              184000, rd_s: x29, rd: 0x00000007
dut commit No.              185000, rd_s: x11, rd: 0xaaaae6a0
dut commit No.              186000, rd_s: x14, rd: 0x00000000
dut commit No.              187000, rd_s: x12, rd: 0x00003f57
dut commit No.              188000, rd_s: x15, rd: 0xaaaae6a6
dut commit No.              189000, rd_s: x12, rd: 0x000032a6
dut commit No.              190000, rd_s: x29, rd: 0x00000005
dut commit No.              191000, rd_s: x11, rd: 0xaaaae6a0
dut commit No.              192000, rd_s: x14, rd: 0x00000000
dut commit No.              193000, rd_s: x12, rd: 0x00003f57
dut commit No.              194000, rd_s: x15, rd: 0xaaaae6a7
dut commit No.              195000, rd_s: x12, rd: 0x0000329d
dut commit No.              196000, rd_s: x29, rd: 0x00000006
dut commit No.              197000, rd_s: x11, rd: 0xaaaae6a0
dut commit No.              198000, rd_s: x14, rd: 0x00000000
dut commit No.              199000, rd_s: x12, rd: 0x00003f4d
dut commit No.              200000, rd_s: x15, rd: 0xaaaae6a3
dut commit No.              201000, rd_s: x12, rd: 0x000032ae
dut commit No.              202000, rd_s: x29, rd: 0x00000006
dut commit No.              203000, rd_s: x11, rd: 0xaaaae6a0
dut commit No.              204000, rd_s: x14, rd: 0x00000000
dut commit No.              205000, rd_s: x12, rd: 0x00003f43
dut commit No.              206000, rd_s: x15, rd: 0xaaaae6a6
dut commit No.              207000, rd_s: x12, rd: 0x000032ae
dut commit No.              208000, rd_s: x29, rd: 0x00000007
dut commit No.              209000, rd_s: x11, rd: 0xaaaae6a0
dut commit No.              210000, rd_s: x14, rd: 0x00000000
dut commit No.              211000, rd_s: x12, rd: 0x00003f57
dut commit No.              212000, rd_s: x15, rd: 0xaaaae6a6
dut commit No.              213000, rd_s: x12, rd: 0x000032a6
dut commit No.              214000, rd_s: x29, rd: 0x00000001
dut commit No.              215000, rd_s: x11, rd: 0xaaaae6a0
dut commit No.              216000, rd_s: x14, rd: 0x00000000
dut commit No.              217000, rd_s: x12, rd: 0x00003f57
dut commit No.              218000, rd_s: x15, rd: 0xaaaae6a7
dut commit No.              219000, rd_s: x12, rd: 0x000032a0
dut commit No.              220000, rd_s: x29, rd: 0x00000006
dut commit No.              221000, rd_s: x11, rd: 0xaaaae6a0
dut commit No.              222000, rd_s: x14, rd: 0x00000000
dut commit No.              223000, rd_s: x12, rd: 0x00003f4d
dut commit No.              224000, rd_s: x15, rd: 0xaaaae6a1
dut commit No.              225000, rd_s: x12, rd: 0x000032ae
dut commit No.              226000, rd_s: x29, rd: 0x00000006
dut commit No.              227000, rd_s: x11, rd: 0xaaaae6a0
dut commit No.              228000, rd_s: x14, rd: 0x00000000
dut commit No.              229000, rd_s: x12, rd: 0x00003f48
dut commit No.              230000, rd_s: x15, rd: 0xaaaae6a6
dut commit No.              231000, rd_s: x12, rd: 0x000032ae
dut commit No.              232000, rd_s: x29, rd: 0x00000007
dut commit No.              233000, rd_s: x11, rd: 0xaaaae6a0
dut commit No.              234000, rd_s: x14, rd: 0x00000000
dut commit No.              235000, rd_s: x12, rd: 0x00003f57
dut commit No.              236000, rd_s: x15, rd: 0xaaaae6a6
dut commit No.              237000, rd_s: x12, rd: 0x000032a6
dut commit No.              238000, rd_s: x29, rd: 0x00000005
dut commit No.              239000, rd_s: x11, rd: 0xaaaae6a0
dut commit No.              240000, rd_s: x14, rd: 0x00000000
Monitor: Power Stop time is            460284750
*Verdi* : fsdbDumpoff - All FSDB files at 460,284,750 ps.
Monitor: Segment Stop time is            460361250
Monitor: Segment IPC: 0.782694
Monitor: Segment Time:            459975000
$finish called from file "/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hvl/common/top_tb.svh", line 30.
$finish at simulation time            460400250
           V C S   S i m u l a t i o n   R e p o r t 
Time: 460400250 ps
CPU Time:    105.970 seconds;       Data structure size:   1.2Mb
Sun May 11 16:46:31 2025
0.782694
459975000
cd ../graph/vcs && fsdb2saif -licqueue dump.fsdb -bt 277265250ps -et 460284750ps -s top_tb/dut
logDir = /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/graph/vcs/fsdb2saifLog
done
dump.fsdb.saif is generated successfully.

                                 fsdb2saif (R)

                 Version W-2024.09 for linux64 - Aug 17, 2024 

                    Copyright (c) 1999 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
mkdir -p ../graph/reports outputs
export ECE411_SAIF_FILE=../graph/vcs/dump.fsdb.saif ;\
export ECE411_SAIF_TOP=top_tb/dut ;\
export ECE411_POWER_RPT_PATH=../graph/reports ;\
dc_shell -f power.tcl |& tee ../graph/reports/power.log
Information: License queuing is enabled. (DCSH-18)

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version W-2024.09 for linux64 - Aug 27, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Sun May 11 16:46:48 2025
Hostname:           9a9315923d99
CPU Model:          Intel(R) Xeon(R) Gold 6330 CPU @ 2.00GHz
CPU Details:        Cores = 1 : Sockets = 1 : Cache Size = 43008 KB : Freq = 3.10 GHz
OS:                 Linux 4.18.0-553.32.1.el8_10.x86_64
RAM:                250 GB (Free 201 GB)
Swap:                 3 GB (Free   3 GB)
Work Filesystem:    /srv/tmp mounted to exodus.csl.illinois.edu:/home/zaizhou3/scratch/ece411ag
Tmp Filesystem:     /tmp mounted to tmpfs
Work Disk:          510 GB (Free 509 GB)
Tmp Disk:           125 GB (Free 125 GB)

CPU Load: 1369%, Ram Free: 201 GB, Swap Free: 3 GB, Work Disk Free: 509 GB, Tmp Disk Free: 125 GB
set symbol_library [list generic.sdb]
generic.sdb
set synthetic_library [list dw_foundation.sldb]
dw_foundation.sldb
set target_library [getenv STD_CELL_LIB]
/srv/ece411ag/freepdk-45nm/stdcells.db
set sram_library [getenv SRAM_LIB]
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db
if {$sram_library eq ""} {
   set link_library [list "*" $target_library $synthetic_library]
} else {
   set link_library [list "*" $target_library $synthetic_library $sram_library]
}
* /srv/ece411ag/freepdk-45nm/stdcells.db dw_foundation.sldb {/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db}
get_license DC-Ultra-Features
1
get_license DC-Ultra-Opt
1
read_file -format ddc outputs/synth.ddc
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/software/Synopsys-2024_x86_64/syn/W-2024.09/libraries/syn/dw_foundation.sldb'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db'
Loading db file '/software/Synopsys-2024_x86_64/syn/W-2024.09/libraries/syn/gtech.db'
Loading db file '/software/Synopsys-2024_x86_64/syn/W-2024.09/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'mp_cache_tag_array_TT_1p0V_25C_lib'
  Loading link library 'mp_cache_data_array_TT_1p0V_25C_lib'
  Loading link library 'gshare_data_array_TT_1p0V_25C_lib'
  Loading link library 'gtech'
Reading ddc file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/outputs/synth.ddc'.
Information: Checking out the license 'DesignWare'. (SEC-104)
Loaded 435 designs.
Current design is 'cpu'.
cpu icache dcache instruction_queue_QUEUE_SIZE16 reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2 regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4 arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2 memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4 branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4 SNPS_CLOCK_GATE_HIGH_cache_adapter_1 SNPS_CLOCK_GATE_HIGH_fetch_1 SNPS_CLOCK_GATE_HIGH_fetch_0 SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_1 SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_0 SNPS_CLOCK_GATE_HIGH_cache_adapter_0 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_0 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_1 multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_1 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_2 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_3 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_4 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_5 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_6 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_7 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_8 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_9 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_10 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_11 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_12 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_13 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_14 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_15 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_16 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_17 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_18 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_19 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_20 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_21 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_22 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_23 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_24 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_25 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_26 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_27 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_28 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_29 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_30 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_31 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_32 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_33 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_34 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_0 SNPS_CLOCK_GATE_HIGH_icache_0 SNPS_CLOCK_GATE_HIGH_icache_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_15 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_14 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_13 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_12 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_11 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_10 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_9 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_8 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_7 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_6 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_5 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_4 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_1 SNPS_CLOCK_GATE_HIGH_dcache_0 SNPS_CLOCK_GATE_HIGH_dcache_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_15 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_14 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_13 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_12 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_11 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_10 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_9 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_8 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_7 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_6 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_5 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_4 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_7 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_6 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_5 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_4 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_1 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_0 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_18 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_17 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_16 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_15 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_14 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_13 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_12 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_11 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_10 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_9 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_8 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_7 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_6 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_5 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_4 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_3 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_2 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_1 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_0 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_98 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_97 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_96 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_95 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_94 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_93 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_92 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_91 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_90 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_89 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_88 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_87 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_86 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_85 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_84 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_83 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_82 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_81 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_80 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_79 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_78 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_77 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_76 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_75 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_74 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_73 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_72 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_71 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_70 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_69 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_68 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_67 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_66 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_65 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_64 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_63 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_62 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_61 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_60 
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_59 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_58 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_57 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_56 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_55 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_54 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_53 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_52 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_51 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_50 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_49 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_48 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_47 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_46 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_45 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_44 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_43 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_42 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_41 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_40 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_39 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_38 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_37 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_36 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_35 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_34 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_33 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_32 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_31 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_30 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_29 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_28 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_27 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_26 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_25 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_24 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_23 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_22 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_21 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_20 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_19 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_18 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_17 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_16 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_15 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_14 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_13 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_12 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_11 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_10 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_9 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_8 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_7 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_6 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_5 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_4 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_3 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_2 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_1 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_64 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_63 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_62 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_61 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_60 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_59 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_58 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_57 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_56 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_55 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_54 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_53 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_52 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_51 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_50 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_49 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_48 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_47 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_46 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_45 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_44 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_43 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_42 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_41 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_40 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_39 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_38 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_37 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_36 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_35 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_34 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_32 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_31 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_30 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_29 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_28 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_27 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_26 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_25 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_24 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_23 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_22 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_21 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_20 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_19 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_18 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_17 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_16 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_15 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_14 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_13 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_12 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_11 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_10 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_9 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_8 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_7 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_6 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_5 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_4 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_3 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_2 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_1 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_0 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_47 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_46 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_45 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_44 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_43 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_42 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_41 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_40 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_39 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_38 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_37 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_36 
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_35 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_34 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_33 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_32 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_31 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_30 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_29 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_28 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_27 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_26 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_25 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_24 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_23 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_22 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_21 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_20 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_19 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_18 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_17 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_16 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_15 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_14 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_13 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_12 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_11 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_10 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_9 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_8 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_7 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_6 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_5 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_4 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_3 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_2 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_1 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_0 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_80 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_79 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_78 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_77 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_76 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_75 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_74 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_73 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_72 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_71 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_70 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_69 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_68 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_67 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_66 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_65 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_64 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_63 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_62 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_61 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_60 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_59 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_58 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_57 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_56 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_55 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_54 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_53 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_52 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_51 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_50 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_49 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_48 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_47 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_46 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_45 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_44 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_43 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_42 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_41 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_40 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_39 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_38 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_37 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_36 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_35 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_34 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_33 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_32 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_31 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_30 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_29 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_28 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_27 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_26 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_25 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_24 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_23 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_22 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_21 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_20 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_19 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_18 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_17 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_16 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_15 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_14 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_13 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_12 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_11 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_10 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_9 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_8 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_7 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_6 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_5 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_4 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_3 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_2 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_1 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_0 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_23 
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_22 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_21 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_20 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_19 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_18 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_17 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_16 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_15 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_14 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_13 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_12 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_11 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_10 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_9 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_8 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_7 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_6 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_5 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_4 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_3 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_2 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_1
read_saif -input [getenv ECE411_SAIF_FILE] -instance [getenv ECE411_SAIF_TOP]
Warning: There are 90608 objects not found during annotation. (PWR-452)
1
report_power -analysis_effort high -hierarchy > [getenv ECE411_POWER_RPT_PATH]/power.rpt
report_power -analysis_effort high > [getenv ECE411_POWER_RPT_PATH]/power2.rpt
exit

Memory usage for this session 388 Mbytes.
Memory usage for this session including child processes 388 Mbytes.
CPU usage for this session 32 seconds ( 0.01 hours ).
Elapsed time for this session 32 seconds ( 0.01 hours ).

Thank you...
Information: Updating design information... (UID-85)
Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: There are 5 switching activity information conflicts. (PWR-19)
Information: Propagating switching activity (high effort zero delay simulation). (PWR-6)
Warning: Invalid switching activity annotation on constant net(s) is being ignored. (PWR-421)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort high
Design : cpu
Version: W-2024.09
Date   : Sun May 11 16:47:14 2025
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /srv/ece411ag/freepdk-45nm/stdcells.db)
    mp_cache_tag_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db)
    mp_cache_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db)
    gshare_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
cpu                    5K_hvratio_1_1    NangateOpenCellLibrary
icache                 5K_hvratio_1_1    NangateOpenCellLibrary
dcache                 5K_hvratio_1_1    NangateOpenCellLibrary
instruction_queue_QUEUE_SIZE16
                       5K_hvratio_1_1    NangateOpenCellLibrary
reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2
                       5K_hvratio_1_1    NangateOpenCellLibrary
regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4
                       5K_hvratio_1_1    NangateOpenCellLibrary
arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2
                       5K_hvratio_1_1    NangateOpenCellLibrary
memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_98
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_97
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_96
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_95
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_94
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_93
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_92
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_91
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_90
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_89
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_88
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_87
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_86
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_85
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_84
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_83
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_82
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_81
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
cpu                                    7.75e+03 4.27e+04 4.05e+06 5.45e+04 100.0
  mul_div_station/divider (multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0)
                                         47.253 1.01e+04 4.46e+05 1.06e+04  19.4
  branch_station (branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4)
                                        411.246 1.76e+03 2.31e+05 2.40e+03   4.4
  memory_station (memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4)
                                       1.08e+03 3.81e+03 4.45e+05 5.33e+03   9.8
  arithmetic_station (arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2)
                                        843.250 3.14e+03 6.72e+05 4.65e+03   8.5
  regfile (regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4)
                                        311.669 1.14e+03 2.94e+05 1.74e+03   3.2
  reorder_buffer (reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2)
                                       1.59e+03 5.64e+03 6.28e+05 7.86e+03  14.4
  instruction_queue (instruction_queue_QUEUE_SIZE16)
                                       1.23e+03 3.19e+03 3.41e+05 4.76e+03   8.7
  dcache (dcache)                       532.293 3.87e+03 2.08e+05 4.61e+03   8.4
  icache (icache)                       344.698 3.54e+03 1.41e+05 4.02e+03   7.4
1
 
****************************************
Report : power
        -analysis_effort high
Design : cpu
Version: W-2024.09
Date   : Sun May 11 16:47:16 2025
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /srv/ece411ag/freepdk-45nm/stdcells.db)
    mp_cache_tag_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db)
    mp_cache_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db)
    gshare_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
cpu                    5K_hvratio_1_1    NangateOpenCellLibrary
icache                 5K_hvratio_1_1    NangateOpenCellLibrary
dcache                 5K_hvratio_1_1    NangateOpenCellLibrary
instruction_queue_QUEUE_SIZE16
                       5K_hvratio_1_1    NangateOpenCellLibrary
reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2
                       5K_hvratio_1_1    NangateOpenCellLibrary
regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4
                       5K_hvratio_1_1    NangateOpenCellLibrary
arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2
                       5K_hvratio_1_1    NangateOpenCellLibrary
memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_98
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_97
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_96
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_95
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_94
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_93
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_92
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_91
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_90
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_89
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_88
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_87
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_86
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_85
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_84
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_83
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_82
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_81
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  =  42.7305 mW   (85%)
  Net Switching Power  =   7.7500 mW   (15%)
                         ---------
Total Dynamic Power    =  50.4805 mW  (100%)

Cell Leakage Power     =   4.0470 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory         6.6099e+03           98.1436        4.2990e+04        6.7510e+03  (  12.38%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network  3.4429e+04        5.9847e+03        2.5216e+04        4.0439e+04  (  74.16%)  i
register         523.7637          230.4663        1.1733e+06        1.9274e+03  (   3.53%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.1680e+03        1.4367e+03        2.8056e+06        5.4103e+03  (   9.92%)
--------------------------------------------------------------------------------------------------
Total          4.2731e+04 uW     7.7500e+03 uW     4.0470e+06 nW     5.4528e+04 uW
1
54.527499999999996
 
 ``` 

 </details> 
<details><summary>mergesort ✅</summary> 

 ``` 
 mkdir -p spike
rm -f vcs/dump.fsdb
cd vcs && ./top_tb -l simulation.log -exitstatus -suppress=ASLR_DETECTED_INFO \
	+NO_DUMP_ALL_ECE411 \
	+TIMEOUT_ECE411=9863840 \
	+CLOCK_PERIOD_PS_ECE411=1500 \
	+BRAM_0_ON_X_ECE411=1 \
	+MEMLST_ECE411="/srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/mergesort/memory_32.lst" \
	+ELF_ECE411="/srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/mergesort/mergesort.elf"
Chronologic VCS simulator copyright 1991-2024
Contains Synopsys proprietary information.
Compiler version W-2024.09_Full64; Runtime version W-2024.09_Full64;  May 11 16:45 2025
using elf file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/mergesort/mergesort.elf
*Verdi* Loading libsscore_vcs202409.so
FSDB Dumper for VCS, Release Verdi_W-2024.09, Linux x86_64/64bit, 08/17/2024
(C) 1996 - 2024 by Synopsys, Inc.
*Verdi* : Create FSDB file 'dump.fsdb'
*Verdi* : Begin traversing the scope (top_tb.dut), layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : fsdbDumpoff - All FSDB files at 0 ps.
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/mergesort/memory_32.lst
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/mergesort/memory_32.lst
dut commit No.                   0, rd_s: x00, rd: 0x00000000
dut commit No.                1000, rd_s: x11, rd: 0x00000102
dut commit No.                2000, rd_s: x10, rd: 0x000001b0
dut commit No.                3000, rd_s: x00, rd: 0x00000000
dut commit No.                4000, rd_s: x00, rd: 0x00000000
dut commit No.                5000, rd_s: x12, rd: 0x00000136
dut commit No.                6000, rd_s: x00, rd: 0x00000000
dut commit No.                7000, rd_s: x00, rd: 0x00000000
dut commit No.                8000, rd_s: x00, rd: 0x00000000
dut commit No.                9000, rd_s: x00, rd: 0x00000000
dut commit No.               10000, rd_s: x15, rd: 0xefffc860
dut commit No.               11000, rd_s: x14, rd: 0xaaab0e24
Monitor: Segment Start time is             95339250
dut commit No.               12000, rd_s: x00, rd: 0x00000000
dut commit No.               13000, rd_s: x13, rd: 0x00000293
dut commit No.               14000, rd_s: x15, rd: 0xefffbed4
dut commit No.               15000, rd_s: x08, rd: 0xefffbf30
dut commit No.               16000, rd_s: x00, rd: 0x00000000
dut commit No.               17000, rd_s: x21, rd: 0x00000025
dut commit No.               18000, rd_s: x02, rd: 0xefffbeb0
dut commit No.               19000, rd_s: x00, rd: 0x00000000
dut commit No.               20000, rd_s: x14, rd: 0x00000000
dut commit No.               21000, rd_s: x11, rd: 0xeffff0ec
dut commit No.               22000, rd_s: x00, rd: 0x00000000
dut commit No.               23000, rd_s: x00, rd: 0x00000000
dut commit No.               24000, rd_s: x15, rd: 0xefffbeb4
dut commit No.               25000, rd_s: x00, rd: 0x00000000
dut commit No.               26000, rd_s: x13, rd: 0x00000004
dut commit No.               27000, rd_s: x00, rd: 0x00000000
dut commit No.               28000, rd_s: x00, rd: 0x00000000
dut commit No.               29000, rd_s: x15, rd: 0x00000003
dut commit No.               30000, rd_s: x14, rd: 0xeffff1ac
dut commit No.               31000, rd_s: x06, rd: 0xefffbf10
dut commit No.               32000, rd_s: x15, rd: 0xefffbf00
dut commit No.               33000, rd_s: x00, rd: 0x00000000
dut commit No.               34000, rd_s: x13, rd: 0xefffbec0
dut commit No.               35000, rd_s: x13, rd: 0xefffbe94
dut commit No.               36000, rd_s: x13, rd: 0xefffbf24
dut commit No.               37000, rd_s: x00, rd: 0x00000000
dut commit No.               38000, rd_s: x01, rd: 0xaaaac074
dut commit No.               39000, rd_s: x01, rd: 0xaaaac074
dut commit No.               40000, rd_s: x15, rd: 0x00000001
dut commit No.               41000, rd_s: x13, rd: 0x0000009e
dut commit No.               42000, rd_s: x29, rd: 0x000000a1
dut commit No.               43000, rd_s: x21, rd: 0xeffff29c
dut commit No.               44000, rd_s: x13, rd: 0xefffbf28
dut commit No.               45000, rd_s: x09, rd: 0x000000b4
dut commit No.               46000, rd_s: x22, rd: 0x000000bf
dut commit No.               47000, rd_s: x00, rd: 0x00000000
dut commit No.               48000, rd_s: x00, rd: 0x00000000
dut commit No.               49000, rd_s: x02, rd: 0xefffbef0
dut commit No.               50000, rd_s: x14, rd: 0xefffbf08
dut commit No.               51000, rd_s: x10, rd: 0xefffeff0
dut commit No.               52000, rd_s: x16, rd: 0xefffbeb0
dut commit No.               53000, rd_s: x29, rd: 0x0000013f
dut commit No.               54000, rd_s: x13, rd: 0x000002b7
dut commit No.               55000, rd_s: x29, rd: 0xefffbed8
dut commit No.               56000, rd_s: x02, rd: 0xefffbf10
dut commit No.               57000, rd_s: x11, rd: 0x000000fd
dut commit No.               58000, rd_s: x00, rd: 0x00000000
dut commit No.               59000, rd_s: x13, rd: 0xefffbf00
dut commit No.               60000, rd_s: x00, rd: 0x00000000
dut commit No.               61000, rd_s: x13, rd: 0xefffbee4
dut commit No.               62000, rd_s: x13, rd: 0x000003cd
dut commit No.               63000, rd_s: x00, rd: 0x00000000
dut commit No.               64000, rd_s: x00, rd: 0x00000000
dut commit No.               65000, rd_s: x09, rd: 0x00000077
dut commit No.               66000, rd_s: x00, rd: 0x00000000
dut commit No.               67000, rd_s: x15, rd: 0x00000003
dut commit No.               68000, rd_s: x00, rd: 0x00000000
dut commit No.               69000, rd_s: x13, rd: 0x000000f4
dut commit No.               70000, rd_s: x13, rd: 0x00000119
dut commit No.               71000, rd_s: x15, rd: 0x00000002
dut commit No.               72000, rd_s: x00, rd: 0x00000000
dut commit No.               73000, rd_s: x00, rd: 0x00000000
dut commit No.               74000, rd_s: x29, rd: 0x000000cf
dut commit No.               75000, rd_s: x12, rd: 0x00000004
dut commit No.               76000, rd_s: x13, rd: 0x0000008b
dut commit No.               77000, rd_s: x00, rd: 0x00000000
dut commit No.               78000, rd_s: x00, rd: 0x00000000
dut commit No.               79000, rd_s: x09, rd: 0x0000051c
dut commit No.               80000, rd_s: x14, rd: 0xeffff528
dut commit No.               81000, rd_s: x19, rd: 0x00000003
dut commit No.               82000, rd_s: x15, rd: 0x00000013
dut commit No.               83000, rd_s: x13, rd: 0x00000351
dut commit No.               84000, rd_s: x13, rd: 0x00000000
dut commit No.               85000, rd_s: x00, rd: 0x00000000
dut commit No.               86000, rd_s: x13, rd: 0xefffbeb0
dut commit No.               87000, rd_s: x13, rd: 0x000000df
dut commit No.               88000, rd_s: x15, rd: 0xeffff57c
dut commit No.               89000, rd_s: x13, rd: 0x00000008
dut commit No.               90000, rd_s: x15, rd: 0xeffff474
dut commit No.               91000, rd_s: x13, rd: 0xefffbdcc
dut commit No.               92000, rd_s: x13, rd: 0xefffbf70
dut commit No.               93000, rd_s: x15, rd: 0x00000001
dut commit No.               94000, rd_s: x19, rd: 0x00000003
dut commit No.               95000, rd_s: x10, rd: 0xefffbec0
dut commit No.               96000, rd_s: x22, rd: 0x0000019f
dut commit No.               97000, rd_s: x13, rd: 0x0000009b
dut commit No.               98000, rd_s: x02, rd: 0xefffbed0
dut commit No.               99000, rd_s: x00, rd: 0x00000000
dut commit No.              100000, rd_s: x01, rd: 0xaaaac05c
dut commit No.              101000, rd_s: x15, rd: 0x00000000
dut commit No.              102000, rd_s: x13, rd: 0x00000000
dut commit No.              103000, rd_s: x09, rd: 0x00000190
dut commit No.              104000, rd_s: x11, rd: 0xeffff6f0
dut commit No.              105000, rd_s: x13, rd: 0x00000004
dut commit No.              106000, rd_s: x00, rd: 0x00000000
dut commit No.              107000, rd_s: x02, rd: 0xefffbeb0
dut commit No.              108000, rd_s: x29, rd: 0x000000a5
dut commit No.              109000, rd_s: x01, rd: 0xaaaac06c
dut commit No.              110000, rd_s: x15, rd: 0xeffff79c
dut commit No.              111000, rd_s: x20, rd: 0x000001e0
dut commit No.              112000, rd_s: x00, rd: 0x00000000
dut commit No.              113000, rd_s: x00, rd: 0x00000000
dut commit No.              114000, rd_s: x00, rd: 0x00000000
dut commit No.              115000, rd_s: x13, rd: 0xefffbf60
dut commit No.              116000, rd_s: x13, rd: 0xefffbdb4
dut commit No.              117000, rd_s: x00, rd: 0x00000000
dut commit No.              118000, rd_s: x15, rd: 0xeffff55c
dut commit No.              119000, rd_s: x13, rd: 0xefffbdc8
dut commit No.              120000, rd_s: x29, rd: 0x00000141
dut commit No.              121000, rd_s: x13, rd: 0x00000134
dut commit No.              122000, rd_s: x00, rd: 0x00000000
dut commit No.              123000, rd_s: x14, rd: 0xefffbdf8
dut commit No.              124000, rd_s: x15, rd: 0xefffb914
dut commit No.              125000, rd_s: x00, rd: 0x00000000
dut commit No.              126000, rd_s: x13, rd: 0xefffbc80
dut commit No.              127000, rd_s: x00, rd: 0x00000000
dut commit No.              128000, rd_s: x13, rd: 0x000001c4
dut commit No.              129000, rd_s: x13, rd: 0x00000258
dut commit No.              130000, rd_s: x13, rd: 0x000002ec
dut commit No.              131000, rd_s: x13, rd: 0xefffbb58
dut commit No.              132000, rd_s: x00, rd: 0x00000000
dut commit No.              133000, rd_s: x13, rd: 0xefffbec0
dut commit No.              134000, rd_s: x09, rd: 0x00000006
dut commit No.              135000, rd_s: x11, rd: 0xefffe034
dut commit No.              136000, rd_s: x09, rd: 0x0000001c
dut commit No.              137000, rd_s: x12, rd: 0x0000002f
dut commit No.              138000, rd_s: x19, rd: 0x00000001
dut commit No.              139000, rd_s: x00, rd: 0x00000000
dut commit No.              140000, rd_s: x30, rd: 0x00000004
dut commit No.              141000, rd_s: x15, rd: 0xefffbef4
dut commit No.              142000, rd_s: x00, rd: 0x00000000
dut commit No.              143000, rd_s: x29, rd: 0x00000291
dut commit No.              144000, rd_s: x22, rd: 0x00000047
dut commit No.              145000, rd_s: x13, rd: 0xefffbed0
dut commit No.              146000, rd_s: x02, rd: 0xefffbef0
dut commit No.              147000, rd_s: x29, rd: 0xefffbeb4
dut commit No.              148000, rd_s: x13, rd: 0xefffbed0
dut commit No.              149000, rd_s: x21, rd: 0x00000065
dut commit No.              150000, rd_s: x00, rd: 0x00000000
dut commit No.              151000, rd_s: x00, rd: 0x00000000
dut commit No.              152000, rd_s: x10, rd: 0xefffe1dc
dut commit No.              153000, rd_s: x13, rd: 0x0000032d
dut commit No.              154000, rd_s: x11, rd: 0xefffe110
dut commit No.              155000, rd_s: x00, rd: 0x00000000
dut commit No.              156000, rd_s: x13, rd: 0x00000130
dut commit No.              157000, rd_s: x29, rd: 0x0000035a
dut commit No.              158000, rd_s: x09, rd: 0x0000021c
dut commit No.              159000, rd_s: x29, rd: 0xefffbf00
dut commit No.              160000, rd_s: x00, rd: 0x00000000
dut commit No.              161000, rd_s: x30, rd: 0x00000001
dut commit No.              162000, rd_s: x00, rd: 0x00000000
dut commit No.              163000, rd_s: x02, rd: 0xefffbed0
dut commit No.              164000, rd_s: x13, rd: 0x00000004
dut commit No.              165000, rd_s: x21, rd: 0x000000b4
dut commit No.              166000, rd_s: x11, rd: 0xefffe2e4
dut commit No.              167000, rd_s: x11, rd: 0xefffe284
dut commit No.              168000, rd_s: x14, rd: 0x00000009
dut commit No.              169000, rd_s: x13, rd: 0x00000333
dut commit No.              170000, rd_s: x08, rd: 0xefffbf30
dut commit No.              171000, rd_s: x11, rd: 0x00000340
dut commit No.              172000, rd_s: x19, rd: 0x00000001
dut commit No.              173000, rd_s: x00, rd: 0x00000000
dut commit No.              174000, rd_s: x02, rd: 0xefffbed0
dut commit No.              175000, rd_s: x13, rd: 0x000000eb
dut commit No.              176000, rd_s: x00, rd: 0x00000000
dut commit No.              177000, rd_s: x30, rd: 0x00000001
dut commit No.              178000, rd_s: x13, rd: 0x0000000c
dut commit No.              179000, rd_s: x00, rd: 0x00000000
dut commit No.              180000, rd_s: x15, rd: 0xefffbee8
dut commit No.              181000, rd_s: x09, rd: 0x00000097
dut commit No.              182000, rd_s: x00, rd: 0x00000000
dut commit No.              183000, rd_s: x00, rd: 0x00000000
dut commit No.              184000, rd_s: x13, rd: 0x00000044
dut commit No.              185000, rd_s: x13, rd: 0x0000015f
dut commit No.              186000, rd_s: x13, rd: 0x00000280
dut commit No.              187000, rd_s: x14, rd: 0x00000078
dut commit No.              188000, rd_s: x14, rd: 0xefffe40c
dut commit No.              189000, rd_s: x14, rd: 0xefffbf04
dut commit No.              190000, rd_s: x15, rd: 0xefffbec4
dut commit No.              191000, rd_s: x00, rd: 0x00000000
dut commit No.              192000, rd_s: x13, rd: 0x00000018
dut commit No.              193000, rd_s: x15, rd: 0xefffe480
dut commit No.              194000, rd_s: x11, rd: 0x00000001
dut commit No.              195000, rd_s: x02, rd: 0xefffbeb0
dut commit No.              196000, rd_s: x09, rd: 0x0000013c
dut commit No.              197000, rd_s: x13, rd: 0x0000002d
dut commit No.              198000, rd_s: x00, rd: 0x00000000
dut commit No.              199000, rd_s: x13, rd: 0x00000210
dut commit No.              200000, rd_s: x00, rd: 0x00000000
dut commit No.              201000, rd_s: x17, rd: 0x00000004
dut commit No.              202000, rd_s: x02, rd: 0xefffbef0
dut commit No.              203000, rd_s: x00, rd: 0x00000000
dut commit No.              204000, rd_s: x11, rd: 0x00000163
dut commit No.              205000, rd_s: x09, rd: 0x00000168
dut commit No.              206000, rd_s: x08, rd: 0xefffbf70
dut commit No.              207000, rd_s: x08, rd: 0xefffbf30
dut commit No.              208000, rd_s: x15, rd: 0xefffbf04
dut commit No.              209000, rd_s: x00, rd: 0x00000000
dut commit No.              210000, rd_s: x00, rd: 0x00000000
dut commit No.              211000, rd_s: x13, rd: 0x00000030
dut commit No.              212000, rd_s: x13, rd: 0x000000c0
dut commit No.              213000, rd_s: x00, rd: 0x00000000
dut commit No.              214000, rd_s: x02, rd: 0xefffbed0
dut commit No.              215000, rd_s: x15, rd: 0xefffdff4
dut commit No.              216000, rd_s: x02, rd: 0xefffbed0
dut commit No.              217000, rd_s: x15, rd: 0xefffbf0c
dut commit No.              218000, rd_s: x00, rd: 0x00000000
dut commit No.              219000, rd_s: x00, rd: 0x00000000
dut commit No.              220000, rd_s: x00, rd: 0x00000000
dut commit No.              221000, rd_s: x00, rd: 0x00000000
dut commit No.              222000, rd_s: x13, rd: 0x000001df
dut commit No.              223000, rd_s: x15, rd: 0xefffbeb0
dut commit No.              224000, rd_s: x02, rd: 0xefffbf30
dut commit No.              225000, rd_s: x02, rd: 0xefffbed0
dut commit No.              226000, rd_s: x13, rd: 0x0000004b
dut commit No.              227000, rd_s: x00, rd: 0x00000000
dut commit No.              228000, rd_s: x14, rd: 0xefffe770
dut commit No.              229000, rd_s: x09, rd: 0x000001da
dut commit No.              230000, rd_s: x00, rd: 0x00000000
dut commit No.              231000, rd_s: x02, rd: 0xefffbf30
dut commit No.              232000, rd_s: x02, rd: 0xefffbed0
dut commit No.              233000, rd_s: x00, rd: 0x00000000
dut commit No.              234000, rd_s: x00, rd: 0x00000000
dut commit No.              235000, rd_s: x00, rd: 0x00000000
dut commit No.              236000, rd_s: x14, rd: 0xefffe7bc
dut commit No.              237000, rd_s: x00, rd: 0x00000000
dut commit No.              238000, rd_s: x00, rd: 0x00000000
dut commit No.              239000, rd_s: x00, rd: 0x00000000
dut commit No.              240000, rd_s: x11, rd: 0xefffe4f4
dut commit No.              241000, rd_s: x13, rd: 0xefffbcb0
dut commit No.              242000, rd_s: x13, rd: 0x00000368
dut commit No.              243000, rd_s: x14, rd: 0xefffbd04
dut commit No.              244000, rd_s: x15, rd: 0xefffb820
dut commit No.              245000, rd_s: x15, rd: 0xefffbb40
dut commit No.              246000, rd_s: x00, rd: 0x00000000
dut commit No.              247000, rd_s: x00, rd: 0x00000000
dut commit No.              248000, rd_s: x09, rd: 0x000000d1
dut commit No.              249000, rd_s: x13, rd: 0x00000250
dut commit No.              250000, rd_s: x11, rd: 0xefffe584
dut commit No.              251000, rd_s: x29, rd: 0x00000352
dut commit No.              252000, rd_s: x09, rd: 0x000001f9
dut commit No.              253000, rd_s: x02, rd: 0xefffbef0
dut commit No.              254000, rd_s: x00, rd: 0x00000000
dut commit No.              255000, rd_s: x18, rd: 0xefffcff0
dut commit No.              256000, rd_s: x13, rd: 0xefffbeb0
dut commit No.              257000, rd_s: x13, rd: 0x000001d3
dut commit No.              258000, rd_s: x19, rd: 0x00000001
dut commit No.              259000, rd_s: x00, rd: 0x00000000
dut commit No.              260000, rd_s: x00, rd: 0x00000000
dut commit No.              261000, rd_s: x21, rd: 0x000000f0
dut commit No.              262000, rd_s: x00, rd: 0x00000000
dut commit No.              263000, rd_s: x11, rd: 0xefffd038
dut commit No.              264000, rd_s: x15, rd: 0xefffbed8
dut commit No.              265000, rd_s: x22, rd: 0x0000004f
dut commit No.              266000, rd_s: x21, rd: 0x00000050
dut commit No.              267000, rd_s: x11, rd: 0xefffd154
dut commit No.              268000, rd_s: x13, rd: 0x00000008
dut commit No.              269000, rd_s: x00, rd: 0x00000000
dut commit No.              270000, rd_s: x16, rd: 0xefffbeb0
dut commit No.              271000, rd_s: x00, rd: 0x00000000
dut commit No.              272000, rd_s: x00, rd: 0x00000000
dut commit No.              273000, rd_s: x15, rd: 0xefffd1b8
dut commit No.              274000, rd_s: x15, rd: 0xefffd12c
dut commit No.              275000, rd_s: x13, rd: 0x00000064
dut commit No.              276000, rd_s: x00, rd: 0x00000000
dut commit No.              277000, rd_s: x13, rd: 0xefffbe48
dut commit No.              278000, rd_s: x08, rd: 0xefffbf30
dut commit No.              279000, rd_s: x11, rd: 0x0000008d
dut commit No.              280000, rd_s: x13, rd: 0xefffbeb0
dut commit No.              281000, rd_s: x21, rd: 0x0000009a
dut commit No.              282000, rd_s: x13, rd: 0x00000014
dut commit No.              283000, rd_s: x15, rd: 0x00000000
dut commit No.              284000, rd_s: x00, rd: 0x00000000
dut commit No.              285000, rd_s: x02, rd: 0xefffbed0
dut commit No.              286000, rd_s: x15, rd: 0xefffbeb4
dut commit No.              287000, rd_s: x15, rd: 0x00000004
dut commit No.              288000, rd_s: x00, rd: 0x00000000
dut commit No.              289000, rd_s: x01, rd: 0xaaaac06c
dut commit No.              290000, rd_s: x10, rd: 0xefffbf10
dut commit No.              291000, rd_s: x00, rd: 0x00000000
dut commit No.              292000, rd_s: x00, rd: 0x00000000
dut commit No.              293000, rd_s: x15, rd: 0xefffd35c
dut commit No.              294000, rd_s: x29, rd: 0x00000300
dut commit No.              295000, rd_s: x13, rd: 0x00000004
dut commit No.              296000, rd_s: x13, rd: 0xefffbf0c
dut commit No.              297000, rd_s: x00, rd: 0x00000000
dut commit No.              298000, rd_s: x00, rd: 0x00000000
dut commit No.              299000, rd_s: x14, rd: 0x0000000b
dut commit No.              300000, rd_s: x00, rd: 0x00000000
dut commit No.              301000, rd_s: x00, rd: 0x00000000
dut commit No.              302000, rd_s: x13, rd: 0x0000020b
dut commit No.              303000, rd_s: x00, rd: 0x00000000
dut commit No.              304000, rd_s: x00, rd: 0x00000000
dut commit No.              305000, rd_s: x13, rd: 0xefffbe38
dut commit No.              306000, rd_s: x11, rd: 0xefffd224
dut commit No.              307000, rd_s: x11, rd: 0xefffd34c
dut commit No.              308000, rd_s: x00, rd: 0x00000000
dut commit No.              309000, rd_s: x08, rd: 0xefffbf10
dut commit No.              310000, rd_s: x29, rd: 0xefffbeb4
dut commit No.              311000, rd_s: x00, rd: 0x00000000
dut commit No.              312000, rd_s: x14, rd: 0x00000005
dut commit No.              313000, rd_s: x15, rd: 0x00000017
dut commit No.              314000, rd_s: x00, rd: 0x00000000
dut commit No.              315000, rd_s: x12, rd: 0x00000133
dut commit No.              316000, rd_s: x21, rd: 0x000004e0
dut commit No.              317000, rd_s: x00, rd: 0x00000000
dut commit No.              318000, rd_s: x13, rd: 0x00000042
dut commit No.              319000, rd_s: x00, rd: 0x00000000
dut commit No.              320000, rd_s: x12, rd: 0x0000014f
dut commit No.              321000, rd_s: x00, rd: 0x00000000
dut commit No.              322000, rd_s: x19, rd: 0x00000002
dut commit No.              323000, rd_s: x00, rd: 0x00000000
dut commit No.              324000, rd_s: x13, rd: 0xefffbf00
dut commit No.              325000, rd_s: x13, rd: 0xefffbf00
dut commit No.              326000, rd_s: x00, rd: 0x00000000
dut commit No.              327000, rd_s: x00, rd: 0x00000000
dut commit No.              328000, rd_s: x15, rd: 0xefffd5e0
dut commit No.              329000, rd_s: x09, rd: 0x0000016e
dut commit No.              330000, rd_s: x09, rd: 0x0000015e
dut commit No.              331000, rd_s: x14, rd: 0xefffd588
dut commit No.              332000, rd_s: x00, rd: 0x00000000
dut commit No.              333000, rd_s: x00, rd: 0x00000000
dut commit No.              334000, rd_s: x02, rd: 0xefffbec0
dut commit No.              335000, rd_s: x09, rd: 0x00000184
dut commit No.              336000, rd_s: x00, rd: 0x00000000
dut commit No.              337000, rd_s: x00, rd: 0x00000000
dut commit No.              338000, rd_s: x15, rd: 0xefffbf48
dut commit No.              339000, rd_s: x00, rd: 0x00000000
dut commit No.              340000, rd_s: x00, rd: 0x00000000
dut commit No.              341000, rd_s: x29, rd: 0x00000264
dut commit No.              342000, rd_s: x15, rd: 0x00000010
dut commit No.              343000, rd_s: x13, rd: 0xefffbf38
dut commit No.              344000, rd_s: x13, rd: 0xefffbf4c
dut commit No.              345000, rd_s: x10, rd: 0xefffcff0
dut commit No.              346000, rd_s: x19, rd: 0x000001d0
dut commit No.              347000, rd_s: x13, rd: 0xefffbee0
dut commit No.              348000, rd_s: x10, rd: 0xefffbee8
dut commit No.              349000, rd_s: x00, rd: 0x00000000
dut commit No.              350000, rd_s: x00, rd: 0x00000000
dut commit No.              351000, rd_s: x00, rd: 0x00000000
dut commit No.              352000, rd_s: x19, rd: 0x00000001
dut commit No.              353000, rd_s: x00, rd: 0x00000000
dut commit No.              354000, rd_s: x00, rd: 0x00000000
dut commit No.              355000, rd_s: x13, rd: 0x00000040
dut commit No.              356000, rd_s: x13, rd: 0x0000013a
dut commit No.              357000, rd_s: x13, rd: 0x00000050
dut commit No.              358000, rd_s: x00, rd: 0x00000000
dut commit No.              359000, rd_s: x14, rd: 0xefffd618
dut commit No.              360000, rd_s: x09, rd: 0x0000011e
dut commit No.              361000, rd_s: x00, rd: 0x00000000
dut commit No.              362000, rd_s: x00, rd: 0x00000000
dut commit No.              363000, rd_s: x13, rd: 0xefffbfa8
dut commit No.              364000, rd_s: x00, rd: 0x00000000
dut commit No.              365000, rd_s: x00, rd: 0x00000000
dut commit No.              366000, rd_s: x11, rd: 0xefffd058
dut commit No.              367000, rd_s: x00, rd: 0x00000000
dut commit No.              368000, rd_s: x13, rd: 0x00000154
dut commit No.              369000, rd_s: x00, rd: 0x00000000
dut commit No.              370000, rd_s: x13, rd: 0xefffba50
dut commit No.              371000, rd_s: x11, rd: 0xefffd620
dut commit No.              372000, rd_s: x00, rd: 0x00000000
Monitor: Power Start time is            791534250
*Verdi* : fsdbDumpon - All FSDB files at 791,534,250 ps.
dut commit No.              373000, rd_s: x15, rd: 0xefffbed4
dut commit No.              374000, rd_s: x09, rd: 0x0000000b
dut commit No.              375000, rd_s: x18, rd: 0xefffbff0
dut commit No.              376000, rd_s: x13, rd: 0x00000000
dut commit No.              377000, rd_s: x14, rd: 0x00000004
dut commit No.              378000, rd_s: x11, rd: 0x00000022
dut commit No.              379000, rd_s: x00, rd: 0x00000000
dut commit No.              380000, rd_s: x15, rd: 0xefffbf10
dut commit No.              381000, rd_s: x19, rd: 0x00000007
dut commit No.              382000, rd_s: x00, rd: 0x00000000
dut commit No.              383000, rd_s: x14, rd: 0xefffbf14
dut commit No.              384000, rd_s: x09, rd: 0x00000035
dut commit No.              385000, rd_s: x00, rd: 0x00000000
dut commit No.              386000, rd_s: x00, rd: 0x00000000
dut commit No.              387000, rd_s: x09, rd: 0x00000056
dut commit No.              388000, rd_s: x14, rd: 0x00000000
dut commit No.              389000, rd_s: x00, rd: 0x00000000
dut commit No.              390000, rd_s: x00, rd: 0x00000000
dut commit No.              391000, rd_s: x29, rd: 0x000002c6
dut commit No.              392000, rd_s: x00, rd: 0x00000000
dut commit No.              393000, rd_s: x15, rd: 0xefffc1e0
dut commit No.              394000, rd_s: x13, rd: 0x00000000
dut commit No.              395000, rd_s: x00, rd: 0x00000000
dut commit No.              396000, rd_s: x00, rd: 0x00000000
dut commit No.              397000, rd_s: x13, rd: 0xefffbef4
dut commit No.              398000, rd_s: x09, rd: 0xefffc1f0
dut commit No.              399000, rd_s: x13, rd: 0xefffbef4
dut commit No.              400000, rd_s: x02, rd: 0xefffbf10
dut commit No.              401000, rd_s: x18, rd: 0xefffbff0
dut commit No.              402000, rd_s: x09, rd: 0x0000009e
dut commit No.              403000, rd_s: x00, rd: 0x00000000
dut commit No.              404000, rd_s: x13, rd: 0x000000ff
dut commit No.              405000, rd_s: x00, rd: 0x00000000
dut commit No.              406000, rd_s: x21, rd: 0x000000b6
dut commit No.              407000, rd_s: x00, rd: 0x00000000
dut commit No.              408000, rd_s: x11, rd: 0xefffc2a4
dut commit No.              409000, rd_s: x15, rd: 0x00000010
dut commit No.              410000, rd_s: x17, rd: 0x00000004
dut commit No.              411000, rd_s: x15, rd: 0x00000000
dut commit No.              412000, rd_s: x20, rd: 0x000000d3
dut commit No.              413000, rd_s: x00, rd: 0x00000000
dut commit No.              414000, rd_s: x14, rd: 0x000003e1
dut commit No.              415000, rd_s: x29, rd: 0xefffbed8
dut commit No.              416000, rd_s: x00, rd: 0x00000000
dut commit No.              417000, rd_s: x19, rd: 0x00000000
dut commit No.              418000, rd_s: x14, rd: 0x000001a1
dut commit No.              419000, rd_s: x29, rd: 0x00000152
dut commit No.              420000, rd_s: x14, rd: 0xefffc3ac
dut commit No.              421000, rd_s: x14, rd: 0xefffbe98
dut commit No.              422000, rd_s: x00, rd: 0x00000000
dut commit No.              423000, rd_s: x00, rd: 0x00000000
dut commit No.              424000, rd_s: x14, rd: 0xefffbf94
dut commit No.              425000, rd_s: x29, rd: 0x00000063
dut commit No.              426000, rd_s: x13, rd: 0xefffbe64
dut commit No.              427000, rd_s: x13, rd: 0x000002b4
dut commit No.              428000, rd_s: x00, rd: 0x00000000
dut commit No.              429000, rd_s: x22, rd: 0x00000107
dut commit No.              430000, rd_s: x14, rd: 0xefffc428
dut commit No.              431000, rd_s: x09, rd: 0x00000116
dut commit No.              432000, rd_s: x14, rd: 0x00000000
dut commit No.              433000, rd_s: x13, rd: 0xefffbf28
dut commit No.              434000, rd_s: x00, rd: 0x00000000
dut commit No.              435000, rd_s: x13, rd: 0x00000000
dut commit No.              436000, rd_s: x20, rd: 0x00000130
dut commit No.              437000, rd_s: x11, rd: 0xefffc4e0
dut commit No.              438000, rd_s: x14, rd: 0xefffc4e4
dut commit No.              439000, rd_s: x00, rd: 0x00000000
dut commit No.              440000, rd_s: x11, rd: 0xefffc4fc
dut commit No.              441000, rd_s: x00, rd: 0x00000000
dut commit No.              442000, rd_s: x00, rd: 0x00000000
dut commit No.              443000, rd_s: x00, rd: 0x00000000
dut commit No.              444000, rd_s: x00, rd: 0x00000000
dut commit No.              445000, rd_s: x29, rd: 0x000001d2
dut commit No.              446000, rd_s: x19, rd: 0x00000001
dut commit No.              447000, rd_s: x00, rd: 0x00000000
dut commit No.              448000, rd_s: x11, rd: 0x00000002
dut commit No.              449000, rd_s: x11, rd: 0xefffc5b0
dut commit No.              450000, rd_s: x14, rd: 0xefffbf0c
dut commit No.              451000, rd_s: x13, rd: 0x00000064
dut commit No.              452000, rd_s: x13, rd: 0x00000010
dut commit No.              453000, rd_s: x29, rd: 0x00000290
dut commit No.              454000, rd_s: x13, rd: 0xefffbee4
dut commit No.              455000, rd_s: x00, rd: 0x00000000
dut commit No.              456000, rd_s: x11, rd: 0x00000640
dut commit No.              457000, rd_s: x13, rd: 0x000001f7
dut commit No.              458000, rd_s: x13, rd: 0x0000000c
dut commit No.              459000, rd_s: x19, rd: 0x00000000
dut commit No.              460000, rd_s: x00, rd: 0x00000000
dut commit No.              461000, rd_s: x00, rd: 0x00000000
dut commit No.              462000, rd_s: x19, rd: 0x00000003
dut commit No.              463000, rd_s: x13, rd: 0x00000208
dut commit No.              464000, rd_s: x15, rd: 0xefffc640
dut commit No.              465000, rd_s: x11, rd: 0xefffc6d4
dut commit No.              466000, rd_s: x14, rd: 0xefffc710
dut commit No.              467000, rd_s: x14, rd: 0x00000003
dut commit No.              468000, rd_s: x13, rd: 0x000001d5
dut commit No.              469000, rd_s: x29, rd: 0xefffbed8
dut commit No.              470000, rd_s: x13, rd: 0xefffbf2c
dut commit No.              471000, rd_s: x00, rd: 0x00000000
dut commit No.              472000, rd_s: x00, rd: 0x00000000
dut commit No.              473000, rd_s: x15, rd: 0x00000000
dut commit No.              474000, rd_s: x15, rd: 0x00000017
dut commit No.              475000, rd_s: x00, rd: 0x00000000
dut commit No.              476000, rd_s: x15, rd: 0x00000011
dut commit No.              477000, rd_s: x13, rd: 0x000001c2
dut commit No.              478000, rd_s: x15, rd: 0x0000001c
dut commit No.              479000, rd_s: x15, rd: 0xefffc420
dut commit No.              480000, rd_s: x14, rd: 0xefffc73c
dut commit No.              481000, rd_s: x15, rd: 0x00000019
dut commit No.              482000, rd_s: x29, rd: 0x000001ee
dut commit No.              483000, rd_s: x13, rd: 0x00000190
dut commit No.              484000, rd_s: x15, rd: 0xefffc0e4
dut commit No.              485000, rd_s: x14, rd: 0xefffc400
dut commit No.              486000, rd_s: x14, rd: 0xefffc720
dut commit No.              487000, rd_s: x13, rd: 0x00000069
dut commit No.              488000, rd_s: x13, rd: 0x000000ec
dut commit No.              489000, rd_s: x13, rd: 0x000001a0
dut commit No.              490000, rd_s: x00, rd: 0x00000000
dut commit No.              491000, rd_s: x13, rd: 0xefffba9c
dut commit No.              492000, rd_s: x00, rd: 0x00000000
dut commit No.              493000, rd_s: x09, rd: 0x000001f3
Monitor: Power Stop time is           1022495250
*Verdi* : fsdbDumpoff - All FSDB files at 1,022,495,250 ps.
Monitor: Segment Stop time is           1022495250
Monitor: Segment IPC: 0.779555
Monitor: Segment Time:            927156000
$finish called from file "/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hvl/common/top_tb.svh", line 30.
$finish at simulation time           1022624250
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1022624250 ps
CPU Time:    248.190 seconds;       Data structure size:   1.2Mb
Sun May 11 16:48:09 2025
0.779555
927156000
cd ../mergesort/vcs && fsdb2saif -licqueue dump.fsdb -bt 791534250ps -et 1022495250ps -s top_tb/dut
logDir = /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/mergesort/vcs/fsdb2saifLog
done
dump.fsdb.saif is generated successfully.

                                 fsdb2saif (R)

                 Version W-2024.09 for linux64 - Aug 17, 2024 

                    Copyright (c) 1999 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
mkdir -p ../mergesort/reports outputs
export ECE411_SAIF_FILE=../mergesort/vcs/dump.fsdb.saif ;\
export ECE411_SAIF_TOP=top_tb/dut ;\
export ECE411_POWER_RPT_PATH=../mergesort/reports ;\
dc_shell -f power.tcl |& tee ../mergesort/reports/power.log
Information: License queuing is enabled. (DCSH-18)

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version W-2024.09 for linux64 - Aug 27, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Sun May 11 16:50:30 2025
Hostname:           9a9315923d99
CPU Model:          Intel(R) Xeon(R) Gold 6330 CPU @ 2.00GHz
CPU Details:        Cores = 1 : Sockets = 1 : Cache Size = 43008 KB : Freq = 2.00 GHz
OS:                 Linux 4.18.0-553.32.1.el8_10.x86_64
RAM:                250 GB (Free 197 GB)
Swap:                 3 GB (Free   3 GB)
Work Filesystem:    /srv/tmp mounted to exodus.csl.illinois.edu:/home/zaizhou3/scratch/ece411ag
Tmp Filesystem:     /tmp mounted to tmpfs
Work Disk:          510 GB (Free 509 GB)
Tmp Disk:           125 GB (Free 125 GB)

CPU Load: 1864%, Ram Free: 197 GB, Swap Free: 3 GB, Work Disk Free: 509 GB, Tmp Disk Free: 125 GB
set symbol_library [list generic.sdb]
generic.sdb
set synthetic_library [list dw_foundation.sldb]
dw_foundation.sldb
set target_library [getenv STD_CELL_LIB]
/srv/ece411ag/freepdk-45nm/stdcells.db
set sram_library [getenv SRAM_LIB]
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db
if {$sram_library eq ""} {
   set link_library [list "*" $target_library $synthetic_library]
} else {
   set link_library [list "*" $target_library $synthetic_library $sram_library]
}
* /srv/ece411ag/freepdk-45nm/stdcells.db dw_foundation.sldb {/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db}
get_license DC-Ultra-Features
1
get_license DC-Ultra-Opt
1
read_file -format ddc outputs/synth.ddc
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/software/Synopsys-2024_x86_64/syn/W-2024.09/libraries/syn/dw_foundation.sldb'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db'
Loading db file '/software/Synopsys-2024_x86_64/syn/W-2024.09/libraries/syn/gtech.db'
Loading db file '/software/Synopsys-2024_x86_64/syn/W-2024.09/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'mp_cache_tag_array_TT_1p0V_25C_lib'
  Loading link library 'mp_cache_data_array_TT_1p0V_25C_lib'
  Loading link library 'gshare_data_array_TT_1p0V_25C_lib'
  Loading link library 'gtech'
Reading ddc file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/outputs/synth.ddc'.
Information: Checking out the license 'DesignWare'. (SEC-104)
Loaded 435 designs.
Current design is 'cpu'.
cpu icache dcache instruction_queue_QUEUE_SIZE16 reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2 regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4 arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2 memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4 branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4 SNPS_CLOCK_GATE_HIGH_cache_adapter_1 SNPS_CLOCK_GATE_HIGH_fetch_1 SNPS_CLOCK_GATE_HIGH_fetch_0 SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_1 SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_0 SNPS_CLOCK_GATE_HIGH_cache_adapter_0 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_0 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_1 multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_1 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_2 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_3 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_4 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_5 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_6 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_7 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_8 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_9 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_10 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_11 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_12 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_13 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_14 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_15 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_16 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_17 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_18 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_19 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_20 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_21 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_22 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_23 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_24 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_25 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_26 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_27 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_28 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_29 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_30 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_31 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_32 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_33 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_34 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_0 SNPS_CLOCK_GATE_HIGH_icache_0 SNPS_CLOCK_GATE_HIGH_icache_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_15 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_14 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_13 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_12 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_11 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_10 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_9 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_8 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_7 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_6 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_5 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_4 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_1 SNPS_CLOCK_GATE_HIGH_dcache_0 SNPS_CLOCK_GATE_HIGH_dcache_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_15 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_14 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_13 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_12 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_11 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_10 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_9 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_8 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_7 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_6 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_5 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_4 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_7 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_6 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_5 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_4 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_1 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_0 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_18 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_17 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_16 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_15 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_14 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_13 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_12 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_11 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_10 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_9 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_8 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_7 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_6 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_5 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_4 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_3 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_2 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_1 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_0 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_98 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_97 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_96 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_95 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_94 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_93 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_92 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_91 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_90 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_89 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_88 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_87 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_86 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_85 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_84 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_83 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_82 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_81 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_80 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_79 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_78 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_77 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_76 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_75 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_74 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_73 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_72 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_71 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_70 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_69 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_68 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_67 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_66 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_65 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_64 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_63 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_62 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_61 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_60 
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_59 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_58 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_57 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_56 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_55 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_54 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_53 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_52 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_51 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_50 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_49 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_48 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_47 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_46 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_45 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_44 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_43 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_42 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_41 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_40 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_39 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_38 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_37 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_36 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_35 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_34 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_33 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_32 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_31 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_30 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_29 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_28 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_27 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_26 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_25 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_24 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_23 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_22 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_21 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_20 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_19 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_18 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_17 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_16 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_15 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_14 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_13 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_12 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_11 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_10 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_9 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_8 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_7 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_6 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_5 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_4 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_3 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_2 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_1 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_64 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_63 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_62 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_61 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_60 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_59 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_58 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_57 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_56 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_55 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_54 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_53 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_52 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_51 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_50 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_49 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_48 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_47 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_46 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_45 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_44 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_43 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_42 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_41 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_40 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_39 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_38 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_37 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_36 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_35 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_34 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_32 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_31 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_30 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_29 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_28 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_27 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_26 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_25 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_24 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_23 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_22 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_21 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_20 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_19 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_18 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_17 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_16 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_15 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_14 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_13 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_12 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_11 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_10 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_9 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_8 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_7 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_6 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_5 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_4 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_3 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_2 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_1 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_0 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_47 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_46 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_45 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_44 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_43 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_42 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_41 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_40 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_39 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_38 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_37 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_36 
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_35 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_34 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_33 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_32 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_31 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_30 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_29 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_28 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_27 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_26 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_25 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_24 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_23 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_22 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_21 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_20 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_19 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_18 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_17 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_16 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_15 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_14 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_13 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_12 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_11 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_10 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_9 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_8 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_7 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_6 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_5 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_4 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_3 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_2 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_1 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_0 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_80 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_79 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_78 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_77 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_76 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_75 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_74 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_73 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_72 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_71 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_70 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_69 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_68 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_67 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_66 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_65 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_64 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_63 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_62 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_61 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_60 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_59 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_58 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_57 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_56 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_55 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_54 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_53 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_52 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_51 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_50 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_49 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_48 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_47 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_46 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_45 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_44 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_43 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_42 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_41 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_40 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_39 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_38 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_37 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_36 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_35 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_34 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_33 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_32 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_31 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_30 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_29 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_28 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_27 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_26 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_25 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_24 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_23 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_22 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_21 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_20 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_19 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_18 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_17 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_16 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_15 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_14 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_13 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_12 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_11 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_10 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_9 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_8 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_7 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_6 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_5 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_4 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_3 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_2 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_1 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_0 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_23 
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_22 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_21 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_20 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_19 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_18 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_17 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_16 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_15 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_14 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_13 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_12 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_11 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_10 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_9 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_8 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_7 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_6 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_5 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_4 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_3 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_2 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_1
read_saif -input [getenv ECE411_SAIF_FILE] -instance [getenv ECE411_SAIF_TOP]
Warning: There are 90608 objects not found during annotation. (PWR-452)
1
report_power -analysis_effort high -hierarchy > [getenv ECE411_POWER_RPT_PATH]/power.rpt
report_power -analysis_effort high > [getenv ECE411_POWER_RPT_PATH]/power2.rpt
exit

Memory usage for this session 388 Mbytes.
Memory usage for this session including child processes 388 Mbytes.
CPU usage for this session 36 seconds ( 0.01 hours ).
Elapsed time for this session 147 seconds ( 0.04 hours ).

Thank you...
Information: Updating design information... (UID-85)
Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: There are 6 switching activity information conflicts. (PWR-19)
Information: Propagating switching activity (high effort zero delay simulation). (PWR-6)
Warning: Invalid switching activity annotation on constant net(s) is being ignored. (PWR-421)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort high
Design : cpu
Version: W-2024.09
Date   : Sun May 11 16:51:00 2025
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /srv/ece411ag/freepdk-45nm/stdcells.db)
    mp_cache_tag_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db)
    mp_cache_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db)
    gshare_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
cpu                    5K_hvratio_1_1    NangateOpenCellLibrary
icache                 5K_hvratio_1_1    NangateOpenCellLibrary
dcache                 5K_hvratio_1_1    NangateOpenCellLibrary
instruction_queue_QUEUE_SIZE16
                       5K_hvratio_1_1    NangateOpenCellLibrary
reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2
                       5K_hvratio_1_1    NangateOpenCellLibrary
regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4
                       5K_hvratio_1_1    NangateOpenCellLibrary
arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2
                       5K_hvratio_1_1    NangateOpenCellLibrary
memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_98
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_97
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_96
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_95
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_94
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_93
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_92
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_91
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_90
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_89
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_88
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_87
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_86
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_85
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_84
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_83
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_82
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_81
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
cpu                                    8.34e+03 4.65e+04 4.05e+06 5.89e+04 100.0
  mul_div_station/divider (multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0)
                                         47.783 1.01e+04 4.46e+05 1.06e+04  17.9
  branch_station (branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4)
                                        450.018 1.76e+03 2.31e+05 2.44e+03   4.1
  memory_station (memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4)
                                       1.14e+03 3.83e+03 4.44e+05 5.41e+03   9.2
  arithmetic_station (arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2)
                                        934.055 3.19e+03 6.72e+05 4.80e+03   8.1
  regfile (regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4)
                                        349.518 1.23e+03 2.94e+05 1.88e+03   3.2
  reorder_buffer (reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2)
                                       1.65e+03 5.68e+03 6.29e+05 7.96e+03  13.5
  instruction_queue (instruction_queue_QUEUE_SIZE16)
                                       1.31e+03 3.29e+03 3.42e+05 4.95e+03   8.4
  dcache (dcache)                       582.708 6.60e+03 2.07e+05 7.40e+03  12.6
  icache (icache)                       369.181 4.23e+03 1.40e+05 4.74e+03   8.1
1
 
****************************************
Report : power
        -analysis_effort high
Design : cpu
Version: W-2024.09
Date   : Sun May 11 16:51:02 2025
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /srv/ece411ag/freepdk-45nm/stdcells.db)
    mp_cache_tag_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db)
    mp_cache_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db)
    gshare_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
cpu                    5K_hvratio_1_1    NangateOpenCellLibrary
icache                 5K_hvratio_1_1    NangateOpenCellLibrary
dcache                 5K_hvratio_1_1    NangateOpenCellLibrary
instruction_queue_QUEUE_SIZE16
                       5K_hvratio_1_1    NangateOpenCellLibrary
reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2
                       5K_hvratio_1_1    NangateOpenCellLibrary
regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4
                       5K_hvratio_1_1    NangateOpenCellLibrary
arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2
                       5K_hvratio_1_1    NangateOpenCellLibrary
memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_98
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_97
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_96
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_95
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_94
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_93
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_92
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_91
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_90
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_89
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_88
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_87
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_86
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_85
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_84
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_83
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_82
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_81
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  =  46.4886 mW   (85%)
  Net Switching Power  =   8.3447 mW   (15%)
                         ---------
Total Dynamic Power    =  54.8332 mW  (100%)

Cell Leakage Power     =   4.0456 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory         9.9573e+03           99.2089        4.2990e+04        1.0099e+04  (  17.15%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network  3.4309e+04        5.9778e+03        2.5207e+04        4.0311e+04  (  68.46%)  i
register         775.8184          349.7652        1.1726e+06        2.2982e+03  (   3.90%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.4475e+03        1.9179e+03        2.8048e+06        6.1701e+03  (  10.48%)
--------------------------------------------------------------------------------------------------
Total          4.6489e+04 uW     8.3446e+03 uW     4.0456e+06 nW     5.8879e+04 uW
1
58.8788
 
 ``` 

 </details> 
<details><summary>physics ✅</summary> 

 ``` 
 mkdir -p spike
rm -f vcs/dump.fsdb
cd vcs && ./top_tb -l simulation.log -exitstatus -suppress=ASLR_DETECTED_INFO \
	+NO_DUMP_ALL_ECE411 \
	+TIMEOUT_ECE411=11888380 \
	+CLOCK_PERIOD_PS_ECE411=1500 \
	+BRAM_0_ON_X_ECE411=1 \
	+MEMLST_ECE411="/srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/physics/memory_32.lst" \
	+ELF_ECE411="/srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/physics/physics.elf"
Chronologic VCS simulator copyright 1991-2024
Contains Synopsys proprietary information.
Compiler version W-2024.09_Full64; Runtime version W-2024.09_Full64;  May 11 16:45 2025
using elf file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/physics/physics.elf
*Verdi* Loading libsscore_vcs202409.so
FSDB Dumper for VCS, Release Verdi_W-2024.09, Linux x86_64/64bit, 08/17/2024
(C) 1996 - 2024 by Synopsys, Inc.
*Verdi* : Create FSDB file 'dump.fsdb'
*Verdi* : Begin traversing the scope (top_tb.dut), layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : fsdbDumpoff - All FSDB files at 0 ps.
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/physics/memory_32.lst
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/physics/memory_32.lst
dut commit No.                   0, rd_s: x00, rd: 0x00000000
Monitor: Segment Start time is               591750
dut commit No.                1000, rd_s: x11, rd: 0x000059d8
dut commit No.                2000, rd_s: x15, rd: 0xfffca030
dut commit No.                3000, rd_s: x20, rd: 0xefffff9c
dut commit No.                4000, rd_s: x11, rd: 0xffff2085
dut commit No.                5000, rd_s: x12, rd: 0x0000000c
dut commit No.                6000, rd_s: x12, rd: 0x00011acd
dut commit No.                7000, rd_s: x00, rd: 0x00000000
dut commit No.                8000, rd_s: x14, rd: 0xfffdafd1
dut commit No.                9000, rd_s: x14, rd: 0x00000000
dut commit No.               10000, rd_s: x00, rd: 0x00000000
dut commit No.               11000, rd_s: x14, rd: 0xefffff7c
dut commit No.               12000, rd_s: x15, rd: 0x004e0000
dut commit No.               13000, rd_s: x14, rd: 0xefffff4c
dut commit No.               14000, rd_s: x02, rd: 0xeffffea0
dut commit No.               15000, rd_s: x12, rd: 0xffec1547
dut commit No.               16000, rd_s: x11, rd: 0x001793b3
dut commit No.               17000, rd_s: x14, rd: 0xffd42285
dut commit No.               18000, rd_s: x14, rd: 0xefffff8c
dut commit No.               19000, rd_s: x14, rd: 0x002a3d83
dut commit No.               20000, rd_s: x00, rd: 0x00000000
dut commit No.               21000, rd_s: x15, rd: 0xe17b1f32
dut commit No.               22000, rd_s: x13, rd: 0xfe600883
dut commit No.               23000, rd_s: x13, rd: 0xefffff28
dut commit No.               24000, rd_s: x15, rd: 0x00e9dedc
dut commit No.               25000, rd_s: x00, rd: 0x00000000
dut commit No.               26000, rd_s: x15, rd: 0x015722de
dut commit No.               27000, rd_s: x12, rd: 0xefffff48
dut commit No.               28000, rd_s: x15, rd: 0x58cbdc74
dut commit No.               29000, rd_s: x00, rd: 0x00000000
dut commit No.               30000, rd_s: x21, rd: 0xb3d24811
dut commit No.               31000, rd_s: x00, rd: 0x00000000
dut commit No.               32000, rd_s: x06, rd: 0x00000006
dut commit No.               33000, rd_s: x14, rd: 0xc10869d8
dut commit No.               34000, rd_s: x18, rd: 0xffe254ad
dut commit No.               35000, rd_s: x15, rd: 0x075658b6
dut commit No.               36000, rd_s: x15, rd: 0x5f06409c
dut commit No.               37000, rd_s: x00, rd: 0x00000000
dut commit No.               38000, rd_s: x13, rd: 0xf583f992
dut commit No.               39000, rd_s: x13, rd: 0xefffff40
dut commit No.               40000, rd_s: x11, rd: 0xf2821188
dut commit No.               41000, rd_s: x14, rd: 0x01cae0ef
dut commit No.               42000, rd_s: x15, rd: 0x067f6f2e
dut commit No.               43000, rd_s: x14, rd: 0x1057dce2
dut commit No.               44000, rd_s: x17, rd: 0xeffffef8
dut commit No.               45000, rd_s: x14, rd: 0xfd47bbf3
dut commit No.               46000, rd_s: x00, rd: 0x00000000
dut commit No.               47000, rd_s: x17, rd: 0x04448a46
dut commit No.               48000, rd_s: x14, rd: 0x0422c79f
dut commit No.               49000, rd_s: x11, rd: 0xb3bfd67e
dut commit No.               50000, rd_s: x14, rd: 0x0746aa31
dut commit No.               51000, rd_s: x29, rd: 0x3dc23d47
dut commit No.               52000, rd_s: x15, rd: 0x44143b5f
dut commit No.               53000, rd_s: x00, rd: 0x00000000
dut commit No.               54000, rd_s: x11, rd: 0xdc079530
dut commit No.               55000, rd_s: x11, rd: 0x9f93dd20
dut commit No.               56000, rd_s: x14, rd: 0x03339e15
dut commit No.               57000, rd_s: x00, rd: 0x00000000
dut commit No.               58000, rd_s: x15, rd: 0xe53484fe
dut commit No.               59000, rd_s: x13, rd: 0x00000008
dut commit No.               60000, rd_s: x15, rd: 0x2897083b
dut commit No.               61000, rd_s: x11, rd: 0x08b01a7b
dut commit No.               62000, rd_s: x11, rd: 0x1acf91d2
dut commit No.               63000, rd_s: x15, rd: 0x181f05f0
dut commit No.               64000, rd_s: x00, rd: 0x00000000
dut commit No.               65000, rd_s: x30, rd: 0x00000000
dut commit No.               66000, rd_s: x14, rd: 0x00973869
dut commit No.               67000, rd_s: x13, rd: 0xefffff30
dut commit No.               68000, rd_s: x14, rd: 0x065aca9f
dut commit No.               69000, rd_s: x10, rd: 0xefffff48
dut commit No.               70000, rd_s: x00, rd: 0x00000000
dut commit No.               71000, rd_s: x15, rd: 0x9d7de7a0
dut commit No.               72000, rd_s: x00, rd: 0x00000000
dut commit No.               73000, rd_s: x14, rd: 0xadc42189
dut commit No.               74000, rd_s: x12, rd: 0xf944a68c
dut commit No.               75000, rd_s: x15, rd: 0x0183c9d9
dut commit No.               76000, rd_s: x00, rd: 0x00000000
dut commit No.               77000, rd_s: x14, rd: 0xbfd0fb10
dut commit No.               78000, rd_s: x18, rd: 0x0c3985f1
dut commit No.               79000, rd_s: x14, rd: 0x0a593c6d
dut commit No.               80000, rd_s: x00, rd: 0x00000000
dut commit No.               81000, rd_s: x15, rd: 0xf6203ce8
dut commit No.               82000, rd_s: x13, rd: 0xefffff08
dut commit No.               83000, rd_s: x10, rd: 0x05659936
dut commit No.               84000, rd_s: x12, rd: 0xf66936dc
dut commit No.               85000, rd_s: x16, rd: 0xefffff28
dut commit No.               86000, rd_s: x15, rd: 0x181bf7d1
dut commit No.               87000, rd_s: x11, rd: 0x00000001
dut commit No.               88000, rd_s: x12, rd: 0x0000000c
dut commit No.               89000, rd_s: x06, rd: 0xc0cb728a
dut commit No.               90000, rd_s: x00, rd: 0x00000000
dut commit No.               91000, rd_s: x13, rd: 0xeffffee0
dut commit No.               92000, rd_s: x17, rd: 0x489c4a7f
dut commit No.               93000, rd_s: x00, rd: 0x00000000
dut commit No.               94000, rd_s: x14, rd: 0xefffff8c
dut commit No.               95000, rd_s: x16, rd: 0xf6fb0c44
dut commit No.               96000, rd_s: x15, rd: 0x13903ea6
dut commit No.               97000, rd_s: x00, rd: 0x00000000
dut commit No.               98000, rd_s: x15, rd: 0xa1294188
dut commit No.               99000, rd_s: x12, rd: 0x00000000
dut commit No.              100000, rd_s: x14, rd: 0x89e059b8
dut commit No.              101000, rd_s: x12, rd: 0x00f8e2b6
dut commit No.              102000, rd_s: x15, rd: 0xa1754a90
dut commit No.              103000, rd_s: x00, rd: 0x00000000
dut commit No.              104000, rd_s: x15, rd: 0x9b2280d4
dut commit No.              105000, rd_s: x14, rd: 0xefffff4c
dut commit No.              106000, rd_s: x11, rd: 0xfc27b8c7
dut commit No.              107000, rd_s: x13, rd: 0xeffffee0
dut commit No.              108000, rd_s: x06, rd: 0x00000005
dut commit No.              109000, rd_s: x15, rd: 0xf80deb38
dut commit No.              110000, rd_s: x16, rd: 0xefffff10
dut commit No.              111000, rd_s: x15, rd: 0xc82147fc
dut commit No.              112000, rd_s: x06, rd: 0xf6bfef59
dut commit No.              113000, rd_s: x19, rd: 0xefffff64
dut commit No.              114000, rd_s: x12, rd: 0x17913273
dut commit No.              115000, rd_s: x15, rd: 0x03b0c406
dut commit No.              116000, rd_s: x15, rd: 0x3606b544
dut commit No.              117000, rd_s: x16, rd: 0xefffff18
dut commit No.              118000, rd_s: x00, rd: 0x00000000
dut commit No.              119000, rd_s: x16, rd: 0xc59e7144
dut commit No.              120000, rd_s: x00, rd: 0x00000000
dut commit No.              121000, rd_s: x12, rd: 0x1f2e17bb
dut commit No.              122000, rd_s: x14, rd: 0x0845a56e
dut commit No.              123000, rd_s: x15, rd: 0xea83bb64
dut commit No.              124000, rd_s: x11, rd: 0x032682e0
dut commit No.              125000, rd_s: x00, rd: 0x00000000
dut commit No.              126000, rd_s: x15, rd: 0x3f93e5b2
dut commit No.              127000, rd_s: x12, rd: 0xefffff48
dut commit No.              128000, rd_s: x00, rd: 0x00000000
dut commit No.              129000, rd_s: x00, rd: 0x00000000
dut commit No.              130000, rd_s: x11, rd: 0x4a966570
dut commit No.              131000, rd_s: x12, rd: 0x08035f55
dut commit No.              132000, rd_s: x11, rd: 0x08ea73b9
dut commit No.              133000, rd_s: x14, rd: 0x02489d22
dut commit No.              134000, rd_s: x12, rd: 0xf66d632c
dut commit No.              135000, rd_s: x20, rd: 0xefffffa4
dut commit No.              136000, rd_s: x14, rd: 0xefffff6c
dut commit No.              137000, rd_s: x15, rd: 0x086d1582
dut commit No.              138000, rd_s: x12, rd: 0xfa53e7d0
dut commit No.              139000, rd_s: x15, rd: 0x0fddf48f
dut commit No.              140000, rd_s: x14, rd: 0x5e1d9c73
dut commit No.              141000, rd_s: x12, rd: 0x044c5418
dut commit No.              142000, rd_s: x28, rd: 0x00000005
dut commit No.              143000, rd_s: x13, rd: 0xf63949c9
dut commit No.              144000, rd_s: x00, rd: 0x00000000
dut commit No.              145000, rd_s: x00, rd: 0x00000000
dut commit No.              146000, rd_s: x00, rd: 0x00000000
dut commit No.              147000, rd_s: x15, rd: 0x94b8b729
dut commit No.              148000, rd_s: x11, rd: 0xfaa3dba1
dut commit No.              149000, rd_s: x00, rd: 0x00000000
dut commit No.              150000, rd_s: x14, rd: 0xefffff8c
dut commit No.              151000, rd_s: x20, rd: 0xefffff9c
dut commit No.              152000, rd_s: x00, rd: 0x00000000
dut commit No.              153000, rd_s: x15, rd: 0x4cff71de
dut commit No.              154000, rd_s: x14, rd: 0xefffffac
dut commit No.              155000, rd_s: x00, rd: 0x00000000
dut commit No.              156000, rd_s: x13, rd: 0xf69932dd
dut commit No.              157000, rd_s: x06, rd: 0x00000001
dut commit No.              158000, rd_s: x14, rd: 0xf5ca4f38
dut commit No.              159000, rd_s: x17, rd: 0xeffffef0
dut commit No.              160000, rd_s: x12, rd: 0x0000000c
dut commit No.              161000, rd_s: x11, rd: 0x00000006
dut commit No.              162000, rd_s: x13, rd: 0x00f1d442
dut commit No.              163000, rd_s: x15, rd: 0xf1633613
dut commit No.              164000, rd_s: x14, rd: 0xf569d699
dut commit No.              165000, rd_s: x12, rd: 0x079de5d4
dut commit No.              166000, rd_s: x28, rd: 0x00000005
dut commit No.              167000, rd_s: x15, rd: 0x9f3c4abc
dut commit No.              168000, rd_s: x00, rd: 0x00000000
dut commit No.              169000, rd_s: x00, rd: 0x00000000
dut commit No.              170000, rd_s: x00, rd: 0x00000000
dut commit No.              171000, rd_s: x00, rd: 0x00000000
dut commit No.              172000, rd_s: x17, rd: 0xeffffef8
dut commit No.              173000, rd_s: x14, rd: 0xc5856a51
dut commit No.              174000, rd_s: x16, rd: 0x19bc7eec
dut commit No.              175000, rd_s: x16, rd: 0xefffff40
dut commit No.              176000, rd_s: x14, rd: 0x000002bc
dut commit No.              177000, rd_s: x11, rd: 0x3e623dfe
dut commit No.              178000, rd_s: x11, rd: 0xd5b1d908
dut commit No.              179000, rd_s: x00, rd: 0x00000000
dut commit No.              180000, rd_s: x15, rd: 0x8406bff8
dut commit No.              181000, rd_s: x14, rd: 0xefffff5c
dut commit No.              182000, rd_s: x11, rd: 0xb52889d0
dut commit No.              183000, rd_s: x13, rd: 0xeffffef8
dut commit No.              184000, rd_s: x17, rd: 0x7f768f60
dut commit No.              185000, rd_s: x15, rd: 0x605bef5d
dut commit No.              186000, rd_s: x17, rd: 0xf6cef7e3
dut commit No.              187000, rd_s: x14, rd: 0xeacd2408
dut commit No.              188000, rd_s: x06, rd: 0xf7005beb
dut commit No.              189000, rd_s: x15, rd: 0xf0fa7dc4
dut commit No.              190000, rd_s: x10, rd: 0xeffffed8
dut commit No.              191000, rd_s: x15, rd: 0xfa532b52
dut commit No.              192000, rd_s: x00, rd: 0x00000000
dut commit No.              193000, rd_s: x17, rd: 0xaf8957d0
dut commit No.              194000, rd_s: x15, rd: 0xedf8d668
dut commit No.              195000, rd_s: x00, rd: 0x00000000
dut commit No.              196000, rd_s: x15, rd: 0xcfd00b99
dut commit No.              197000, rd_s: x14, rd: 0x2df613f3
dut commit No.              198000, rd_s: x12, rd: 0x01e0c31d
dut commit No.              199000, rd_s: x00, rd: 0x00000000
dut commit No.              200000, rd_s: x15, rd: 0xefffff08
dut commit No.              201000, rd_s: x13, rd: 0x010b5d27
dut commit No.              202000, rd_s: x12, rd: 0x041c08e3
dut commit No.              203000, rd_s: x14, rd: 0x68d53873
dut commit No.              204000, rd_s: x00, rd: 0x00000000
dut commit No.              205000, rd_s: x12, rd: 0x0000000c
dut commit No.              206000, rd_s: x00, rd: 0x00000000
dut commit No.              207000, rd_s: x00, rd: 0x00000000
dut commit No.              208000, rd_s: x15, rd: 0x0000012a
dut commit No.              209000, rd_s: x11, rd: 0x9c492020
dut commit No.              210000, rd_s: x00, rd: 0x00000000
dut commit No.              211000, rd_s: x15, rd: 0x1b93889e
dut commit No.              212000, rd_s: x00, rd: 0x00000000
dut commit No.              213000, rd_s: x30, rd: 0x00000002
dut commit No.              214000, rd_s: x13, rd: 0xf8cda045
dut commit No.              215000, rd_s: x01, rd: 0xaaaac240
dut commit No.              216000, rd_s: x14, rd: 0x34ee7769
dut commit No.              217000, rd_s: x11, rd: 0x07fe80a3
dut commit No.              218000, rd_s: x00, rd: 0x00000000
dut commit No.              219000, rd_s: x15, rd: 0xeffffee8
dut commit No.              220000, rd_s: x06, rd: 0x07e0e5b5
dut commit No.              221000, rd_s: x14, rd: 0x4e018fad
dut commit No.              222000, rd_s: x00, rd: 0x00000000
dut commit No.              223000, rd_s: x12, rd: 0x0000000c
dut commit No.              224000, rd_s: x11, rd: 0x0093a877
dut commit No.              225000, rd_s: x11, rd: 0x7c58c895
dut commit No.              226000, rd_s: x15, rd: 0x09860aff
dut commit No.              227000, rd_s: x15, rd: 0xf766894f
dut commit No.              228000, rd_s: x15, rd: 0xb2698077
dut commit No.              229000, rd_s: x28, rd: 0x00000002
dut commit No.              230000, rd_s: x15, rd: 0xd2362c51
dut commit No.              231000, rd_s: x13, rd: 0xefffff48
dut commit No.              232000, rd_s: x00, rd: 0x00000000
dut commit No.              233000, rd_s: x10, rd: 0xefffff48
dut commit No.              234000, rd_s: x15, rd: 0x0943b7e5
dut commit No.              235000, rd_s: x15, rd: 0xeffffee0
dut commit No.              236000, rd_s: x14, rd: 0x433793c8
dut commit No.              237000, rd_s: x11, rd: 0x0aa70c53
dut commit No.              238000, rd_s: x20, rd: 0xefffff94
dut commit No.              239000, rd_s: x12, rd: 0xf951f196
dut commit No.              240000, rd_s: x06, rd: 0x00000007
dut commit No.              241000, rd_s: x15, rd: 0xd476d2cd
dut commit No.              242000, rd_s: x00, rd: 0x00000000
dut commit No.              243000, rd_s: x14, rd: 0xfd703e9b
dut commit No.              244000, rd_s: x11, rd: 0xf5568b4f
dut commit No.              245000, rd_s: x15, rd: 0xf78658cc
dut commit No.              246000, rd_s: x00, rd: 0x00000000
dut commit No.              247000, rd_s: x17, rd: 0x058ed7dd
dut commit No.              248000, rd_s: x14, rd: 0x0184a290
dut commit No.              249000, rd_s: x11, rd: 0x523da890
dut commit No.              250000, rd_s: x15, rd: 0xf0b083fa
dut commit No.              251000, rd_s: x12, rd: 0xefffff30
dut commit No.              252000, rd_s: x15, rd: 0x4d4128f2
dut commit No.              253000, rd_s: x14, rd: 0xefffff4c
dut commit No.              254000, rd_s: x00, rd: 0x00000000
dut commit No.              255000, rd_s: x12, rd: 0x076623bf
dut commit No.              256000, rd_s: x06, rd: 0x00000005
dut commit No.              257000, rd_s: x00, rd: 0x00000000
dut commit No.              258000, rd_s: x00, rd: 0x00000000
dut commit No.              259000, rd_s: x17, rd: 0xeffffee8
dut commit No.              260000, rd_s: x15, rd: 0x9ea38f8e
dut commit No.              261000, rd_s: x12, rd: 0x024d72dd
dut commit No.              262000, rd_s: x28, rd: 0x606672bc
dut commit No.              263000, rd_s: x11, rd: 0xc285c8d8
dut commit No.              264000, rd_s: x17, rd: 0xefffff08
dut commit No.              265000, rd_s: x15, rd: 0x329f73a7
dut commit No.              266000, rd_s: x28, rd: 0x00000003
dut commit No.              267000, rd_s: x14, rd: 0xcda8d560
dut commit No.              268000, rd_s: x21, rd: 0xe24c70a9
dut commit No.              269000, rd_s: x15, rd: 0x1212b7c3
dut commit No.              270000, rd_s: x15, rd: 0x7c2f72e6
dut commit No.              271000, rd_s: x12, rd: 0xfe5c679e
dut commit No.              272000, rd_s: x15, rd: 0xe5eea289
dut commit No.              273000, rd_s: x11, rd: 0xf7d6b237
dut commit No.              274000, rd_s: x15, rd: 0x001ae79a
dut commit No.              275000, rd_s: x11, rd: 0x0a9d5b43
dut commit No.              276000, rd_s: x10, rd: 0xfdc1d019
dut commit No.              277000, rd_s: x20, rd: 0xefffffbc
dut commit No.              278000, rd_s: x14, rd: 0x29797b18
dut commit No.              279000, rd_s: x15, rd: 0x61e39951
dut commit No.              280000, rd_s: x14, rd: 0xefffff7c
dut commit No.              281000, rd_s: x15, rd: 0x6905af24
dut commit No.              282000, rd_s: x00, rd: 0x00000000
dut commit No.              283000, rd_s: x00, rd: 0x00000000
dut commit No.              284000, rd_s: x14, rd: 0xefffff9c
dut commit No.              285000, rd_s: x11, rd: 0xfc6213e9
dut commit No.              286000, rd_s: x15, rd: 0x7773b97c
dut commit No.              287000, rd_s: x11, rd: 0xefffff08
dut commit No.              288000, rd_s: x16, rd: 0xfd2d8374
dut commit No.              289000, rd_s: x15, rd: 0xfffa2432
dut commit No.              290000, rd_s: x12, rd: 0xfb1ba485
dut commit No.              291000, rd_s: x28, rd: 0x34ba0d5d
dut commit No.              292000, rd_s: x15, rd: 0xfee665c2
dut commit No.              293000, rd_s: x14, rd: 0xefffff7c
dut commit No.              294000, rd_s: x15, rd: 0x770dd9e0
dut commit No.              295000, rd_s: x12, rd: 0xfaf9a146
dut commit No.              296000, rd_s: x11, rd: 0xfcfb038c
dut commit No.              297000, rd_s: x19, rd: 0xefffff8c
dut commit No.              298000, rd_s: x06, rd: 0x00000004
dut commit No.              299000, rd_s: x15, rd: 0x0c9f27f0
dut commit No.              300000, rd_s: x28, rd: 0xafc8d831
dut commit No.              301000, rd_s: x14, rd: 0x0143e109
dut commit No.              302000, rd_s: x00, rd: 0x00000000
dut commit No.              303000, rd_s: x19, rd: 0xefffff64
dut commit No.              304000, rd_s: x18, rd: 0xe0b7482e
dut commit No.              305000, rd_s: x00, rd: 0x00000000
dut commit No.              306000, rd_s: x00, rd: 0x00000000
dut commit No.              307000, rd_s: x11, rd: 0x454fa280
dut commit No.              308000, rd_s: x19, rd: 0xefffff74
dut commit No.              309000, rd_s: x16, rd: 0x82aa0598
dut commit No.              310000, rd_s: x00, rd: 0x00000000
dut commit No.              311000, rd_s: x00, rd: 0x00000000
dut commit No.              312000, rd_s: x15, rd: 0x3af4eab8
dut commit No.              313000, rd_s: x12, rd: 0x00000000
dut commit No.              314000, rd_s: x11, rd: 0xbbaf0488
dut commit No.              315000, rd_s: x12, rd: 0xfbbe0220
dut commit No.              316000, rd_s: x15, rd: 0xf661aa18
dut commit No.              317000, rd_s: x00, rd: 0x00000000
dut commit No.              318000, rd_s: x15, rd: 0x4e671304
dut commit No.              319000, rd_s: x12, rd: 0x026ba4ea
dut commit No.              320000, rd_s: x11, rd: 0x29a81d3a
dut commit No.              321000, rd_s: x15, rd: 0x000001cc
dut commit No.              322000, rd_s: x06, rd: 0x00000004
dut commit No.              323000, rd_s: x15, rd: 0x39a9c0e6
dut commit No.              324000, rd_s: x30, rd: 0x00000005
dut commit No.              325000, rd_s: x15, rd: 0x1647f84f
dut commit No.              326000, rd_s: x11, rd: 0x043068ce
dut commit No.              327000, rd_s: x15, rd: 0xf8d270b8
dut commit No.              328000, rd_s: x12, rd: 0x01655a50
dut commit No.              329000, rd_s: x17, rd: 0xf74e3c33
dut commit No.              330000, rd_s: x13, rd: 0x0a03aa38
dut commit No.              331000, rd_s: x06, rd: 0x00000001
dut commit No.              332000, rd_s: x19, rd: 0xefffff74
dut commit No.              333000, rd_s: x29, rd: 0x3aa02b3e
dut commit No.              334000, rd_s: x15, rd: 0x400ba4dd
dut commit No.              335000, rd_s: x00, rd: 0x00000000
dut commit No.              336000, rd_s: x15, rd: 0x0ba5a504
dut commit No.              337000, rd_s: x15, rd: 0xfc220b8e
dut commit No.              338000, rd_s: x14, rd: 0x70e7102c
dut commit No.              339000, rd_s: x00, rd: 0x00000000
dut commit No.              340000, rd_s: x15, rd: 0x370512c5
dut commit No.              341000, rd_s: x00, rd: 0x00000000
dut commit No.              342000, rd_s: x15, rd: 0x56291388
dut commit No.              343000, rd_s: x00, rd: 0x00000000
dut commit No.              344000, rd_s: x20, rd: 0xefffff94
dut commit No.              345000, rd_s: x12, rd: 0xefffff08
dut commit No.              346000, rd_s: x00, rd: 0x00000000
dut commit No.              347000, rd_s: x12, rd: 0xf83888ce
dut commit No.              348000, rd_s: x17, rd: 0xffef59f4
dut commit No.              349000, rd_s: x13, rd: 0xf58fa6cc
dut commit No.              350000, rd_s: x06, rd: 0x00000001
dut commit No.              351000, rd_s: x14, rd: 0x06462607
dut commit No.              352000, rd_s: x16, rd: 0x7a30932e
dut commit No.              353000, rd_s: x15, rd: 0x08945fc4
dut commit No.              354000, rd_s: x11, rd: 0x00000006
dut commit No.              355000, rd_s: x15, rd: 0x82d64800
dut commit No.              356000, rd_s: x15, rd: 0xfdf78391
dut commit No.              357000, rd_s: x15, rd: 0x167ca01b
dut commit No.              358000, rd_s: x00, rd: 0x00000000
dut commit No.              359000, rd_s: x16, rd: 0xf574acf9
dut commit No.              360000, rd_s: x15, rd: 0xce2582cc
dut commit No.              361000, rd_s: x29, rd: 0xefe99c3d
dut commit No.              362000, rd_s: x15, rd: 0x0e43e4ea
dut commit No.              363000, rd_s: x12, rd: 0x0075c282
dut commit No.              364000, rd_s: x15, rd: 0x864c6e30
dut commit No.              365000, rd_s: x15, rd: 0xeffffef8
dut commit No.              366000, rd_s: x15, rd: 0x9b611611
dut commit No.              367000, rd_s: x11, rd: 0x0975130b
dut commit No.              368000, rd_s: x14, rd: 0xaa5d8168
dut commit No.              369000, rd_s: x00, rd: 0x00000000
dut commit No.              370000, rd_s: x15, rd: 0xf28d6cb0
dut commit No.              371000, rd_s: x00, rd: 0x00000000
dut commit No.              372000, rd_s: x17, rd: 0xfe3e9909
dut commit No.              373000, rd_s: x15, rd: 0x32544198
dut commit No.              374000, rd_s: x11, rd: 0xcc1ab5ae
dut commit No.              375000, rd_s: x15, rd: 0x1138bf9a
dut commit No.              376000, rd_s: x00, rd: 0x00000000
dut commit No.              377000, rd_s: x00, rd: 0x00000000
dut commit No.              378000, rd_s: x15, rd: 0xeab06ce9
dut commit No.              379000, rd_s: x12, rd: 0x09fefcdd
dut commit No.              380000, rd_s: x15, rd: 0x0ba20ee4
dut commit No.              381000, rd_s: x14, rd: 0xf2f201e4
dut commit No.              382000, rd_s: x14, rd: 0x216f7940
dut commit No.              383000, rd_s: x00, rd: 0x00000000
dut commit No.              384000, rd_s: x00, rd: 0x00000000
dut commit No.              385000, rd_s: x00, rd: 0x00000000
dut commit No.              386000, rd_s: x12, rd: 0x0000000c
dut commit No.              387000, rd_s: x12, rd: 0xf595b66d
dut commit No.              388000, rd_s: x17, rd: 0x04fdff49
dut commit No.              389000, rd_s: x15, rd: 0xb3798104
dut commit No.              390000, rd_s: x28, rd: 0xf6f7dcbc
dut commit No.              391000, rd_s: x00, rd: 0x00000000
dut commit No.              392000, rd_s: x16, rd: 0x8261d62e
dut commit No.              393000, rd_s: x00, rd: 0x00000000
dut commit No.              394000, rd_s: x11, rd: 0xf6463861
dut commit No.              395000, rd_s: x15, rd: 0x6ee542cc
dut commit No.              396000, rd_s: x13, rd: 0xefffff28
dut commit No.              397000, rd_s: x17, rd: 0x0a8e1a1f
dut commit No.              398000, rd_s: x00, rd: 0x00000000
dut commit No.              399000, rd_s: x06, rd: 0x4f1b4cd0
dut commit No.              400000, rd_s: x14, rd: 0xfa9a6390
dut commit No.              401000, rd_s: x29, rd: 0x9ff87460
dut commit No.              402000, rd_s: x00, rd: 0x00000000
dut commit No.              403000, rd_s: x12, rd: 0xf79f7b88
dut commit No.              404000, rd_s: x12, rd: 0x0000000c
dut commit No.              405000, rd_s: x15, rd: 0xeffffef8
dut commit No.              406000, rd_s: x15, rd: 0xa8b00224
dut commit No.              407000, rd_s: x00, rd: 0x00000000
dut commit No.              408000, rd_s: x14, rd: 0x0232dc95
dut commit No.              409000, rd_s: x00, rd: 0x00000000
dut commit No.              410000, rd_s: x12, rd: 0x0000000c
dut commit No.              411000, rd_s: x13, rd: 0xeffffef0
dut commit No.              412000, rd_s: x00, rd: 0x00000000
dut commit No.              413000, rd_s: x14, rd: 0x05707977
dut commit No.              414000, rd_s: x11, rd: 0x3c9191e8
dut commit No.              415000, rd_s: x15, rd: 0xe12abdd6
dut commit No.              416000, rd_s: x00, rd: 0x00000000
dut commit No.              417000, rd_s: x14, rd: 0xb527c280
dut commit No.              418000, rd_s: x00, rd: 0x00000000
dut commit No.              419000, rd_s: x11, rd: 0x5b03643a
dut commit No.              420000, rd_s: x15, rd: 0xfbf26478
dut commit No.              421000, rd_s: x15, rd: 0xeffffef0
dut commit No.              422000, rd_s: x00, rd: 0x00000000
dut commit No.              423000, rd_s: x15, rd: 0x155e7481
dut commit No.              424000, rd_s: x29, rd: 0xf61a783f
dut commit No.              425000, rd_s: x21, rd: 0x6ae571d8
dut commit No.              426000, rd_s: x14, rd: 0xefffffa4
dut commit No.              427000, rd_s: x11, rd: 0xd61e894d
dut commit No.              428000, rd_s: x15, rd: 0x0dfede24
dut commit No.              429000, rd_s: x11, rd: 0x007f5e0f
dut commit No.              430000, rd_s: x15, rd: 0x14c9d6e8
dut commit No.              431000, rd_s: x16, rd: 0xf5c27e48
dut commit No.              432000, rd_s: x14, rd: 0x51fe15f0
dut commit No.              433000, rd_s: x29, rd: 0xfe9c86f3
dut commit No.              434000, rd_s: x11, rd: 0x2ac467e8
dut commit No.              435000, rd_s: x11, rd: 0xf7181640
dut commit No.              436000, rd_s: x00, rd: 0x00000000
dut commit No.              437000, rd_s: x14, rd: 0xfa295f81
dut commit No.              438000, rd_s: x14, rd: 0xefffff6c
dut commit No.              439000, rd_s: x15, rd: 0x00765cd6
dut commit No.              440000, rd_s: x00, rd: 0x00000000
dut commit No.              441000, rd_s: x17, rd: 0xf79916a1
dut commit No.              442000, rd_s: x15, rd: 0x0000027b
dut commit No.              443000, rd_s: x11, rd: 0x1943a26a
dut commit No.              444000, rd_s: x19, rd: 0xefffff84
dut commit No.              445000, rd_s: x11, rd: 0x00000001
dut commit No.              446000, rd_s: x15, rd: 0xfba8a170
dut commit No.              447000, rd_s: x28, rd: 0x00000002
dut commit No.              448000, rd_s: x15, rd: 0x415a8e09
dut commit No.              449000, rd_s: x15, rd: 0x0ce77458
dut commit No.              450000, rd_s: x17, rd: 0x80821048
dut commit No.              451000, rd_s: x15, rd: 0x7bcb6461
dut commit No.              452000, rd_s: x17, rd: 0x06e83519
dut commit No.              453000, rd_s: x20, rd: 0xefffffa4
dut commit No.              454000, rd_s: x11, rd: 0x07a22354
dut commit No.              455000, rd_s: x12, rd: 0x0000000c
dut commit No.              456000, rd_s: x00, rd: 0x00000000
dut commit No.              457000, rd_s: x15, rd: 0xfba80885
dut commit No.              458000, rd_s: x15, rd: 0xeffffed8
dut commit No.              459000, rd_s: x16, rd: 0xefffff20
dut commit No.              460000, rd_s: x19, rd: 0xefffff7c
dut commit No.              461000, rd_s: x16, rd: 0x7b44a6f7
dut commit No.              462000, rd_s: x15, rd: 0x0805b652
dut commit No.              463000, rd_s: x30, rd: 0x00000001
dut commit No.              464000, rd_s: x15, rd: 0x80dd2477
dut commit No.              465000, rd_s: x15, rd: 0x1a3f7969
dut commit No.              466000, rd_s: x14, rd: 0xfbaf7c44
dut commit No.              467000, rd_s: x00, rd: 0x00000000
dut commit No.              468000, rd_s: x15, rd: 0x7c70df5e
dut commit No.              469000, rd_s: x12, rd: 0xefffff48
dut commit No.              470000, rd_s: x15, rd: 0x6353c6f4
dut commit No.              471000, rd_s: x00, rd: 0x00000000
dut commit No.              472000, rd_s: x15, rd: 0xf0336f3d
dut commit No.              473000, rd_s: x13, rd: 0xeffffef8
dut commit No.              474000, rd_s: x17, rd: 0x70b7d07d
dut commit No.              475000, rd_s: x15, rd: 0xbf560f99
dut commit No.              476000, rd_s: x17, rd: 0xf6599503
dut commit No.              477000, rd_s: x14, rd: 0x087f97a7
dut commit No.              478000, rd_s: x00, rd: 0x00000000
dut commit No.              479000, rd_s: x11, rd: 0x25cb4df8
dut commit No.              480000, rd_s: x10, rd: 0xeffffed8
dut commit No.              481000, rd_s: x15, rd: 0x0058a242
dut commit No.              482000, rd_s: x11, rd: 0xf6aabdfc
dut commit No.              483000, rd_s: x13, rd: 0x09c637bf
dut commit No.              484000, rd_s: x12, rd: 0xfa27b62d
dut commit No.              485000, rd_s: x11, rd: 0x53fa05f0
dut commit No.              486000, rd_s: x12, rd: 0xefffff38
Monitor: Power Start time is            940293750
*Verdi* : fsdbDumpon - All FSDB files at 940,293,750 ps.
dut commit No.              487000, rd_s: x15, rd: 0xe40b9ba8
dut commit No.              488000, rd_s: x00, rd: 0x00000000
dut commit No.              489000, rd_s: x15, rd: 0x872ef7a5
dut commit No.              490000, rd_s: x00, rd: 0x00000000
dut commit No.              491000, rd_s: x10, rd: 0xfbc1da02
dut commit No.              492000, rd_s: x00, rd: 0x00000000
dut commit No.              493000, rd_s: x11, rd: 0x6d8dda5d
dut commit No.              494000, rd_s: x15, rd: 0x0bb41fe4
dut commit No.              495000, rd_s: x00, rd: 0x00000000
dut commit No.              496000, rd_s: x14, rd: 0xf5e91f67
dut commit No.              497000, rd_s: x11, rd: 0x05d4e6f2
dut commit No.              498000, rd_s: x00, rd: 0x00000000
dut commit No.              499000, rd_s: x00, rd: 0x00000000
dut commit No.              500000, rd_s: x11, rd: 0x09f61c46
dut commit No.              501000, rd_s: x15, rd: 0xf45f7602
dut commit No.              502000, rd_s: x11, rd: 0xfb4e63b2
dut commit No.              503000, rd_s: x14, rd: 0x06dc7ed1
dut commit No.              504000, rd_s: x00, rd: 0x00000000
dut commit No.              505000, rd_s: x15, rd: 0x0427b2c6
dut commit No.              506000, rd_s: x12, rd: 0x04d2caa9
dut commit No.              507000, rd_s: x00, rd: 0x00000000
dut commit No.              508000, rd_s: x14, rd: 0xfb6ba250
dut commit No.              509000, rd_s: x11, rd: 0x73bffce8
dut commit No.              510000, rd_s: x15, rd: 0x12809c82
dut commit No.              511000, rd_s: x11, rd: 0x067b4be0
dut commit No.              512000, rd_s: x15, rd: 0xf6b9c722
dut commit No.              513000, rd_s: x12, rd: 0xefffff10
dut commit No.              514000, rd_s: x21, rd: 0x9e152340
dut commit No.              515000, rd_s: x13, rd: 0xeffffee0
dut commit No.              516000, rd_s: x11, rd: 0xfd96d21d
dut commit No.              517000, rd_s: x15, rd: 0x13666626
dut commit No.              518000, rd_s: x17, rd: 0x03e4dac6
dut commit No.              519000, rd_s: x14, rd: 0xd1efa210
dut commit No.              520000, rd_s: x00, rd: 0x00000000
dut commit No.              521000, rd_s: x14, rd: 0xecb74134
dut commit No.              522000, rd_s: x00, rd: 0x00000000
dut commit No.              523000, rd_s: x13, rd: 0x053e50b2
dut commit No.              524000, rd_s: x13, rd: 0xeffffee8
dut commit No.              525000, rd_s: x16, rd: 0xefffff38
dut commit No.              526000, rd_s: x15, rd: 0x11d66b49
dut commit No.              527000, rd_s: x17, rd: 0x7c0d06ab
dut commit No.              528000, rd_s: x15, rd: 0xecc3b570
dut commit No.              529000, rd_s: x16, rd: 0x062ff887
dut commit No.              530000, rd_s: x14, rd: 0xf7f69afe
dut commit No.              531000, rd_s: x17, rd: 0xeffffee0
dut commit No.              532000, rd_s: x15, rd: 0xe6e62bc5
dut commit No.              533000, rd_s: x11, rd: 0xf9597b5b
dut commit No.              534000, rd_s: x00, rd: 0x00000000
dut commit No.              535000, rd_s: x11, rd: 0xf7892b5b
dut commit No.              536000, rd_s: x14, rd: 0xfa0c8a18
dut commit No.              537000, rd_s: x18, rd: 0x14e122da
dut commit No.              538000, rd_s: x14, rd: 0xf7fb1c1f
dut commit No.              539000, rd_s: x11, rd: 0xfd6b2408
dut commit No.              540000, rd_s: x00, rd: 0x00000000
dut commit No.              541000, rd_s: x12, rd: 0x095424f6
dut commit No.              542000, rd_s: x13, rd: 0x02380317
dut commit No.              543000, rd_s: x16, rd: 0xefffff18
dut commit No.              544000, rd_s: x00, rd: 0x00000000
dut commit No.              545000, rd_s: x12, rd: 0xefffff30
dut commit No.              546000, rd_s: x13, rd: 0x03074326
dut commit No.              547000, rd_s: x00, rd: 0x00000000
dut commit No.              548000, rd_s: x12, rd: 0xee4360a9
dut commit No.              549000, rd_s: x00, rd: 0x00000000
dut commit No.              550000, rd_s: x20, rd: 0xefffffac
dut commit No.              551000, rd_s: x14, rd: 0x00000000
dut commit No.              552000, rd_s: x15, rd: 0x9a637ae4
dut commit No.              553000, rd_s: x11, rd: 0x035c2b0f
dut commit No.              554000, rd_s: x13, rd: 0x014f1a3a
dut commit No.              555000, rd_s: x14, rd: 0xefffffbc
dut commit No.              556000, rd_s: x14, rd: 0x086dbb48
dut commit No.              557000, rd_s: x00, rd: 0x00000000
dut commit No.              558000, rd_s: x06, rd: 0x00000005
dut commit No.              559000, rd_s: x00, rd: 0x00000000
dut commit No.              560000, rd_s: x11, rd: 0xefffff08
dut commit No.              561000, rd_s: x11, rd: 0xc3f1d438
dut commit No.              562000, rd_s: x15, rd: 0x3e44b59f
dut commit No.              563000, rd_s: x12, rd: 0x07a4db63
dut commit No.              564000, rd_s: x16, rd: 0xefffff38
dut commit No.              565000, rd_s: x11, rd: 0x4aac9750
dut commit No.              566000, rd_s: x06, rd: 0x00000002
dut commit No.              567000, rd_s: x15, rd: 0x54755bf1
dut commit No.              568000, rd_s: x06, rd: 0x1c4f0fe7
dut commit No.              569000, rd_s: x14, rd: 0x49f0de17
dut commit No.              570000, rd_s: x00, rd: 0x00000000
dut commit No.              571000, rd_s: x12, rd: 0xefffff30
dut commit No.              572000, rd_s: x00, rd: 0x00000000
dut commit No.              573000, rd_s: x00, rd: 0x00000000
dut commit No.              574000, rd_s: x15, rd: 0x182ae925
dut commit No.              575000, rd_s: x11, rd: 0x0820c848
dut commit No.              576000, rd_s: x19, rd: 0xefffff7c
dut commit No.              577000, rd_s: x16, rd: 0x1e83b5f8
dut commit No.              578000, rd_s: x15, rd: 0x5709fa0f
dut commit No.              579000, rd_s: x16, rd: 0x00000001
dut commit No.              580000, rd_s: x13, rd: 0x04966f58
dut commit No.              581000, rd_s: x13, rd: 0xefffff38
dut commit No.              582000, rd_s: x15, rd: 0xf0e61ffd
dut commit No.              583000, rd_s: x00, rd: 0x00000000
dut commit No.              584000, rd_s: x16, rd: 0xefffff10
dut commit No.              585000, rd_s: x15, rd: 0x5d787d10
dut commit No.              586000, rd_s: x00, rd: 0x00000000
dut commit No.              587000, rd_s: x19, rd: 0xefffff64
dut commit No.              588000, rd_s: x10, rd: 0xeffffed8
dut commit No.              589000, rd_s: x15, rd: 0xee06de90
dut commit No.              590000, rd_s: x11, rd: 0x02f100c1
dut commit No.              591000, rd_s: x13, rd: 0x08dded35
dut commit No.              592000, rd_s: x18, rd: 0xa46ff0dc
dut commit No.              593000, rd_s: x15, rd: 0x0dc3a562
dut commit No.              594000, rd_s: x15, rd: 0x10ee14b6
dut commit No.              595000, rd_s: x28, rd: 0x00000004
dut commit No.              596000, rd_s: x15, rd: 0x910c4ad8
dut commit No.              597000, rd_s: x14, rd: 0xc9197a81
Monitor: Power Stop time is           1154817750
*Verdi* : fsdbDumpoff - All FSDB files at 1,154,817,750 ps.
Monitor: Segment Stop time is           1154817750
Monitor: Segment IPC: 0.777054
Monitor: Segment Time:           1154226000
dut commit No.              598000, rd_s: x23, rd: 0x00000000
$finish called from file "/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hvl/common/top_tb.svh", line 30.
$finish at simulation time           1155041250
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1155041250 ps
CPU Time:    263.470 seconds;       Data structure size:   1.2Mb
Sun May 11 16:48:24 2025
0.777054
1154226000
cd ../physics/vcs && fsdb2saif -licqueue dump.fsdb -bt 940293750ps -et 1154817750ps -s top_tb/dut
logDir = /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/physics/vcs/fsdb2saifLog
done
dump.fsdb.saif is generated successfully.

                                 fsdb2saif (R)

                 Version W-2024.09 for linux64 - Aug 17, 2024 

                    Copyright (c) 1999 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
mkdir -p ../physics/reports outputs
export ECE411_SAIF_FILE=../physics/vcs/dump.fsdb.saif ;\
export ECE411_SAIF_TOP=top_tb/dut ;\
export ECE411_POWER_RPT_PATH=../physics/reports ;\
dc_shell -f power.tcl |& tee ../physics/reports/power.log
Information: License queuing is enabled. (DCSH-18)

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version W-2024.09 for linux64 - Aug 27, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Sun May 11 16:50:35 2025
Hostname:           9a9315923d99
CPU Model:          Intel(R) Xeon(R) Gold 6330 CPU @ 2.00GHz
CPU Details:        Cores = 1 : Sockets = 1 : Cache Size = 43008 KB : Freq = 2.90 GHz
OS:                 Linux 4.18.0-553.32.1.el8_10.x86_64
RAM:                250 GB (Free 198 GB)
Swap:                 3 GB (Free   3 GB)
Work Filesystem:    /srv/tmp mounted to exodus.csl.illinois.edu:/home/zaizhou3/scratch/ece411ag
Tmp Filesystem:     /tmp mounted to tmpfs
Work Disk:          510 GB (Free 509 GB)
Tmp Disk:           125 GB (Free 125 GB)

CPU Load: 1891%, Ram Free: 198 GB, Swap Free: 3 GB, Work Disk Free: 509 GB, Tmp Disk Free: 125 GB
set symbol_library [list generic.sdb]
generic.sdb
set synthetic_library [list dw_foundation.sldb]
dw_foundation.sldb
set target_library [getenv STD_CELL_LIB]
/srv/ece411ag/freepdk-45nm/stdcells.db
set sram_library [getenv SRAM_LIB]
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db
if {$sram_library eq ""} {
   set link_library [list "*" $target_library $synthetic_library]
} else {
   set link_library [list "*" $target_library $synthetic_library $sram_library]
}
* /srv/ece411ag/freepdk-45nm/stdcells.db dw_foundation.sldb {/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db}
get_license DC-Ultra-Features
1
get_license DC-Ultra-Opt
1
read_file -format ddc outputs/synth.ddc
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/software/Synopsys-2024_x86_64/syn/W-2024.09/libraries/syn/dw_foundation.sldb'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db'
Loading db file '/software/Synopsys-2024_x86_64/syn/W-2024.09/libraries/syn/gtech.db'
Loading db file '/software/Synopsys-2024_x86_64/syn/W-2024.09/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'mp_cache_tag_array_TT_1p0V_25C_lib'
  Loading link library 'mp_cache_data_array_TT_1p0V_25C_lib'
  Loading link library 'gshare_data_array_TT_1p0V_25C_lib'
  Loading link library 'gtech'
Reading ddc file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/outputs/synth.ddc'.
Information: Checking out the license 'DesignWare'. (SEC-104)
Loaded 435 designs.
Current design is 'cpu'.
cpu icache dcache instruction_queue_QUEUE_SIZE16 reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2 regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4 arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2 memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4 branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4 SNPS_CLOCK_GATE_HIGH_cache_adapter_1 SNPS_CLOCK_GATE_HIGH_fetch_1 SNPS_CLOCK_GATE_HIGH_fetch_0 SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_1 SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_0 SNPS_CLOCK_GATE_HIGH_cache_adapter_0 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_0 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_1 multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_1 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_2 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_3 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_4 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_5 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_6 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_7 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_8 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_9 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_10 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_11 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_12 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_13 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_14 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_15 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_16 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_17 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_18 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_19 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_20 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_21 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_22 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_23 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_24 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_25 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_26 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_27 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_28 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_29 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_30 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_31 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_32 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_33 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_34 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_0 SNPS_CLOCK_GATE_HIGH_icache_0 SNPS_CLOCK_GATE_HIGH_icache_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_15 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_14 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_13 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_12 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_11 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_10 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_9 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_8 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_7 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_6 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_5 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_4 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_1 SNPS_CLOCK_GATE_HIGH_dcache_0 SNPS_CLOCK_GATE_HIGH_dcache_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_15 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_14 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_13 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_12 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_11 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_10 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_9 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_8 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_7 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_6 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_5 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_4 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_7 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_6 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_5 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_4 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_1 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_0 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_18 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_17 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_16 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_15 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_14 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_13 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_12 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_11 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_10 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_9 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_8 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_7 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_6 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_5 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_4 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_3 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_2 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_1 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_0 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_98 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_97 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_96 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_95 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_94 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_93 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_92 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_91 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_90 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_89 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_88 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_87 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_86 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_85 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_84 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_83 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_82 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_81 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_80 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_79 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_78 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_77 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_76 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_75 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_74 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_73 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_72 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_71 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_70 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_69 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_68 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_67 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_66 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_65 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_64 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_63 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_62 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_61 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_60 
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_59 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_58 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_57 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_56 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_55 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_54 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_53 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_52 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_51 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_50 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_49 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_48 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_47 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_46 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_45 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_44 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_43 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_42 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_41 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_40 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_39 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_38 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_37 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_36 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_35 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_34 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_33 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_32 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_31 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_30 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_29 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_28 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_27 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_26 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_25 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_24 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_23 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_22 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_21 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_20 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_19 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_18 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_17 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_16 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_15 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_14 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_13 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_12 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_11 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_10 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_9 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_8 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_7 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_6 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_5 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_4 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_3 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_2 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_1 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_64 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_63 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_62 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_61 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_60 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_59 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_58 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_57 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_56 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_55 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_54 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_53 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_52 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_51 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_50 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_49 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_48 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_47 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_46 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_45 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_44 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_43 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_42 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_41 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_40 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_39 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_38 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_37 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_36 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_35 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_34 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_32 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_31 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_30 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_29 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_28 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_27 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_26 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_25 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_24 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_23 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_22 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_21 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_20 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_19 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_18 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_17 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_16 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_15 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_14 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_13 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_12 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_11 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_10 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_9 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_8 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_7 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_6 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_5 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_4 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_3 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_2 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_1 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_0 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_47 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_46 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_45 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_44 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_43 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_42 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_41 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_40 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_39 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_38 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_37 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_36 
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_35 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_34 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_33 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_32 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_31 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_30 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_29 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_28 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_27 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_26 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_25 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_24 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_23 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_22 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_21 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_20 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_19 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_18 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_17 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_16 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_15 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_14 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_13 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_12 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_11 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_10 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_9 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_8 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_7 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_6 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_5 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_4 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_3 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_2 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_1 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_0 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_80 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_79 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_78 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_77 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_76 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_75 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_74 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_73 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_72 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_71 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_70 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_69 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_68 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_67 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_66 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_65 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_64 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_63 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_62 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_61 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_60 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_59 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_58 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_57 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_56 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_55 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_54 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_53 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_52 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_51 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_50 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_49 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_48 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_47 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_46 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_45 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_44 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_43 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_42 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_41 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_40 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_39 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_38 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_37 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_36 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_35 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_34 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_33 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_32 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_31 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_30 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_29 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_28 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_27 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_26 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_25 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_24 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_23 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_22 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_21 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_20 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_19 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_18 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_17 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_16 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_15 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_14 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_13 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_12 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_11 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_10 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_9 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_8 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_7 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_6 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_5 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_4 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_3 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_2 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_1 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_0 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_23 
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_22 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_21 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_20 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_19 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_18 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_17 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_16 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_15 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_14 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_13 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_12 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_11 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_10 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_9 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_8 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_7 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_6 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_5 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_4 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_3 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_2 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_1
read_saif -input [getenv ECE411_SAIF_FILE] -instance [getenv ECE411_SAIF_TOP]
Warning: There are 90608 objects not found during annotation. (PWR-452)
1
report_power -analysis_effort high -hierarchy > [getenv ECE411_POWER_RPT_PATH]/power.rpt
report_power -analysis_effort high > [getenv ECE411_POWER_RPT_PATH]/power2.rpt
exit

Memory usage for this session 388 Mbytes.
Memory usage for this session including child processes 388 Mbytes.
CPU usage for this session 33 seconds ( 0.01 hours ).
Elapsed time for this session 33 seconds ( 0.01 hours ).

Thank you...
Information: Updating design information... (UID-85)
Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: There are 6 switching activity information conflicts. (PWR-19)
Information: Propagating switching activity (high effort zero delay simulation). (PWR-6)
Warning: Invalid switching activity annotation on constant net(s) is being ignored. (PWR-421)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort high
Design : cpu
Version: W-2024.09
Date   : Sun May 11 16:51:01 2025
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /srv/ece411ag/freepdk-45nm/stdcells.db)
    mp_cache_tag_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db)
    mp_cache_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db)
    gshare_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
cpu                    5K_hvratio_1_1    NangateOpenCellLibrary
icache                 5K_hvratio_1_1    NangateOpenCellLibrary
dcache                 5K_hvratio_1_1    NangateOpenCellLibrary
instruction_queue_QUEUE_SIZE16
                       5K_hvratio_1_1    NangateOpenCellLibrary
reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2
                       5K_hvratio_1_1    NangateOpenCellLibrary
regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4
                       5K_hvratio_1_1    NangateOpenCellLibrary
arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2
                       5K_hvratio_1_1    NangateOpenCellLibrary
memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_98
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_97
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_96
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_95
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_94
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_93
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_92
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_91
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_90
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_89
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_88
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_87
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_86
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_85
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_84
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_83
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_82
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_81
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
cpu                                    8.06e+03 4.59e+04 4.05e+06 5.80e+04 100.0
  mul_div_station/divider (multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0)
                                         67.594 1.01e+04 4.46e+05 1.06e+04  18.3
  branch_station (branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4)
                                        422.582 1.76e+03 2.31e+05 2.41e+03   4.2
  memory_station (memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4)
                                       1.12e+03 3.81e+03 4.44e+05 5.38e+03   9.3
  arithmetic_station (arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2)
                                        872.869 3.16e+03 6.72e+05 4.71e+03   8.1
  regfile (regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4)
                                        320.760 1.17e+03 2.94e+05 1.79e+03   3.1
  reorder_buffer (reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2)
                                       1.62e+03 5.64e+03 6.30e+05 7.89e+03  13.6
  instruction_queue (instruction_queue_QUEUE_SIZE16)
                                       1.27e+03 3.24e+03 3.42e+05 4.85e+03   8.4
  dcache (dcache)                       590.784 6.09e+03 2.08e+05 6.89e+03  11.9
  icache (icache)                       360.773 4.35e+03 1.41e+05 4.86e+03   8.4
1
 
****************************************
Report : power
        -analysis_effort high
Design : cpu
Version: W-2024.09
Date   : Sun May 11 16:51:02 2025
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /srv/ece411ag/freepdk-45nm/stdcells.db)
    mp_cache_tag_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db)
    mp_cache_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db)
    gshare_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
cpu                    5K_hvratio_1_1    NangateOpenCellLibrary
icache                 5K_hvratio_1_1    NangateOpenCellLibrary
dcache                 5K_hvratio_1_1    NangateOpenCellLibrary
instruction_queue_QUEUE_SIZE16
                       5K_hvratio_1_1    NangateOpenCellLibrary
reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2
                       5K_hvratio_1_1    NangateOpenCellLibrary
regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4
                       5K_hvratio_1_1    NangateOpenCellLibrary
arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2
                       5K_hvratio_1_1    NangateOpenCellLibrary
memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_98
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_97
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_96
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_95
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_94
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_93
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_92
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_91
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_90
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_89
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_88
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_87
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_86
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_85
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_84
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_83
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_82
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_81
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  =  45.8862 mW   (85%)
  Net Switching Power  =   8.0644 mW   (15%)
                         ---------
Total Dynamic Power    =  53.9506 mW  (100%)

Cell Leakage Power     =   4.0478 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory         9.5281e+03           98.8033        4.2990e+04        9.6699e+03  (  16.67%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network  3.4239e+04        5.9693e+03        2.5212e+04        4.0233e+04  (  69.37%)  i
register         769.3691          326.5662        1.1727e+06        2.2685e+03  (   3.91%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.3504e+03        1.6697e+03        2.8069e+06        5.8272e+03  (  10.05%)
--------------------------------------------------------------------------------------------------
Total          4.5887e+04 uW     8.0644e+03 uW     4.0478e+06 nW     5.7999e+04 uW
1
57.998400000000004
 
 ``` 

 </details> 
<details><summary>raytracing ✅</summary> 

 ``` 
 mkdir -p spike
rm -f vcs/dump.fsdb
cd vcs && ./top_tb -l simulation.log -exitstatus -suppress=ASLR_DETECTED_INFO \
	+NO_DUMP_ALL_ECE411 \
	+TIMEOUT_ECE411=15085180 \
	+CLOCK_PERIOD_PS_ECE411=1500 \
	+BRAM_0_ON_X_ECE411=1 \
	+MEMLST_ECE411="/srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/raytracing/memory_32.lst" \
	+ELF_ECE411="/srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/raytracing/raytracing.elf"
Chronologic VCS simulator copyright 1991-2024
Contains Synopsys proprietary information.
Compiler version W-2024.09_Full64; Runtime version W-2024.09_Full64;  May 11 16:45 2025
using elf file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/raytracing/raytracing.elf
*Verdi* Loading libsscore_vcs202409.so
FSDB Dumper for VCS, Release Verdi_W-2024.09, Linux x86_64/64bit, 08/17/2024
(C) 1996 - 2024 by Synopsys, Inc.
*Verdi* : Create FSDB file 'dump.fsdb'
*Verdi* : Begin traversing the scope (top_tb.dut), layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : fsdbDumpoff - All FSDB files at 0 ps.
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/raytracing/memory_32.lst
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/raytracing/memory_32.lst
dut commit No.                   0, rd_s: x00, rd: 0x00000000
Monitor: Segment Start time is               477750
dut commit No.                1000, rd_s: x12, rd: 0xff47280a
dut commit No.                2000, rd_s: x11, rd: 0xfffa738c
dut commit No.                3000, rd_s: x11, rd: 0xffffc1e8
dut commit No.                4000, rd_s: x29, rd: 0xffcec73a
dut commit No.                5000, rd_s: x24, rd: 0xfffff8c4
dut commit No.                6000, rd_s: x09, rd: 0xfffff16f
dut commit No.                7000, rd_s: x31, rd: 0xfffce3f0
dut commit No.                8000, rd_s: x11, rd: 0xffffa8d7
dut commit No.                9000, rd_s: x10, rd: 0x0000000c
dut commit No.               10000, rd_s: x16, rd: 0x00001152
dut commit No.               11000, rd_s: x28, rd: 0x0017c0b3
dut commit No.               12000, rd_s: x20, rd: 0x00000045
dut commit No.               13000, rd_s: x15, rd: 0xffffc039
dut commit No.               14000, rd_s: x22, rd: 0xfea3b000
dut commit No.               15000, rd_s: x07, rd: 0x000004d0
dut commit No.               16000, rd_s: x16, rd: 0xffe196c0
dut commit No.               17000, rd_s: x17, rd: 0x01bcbf1e
dut commit No.               18000, rd_s: x00, rd: 0x00000000
dut commit No.               19000, rd_s: x05, rd: 0x0224e9de
dut commit No.               20000, rd_s: x13, rd: 0x000073e0
dut commit No.               21000, rd_s: x28, rd: 0xffb1d252
dut commit No.               22000, rd_s: x30, rd: 0x00221800
dut commit No.               23000, rd_s: x14, rd: 0x00000348
dut commit No.               24000, rd_s: x07, rd: 0xffffffb2
dut commit No.               25000, rd_s: x15, rd: 0x000004b2
dut commit No.               26000, rd_s: x30, rd: 0xdcfc8000
dut commit No.               27000, rd_s: x07, rd: 0xfffffc47
dut commit No.               28000, rd_s: x29, rd: 0x0524a78c
dut commit No.               29000, rd_s: x11, rd: 0x007a3698
dut commit No.               30000, rd_s: x28, rd: 0x000b310f
dut commit No.               31000, rd_s: x14, rd: 0x00006079
dut commit No.               32000, rd_s: x30, rd: 0x0000042c
dut commit No.               33000, rd_s: x28, rd: 0x01a4debb
dut commit No.               34000, rd_s: x30, rd: 0xff64f7f8
dut commit No.               35000, rd_s: x12, rd: 0x00001ddd
dut commit No.               36000, rd_s: x30, rd: 0xfffff58b
dut commit No.               37000, rd_s: x08, rd: 0xfffffea6
dut commit No.               38000, rd_s: x15, rd: 0xffd2afa0
dut commit No.               39000, rd_s: x12, rd: 0x00000205
dut commit No.               40000, rd_s: x07, rd: 0xfffffa65
dut commit No.               41000, rd_s: x00, rd: 0x00000000
dut commit No.               42000, rd_s: x10, rd: 0xfffff759
dut commit No.               43000, rd_s: x13, rd: 0xff158d67
dut commit No.               44000, rd_s: x08, rd: 0x00000904
dut commit No.               45000, rd_s: x15, rd: 0xfec79c48
dut commit No.               46000, rd_s: x22, rd: 0x00fc5000
dut commit No.               47000, rd_s: x15, rd: 0x00417000
dut commit No.               48000, rd_s: x30, rd: 0x025521fc
dut commit No.               49000, rd_s: x12, rd: 0x00001cb8
dut commit No.               50000, rd_s: x29, rd: 0xfebab6db
dut commit No.               51000, rd_s: x31, rd: 0x00000b61
dut commit No.               52000, rd_s: x24, rd: 0x00000489
dut commit No.               53000, rd_s: x28, rd: 0xffffff35
dut commit No.               54000, rd_s: x28, rd: 0x054fc000
dut commit No.               55000, rd_s: x30, rd: 0xfffc1800
dut commit No.               56000, rd_s: x30, rd: 0xfffac3e4
dut commit No.               57000, rd_s: x12, rd: 0x00071464
dut commit No.               58000, rd_s: x28, rd: 0xfeb679c0
dut commit No.               59000, rd_s: x07, rd: 0x0000a693
dut commit No.               60000, rd_s: x18, rd: 0x000018c9
dut commit No.               61000, rd_s: x15, rd: 0x00fd6000
dut commit No.               62000, rd_s: x07, rd: 0xfffffc67
dut commit No.               63000, rd_s: x15, rd: 0x00001237
dut commit No.               64000, rd_s: x07, rd: 0xffa10440
dut commit No.               65000, rd_s: x10, rd: 0x000220a8
dut commit No.               66000, rd_s: x13, rd: 0x00000220
dut commit No.               67000, rd_s: x23, rd: 0x017121a0
dut commit No.               68000, rd_s: x30, rd: 0xfffff900
dut commit No.               69000, rd_s: x15, rd: 0x000039a5
dut commit No.               70000, rd_s: x31, rd: 0x004fc798
dut commit No.               71000, rd_s: x29, rd: 0x00696e40
dut commit No.               72000, rd_s: x00, rd: 0x00000000
dut commit No.               73000, rd_s: x30, rd: 0x007c2000
dut commit No.               74000, rd_s: x10, rd: 0x0029e0aa
dut commit No.               75000, rd_s: x17, rd: 0xffff84f4
dut commit No.               76000, rd_s: x20, rd: 0xfffffbe9
dut commit No.               77000, rd_s: x09, rd: 0xffffdd44
dut commit No.               78000, rd_s: x13, rd: 0xffffd8fe
dut commit No.               79000, rd_s: x10, rd: 0xfffffc82
dut commit No.               80000, rd_s: x15, rd: 0x008e8c34
dut commit No.               81000, rd_s: x21, rd: 0x00000148
dut commit No.               82000, rd_s: x22, rd: 0x00000037
dut commit No.               83000, rd_s: x07, rd: 0xfffffb79
dut commit No.               84000, rd_s: x15, rd: 0x000009d9
dut commit No.               85000, rd_s: x07, rd: 0x00b2e6c0
dut commit No.               86000, rd_s: x10, rd: 0xfffffc48
dut commit No.               87000, rd_s: x15, rd: 0x000001f8
dut commit No.               88000, rd_s: x05, rd: 0xfffff728
dut commit No.               89000, rd_s: x30, rd: 0xfffff900
dut commit No.               90000, rd_s: x13, rd: 0x0000003f
dut commit No.               91000, rd_s: x16, rd: 0x00578838
dut commit No.               92000, rd_s: x24, rd: 0xffffe9f0
dut commit No.               93000, rd_s: x31, rd: 0xffffe1a0
dut commit No.               94000, rd_s: x14, rd: 0x0000004d
dut commit No.               95000, rd_s: x28, rd: 0x00f367c0
dut commit No.               96000, rd_s: x30, rd: 0xff755c00
dut commit No.               97000, rd_s: x14, rd: 0x00018220
dut commit No.               98000, rd_s: x31, rd: 0x000010a3
dut commit No.               99000, rd_s: x26, rd: 0x00000200
dut commit No.              100000, rd_s: x15, rd: 0xffffed58
dut commit No.              101000, rd_s: x11, rd: 0x00000b2f
dut commit No.              102000, rd_s: x15, rd: 0xffdf5000
dut commit No.              103000, rd_s: x30, rd: 0x00e04700
dut commit No.              104000, rd_s: x10, rd: 0xffe04321
dut commit No.              105000, rd_s: x06, rd: 0xffb547c7
dut commit No.              106000, rd_s: x24, rd: 0x000004f8
dut commit No.              107000, rd_s: x09, rd: 0x000008b1
dut commit No.              108000, rd_s: x22, rd: 0xfffffd41
dut commit No.              109000, rd_s: x23, rd: 0x0000085f
dut commit No.              110000, rd_s: x15, rd: 0xffc96000
dut commit No.              111000, rd_s: x24, rd: 0xff97c756
dut commit No.              112000, rd_s: x00, rd: 0x00000000
dut commit No.              113000, rd_s: x09, rd: 0xfffff639
dut commit No.              114000, rd_s: x24, rd: 0x00000083
dut commit No.              115000, rd_s: x07, rd: 0xffffffe4
dut commit No.              116000, rd_s: x17, rd: 0xedd48f3c
dut commit No.              117000, rd_s: x24, rd: 0xffffec78
dut commit No.              118000, rd_s: x28, rd: 0x01aadd58
dut commit No.              119000, rd_s: x29, rd: 0x00000cdd
dut commit No.              120000, rd_s: x17, rd: 0x0001c4cd
dut commit No.              121000, rd_s: x15, rd: 0x002a1000
dut commit No.              122000, rd_s: x22, rd: 0x005b5000
dut commit No.              123000, rd_s: x00, rd: 0x00000000
dut commit No.              124000, rd_s: x16, rd: 0xffffca16
dut commit No.              125000, rd_s: x00, rd: 0x00000000
dut commit No.              126000, rd_s: x30, rd: 0xffec5000
dut commit No.              127000, rd_s: x30, rd: 0xfffff000
dut commit No.              128000, rd_s: x07, rd: 0x000001b5
dut commit No.              129000, rd_s: x05, rd: 0x00001114
dut commit No.              130000, rd_s: x30, rd: 0xfffffa00
dut commit No.              131000, rd_s: x15, rd: 0xffffd800
dut commit No.              132000, rd_s: x15, rd: 0xff2b38b8
dut commit No.              133000, rd_s: x16, rd: 0xfffff21c
dut commit No.              134000, rd_s: x22, rd: 0x0006f000
dut commit No.              135000, rd_s: x24, rd: 0xfffffc45
dut commit No.              136000, rd_s: x31, rd: 0xfb744fbc
dut commit No.              137000, rd_s: x29, rd: 0x00001260
dut commit No.              138000, rd_s: x07, rd: 0x00000015
dut commit No.              139000, rd_s: x00, rd: 0x00000000
dut commit No.              140000, rd_s: x30, rd: 0x0000079f
dut commit No.              141000, rd_s: x15, rd: 0xfece78aa
dut commit No.              142000, rd_s: x00, rd: 0x00000000
dut commit No.              143000, rd_s: x30, rd: 0xffd84000
dut commit No.              144000, rd_s: x00, rd: 0x00000000
dut commit No.              145000, rd_s: x22, rd: 0x00112404
dut commit No.              146000, rd_s: x06, rd: 0x0062acc0
dut commit No.              147000, rd_s: x16, rd: 0xfeba2110
dut commit No.              148000, rd_s: x17, rd: 0x019813c8
dut commit No.              149000, rd_s: x28, rd: 0x00001c43
dut commit No.              150000, rd_s: x15, rd: 0x00000baf
dut commit No.              151000, rd_s: x12, rd: 0x0000003b
dut commit No.              152000, rd_s: x08, rd: 0x0000121e
dut commit No.              153000, rd_s: x06, rd: 0xfffff98f
dut commit No.              154000, rd_s: x15, rd: 0x0025a9b4
dut commit No.              155000, rd_s: x15, rd: 0xffffff7f
dut commit No.              156000, rd_s: x23, rd: 0xfffff95b
dut commit No.              157000, rd_s: x17, rd: 0xfffffd1e
dut commit No.              158000, rd_s: x00, rd: 0x00000000
dut commit No.              159000, rd_s: x24, rd: 0x0000058e
dut commit No.              160000, rd_s: x15, rd: 0x0000027d
dut commit No.              161000, rd_s: x13, rd: 0x00000960
dut commit No.              162000, rd_s: x28, rd: 0x00000a09
dut commit No.              163000, rd_s: x24, rd: 0xffffff15
dut commit No.              164000, rd_s: x07, rd: 0xfffdd932
dut commit No.              165000, rd_s: x30, rd: 0x0000063d
dut commit No.              166000, rd_s: x22, rd: 0x007b0500
dut commit No.              167000, rd_s: x30, rd: 0x0000026f
dut commit No.              168000, rd_s: x13, rd: 0x0000136f
dut commit No.              169000, rd_s: x28, rd: 0x00cc5a9c
dut commit No.              170000, rd_s: x05, rd: 0x00000dce
dut commit No.              171000, rd_s: x05, rd: 0xff806728
dut commit No.              172000, rd_s: x14, rd: 0x000020d9
dut commit No.              173000, rd_s: x06, rd: 0x000001ce
dut commit No.              174000, rd_s: x15, rd: 0x0025a9b4
dut commit No.              175000, rd_s: x05, rd: 0x00000a13
dut commit No.              176000, rd_s: x24, rd: 0xffc27f46
dut commit No.              177000, rd_s: x15, rd: 0x0000062d
dut commit No.              178000, rd_s: x13, rd: 0xfffffc88
dut commit No.              179000, rd_s: x15, rd: 0x0000fe3f
dut commit No.              180000, rd_s: x15, rd: 0x0076c554
dut commit No.              181000, rd_s: x15, rd: 0x0154a53f
dut commit No.              182000, rd_s: x15, rd: 0xaaaad05c
dut commit No.              183000, rd_s: x26, rd: 0x00000000
dut commit No.              184000, rd_s: x14, rd: 0xffefa225
dut commit No.              185000, rd_s: x07, rd: 0xfec06ee6
dut commit No.              186000, rd_s: x24, rd: 0xfffffdc5
dut commit No.              187000, rd_s: x30, rd: 0xfffffb00
dut commit No.              188000, rd_s: x07, rd: 0xfe5fca9c
dut commit No.              189000, rd_s: x22, rd: 0x00000121
dut commit No.              190000, rd_s: x07, rd: 0x007419a8
dut commit No.              191000, rd_s: x15, rd: 0x0041731a
dut commit No.              192000, rd_s: x15, rd: 0xffffeb47
dut commit No.              193000, rd_s: x10, rd: 0x00001ed9
dut commit No.              194000, rd_s: x14, rd: 0x00000dd5
dut commit No.              195000, rd_s: x05, rd: 0xfffffc3b
dut commit No.              196000, rd_s: x26, rd: 0x00000600
dut commit No.              197000, rd_s: x23, rd: 0x00000202
dut commit No.              198000, rd_s: x24, rd: 0xffffd9bd
dut commit No.              199000, rd_s: x31, rd: 0x00000928
dut commit No.              200000, rd_s: x15, rd: 0xffffdedd
dut commit No.              201000, rd_s: x30, rd: 0x00141a08
dut commit No.              202000, rd_s: x12, rd: 0x00001f7a
dut commit No.              203000, rd_s: x31, rd: 0xffffe4b9
dut commit No.              204000, rd_s: x15, rd: 0x000004d9
dut commit No.              205000, rd_s: x16, rd: 0xfffb8c84
dut commit No.              206000, rd_s: x31, rd: 0xfba1cc5c
dut commit No.              207000, rd_s: x06, rd: 0x00000c70
dut commit No.              208000, rd_s: x09, rd: 0x00000a72
dut commit No.              209000, rd_s: x11, rd: 0x00000877
dut commit No.              210000, rd_s: x10, rd: 0xfffff96b
dut commit No.              211000, rd_s: x17, rd: 0x00000f7f
dut commit No.              212000, rd_s: x15, rd: 0x00000f4f
dut commit No.              213000, rd_s: x07, rd: 0xffec008c
dut commit No.              214000, rd_s: x12, rd: 0xffffedae
dut commit No.              215000, rd_s: x30, rd: 0x00000fa1
dut commit No.              216000, rd_s: x29, rd: 0xfffffbbc
dut commit No.              217000, rd_s: x28, rd: 0x000000d6
dut commit No.              218000, rd_s: x28, rd: 0xfee2b938
dut commit No.              219000, rd_s: x22, rd: 0x00000a1d
dut commit No.              220000, rd_s: x23, rd: 0xffbf1900
dut commit No.              221000, rd_s: x10, rd: 0x00789ae9
dut commit No.              222000, rd_s: x28, rd: 0x00000a6f
dut commit No.              223000, rd_s: x22, rd: 0xfffffd7f
dut commit No.              224000, rd_s: x24, rd: 0x00000847
dut commit No.              225000, rd_s: x00, rd: 0x00000000
dut commit No.              226000, rd_s: x06, rd: 0xff935104
dut commit No.              227000, rd_s: x31, rd: 0x01a76984
dut commit No.              228000, rd_s: x07, rd: 0x00001000
dut commit No.              229000, rd_s: x11, rd: 0x00001899
dut commit No.              230000, rd_s: x20, rd: 0xffffea3b
dut commit No.              231000, rd_s: x29, rd: 0xffffa5b5
dut commit No.              232000, rd_s: x00, rd: 0x00000000
dut commit No.              233000, rd_s: x30, rd: 0x0000039c
dut commit No.              234000, rd_s: x12, rd: 0x00000188
dut commit No.              235000, rd_s: x13, rd: 0xffffb144
dut commit No.              236000, rd_s: x15, rd: 0xfffff352
dut commit No.              237000, rd_s: x00, rd: 0x00000000
dut commit No.              238000, rd_s: x07, rd: 0x00000ac5
dut commit No.              239000, rd_s: x10, rd: 0x00000197
dut commit No.              240000, rd_s: x21, rd: 0xffffedc1
dut commit No.              241000, rd_s: x30, rd: 0xfffffc00
dut commit No.              242000, rd_s: x15, rd: 0xffd95400
dut commit No.              243000, rd_s: x17, rd: 0xfffffde6
dut commit No.              244000, rd_s: x28, rd: 0x00002086
dut commit No.              245000, rd_s: x07, rd: 0x00000739
dut commit No.              246000, rd_s: x22, rd: 0x0000bd24
dut commit No.              247000, rd_s: x30, rd: 0x0d3e0000
dut commit No.              248000, rd_s: x07, rd: 0x000024e7
dut commit No.              249000, rd_s: x15, rd: 0xffffffaa
dut commit No.              250000, rd_s: x00, rd: 0x00000000
dut commit No.              251000, rd_s: x15, rd: 0x005c299f
dut commit No.              252000, rd_s: x28, rd: 0x0000c88b
dut commit No.              253000, rd_s: x18, rd: 0x000008be
dut commit No.              254000, rd_s: x30, rd: 0x00000335
dut commit No.              255000, rd_s: x00, rd: 0x00000000
dut commit No.              256000, rd_s: x31, rd: 0xfffff143
dut commit No.              257000, rd_s: x22, rd: 0x00000214
dut commit No.              258000, rd_s: x07, rd: 0xfffffec0
dut commit No.              259000, rd_s: x13, rd: 0x013f67e6
dut commit No.              260000, rd_s: x29, rd: 0xfffffc1a
dut commit No.              261000, rd_s: x29, rd: 0xfffffda7
dut commit No.              262000, rd_s: x12, rd: 0xfffffcc4
dut commit No.              263000, rd_s: x31, rd: 0x00000066
dut commit No.              264000, rd_s: x08, rd: 0x00001004
dut commit No.              265000, rd_s: x15, rd: 0x00158895
dut commit No.              266000, rd_s: x07, rd: 0xffff59be
dut commit No.              267000, rd_s: x22, rd: 0xfffffeda
dut commit No.              268000, rd_s: x23, rd: 0xffb3bd80
dut commit No.              269000, rd_s: x15, rd: 0xaaaad05c
dut commit No.              270000, rd_s: x14, rd: 0xffffefbf
dut commit No.              271000, rd_s: x30, rd: 0x00464600
dut commit No.              272000, rd_s: x16, rd: 0xffffffc2
dut commit No.              273000, rd_s: x13, rd: 0x00000c4d
dut commit No.              274000, rd_s: x13, rd: 0x0000103b
dut commit No.              275000, rd_s: x13, rd: 0xffffffef
dut commit No.              276000, rd_s: x07, rd: 0x00000421
dut commit No.              277000, rd_s: x15, rd: 0xaaaad388
dut commit No.              278000, rd_s: x30, rd: 0x00c66000
dut commit No.              279000, rd_s: x22, rd: 0xff0b1000
dut commit No.              280000, rd_s: x24, rd: 0x000008f5
dut commit No.              281000, rd_s: x07, rd: 0xfffffe74
dut commit No.              282000, rd_s: x13, rd: 0x00001110
dut commit No.              283000, rd_s: x00, rd: 0x00000000
dut commit No.              284000, rd_s: x28, rd: 0xfffffd1e
dut commit No.              285000, rd_s: x13, rd: 0x000005b3
dut commit No.              286000, rd_s: x07, rd: 0x000000ae
dut commit No.              287000, rd_s: x28, rd: 0xfffff3ed
dut commit No.              288000, rd_s: x15, rd: 0xff90bbd2
dut commit No.              289000, rd_s: x15, rd: 0x00001aeb
dut commit No.              290000, rd_s: x12, rd: 0x0000141f
dut commit No.              291000, rd_s: x17, rd: 0xffffeed9
dut commit No.              292000, rd_s: x15, rd: 0xff49fda8
dut commit No.              293000, rd_s: x30, rd: 0xffe7e900
dut commit No.              294000, rd_s: x10, rd: 0xff83e5b3
dut commit No.              295000, rd_s: x30, rd: 0x00000021
dut commit No.              296000, rd_s: x20, rd: 0x0000020b
dut commit No.              297000, rd_s: x15, rd: 0x000004e8
dut commit No.              298000, rd_s: x07, rd: 0xfecc80d6
dut commit No.              299000, rd_s: x15, rd: 0xfffff3b3
dut commit No.              300000, rd_s: x14, rd: 0x0000007d
dut commit No.              301000, rd_s: x07, rd: 0x0000009f
dut commit No.              302000, rd_s: x29, rd: 0x00174852
dut commit No.              303000, rd_s: x00, rd: 0x00000000
dut commit No.              304000, rd_s: x13, rd: 0x00000bca
dut commit No.              305000, rd_s: x11, rd: 0xffffecb0
dut commit No.              306000, rd_s: x30, rd: 0x00000651
dut commit No.              307000, rd_s: x15, rd: 0xffffff07
dut commit No.              308000, rd_s: x00, rd: 0x00000000
dut commit No.              309000, rd_s: x16, rd: 0xffffe6bd
dut commit No.              310000, rd_s: x30, rd: 0x0000034b
dut commit No.              311000, rd_s: x00, rd: 0x00000000
dut commit No.              312000, rd_s: x11, rd: 0x00000fc3
dut commit No.              313000, rd_s: x07, rd: 0x00000ab2
dut commit No.              314000, rd_s: x00, rd: 0x00000000
dut commit No.              315000, rd_s: x00, rd: 0x00000000
dut commit No.              316000, rd_s: x07, rd: 0x072ce7fa
dut commit No.              317000, rd_s: x22, rd: 0xfff79408
dut commit No.              318000, rd_s: x07, rd: 0x00000a7b
dut commit No.              319000, rd_s: x27, rd: 0xaaaad2f8
dut commit No.              320000, rd_s: x07, rd: 0xff048709
dut commit No.              321000, rd_s: x27, rd: 0xaaaad1d8
dut commit No.              322000, rd_s: x07, rd: 0x00001000
dut commit No.              323000, rd_s: x30, rd: 0x005e7800
dut commit No.              324000, rd_s: x07, rd: 0x00001000
dut commit No.              325000, rd_s: x24, rd: 0x000000dc
dut commit No.              326000, rd_s: x31, rd: 0x01f274d0
dut commit No.              327000, rd_s: x05, rd: 0x00003e52
dut commit No.              328000, rd_s: x14, rd: 0x000006c8
dut commit No.              329000, rd_s: x15, rd: 0xfd66dad0
dut commit No.              330000, rd_s: x15, rd: 0x000003a9
dut commit No.              331000, rd_s: x00, rd: 0x00000000
dut commit No.              332000, rd_s: x15, rd: 0x02680d0d
dut commit No.              333000, rd_s: x15, rd: 0x00000126
dut commit No.              334000, rd_s: x10, rd: 0x000002df
dut commit No.              335000, rd_s: x17, rd: 0x0000086a
dut commit No.              336000, rd_s: x07, rd: 0x0001d65f
dut commit No.              337000, rd_s: x18, rd: 0xffffe5d8
dut commit No.              338000, rd_s: x14, rd: 0x000014e9
dut commit No.              339000, rd_s: x07, rd: 0x00000141
dut commit No.              340000, rd_s: x28, rd: 0x00000861
dut commit No.              341000, rd_s: x07, rd: 0x009f19f8
dut commit No.              342000, rd_s: x22, rd: 0xfdc2cfc8
dut commit No.              343000, rd_s: x22, rd: 0xffffea3b
dut commit No.              344000, rd_s: x21, rd: 0x00000005
dut commit No.              345000, rd_s: x07, rd: 0xfffffcc7
dut commit No.              346000, rd_s: x12, rd: 0xffffffa5
dut commit No.              347000, rd_s: x24, rd: 0x000000b8
dut commit No.              348000, rd_s: x22, rd: 0x00000cea
dut commit No.              349000, rd_s: x28, rd: 0xfffbccec
dut commit No.              350000, rd_s: x31, rd: 0xff6cd34a
dut commit No.              351000, rd_s: x06, rd: 0xfffff0b3
dut commit No.              352000, rd_s: x15, rd: 0x00001109
dut commit No.              353000, rd_s: x14, rd: 0x0000086b
dut commit No.              354000, rd_s: x11, rd: 0xfffbb4c8
dut commit No.              355000, rd_s: x14, rd: 0xffffc1ae
dut commit No.              356000, rd_s: x07, rd: 0xfffffe59
dut commit No.              357000, rd_s: x14, rd: 0x00000c0c
dut commit No.              358000, rd_s: x00, rd: 0x00000000
dut commit No.              359000, rd_s: x15, rd: 0x00000f2f
dut commit No.              360000, rd_s: x07, rd: 0xfffffa03
dut commit No.              361000, rd_s: x16, rd: 0xffffff9c
dut commit No.              362000, rd_s: x22, rd: 0xff968350
dut commit No.              363000, rd_s: x00, rd: 0x00000000
dut commit No.              364000, rd_s: x15, rd: 0xffbb6864
dut commit No.              365000, rd_s: x05, rd: 0x00000ea8
dut commit No.              366000, rd_s: x30, rd: 0x00000ee7
dut commit No.              367000, rd_s: x22, rd: 0xffbd8000
dut commit No.              368000, rd_s: x07, rd: 0xfe5b8dca
dut commit No.              369000, rd_s: x19, rd: 0x000006c0
dut commit No.              370000, rd_s: x17, rd: 0xfffffe70
dut commit No.              371000, rd_s: x19, rd: 0xffffe851
dut commit No.              372000, rd_s: x15, rd: 0xfffff637
dut commit No.              373000, rd_s: x10, rd: 0xffffff8c
dut commit No.              374000, rd_s: x12, rd: 0x0000024b
dut commit No.              375000, rd_s: x14, rd: 0x00003fdf
dut commit No.              376000, rd_s: x23, rd: 0x01285d6c
dut commit No.              377000, rd_s: x15, rd: 0x00001753
dut commit No.              378000, rd_s: x28, rd: 0x00d2af8e
dut commit No.              379000, rd_s: x16, rd: 0x00000000
dut commit No.              380000, rd_s: x09, rd: 0xffffee27
dut commit No.              381000, rd_s: x07, rd: 0xfffffec0
dut commit No.              382000, rd_s: x30, rd: 0x000013ee
dut commit No.              383000, rd_s: x22, rd: 0x0020b000
dut commit No.              384000, rd_s: x31, rd: 0x1926dc75
dut commit No.              385000, rd_s: x17, rd: 0xfffffd75
dut commit No.              386000, rd_s: x15, rd: 0x001186da
dut commit No.              387000, rd_s: x13, rd: 0x000013cd
dut commit No.              388000, rd_s: x15, rd: 0xaaaad05c
dut commit No.              389000, rd_s: x15, rd: 0xfffff330
dut commit No.              390000, rd_s: x00, rd: 0x00000000
dut commit No.              391000, rd_s: x14, rd: 0xffff5d37
dut commit No.              392000, rd_s: x15, rd: 0xfffffe68
dut commit No.              393000, rd_s: x30, rd: 0xffa9e000
dut commit No.              394000, rd_s: x15, rd: 0xfffffbae
dut commit No.              395000, rd_s: x30, rd: 0x00001acb
dut commit No.              396000, rd_s: x22, rd: 0x0020b000
dut commit No.              397000, rd_s: x00, rd: 0x00000000
dut commit No.              398000, rd_s: x00, rd: 0x00000000
dut commit No.              399000, rd_s: x24, rd: 0x000004dc
dut commit No.              400000, rd_s: x31, rd: 0x0085898a
dut commit No.              401000, rd_s: x22, rd: 0x0000011e
dut commit No.              402000, rd_s: x00, rd: 0x00000000
dut commit No.              403000, rd_s: x24, rd: 0x000006dc
dut commit No.              404000, rd_s: x13, rd: 0x000015f7
dut commit No.              405000, rd_s: x17, rd: 0xfffffdfc
dut commit No.              406000, rd_s: x28, rd: 0x0008c352
dut commit No.              407000, rd_s: x15, rd: 0x039fa000
dut commit No.              408000, rd_s: x30, rd: 0x0000038b
dut commit No.              409000, rd_s: x12, rd: 0x00001808
dut commit No.              410000, rd_s: x28, rd: 0xfffffd15
dut commit No.              411000, rd_s: x10, rd: 0x00002136
dut commit No.              412000, rd_s: x30, rd: 0xffffea40
dut commit No.              413000, rd_s: x12, rd: 0x00000034
dut commit No.              414000, rd_s: x07, rd: 0x00000d5f
dut commit No.              415000, rd_s: x26, rd: 0x00000c80
dut commit No.              416000, rd_s: x12, rd: 0xfffffe3f
dut commit No.              417000, rd_s: x00, rd: 0x00000000
dut commit No.              418000, rd_s: x13, rd: 0x0000001f
dut commit No.              419000, rd_s: x30, rd: 0x00000683
dut commit No.              420000, rd_s: x20, rd: 0xfffffbe9
dut commit No.              421000, rd_s: x24, rd: 0x00000638
dut commit No.              422000, rd_s: x31, rd: 0x00000761
dut commit No.              423000, rd_s: x22, rd: 0x0000020b
dut commit No.              424000, rd_s: x31, rd: 0x000068e4
dut commit No.              425000, rd_s: x00, rd: 0x00000000
dut commit No.              426000, rd_s: x11, rd: 0x00a863b2
dut commit No.              427000, rd_s: x10, rd: 0x00001eec
dut commit No.              428000, rd_s: x15, rd: 0xfefd2119
dut commit No.              429000, rd_s: x00, rd: 0x00000000
dut commit No.              430000, rd_s: x07, rd: 0xfff837ab
dut commit No.              431000, rd_s: x13, rd: 0xffffffab
dut commit No.              432000, rd_s: x30, rd: 0x00000b72
dut commit No.              433000, rd_s: x15, rd: 0x000006a1
dut commit No.              434000, rd_s: x06, rd: 0xffffedd3
dut commit No.              435000, rd_s: x07, rd: 0x00000141
dut commit No.              436000, rd_s: x30, rd: 0x00000e44
dut commit No.              437000, rd_s: x12, rd: 0xfffff42a
dut commit No.              438000, rd_s: x09, rd: 0xfffff658
dut commit No.              439000, rd_s: x24, rd: 0x000001f3
dut commit No.              440000, rd_s: x30, rd: 0x00000000
dut commit No.              441000, rd_s: x31, rd: 0x0000abe5
dut commit No.              442000, rd_s: x11, rd: 0x0000065a
dut commit No.              443000, rd_s: x06, rd: 0xfffff78e
dut commit No.              444000, rd_s: x22, rd: 0x00000671
dut commit No.              445000, rd_s: x22, rd: 0xffffffe2
dut commit No.              446000, rd_s: x17, rd: 0x000003fd
dut commit No.              447000, rd_s: x17, rd: 0x0000e744
dut commit No.              448000, rd_s: x00, rd: 0x00000000
dut commit No.              449000, rd_s: x07, rd: 0x001b533c
dut commit No.              450000, rd_s: x05, rd: 0x00001114
dut commit No.              451000, rd_s: x07, rd: 0xfffff9eb
dut commit No.              452000, rd_s: x21, rd: 0xfffffeed
dut commit No.              453000, rd_s: x31, rd: 0x00000aab
dut commit No.              454000, rd_s: x29, rd: 0x00000d11
dut commit No.              455000, rd_s: x07, rd: 0xffffec06
dut commit No.              456000, rd_s: x19, rd: 0xfffff77c
dut commit No.              457000, rd_s: x28, rd: 0x00000a9a
dut commit No.              458000, rd_s: x13, rd: 0xfffff588
dut commit No.              459000, rd_s: x00, rd: 0x00000000
dut commit No.              460000, rd_s: x00, rd: 0x00000000
dut commit No.              461000, rd_s: x00, rd: 0x00000000
dut commit No.              462000, rd_s: x28, rd: 0x000001b4
dut commit No.              463000, rd_s: x15, rd: 0x00000ade
dut commit No.              464000, rd_s: x30, rd: 0x00000460
dut commit No.              465000, rd_s: x30, rd: 0x00000c5e
dut commit No.              466000, rd_s: x22, rd: 0x00239a00
dut commit No.              467000, rd_s: x28, rd: 0xfe1adfb0
dut commit No.              468000, rd_s: x13, rd: 0x00000c5c
dut commit No.              469000, rd_s: x00, rd: 0x00000000
dut commit No.              470000, rd_s: x22, rd: 0x0012bb00
dut commit No.              471000, rd_s: x00, rd: 0x00000000
dut commit No.              472000, rd_s: x15, rd: 0xfffff17c
dut commit No.              473000, rd_s: x17, rd: 0x00000072
dut commit No.              474000, rd_s: x08, rd: 0x00000200
dut commit No.              475000, rd_s: x15, rd: 0x00107475
dut commit No.              476000, rd_s: x15, rd: 0x00000ade
dut commit No.              477000, rd_s: x30, rd: 0x000004fe
dut commit No.              478000, rd_s: x08, rd: 0xffffee86
dut commit No.              479000, rd_s: x15, rd: 0xff90bbd2
dut commit No.              480000, rd_s: x15, rd: 0x00001aeb
dut commit No.              481000, rd_s: x12, rd: 0x00002700
dut commit No.              482000, rd_s: x30, rd: 0x0000054b
dut commit No.              483000, rd_s: x08, rd: 0xffffee86
dut commit No.              484000, rd_s: x22, rd: 0xfffa1100
dut commit No.              485000, rd_s: x14, rd: 0xffa17e98
dut commit No.              486000, rd_s: x13, rd: 0x00001ec5
dut commit No.              487000, rd_s: x26, rd: 0x00000600
dut commit No.              488000, rd_s: x16, rd: 0xfffff837
dut commit No.              489000, rd_s: x15, rd: 0xffa4b000
dut commit No.              490000, rd_s: x14, rd: 0xfffff97c
dut commit No.              491000, rd_s: x07, rd: 0x0000575c
dut commit No.              492000, rd_s: x28, rd: 0x00000911
dut commit No.              493000, rd_s: x18, rd: 0x0000141c
dut commit No.              494000, rd_s: x15, rd: 0xfffffa4b
dut commit No.              495000, rd_s: x15, rd: 0x000016d9
dut commit No.              496000, rd_s: x00, rd: 0x00000000
dut commit No.              497000, rd_s: x15, rd: 0xfe8af914
dut commit No.              498000, rd_s: x00, rd: 0x00000000
dut commit No.              499000, rd_s: x10, rd: 0x000005ac
dut commit No.              500000, rd_s: x24, rd: 0x00d50160
dut commit No.              501000, rd_s: x30, rd: 0xffffbf00
dut commit No.              502000, rd_s: x15, rd: 0x0000008d
dut commit No.              503000, rd_s: x13, rd: 0xfffffefe
dut commit No.              504000, rd_s: x05, rd: 0x000003a0
dut commit No.              505000, rd_s: x15, rd: 0xfffff1fb
dut commit No.              506000, rd_s: x30, rd: 0xff47bfd6
dut commit No.              507000, rd_s: x00, rd: 0x00000000
dut commit No.              508000, rd_s: x31, rd: 0x0000113b
dut commit No.              509000, rd_s: x11, rd: 0xfffffe71
dut commit No.              510000, rd_s: x15, rd: 0x004abfab
dut commit No.              511000, rd_s: x16, rd: 0xfffff540
dut commit No.              512000, rd_s: x14, rd: 0x000148d2
dut commit No.              513000, rd_s: x15, rd: 0x00000529
dut commit No.              514000, rd_s: x23, rd: 0x00000090
dut commit No.              515000, rd_s: x10, rd: 0xfffff7a5
dut commit No.              516000, rd_s: x12, rd: 0xfff8bf98
dut commit No.              517000, rd_s: x28, rd: 0xffffc324
dut commit No.              518000, rd_s: x30, rd: 0xffffffef
dut commit No.              519000, rd_s: x07, rd: 0x00006698
dut commit No.              520000, rd_s: x13, rd: 0x00000236
dut commit No.              521000, rd_s: x07, rd: 0xfffff3d3
dut commit No.              522000, rd_s: x00, rd: 0x00000000
dut commit No.              523000, rd_s: x07, rd: 0xfffd8a45
dut commit No.              524000, rd_s: x16, rd: 0x005c8090
dut commit No.              525000, rd_s: x23, rd: 0x017121a0
dut commit No.              526000, rd_s: x15, rd: 0x00000569
dut commit No.              527000, rd_s: x23, rd: 0x000000a5
dut commit No.              528000, rd_s: x07, rd: 0xfffffdd2
dut commit No.              529000, rd_s: x15, rd: 0x000000ff
dut commit No.              530000, rd_s: x09, rd: 0xffffee51
dut commit No.              531000, rd_s: x12, rd: 0xffffffac
dut commit No.              532000, rd_s: x30, rd: 0xfffffdaf
dut commit No.              533000, rd_s: x28, rd: 0x00003b6d
dut commit No.              534000, rd_s: x22, rd: 0x00000088
dut commit No.              535000, rd_s: x23, rd: 0x000000d2
dut commit No.              536000, rd_s: x30, rd: 0xff4a2400
dut commit No.              537000, rd_s: x15, rd: 0xffbb6864
dut commit No.              538000, rd_s: x00, rd: 0x00000000
dut commit No.              539000, rd_s: x30, rd: 0x00000551
dut commit No.              540000, rd_s: x15, rd: 0x00001352
dut commit No.              541000, rd_s: x23, rd: 0xfffffc44
dut commit No.              542000, rd_s: x15, rd: 0xffc96000
dut commit No.              543000, rd_s: x10, rd: 0x0000070e
dut commit No.              544000, rd_s: x07, rd: 0x000000c7
dut commit No.              545000, rd_s: x11, rd: 0xfffff5b0
dut commit No.              546000, rd_s: x16, rd: 0x00000fff
dut commit No.              547000, rd_s: x15, rd: 0xfffff232
dut commit No.              548000, rd_s: x15, rd: 0xff4c0000
dut commit No.              549000, rd_s: x07, rd: 0x00001000
dut commit No.              550000, rd_s: x16, rd: 0xff23c78e
dut commit No.              551000, rd_s: x23, rd: 0xffa938a0
dut commit No.              552000, rd_s: x12, rd: 0x00000a53
dut commit No.              553000, rd_s: x15, rd: 0xaaaad05c
dut commit No.              554000, rd_s: x15, rd: 0x00000f52
dut commit No.              555000, rd_s: x09, rd: 0x00000a72
dut commit No.              556000, rd_s: x31, rd: 0x00000e39
dut commit No.              557000, rd_s: x30, rd: 0xffffe3fc
dut commit No.              558000, rd_s: x15, rd: 0x000002a1
dut commit No.              559000, rd_s: x16, rd: 0xffed1eed
dut commit No.              560000, rd_s: x15, rd: 0xfffff61e
dut commit No.              561000, rd_s: x14, rd: 0xfffffff7
dut commit No.              562000, rd_s: x07, rd: 0x000006df
dut commit No.              563000, rd_s: x15, rd: 0xaaaad05c
dut commit No.              564000, rd_s: x28, rd: 0x00000c67
dut commit No.              565000, rd_s: x22, rd: 0x00000009
dut commit No.              566000, rd_s: x07, rd: 0x00000380
dut commit No.              567000, rd_s: x17, rd: 0xfffffe4e
dut commit No.              568000, rd_s: x15, rd: 0xaaaad05c
dut commit No.              569000, rd_s: x28, rd: 0x00000ce5
dut commit No.              570000, rd_s: x21, rd: 0x00000c3b
dut commit No.              571000, rd_s: x13, rd: 0x00000eb7
dut commit No.              572000, rd_s: x20, rd: 0x000014b9
dut commit No.              573000, rd_s: x07, rd: 0x01e92f0c
dut commit No.              574000, rd_s: x31, rd: 0x00000e39
dut commit No.              575000, rd_s: x12, rd: 0xfffff059
dut commit No.              576000, rd_s: x09, rd: 0xffffffff
dut commit No.              577000, rd_s: x06, rd: 0xffffedc4
dut commit No.              578000, rd_s: x11, rd: 0x007a4880
dut commit No.              579000, rd_s: x07, rd: 0xffffe9f8
dut commit No.              580000, rd_s: x13, rd: 0x00000c4d
dut commit No.              581000, rd_s: x07, rd: 0x0000077a
dut commit No.              582000, rd_s: x15, rd: 0xfffffb97
dut commit No.              583000, rd_s: x14, rd: 0x00010000
dut commit No.              584000, rd_s: x15, rd: 0xffffd4f2
dut commit No.              585000, rd_s: x17, rd: 0xfff63dd7
dut commit No.              586000, rd_s: x07, rd: 0xfff4c648
dut commit No.              587000, rd_s: x00, rd: 0x00000000
dut commit No.              588000, rd_s: x11, rd: 0xfffff5b5
dut commit No.              589000, rd_s: x00, rd: 0x00000000
dut commit No.              590000, rd_s: x00, rd: 0x00000000
dut commit No.              591000, rd_s: x17, rd: 0x000002d5
dut commit No.              592000, rd_s: x16, rd: 0x000017d7
dut commit No.              593000, rd_s: x07, rd: 0x00001fba
dut commit No.              594000, rd_s: x23, rd: 0xfffffa93
dut commit No.              595000, rd_s: x11, rd: 0x000004b8
dut commit No.              596000, rd_s: x19, rd: 0x00000815
dut commit No.              597000, rd_s: x31, rd: 0x009c3896
dut commit No.              598000, rd_s: x05, rd: 0xffffee2b
dut commit No.              599000, rd_s: x15, rd: 0x00001aa8
dut commit No.              600000, rd_s: x31, rd: 0x09eeeb0a
dut commit No.              601000, rd_s: x15, rd: 0x00000107
dut commit No.              602000, rd_s: x14, rd: 0xfffff601
dut commit No.              603000, rd_s: x00, rd: 0x00000000
dut commit No.              604000, rd_s: x00, rd: 0x00000000
dut commit No.              605000, rd_s: x22, rd: 0x0005ef00
dut commit No.              606000, rd_s: x28, rd: 0xffa110ec
dut commit No.              607000, rd_s: x07, rd: 0x00000ab2
dut commit No.              608000, rd_s: x13, rd: 0xfffffeeb
dut commit No.              609000, rd_s: x20, rd: 0xfffffbe9
dut commit No.              610000, rd_s: x30, rd: 0x000004b1
dut commit No.              611000, rd_s: x22, rd: 0xffffd04f
dut commit No.              612000, rd_s: x13, rd: 0x00e7f609
dut commit No.              613000, rd_s: x23, rd: 0x01285d6c
dut commit No.              614000, rd_s: x30, rd: 0x00000400
dut commit No.              615000, rd_s: x30, rd: 0xfffff91f
dut commit No.              616000, rd_s: x07, rd: 0x00001875
dut commit No.              617000, rd_s: x22, rd: 0x0000020b
dut commit No.              618000, rd_s: x23, rd: 0x00000043
dut commit No.              619000, rd_s: x06, rd: 0x00001345
Monitor: Power Start time is           1078695750
*Verdi* : fsdbDumpon - All FSDB files at 1,078,695,750 ps.
dut commit No.              620000, rd_s: x15, rd: 0xffa4b000
dut commit No.              621000, rd_s: x14, rd: 0xfffff97c
dut commit No.              622000, rd_s: x31, rd: 0x0000006f
dut commit No.              623000, rd_s: x30, rd: 0xffffdf77
dut commit No.              624000, rd_s: x15, rd: 0x000002a1
dut commit No.              625000, rd_s: x30, rd: 0x00000595
dut commit No.              626000, rd_s: x22, rd: 0xffbe9000
dut commit No.              627000, rd_s: x11, rd: 0xfffff777
dut commit No.              628000, rd_s: x15, rd: 0xaaaad05c
dut commit No.              629000, rd_s: x15, rd: 0x00000772
dut commit No.              630000, rd_s: x22, rd: 0xfffffc6c
dut commit No.              631000, rd_s: x15, rd: 0x00107475
dut commit No.              632000, rd_s: x15, rd: 0x00000ade
dut commit No.              633000, rd_s: x30, rd: 0x000003ce
dut commit No.              634000, rd_s: x15, rd: 0xff49fda8
dut commit No.              635000, rd_s: x31, rd: 0x00000051
dut commit No.              636000, rd_s: x10, rd: 0x00000067
dut commit No.              637000, rd_s: x30, rd: 0xfffffeab
dut commit No.              638000, rd_s: x28, rd: 0xfffffcc8
dut commit No.              639000, rd_s: x07, rd: 0xfff3a31e
dut commit No.              640000, rd_s: x07, rd: 0xfffdde5a
dut commit No.              641000, rd_s: x19, rd: 0xfffffe04
dut commit No.              642000, rd_s: x12, rd: 0x000003a0
dut commit No.              643000, rd_s: x28, rd: 0xfffffb93
dut commit No.              644000, rd_s: x12, rd: 0xffffef24
dut commit No.              645000, rd_s: x30, rd: 0x0000042a
dut commit No.              646000, rd_s: x15, rd: 0xffffff15
dut commit No.              647000, rd_s: x31, rd: 0x0000040d
dut commit No.              648000, rd_s: x30, rd: 0x01974c66
dut commit No.              649000, rd_s: x15, rd: 0x00000757
dut commit No.              650000, rd_s: x00, rd: 0x00000000
dut commit No.              651000, rd_s: x10, rd: 0x00001558
dut commit No.              652000, rd_s: x19, rd: 0x000020b3
dut commit No.              653000, rd_s: x14, rd: 0x000004a5
dut commit No.              654000, rd_s: x22, rd: 0xffff976e
dut commit No.              655000, rd_s: x15, rd: 0xaaaad388
dut commit No.              656000, rd_s: x00, rd: 0x00000000
dut commit No.              657000, rd_s: x05, rd: 0x000000b9
dut commit No.              658000, rd_s: x13, rd: 0x0000224b
dut commit No.              659000, rd_s: x18, rd: 0x0000010e
dut commit No.              660000, rd_s: x10, rd: 0xfffff9c0
dut commit No.              661000, rd_s: x22, rd: 0x000001e1
dut commit No.              662000, rd_s: x15, rd: 0x00000219
dut commit No.              663000, rd_s: x22, rd: 0x00534300
dut commit No.              664000, rd_s: x15, rd: 0x00d6c000
dut commit No.              665000, rd_s: x14, rd: 0x00000697
dut commit No.              666000, rd_s: x12, rd: 0x0012e580
dut commit No.              667000, rd_s: x00, rd: 0x00000000
dut commit No.              668000, rd_s: x23, rd: 0xfffffe1a
dut commit No.              669000, rd_s: x00, rd: 0x00000000
dut commit No.              670000, rd_s: x29, rd: 0xfffff6ea
dut commit No.              671000, rd_s: x07, rd: 0x020975da
dut commit No.              672000, rd_s: x15, rd: 0x00002803
dut commit No.              673000, rd_s: x07, rd: 0xff278053
dut commit No.              674000, rd_s: x16, rd: 0xfffffe81
dut commit No.              675000, rd_s: x30, rd: 0x0224c000
dut commit No.              676000, rd_s: x24, rd: 0x000001a0
dut commit No.              677000, rd_s: x00, rd: 0x00000000
dut commit No.              678000, rd_s: x11, rd: 0xffffd92a
dut commit No.              679000, rd_s: x30, rd: 0x0002ee00
dut commit No.              680000, rd_s: x08, rd: 0x000003d5
dut commit No.              681000, rd_s: x13, rd: 0x00a1c8bb
dut commit No.              682000, rd_s: x30, rd: 0xffffff03
dut commit No.              683000, rd_s: x05, rd: 0xfffff586
dut commit No.              684000, rd_s: x09, rd: 0xfffffd8c
dut commit No.              685000, rd_s: x10, rd: 0xfffff118
dut commit No.              686000, rd_s: x17, rd: 0xffffe90e
dut commit No.              687000, rd_s: x14, rd: 0x00000327
dut commit No.              688000, rd_s: x29, rd: 0xfffff0a2
dut commit No.              689000, rd_s: x09, rd: 0x00000b86
dut commit No.              690000, rd_s: x15, rd: 0xff8d9dac
dut commit No.              691000, rd_s: x10, rd: 0x000015e9
dut commit No.              692000, rd_s: x12, rd: 0xffffff9d
dut commit No.              693000, rd_s: x20, rd: 0x00000045
dut commit No.              694000, rd_s: x14, rd: 0x00004073
dut commit No.              695000, rd_s: x14, rd: 0x0000000c
dut commit No.              696000, rd_s: x13, rd: 0xfffff588
dut commit No.              697000, rd_s: x10, rd: 0x00002639
dut commit No.              698000, rd_s: x09, rd: 0x0000069a
dut commit No.              699000, rd_s: x14, rd: 0xffffdcb5
dut commit No.              700000, rd_s: x29, rd: 0x000001fe
dut commit No.              701000, rd_s: x14, rd: 0xfffffeea
dut commit No.              702000, rd_s: x11, rd: 0xfee67a88
dut commit No.              703000, rd_s: x07, rd: 0xfffffa99
dut commit No.              704000, rd_s: x19, rd: 0xfffffcb0
dut commit No.              705000, rd_s: x24, rd: 0xffffe4b7
dut commit No.              706000, rd_s: x12, rd: 0xffffffdc
dut commit No.              707000, rd_s: x15, rd: 0xaaaad388
dut commit No.              708000, rd_s: x30, rd: 0xffffdaed
dut commit No.              709000, rd_s: x30, rd: 0xfffff46c
dut commit No.              710000, rd_s: x15, rd: 0x003a9d40
dut commit No.              711000, rd_s: x00, rd: 0x00000000
dut commit No.              712000, rd_s: x07, rd: 0xff9400d8
dut commit No.              713000, rd_s: x15, rd: 0x00000700
dut commit No.              714000, rd_s: x07, rd: 0xffffe9f8
dut commit No.              715000, rd_s: x17, rd: 0xffdd5b94
dut commit No.              716000, rd_s: x31, rd: 0xfffec9c0
dut commit No.              717000, rd_s: x30, rd: 0xffffef40
dut commit No.              718000, rd_s: x05, rd: 0xfffffaea
dut commit No.              719000, rd_s: x21, rd: 0x000006c7
dut commit No.              720000, rd_s: x07, rd: 0xfffff01c
dut commit No.              721000, rd_s: x13, rd: 0x000020ba
dut commit No.              722000, rd_s: x31, rd: 0xfff9346c
dut commit No.              723000, rd_s: x15, rd: 0x01109000
dut commit No.              724000, rd_s: x26, rd: 0x00000080
dut commit No.              725000, rd_s: x23, rd: 0x00001285
dut commit No.              726000, rd_s: x30, rd: 0x007d4f00
dut commit No.              727000, rd_s: x30, rd: 0xfffffa3b
dut commit No.              728000, rd_s: x15, rd: 0xfffff17c
dut commit No.              729000, rd_s: x28, rd: 0xfffff3ed
dut commit No.              730000, rd_s: x00, rd: 0x00000000
dut commit No.              731000, rd_s: x00, rd: 0x00000000
dut commit No.              732000, rd_s: x14, rd: 0x000078b9
dut commit No.              733000, rd_s: x15, rd: 0x000015b2
dut commit No.              734000, rd_s: x15, rd: 0xffd95400
dut commit No.              735000, rd_s: x07, rd: 0xfffffeb4
dut commit No.              736000, rd_s: x31, rd: 0xfe5117a2
dut commit No.              737000, rd_s: x11, rd: 0x000015e0
dut commit No.              738000, rd_s: x22, rd: 0x000001f9
dut commit No.              739000, rd_s: x07, rd: 0x000003b7
dut commit No.              740000, rd_s: x07, rd: 0x00000433
dut commit No.              741000, rd_s: x11, rd: 0x00000000
dut commit No.              742000, rd_s: x30, rd: 0x000a1d00
dut commit No.              743000, rd_s: x15, rd: 0xffcfae1e
dut commit No.              744000, rd_s: x24, rd: 0xfffffd11
dut commit No.              745000, rd_s: x07, rd: 0xfffff278
dut commit No.              746000, rd_s: x10, rd: 0x0000196d
dut commit No.              747000, rd_s: x12, rd: 0x00000b37
dut commit No.              748000, rd_s: x11, rd: 0x0000088a
dut commit No.              749000, rd_s: x14, rd: 0xffffff99
dut commit No.              750000, rd_s: x15, rd: 0x000003ab
dut commit No.              751000, rd_s: x30, rd: 0xfffff93a
dut commit No.              752000, rd_s: x16, rd: 0x00000df6
dut commit No.              753000, rd_s: x13, rd: 0x000010a7
dut commit No.              754000, rd_s: x15, rd: 0xfffff3aa
dut commit No.              755000, rd_s: x10, rd: 0x00000009
Monitor: Segment Stop time is           1307745750
Monitor: Segment IPC: 0.867246
Monitor: Segment Time:           1307268000
Monitor: Power Stop time is           1307780250
*Verdi* : fsdbDumpoff - All FSDB files at 1,307,780,250 ps.
$finish called from file "/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hvl/common/top_tb.svh", line 30.
$finish at simulation time           1307853750
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1307853750 ps
CPU Time:    278.540 seconds;       Data structure size:   1.2Mb
Sun May 11 16:48:34 2025
0.867246
1307268000
cd ../raytracing/vcs && fsdb2saif -licqueue dump.fsdb -bt 1078695750ps -et 1307780250ps -s top_tb/dut
logDir = /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/raytracing/vcs/fsdb2saifLog
done
dump.fsdb.saif is generated successfully.

                                 fsdb2saif (R)

                 Version W-2024.09 for linux64 - Aug 17, 2024 

                    Copyright (c) 1999 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
mkdir -p ../raytracing/reports outputs
export ECE411_SAIF_FILE=../raytracing/vcs/dump.fsdb.saif ;\
export ECE411_SAIF_TOP=top_tb/dut ;\
export ECE411_POWER_RPT_PATH=../raytracing/reports ;\
dc_shell -f power.tcl |& tee ../raytracing/reports/power.log
Information: License queuing is enabled. (DCSH-18)

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version W-2024.09 for linux64 - Aug 27, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Sun May 11 16:50:34 2025
Hostname:           9a9315923d99
CPU Model:          Intel(R) Xeon(R) Gold 6330 CPU @ 2.00GHz
CPU Details:        Cores = 1 : Sockets = 1 : Cache Size = 43008 KB : Freq = 2.00 GHz
OS:                 Linux 4.18.0-553.32.1.el8_10.x86_64
RAM:                250 GB (Free 198 GB)
Swap:                 3 GB (Free   3 GB)
Work Filesystem:    /srv/tmp mounted to exodus.csl.illinois.edu:/home/zaizhou3/scratch/ece411ag
Tmp Filesystem:     /tmp mounted to tmpfs
Work Disk:          510 GB (Free 509 GB)
Tmp Disk:           125 GB (Free 125 GB)

CPU Load: 1891%, Ram Free: 198 GB, Swap Free: 3 GB, Work Disk Free: 509 GB, Tmp Disk Free: 125 GB
set symbol_library [list generic.sdb]
generic.sdb
set synthetic_library [list dw_foundation.sldb]
dw_foundation.sldb
set target_library [getenv STD_CELL_LIB]
/srv/ece411ag/freepdk-45nm/stdcells.db
set sram_library [getenv SRAM_LIB]
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db
if {$sram_library eq ""} {
   set link_library [list "*" $target_library $synthetic_library]
} else {
   set link_library [list "*" $target_library $synthetic_library $sram_library]
}
* /srv/ece411ag/freepdk-45nm/stdcells.db dw_foundation.sldb {/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db}
get_license DC-Ultra-Features
1
get_license DC-Ultra-Opt
1
read_file -format ddc outputs/synth.ddc
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/software/Synopsys-2024_x86_64/syn/W-2024.09/libraries/syn/dw_foundation.sldb'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db'
Loading db file '/software/Synopsys-2024_x86_64/syn/W-2024.09/libraries/syn/gtech.db'
Loading db file '/software/Synopsys-2024_x86_64/syn/W-2024.09/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'mp_cache_tag_array_TT_1p0V_25C_lib'
  Loading link library 'mp_cache_data_array_TT_1p0V_25C_lib'
  Loading link library 'gshare_data_array_TT_1p0V_25C_lib'
  Loading link library 'gtech'
Reading ddc file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/outputs/synth.ddc'.
Information: Checking out the license 'DesignWare'. (SEC-104)
Loaded 435 designs.
Current design is 'cpu'.
cpu icache dcache instruction_queue_QUEUE_SIZE16 reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2 regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4 arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2 memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4 branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4 SNPS_CLOCK_GATE_HIGH_cache_adapter_1 SNPS_CLOCK_GATE_HIGH_fetch_1 SNPS_CLOCK_GATE_HIGH_fetch_0 SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_1 SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_0 SNPS_CLOCK_GATE_HIGH_cache_adapter_0 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_0 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_1 multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_1 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_2 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_3 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_4 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_5 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_6 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_7 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_8 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_9 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_10 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_11 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_12 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_13 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_14 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_15 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_16 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_17 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_18 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_19 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_20 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_21 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_22 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_23 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_24 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_25 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_26 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_27 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_28 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_29 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_30 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_31 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_32 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_33 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_34 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_0 SNPS_CLOCK_GATE_HIGH_icache_0 SNPS_CLOCK_GATE_HIGH_icache_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_15 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_14 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_13 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_12 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_11 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_10 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_9 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_8 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_7 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_6 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_5 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_4 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_1 SNPS_CLOCK_GATE_HIGH_dcache_0 SNPS_CLOCK_GATE_HIGH_dcache_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_15 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_14 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_13 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_12 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_11 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_10 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_9 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_8 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_7 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_6 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_5 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_4 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_7 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_6 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_5 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_4 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_1 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_0 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_18 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_17 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_16 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_15 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_14 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_13 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_12 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_11 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_10 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_9 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_8 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_7 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_6 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_5 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_4 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_3 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_2 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_1 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_0 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_98 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_97 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_96 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_95 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_94 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_93 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_92 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_91 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_90 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_89 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_88 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_87 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_86 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_85 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_84 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_83 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_82 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_81 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_80 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_79 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_78 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_77 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_76 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_75 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_74 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_73 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_72 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_71 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_70 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_69 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_68 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_67 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_66 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_65 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_64 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_63 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_62 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_61 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_60 
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_59 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_58 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_57 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_56 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_55 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_54 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_53 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_52 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_51 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_50 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_49 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_48 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_47 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_46 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_45 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_44 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_43 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_42 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_41 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_40 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_39 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_38 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_37 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_36 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_35 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_34 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_33 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_32 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_31 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_30 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_29 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_28 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_27 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_26 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_25 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_24 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_23 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_22 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_21 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_20 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_19 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_18 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_17 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_16 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_15 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_14 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_13 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_12 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_11 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_10 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_9 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_8 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_7 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_6 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_5 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_4 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_3 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_2 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_1 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_64 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_63 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_62 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_61 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_60 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_59 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_58 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_57 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_56 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_55 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_54 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_53 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_52 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_51 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_50 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_49 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_48 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_47 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_46 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_45 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_44 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_43 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_42 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_41 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_40 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_39 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_38 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_37 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_36 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_35 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_34 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_32 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_31 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_30 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_29 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_28 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_27 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_26 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_25 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_24 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_23 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_22 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_21 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_20 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_19 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_18 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_17 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_16 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_15 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_14 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_13 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_12 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_11 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_10 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_9 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_8 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_7 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_6 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_5 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_4 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_3 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_2 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_1 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_0 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_47 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_46 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_45 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_44 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_43 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_42 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_41 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_40 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_39 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_38 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_37 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_36 
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_35 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_34 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_33 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_32 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_31 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_30 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_29 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_28 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_27 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_26 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_25 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_24 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_23 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_22 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_21 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_20 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_19 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_18 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_17 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_16 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_15 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_14 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_13 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_12 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_11 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_10 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_9 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_8 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_7 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_6 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_5 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_4 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_3 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_2 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_1 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_0 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_80 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_79 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_78 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_77 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_76 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_75 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_74 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_73 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_72 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_71 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_70 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_69 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_68 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_67 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_66 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_65 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_64 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_63 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_62 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_61 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_60 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_59 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_58 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_57 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_56 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_55 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_54 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_53 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_52 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_51 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_50 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_49 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_48 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_47 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_46 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_45 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_44 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_43 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_42 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_41 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_40 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_39 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_38 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_37 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_36 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_35 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_34 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_33 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_32 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_31 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_30 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_29 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_28 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_27 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_26 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_25 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_24 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_23 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_22 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_21 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_20 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_19 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_18 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_17 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_16 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_15 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_14 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_13 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_12 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_11 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_10 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_9 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_8 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_7 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_6 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_5 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_4 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_3 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_2 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_1 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_0 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_23 
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_22 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_21 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_20 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_19 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_18 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_17 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_16 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_15 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_14 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_13 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_12 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_11 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_10 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_9 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_8 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_7 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_6 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_5 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_4 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_3 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_2 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_1
read_saif -input [getenv ECE411_SAIF_FILE] -instance [getenv ECE411_SAIF_TOP]
Warning: There are 90608 objects not found during annotation. (PWR-452)
1
report_power -analysis_effort high -hierarchy > [getenv ECE411_POWER_RPT_PATH]/power.rpt
report_power -analysis_effort high > [getenv ECE411_POWER_RPT_PATH]/power2.rpt
exit

Memory usage for this session 388 Mbytes.
Memory usage for this session including child processes 388 Mbytes.
CPU usage for this session 31 seconds ( 0.01 hours ).
Elapsed time for this session 32 seconds ( 0.01 hours ).

Thank you...
Information: Updating design information... (UID-85)
Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: There are 5 switching activity information conflicts. (PWR-19)
Information: Propagating switching activity (high effort zero delay simulation). (PWR-6)
Warning: Invalid switching activity annotation on constant net(s) is being ignored. (PWR-421)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort high
Design : cpu
Version: W-2024.09
Date   : Sun May 11 16:50:59 2025
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /srv/ece411ag/freepdk-45nm/stdcells.db)
    mp_cache_tag_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db)
    mp_cache_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db)
    gshare_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
cpu                    5K_hvratio_1_1    NangateOpenCellLibrary
icache                 5K_hvratio_1_1    NangateOpenCellLibrary
dcache                 5K_hvratio_1_1    NangateOpenCellLibrary
instruction_queue_QUEUE_SIZE16
                       5K_hvratio_1_1    NangateOpenCellLibrary
reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2
                       5K_hvratio_1_1    NangateOpenCellLibrary
regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4
                       5K_hvratio_1_1    NangateOpenCellLibrary
arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2
                       5K_hvratio_1_1    NangateOpenCellLibrary
memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_98
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_97
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_96
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_95
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_94
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_93
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_92
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_91
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_90
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_89
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_88
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_87
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_86
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_85
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_84
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_83
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_82
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_81
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
cpu                                    7.81e+03 4.33e+04 4.05e+06 5.52e+04 100.0
  mul_div_station/divider (multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0)
                                         62.754 1.01e+04 4.46e+05 1.06e+04  19.2
  branch_station (branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4)
                                        418.330 1.77e+03 2.31e+05 2.42e+03   4.4
  memory_station (memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4)
                                       1.05e+03 3.78e+03 4.46e+05 5.27e+03   9.6
  arithmetic_station (arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2)
                                        854.056 3.15e+03 6.72e+05 4.68e+03   8.5
  regfile (regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4)
                                        319.449 1.17e+03 2.94e+05 1.79e+03   3.2
  reorder_buffer (reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2)
                                       1.59e+03 5.64e+03 6.28e+05 7.86e+03  14.3
  instruction_queue (instruction_queue_QUEUE_SIZE16)
                                       1.27e+03 3.23e+03 3.41e+05 4.84e+03   8.8
  dcache (dcache)                       519.807 3.57e+03 2.07e+05 4.30e+03   7.8
  icache (icache)                       349.988 4.32e+03 1.41e+05 4.81e+03   8.7
1
 
****************************************
Report : power
        -analysis_effort high
Design : cpu
Version: W-2024.09
Date   : Sun May 11 16:51:01 2025
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /srv/ece411ag/freepdk-45nm/stdcells.db)
    mp_cache_tag_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db)
    mp_cache_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db)
    gshare_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
cpu                    5K_hvratio_1_1    NangateOpenCellLibrary
icache                 5K_hvratio_1_1    NangateOpenCellLibrary
dcache                 5K_hvratio_1_1    NangateOpenCellLibrary
instruction_queue_QUEUE_SIZE16
                       5K_hvratio_1_1    NangateOpenCellLibrary
reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2
                       5K_hvratio_1_1    NangateOpenCellLibrary
regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4
                       5K_hvratio_1_1    NangateOpenCellLibrary
arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2
                       5K_hvratio_1_1    NangateOpenCellLibrary
memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_98
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_97
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_96
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_95
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_94
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_93
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_92
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_91
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_90
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_89
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_88
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_87
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_86
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_85
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_84
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_83
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_82
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_81
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  =  43.3052 mW   (85%)
  Net Switching Power  =   7.8057 mW   (15%)
                         ---------
Total Dynamic Power    =  51.1109 mW  (100%)

Cell Leakage Power     =   4.0458 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory         7.0710e+03           98.2605        4.2990e+04        7.2122e+03  (  13.08%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network  3.4438e+04        6.0055e+03        2.5215e+04        4.0469e+04  (  73.37%)  i
register         583.3867          221.1353        1.1728e+06        1.9772e+03  (   3.58%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.2127e+03        1.4807e+03        2.8049e+06        5.4984e+03  (   9.97%)
--------------------------------------------------------------------------------------------------
Total          4.3305e+04 uW     7.8057e+03 uW     4.0458e+06 nW     5.5157e+04 uW
1
55.1567
 
 ``` 

 </details> 
<details><summary>sudoku ✅</summary> 

 ``` 
 mkdir -p spike
rm -f vcs/dump.fsdb
cd vcs && ./top_tb -l simulation.log -exitstatus -suppress=ASLR_DETECTED_INFO \
	+NO_DUMP_ALL_ECE411 \
	+TIMEOUT_ECE411=2266500 \
	+CLOCK_PERIOD_PS_ECE411=1500 \
	+BRAM_0_ON_X_ECE411=1 \
	+MEMLST_ECE411="/srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/sudoku/memory_32.lst" \
	+ELF_ECE411="/srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/sudoku/sudoku.elf"
Chronologic VCS simulator copyright 1991-2024
Contains Synopsys proprietary information.
Compiler version W-2024.09_Full64; Runtime version W-2024.09_Full64;  May 11 16:45 2025
using elf file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/sudoku/sudoku.elf
*Verdi* Loading libsscore_vcs202409.so
FSDB Dumper for VCS, Release Verdi_W-2024.09, Linux x86_64/64bit, 08/17/2024
(C) 1996 - 2024 by Synopsys, Inc.
*Verdi* : Create FSDB file 'dump.fsdb'
*Verdi* : Begin traversing the scope (top_tb.dut), layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : fsdbDumpoff - All FSDB files at 0 ps.
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/sudoku/memory_32.lst
using memory file /srv/ece411ag/ag/given/mp_ooo/testcode/comp/im/sudoku/memory_32.lst
dut commit No.                   0, rd_s: x00, rd: 0x00000000
Monitor: Segment Start time is              1677750
Monitor: Power Start time is              1677750
*Verdi* : fsdbDumpon - All FSDB files at 1,677,750 ps.
dut commit No.                1000, rd_s: x15, rd: 0xeffffeb0
dut commit No.                2000, rd_s: x00, rd: 0x00000000
dut commit No.                3000, rd_s: x00, rd: 0x00000000
dut commit No.                4000, rd_s: x00, rd: 0x00000000
dut commit No.                5000, rd_s: x00, rd: 0x00000000
dut commit No.                6000, rd_s: x15, rd: 0xeffffedc
dut commit No.                7000, rd_s: x00, rd: 0x00000000
dut commit No.                8000, rd_s: x00, rd: 0x00000000
dut commit No.                9000, rd_s: x00, rd: 0x00000000
dut commit No.               10000, rd_s: x00, rd: 0x00000000
dut commit No.               11000, rd_s: x08, rd: 0x00000007
dut commit No.               12000, rd_s: x18, rd: 0x00000008
dut commit No.               13000, rd_s: x14, rd: 0x00000008
dut commit No.               14000, rd_s: x00, rd: 0x00000000
dut commit No.               15000, rd_s: x14, rd: 0x00000000
dut commit No.               16000, rd_s: x00, rd: 0x00000000
dut commit No.               17000, rd_s: x12, rd: 0x00000001
dut commit No.               18000, rd_s: x14, rd: 0x00000004
dut commit No.               19000, rd_s: x14, rd: 0x00000003
dut commit No.               20000, rd_s: x14, rd: 0x00000000
dut commit No.               21000, rd_s: x15, rd: 0xeffffeb0
dut commit No.               22000, rd_s: x18, rd: 0x00000009
dut commit No.               23000, rd_s: x14, rd: 0x00000009
dut commit No.               24000, rd_s: x13, rd: 0x00000006
dut commit No.               25000, rd_s: x15, rd: 0x00000002
dut commit No.               26000, rd_s: x00, rd: 0x00000000
dut commit No.               27000, rd_s: x00, rd: 0x00000000
dut commit No.               28000, rd_s: x13, rd: 0x00000008
dut commit No.               29000, rd_s: x15, rd: 0xefffff90
dut commit No.               30000, rd_s: x00, rd: 0x00000000
dut commit No.               31000, rd_s: x15, rd: 0xeffffed4
dut commit No.               32000, rd_s: x13, rd: 0x00000003
dut commit No.               33000, rd_s: x00, rd: 0x00000000
dut commit No.               34000, rd_s: x08, rd: 0x00000009
dut commit No.               35000, rd_s: x15, rd: 0x0000000a
dut commit No.               36000, rd_s: x13, rd: 0x00000000
dut commit No.               37000, rd_s: x15, rd: 0xefffff18
dut commit No.               38000, rd_s: x14, rd: 0x00000003
dut commit No.               39000, rd_s: x00, rd: 0x00000000
dut commit No.               40000, rd_s: x00, rd: 0x00000000
dut commit No.               41000, rd_s: x00, rd: 0x00000000
dut commit No.               42000, rd_s: x15, rd: 0x00000018
dut commit No.               43000, rd_s: x13, rd: 0x00000000
dut commit No.               44000, rd_s: x00, rd: 0x00000000
dut commit No.               45000, rd_s: x00, rd: 0x00000000
dut commit No.               46000, rd_s: x13, rd: 0x00000008
dut commit No.               47000, rd_s: x15, rd: 0xeffffecc
dut commit No.               48000, rd_s: x14, rd: 0x00000004
dut commit No.               49000, rd_s: x15, rd: 0xeffffebc
dut commit No.               50000, rd_s: x10, rd: 0x00000000
dut commit No.               51000, rd_s: x14, rd: 0x00000003
dut commit No.               52000, rd_s: x00, rd: 0x00000000
dut commit No.               53000, rd_s: x00, rd: 0x00000000
dut commit No.               54000, rd_s: x15, rd: 0xefffffbc
dut commit No.               55000, rd_s: x15, rd: 0xefffff08
dut commit No.               56000, rd_s: x00, rd: 0x00000000
dut commit No.               57000, rd_s: x00, rd: 0x00000000
dut commit No.               58000, rd_s: x00, rd: 0x00000000
dut commit No.               59000, rd_s: x15, rd: 0xeffffeb4
dut commit No.               60000, rd_s: x18, rd: 0x00000000
dut commit No.               61000, rd_s: x00, rd: 0x00000000
dut commit No.               62000, rd_s: x14, rd: 0x00000000
dut commit No.               63000, rd_s: x15, rd: 0x00000002
dut commit No.               64000, rd_s: x24, rd: 0x00000024
dut commit No.               65000, rd_s: x00, rd: 0x00000000
dut commit No.               66000, rd_s: x13, rd: 0x00000009
dut commit No.               67000, rd_s: x00, rd: 0x00000000
dut commit No.               68000, rd_s: x15, rd: 0xefffff30
dut commit No.               69000, rd_s: x18, rd: 0x00000002
dut commit No.               70000, rd_s: x14, rd: 0x00000009
dut commit No.               71000, rd_s: x15, rd: 0xefffff30
dut commit No.               72000, rd_s: x00, rd: 0x00000000
dut commit No.               73000, rd_s: x15, rd: 0xefffff24
dut commit No.               74000, rd_s: x13, rd: 0xeffffed0
dut commit No.               75000, rd_s: x00, rd: 0x00000000
dut commit No.               76000, rd_s: x18, rd: 0x00000007
dut commit No.               77000, rd_s: x21, rd: 0x00000003
dut commit No.               78000, rd_s: x14, rd: 0x00000008
dut commit No.               79000, rd_s: x12, rd: 0x00000001
dut commit No.               80000, rd_s: x00, rd: 0x00000000
dut commit No.               81000, rd_s: x00, rd: 0x00000000
dut commit No.               82000, rd_s: x00, rd: 0x00000000
dut commit No.               83000, rd_s: x00, rd: 0x00000000
dut commit No.               84000, rd_s: x15, rd: 0xeffffef4
dut commit No.               85000, rd_s: x21, rd: 0x00000004
dut commit No.               86000, rd_s: x00, rd: 0x00000000
dut commit No.               87000, rd_s: x00, rd: 0x00000000
dut commit No.               88000, rd_s: x00, rd: 0x00000000
dut commit No.               89000, rd_s: x00, rd: 0x00000000
dut commit No.               90000, rd_s: x14, rd: 0x00000008
dut commit No.               91000, rd_s: x18, rd: 0x00000001
dut commit No.               92000, rd_s: x00, rd: 0x00000000
dut commit No.               93000, rd_s: x00, rd: 0x00000000
dut commit No.               94000, rd_s: x15, rd: 0xefffff9c
dut commit No.               95000, rd_s: x00, rd: 0x00000000
dut commit No.               96000, rd_s: x13, rd: 0x00000000
dut commit No.               97000, rd_s: x00, rd: 0x00000000
dut commit No.               98000, rd_s: x00, rd: 0x00000000
dut commit No.               99000, rd_s: x15, rd: 0xeffffee4
dut commit No.              100000, rd_s: x00, rd: 0x00000000
dut commit No.              101000, rd_s: x00, rd: 0x00000000
dut commit No.              102000, rd_s: x08, rd: 0x00000009
dut commit No.              103000, rd_s: x12, rd: 0x00000001
dut commit No.              104000, rd_s: x12, rd: 0x00000001
dut commit No.              105000, rd_s: x00, rd: 0x00000000
dut commit No.              106000, rd_s: x18, rd: 0x00000002
dut commit No.              107000, rd_s: x00, rd: 0x00000000
dut commit No.              108000, rd_s: x00, rd: 0x00000000
dut commit No.              109000, rd_s: x15, rd: 0xeffffed8
dut commit No.              110000, rd_s: x08, rd: 0x00000002
dut commit No.              111000, rd_s: x00, rd: 0x00000000
dut commit No.              112000, rd_s: x00, rd: 0x00000000
dut commit No.              113000, rd_s: x00, rd: 0x00000000
Monitor: Power Stop time is            320159250
*Verdi* : fsdbDumpoff - All FSDB files at 320,159,250 ps.
Monitor: Segment Stop time is            320159250
Monitor: Segment IPC: 0.532416
Monitor: Segment Time:            318481500
$finish called from file "/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sim/../hvl/common/top_tb.svh", line 30.
$finish at simulation time            320243250
           V C S   S i m u l a t i o n   R e p o r t 
Time: 320243250 ps
CPU Time:     77.450 seconds;       Data structure size:   1.2Mb
Sun May 11 16:46:04 2025
0.532416
318481500
cd ../sudoku/vcs && fsdb2saif -licqueue dump.fsdb -bt 1677750ps -et 320159250ps -s top_tb/dut
logDir = /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sudoku/vcs/fsdb2saifLog
done
dump.fsdb.saif is generated successfully.

                                 fsdb2saif (R)

                 Version W-2024.09 for linux64 - Aug 17, 2024 

                    Copyright (c) 1999 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
mkdir -p ../sudoku/reports outputs
export ECE411_SAIF_FILE=../sudoku/vcs/dump.fsdb.saif ;\
export ECE411_SAIF_TOP=top_tb/dut ;\
export ECE411_POWER_RPT_PATH=../sudoku/reports ;\
dc_shell -f power.tcl |& tee ../sudoku/reports/power.log
Information: License queuing is enabled. (DCSH-18)

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version W-2024.09 for linux64 - Aug 27, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Sun May 11 16:46:36 2025
Hostname:           9a9315923d99
CPU Model:          Intel(R) Xeon(R) Gold 6330 CPU @ 2.00GHz
CPU Details:        Cores = 1 : Sockets = 1 : Cache Size = 43008 KB : Freq = 2.00 GHz
OS:                 Linux 4.18.0-553.32.1.el8_10.x86_64
RAM:                250 GB (Free 201 GB)
Swap:                 3 GB (Free   3 GB)
Work Filesystem:    /srv/tmp mounted to exodus.csl.illinois.edu:/home/zaizhou3/scratch/ece411ag
Tmp Filesystem:     /tmp mounted to tmpfs
Work Disk:          510 GB (Free 509 GB)
Tmp Disk:           125 GB (Free 125 GB)

CPU Load: 1371%, Ram Free: 201 GB, Swap Free: 3 GB, Work Disk Free: 509 GB, Tmp Disk Free: 125 GB
set symbol_library [list generic.sdb]
generic.sdb
set synthetic_library [list dw_foundation.sldb]
dw_foundation.sldb
set target_library [getenv STD_CELL_LIB]
/srv/ece411ag/freepdk-45nm/stdcells.db
set sram_library [getenv SRAM_LIB]
/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db
if {$sram_library eq ""} {
   set link_library [list "*" $target_library $synthetic_library]
} else {
   set link_library [list "*" $target_library $synthetic_library $sram_library]
}
* /srv/ece411ag/freepdk-45nm/stdcells.db dw_foundation.sldb {/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/../sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db}
get_license DC-Ultra-Features
1
get_license DC-Ultra-Opt
1
read_file -format ddc outputs/synth.ddc
Loading db file '/srv/ece411ag/freepdk-45nm/stdcells.db'
Loading db file '/software/Synopsys-2024_x86_64/syn/W-2024.09/libraries/syn/dw_foundation.sldb'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db'
Loading db file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db'
Loading db file '/software/Synopsys-2024_x86_64/syn/W-2024.09/libraries/syn/gtech.db'
Loading db file '/software/Synopsys-2024_x86_64/syn/W-2024.09/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'mp_cache_tag_array_TT_1p0V_25C_lib'
  Loading link library 'mp_cache_data_array_TT_1p0V_25C_lib'
  Loading link library 'gshare_data_array_TT_1p0V_25C_lib'
  Loading link library 'gtech'
Reading ddc file '/srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/synth/outputs/synth.ddc'.
Information: Checking out the license 'DesignWare'. (SEC-104)
Loaded 435 designs.
Current design is 'cpu'.
cpu icache dcache instruction_queue_QUEUE_SIZE16 reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2 regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4 arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2 memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4 branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4 SNPS_CLOCK_GATE_HIGH_cache_adapter_1 SNPS_CLOCK_GATE_HIGH_fetch_1 SNPS_CLOCK_GATE_HIGH_fetch_0 SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_1 SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_0 SNPS_CLOCK_GATE_HIGH_cache_adapter_0 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_0 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_1 multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_1 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_2 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_3 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_4 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_5 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_6 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_7 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_8 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_9 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_10 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_11 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_12 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_13 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_14 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_15 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_16 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_17 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_18 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_19 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_20 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_21 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_22 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_23 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_24 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_25 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_26 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_27 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_28 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_29 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_30 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_31 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_32 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_33 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_34 SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_0 SNPS_CLOCK_GATE_HIGH_icache_0 SNPS_CLOCK_GATE_HIGH_icache_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_15 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_14 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_13 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_12 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_11 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_10 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_9 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_8 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_7 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_6 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_5 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_4 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_1 SNPS_CLOCK_GATE_HIGH_dcache_0 SNPS_CLOCK_GATE_HIGH_dcache_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_15 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_14 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_13 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_12 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_11 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_10 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_9 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_8 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_7 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_6 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_5 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_4 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_1 SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_0 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_7 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_6 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_5 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_4 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_3 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_2 SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_1 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_0 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_18 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_17 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_16 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_15 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_14 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_13 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_12 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_11 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_10 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_9 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_8 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_7 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_6 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_5 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_4 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_3 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_2 SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_1 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_0 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_98 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_97 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_96 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_95 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_94 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_93 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_92 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_91 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_90 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_89 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_88 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_87 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_86 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_85 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_84 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_83 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_82 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_81 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_80 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_79 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_78 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_77 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_76 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_75 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_74 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_73 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_72 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_71 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_70 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_69 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_68 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_67 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_66 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_65 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_64 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_63 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_62 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_61 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_60 
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_59 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_58 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_57 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_56 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_55 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_54 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_53 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_52 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_51 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_50 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_49 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_48 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_47 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_46 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_45 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_44 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_43 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_42 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_41 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_40 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_39 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_38 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_37 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_36 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_35 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_34 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_33 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_32 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_31 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_30 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_29 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_28 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_27 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_26 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_25 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_24 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_23 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_22 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_21 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_20 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_19 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_18 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_17 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_16 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_15 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_14 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_13 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_12 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_11 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_10 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_9 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_8 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_7 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_6 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_5 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_4 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_3 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_2 SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_1 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_64 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_63 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_62 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_61 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_60 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_59 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_58 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_57 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_56 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_55 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_54 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_53 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_52 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_51 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_50 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_49 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_48 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_47 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_46 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_45 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_44 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_43 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_42 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_41 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_40 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_39 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_38 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_37 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_36 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_35 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_34 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_32 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_31 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_30 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_29 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_28 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_27 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_26 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_25 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_24 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_23 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_22 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_21 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_20 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_19 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_18 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_17 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_16 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_15 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_14 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_13 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_12 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_11 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_10 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_9 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_8 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_7 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_6 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_5 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_4 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_3 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_2 SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_1 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_0 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_47 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_46 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_45 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_44 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_43 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_42 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_41 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_40 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_39 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_38 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_37 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_36 
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_35 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_34 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_33 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_32 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_31 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_30 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_29 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_28 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_27 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_26 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_25 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_24 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_23 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_22 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_21 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_20 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_19 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_18 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_17 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_16 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_15 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_14 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_13 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_12 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_11 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_10 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_9 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_8 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_7 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_6 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_5 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_4 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_3 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_2 SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_1 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_0 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_80 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_79 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_78 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_77 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_76 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_75 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_74 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_73 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_72 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_71 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_70 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_69 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_68 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_67 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_66 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_65 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_64 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_63 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_62 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_61 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_60 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_59 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_58 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_57 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_56 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_55 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_54 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_53 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_52 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_51 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_50 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_49 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_48 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_47 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_46 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_45 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_44 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_43 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_42 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_41 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_40 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_39 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_38 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_37 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_36 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_35 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_34 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_33 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_32 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_31 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_30 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_29 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_28 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_27 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_26 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_25 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_24 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_23 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_22 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_21 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_20 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_19 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_18 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_17 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_16 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_15 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_14 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_13 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_12 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_11 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_10 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_9 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_8 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_7 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_6 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_5 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_4 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_3 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_2 SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_1 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_0 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_23 
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_22 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_21 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_20 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_19 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_18 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_17 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_16 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_15 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_14 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_13 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_12 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_11 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_10 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_9 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_8 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_7 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_6 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_5 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_4 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_3 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_2 SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_1
read_saif -input [getenv ECE411_SAIF_FILE] -instance [getenv ECE411_SAIF_TOP]
Warning: There are 90608 objects not found during annotation. (PWR-452)
1
report_power -analysis_effort high -hierarchy > [getenv ECE411_POWER_RPT_PATH]/power.rpt
report_power -analysis_effort high > [getenv ECE411_POWER_RPT_PATH]/power2.rpt
exit

Memory usage for this session 388 Mbytes.
Memory usage for this session including child processes 388 Mbytes.
CPU usage for this session 33 seconds ( 0.01 hours ).
Elapsed time for this session 34 seconds ( 0.01 hours ).

Thank you...
Information: Updating design information... (UID-85)
Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: There are 5 switching activity information conflicts. (PWR-19)
Information: Propagating switching activity (high effort zero delay simulation). (PWR-6)
Warning: Invalid switching activity annotation on constant net(s) is being ignored. (PWR-421)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort high
Design : cpu
Version: W-2024.09
Date   : Sun May 11 16:47:04 2025
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /srv/ece411ag/freepdk-45nm/stdcells.db)
    mp_cache_tag_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db)
    mp_cache_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db)
    gshare_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
cpu                    5K_hvratio_1_1    NangateOpenCellLibrary
icache                 5K_hvratio_1_1    NangateOpenCellLibrary
dcache                 5K_hvratio_1_1    NangateOpenCellLibrary
instruction_queue_QUEUE_SIZE16
                       5K_hvratio_1_1    NangateOpenCellLibrary
reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2
                       5K_hvratio_1_1    NangateOpenCellLibrary
regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4
                       5K_hvratio_1_1    NangateOpenCellLibrary
arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2
                       5K_hvratio_1_1    NangateOpenCellLibrary
memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_98
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_97
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_96
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_95
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_94
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_93
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_92
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_91
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_90
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_89
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_88
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_87
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_86
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_85
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_84
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_83
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_82
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_81
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
cpu                                    8.24e+03 4.40e+04 4.05e+06 5.63e+04 100.0
  mul_div_station/divider (multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0)
                                         47.539 1.01e+04 4.46e+05 1.06e+04  18.8
  branch_station (branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4)
                                        462.671 1.77e+03 2.31e+05 2.46e+03   4.4
  memory_station (memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4)
                                       1.15e+03 3.85e+03 4.45e+05 5.44e+03   9.7
  arithmetic_station (arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2)
                                        948.824 3.18e+03 6.72e+05 4.81e+03   8.5
  regfile (regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4)
                                        318.221 1.15e+03 2.94e+05 1.77e+03   3.1
  reorder_buffer (reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2)
                                       1.63e+03 5.62e+03 6.29e+05 7.88e+03  14.0
  instruction_queue (instruction_queue_QUEUE_SIZE16)
                                       1.25e+03 3.18e+03 3.43e+05 4.77e+03   8.5
  dcache (dcache)                       577.615 4.41e+03 2.07e+05 5.20e+03   9.2
  icache (icache)                       378.588 4.23e+03 1.41e+05 4.74e+03   8.4
1
 
****************************************
Report : power
        -analysis_effort high
Design : cpu
Version: W-2024.09
Date   : Sun May 11 16:47:05 2025
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /srv/ece411ag/freepdk-45nm/stdcells.db)
    mp_cache_tag_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_tag_array/mp_cache_tag_array_TT_1p0V_25C_lib.db)
    mp_cache_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/mp_cache_data_array/mp_cache_data_array_TT_1p0V_25C_lib.db)
    gshare_data_array_TT_1p0V_25C_lib (File: /srv/tmp/c23238da-70cb-490c-9c1c-6ceb064eda21/dut/sram/output/gshare_data_array/gshare_data_array_TT_1p0V_25C_lib.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
cpu                    5K_hvratio_1_1    NangateOpenCellLibrary
icache                 5K_hvratio_1_1    NangateOpenCellLibrary
dcache                 5K_hvratio_1_1    NangateOpenCellLibrary
instruction_queue_QUEUE_SIZE16
                       5K_hvratio_1_1    NangateOpenCellLibrary
reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2
                       5K_hvratio_1_1    NangateOpenCellLibrary
regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4
                       5K_hvratio_1_1    NangateOpenCellLibrary
arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2
                       5K_hvratio_1_1    NangateOpenCellLibrary
memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_fetch_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_gshare_predictor_GHR_WIDTH9_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_cache_adapter_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_mult_seq_J2_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_DW_div_pipe_J2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_multiply_divide_station_INDEX_WIDTH3_WRITE_PORTS_IN4_STAGE_COUNT10_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_icache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_1_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_8_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_dcache_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_WIDTH3_0_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_sp_ff_array_0_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_instruction_queue_QUEUE_SIZE16_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_98
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_97
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_96
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_95
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_94
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_93
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_92
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_91
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_90
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_89
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_88
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_87
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_86
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_85
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_84
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_83
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_82
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_81
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_reorder_INDEX_WIDTH5_WRITE_PORTS4_DISPATCH_WIDTH2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_regfile_INDEX_WIDTH5_COMMIT_PORTS2_WRITE_PORTS4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_arithmetic_station_INDEX_WIDTH4_WRITE_PORTS_IN4_FUNC_UNITS2_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_80
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_79
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_78
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_77
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_76
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_75
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_74
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_73
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_72
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_71
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_70
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_69
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_68
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_67
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_66
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_65
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_64
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_63
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_62
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_61
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_60
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_59
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_58
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_57
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_56
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_55
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_54
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_53
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_52
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_51
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_50
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_49
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_48
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_47
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_46
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_45
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_44
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_43
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_42
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_41
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_40
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_39
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_38
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_37
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_36
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_35
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_34
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_33
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_32
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_31
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_30
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_29
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_28
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_27
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_26
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_25
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_24
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_memory_station_INDEX_WIDTH3_ROB_INDEX_WIDTH5_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_0
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_23
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_22
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_21
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_20
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_19
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_18
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_17
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_16
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_15
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_14
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_13
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_12
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_11
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_10
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_9
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_8
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_7
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_6
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_5
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_4
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_3
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_2
                       5K_hvratio_1_1    NangateOpenCellLibrary
SNPS_CLOCK_GATE_HIGH_branch_station_INDEX_WIDTH3_WRITE_PORTS_IN4_1
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  =  44.0103 mW   (84%)
  Net Switching Power  =   8.2385 mW   (16%)
                         ---------
Total Dynamic Power    =  52.2489 mW  (100%)

Cell Leakage Power     =   4.0463 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory         7.7705e+03           99.2468        4.2990e+04        7.9127e+03  (  14.06%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network  3.4021e+04        5.8697e+03        2.5213e+04        3.9916e+04  (  70.90%)  i
register         804.8652          367.6879        1.1730e+06        2.3455e+03  (   4.17%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.4145e+03        1.9017e+03        2.8051e+06        6.1214e+03  (  10.87%)
--------------------------------------------------------------------------------------------------
Total          4.4010e+04 uW     8.2384e+03 uW     4.0463e+06 nW     5.6295e+04 uW
1
56.2952
 
 ``` 

 </details> 
