Analysis & Synthesis report for AccessControlSystem
Sun Jun 25 21:55:21 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |AccessControlSystemWrapper|AccessControlSystem:U0|SDC:U2|DoorController:U1|CurrentState
 10. State Machine - |AccessControlSystemWrapper|AccessControlSystem:U0|SDC:U2|SerialReceiver:UO|SerialControl:U2|CurrentState
 11. State Machine - |AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1|LCDdispatcher:U1|Dispatcher:U1|CurrentState
 12. State Machine - |AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO|SerialControl:U2|CurrentState
 13. State Machine - |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|OutputBuffer:U2|BufferControl:U1|CurrentState
 14. State Machine - |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|RingBufferControl:U0|CurrentState
 15. State Machine - |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|KeyControl:U2|CurrentState
 16. Registers Protected by Synthesis
 17. User-Specified and Inferred Latches
 18. Registers Removed During Synthesis
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Parameter Settings for User Entity Instance: AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|CLKDIV:U0
 23. Parameter Settings for User Entity Instance: AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2
 24. Parameter Settings for User Entity Instance: AccessControlSystem:U0|UsbPort:U3|sld_virtual_jtag:b2v_inst
 25. Parameter Settings for User Entity Instance: door_mecanism:U1|CLKDIV:UCLK
 26. Parameter Settings for User Entity Instance: door_mecanism:U1|counter_pl:U6
 27. Parameter Settings for User Entity Instance: door_mecanism:U1|counter_pl:U6|adder_rc:U1
 28. Parameter Settings for User Entity Instance: door_mecanism:U1|counter_pl:U6|register_D_E_R_value:U2
 29. Parameter Settings for User Entity Instance: door_mecanism:U1|ShiftRegister_lr:U7
 30. Parameter Settings for User Entity Instance: door_mecanism:U1|ShiftRegister_lr:U7|register_D_E_R_value:U1
 31. Port Connectivity Checks: "door_mecanism:U1|door_emulation_seg:U5"
 32. Port Connectivity Checks: "door_mecanism:U1|door_emulation_seg:U4"
 33. Port Connectivity Checks: "door_mecanism:U1|door_emulation_seg:U3"
 34. Port Connectivity Checks: "door_mecanism:U1|door_emulation_seg:U2"
 35. Port Connectivity Checks: "door_mecanism:U1|door_emulation_seg:U1"
 36. Port Connectivity Checks: "door_mecanism:U1|door_emulation_seg:U0"
 37. Port Connectivity Checks: "door_mecanism:U1|ShiftRegister_lr:U7"
 38. Port Connectivity Checks: "door_mecanism:U1|counter_pl:U6|register_D_E_R_value:U2"
 39. Port Connectivity Checks: "door_mecanism:U1|counter_pl:U6|adder_rc:U1"
 40. Port Connectivity Checks: "door_mecanism:U1|counter_pl:U6"
 41. Port Connectivity Checks: "AccessControlSystem:U0|UsbPort:U3"
 42. Port Connectivity Checks: "AccessControlSystem:U0|SLCDC:U1|LCDdispatcher:U1|Counter4Bit:U0|MUX_2x1:U2"
 43. Port Connectivity Checks: "AccessControlSystem:U0|SLCDC:U1|LCDdispatcher:U1|Counter4Bit:U0|Reg4Bit:U1"
 44. Port Connectivity Checks: "AccessControlSystem:U0|SLCDC:U1|LCDdispatcher:U1|Counter4Bit:U0|Adder4Bit:U0"
 45. Port Connectivity Checks: "AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO|Counter3Bit:U1"
 46. Port Connectivity Checks: "AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO|Shift_Register:U0|FFD:U4"
 47. Port Connectivity Checks: "AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO|Shift_Register:U0|FFD:U3"
 48. Port Connectivity Checks: "AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO|Shift_Register:U0|FFD:U2"
 49. Port Connectivity Checks: "AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO|Shift_Register:U0|FFD:U1"
 50. Port Connectivity Checks: "AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO|Shift_Register:U0|FFD:U0"
 51. Port Connectivity Checks: "AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO"
 52. Port Connectivity Checks: "AccessControlSystem:U0|KeyBoardReader:U0|OutputBuffer:U2|OutputRegister:U0|Reg4Bit:U0"
 53. Port Connectivity Checks: "AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|MAC:U1|FFD:FFD1"
 54. Port Connectivity Checks: "AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|MAC:U1|Subtractor3Bit:Subtractor"
 55. Port Connectivity Checks: "AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|MAC:U1|Counter3Bit:idxPut|Reg3Bit:U1"
 56. Port Connectivity Checks: "AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|MAC:U1|Counter3Bit:idxPut|Adder3Bit:U0"
 57. Port Connectivity Checks: "AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|KeyScan:U1|REGIST:U3"
 58. Port Connectivity Checks: "AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|KeyScan:U1|Counter:U0|REGIST:U1"
 59. Port Connectivity Checks: "AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|KeyScan:U1|Counter:U0|Adder:U0"
 60. Virtual JTAG Settings
 61. Post-Synthesis Netlist Statistics for Top Partition
 62. Elapsed Time Per Partition
 63. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jun 25 21:55:21 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; AccessControlSystem                         ;
; Top-level Entity Name              ; AccessControlSystemWrapper                  ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 440                                         ;
;     Total combinational functions  ; 406                                         ;
;     Dedicated logic registers      ; 214                                         ;
; Total registers                    ; 214                                         ;
; Total pins                         ; 71                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                       ;
+------------------------------------------------------------------+----------------------------+---------------------+
; Option                                                           ; Setting                    ; Default Value       ;
+------------------------------------------------------------------+----------------------------+---------------------+
; Device                                                           ; 10M50DAF484C6GES           ;                     ;
; Top-level entity name                                            ; AccessControlSystemWrapper ; AccessControlSystem ;
; Family name                                                      ; MAX 10                     ; Cyclone V           ;
; State Machine Processing                                         ; Gray                       ; Auto                ;
; Safe State Machine                                               ; On                         ; Off                 ;
; Use smart compilation                                            ; Off                        ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                         ; On                  ;
; Enable compact report table                                      ; Off                        ; Off                 ;
; Restructure Multiplexers                                         ; Auto                       ; Auto                ;
; Create Debugging Nodes for IP Cores                              ; Off                        ; Off                 ;
; Preserve fewer node names                                        ; On                         ; On                  ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                     ; Enable              ;
; Verilog Version                                                  ; Verilog_2001               ; Verilog_2001        ;
; VHDL Version                                                     ; VHDL_1993                  ; VHDL_1993           ;
; Extract Verilog State Machines                                   ; On                         ; On                  ;
; Extract VHDL State Machines                                      ; On                         ; On                  ;
; Ignore Verilog initial constructs                                ; Off                        ; Off                 ;
; Iteration limit for constant Verilog loops                       ; 5000                       ; 5000                ;
; Iteration limit for non-constant Verilog loops                   ; 250                        ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                         ; On                  ;
; Infer RAMs from Raw Logic                                        ; On                         ; On                  ;
; Parallel Synthesis                                               ; On                         ; On                  ;
; DSP Block Balancing                                              ; Auto                       ; Auto                ;
; NOT Gate Push-Back                                               ; On                         ; On                  ;
; Power-Up Don't Care                                              ; On                         ; On                  ;
; Remove Redundant Logic Cells                                     ; Off                        ; Off                 ;
; Remove Duplicate Registers                                       ; On                         ; On                  ;
; Ignore CARRY Buffers                                             ; Off                        ; Off                 ;
; Ignore CASCADE Buffers                                           ; Off                        ; Off                 ;
; Ignore GLOBAL Buffers                                            ; Off                        ; Off                 ;
; Ignore ROW GLOBAL Buffers                                        ; Off                        ; Off                 ;
; Ignore LCELL Buffers                                             ; Off                        ; Off                 ;
; Ignore SOFT Buffers                                              ; On                         ; On                  ;
; Limit AHDL Integers to 32 Bits                                   ; Off                        ; Off                 ;
; Optimization Technique                                           ; Balanced                   ; Balanced            ;
; Carry Chain Length                                               ; 70                         ; 70                  ;
; Auto Carry Chains                                                ; On                         ; On                  ;
; Auto Open-Drain Pins                                             ; On                         ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                        ; Off                 ;
; Auto ROM Replacement                                             ; On                         ; On                  ;
; Auto RAM Replacement                                             ; On                         ; On                  ;
; Auto DSP Block Replacement                                       ; On                         ; On                  ;
; Auto Shift Register Replacement                                  ; Auto                       ; Auto                ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                       ; Auto                ;
; Auto Clock Enable Replacement                                    ; On                         ; On                  ;
; Strict RAM Replacement                                           ; Off                        ; Off                 ;
; Allow Synchronous Control Signals                                ; On                         ; On                  ;
; Force Use of Synchronous Clear Signals                           ; Off                        ; Off                 ;
; Auto RAM Block Balancing                                         ; On                         ; On                  ;
; Auto RAM to Logic Cell Conversion                                ; Off                        ; Off                 ;
; Auto Resource Sharing                                            ; Off                        ; Off                 ;
; Allow Any RAM Size For Recognition                               ; Off                        ; Off                 ;
; Allow Any ROM Size For Recognition                               ; Off                        ; Off                 ;
; Allow Any Shift Register Size For Recognition                    ; Off                        ; Off                 ;
; Use LogicLock Constraints during Resource Balancing              ; On                         ; On                  ;
; Ignore translate_off and synthesis_off directives                ; Off                        ; Off                 ;
; Timing-Driven Synthesis                                          ; On                         ; On                  ;
; Report Parameter Settings                                        ; On                         ; On                  ;
; Report Source Assignments                                        ; On                         ; On                  ;
; Report Connectivity Checks                                       ; On                         ; On                  ;
; Ignore Maximum Fan-Out Assignments                               ; Off                        ; Off                 ;
; Synchronization Register Chain Length                            ; 2                          ; 2                   ;
; Power Optimization During Synthesis                              ; Normal compilation         ; Normal compilation  ;
; HDL message level                                                ; Level2                     ; Level2              ;
; Suppress Register Optimization Related Messages                  ; Off                        ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                       ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                       ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                        ; 100                 ;
; Clock MUX Protection                                             ; On                         ; On                  ;
; Auto Gated Clock Conversion                                      ; Off                        ; Off                 ;
; Block Design Naming                                              ; Auto                       ; Auto                ;
; SDC constraint protection                                        ; Off                        ; Off                 ;
; Synthesis Effort                                                 ; Auto                       ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                         ; On                  ;
; Pre-Mapping Resynthesis Optimization                             ; Off                        ; Off                 ;
; Analysis & Synthesis Message Level                               ; Medium                     ; Medium              ;
; Disable Register Merging Across Hierarchies                      ; Auto                       ; Auto                ;
; Resource Aware Inference For Block RAM                           ; On                         ; On                  ;
+------------------------------------------------------------------+----------------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; Adder.vhd                                                          ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Adder.vhd                                                          ;             ;
; HA.vhd                                                             ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/HA.vhd                                                             ;             ;
; KeyScan.vhd                                                        ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/KeyScan.vhd                                                        ;             ;
; MUX.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/MUX.vhd                                                            ;             ;
; FFD.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/FFD.vhd                                                            ;             ;
; FA.vhd                                                             ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/FA.vhd                                                             ;             ;
; KeyControl.vhd                                                     ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/KeyControl.vhd                                                     ;             ;
; CLKDIV.vhd                                                         ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/CLKDIV.vhd                                                         ;             ;
; Counter.vhd                                                        ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Counter.vhd                                                        ;             ;
; Decoder.vhd                                                        ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Decoder.vhd                                                        ;             ;
; REGIST.vhd                                                         ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/REGIST.vhd                                                         ;             ;
; KeyDecode.vhd                                                      ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/KeyDecode.vhd                                                      ;             ;
; UsbPort.vhd                                                        ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/UsbPort.vhd                                                        ;             ;
; KeyBoardReader.vhd                                                 ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/KeyBoardReader.vhd                                                 ;             ;
; AccessControlSystem.vhd                                            ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/AccessControlSystem.vhd                                            ;             ;
; PENC.vhd                                                           ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/PENC.vhd                                                           ;             ;
; shift_register.vhd                                                 ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/shift_register.vhd                                                 ;             ;
; SerialControl.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/SerialControl.vhd                                                  ;             ;
; Counter3bits.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Counter3bits.vhd                                                   ;             ;
; SerialReceiver.vhd                                                 ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/SerialReceiver.vhd                                                 ;             ;
; Reg3Bit.vhd                                                        ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Reg3Bit.vhd                                                        ;             ;
; Adder3Bit.vhd                                                      ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Adder3Bit.vhd                                                      ;             ;
; Dispatcher.vhd                                                     ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Dispatcher.vhd                                                     ;             ;
; LCDdispatcher.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/LCDdispatcher.vhd                                                  ;             ;
; SLCDC.vhd                                                          ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/SLCDC.vhd                                                          ;             ;
; DoorController.vhd                                                 ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/DoorController.vhd                                                 ;             ;
; SDC.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/SDC.vhd                                                            ;             ;
; adder_rc.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/adder_rc.vhd                                                       ;             ;
; counter_pl.vhd                                                     ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/counter_pl.vhd                                                     ;             ;
; door_emulation_seg.vhd                                             ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/door_emulation_seg.vhd                                             ;             ;
; door_mecanism.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/door_mecanism.vhd                                                  ;             ;
; full_adder.vhd                                                     ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/full_adder.vhd                                                     ;             ;
; register_D_E_R_value.vhd                                           ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/register_D_E_R_value.vhd                                           ;             ;
; ShiftRegister_lr.vhd                                               ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/ShiftRegister_lr.vhd                                               ;             ;
; RingBufferControl.vhd                                              ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/RingBufferControl.vhd                                              ;             ;
; Adder4Bit.vhd                                                      ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Adder4Bit.vhd                                                      ;             ;
; Counter4Bit.vhd                                                    ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Counter4Bit.vhd                                                    ;             ;
; BufferControl.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/BufferControl.vhd                                                  ;             ;
; RAM.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/RAM.vhd                                                            ;             ;
; RingBuffer.vhd                                                     ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/RingBuffer.vhd                                                     ;             ;
; MAC.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/MAC.vhd                                                            ;             ;
; MUX_2x1.vhd                                                        ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/MUX_2x1.vhd                                                        ;             ;
; OutputBuffer.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/OutputBuffer.vhd                                                   ;             ;
; OutputRegister.vhd                                                 ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/OutputRegister.vhd                                                 ;             ;
; AccessControlSystemWrapper.vhd                                     ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/AccessControlSystemWrapper.vhd                                     ;             ;
; Subtractor3Bit.vhd                                                 ; yes             ; User VHDL File                               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Subtractor3Bit.vhd                                                 ;             ;
; sld_virtual_jtag.v                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v                                                                                               ;             ;
; sld_virtual_jtag_basic.v                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                         ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                      ; altera_sld  ;
; db/ip/sld88bceea9/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/db/ip/sld88bceea9/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                 ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                   ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 440                      ;
;                                             ;                          ;
; Total combinational functions               ; 406                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 157                      ;
;     -- 3 input functions                    ; 97                       ;
;     -- <=2 input functions                  ; 152                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 337                      ;
;     -- arithmetic mode                      ; 69                       ;
;                                             ;                          ;
; Total registers                             ; 214                      ;
;     -- Dedicated logic registers            ; 214                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 71                       ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 107                      ;
; Total fan-out                               ; 1959                     ;
; Average fan-out                             ; 2.54                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                    ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |AccessControlSystemWrapper                                                                                                             ; 406 (10)            ; 214 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 71   ; 0            ; 0          ; |AccessControlSystemWrapper                                                                                                                                                                                                                                                                                                                                            ; AccessControlSystemWrapper        ; work         ;
;    |AccessControlSystem:U0|                                                                                                             ; 194 (0)             ; 83 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0                                                                                                                                                                                                                                                                                                                     ; AccessControlSystem               ; work         ;
;       |KeyBoardReader:U0|                                                                                                               ; 150 (0)             ; 55 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0                                                                                                                                                                                                                                                                                                   ; KeyBoardReader                    ; work         ;
;          |KeyDecode:U0|                                                                                                                 ; 68 (0)              ; 39 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0                                                                                                                                                                                                                                                                                      ; KeyDecode                         ; work         ;
;             |CLKDIV:U0|                                                                                                                 ; 52 (52)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|CLKDIV:U0                                                                                                                                                                                                                                                                            ; CLKDIV                            ; work         ;
;             |KeyControl:U2|                                                                                                             ; 8 (8)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|KeyControl:U2                                                                                                                                                                                                                                                                        ; KeyControl                        ; work         ;
;             |KeyScan:U1|                                                                                                                ; 8 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|KeyScan:U1                                                                                                                                                                                                                                                                           ; KeyScan                           ; work         ;
;                |Counter:U0|                                                                                                             ; 2 (0)               ; 2 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|KeyScan:U1|Counter:U0                                                                                                                                                                                                                                                                ; Counter                           ; work         ;
;                   |REGIST:U1|                                                                                                           ; 2 (0)               ; 2 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|KeyScan:U1|Counter:U0|REGIST:U1                                                                                                                                                                                                                                                      ; REGIST                            ; work         ;
;                      |FFD:U0|                                                                                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|KeyScan:U1|Counter:U0|REGIST:U1|FFD:U0                                                                                                                                                                                                                                               ; FFD                               ; work         ;
;                      |FFD:U1|                                                                                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|KeyScan:U1|Counter:U0|REGIST:U1|FFD:U1                                                                                                                                                                                                                                               ; FFD                               ; work         ;
;                |Decoder:U1|                                                                                                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|KeyScan:U1|Decoder:U1                                                                                                                                                                                                                                                                ; Decoder                           ; work         ;
;                |PENC:U2|                                                                                                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|KeyScan:U1|PENC:U2                                                                                                                                                                                                                                                                   ; PENC                              ; work         ;
;                |REGIST:U3|                                                                                                              ; 0 (0)               ; 2 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|KeyScan:U1|REGIST:U3                                                                                                                                                                                                                                                                 ; REGIST                            ; work         ;
;                   |FFD:U0|                                                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|KeyScan:U1|REGIST:U3|FFD:U0                                                                                                                                                                                                                                                          ; FFD                               ; work         ;
;                   |FFD:U1|                                                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|KeyScan:U1|REGIST:U3|FFD:U1                                                                                                                                                                                                                                                          ; FFD                               ; work         ;
;          |OutputBuffer:U2|                                                                                                              ; 6 (0)               ; 6 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|OutputBuffer:U2                                                                                                                                                                                                                                                                                   ; OutputBuffer                      ; work         ;
;             |BufferControl:U1|                                                                                                          ; 6 (6)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|OutputBuffer:U2|BufferControl:U1                                                                                                                                                                                                                                                                  ; BufferControl                     ; work         ;
;             |OutputRegister:U0|                                                                                                         ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|OutputBuffer:U2|OutputRegister:U0                                                                                                                                                                                                                                                                 ; OutputRegister                    ; work         ;
;                |Reg4Bit:U0|                                                                                                             ; 0 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|OutputBuffer:U2|OutputRegister:U0|Reg4Bit:U0                                                                                                                                                                                                                                                      ; Reg4Bit                           ; work         ;
;                   |FFD:U0|                                                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|OutputBuffer:U2|OutputRegister:U0|Reg4Bit:U0|FFD:U0                                                                                                                                                                                                                                               ; FFD                               ; work         ;
;                   |FFD:U1|                                                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|OutputBuffer:U2|OutputRegister:U0|Reg4Bit:U0|FFD:U1                                                                                                                                                                                                                                               ; FFD                               ; work         ;
;                   |FFD:U2|                                                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|OutputBuffer:U2|OutputRegister:U0|Reg4Bit:U0|FFD:U2                                                                                                                                                                                                                                               ; FFD                               ; work         ;
;                   |FFD:U3|                                                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|OutputBuffer:U2|OutputRegister:U0|Reg4Bit:U0|FFD:U3                                                                                                                                                                                                                                               ; FFD                               ; work         ;
;          |RingBuffer:U1|                                                                                                                ; 76 (0)              ; 10 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1                                                                                                                                                                                                                                                                                     ; RingBuffer                        ; work         ;
;             |MAC:U1|                                                                                                                    ; 13 (2)              ; 7 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|MAC:U1                                                                                                                                                                                                                                                                              ; MAC                               ; work         ;
;                |Counter3Bit:idxGet|                                                                                                     ; 4 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|MAC:U1|Counter3Bit:idxGet                                                                                                                                                                                                                                                           ; Counter3Bit                       ; work         ;
;                   |Reg3Bit:U1|                                                                                                          ; 4 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|MAC:U1|Counter3Bit:idxGet|Reg3Bit:U1                                                                                                                                                                                                                                                ; Reg3Bit                           ; work         ;
;                      |FFD:U0|                                                                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|MAC:U1|Counter3Bit:idxGet|Reg3Bit:U1|FFD:U0                                                                                                                                                                                                                                         ; FFD                               ; work         ;
;                      |FFD:U1|                                                                                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|MAC:U1|Counter3Bit:idxGet|Reg3Bit:U1|FFD:U1                                                                                                                                                                                                                                         ; FFD                               ; work         ;
;                      |FFD:U2|                                                                                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|MAC:U1|Counter3Bit:idxGet|Reg3Bit:U1|FFD:U2                                                                                                                                                                                                                                         ; FFD                               ; work         ;
;                |Counter3Bit:idxPut|                                                                                                     ; 3 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|MAC:U1|Counter3Bit:idxPut                                                                                                                                                                                                                                                           ; Counter3Bit                       ; work         ;
;                   |Reg3Bit:U1|                                                                                                          ; 3 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|MAC:U1|Counter3Bit:idxPut|Reg3Bit:U1                                                                                                                                                                                                                                                ; Reg3Bit                           ; work         ;
;                      |FFD:U0|                                                                                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|MAC:U1|Counter3Bit:idxPut|Reg3Bit:U1|FFD:U0                                                                                                                                                                                                                                         ; FFD                               ; work         ;
;                      |FFD:U1|                                                                                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|MAC:U1|Counter3Bit:idxPut|Reg3Bit:U1|FFD:U1                                                                                                                                                                                                                                         ; FFD                               ; work         ;
;                      |FFD:U2|                                                                                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|MAC:U1|Counter3Bit:idxPut|Reg3Bit:U1|FFD:U2                                                                                                                                                                                                                                         ; FFD                               ; work         ;
;                |FFD:FFD1|                                                                                                               ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|MAC:U1|FFD:FFD1                                                                                                                                                                                                                                                                     ; FFD                               ; work         ;
;                |MUX:Mux_putandget|                                                                                                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|MAC:U1|MUX:Mux_putandget                                                                                                                                                                                                                                                            ; MUX                               ; work         ;
;             |Ram:U2|                                                                                                                    ; 52 (52)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2                                                                                                                                                                                                                                                                              ; Ram                               ; work         ;
;             |RingBufferControl:U0|                                                                                                      ; 11 (11)             ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|RingBufferControl:U0                                                                                                                                                                                                                                                                ; RingBufferControl                 ; work         ;
;       |SDC:U2|                                                                                                                          ; 24 (0)              ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SDC:U2                                                                                                                                                                                                                                                                                                              ; SDC                               ; work         ;
;          |DoorController:U1|                                                                                                            ; 13 (13)             ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SDC:U2|DoorController:U1                                                                                                                                                                                                                                                                                            ; DoorController                    ; work         ;
;          |SerialReceiver:UO|                                                                                                            ; 11 (0)              ; 10 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SDC:U2|SerialReceiver:UO                                                                                                                                                                                                                                                                                            ; SerialReceiver                    ; work         ;
;             |Counter3Bit:U1|                                                                                                            ; 3 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SDC:U2|SerialReceiver:UO|Counter3Bit:U1                                                                                                                                                                                                                                                                             ; Counter3Bit                       ; work         ;
;                |Reg3Bit:U1|                                                                                                             ; 3 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SDC:U2|SerialReceiver:UO|Counter3Bit:U1|Reg3Bit:U1                                                                                                                                                                                                                                                                  ; Reg3Bit                           ; work         ;
;                   |FFD:U0|                                                                                                              ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SDC:U2|SerialReceiver:UO|Counter3Bit:U1|Reg3Bit:U1|FFD:U0                                                                                                                                                                                                                                                           ; FFD                               ; work         ;
;                   |FFD:U1|                                                                                                              ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SDC:U2|SerialReceiver:UO|Counter3Bit:U1|Reg3Bit:U1|FFD:U1                                                                                                                                                                                                                                                           ; FFD                               ; work         ;
;                   |FFD:U2|                                                                                                              ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SDC:U2|SerialReceiver:UO|Counter3Bit:U1|Reg3Bit:U1|FFD:U2                                                                                                                                                                                                                                                           ; FFD                               ; work         ;
;             |SerialControl:U2|                                                                                                          ; 8 (8)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SDC:U2|SerialReceiver:UO|SerialControl:U2                                                                                                                                                                                                                                                                           ; SerialControl                     ; work         ;
;             |Shift_Register:U0|                                                                                                         ; 0 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SDC:U2|SerialReceiver:UO|Shift_Register:U0                                                                                                                                                                                                                                                                          ; Shift_Register                    ; work         ;
;                |FFD:U0|                                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SDC:U2|SerialReceiver:UO|Shift_Register:U0|FFD:U0                                                                                                                                                                                                                                                                   ; FFD                               ; work         ;
;                |FFD:U1|                                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SDC:U2|SerialReceiver:UO|Shift_Register:U0|FFD:U1                                                                                                                                                                                                                                                                   ; FFD                               ; work         ;
;                |FFD:U2|                                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SDC:U2|SerialReceiver:UO|Shift_Register:U0|FFD:U2                                                                                                                                                                                                                                                                   ; FFD                               ; work         ;
;                |FFD:U3|                                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SDC:U2|SerialReceiver:UO|Shift_Register:U0|FFD:U3                                                                                                                                                                                                                                                                   ; FFD                               ; work         ;
;                |FFD:U4|                                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SDC:U2|SerialReceiver:UO|Shift_Register:U0|FFD:U4                                                                                                                                                                                                                                                                   ; FFD                               ; work         ;
;       |SLCDC:U1|                                                                                                                        ; 20 (0)              ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1                                                                                                                                                                                                                                                                                                            ; SLCDC                             ; work         ;
;          |LCDdispatcher:U1|                                                                                                             ; 10 (0)              ; 6 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1|LCDdispatcher:U1                                                                                                                                                                                                                                                                                           ; LCDdispatcher                     ; work         ;
;             |Counter4Bit:U0|                                                                                                            ; 5 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1|LCDdispatcher:U1|Counter4Bit:U0                                                                                                                                                                                                                                                                            ; Counter4Bit                       ; work         ;
;                |Adder4Bit:U0|                                                                                                           ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1|LCDdispatcher:U1|Counter4Bit:U0|Adder4Bit:U0                                                                                                                                                                                                                                                               ; Adder4Bit                         ; work         ;
;                   |FA:U2|                                                                                                               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1|LCDdispatcher:U1|Counter4Bit:U0|Adder4Bit:U0|FA:U2                                                                                                                                                                                                                                                         ; FA                                ; work         ;
;                      |HA:U2|                                                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1|LCDdispatcher:U1|Counter4Bit:U0|Adder4Bit:U0|FA:U2|HA:U2                                                                                                                                                                                                                                                   ; HA                                ; work         ;
;                   |FA:U3|                                                                                                               ; 2 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1|LCDdispatcher:U1|Counter4Bit:U0|Adder4Bit:U0|FA:U3                                                                                                                                                                                                                                                         ; FA                                ; work         ;
;                      |HA:U2|                                                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1|LCDdispatcher:U1|Counter4Bit:U0|Adder4Bit:U0|FA:U3|HA:U2                                                                                                                                                                                                                                                   ; HA                                ; work         ;
;                   |FA:U4|                                                                                                               ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1|LCDdispatcher:U1|Counter4Bit:U0|Adder4Bit:U0|FA:U4                                                                                                                                                                                                                                                         ; FA                                ; work         ;
;                      |HA:U2|                                                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1|LCDdispatcher:U1|Counter4Bit:U0|Adder4Bit:U0|FA:U4|HA:U2                                                                                                                                                                                                                                                   ; HA                                ; work         ;
;                |Reg4Bit:U1|                                                                                                             ; 1 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1|LCDdispatcher:U1|Counter4Bit:U0|Reg4Bit:U1                                                                                                                                                                                                                                                                 ; Reg4Bit                           ; work         ;
;                   |FFD:U0|                                                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1|LCDdispatcher:U1|Counter4Bit:U0|Reg4Bit:U1|FFD:U0                                                                                                                                                                                                                                                          ; FFD                               ; work         ;
;                   |FFD:U1|                                                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1|LCDdispatcher:U1|Counter4Bit:U0|Reg4Bit:U1|FFD:U1                                                                                                                                                                                                                                                          ; FFD                               ; work         ;
;                   |FFD:U2|                                                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1|LCDdispatcher:U1|Counter4Bit:U0|Reg4Bit:U1|FFD:U2                                                                                                                                                                                                                                                          ; FFD                               ; work         ;
;                   |FFD:U3|                                                                                                              ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1|LCDdispatcher:U1|Counter4Bit:U0|Reg4Bit:U1|FFD:U3                                                                                                                                                                                                                                                          ; FFD                               ; work         ;
;             |Dispatcher:U1|                                                                                                             ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1|LCDdispatcher:U1|Dispatcher:U1                                                                                                                                                                                                                                                                             ; Dispatcher                        ; work         ;
;          |SerialReceiver:UO|                                                                                                            ; 10 (0)              ; 10 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO                                                                                                                                                                                                                                                                                          ; SerialReceiver                    ; work         ;
;             |Counter3Bit:U1|                                                                                                            ; 3 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO|Counter3Bit:U1                                                                                                                                                                                                                                                                           ; Counter3Bit                       ; work         ;
;                |Reg3Bit:U1|                                                                                                             ; 3 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO|Counter3Bit:U1|Reg3Bit:U1                                                                                                                                                                                                                                                                ; Reg3Bit                           ; work         ;
;                   |FFD:U0|                                                                                                              ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO|Counter3Bit:U1|Reg3Bit:U1|FFD:U0                                                                                                                                                                                                                                                         ; FFD                               ; work         ;
;                   |FFD:U1|                                                                                                              ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO|Counter3Bit:U1|Reg3Bit:U1|FFD:U1                                                                                                                                                                                                                                                         ; FFD                               ; work         ;
;                   |FFD:U2|                                                                                                              ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO|Counter3Bit:U1|Reg3Bit:U1|FFD:U2                                                                                                                                                                                                                                                         ; FFD                               ; work         ;
;             |SerialControl:U2|                                                                                                          ; 7 (7)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO|SerialControl:U2                                                                                                                                                                                                                                                                         ; SerialControl                     ; work         ;
;             |Shift_Register:U0|                                                                                                         ; 0 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO|Shift_Register:U0                                                                                                                                                                                                                                                                        ; Shift_Register                    ; work         ;
;                |FFD:U0|                                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO|Shift_Register:U0|FFD:U0                                                                                                                                                                                                                                                                 ; FFD                               ; work         ;
;                |FFD:U1|                                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO|Shift_Register:U0|FFD:U1                                                                                                                                                                                                                                                                 ; FFD                               ; work         ;
;                |FFD:U2|                                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO|Shift_Register:U0|FFD:U2                                                                                                                                                                                                                                                                 ; FFD                               ; work         ;
;                |FFD:U3|                                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO|Shift_Register:U0|FFD:U3                                                                                                                                                                                                                                                                 ; FFD                               ; work         ;
;                |FFD:U4|                                                                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO|Shift_Register:U0|FFD:U4                                                                                                                                                                                                                                                                 ; FFD                               ; work         ;
;    |door_mecanism:U1|                                                                                                                   ; 78 (4)              ; 45 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|door_mecanism:U1                                                                                                                                                                                                                                                                                                                           ; door_mecanism                     ; work         ;
;       |CLKDIV:UCLK|                                                                                                                     ; 49 (49)             ; 31 (31)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|door_mecanism:U1|CLKDIV:UCLK                                                                                                                                                                                                                                                                                                               ; CLKDIV                            ; work         ;
;       |ShiftRegister_lr:U7|                                                                                                             ; 9 (9)               ; 9 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|door_mecanism:U1|ShiftRegister_lr:U7                                                                                                                                                                                                                                                                                                       ; ShiftRegister_lr                  ; work         ;
;          |register_D_E_R_value:U1|                                                                                                      ; 0 (0)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|door_mecanism:U1|ShiftRegister_lr:U7|register_D_E_R_value:U1                                                                                                                                                                                                                                                                               ; register_D_E_R_value              ; work         ;
;       |counter_pl:U6|                                                                                                                   ; 7 (5)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|door_mecanism:U1|counter_pl:U6                                                                                                                                                                                                                                                                                                             ; counter_pl                        ; work         ;
;          |adder_rc:U1|                                                                                                                  ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|door_mecanism:U1|counter_pl:U6|adder_rc:U1                                                                                                                                                                                                                                                                                                 ; adder_rc                          ; work         ;
;             |full_adder:\SC:2:U1|                                                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|door_mecanism:U1|counter_pl:U6|adder_rc:U1|full_adder:\SC:2:U1                                                                                                                                                                                                                                                                             ; full_adder                        ; work         ;
;             |full_adder:\SC:3:U1|                                                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|door_mecanism:U1|counter_pl:U6|adder_rc:U1|full_adder:\SC:3:U1                                                                                                                                                                                                                                                                             ; full_adder                        ; work         ;
;          |register_D_E_R_value:U2|                                                                                                      ; 0 (0)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|door_mecanism:U1|counter_pl:U6|register_D_E_R_value:U2                                                                                                                                                                                                                                                                                     ; register_D_E_R_value              ; work         ;
;       |door_emulation_seg:U0|                                                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|door_mecanism:U1|door_emulation_seg:U0                                                                                                                                                                                                                                                                                                     ; door_emulation_seg                ; work         ;
;       |door_emulation_seg:U1|                                                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|door_mecanism:U1|door_emulation_seg:U1                                                                                                                                                                                                                                                                                                     ; door_emulation_seg                ; work         ;
;       |door_emulation_seg:U2|                                                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|door_mecanism:U1|door_emulation_seg:U2                                                                                                                                                                                                                                                                                                     ; door_emulation_seg                ; work         ;
;       |door_emulation_seg:U3|                                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|door_mecanism:U1|door_emulation_seg:U3                                                                                                                                                                                                                                                                                                     ; door_emulation_seg                ; work         ;
;       |door_emulation_seg:U4|                                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|door_mecanism:U1|door_emulation_seg:U4                                                                                                                                                                                                                                                                                                     ; door_emulation_seg                ; work         ;
;       |door_emulation_seg:U5|                                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|door_mecanism:U1|door_emulation_seg:U5                                                                                                                                                                                                                                                                                                     ; door_emulation_seg                ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 124 (1)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 123 (0)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 123 (0)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 123 (1)             ; 86 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 122 (0)             ; 81 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 122 (84)            ; 81 (53)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 20 (20)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |AccessControlSystemWrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AccessControlSystemWrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AccessControlSystemWrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AccessControlSystemWrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AccessControlSystemWrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AccessControlSystemWrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type: Safe Gray Encoding
+----------------------------------------------------------------------------------------------------------+
; State Machine - |AccessControlSystemWrapper|AccessControlSystem:U0|SDC:U2|DoorController:U1|CurrentState ;
+-------------------------+--------------------------+-----------------------------------------------------+
; Name                    ; CurrentState.state_bit_1 ; CurrentState.state_bit_0                            ;
+-------------------------+--------------------------+-----------------------------------------------------+
; CurrentState.Received   ; 0                        ; 0                                                   ;
; CurrentState.Open_door  ; 0                        ; 1                                                   ;
; CurrentState.Close_door ; 1                        ; 1                                                   ;
; CurrentState.isDone     ; 1                        ; 0                                                   ;
+-------------------------+--------------------------+-----------------------------------------------------+


Encoding Type: Safe Gray Encoding
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AccessControlSystemWrapper|AccessControlSystem:U0|SDC:U2|SerialReceiver:UO|SerialControl:U2|CurrentState ;
+------------------------------------+--------------------------+-----------------------------------------------------------+
; Name                               ; CurrentState.state_bit_1 ; CurrentState.state_bit_0                                  ;
+------------------------------------+--------------------------+-----------------------------------------------------------+
; CurrentState.Not_started           ; 0                        ; 0                                                         ;
; CurrentState.Shift_Register_starts ; 0                        ; 1                                                         ;
; CurrentState.Valid_plot            ; 1                        ; 1                                                         ;
; CurrentState.Final_state           ; 1                        ; 0                                                         ;
+------------------------------------+--------------------------+-----------------------------------------------------------+


Encoding Type: Safe Gray Encoding
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1|LCDdispatcher:U1|Dispatcher:U1|CurrentState ;
+---------------------------+--------------------------+------------------------------------------------------------------+
; Name                      ; CurrentState.state_bit_1 ; CurrentState.state_bit_0                                         ;
+---------------------------+--------------------------+------------------------------------------------------------------+
; CurrentState.No_deliver   ; 0                        ; 0                                                                ;
; CurrentState.Delivering   ; 0                        ; 1                                                                ;
; CurrentState.Deliver_done ; 1                        ; 1                                                                ;
+---------------------------+--------------------------+------------------------------------------------------------------+


Encoding Type: Safe Gray Encoding
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO|SerialControl:U2|CurrentState ;
+------------------------------------+--------------------------+-------------------------------------------------------------+
; Name                               ; CurrentState.state_bit_1 ; CurrentState.state_bit_0                                    ;
+------------------------------------+--------------------------+-------------------------------------------------------------+
; CurrentState.Not_started           ; 0                        ; 0                                                           ;
; CurrentState.Shift_Register_starts ; 0                        ; 1                                                           ;
; CurrentState.Valid_plot            ; 1                        ; 1                                                           ;
; CurrentState.Final_state           ; 1                        ; 0                                                           ;
+------------------------------------+--------------------------+-------------------------------------------------------------+


Encoding Type: Safe Gray Encoding
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|OutputBuffer:U2|BufferControl:U1|CurrentState ;
+-------------------------+--------------------------+-------------------------------------------------------------------------------+
; Name                    ; CurrentState.state_bit_1 ; CurrentState.state_bit_0                                                      ;
+-------------------------+--------------------------+-------------------------------------------------------------------------------+
; CurrentState.Start      ; 0                        ; 0                                                                             ;
; CurrentState.Wreg_1     ; 0                        ; 1                                                                             ;
; CurrentState.Store_data ; 1                        ; 1                                                                             ;
; CurrentState.Finish     ; 1                        ; 0                                                                             ;
+-------------------------+--------------------------+-------------------------------------------------------------------------------+


Encoding Type: Safe Gray Encoding
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|RingBufferControl:U0|CurrentState ;
+----------------------------+--------------------------+--------------------------+---------------------------------------------------+
; Name                       ; CurrentState.state_bit_2 ; CurrentState.state_bit_1 ; CurrentState.state_bit_0                          ;
+----------------------------+--------------------------+--------------------------+---------------------------------------------------+
; CurrentState.Start         ; 0                        ; 0                        ; 0                                                 ;
; CurrentState.Write_memory  ; 0                        ; 0                        ; 1                                                 ;
; CurrentState.Write_done    ; 0                        ; 1                        ; 1                                                 ;
; CurrentState.IncrPut       ; 0                        ; 1                        ; 0                                                 ;
; CurrentState.Finish_write  ; 1                        ; 1                        ; 0                                                 ;
; CurrentState.Attend_output ; 1                        ; 1                        ; 1                                                 ;
; CurrentState.Output_done   ; 1                        ; 0                        ; 1                                                 ;
+----------------------------+--------------------------+--------------------------+---------------------------------------------------+


Encoding Type: Safe Gray Encoding
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|KeyControl:U2|CurrentState ;
+------------------------------+--------------------------+--------------------------------------------------------------------+
; Name                         ; CurrentState.state_bit_1 ; CurrentState.state_bit_0                                           ;
+------------------------------+--------------------------+--------------------------------------------------------------------+
; CurrentState.Scanning        ; 0                        ; 0                                                                  ;
; CurrentState.RegisterDeliver ; 0                        ; 1                                                                  ;
; CurrentState.Kval_true       ; 1                        ; 1                                                                  ;
; CurrentState.Kval_false      ; 1                        ; 0                                                                  ;
+------------------------------+--------------------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; AccessControlSystem:U0|SLCDC:U1|LCDdispatcher:U1|Dispatcher:U1|CurrentState.state_bit_0              ; no                                                               ; yes                                        ;
; AccessControlSystem:U0|SLCDC:U1|LCDdispatcher:U1|Dispatcher:U1|CurrentState.state_bit_1              ; no                                                               ; yes                                        ;
; AccessControlSystem:U0|SDC:U2|DoorController:U1|CurrentState.state_bit_0                             ; no                                                               ; yes                                        ;
; AccessControlSystem:U0|SDC:U2|DoorController:U1|CurrentState.state_bit_1                             ; no                                                               ; yes                                        ;
; AccessControlSystem:U0|KeyBoardReader:U0|OutputBuffer:U2|BufferControl:U1|CurrentState.state_bit_0   ; no                                                               ; yes                                        ;
; AccessControlSystem:U0|KeyBoardReader:U0|OutputBuffer:U2|BufferControl:U1|CurrentState.state_bit_1   ; no                                                               ; yes                                        ;
; AccessControlSystem:U0|SDC:U2|SerialReceiver:UO|SerialControl:U2|CurrentState.state_bit_0            ; no                                                               ; yes                                        ;
; AccessControlSystem:U0|SDC:U2|SerialReceiver:UO|SerialControl:U2|CurrentState.state_bit_1            ; no                                                               ; yes                                        ;
; AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|KeyControl:U2|CurrentState.state_bit_0         ; no                                                               ; yes                                        ;
; AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|KeyControl:U2|CurrentState.state_bit_1         ; no                                                               ; yes                                        ;
; AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO|SerialControl:U2|CurrentState.state_bit_0          ; no                                                               ; yes                                        ;
; AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO|SerialControl:U2|CurrentState.state_bit_1          ; no                                                               ; yes                                        ;
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|RingBufferControl:U0|CurrentState.state_bit_0 ; no                                                               ; yes                                        ;
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|RingBufferControl:U0|CurrentState.state_bit_1 ; no                                                               ; yes                                        ;
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|RingBufferControl:U0|CurrentState.state_bit_2 ; no                                                               ; yes                                        ;
; Total number of protected registers is 15                                                            ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                 ;
+----------------------------------------------------------------------+---------------------+------------------------+
; Latch Name                                                           ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------------------------+---------------------+------------------------+
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2|ram~8  ; rtl~0               ; yes                    ;
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2|ram~4  ; rtl~1               ; yes                    ;
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2|ram~0  ; rtl~2               ; yes                    ;
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2|ram~12 ; rtl~3               ; yes                    ;
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2|ram~20 ; rtl~4               ; yes                    ;
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2|ram~24 ; rtl~5               ; yes                    ;
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2|ram~16 ; rtl~6               ; yes                    ;
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2|ram~28 ; rtl~7               ; yes                    ;
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2|ram~9  ; rtl~0               ; yes                    ;
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2|ram~5  ; rtl~1               ; yes                    ;
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2|ram~1  ; rtl~2               ; yes                    ;
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2|ram~13 ; rtl~3               ; yes                    ;
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2|ram~21 ; rtl~4               ; yes                    ;
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2|ram~25 ; rtl~5               ; yes                    ;
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2|ram~17 ; rtl~6               ; yes                    ;
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2|ram~29 ; rtl~7               ; yes                    ;
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2|ram~10 ; rtl~0               ; yes                    ;
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2|ram~6  ; rtl~1               ; yes                    ;
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2|ram~2  ; rtl~2               ; yes                    ;
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2|ram~14 ; rtl~3               ; yes                    ;
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2|ram~22 ; rtl~4               ; yes                    ;
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2|ram~26 ; rtl~5               ; yes                    ;
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2|ram~18 ; rtl~6               ; yes                    ;
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2|ram~30 ; rtl~7               ; yes                    ;
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2|ram~11 ; rtl~0               ; yes                    ;
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2|ram~7  ; rtl~1               ; yes                    ;
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2|ram~3  ; rtl~2               ; yes                    ;
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2|ram~15 ; rtl~3               ; yes                    ;
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2|ram~23 ; rtl~4               ; yes                    ;
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2|ram~27 ; rtl~5               ; yes                    ;
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2|ram~19 ; rtl~6               ; yes                    ;
; AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2|ram~31 ; rtl~7               ; yes                    ;
; Number of user-specified and inferred latches = 32                   ;                     ;                        ;
+----------------------------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                           ;
+---------------------------------------+--------------------------------------------------------------------------------------+
; Register name                         ; Reason for Removal                                                                   ;
+---------------------------------------+--------------------------------------------------------------------------------------+
; door_mecanism:U1|CLKDIV:UCLK|count[0] ; Merged with AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|CLKDIV:U0|count[0] ;
; door_mecanism:U1|CLKDIV:UCLK|count[1] ; Merged with AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|CLKDIV:U0|count[1] ;
; Total Number of Removed Registers = 2 ;                                                                                      ;
+---------------------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 214   ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 97    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 88    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; door_mecanism:U1|ShiftRegister_lr:U7|register_D_E_R_value:U1|Q[0]                                                                                                                                                                                                                                                               ; 6       ;
; AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|CLKDIV:U0|count[0]                                                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 4                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |AccessControlSystemWrapper|door_mecanism:U1|door_emulation_seg:U0|dOut[1] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |AccessControlSystemWrapper|door_mecanism:U1|door_emulation_seg:U1|dOut[1] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |AccessControlSystemWrapper|door_mecanism:U1|door_emulation_seg:U2|dOut[1] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|CLKDIV:U0 ;
+----------------+--------+------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------+
; div            ; 500000 ; Signed Integer                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; address_width  ; 3     ; Signed Integer                                                                    ;
; data_width     ; 4     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AccessControlSystem:U0|UsbPort:U3|sld_virtual_jtag:b2v_inst ;
+-------------------------+------------------+-------------------------------------------------------------+
; Parameter Name          ; Value            ; Type                                                        ;
+-------------------------+------------------+-------------------------------------------------------------+
; sld_auto_instance_index ; YES              ; String                                                      ;
; sld_instance_index      ; 0                ; Signed Integer                                              ;
; sld_ir_width            ; 8                ; Signed Integer                                              ;
; sld_sim_n_scan          ; 0                ; Signed Integer                                              ;
; sld_sim_action          ; UNUSED           ; String                                                      ;
; sld_sim_total_length    ; 0                ; Signed Integer                                              ;
; lpm_type                ; sld_virtual_jtag ; String                                                      ;
; lpm_hint                ; UNUSED           ; String                                                      ;
+-------------------------+------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: door_mecanism:U1|CLKDIV:UCLK ;
+----------------+---------+------------------------------------------------+
; Parameter Name ; Value   ; Type                                           ;
+----------------+---------+------------------------------------------------+
; div            ; 2000000 ; Signed Integer                                 ;
+----------------+---------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: door_mecanism:U1|counter_pl:U6 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 5     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: door_mecanism:U1|counter_pl:U6|adder_rc:U1 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: door_mecanism:U1|counter_pl:U6|register_D_E_R_value:U2 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: door_mecanism:U1|ShiftRegister_lr:U7 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; width          ; 9     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: door_mecanism:U1|ShiftRegister_lr:U7|register_D_E_R_value:U1 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Port Connectivity Checks: "door_mecanism:U1|door_emulation_seg:U5" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; d[3] ; Input ; Info     ; Stuck at VCC                             ;
+------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "door_mecanism:U1|door_emulation_seg:U4" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; d[3] ; Input ; Info     ; Stuck at VCC                             ;
+------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "door_mecanism:U1|door_emulation_seg:U3" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; d[3] ; Input ; Info     ; Stuck at VCC                             ;
+------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "door_mecanism:U1|door_emulation_seg:U2" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; d[3] ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "door_mecanism:U1|door_emulation_seg:U1" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; d[3] ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "door_mecanism:U1|door_emulation_seg:U0" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; d[3] ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "door_mecanism:U1|ShiftRegister_lr:U7" ;
+-----------------+-------+----------+-----------------------------+
; Port            ; Type  ; Severity ; Details                     ;
+-----------------+-------+----------+-----------------------------+
; sin_left        ; Input ; Info     ; Stuck at VCC                ;
; sin_right       ; Input ; Info     ; Stuck at GND                ;
; rst_value[8..1] ; Input ; Info     ; Stuck at GND                ;
; rst_value[0]    ; Input ; Info     ; Stuck at VCC                ;
+-----------------+-------+----------+-----------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "door_mecanism:U1|counter_pl:U6|register_D_E_R_value:U2" ;
+-----------+-------+----------+-----------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                             ;
+-----------+-------+----------+-----------------------------------------------------+
; rst_value ; Input ; Info     ; Stuck at GND                                        ;
+-----------+-------+----------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "door_mecanism:U1|counter_pl:U6|adder_rc:U1"                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; b    ; Input  ; Info     ; Stuck at GND                                                                        ;
; ci   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; co   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "door_mecanism:U1|counter_pl:U6" ;
+--------+-------+----------+--------------------------------+
; Port   ; Type  ; Severity ; Details                        ;
+--------+-------+----------+--------------------------------+
; din[0] ; Input ; Info     ; Stuck at GND                   ;
+--------+-------+----------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AccessControlSystem:U0|UsbPort:U3"                                                              ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; outputport[6..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AccessControlSystem:U0|SLCDC:U1|LCDdispatcher:U1|Counter4Bit:U0|MUX_2x1:U2" ;
+---------+-------+----------+---------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------+
; x[3..1] ; Input ; Info     ; Stuck at GND                                                              ;
; x[0]    ; Input ; Info     ; Stuck at VCC                                                              ;
; y       ; Input ; Info     ; Stuck at VCC                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AccessControlSystem:U0|SLCDC:U1|LCDdispatcher:U1|Counter4Bit:U0|Reg4Bit:U1" ;
+------+-------+----------+------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                      ;
+------+-------+----------+------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                 ;
+------+-------+----------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AccessControlSystem:U0|SLCDC:U1|LCDdispatcher:U1|Counter4Bit:U0|Adder4Bit:U0"       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ci   ; Input  ; Info     ; Stuck at GND                                                                        ;
; co   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO|Counter3Bit:U1" ;
+------+-------+----------+--------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                            ;
+------+-------+----------+--------------------------------------------------------------------+
; ce   ; Input ; Info     ; Stuck at VCC                                                       ;
+------+-------+----------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO|Shift_Register:U0|FFD:U4" ;
+------+-------+----------+------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                      ;
+------+-------+----------+------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                 ;
+------+-------+----------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO|Shift_Register:U0|FFD:U3" ;
+------+-------+----------+------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                      ;
+------+-------+----------+------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                 ;
+------+-------+----------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO|Shift_Register:U0|FFD:U2" ;
+------+-------+----------+------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                      ;
+------+-------+----------+------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                 ;
+------+-------+----------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO|Shift_Register:U0|FFD:U1" ;
+------+-------+----------+------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                      ;
+------+-------+----------+------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                 ;
+------+-------+----------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO|Shift_Register:U0|FFD:U0" ;
+------+-------+----------+------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                      ;
+------+-------+----------+------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                 ;
+------+-------+----------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO"                                                       ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; busy ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AccessControlSystem:U0|KeyBoardReader:U0|OutputBuffer:U2|OutputRegister:U0|Reg4Bit:U0" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                            ;
; ce   ; Input ; Info     ; Stuck at VCC                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|MAC:U1|FFD:FFD1" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|MAC:U1|Subtractor3Bit:Subtractor" ;
+--------+--------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                ;
+--------+--------+----------+----------------------------------------------------------------------------------------+
; ci     ; Input  ; Info     ; Stuck at VCC                                                                           ;
; borrow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
+--------+--------+----------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|MAC:U1|Counter3Bit:idxPut|Reg3Bit:U1" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                                  ;
+------+-------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|MAC:U1|Counter3Bit:idxPut|Adder3Bit:U0" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------+
; b[2..1] ; Input  ; Info     ; Stuck at GND                                                                                ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                ;
; ci      ; Input  ; Info     ; Stuck at GND                                                                                ;
; co      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|KeyScan:U1|REGIST:U3" ;
+------+-------+----------+------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                      ;
+------+-------+----------+------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                 ;
+------+-------+----------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|KeyScan:U1|Counter:U0|REGIST:U1" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; set  ; Input ; Info     ; Stuck at GND                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|KeyScan:U1|Counter:U0|Adder:U0" ;
+------+--------+----------+---------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                               ;
+------+--------+----------+---------------------------------------------------------------------------------------+
; b[1] ; Input  ; Info     ; Stuck at GND                                                                          ;
; b[0] ; Input  ; Info     ; Stuck at VCC                                                                          ;
; ci   ; Input  ; Info     ; Stuck at GND                                                                          ;
; co   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+------+--------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Virtual JTAG Settings                                                                                                                                                         ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+-------------------------------------------------------------+
; Instance Index ; Auto Index ; Index Reassigned ; IR Width ; Address ; USER1 DR length ; VIR capture instruction ; Hierarchy Location                                          ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+-------------------------------------------------------------+
; 0              ; YES        ; N/A              ; 8        ; 0x100   ; 9               ; 0x00B                   ; AccessControlSystem:U0|UsbPort:U3|sld_virtual_jtag:b2v_inst ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+-------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 110                         ;
; cycloneiii_ff         ; 128                         ;
;     CLR               ; 34                          ;
;     ENA CLR           ; 30                          ;
;     plain             ; 64                          ;
; cycloneiii_lcell_comb ; 290                         ;
;     arith             ; 61                          ;
;         2 data inputs ; 60                          ;
;         3 data inputs ; 1                           ;
;     normal            ; 229                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 46                          ;
;         3 data inputs ; 62                          ;
;         4 data inputs ; 105                         ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 3.08                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Jun 25 21:55:00 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AccessControlSystem -c AccessControlSystem
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file adder.vhd
    Info (12022): Found design unit 1: Adder-structural File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Adder.vhd Line: 14
    Info (12023): Found entity 1: Adder File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Adder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ha.vhd
    Info (12022): Found design unit 1: HA-structural File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/HA.vhd Line: 13
    Info (12023): Found entity 1: HA File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/HA.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file keyscan.vhd
    Info (12022): Found design unit 1: KeyScan-structural File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/KeyScan.vhd Line: 18
    Info (12023): Found entity 1: KeyScan File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/KeyScan.vhd Line: 4
Warning (12090): Entity "MUX" obtained from "MUX.vhd" instead of from Quartus Prime megafunction library File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/MUX.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file mux.vhd
    Info (12022): Found design unit 1: MUX-behavioral File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/MUX.vhd Line: 13
    Info (12023): Found entity 1: MUX File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/MUX.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file ffd.vhd
    Info (12022): Found design unit 1: FFD-logicFunction File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/FFD.vhd Line: 15
    Info (12023): Found entity 1: FFD File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/FFD.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fa.vhd
    Info (12022): Found design unit 1: FA-structural File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/FA.vhd Line: 14
    Info (12023): Found entity 1: FA File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/FA.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file keycontrol.vhd
    Info (12022): Found design unit 1: KeyControl-behavioral File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/KeyControl.vhd Line: 16
    Info (12023): Found entity 1: KeyControl File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/KeyControl.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file clkdiv.vhd
    Info (12022): Found design unit 1: CLKDIV-bhv File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/CLKDIV.vhd Line: 13
    Info (12023): Found entity 1: CLKDIV File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/CLKDIV.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file counter.vhd
    Info (12022): Found design unit 1: Counter-structural File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Counter.vhd Line: 13
    Info (12023): Found entity 1: Counter File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Counter.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file decoder.vhd
    Info (12022): Found design unit 1: Decoder-Behavioral File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Decoder.vhd Line: 12
    Info (12023): Found entity 1: Decoder File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Decoder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file keyscantb.vhd
    Info (12022): Found design unit 1: Key_Scan_TB-Behavioral File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/KeyScantb.vhd Line: 7
    Info (12023): Found entity 1: Key_Scan_TB File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/KeyScantb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file regist.vhd
    Info (12022): Found design unit 1: REGIST-structural File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/REGIST.vhd Line: 15
    Info (12023): Found entity 1: REGIST File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/REGIST.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file keydecode.vhd
    Info (12022): Found design unit 1: KeyDecode-structural File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/KeyDecode.vhd Line: 17
    Info (12023): Found entity 1: KeyDecode File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/KeyDecode.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file usbport.vhd
    Info (12022): Found design unit 1: UsbPort-bdf_type File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/UsbPort.vhd Line: 14
    Info (12023): Found entity 1: UsbPort File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/UsbPort.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file keyboardreader.vhd
    Info (12022): Found design unit 1: KeyBoardReader-structural File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/KeyBoardReader.vhd Line: 18
    Info (12023): Found entity 1: KeyBoardReader File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/KeyBoardReader.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file accesscontrolsystem.vhd
    Info (12022): Found design unit 1: AccessControlSystem-structural File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/AccessControlSystem.vhd Line: 26
    Info (12023): Found entity 1: AccessControlSystem File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/AccessControlSystem.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file penc.vhd
    Info (12022): Found design unit 1: PENC-Behavioral File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/PENC.vhd Line: 11
    Info (12023): Found entity 1: PENC File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/PENC.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file shift_register.vhd
    Info (12022): Found design unit 1: Shift_Register-structural File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/shift_register.vhd Line: 13
    Info (12023): Found entity 1: Shift_Register File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/shift_register.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file serialcontrol.vhd
    Info (12022): Found design unit 1: SerialControl-behavioral File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/SerialControl.vhd Line: 20
    Info (12023): Found entity 1: SerialControl File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/SerialControl.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file counter3bits.vhd
    Info (12022): Found design unit 1: Counter3Bit-structural File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Counter3bits.vhd Line: 14
    Info (12023): Found entity 1: Counter3Bit File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Counter3bits.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file serialreceiver.vhd
    Info (12022): Found design unit 1: SerialReceiver-structural File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/SerialReceiver.vhd Line: 20
    Info (12023): Found entity 1: SerialReceiver File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/SerialReceiver.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file reg3bit.vhd
    Info (12022): Found design unit 1: Reg3Bit-structural File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Reg3Bit.vhd Line: 15
    Info (12023): Found entity 1: Reg3Bit File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Reg3Bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file adder3bit.vhd
    Info (12022): Found design unit 1: Adder3Bit-structural File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Adder3Bit.vhd Line: 14
    Info (12023): Found entity 1: Adder3Bit File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Adder3Bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file dispatcher.vhd
    Info (12022): Found design unit 1: Dispatcher-behavioral File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Dispatcher.vhd Line: 23
    Info (12023): Found entity 1: Dispatcher File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Dispatcher.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file lcddispatcher.vhd
    Info (12022): Found design unit 1: LCDdispatcher-structural File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/LCDdispatcher.vhd Line: 18
    Info (12023): Found entity 1: LCDdispatcher File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/LCDdispatcher.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file slcdc.vhd
    Info (12022): Found design unit 1: SLCDC-structural File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/SLCDC.vhd Line: 18
    Info (12023): Found entity 1: SLCDC File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/SLCDC.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file doorcontroller.vhd
    Info (12022): Found design unit 1: DoorController-behavioral File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/DoorController.vhd Line: 21
    Info (12023): Found entity 1: DoorController File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/DoorController.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sdc.vhd
    Info (12022): Found design unit 1: SDC-structural File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/SDC.vhd Line: 22
    Info (12023): Found entity 1: SDC File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/SDC.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file adder_rc.vhd
    Info (12022): Found design unit 1: adder_rc-Structural File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/adder_rc.vhd Line: 33
    Info (12023): Found entity 1: adder_rc File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/adder_rc.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file counter_pl.vhd
    Info (12022): Found design unit 1: counter_pl-Structural File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/counter_pl.vhd Line: 36
    Info (12023): Found entity 1: counter_pl File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/counter_pl.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file door_emulation_seg.vhd
    Info (12022): Found design unit 1: door_emulation_seg-behavioral File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/door_emulation_seg.vhd Line: 25
    Info (12023): Found entity 1: door_emulation_seg File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/door_emulation_seg.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file door_mecanism.vhd
    Info (12022): Found design unit 1: door_mecanism-behavioral File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/door_mecanism.vhd Line: 38
    Info (12023): Found entity 1: door_mecanism File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/door_mecanism.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file full_adder.vhd
    Info (12022): Found design unit 1: full_adder-Behavioral File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/full_adder.vhd Line: 30
    Info (12023): Found entity 1: full_adder File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/full_adder.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file register_d_e_r_value.vhd
    Info (12022): Found design unit 1: register_D_E_R_value-Behavioral File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/register_D_E_R_value.vhd Line: 34
    Info (12023): Found entity 1: register_D_E_R_value File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/register_D_E_R_value.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file shiftregister_lr.vhd
    Info (12022): Found design unit 1: ShiftRegister_lr-Structural File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/ShiftRegister_lr.vhd Line: 27
    Info (12023): Found entity 1: ShiftRegister_lr File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/ShiftRegister_lr.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file ringbuffercontrol.vhd
    Info (12022): Found design unit 1: RingBufferControl-behavioral File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/RingBufferControl.vhd Line: 23
    Info (12023): Found entity 1: RingBufferControl File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/RingBufferControl.vhd Line: 4
Info (12021): Found 4 design units, including 2 entities, in source file adder4bit.vhd
    Info (12022): Found design unit 1: Adder4Bit-structural File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Adder4Bit.vhd Line: 14
    Info (12022): Found design unit 2: Reg4Bit-structural File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Adder4Bit.vhd Line: 48
    Info (12023): Found entity 1: Adder4Bit File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Adder4Bit.vhd Line: 4
    Info (12023): Found entity 2: Reg4Bit File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Adder4Bit.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file counter4bit.vhd
    Info (12022): Found design unit 1: Counter4Bit-structural File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Counter4Bit.vhd Line: 14
    Info (12023): Found entity 1: Counter4Bit File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Counter4Bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file buffercontrol.vhd
    Info (12022): Found design unit 1: BufferControl-behavioral File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/BufferControl.vhd Line: 18
    Info (12023): Found entity 1: BufferControl File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/BufferControl.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: Ram-behavioral File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/RAM.vhd Line: 35
    Info (12023): Found entity 1: Ram File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/RAM.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file ringbuffer.vhd
    Info (12022): Found design unit 1: RingBuffer-structural File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/RingBuffer.vhd Line: 18
    Info (12023): Found entity 1: RingBuffer File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/RingBuffer.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mac.vhd
    Info (12022): Found design unit 1: MAC-structural File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/MAC.vhd Line: 19
    Info (12023): Found entity 1: MAC File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/MAC.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux_2x1.vhd
    Info (12022): Found design unit 1: MUX_2x1-structural File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/MUX_2x1.vhd Line: 13
    Info (12023): Found entity 1: MUX_2x1 File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/MUX_2x1.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file outputbuffer.vhd
    Info (12022): Found design unit 1: OutputBuffer-structural File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/OutputBuffer.vhd Line: 18
    Info (12023): Found entity 1: OutputBuffer File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/OutputBuffer.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file outputregister.vhd
    Info (12022): Found design unit 1: OutputRegister-structural File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/OutputRegister.vhd Line: 14
    Info (12023): Found entity 1: OutputRegister File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/OutputRegister.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file accesscontrolsystemwrapper.vhd
    Info (12022): Found design unit 1: AccessControlSystemWrapper-structural File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/AccessControlSystemWrapper.vhd Line: 23
    Info (12023): Found entity 1: AccessControlSystemWrapper File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/AccessControlSystemWrapper.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file counter4bitteste.vhd
    Info (12022): Found design unit 1: Counter4BitTeste-structural File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Counter4BitTeste.vhd Line: 16
    Info (12023): Found entity 1: Counter4BitTeste File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Counter4BitTeste.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file macteste.vhd
    Info (12022): Found design unit 1: MACTESTE-structural File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/MACTESTE.vhd Line: 19
    Info (12023): Found entity 1: MACTESTE File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/MACTESTE.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file subtractor4bit.vhd
    Info (12022): Found design unit 1: Subtractor4Bit-behavioral File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Subtractor4Bit.vhd Line: 15
    Info (12023): Found entity 1: Subtractor4Bit File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Subtractor4Bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file subtractor3bit.vhd
    Info (12022): Found design unit 1: Subtractor3Bit-Behavioral File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Subtractor3Bit.vhd Line: 13
    Info (12023): Found entity 1: Subtractor3Bit File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Subtractor3Bit.vhd Line: 4
Info (12127): Elaborating entity "AccessControlSystemWrapper" for the top level hierarchy
Info (12128): Elaborating entity "AccessControlSystem" for hierarchy "AccessControlSystem:U0" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/AccessControlSystemWrapper.vhd Line: 75
Critical Warning (10920): VHDL Incomplete Partial Association warning at AccessControlSystem.vhd(101): port or argument "inputPort" has 1/8 unassociated elements File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/AccessControlSystem.vhd Line: 101
Critical Warning (10920): VHDL Incomplete Partial Association warning at AccessControlSystem.vhd(101): port or argument "outputPort" has 3/8 unassociated elements File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/AccessControlSystem.vhd Line: 101
Info (12128): Elaborating entity "KeyBoardReader" for hierarchy "AccessControlSystem:U0|KeyBoardReader:U0" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/AccessControlSystem.vhd Line: 89
Info (12128): Elaborating entity "KeyDecode" for hierarchy "AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/KeyBoardReader.vhd Line: 73
Info (12128): Elaborating entity "CLKDIV" for hierarchy "AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|CLKDIV:U0" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/KeyDecode.vhd Line: 60
Info (12128): Elaborating entity "KeyScan" for hierarchy "AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|KeyScan:U1" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/KeyDecode.vhd Line: 61
Info (12128): Elaborating entity "Counter" for hierarchy "AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|KeyScan:U1|Counter:U0" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/KeyScan.vhd Line: 69
Info (12128): Elaborating entity "Adder" for hierarchy "AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|KeyScan:U1|Counter:U0|Adder:U0" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Counter.vhd Line: 43
Info (12128): Elaborating entity "FA" for hierarchy "AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|KeyScan:U1|Counter:U0|Adder:U0|FA:U1" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Adder.vhd Line: 29
Info (12128): Elaborating entity "HA" for hierarchy "AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|KeyScan:U1|Counter:U0|Adder:U0|FA:U1|HA:U1" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/FA.vhd Line: 29
Info (12128): Elaborating entity "REGIST" for hierarchy "AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|KeyScan:U1|Counter:U0|REGIST:U1" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Counter.vhd Line: 44
Info (12128): Elaborating entity "FFD" for hierarchy "AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|KeyScan:U1|Counter:U0|REGIST:U1|FFD:U0" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/REGIST.vhd Line: 30
Info (12128): Elaborating entity "Decoder" for hierarchy "AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|KeyScan:U1|Decoder:U1" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/KeyScan.vhd Line: 70
Info (12128): Elaborating entity "PENC" for hierarchy "AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|KeyScan:U1|PENC:U2" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/KeyScan.vhd Line: 71
Info (12128): Elaborating entity "KeyControl" for hierarchy "AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|KeyControl:U2" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/KeyDecode.vhd Line: 62
Info (12128): Elaborating entity "RingBuffer" for hierarchy "AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/KeyBoardReader.vhd Line: 76
Info (12128): Elaborating entity "RingBufferControl" for hierarchy "AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|RingBufferControl:U0" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/RingBuffer.vhd Line: 76
Info (12128): Elaborating entity "MAC" for hierarchy "AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|MAC:U1" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/RingBuffer.vhd Line: 80
Info (12128): Elaborating entity "Counter3Bit" for hierarchy "AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|MAC:U1|Counter3Bit:idxPut" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/MAC.vhd Line: 69
Info (12128): Elaborating entity "Adder3Bit" for hierarchy "AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|MAC:U1|Counter3Bit:idxPut|Adder3Bit:U0" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Counter3bits.vhd Line: 47
Info (12128): Elaborating entity "Reg3Bit" for hierarchy "AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|MAC:U1|Counter3Bit:idxPut|Reg3Bit:U1" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Counter3bits.vhd Line: 48
Info (12128): Elaborating entity "MUX" for hierarchy "AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|MAC:U1|MUX:Mux_putandget" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/MAC.vhd Line: 72
Info (12128): Elaborating entity "Subtractor3Bit" for hierarchy "AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|MAC:U1|Subtractor3Bit:Subtractor" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/MAC.vhd Line: 74
Info (12128): Elaborating entity "Ram" for hierarchy "AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|Ram:U2" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/RingBuffer.vhd Line: 83
Warning (10492): VHDL Process Statement warning at RAM.vhd(44): signal "ram" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/RAM.vhd Line: 44
Warning (10492): VHDL Process Statement warning at RAM.vhd(47): signal "din" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/RAM.vhd Line: 47
Info (12128): Elaborating entity "OutputBuffer" for hierarchy "AccessControlSystem:U0|KeyBoardReader:U0|OutputBuffer:U2" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/KeyBoardReader.vhd Line: 79
Info (12128): Elaborating entity "OutputRegister" for hierarchy "AccessControlSystem:U0|KeyBoardReader:U0|OutputBuffer:U2|OutputRegister:U0" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/OutputBuffer.vhd Line: 49
Info (12128): Elaborating entity "Reg4Bit" for hierarchy "AccessControlSystem:U0|KeyBoardReader:U0|OutputBuffer:U2|OutputRegister:U0|Reg4Bit:U0" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/OutputRegister.vhd Line: 28
Info (12128): Elaborating entity "BufferControl" for hierarchy "AccessControlSystem:U0|KeyBoardReader:U0|OutputBuffer:U2|BufferControl:U1" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/OutputBuffer.vhd Line: 51
Info (12128): Elaborating entity "SLCDC" for hierarchy "AccessControlSystem:U0|SLCDC:U1" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/AccessControlSystem.vhd Line: 93
Info (12128): Elaborating entity "SerialReceiver" for hierarchy "AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/SLCDC.vhd Line: 55
Info (12128): Elaborating entity "Shift_Register" for hierarchy "AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO|Shift_Register:U0" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/SerialReceiver.vhd Line: 66
Info (12128): Elaborating entity "SerialControl" for hierarchy "AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO|SerialControl:U2" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/SerialReceiver.vhd Line: 68
Info (12128): Elaborating entity "LCDdispatcher" for hierarchy "AccessControlSystem:U0|SLCDC:U1|LCDdispatcher:U1" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/SLCDC.vhd Line: 57
Info (12128): Elaborating entity "Counter4Bit" for hierarchy "AccessControlSystem:U0|SLCDC:U1|LCDdispatcher:U1|Counter4Bit:U0" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/LCDdispatcher.vhd Line: 57
Info (12128): Elaborating entity "Adder4Bit" for hierarchy "AccessControlSystem:U0|SLCDC:U1|LCDdispatcher:U1|Counter4Bit:U0|Adder4Bit:U0" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Counter4Bit.vhd Line: 55
Info (12128): Elaborating entity "MUX_2x1" for hierarchy "AccessControlSystem:U0|SLCDC:U1|LCDdispatcher:U1|Counter4Bit:U0|MUX_2x1:U2" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Counter4Bit.vhd Line: 59
Info (12128): Elaborating entity "Dispatcher" for hierarchy "AccessControlSystem:U0|SLCDC:U1|LCDdispatcher:U1|Dispatcher:U1" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/LCDdispatcher.vhd Line: 58
Warning (10492): VHDL Process Statement warning at Dispatcher.vhd(36): signal "CurrentState" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Dispatcher.vhd Line: 36
Warning (10492): VHDL Process Statement warning at Dispatcher.vhd(49): signal "count0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Dispatcher.vhd Line: 49
Info (12128): Elaborating entity "SDC" for hierarchy "AccessControlSystem:U0|SDC:U2" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/AccessControlSystem.vhd Line: 97
Info (12128): Elaborating entity "DoorController" for hierarchy "AccessControlSystem:U0|SDC:U2|DoorController:U1" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/SDC.vhd Line: 64
Info (12128): Elaborating entity "UsbPort" for hierarchy "AccessControlSystem:U0|UsbPort:U3" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/AccessControlSystem.vhd Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag" for hierarchy "AccessControlSystem:U0|UsbPort:U3|sld_virtual_jtag:b2v_inst" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/UsbPort.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "AccessControlSystem:U0|UsbPort:U3|sld_virtual_jtag:b2v_inst" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/UsbPort.vhd Line: 61
Info (12133): Instantiated megafunction "AccessControlSystem:U0|UsbPort:U3|sld_virtual_jtag:b2v_inst" with the following parameter: File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/UsbPort.vhd Line: 61
    Info (12134): Parameter "lpm_type" = "sld_virtual_jtag"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "8"
    Info (12134): Parameter "sld_sim_action" = "UNUSED"
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "AccessControlSystem:U0|UsbPort:U3|sld_virtual_jtag:b2v_inst|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 152
Info (12131): Elaborated megafunction instantiation "AccessControlSystem:U0|UsbPort:U3|sld_virtual_jtag:b2v_inst|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst", which is child of megafunction instantiation "AccessControlSystem:U0|UsbPort:U3|sld_virtual_jtag:b2v_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 152
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "AccessControlSystem:U0|UsbPort:U3|sld_virtual_jtag:b2v_inst|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "AccessControlSystem:U0|UsbPort:U3|sld_virtual_jtag:b2v_inst|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "AccessControlSystem:U0|UsbPort:U3|sld_virtual_jtag:b2v_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "AccessControlSystem:U0|UsbPort:U3|sld_virtual_jtag:b2v_inst|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "AccessControlSystem:U0|UsbPort:U3|sld_virtual_jtag:b2v_inst|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "door_mecanism" for hierarchy "door_mecanism:U1" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/AccessControlSystemWrapper.vhd Line: 80
Info (12128): Elaborating entity "CLKDIV" for hierarchy "door_mecanism:U1|CLKDIV:UCLK" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/door_mecanism.vhd Line: 81
Info (12128): Elaborating entity "counter_pl" for hierarchy "door_mecanism:U1|counter_pl:U6" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/door_mecanism.vhd Line: 86
Info (12128): Elaborating entity "adder_rc" for hierarchy "door_mecanism:U1|counter_pl:U6|adder_rc:U1" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/counter_pl.vhd Line: 74
Info (12128): Elaborating entity "full_adder" for hierarchy "door_mecanism:U1|counter_pl:U6|adder_rc:U1|full_adder:\SC:0:U1" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/adder_rc.vhd Line: 53
Info (12128): Elaborating entity "register_D_E_R_value" for hierarchy "door_mecanism:U1|counter_pl:U6|register_D_E_R_value:U2" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/counter_pl.vhd Line: 86
Warning (10492): VHDL Process Statement warning at register_D_E_R_value.vhd(41): signal "RST_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/register_D_E_R_value.vhd Line: 41
Info (12128): Elaborating entity "ShiftRegister_lr" for hierarchy "door_mecanism:U1|ShiftRegister_lr:U7" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/door_mecanism.vhd Line: 88
Info (12128): Elaborating entity "register_D_E_R_value" for hierarchy "door_mecanism:U1|ShiftRegister_lr:U7|register_D_E_R_value:U1" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/ShiftRegister_lr.vhd Line: 53
Warning (10492): VHDL Process Statement warning at register_D_E_R_value.vhd(41): signal "RST_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/register_D_E_R_value.vhd Line: 41
Info (12128): Elaborating entity "door_emulation_seg" for hierarchy "door_mecanism:U1|door_emulation_seg:U0" File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/door_mecanism.vhd Line: 95
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.06.25.21:55:12 Progress: Loading sld88bceea9/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld88bceea9/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/db/ip/sld88bceea9/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (284007): State machine "|AccessControlSystemWrapper|AccessControlSystem:U0|SDC:U2|DoorController:U1|CurrentState" will be implemented as a safe state machine. File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/DoorController.vhd Line: 25
Info (284007): State machine "|AccessControlSystemWrapper|AccessControlSystem:U0|SDC:U2|SerialReceiver:UO|SerialControl:U2|CurrentState" will be implemented as a safe state machine. File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/SerialControl.vhd Line: 24
Info (284007): State machine "|AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1|LCDdispatcher:U1|Dispatcher:U1|CurrentState" will be implemented as a safe state machine. File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/Dispatcher.vhd Line: 27
Info (284007): State machine "|AccessControlSystemWrapper|AccessControlSystem:U0|SLCDC:U1|SerialReceiver:UO|SerialControl:U2|CurrentState" will be implemented as a safe state machine. File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/SerialControl.vhd Line: 24
Info (284007): State machine "|AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|OutputBuffer:U2|BufferControl:U1|CurrentState" will be implemented as a safe state machine. File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/BufferControl.vhd Line: 22
Info (284007): State machine "|AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|RingBuffer:U1|RingBufferControl:U0|CurrentState" will be implemented as a safe state machine. File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/RingBufferControl.vhd Line: 27
Info (284007): State machine "|AccessControlSystemWrapper|AccessControlSystem:U0|KeyBoardReader:U0|KeyDecode:U0|KeyControl:U2|CurrentState" will be implemented as a safe state machine. File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/KeyControl.vhd Line: 20
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/register_D_E_R_value.vhd Line: 40
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at VCC File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/AccessControlSystemWrapper.vhd Line: 18
    Warning (13410): Pin "HEX0[3]" is stuck at VCC File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/AccessControlSystemWrapper.vhd Line: 18
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/AccessControlSystemWrapper.vhd Line: 18
    Warning (13410): Pin "HEX1[0]" is stuck at VCC File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/AccessControlSystemWrapper.vhd Line: 18
    Warning (13410): Pin "HEX1[3]" is stuck at VCC File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/AccessControlSystemWrapper.vhd Line: 18
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/AccessControlSystemWrapper.vhd Line: 18
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/AccessControlSystemWrapper.vhd Line: 18
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/AccessControlSystemWrapper.vhd Line: 18
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/AccessControlSystemWrapper.vhd Line: 18
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/AccessControlSystemWrapper.vhd Line: 18
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/AccessControlSystemWrapper.vhd Line: 18
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/AccessControlSystemWrapper.vhd Line: 18
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/AccessControlSystemWrapper.vhd Line: 18
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/AccessControlSystemWrapper.vhd Line: 18
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/AccessControlSystemWrapper.vhd Line: 18
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/AccessControlSystemWrapper.vhd Line: 18
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/AccessControlSystemWrapper.vhd Line: 18
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: C:/Users/Francisco Saraiva/Desktop/4 Semestre/LIC/Adenda_LEIC23D-G4/PROJETO_DESENVOLVIMENTO/HARDWARE/AccessControlSystemWrapper.vhd Line: 18
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 521 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 64 output pins
    Info (21061): Implemented 445 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 4869 megabytes
    Info: Processing ended: Sun Jun 25 21:55:21 2023
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:46


