Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Sep  3 14:54:14 2020
| Host         : DESKTOP-A6S5VF0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file spi_MCP23S08_top_control_sets_placed.rpt
| Design       : spi_MCP23S08_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            1 |
|      3 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |              52 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               1 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------------------------------------+------------------+------------------+----------------+
|    Clock Signal   |                   Enable Signal                  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+--------------------------------------------------+------------------+------------------+----------------+
|  r_clk_10Mhz_BUFG |                                                  | i_reset_IBUF     |                1 |              1 |
|  r_clk_10Mhz_BUFG | spi_MCP23S08_inst/FSM_onehot_r_state_reg_n_0_[0] | i_reset_IBUF     |                1 |              1 |
|  i_clk_IBUF_BUFG  |                                                  | i_reset_IBUF     |                2 |              2 |
|  r_clk_10Mhz_BUFG |                                                  |                  |                1 |              3 |
| ~r_clk_10Mhz_BUFG |                                                  | i_reset_IBUF     |                8 |             49 |
+-------------------+--------------------------------------------------+------------------+------------------+----------------+


