---
layout: archive
title: "PROFESSIONAL EXPERIENCE"
permalink: /professional/
author_profile: true
---

{% include base_path %}

## Cadence Design Systems (June 2022 – Present)

> Software Engineer II

### CONTENT

R&D Software Enigneer II of Route Team, Digital Design and Signoff Group, responsible for [Innovus™](https://www.cadence.com/en_US/home/tools/digital-design-and-signoff/soc-implementation-and-floorplanning/innovus-implementation-system.html).

### OVERVIEW

[Cadence](https://www.cadence.com) is a pivotal leader in electronic systems design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware, and IP that turn design concepts into reality.
Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to complete systems for the most dynamic market applications including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial, and healthcare.

<!-- ## 上海楷登电子科技有限公司（Cadence, Inc）

工作时间：2022 年 7 月 – 至今

工作岗位：R&D Engineer II 研发工程师

工作内容：在 Digital Design and Signoff Group 数字设计与验证部门的 Global Routing Team 全局布线组从事集成电路内部晶体管的逻辑布局和布线算法研发的工作, 主要负责 [Innovus™](https://www.cadence.com/en_US/home/tools/digital-design-and-signoff/soc-implementation-and-floorplanning/innovus-implementation-system.html)。

公司介绍：[Cadence](www.cadence.com) 成立于 1988 年，总部位于美国硅谷，是电子系统设计领域的关键领导者。基于公司的智能系统设计战略，Cadence 致力于提供软件、硬件和 IP 产品，助力电子设计概念成为现实。Cadence 的客户遍布全球，皆为最具创新能力的企业，他们向超大规模计算、5G 通讯、汽车、移动、航空、消费电子、工业和医疗等最具活力的应用市场交付从芯片、电路板到完整系统的卓越电子产品。 -->

## Synopsys (July 2021 – Sep 2021)

> Software Intern

### CONTENT

R&D Software Intern of Route Opt Team, Digital Design Group, responsible for [IC Compiler™ II](https://www.synopsys.com/implementation-and-signoff/physical-implementation/ic-compiler.html) & [Fusion Compiler™](https://www.synopsys.com/implementation-and-signoff/physical-implementation/fusion-compiler.html).

### OVERVIEW

[Synopsys](https://www.synopsys.com) technology is at the heart of innovations that are changing the way people work and play. Self-driving cars. Machines that learn. Lightning-fast communication across billions of devices in the datasphere. These breakthroughs are ushering in the era of Smart Everything―where devices are getting smarter and connected, and security is an integral part of the design.
Powering this new era of innovation are high-performance silicon chips and exponentially growing amounts of software content. Synopsys is at the forefront of Smart Everything with the world’s most advanced technologies for chip design, verification, IP integration, and software security and quality testing. We help our customers innovate from silicon to software so they can bring amazing new products to life.

<!-- ## 上海新思科技有限公司（Synopsys, Inc）

工作时间：2021 年 7 月 – 2021 年 9 月，3 个月

工作岗位：R&D Intern 研发实习生

工作内容：在 Digital Design Group 数字设计部门的 Route Opt Team 布线优化组（现已更名为 Silicon Reality Group 硅片物理实现组）从事集成电路内部晶体管的逻辑布局和布线优化算法研发的工作, 主要负责 [IC Compiler™ II](https://www.synopsys.com/implementation-and-signoff/physical-implementation/ic-compiler.html) 和 [Fusion Compiler™](https://www.synopsys.com/implementation-and-signoff/physical-implementation/fusion-compiler.html)。

公司介绍：[Synopsys](www.synopsys.com) 成立于 1986 年，总部位于美国硅谷，是全球排名第一的电子设计自动化（EDA）解决方案提供商，全球排名第一的芯片接口 IP 供应商，同时也是信息安全和软件质量的全球领导者。作为半导体、人工智能、汽车电子及软件安全等产业的核心技术驱动者，新思科技的技术一直深刻影响着当前全球五大新兴科技创新应用：智能汽车、物联网、人工智能、云计算和信息安全。 -->
