
module clk_60_duty(
input wire clk,input wire reset,output reg clk_out
    );
    reg [3:0]count;
    always @(posedge clk or posedge reset)begin
    if(reset)begin
    count<=4'd0;
    clk_out<=1'b0;
    end
    else begin
    if(count==4'd9) count<=4'd0;
    else count<=count+1;
    
    if(count<6) clk_out<=1;
    else clk_out<=0;
    end
    end
endmodule
