<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>TRCPDSR</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">TRCPDSR, PowerDown Status Register</h1><p>The TRCPDSR characteristics are:</p><h2>Purpose</h2>
        <p>Indicates the power status of the trace unit.</p>
      <h2>Configuration</h2><p>This register is present only when FEAT_ETE is implemented and FEAT_TRC_EXT is implemented. Otherwise, direct accesses to TRCPDSR are <span class="arm-defined-word">RES0</span>.</p><h2>Attributes</h2>
        <p>TRCPDSR is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="26"><a href="#fieldset_0-31_6">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-5_5">OSLK</a></td><td class="lr" colspan="3"><a href="#fieldset_0-4_2">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-1_1">STICKYPD</a></td><td class="lr" colspan="1"><a href="#fieldset_0-0_0">POWER</a></td></tr></tbody></table><h4 id="fieldset_0-31_6">Bits [31:6]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-5_5">OSLK, bit [5]</h4><div class="field">
      <p>OS Lock Status.</p>
    <table class="valuetable"><tr><th>OSLK</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The OS Lock is unlocked.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The OS Lock is locked.</p>
        </td></tr></table>
      <p>Note that this field indicates the state of the PE OS Lock.</p>
    </div><h4 id="fieldset_0-4_2">Bits [4:2]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-1_1">STICKYPD, bit [1]</h4><div class="field">
      <p>Sticky powerdown status. Indicates whether the trace register state is valid.</p>
    <table class="valuetable"><tr><th>STICKYPD</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The state of <a href="ext-trcoslsr.html">TRCOSLSR</a> and the trace registers are valid.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The state of <a href="ext-trcoslsr.html">TRCOSLSR</a> and the trace registers might not be valid.</p>
        </td></tr></table><p>This field is set to 1 if the power to the trace unit core power domain is removed and the trace unit register state is not valid.</p>
<p>The STICKYPD field is read-sensitive. On a read of the TRCPDSR, this field is cleared to 0 after the register has been read.</p><p>The reset behavior of this field is:</p><ul><li>On a Trace unit reset, 
      this field resets
       to <span class="binarynumber">1</span>.
</li></ul></div><h4 id="fieldset_0-0_0">POWER, bit [0]</h4><div class="field">
      <p>Power Status.</p>
    <table class="valuetable"><tr><th>POWER</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The trace unit core power domain is not powered. All trace unit registers are not accessible and they all return an error response.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The trace unit core power domain is powered. Trace unit registers are accessible.</p>
        </td></tr></table><p>Access to this field is <span class="access_level">RAO/WI</span>.</p></div><h2>Accessing TRCPDSR</h2>
        <p>External debugger accesses to this register are unaffected by the OS Lock.</p>
      <h4>TRCPDSR can be accessed through the external debug interface:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>ETE</td><td><span class="hexnumber">0x314</span></td><td>TRCPDSR</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When !IsTraceCorePowered(), accesses to this register generate an error response.
          </li><li>Otherwise, accesses to this register are <span class="access_level">RO</span>.
          </li></ul><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:07; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
