{
  "name": "core_arch::x86::avx512f::_mm256_cmp_epi64_mask",
  "safe": false,
  "callees": {
    "core_arch::x86::__m256i::as_i64x4": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i64x4": "Constructor"
      }
    },
    "core_arch::simd::i64x4::splat": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i64x4": "Constructor"
      }
    },
    "intrinsics::simd::simd_gt": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Tests if `x` is greater than `y`, elementwise.\n\n `T` must be a vector of integers or floats.\n\n `U` must be a vector of integers with the same number of elements and element size as `T`.\n\n Returns `0` for false and `!0` for true.\n",
      "adt": {}
    },
    "intrinsics::simd::simd_ge": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Tests if `x` is greater than or equal to `y`, elementwise.\n\n `T` must be a vector of integers or floats.\n\n `U` must be a vector of integers with the same number of elements and element size as `T`.\n\n Returns `0` for false and `!0` for true.\n",
      "adt": {}
    },
    "intrinsics::simd::simd_ne": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Tests elementwise inequality equality of two vectors.\n\n `T` must be a vector of integers or floats.\n\n `U` must be a vector of integers with the same number of elements and element size as `T`.\n\n Returns `0` for false and `!0` for true.\n",
      "adt": {}
    },
    "intrinsics::simd::simd_le": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Tests if `x` is less than or equal to `y`, elementwise.\n\n `T` must be a vector of integers or floats.\n\n `U` must be a vector of integers with the same number of elements and element size as `T`.\n\n Returns `0` for false and `!0` for true.\n",
      "adt": {}
    },
    "intrinsics::simd::simd_lt": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Tests if `x` is less than `y`, elementwise.\n\n `T` must be a vector of integers or floats.\n\n `U` must be a vector of integers with the same number of elements and element size as `T`.\n\n Returns `0` for false and `!0` for true.\n",
      "adt": {}
    },
    "intrinsics::simd::simd_eq": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Tests elementwise equality of two vectors.\n\n `T` must be a vector of integers or floats.\n\n `U` must be a vector of integers with the same number of elements and element size as `T`.\n\n Returns `0` for false and `!0` for true.\n",
      "adt": {}
    },
    "intrinsics::simd::simd_bitmask": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Truncates an integer vector to a bitmask.\n\n `T` must be an integer vector.\n\n `U` must be either the smallest unsigned integer with at least as many bits as the length\n of `T`, or the smallest array of `u8` with at least as many bits as the length of `T`.\n\n Each element is truncated to a single bit and packed into the result.\n\n No matter whether the output is an array or an unsigned integer, it is treated as a single\n contiguous list of bits. The bitmask is always packed on the least-significant side of the\n output, and padded with 0s in the most-significant bits. The order of the bits depends on\n endianness:\n\n * On little endian, the least significant bit corresponds to the first vector element.\n * On big endian, the least significant bit corresponds to the last vector element.\n\n For example, `[!0, 0, !0, !0]` packs to\n - `0b1101u8` or `[0b1101]` on little endian, and\n - `0b1011u8` or `[0b1011]` on big endian.\n\n To consider a larger example,\n `[!0, 0, 0, 0, 0, 0, 0, 0, !0, !0, 0, 0, 0, 0, !0, 0]` packs to\n - `0b0100001100000001u16` or `[0b00000001, 0b01000011]` on little endian, and\n - `0b1000000011000010u16` or `[0b10000000, 0b11000010]` on big endian.\n\n And finally, a non-power-of-2 example with multiple bytes:\n `[!0, !0, 0, !0, 0, 0, !0, 0, !0, 0]` packs to\n - `0b0101001011u16` or `[0b01001011, 0b01]` on little endian, and\n - `0b1101001010u16` or `[0b11, 0b01001010]` on big endian.\n\n # Safety\n `x` must contain only `0` and `!0`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256i": [
      "Plain"
    ],
    "core_arch::simd::i64x4": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512f::_mm256_cmp_epi64_mask"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:33057:1: 33074:2",
  "src": "pub fn _mm256_cmp_epi64_mask<const IMM3: _MM_CMPINT_ENUM>(a: __m256i, b: __m256i) -> __mmask8 {\n    unsafe {\n        static_assert_uimm_bits!(IMM3, 3);\n        let a = a.as_i64x4();\n        let b = b.as_i64x4();\n        let r = match IMM3 {\n            0 => simd_eq(a, b),\n            1 => simd_lt(a, b),\n            2 => simd_le(a, b),\n            3 => i64x4::ZERO,\n            4 => simd_ne(a, b),\n            5 => simd_ge(a, b),\n            6 => simd_gt(a, b),\n            _ => i64x4::splat(-1),\n        };\n        simd_bitmask(r)\n    }\n}",
  "mir": "fn core_arch::x86::avx512f::_mm256_cmp_epi64_mask(_1: core_arch::x86::__m256i, _2: core_arch::x86::__m256i) -> u8 {\n    let mut _0: u8;\n    let  _3: core_arch::simd::i64x4;\n    let  _4: core_arch::simd::i64x4;\n    let  _5: core_arch::simd::i64x4;\n    let mut _6: core_arch::simd::i64x4;\n    debug a => _1;\n    debug b => _2;\n    debug a => _3;\n    debug b => _4;\n    debug r => _5;\n    bb0: {\n        _3 = core_arch::x86::__m256i::as_i64x4(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _4 = core_arch::x86::__m256i::as_i64x4(_2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageLive(_5);\n        switchInt(IMM3) -> [0: bb10, 1: bb9, 2: bb8, 3: bb7, 4: bb6, 5: bb5, 6: bb4, otherwise: bb3];\n    }\n    bb3: {\n        _5 = core_arch::simd::i64x4::splat(-1_i64) -> [return: bb17, unwind unreachable];\n    }\n    bb4: {\n        _5 = intrinsics::simd::simd_gt::<core_arch::simd::i64x4, core_arch::simd::i64x4>(_3, _4) -> [return: bb16, unwind unreachable];\n    }\n    bb5: {\n        _5 = intrinsics::simd::simd_ge::<core_arch::simd::i64x4, core_arch::simd::i64x4>(_3, _4) -> [return: bb15, unwind unreachable];\n    }\n    bb6: {\n        _5 = intrinsics::simd::simd_ne::<core_arch::simd::i64x4, core_arch::simd::i64x4>(_3, _4) -> [return: bb14, unwind unreachable];\n    }\n    bb7: {\n        _5 = core_arch::simd::i64x4::ZERO;\n        goto -> bb17;\n    }\n    bb8: {\n        _5 = intrinsics::simd::simd_le::<core_arch::simd::i64x4, core_arch::simd::i64x4>(_3, _4) -> [return: bb13, unwind unreachable];\n    }\n    bb9: {\n        _5 = intrinsics::simd::simd_lt::<core_arch::simd::i64x4, core_arch::simd::i64x4>(_3, _4) -> [return: bb12, unwind unreachable];\n    }\n    bb10: {\n        _5 = intrinsics::simd::simd_eq::<core_arch::simd::i64x4, core_arch::simd::i64x4>(_3, _4) -> [return: bb11, unwind unreachable];\n    }\n    bb11: {\n        goto -> bb17;\n    }\n    bb12: {\n        goto -> bb17;\n    }\n    bb13: {\n        goto -> bb17;\n    }\n    bb14: {\n        goto -> bb17;\n    }\n    bb15: {\n        goto -> bb17;\n    }\n    bb16: {\n        goto -> bb17;\n    }\n    bb17: {\n        StorageLive(_6);\n        _6 = _5;\n        _0 = intrinsics::simd::simd_bitmask::<core_arch::simd::i64x4, u8>(move _6) -> [return: bb18, unwind unreachable];\n    }\n    bb18: {\n        StorageDead(_6);\n        StorageDead(_5);\n        return;\n    }\n}\n",
  "doc": " Compare packed signed 64-bit integers in a and b based on the comparison operand specified by imm8, and store the results in mask vector k.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_cmp_epi64_mask&expand=701)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}