Return-Path: <linux-clk-owner@vger.kernel.org>
X-Original-To: lists+linux-clk@lfdr.de
Delivered-To: lists+linux-clk@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [23.128.96.18])
	by mail.lfdr.de (Postfix) with ESMTP id EB6703619FA
	for <lists+linux-clk@lfdr.de>; Fri, 16 Apr 2021 08:44:45 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S229555AbhDPGpJ (ORCPT <rfc822;lists+linux-clk@lfdr.de>);
        Fri, 16 Apr 2021 02:45:09 -0400
Received: from mx08-00178001.pphosted.com ([91.207.212.93]:51100 "EHLO
        mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-FAIL)
        by vger.kernel.org with ESMTP id S234935AbhDPGpI (ORCPT
        <rfc822;linux-clk@vger.kernel.org>); Fri, 16 Apr 2021 02:45:08 -0400
Received: from pps.filterd (m0046661.ppops.net [127.0.0.1])
        by mx07-00178001.pphosted.com (8.16.0.43/8.16.0.43) with SMTP id 13G6RoLO011093;
        Fri, 16 Apr 2021 08:44:30 +0200
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; h=subject : to : cc :
 references : from : message-id : date : mime-version : in-reply-to :
 content-type : content-transfer-encoding; s=selector1;
 bh=b0yXKaLLnFkdALNfOd/11N1LNSkEPGBRi5GdlAwNrxM=;
 b=2iMt2jEfD4I2Abcqsa0+rf9USdMPlaALE5GlshdPVQp+iCzPmlmH1AY6xsixsI2d7I66
 GtE70tMEJAqilIgfhBmEtpW9HUjCiItrRIVjl2xbZbPghJePYX1LKCxi0llDrlDAOa0l
 AA9WSFTXpi7R/tixTBAqgR0yeei+oGvQ6Vsp3wkZA2an78lw7N9EHnfEAyWpu9f4jC/H
 xEATAFuaMO92cf1tcld+xOJtlnapPnPfEMC/qITLvJUrMtnvLE3SRlWUwhAXefg6CjYZ
 3j9UAEbUY8Z1vFh/wAR012Cpg6OK9QHtrxJXraVvkUSBIRORkPwkIe25wwSzzWPEpZpo aQ== 
Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35])
        by mx07-00178001.pphosted.com with ESMTP id 37xm4jncrt-1
        (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
        Fri, 16 Apr 2021 08:44:30 +0200
Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20])
        by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id E8ED010002A;
        Fri, 16 Apr 2021 08:44:29 +0200 (CEST)
Received: from Webmail-eu.st.com (sfhdag2node3.st.com [10.75.127.6])
        by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id D941721969E;
        Fri, 16 Apr 2021 08:44:29 +0200 (CEST)
Received: from lmecxl0572.lme.st.com (10.75.127.44) by SFHDAG2NODE3.st.com
 (10.75.127.6) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 16 Apr
 2021 08:44:29 +0200
Subject: Re: [PATCH 2/7] clk: stm32mp1: The dev is always NULL, replace it
 with np
To:     Marek Vasut <marex@denx.de>, <linux-arm-kernel@lists.infradead.org>
CC:     Alexandre Torgue <alexandre.torgue@foss.st.com>,
        Christophe Roullier <christophe.roullier@foss.st.com>,
        Patrice Chotard <patrice.chotard@foss.st.com>,
        Patrick Delaunay <patrick.delaunay@foss.st.com>,
        Stephen Boyd <swboyd@chromium.org>,
        <linux-clk@vger.kernel.org>,
        <linux-stm32@st-md-mailman.stormreply.com>
References: <20210408185731.135511-1-marex@denx.de>
 <20210408185731.135511-3-marex@denx.de>
From:   "gabriel.fernandez@foss.st.com" <gabriel.fernandez@foss.st.com>
Message-ID: <a1768f19-fd80-abd7-03ee-8e47c124a271@foss.st.com>
Date:   Fri, 16 Apr 2021 08:44:28 +0200
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101
 Thunderbird/68.10.0
MIME-Version: 1.0
In-Reply-To: <20210408185731.135511-3-marex@denx.de>
Content-Type: text/plain; charset="utf-8"; format=flowed
Content-Language: en-US
Content-Transfer-Encoding: 7bit
X-Originating-IP: [10.75.127.44]
X-ClientProxiedBy: SFHDAG2NODE2.st.com (10.75.127.5) To SFHDAG2NODE3.st.com
 (10.75.127.6)
X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:6.0.391,18.0.761
 definitions=2021-04-15_11:2021-04-15,2021-04-15 signatures=0
Precedence: bulk
List-ID: <linux-clk.vger.kernel.org>
X-Mailing-List: linux-clk@vger.kernel.org

Hi Marek,

I have a patch-set in progress using $dev (convertion into module driver).

https://patchwork.kernel.org/project/linux-clk/list/?series=421767

Then rebase of your patch, [PATCH 4/7] clk: stm32mp1: Add parent_data to 
ETHRX clock, can be done easily.

Best regards
Gabriel

On 4/8/21 8:57 PM, Marek Vasut wrote:
> Instead of passing around $dev to all the registration functions, which
> is always NULL, pass around struct device_node pointer $np. This way it
> is possible to use of_clk_hw_register*() functions and/or register clock
> with associated $np pointer.
> 
> Signed-off-by: Marek Vasut <marex@denx.de>
> Cc: Alexandre Torgue <alexandre.torgue@foss.st.com>
> Cc: Christophe Roullier <christophe.roullier@foss.st.com>
> Cc: Gabriel Fernandez <gabriel.fernandez@foss.st.com>
> Cc: Patrice Chotard <patrice.chotard@foss.st.com>
> Cc: Patrick Delaunay <patrick.delaunay@foss.st.com>
> Cc: Stephen Boyd <swboyd@chromium.org>
> Cc: linux-clk@vger.kernel.org
> Cc: linux-stm32@st-md-mailman.stormreply.com
> To: linux-arm-kernel@lists.infradead.org
> ---
>   drivers/clk/clk-stm32mp1.c | 56 +++++++++++++++++++-------------------
>   1 file changed, 28 insertions(+), 28 deletions(-)
> 
> diff --git a/drivers/clk/clk-stm32mp1.c b/drivers/clk/clk-stm32mp1.c
> index a7c7f544ee5d..cf5a1d055c5a 100644
> --- a/drivers/clk/clk-stm32mp1.c
> +++ b/drivers/clk/clk-stm32mp1.c
> @@ -317,7 +317,7 @@ struct clock_config {
>   	int num_parents;
>   	unsigned long flags;
>   	void *cfg;
> -	struct clk_hw * (*func)(struct device *dev,
> +	struct clk_hw * (*func)(struct device_node *np,
>   				struct clk_hw_onecell_data *clk_data,
>   				void __iomem *base, spinlock_t *lock,
>   				const struct clock_config *cfg);
> @@ -377,14 +377,14 @@ struct stm32_composite_cfg {
>   };
>   
>   static struct clk_hw *
> -_clk_hw_register_gate(struct device *dev,
> +_clk_hw_register_gate(struct device_node *np,
>   		      struct clk_hw_onecell_data *clk_data,
>   		      void __iomem *base, spinlock_t *lock,
>   		      const struct clock_config *cfg)
>   {
>   	struct gate_cfg *gate_cfg = cfg->cfg;
>   
> -	return clk_hw_register_gate(dev,
> +	return clk_hw_register_gate(NULL,
>   				    cfg->name,
>   				    cfg->parent_name,
>   				    cfg->flags,
> @@ -395,27 +395,27 @@ _clk_hw_register_gate(struct device *dev,
>   }
>   
>   static struct clk_hw *
> -_clk_hw_register_fixed_factor(struct device *dev,
> +_clk_hw_register_fixed_factor(struct device_node *np,
>   			      struct clk_hw_onecell_data *clk_data,
>   			      void __iomem *base, spinlock_t *lock,
>   			      const struct clock_config *cfg)
>   {
>   	struct fixed_factor_cfg *ff_cfg = cfg->cfg;
>   
> -	return clk_hw_register_fixed_factor(dev, cfg->name, cfg->parent_name,
> +	return clk_hw_register_fixed_factor(NULL, cfg->name, cfg->parent_name,
>   					    cfg->flags, ff_cfg->mult,
>   					    ff_cfg->div);
>   }
>   
>   static struct clk_hw *
> -_clk_hw_register_divider_table(struct device *dev,
> +_clk_hw_register_divider_table(struct device_node *np,
>   			       struct clk_hw_onecell_data *clk_data,
>   			       void __iomem *base, spinlock_t *lock,
>   			       const struct clock_config *cfg)
>   {
>   	struct div_cfg *div_cfg = cfg->cfg;
>   
> -	return clk_hw_register_divider_table(dev,
> +	return clk_hw_register_divider_table(NULL,
>   					     cfg->name,
>   					     cfg->parent_name,
>   					     cfg->flags,
> @@ -428,14 +428,14 @@ _clk_hw_register_divider_table(struct device *dev,
>   }
>   
>   static struct clk_hw *
> -_clk_hw_register_mux(struct device *dev,
> +_clk_hw_register_mux(struct device_node *np,
>   		     struct clk_hw_onecell_data *clk_data,
>   		     void __iomem *base, spinlock_t *lock,
>   		     const struct clock_config *cfg)
>   {
>   	struct mux_cfg *mux_cfg = cfg->cfg;
>   
> -	return clk_hw_register_mux(dev, cfg->name, cfg->parent_names,
> +	return clk_hw_register_mux(NULL, cfg->name, cfg->parent_names,
>   				   cfg->num_parents, cfg->flags,
>   				   mux_cfg->reg_off + base, mux_cfg->shift,
>   				   mux_cfg->width, mux_cfg->mux_flags, lock);
> @@ -570,7 +570,7 @@ _get_stm32_gate(void __iomem *base,
>   }
>   
>   static struct clk_hw *
> -clk_stm32_register_gate_ops(struct device *dev,
> +clk_stm32_register_gate_ops(struct device_node *np,
>   			    const char *name,
>   			    const char *parent_name,
>   			    unsigned long flags,
> @@ -598,7 +598,7 @@ clk_stm32_register_gate_ops(struct device *dev,
>   
>   	hw->init = &init;
>   
> -	ret = clk_hw_register(dev, hw);
> +	ret = clk_hw_register(NULL, hw);
>   	if (ret)
>   		hw = ERR_PTR(ret);
>   
> @@ -606,7 +606,7 @@ clk_stm32_register_gate_ops(struct device *dev,
>   }
>   
>   static struct clk_hw *
> -clk_stm32_register_composite(struct device *dev,
> +clk_stm32_register_composite(struct device_node *np,
>   			     const char *name, const char * const *parent_names,
>   			     int num_parents, void __iomem *base,
>   			     const struct stm32_composite_cfg *cfg,
> @@ -655,7 +655,7 @@ clk_stm32_register_composite(struct device *dev,
>   		}
>   	}
>   
> -	return clk_hw_register_composite(dev, name, parent_names, num_parents,
> +	return clk_hw_register_composite(NULL, name, parent_names, num_parents,
>   				       mux_hw, mux_ops, div_hw, div_ops,
>   				       gate_hw, gate_ops, flags);
>   }
> @@ -863,7 +863,7 @@ static const struct clk_ops pll_ops = {
>   	.is_enabled	= pll_is_enabled,
>   };
>   
> -static struct clk_hw *clk_register_pll(struct device *dev, const char *name,
> +static struct clk_hw *clk_register_pll(struct device_node *np, const char *name,
>   				       const char *parent_name,
>   				       void __iomem *reg,
>   				       unsigned long flags,
> @@ -889,7 +889,7 @@ static struct clk_hw *clk_register_pll(struct device *dev, const char *name,
>   	element->lock = lock;
>   
>   	hw = &element->hw;
> -	err = clk_hw_register(dev, hw);
> +	err = clk_hw_register(NULL, hw);
>   
>   	if (err) {
>   		kfree(element);
> @@ -993,7 +993,7 @@ static const struct clk_ops timer_ker_ops = {
>   
>   };
>   
> -static struct clk_hw *clk_register_cktim(struct device *dev, const char *name,
> +static struct clk_hw *clk_register_cktim(struct device_node *np, const char *name,
>   					 const char *parent_name,
>   					 unsigned long flags,
>   					 void __iomem *apbdiv,
> @@ -1021,7 +1021,7 @@ static struct clk_hw *clk_register_cktim(struct device *dev, const char *name,
>   	tim_ker->timpre = timpre;
>   
>   	hw = &tim_ker->hw;
> -	err = clk_hw_register(dev, hw);
> +	err = clk_hw_register(NULL, hw);
>   
>   	if (err) {
>   		kfree(tim_ker);
> @@ -1035,14 +1035,14 @@ struct stm32_pll_cfg {
>   	u32 offset;
>   };
>   
> -static struct clk_hw *_clk_register_pll(struct device *dev,
> +static struct clk_hw *_clk_register_pll(struct device_node *np,
>   					struct clk_hw_onecell_data *clk_data,
>   					void __iomem *base, spinlock_t *lock,
>   					const struct clock_config *cfg)
>   {
>   	struct stm32_pll_cfg *stm_pll_cfg = cfg->cfg;
>   
> -	return clk_register_pll(dev, cfg->name, cfg->parent_name,
> +	return clk_register_pll(np, cfg->name, cfg->parent_name,
>   				base + stm_pll_cfg->offset, cfg->flags, lock);
>   }
>   
> @@ -1051,25 +1051,25 @@ struct stm32_cktim_cfg {
>   	u32 offset_timpre;
>   };
>   
> -static struct clk_hw *_clk_register_cktim(struct device *dev,
> +static struct clk_hw *_clk_register_cktim(struct device_node *np,
>   					  struct clk_hw_onecell_data *clk_data,
>   					  void __iomem *base, spinlock_t *lock,
>   					  const struct clock_config *cfg)
>   {
>   	struct stm32_cktim_cfg *cktim_cfg = cfg->cfg;
>   
> -	return clk_register_cktim(dev, cfg->name, cfg->parent_name, cfg->flags,
> +	return clk_register_cktim(np, cfg->name, cfg->parent_name, cfg->flags,
>   				  cktim_cfg->offset_apbdiv + base,
>   				  cktim_cfg->offset_timpre + base, lock);
>   }
>   
>   static struct clk_hw *
> -_clk_stm32_register_gate(struct device *dev,
> +_clk_stm32_register_gate(struct device_node *np,
>   			 struct clk_hw_onecell_data *clk_data,
>   			 void __iomem *base, spinlock_t *lock,
>   			 const struct clock_config *cfg)
>   {
> -	return clk_stm32_register_gate_ops(dev,
> +	return clk_stm32_register_gate_ops(np,
>   				    cfg->name,
>   				    cfg->parent_name,
>   				    cfg->flags,
> @@ -1079,12 +1079,12 @@ _clk_stm32_register_gate(struct device *dev,
>   }
>   
>   static struct clk_hw *
> -_clk_stm32_register_composite(struct device *dev,
> +_clk_stm32_register_composite(struct device_node *np,
>   			      struct clk_hw_onecell_data *clk_data,
>   			      void __iomem *base, spinlock_t *lock,
>   			      const struct clock_config *cfg)
>   {
> -	return clk_stm32_register_composite(dev, cfg->name, cfg->parent_names,
> +	return clk_stm32_register_composite(np, cfg->name, cfg->parent_names,
>   					    cfg->num_parents, base, cfg->cfg,
>   					    cfg->flags, lock);
>   }
> @@ -2020,7 +2020,7 @@ static const struct of_device_id stm32mp1_match_data[] = {
>   	{ }
>   };
>   
> -static int stm32_register_hw_clk(struct device *dev,
> +static int stm32_register_hw_clk(struct device_node *np,
>   				 struct clk_hw_onecell_data *clk_data,
>   				 void __iomem *base, spinlock_t *lock,
>   				 const struct clock_config *cfg)
> @@ -2031,7 +2031,7 @@ static int stm32_register_hw_clk(struct device *dev,
>   	hws = clk_data->hws;
>   
>   	if (cfg->func)
> -		hw = (*cfg->func)(dev, clk_data, base, lock, cfg);
> +		hw = (*cfg->func)(np, clk_data, base, lock, cfg);
>   
>   	if (IS_ERR(hw)) {
>   		pr_err("Unable to register %s\n", cfg->name);
> @@ -2077,7 +2077,7 @@ static int stm32_rcc_init(struct device_node *np,
>   		hws[n] = ERR_PTR(-ENOENT);
>   
>   	for (n = 0; n < data->num; n++) {
> -		err = stm32_register_hw_clk(NULL, clk_data, base, &rlock,
> +		err = stm32_register_hw_clk(np, clk_data, base, &rlock,
>   					    &data->cfg[n]);
>   		if (err) {
>   			pr_err("%s: can't register  %s\n", __func__,
> 
