--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

D:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml toplevel.twx toplevel.ncd -o toplevel.twr toplevel.pcf

Design file:              toplevel.ncd
Physical constraint file: toplevel.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btn0        |    5.371(R)|      SLOW  |   -3.246(R)|      FAST  |clk100            |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
anodes<0>   |         3.399(R)|      SLOW  |         1.904(R)|      FAST  |clk100            |   0.000|
anodes<1>   |         3.524(R)|      SLOW  |         1.973(R)|      FAST  |clk100            |   0.000|
anodes<2>   |         3.244(R)|      SLOW  |         1.800(R)|      FAST  |clk100            |   0.000|
anodes<3>   |         3.332(R)|      SLOW  |         1.857(R)|      FAST  |clk100            |   0.000|
led<0>      |         5.548(R)|      SLOW  |         3.099(R)|      FAST  |clk100            |   0.000|
led<1>      |         5.667(R)|      SLOW  |         3.174(R)|      FAST  |clk100            |   0.000|
led<2>      |         5.595(R)|      SLOW  |         3.067(R)|      FAST  |clk100            |   0.000|
led<3>      |         5.602(R)|      SLOW  |         3.066(R)|      FAST  |clk100            |   0.000|
led<4>      |         5.222(R)|      SLOW  |         2.844(R)|      FAST  |clk100            |   0.000|
led<5>      |         5.286(R)|      SLOW  |         2.831(R)|      FAST  |clk100            |   0.000|
led<6>      |         5.452(R)|      SLOW  |         2.919(R)|      FAST  |clk100            |   0.000|
led<7>      |         5.382(R)|      SLOW  |         2.877(R)|      FAST  |clk100            |   0.000|
sevenseg<1> |         7.094(R)|      SLOW  |         3.459(R)|      FAST  |clk100            |   0.000|
sevenseg<2> |         6.585(R)|      SLOW  |         3.135(R)|      FAST  |clk100            |   0.000|
sevenseg<3> |         6.724(R)|      SLOW  |         3.229(R)|      FAST  |clk100            |   0.000|
sevenseg<6> |         6.980(R)|      SLOW  |         3.292(R)|      FAST  |clk100            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.548|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Oct 11 16:42:35 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 124 MB



