
---------- Begin Simulation Statistics ----------
final_tick                               120713698000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 434665                       # Simulator instruction rate (inst/s)
host_mem_usage                                 709248                       # Number of bytes of host memory used
host_op_rate                                   439543                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   230.06                       # Real time elapsed on the host
host_tick_rate                              524699499                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101122354                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.120714                       # Number of seconds simulated
sim_ticks                                120713698000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.795924                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4080379                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4811999                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 20                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            345766                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5095492                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102844                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          675285                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           572441                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6503103                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312738                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        35005                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101122354                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.207137                       # CPI: cycles per instruction
system.cpu.discardedOps                        950754                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48867895                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40535654                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6257644                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4795835                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.828406                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        120713698                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55111288     54.50%     54.50% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            282752      0.28%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            266991      0.26%     55.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            163440      0.16%     55.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           505318      0.50%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            36718      0.04%     55.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         10949      0.01%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::MemRead               38138372     37.72%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6383088      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101122354                       # Class of committed instruction
system.cpu.tickCycles                       115917863                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5780                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11745                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2793                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       102766                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1219                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       205658                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1222                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 120713698000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2272                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3898                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1768                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3805                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3805                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2272                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        17820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  17820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5107200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5107200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6077                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6077    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6077                       # Request fanout histogram
system.membus.respLayer1.occupancy          203253250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           136481750                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 120713698000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             78783                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        67645                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         7341                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           34498                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            24110                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           24110                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7405                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        71378                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        22151                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       286400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                308551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      7549952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     81528320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               89078272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            6719                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1995776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           109612                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.036666                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.188086                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 105596     96.34%     96.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4013      3.66%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             109612                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1343066000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1623325970                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         125888996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 120713698000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 6609                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                90185                       # number of demand (read+write) hits
system.l2.demand_hits::total                    96794                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                6609                       # number of overall hits
system.l2.overall_hits::.cpu.data               90185                       # number of overall hits
system.l2.overall_hits::total                   96794                       # number of overall hits
system.l2.demand_misses::.cpu.inst                796                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5303                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6099                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               796                       # number of overall misses
system.l2.overall_misses::.cpu.data              5303                       # number of overall misses
system.l2.overall_misses::total                  6099                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    121772000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    758760000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        880532000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    121772000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    758760000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       880532000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             7405                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            95488                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               102893                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            7405                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           95488                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              102893                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.107495                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.055536                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059275                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.107495                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.055536                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059275                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 152979.899497                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 143081.274750                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 144373.175930                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 152979.899497                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 143081.274750                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 144373.175930                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3898                       # number of writebacks
system.l2.writebacks::total                      3898                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  22                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 22                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           795                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5282                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6077                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          795                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6077                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    105747000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    650658000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    756405000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    105747000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    650658000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    756405000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.107360                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.055316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059061                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.107360                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.055316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.059061                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 133015.094340                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 123184.021204                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 124470.133289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 133015.094340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 123184.021204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 124470.133289                       # average overall mshr miss latency
system.l2.replacements                           6719                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        63747                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            63747                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        63747                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        63747                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         5694                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5694                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         5694                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5694                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          169                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           169                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             20305                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 20305                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3805                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3805                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    533802000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     533802000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         24110                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             24110                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.157818                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.157818                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 140289.618922                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 140289.618922                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3805                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3805                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    457702000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    457702000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.157818                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.157818                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 120289.618922                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 120289.618922                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           6609                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               6609                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          796                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              796                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    121772000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    121772000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         7405                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7405                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.107495                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.107495                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 152979.899497                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 152979.899497                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          795                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          795                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    105747000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    105747000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.107360                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.107360                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 133015.094340                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 133015.094340                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         69880                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             69880                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1498                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1498                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    224958000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    224958000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        71378                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         71378                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.020987                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.020987                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 150172.229640                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 150172.229640                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           21                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           21                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1477                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1477                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    192956000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    192956000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.020693                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.020693                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 130640.487475                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 130640.487475                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 120713698000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.927723                       # Cycle average of tags in use
system.l2.tags.total_refs                      202674                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6975                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     29.057204                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    122000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.001333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        17.167106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       220.759285                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.070318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.067059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.862341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999718                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          175                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1629895                       # Number of tag accesses
system.l2.tags.data_accesses                  1629895                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 120713698000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         407040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2704384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3111424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       407040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        407040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1995776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1995776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6077                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3898                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3898                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           3371945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          22403290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              25775236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      3371945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3371945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       16533136                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             16533136                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       16533136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3371945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         22403290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             42308372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     31184.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      6360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     40322.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004291865250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1363                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1363                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               86606                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29824                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6077                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3898                       # Number of write requests accepted
system.mem_ctrls.readBursts                     48616                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31184                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1934                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2416                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1806297250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  233410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2681584750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38693.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57443.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    41611                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   27728                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 48616                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31184                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    5677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8496                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    586.327684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   509.231165                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.034989                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          585      6.89%      6.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           32      0.38%      7.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           24      0.28%      7.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          402      4.73%     12.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5585     65.74%     78.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           17      0.20%     78.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      0.14%     78.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          282      3.32%     81.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1557     18.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8496                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1363                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.237711                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     79.912401                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1339     98.24%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           18      1.32%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.07%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            4      0.29%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1363                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1363                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      22.856200                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     22.520826                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.871449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              213     15.63%     15.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               14      1.03%     16.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               23      1.69%     18.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      1.17%     19.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.81%     20.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               14      1.03%     21.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               18      1.32%     22.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               18      1.32%     23.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              942     69.11%     93.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               14      1.03%     94.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.51%     94.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               13      0.95%     95.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               10      0.73%     96.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.15%     96.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.15%     96.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                6      0.44%     97.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               26      1.91%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.07%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.07%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                2      0.15%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.07%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                1      0.07%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                6      0.44%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                1      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54                1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1363                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2987648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  123776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1993792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3111424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1995776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        16.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     25.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     16.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  120633322000                       # Total gap between requests
system.mem_ctrls.avgGap                   12093566.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       407040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2580608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1993792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 3371945.410867953207                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 21377921.832864403725                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 16516700.532196437940                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         6360                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        42256                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        31184                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    388514000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2293070750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2770327073500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     61087.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54266.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  88838092.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             36249780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             19267215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           205460640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           94675140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9528763920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6152059590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      41173378560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        57209854845                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        473.930099                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 106973119750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4030780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9709798250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             24411660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             12975105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           127848840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           67943520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9528763920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5005191090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      42139162560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        56906296695                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        471.415404                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 109497534000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4030780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7185384000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    120713698000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 120713698000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13897694                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13897694                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13897694                       # number of overall hits
system.cpu.icache.overall_hits::total        13897694                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7405                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7405                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7405                       # number of overall misses
system.cpu.icache.overall_misses::total          7405                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    333124000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    333124000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    333124000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    333124000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13905099                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13905099                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13905099                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13905099                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000533                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000533                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000533                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000533                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44986.360567                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44986.360567                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44986.360567                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44986.360567                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         7341                       # number of writebacks
system.cpu.icache.writebacks::total              7341                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         7405                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7405                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7405                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7405                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    318314000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    318314000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    318314000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    318314000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000533                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000533                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000533                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000533                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42986.360567                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42986.360567                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42986.360567                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42986.360567                       # average overall mshr miss latency
system.cpu.icache.replacements                   7341                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13897694                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13897694                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7405                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7405                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    333124000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    333124000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13905099                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13905099                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000533                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000533                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44986.360567                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44986.360567                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7405                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7405                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    318314000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    318314000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000533                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000533                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42986.360567                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42986.360567                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 120713698000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.994677                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13905099                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7405                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1877.798650                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            143000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.994677                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999917                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999917                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27817603                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27817603                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120713698000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 120713698000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 120713698000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43759868                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43759868                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43768541                       # number of overall hits
system.cpu.dcache.overall_hits::total        43768541                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       107937                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         107937                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       107971                       # number of overall misses
system.cpu.dcache.overall_misses::total        107971                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4044534000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4044534000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4044534000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4044534000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43867805                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43867805                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43876512                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43876512                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002461                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002461                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002461                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002461                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 37471.247116                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37471.247116                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37459.447444                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37459.447444                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        63747                       # number of writebacks
system.cpu.dcache.writebacks::total             63747                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        12467                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12467                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12467                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12467                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        95470                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        95470                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        95488                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        95488                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3250118000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3250118000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3252107000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3252107000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002176                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002176                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002176                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002176                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34043.343459                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34043.343459                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 34057.755948                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34057.755948                       # average overall mshr miss latency
system.cpu.dcache.replacements                  95424                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37463145                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37463145                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        79830                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         79830                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2631531000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2631531000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37542975                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37542975                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002126                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002126                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32964.186396                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32964.186396                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         8470                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8470                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        71360                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        71360                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2199012000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2199012000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001901                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001901                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30815.751121                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30815.751121                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6296723                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6296723                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        28107                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        28107                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1413003000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1413003000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6324830                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6324830                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004444                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004444                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50272.280926                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50272.280926                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         3997                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3997                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        24110                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        24110                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1051106000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1051106000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003812                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003812                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 43596.267109                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43596.267109                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8673                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8673                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           34                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           34                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8707                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8707                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.003905                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.003905                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           18                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           18                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1989000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1989000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.002067                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002067                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       110500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       110500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 120713698000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.983730                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43864361                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             95488                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            459.370403                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            315000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.983730                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999746                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999746                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          87849176                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         87849176                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 120713698000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 120713698000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
