{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 05 14:02:03 2014 " "Info: Processing started: Tue Aug 05 14:02:03 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FPGACONTROL -c FPGACONTROL --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FPGACONTROL -c FPGACONTROL --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst30\|DATA\[0\]_102 " "Warning: Node \"LATCH_DATA:inst30\|DATA\[0\]_102\" is a latch" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst30\|DATA\[1\]\$latch " "Warning: Node \"LATCH_DATA:inst30\|DATA\[1\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst30\|DATA\[3\]\$latch " "Warning: Node \"LATCH_DATA:inst30\|DATA\[3\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst30\|DATA\[6\]\$latch " "Warning: Node \"LATCH_DATA:inst30\|DATA\[6\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst30\|DATA\[9\]\$latch " "Warning: Node \"LATCH_DATA:inst30\|DATA\[9\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst30\|DATA\[7\]\$latch " "Warning: Node \"LATCH_DATA:inst30\|DATA\[7\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst30\|DATA\[4\]\$latch " "Warning: Node \"LATCH_DATA:inst30\|DATA\[4\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst30\|DATA\[0\]\$latch " "Warning: Node \"LATCH_DATA:inst30\|DATA\[0\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst30\|DATA\[2\]\$latch " "Warning: Node \"LATCH_DATA:inst30\|DATA\[2\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst30\|DATA\[5\]\$latch " "Warning: Node \"LATCH_DATA:inst30\|DATA\[5\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst30\|DATA\[8\]\$latch " "Warning: Node \"LATCH_DATA:inst30\|DATA\[8\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst30\|DATA\[10\]\$latch " "Warning: Node \"LATCH_DATA:inst30\|DATA\[10\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst30\|DATA\[11\]\$latch " "Warning: Node \"LATCH_DATA:inst30\|DATA\[11\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst30\|DATA\[12\]\$latch " "Warning: Node \"LATCH_DATA:inst30\|DATA\[12\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst30\|DATA\[13\]\$latch " "Warning: Node \"LATCH_DATA:inst30\|DATA\[13\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst30\|DATA\[14\]\$latch " "Warning: Node \"LATCH_DATA:inst30\|DATA\[14\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst30\|DATA\[15\]\$latch " "Warning: Node \"LATCH_DATA:inst30\|DATA\[15\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "NWE " "Info: Assuming node \"NWE\" is an undefined clock" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 232 -184 -16 248 "NWE" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "NADV " "Info: Assuming node \"NADV\" is an undefined clock" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 168 -152 16 184 "NADV" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "NADV" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "NOE " "Info: Assuming node \"NOE\" is a latch enable. Will not compute fmax for this pin." {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst19 " "Info: Detected gated clock \"inst19\" as buffer" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 248 560 624 296 "inst19" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst\|CS_FREQ_WR_L " "Info: Detected ripple clock \"LATCH_ADDR:inst\|CS_FREQ_WR_L\" as buffer" {  } { { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 13 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst\|CS_FREQ_WR_L" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst\|CS_FREQ_WR_H " "Info: Detected ripple clock \"LATCH_ADDR:inst\|CS_FREQ_WR_H\" as buffer" {  } { { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 15 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst\|CS_FREQ_WR_H" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LATCH_DATA:inst30\|DATA\[0\]~0 " "Info: Detected gated clock \"LATCH_DATA:inst30\|DATA\[0\]~0\" as buffer" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_DATA:inst30\|DATA\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst20 " "Info: Detected gated clock \"inst20\" as buffer" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 184 560 624 232 "inst20" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk1 register phase_acc:inst27\|acc\[1\] register phase_acc:inst27\|acc\[31\] 4.969 ns " "Info: Slack time is 4.969 ns for clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" between source register \"phase_acc:inst27\|acc\[1\]\" and destination register \"phase_acc:inst27\|acc\[31\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "198.77 MHz 5.031 ns " "Info: Fmax is 198.77 MHz (period= 5.031 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.747 ns + Largest register register " "Info: + Largest register to register requirement is 9.747 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 7.757 ns " "Info: + Latch edge is 7.757 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL80M:inst6\|altpll:altpll_component\|_clk1 10.000 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL80M:inst6\|altpll:altpll_component\|_clk1 10.000 ns -2.243 ns  50 " "Info: Clock period of Source clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.011 ns + Largest " "Info: + Largest clock skew is 0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk1 destination 2.334 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" to destination register is 2.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 2.334 ns phase_acc:inst27\|acc\[31\] 3 REG LCFF_X10_Y5_N31 4 " "Info: 3: + IC(0.831 ns) + CELL(0.666 ns) = 2.334 ns; Loc. = LCFF_X10_Y5_N31; Fanout = 4; REG Node = 'phase_acc:inst27\|acc\[31\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[31] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.53 % ) " "Info: Total cell delay = 0.666 ns ( 28.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.668 ns ( 71.47 % ) " "Info: Total interconnect delay = 1.668 ns ( 71.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[31] {} } { 0.000ns 0.837ns 0.831ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk1 source 2.323 ns - Longest register " "Info: - Longest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" to source register is 2.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.666 ns) 2.323 ns phase_acc:inst27\|acc\[1\] 3 REG LCFF_X10_Y6_N3 2 " "Info: 3: + IC(0.820 ns) + CELL(0.666 ns) = 2.323 ns; Loc. = LCFF_X10_Y6_N3; Fanout = 2; REG Node = 'phase_acc:inst27\|acc\[1\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[1] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.67 % ) " "Info: Total cell delay = 0.666 ns ( 28.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.657 ns ( 71.33 % ) " "Info: Total interconnect delay = 1.657 ns ( 71.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.323 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.323 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[1] {} } { 0.000ns 0.837ns 0.820ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[31] {} } { 0.000ns 0.837ns 0.831ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.323 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.323 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[1] {} } { 0.000ns 0.837ns 0.820ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[31] {} } { 0.000ns 0.837ns 0.831ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.323 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.323 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[1] {} } { 0.000ns 0.837ns 0.820ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.778 ns - Longest register register " "Info: - Longest register to register delay is 4.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns phase_acc:inst27\|acc\[1\] 1 REG LCFF_X10_Y6_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y6_N3; Fanout = 2; REG Node = 'phase_acc:inst27\|acc\[1\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase_acc:inst27|acc[1] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.621 ns) 1.373 ns phase_acc:inst27\|acc\[1\]~35 2 COMB LCCOMB_X10_Y6_N2 2 " "Info: 2: + IC(0.752 ns) + CELL(0.621 ns) = 1.373 ns; Loc. = LCCOMB_X10_Y6_N2; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[1\]~35'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.373 ns" { phase_acc:inst27|acc[1] phase_acc:inst27|acc[1]~35 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.459 ns phase_acc:inst27\|acc\[2\]~37 3 COMB LCCOMB_X10_Y6_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.459 ns; Loc. = LCCOMB_X10_Y6_N4; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[2\]~37'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[1]~35 phase_acc:inst27|acc[2]~37 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.545 ns phase_acc:inst27\|acc\[3\]~39 4 COMB LCCOMB_X10_Y6_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.545 ns; Loc. = LCCOMB_X10_Y6_N6; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[3\]~39'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[2]~37 phase_acc:inst27|acc[3]~39 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.631 ns phase_acc:inst27\|acc\[4\]~41 5 COMB LCCOMB_X10_Y6_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.631 ns; Loc. = LCCOMB_X10_Y6_N8; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[4\]~41'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[3]~39 phase_acc:inst27|acc[4]~41 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.717 ns phase_acc:inst27\|acc\[5\]~43 6 COMB LCCOMB_X10_Y6_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.717 ns; Loc. = LCCOMB_X10_Y6_N10; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[5\]~43'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[4]~41 phase_acc:inst27|acc[5]~43 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.803 ns phase_acc:inst27\|acc\[6\]~45 7 COMB LCCOMB_X10_Y6_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.803 ns; Loc. = LCCOMB_X10_Y6_N12; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[6\]~45'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[5]~43 phase_acc:inst27|acc[6]~45 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.993 ns phase_acc:inst27\|acc\[7\]~47 8 COMB LCCOMB_X10_Y6_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.190 ns) = 1.993 ns; Loc. = LCCOMB_X10_Y6_N14; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[7\]~47'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { phase_acc:inst27|acc[6]~45 phase_acc:inst27|acc[7]~47 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.079 ns phase_acc:inst27\|acc\[8\]~49 9 COMB LCCOMB_X10_Y6_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.079 ns; Loc. = LCCOMB_X10_Y6_N16; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[8\]~49'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[7]~47 phase_acc:inst27|acc[8]~49 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.165 ns phase_acc:inst27\|acc\[9\]~51 10 COMB LCCOMB_X10_Y6_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.165 ns; Loc. = LCCOMB_X10_Y6_N18; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[9\]~51'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[8]~49 phase_acc:inst27|acc[9]~51 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.251 ns phase_acc:inst27\|acc\[10\]~53 11 COMB LCCOMB_X10_Y6_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.251 ns; Loc. = LCCOMB_X10_Y6_N20; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[10\]~53'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[9]~51 phase_acc:inst27|acc[10]~53 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.337 ns phase_acc:inst27\|acc\[11\]~55 12 COMB LCCOMB_X10_Y6_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.337 ns; Loc. = LCCOMB_X10_Y6_N22; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[11\]~55'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[10]~53 phase_acc:inst27|acc[11]~55 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.423 ns phase_acc:inst27\|acc\[12\]~57 13 COMB LCCOMB_X10_Y6_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.423 ns; Loc. = LCCOMB_X10_Y6_N24; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[12\]~57'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[11]~55 phase_acc:inst27|acc[12]~57 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.509 ns phase_acc:inst27\|acc\[13\]~59 14 COMB LCCOMB_X10_Y6_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.509 ns; Loc. = LCCOMB_X10_Y6_N26; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[13\]~59'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[12]~57 phase_acc:inst27|acc[13]~59 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.595 ns phase_acc:inst27\|acc\[14\]~61 15 COMB LCCOMB_X10_Y6_N28 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.595 ns; Loc. = LCCOMB_X10_Y6_N28; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[14\]~61'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[13]~59 phase_acc:inst27|acc[14]~61 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 2.770 ns phase_acc:inst27\|acc\[15\]~63 16 COMB LCCOMB_X10_Y6_N30 2 " "Info: 16: + IC(0.000 ns) + CELL(0.175 ns) = 2.770 ns; Loc. = LCCOMB_X10_Y6_N30; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[15\]~63'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { phase_acc:inst27|acc[14]~61 phase_acc:inst27|acc[15]~63 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.856 ns phase_acc:inst27\|acc\[16\]~65 17 COMB LCCOMB_X10_Y5_N0 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 2.856 ns; Loc. = LCCOMB_X10_Y5_N0; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[16\]~65'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[15]~63 phase_acc:inst27|acc[16]~65 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.942 ns phase_acc:inst27\|acc\[17\]~67 18 COMB LCCOMB_X10_Y5_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 2.942 ns; Loc. = LCCOMB_X10_Y5_N2; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[17\]~67'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[16]~65 phase_acc:inst27|acc[17]~67 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.028 ns phase_acc:inst27\|acc\[18\]~69 19 COMB LCCOMB_X10_Y5_N4 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.028 ns; Loc. = LCCOMB_X10_Y5_N4; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[18\]~69'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[17]~67 phase_acc:inst27|acc[18]~69 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.114 ns phase_acc:inst27\|acc\[19\]~71 20 COMB LCCOMB_X10_Y5_N6 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.114 ns; Loc. = LCCOMB_X10_Y5_N6; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[19\]~71'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[18]~69 phase_acc:inst27|acc[19]~71 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.200 ns phase_acc:inst27\|acc\[20\]~73 21 COMB LCCOMB_X10_Y5_N8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.200 ns; Loc. = LCCOMB_X10_Y5_N8; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[20\]~73'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[19]~71 phase_acc:inst27|acc[20]~73 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.286 ns phase_acc:inst27\|acc\[21\]~75 22 COMB LCCOMB_X10_Y5_N10 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.286 ns; Loc. = LCCOMB_X10_Y5_N10; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[21\]~75'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[20]~73 phase_acc:inst27|acc[21]~75 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.372 ns phase_acc:inst27\|acc\[22\]~77 23 COMB LCCOMB_X10_Y5_N12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.372 ns; Loc. = LCCOMB_X10_Y5_N12; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[22\]~77'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[21]~75 phase_acc:inst27|acc[22]~77 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.562 ns phase_acc:inst27\|acc\[23\]~79 24 COMB LCCOMB_X10_Y5_N14 2 " "Info: 24: + IC(0.000 ns) + CELL(0.190 ns) = 3.562 ns; Loc. = LCCOMB_X10_Y5_N14; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[23\]~79'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { phase_acc:inst27|acc[22]~77 phase_acc:inst27|acc[23]~79 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.648 ns phase_acc:inst27\|acc\[24\]~81 25 COMB LCCOMB_X10_Y5_N16 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 3.648 ns; Loc. = LCCOMB_X10_Y5_N16; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[24\]~81'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[23]~79 phase_acc:inst27|acc[24]~81 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.734 ns phase_acc:inst27\|acc\[25\]~83 26 COMB LCCOMB_X10_Y5_N18 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 3.734 ns; Loc. = LCCOMB_X10_Y5_N18; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[25\]~83'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[24]~81 phase_acc:inst27|acc[25]~83 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.820 ns phase_acc:inst27\|acc\[26\]~85 27 COMB LCCOMB_X10_Y5_N20 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 3.820 ns; Loc. = LCCOMB_X10_Y5_N20; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[26\]~85'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[25]~83 phase_acc:inst27|acc[26]~85 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.906 ns phase_acc:inst27\|acc\[27\]~87 28 COMB LCCOMB_X10_Y5_N22 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 3.906 ns; Loc. = LCCOMB_X10_Y5_N22; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[27\]~87'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[26]~85 phase_acc:inst27|acc[27]~87 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.992 ns phase_acc:inst27\|acc\[28\]~89 29 COMB LCCOMB_X10_Y5_N24 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 3.992 ns; Loc. = LCCOMB_X10_Y5_N24; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[28\]~89'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[27]~87 phase_acc:inst27|acc[28]~89 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.078 ns phase_acc:inst27\|acc\[29\]~91 30 COMB LCCOMB_X10_Y5_N26 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 4.078 ns; Loc. = LCCOMB_X10_Y5_N26; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[29\]~91'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[28]~89 phase_acc:inst27|acc[29]~91 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.164 ns phase_acc:inst27\|acc\[30\]~93 31 COMB LCCOMB_X10_Y5_N28 1 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 4.164 ns; Loc. = LCCOMB_X10_Y5_N28; Fanout = 1; COMB Node = 'phase_acc:inst27\|acc\[30\]~93'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[29]~91 phase_acc:inst27|acc[30]~93 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.670 ns phase_acc:inst27\|acc\[31\]~94 32 COMB LCCOMB_X10_Y5_N30 1 " "Info: 32: + IC(0.000 ns) + CELL(0.506 ns) = 4.670 ns; Loc. = LCCOMB_X10_Y5_N30; Fanout = 1; COMB Node = 'phase_acc:inst27\|acc\[31\]~94'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { phase_acc:inst27|acc[30]~93 phase_acc:inst27|acc[31]~94 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.778 ns phase_acc:inst27\|acc\[31\] 33 REG LCFF_X10_Y5_N31 4 " "Info: 33: + IC(0.000 ns) + CELL(0.108 ns) = 4.778 ns; Loc. = LCFF_X10_Y5_N31; Fanout = 4; REG Node = 'phase_acc:inst27\|acc\[31\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { phase_acc:inst27|acc[31]~94 phase_acc:inst27|acc[31] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.026 ns ( 84.26 % ) " "Info: Total cell delay = 4.026 ns ( 84.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.752 ns ( 15.74 % ) " "Info: Total interconnect delay = 0.752 ns ( 15.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.778 ns" { phase_acc:inst27|acc[1] phase_acc:inst27|acc[1]~35 phase_acc:inst27|acc[2]~37 phase_acc:inst27|acc[3]~39 phase_acc:inst27|acc[4]~41 phase_acc:inst27|acc[5]~43 phase_acc:inst27|acc[6]~45 phase_acc:inst27|acc[7]~47 phase_acc:inst27|acc[8]~49 phase_acc:inst27|acc[9]~51 phase_acc:inst27|acc[10]~53 phase_acc:inst27|acc[11]~55 phase_acc:inst27|acc[12]~57 phase_acc:inst27|acc[13]~59 phase_acc:inst27|acc[14]~61 phase_acc:inst27|acc[15]~63 phase_acc:inst27|acc[16]~65 phase_acc:inst27|acc[17]~67 phase_acc:inst27|acc[18]~69 phase_acc:inst27|acc[19]~71 phase_acc:inst27|acc[20]~73 phase_acc:inst27|acc[21]~75 phase_acc:inst27|acc[22]~77 phase_acc:inst27|acc[23]~79 phase_acc:inst27|acc[24]~81 phase_acc:inst27|acc[25]~83 phase_acc:inst27|acc[26]~85 phase_acc:inst27|acc[27]~87 phase_acc:inst27|acc[28]~89 phase_acc:inst27|acc[29]~91 phase_acc:inst27|acc[30]~93 phase_acc:inst27|acc[31]~94 phase_acc:inst27|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.778 ns" { phase_acc:inst27|acc[1] {} phase_acc:inst27|acc[1]~35 {} phase_acc:inst27|acc[2]~37 {} phase_acc:inst27|acc[3]~39 {} phase_acc:inst27|acc[4]~41 {} phase_acc:inst27|acc[5]~43 {} phase_acc:inst27|acc[6]~45 {} phase_acc:inst27|acc[7]~47 {} phase_acc:inst27|acc[8]~49 {} phase_acc:inst27|acc[9]~51 {} phase_acc:inst27|acc[10]~53 {} phase_acc:inst27|acc[11]~55 {} phase_acc:inst27|acc[12]~57 {} phase_acc:inst27|acc[13]~59 {} phase_acc:inst27|acc[14]~61 {} phase_acc:inst27|acc[15]~63 {} phase_acc:inst27|acc[16]~65 {} phase_acc:inst27|acc[17]~67 {} phase_acc:inst27|acc[18]~69 {} phase_acc:inst27|acc[19]~71 {} phase_acc:inst27|acc[20]~73 {} phase_acc:inst27|acc[21]~75 {} phase_acc:inst27|acc[22]~77 {} phase_acc:inst27|acc[23]~79 {} phase_acc:inst27|acc[24]~81 {} phase_acc:inst27|acc[25]~83 {} phase_acc:inst27|acc[26]~85 {} phase_acc:inst27|acc[27]~87 {} phase_acc:inst27|acc[28]~89 {} phase_acc:inst27|acc[29]~91 {} phase_acc:inst27|acc[30]~93 {} phase_acc:inst27|acc[31]~94 {} phase_acc:inst27|acc[31] {} } { 0.000ns 0.752ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[31] {} } { 0.000ns 0.837ns 0.831ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.323 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.323 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[1] {} } { 0.000ns 0.837ns 0.820ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.778 ns" { phase_acc:inst27|acc[1] phase_acc:inst27|acc[1]~35 phase_acc:inst27|acc[2]~37 phase_acc:inst27|acc[3]~39 phase_acc:inst27|acc[4]~41 phase_acc:inst27|acc[5]~43 phase_acc:inst27|acc[6]~45 phase_acc:inst27|acc[7]~47 phase_acc:inst27|acc[8]~49 phase_acc:inst27|acc[9]~51 phase_acc:inst27|acc[10]~53 phase_acc:inst27|acc[11]~55 phase_acc:inst27|acc[12]~57 phase_acc:inst27|acc[13]~59 phase_acc:inst27|acc[14]~61 phase_acc:inst27|acc[15]~63 phase_acc:inst27|acc[16]~65 phase_acc:inst27|acc[17]~67 phase_acc:inst27|acc[18]~69 phase_acc:inst27|acc[19]~71 phase_acc:inst27|acc[20]~73 phase_acc:inst27|acc[21]~75 phase_acc:inst27|acc[22]~77 phase_acc:inst27|acc[23]~79 phase_acc:inst27|acc[24]~81 phase_acc:inst27|acc[25]~83 phase_acc:inst27|acc[26]~85 phase_acc:inst27|acc[27]~87 phase_acc:inst27|acc[28]~89 phase_acc:inst27|acc[29]~91 phase_acc:inst27|acc[30]~93 phase_acc:inst27|acc[31]~94 phase_acc:inst27|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.778 ns" { phase_acc:inst27|acc[1] {} phase_acc:inst27|acc[1]~35 {} phase_acc:inst27|acc[2]~37 {} phase_acc:inst27|acc[3]~39 {} phase_acc:inst27|acc[4]~41 {} phase_acc:inst27|acc[5]~43 {} phase_acc:inst27|acc[6]~45 {} phase_acc:inst27|acc[7]~47 {} phase_acc:inst27|acc[8]~49 {} phase_acc:inst27|acc[9]~51 {} phase_acc:inst27|acc[10]~53 {} phase_acc:inst27|acc[11]~55 {} phase_acc:inst27|acc[12]~57 {} phase_acc:inst27|acc[13]~59 {} phase_acc:inst27|acc[14]~61 {} phase_acc:inst27|acc[15]~63 {} phase_acc:inst27|acc[16]~65 {} phase_acc:inst27|acc[17]~67 {} phase_acc:inst27|acc[18]~69 {} phase_acc:inst27|acc[19]~71 {} phase_acc:inst27|acc[20]~73 {} phase_acc:inst27|acc[21]~75 {} phase_acc:inst27|acc[22]~77 {} phase_acc:inst27|acc[23]~79 {} phase_acc:inst27|acc[24]~81 {} phase_acc:inst27|acc[25]~83 {} phase_acc:inst27|acc[26]~85 {} phase_acc:inst27|acc[27]~87 {} phase_acc:inst27|acc[28]~89 {} phase_acc:inst27|acc[29]~91 {} phase_acc:inst27|acc[30]~93 {} phase_acc:inst27|acc[31]~94 {} phase_acc:inst27|acc[31] {} } { 0.000ns 0.752ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk2 register phase_acc:inst27\|acc\[30\] memory RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a4~portb_address_reg8 15 ps " "Info: Slack time is 15 ps for clock \"PLL80M:inst6\|altpll:altpll_component\|_clk2\" between source register \"phase_acc:inst27\|acc\[30\]\" and destination memory \"RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a4~portb_address_reg8\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.293 ns + Largest register memory " "Info: + Largest register to memory requirement is 2.293 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.500 ns + " "Info: + Setup relationship between source and destination is 2.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.257 ns " "Info: + Latch edge is 10.257 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL80M:inst6\|altpll:altpll_component\|_clk2 10.000 ns 0.257 ns  50 " "Info: Clock period of Destination clock \"PLL80M:inst6\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.257 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 7.757 ns " "Info: - Launch edge is 7.757 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL80M:inst6\|altpll:altpll_component\|_clk1 10.000 ns -2.243 ns  50 " "Info: Clock period of Source clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.143 ns + Largest " "Info: + Largest clock skew is 0.143 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk2 destination 2.477 ns + Shortest memory " "Info: + Shortest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk2\" to destination memory is 2.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G2 67 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 67; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.878 ns) 2.477 ns RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a4~portb_address_reg8 3 MEM M4K_X11_Y5 4 " "Info: 3: + IC(0.762 ns) + CELL(0.878 ns) = 2.477 ns; Loc. = M4K_X11_Y5; Fanout = 4; MEM Node = 'RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a4~portb_address_reg8'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 } "NODE_NAME" } } { "db/altsyncram_acr1.tdf" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/db/altsyncram_acr1.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.878 ns ( 35.45 % ) " "Info: Total cell delay = 0.878 ns ( 35.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.599 ns ( 64.55 % ) " "Info: Total interconnect delay = 1.599 ns ( 64.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 {} } { 0.000ns 0.837ns 0.762ns } { 0.000ns 0.000ns 0.878ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk1 source 2.334 ns - Longest register " "Info: - Longest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" to source register is 2.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 2.334 ns phase_acc:inst27\|acc\[30\] 3 REG LCFF_X10_Y5_N29 4 " "Info: 3: + IC(0.831 ns) + CELL(0.666 ns) = 2.334 ns; Loc. = LCFF_X10_Y5_N29; Fanout = 4; REG Node = 'phase_acc:inst27\|acc\[30\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[30] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.53 % ) " "Info: Total cell delay = 0.666 ns ( 28.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.668 ns ( 71.47 % ) " "Info: Total interconnect delay = 1.668 ns ( 71.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[30] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[30] {} } { 0.000ns 0.837ns 0.831ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 {} } { 0.000ns 0.837ns 0.762ns } { 0.000ns 0.000ns 0.878ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[30] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[30] {} } { 0.000ns 0.837ns 0.831ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns - " "Info: - Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_acr1.tdf" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/db/altsyncram_acr1.tdf" 162 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 {} } { 0.000ns 0.837ns 0.762ns } { 0.000ns 0.000ns 0.878ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[30] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[30] {} } { 0.000ns 0.837ns 0.831ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.278 ns - Longest register memory " "Info: - Longest register to memory delay is 2.278 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns phase_acc:inst27\|acc\[30\] 1 REG LCFF_X10_Y5_N29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y5_N29; Fanout = 4; REG Node = 'phase_acc:inst27\|acc\[30\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase_acc:inst27|acc[30] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.102 ns) + CELL(0.176 ns) 2.278 ns RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a4~portb_address_reg8 2 MEM M4K_X11_Y5 4 " "Info: 2: + IC(2.102 ns) + CELL(0.176 ns) = 2.278 ns; Loc. = M4K_X11_Y5; Fanout = 4; MEM Node = 'RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a4~portb_address_reg8'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.278 ns" { phase_acc:inst27|acc[30] RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 } "NODE_NAME" } } { "db/altsyncram_acr1.tdf" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/db/altsyncram_acr1.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.176 ns ( 7.73 % ) " "Info: Total cell delay = 0.176 ns ( 7.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.102 ns ( 92.27 % ) " "Info: Total interconnect delay = 2.102 ns ( 92.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.278 ns" { phase_acc:inst27|acc[30] RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.278 ns" { phase_acc:inst27|acc[30] {} RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 {} } { 0.000ns 2.102ns } { 0.000ns 0.176ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 {} } { 0.000ns 0.837ns 0.762ns } { 0.000ns 0.000ns 0.878ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[30] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[30] {} } { 0.000ns 0.837ns 0.831ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.278 ns" { phase_acc:inst27|acc[30] RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.278 ns" { phase_acc:inst27|acc[30] {} RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 {} } { 0.000ns 2.102ns } { 0.000ns 0.176ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK25M " "Info: No valid register-to-register data paths exist for clock \"CLK25M\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "NWE register LATCH_DATA:inst30\|DATA\[0\]_102 register TEMP:inst7\|DOUT\[0\] 62.63 MHz 15.968 ns Internal " "Info: Clock \"NWE\" has Internal fmax of 62.63 MHz between source register \"LATCH_DATA:inst30\|DATA\[0\]_102\" and destination register \"TEMP:inst7\|DOUT\[0\]\" (period= 15.968 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.856 ns + Longest register register " "Info: + Longest register to register delay is 3.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LATCH_DATA:inst30\|DATA\[0\]_102 1 REG LCCOMB_X12_Y2_N18 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X12_Y2_N18; Fanout = 27; REG Node = 'LATCH_DATA:inst30\|DATA\[0\]_102'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_DATA:inst30|DATA[0]_102 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.563 ns) + CELL(0.615 ns) 2.178 ns choose1:inst9\|DOUT\[0\]~39 2 COMB LCCOMB_X12_Y4_N4 1 " "Info: 2: + IC(1.563 ns) + CELL(0.615 ns) = 2.178 ns; Loc. = LCCOMB_X12_Y4_N4; Fanout = 1; COMB Node = 'choose1:inst9\|DOUT\[0\]~39'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.178 ns" { LATCH_DATA:inst30|DATA[0]_102 choose1:inst9|DOUT[0]~39 } "NODE_NAME" } } { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.616 ns) 3.164 ns choose1:inst9\|DOUT\[0\]~41 3 COMB LCCOMB_X12_Y4_N0 2 " "Info: 3: + IC(0.370 ns) + CELL(0.616 ns) = 3.164 ns; Loc. = LCCOMB_X12_Y4_N0; Fanout = 2; COMB Node = 'choose1:inst9\|DOUT\[0\]~41'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { choose1:inst9|DOUT[0]~39 choose1:inst9|DOUT[0]~41 } "NODE_NAME" } } { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 3.748 ns TEMP:inst7\|DOUT\[0\]~feeder 4 COMB LCCOMB_X12_Y4_N22 1 " "Info: 4: + IC(0.378 ns) + CELL(0.206 ns) = 3.748 ns; Loc. = LCCOMB_X12_Y4_N22; Fanout = 1; COMB Node = 'TEMP:inst7\|DOUT\[0\]~feeder'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { choose1:inst9|DOUT[0]~41 TEMP:inst7|DOUT[0]~feeder } "NODE_NAME" } } { "TEMP.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/TEMP.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.856 ns TEMP:inst7\|DOUT\[0\] 5 REG LCFF_X12_Y4_N23 2 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.856 ns; Loc. = LCFF_X12_Y4_N23; Fanout = 2; REG Node = 'TEMP:inst7\|DOUT\[0\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { TEMP:inst7|DOUT[0]~feeder TEMP:inst7|DOUT[0] } "NODE_NAME" } } { "TEMP.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/TEMP.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.545 ns ( 40.07 % ) " "Info: Total cell delay = 1.545 ns ( 40.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.311 ns ( 59.93 % ) " "Info: Total interconnect delay = 2.311 ns ( 59.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.856 ns" { LATCH_DATA:inst30|DATA[0]_102 choose1:inst9|DOUT[0]~39 choose1:inst9|DOUT[0]~41 TEMP:inst7|DOUT[0]~feeder TEMP:inst7|DOUT[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "3.856 ns" { LATCH_DATA:inst30|DATA[0]_102 {} choose1:inst9|DOUT[0]~39 {} choose1:inst9|DOUT[0]~41 {} TEMP:inst7|DOUT[0]~feeder {} TEMP:inst7|DOUT[0] {} } { 0.000ns 1.563ns 0.370ns 0.378ns 0.000ns } { 0.000ns 0.615ns 0.616ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.168 ns - Smallest " "Info: - Smallest clock skew is -4.168 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NWE destination 2.759 ns + Shortest register " "Info: + Shortest clock path from clock \"NWE\" to destination register is 2.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NWE 1 CLK PIN_90 18 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 18; CLK Node = 'NWE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 232 -184 -16 248 "NWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.250 ns NWE~clkctrl 2 COMB CLKCTRL_G6 24 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G6; Fanout = 24; COMB Node = 'NWE~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.140 ns" { NWE NWE~clkctrl } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 232 -184 -16 248 "NWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.759 ns TEMP:inst7\|DOUT\[0\] 3 REG LCFF_X12_Y4_N23 2 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.759 ns; Loc. = LCFF_X12_Y4_N23; Fanout = 2; REG Node = 'TEMP:inst7\|DOUT\[0\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { NWE~clkctrl TEMP:inst7|DOUT[0] } "NODE_NAME" } } { "TEMP.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/TEMP.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.37 % ) " "Info: Total cell delay = 1.776 ns ( 64.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 35.63 % ) " "Info: Total interconnect delay = 0.983 ns ( 35.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { NWE NWE~clkctrl TEMP:inst7|DOUT[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.759 ns" { NWE {} NWE~combout {} NWE~clkctrl {} TEMP:inst7|DOUT[0] {} } { 0.000ns 0.000ns 0.140ns 0.843ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NWE source 6.927 ns - Longest register " "Info: - Longest clock path from clock \"NWE\" to source register is 6.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NWE 1 CLK PIN_90 18 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 18; CLK Node = 'NWE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 232 -184 -16 248 "NWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.940 ns) + CELL(0.206 ns) 3.256 ns LATCH_DATA:inst30\|DATA\[0\]~0 2 COMB LCCOMB_X14_Y4_N24 1 " "Info: 2: + IC(1.940 ns) + CELL(0.206 ns) = 3.256 ns; Loc. = LCCOMB_X14_Y4_N24; Fanout = 1; COMB Node = 'LATCH_DATA:inst30\|DATA\[0\]~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.146 ns" { NWE LATCH_DATA:inst30|DATA[0]~0 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.092 ns) + CELL(0.000 ns) 5.348 ns LATCH_DATA:inst30\|DATA\[0\]~0clkctrl 3 COMB CLKCTRL_G7 17 " "Info: 3: + IC(2.092 ns) + CELL(0.000 ns) = 5.348 ns; Loc. = CLKCTRL_G7; Fanout = 17; COMB Node = 'LATCH_DATA:inst30\|DATA\[0\]~0clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { LATCH_DATA:inst30|DATA[0]~0 LATCH_DATA:inst30|DATA[0]~0clkctrl } "NODE_NAME" } } { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.206 ns) 6.927 ns LATCH_DATA:inst30\|DATA\[0\]_102 4 REG LCCOMB_X12_Y2_N18 27 " "Info: 4: + IC(1.373 ns) + CELL(0.206 ns) = 6.927 ns; Loc. = LCCOMB_X12_Y2_N18; Fanout = 27; REG Node = 'LATCH_DATA:inst30\|DATA\[0\]_102'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { LATCH_DATA:inst30|DATA[0]~0clkctrl LATCH_DATA:inst30|DATA[0]_102 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.522 ns ( 21.97 % ) " "Info: Total cell delay = 1.522 ns ( 21.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.405 ns ( 78.03 % ) " "Info: Total interconnect delay = 5.405 ns ( 78.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "6.927 ns" { NWE LATCH_DATA:inst30|DATA[0]~0 LATCH_DATA:inst30|DATA[0]~0clkctrl LATCH_DATA:inst30|DATA[0]_102 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "6.927 ns" { NWE {} NWE~combout {} LATCH_DATA:inst30|DATA[0]~0 {} LATCH_DATA:inst30|DATA[0]~0clkctrl {} LATCH_DATA:inst30|DATA[0]_102 {} } { 0.000ns 0.000ns 1.940ns 2.092ns 1.373ns } { 0.000ns 1.110ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { NWE NWE~clkctrl TEMP:inst7|DOUT[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.759 ns" { NWE {} NWE~combout {} NWE~clkctrl {} TEMP:inst7|DOUT[0] {} } { 0.000ns 0.000ns 0.140ns 0.843ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "6.927 ns" { NWE LATCH_DATA:inst30|DATA[0]~0 LATCH_DATA:inst30|DATA[0]~0clkctrl LATCH_DATA:inst30|DATA[0]_102 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "6.927 ns" { NWE {} NWE~combout {} LATCH_DATA:inst30|DATA[0]~0 {} LATCH_DATA:inst30|DATA[0]~0clkctrl {} LATCH_DATA:inst30|DATA[0]_102 {} } { 0.000ns 0.000ns 1.940ns 2.092ns 1.373ns } { 0.000ns 1.110ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "TEMP.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/TEMP.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } } { "TEMP.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/TEMP.vhd" 19 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.856 ns" { LATCH_DATA:inst30|DATA[0]_102 choose1:inst9|DOUT[0]~39 choose1:inst9|DOUT[0]~41 TEMP:inst7|DOUT[0]~feeder TEMP:inst7|DOUT[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "3.856 ns" { LATCH_DATA:inst30|DATA[0]_102 {} choose1:inst9|DOUT[0]~39 {} choose1:inst9|DOUT[0]~41 {} TEMP:inst7|DOUT[0]~feeder {} TEMP:inst7|DOUT[0] {} } { 0.000ns 1.563ns 0.370ns 0.378ns 0.000ns } { 0.000ns 0.615ns 0.616ns 0.206ns 0.108ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { NWE NWE~clkctrl TEMP:inst7|DOUT[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.759 ns" { NWE {} NWE~combout {} NWE~clkctrl {} TEMP:inst7|DOUT[0] {} } { 0.000ns 0.000ns 0.140ns 0.843ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "6.927 ns" { NWE LATCH_DATA:inst30|DATA[0]~0 LATCH_DATA:inst30|DATA[0]~0clkctrl LATCH_DATA:inst30|DATA[0]_102 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "6.927 ns" { NWE {} NWE~combout {} LATCH_DATA:inst30|DATA[0]~0 {} LATCH_DATA:inst30|DATA[0]~0clkctrl {} LATCH_DATA:inst30|DATA[0]_102 {} } { 0.000ns 0.000ns 1.940ns 2.092ns 1.373ns } { 0.000ns 1.110ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk1 register phase_acc:inst27\|acc\[17\] register phase_acc:inst27\|acc\[17\] 1.155 ns " "Info: Minimum slack time is 1.155 ns for clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" between source register \"phase_acc:inst27\|acc\[17\]\" and destination register \"phase_acc:inst27\|acc\[17\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.157 ns + Shortest register register " "Info: + Shortest register to register delay is 1.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns phase_acc:inst27\|acc\[17\] 1 REG LCFF_X10_Y5_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y5_N3; Fanout = 2; REG Node = 'phase_acc:inst27\|acc\[17\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase_acc:inst27|acc[17] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.615 ns) 1.049 ns phase_acc:inst27\|acc\[17\]~66 2 COMB LCCOMB_X10_Y5_N2 1 " "Info: 2: + IC(0.434 ns) + CELL(0.615 ns) = 1.049 ns; Loc. = LCCOMB_X10_Y5_N2; Fanout = 1; COMB Node = 'phase_acc:inst27\|acc\[17\]~66'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { phase_acc:inst27|acc[17] phase_acc:inst27|acc[17]~66 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.157 ns phase_acc:inst27\|acc\[17\] 3 REG LCFF_X10_Y5_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.157 ns; Loc. = LCFF_X10_Y5_N3; Fanout = 2; REG Node = 'phase_acc:inst27\|acc\[17\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { phase_acc:inst27|acc[17]~66 phase_acc:inst27|acc[17] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.723 ns ( 62.49 % ) " "Info: Total cell delay = 0.723 ns ( 62.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.434 ns ( 37.51 % ) " "Info: Total interconnect delay = 0.434 ns ( 37.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { phase_acc:inst27|acc[17] phase_acc:inst27|acc[17]~66 phase_acc:inst27|acc[17] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "1.157 ns" { phase_acc:inst27|acc[17] {} phase_acc:inst27|acc[17]~66 {} phase_acc:inst27|acc[17] {} } { 0.000ns 0.434ns 0.000ns } { 0.000ns 0.615ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.243 ns " "Info: + Latch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL80M:inst6\|altpll:altpll_component\|_clk1 10.000 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL80M:inst6\|altpll:altpll_component\|_clk1 10.000 ns -2.243 ns  50 " "Info: Clock period of Source clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk1 destination 2.334 ns + Longest register " "Info: + Longest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" to destination register is 2.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 2.334 ns phase_acc:inst27\|acc\[17\] 3 REG LCFF_X10_Y5_N3 2 " "Info: 3: + IC(0.831 ns) + CELL(0.666 ns) = 2.334 ns; Loc. = LCFF_X10_Y5_N3; Fanout = 2; REG Node = 'phase_acc:inst27\|acc\[17\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[17] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.53 % ) " "Info: Total cell delay = 0.666 ns ( 28.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.668 ns ( 71.47 % ) " "Info: Total interconnect delay = 1.668 ns ( 71.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[17] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[17] {} } { 0.000ns 0.837ns 0.831ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk1 source 2.334 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" to source register is 2.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 2.334 ns phase_acc:inst27\|acc\[17\] 3 REG LCFF_X10_Y5_N3 2 " "Info: 3: + IC(0.831 ns) + CELL(0.666 ns) = 2.334 ns; Loc. = LCFF_X10_Y5_N3; Fanout = 2; REG Node = 'phase_acc:inst27\|acc\[17\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[17] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.53 % ) " "Info: Total cell delay = 0.666 ns ( 28.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.668 ns ( 71.47 % ) " "Info: Total interconnect delay = 1.668 ns ( 71.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[17] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[17] {} } { 0.000ns 0.837ns 0.831ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[17] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[17] {} } { 0.000ns 0.837ns 0.831ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[17] {} } { 0.000ns 0.837ns 0.831ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[17] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[17] {} } { 0.000ns 0.837ns 0.831ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[17] {} } { 0.000ns 0.837ns 0.831ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { phase_acc:inst27|acc[17] phase_acc:inst27|acc[17]~66 phase_acc:inst27|acc[17] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "1.157 ns" { phase_acc:inst27|acc[17] {} phase_acc:inst27|acc[17]~66 {} phase_acc:inst27|acc[17] {} } { 0.000ns 0.434ns 0.000ns } { 0.000ns 0.615ns 0.108ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[17] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[17] {} } { 0.000ns 0.837ns 0.831ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[17] {} } { 0.000ns 0.837ns 0.831ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk2 memory RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a0~porta_datain_reg3 memory RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a3~porta_memory_reg0 2.943 ns " "Info: Minimum slack time is 2.943 ns for clock \"PLL80M:inst6\|altpll:altpll_component\|_clk2\" between source memory \"RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a0~porta_datain_reg3\" and destination memory \"RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a3~porta_memory_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.931 ns + Shortest memory memory " "Info: + Shortest memory to memory delay is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a0~porta_datain_reg3 1 MEM M4K_X11_Y3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y3; Fanout = 1; MEM Node = 'RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a0~porta_datain_reg3'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_acr1.tdf" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/db/altsyncram_acr1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.931 ns) 2.931 ns RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a3~porta_memory_reg0 2 MEM M4K_X11_Y3 0 " "Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X11_Y3; Fanout = 0; MEM Node = 'RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a3~porta_memory_reg0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3 RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_acr1.tdf" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/db/altsyncram_acr1.tdf" 131 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.931 ns ( 100.00 % ) " "Info: Total cell delay = 2.931 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3 RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3 {} RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.012 ns - Smallest memory memory " "Info: - Smallest memory to memory requirement is -0.012 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.257 ns " "Info: + Latch edge is 0.257 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL80M:inst6\|altpll:altpll_component\|_clk2 10.000 ns 0.257 ns  50 " "Info: Clock period of Destination clock \"PLL80M:inst6\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.257 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.257 ns " "Info: - Launch edge is 0.257 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL80M:inst6\|altpll:altpll_component\|_clk2 10.000 ns 0.257 ns  50 " "Info: Clock period of Source clock \"PLL80M:inst6\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.257 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns + Smallest " "Info: + Smallest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk2 destination 2.421 ns + Longest memory " "Info: + Longest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk2\" to destination memory is 2.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G2 67 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 67; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.815 ns) 2.421 ns RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a3~porta_memory_reg0 3 MEM M4K_X11_Y3 0 " "Info: 3: + IC(0.769 ns) + CELL(0.815 ns) = 2.421 ns; Loc. = M4K_X11_Y3; Fanout = 0; MEM Node = 'RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a3~porta_memory_reg0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_acr1.tdf" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/db/altsyncram_acr1.tdf" 131 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.815 ns ( 33.66 % ) " "Info: Total cell delay = 0.815 ns ( 33.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.606 ns ( 66.34 % ) " "Info: Total interconnect delay = 1.606 ns ( 66.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.421 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.421 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3~porta_memory_reg0 {} } { 0.000ns 0.837ns 0.769ns } { 0.000ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk2 source 2.440 ns - Shortest memory " "Info: - Shortest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk2\" to source memory is 2.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G2 67 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 67; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.834 ns) 2.440 ns RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a0~porta_datain_reg3 3 MEM M4K_X11_Y3 1 " "Info: 3: + IC(0.769 ns) + CELL(0.834 ns) = 2.440 ns; Loc. = M4K_X11_Y3; Fanout = 1; MEM Node = 'RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a0~porta_datain_reg3'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_acr1.tdf" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/db/altsyncram_acr1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.834 ns ( 34.18 % ) " "Info: Total cell delay = 0.834 ns ( 34.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.606 ns ( 65.82 % ) " "Info: Total interconnect delay = 1.606 ns ( 65.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.440 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.440 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.837ns 0.769ns } { 0.000ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.421 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.421 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3~porta_memory_reg0 {} } { 0.000ns 0.837ns 0.769ns } { 0.000ns 0.000ns 0.815ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.440 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.440 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.837ns 0.769ns } { 0.000ns 0.000ns 0.834ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns - " "Info: - Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_acr1.tdf" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/db/altsyncram_acr1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_acr1.tdf" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/db/altsyncram_acr1.tdf" 131 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.421 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.421 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3~porta_memory_reg0 {} } { 0.000ns 0.837ns 0.769ns } { 0.000ns 0.000ns 0.815ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.440 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.440 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.837ns 0.769ns } { 0.000ns 0.000ns 0.834ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3 RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3 {} RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.421 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.421 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3~porta_memory_reg0 {} } { 0.000ns 0.837ns 0.769ns } { 0.000ns 0.000ns 0.815ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.440 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.440 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.837ns 0.769ns } { 0.000ns 0.000ns 0.834ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "NWE 32 " "Warning: Circuit may not operate. Detected 32 non-operational path(s) clocked by clock \"NWE\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "TEMP:inst7\|DOUT\[11\] FREW:inst1\|74273:inst9\|16 NWE 3.657 ns " "Info: Found hold time violation between source  pin or register \"TEMP:inst7\|DOUT\[11\]\" and destination pin or register \"FREW:inst1\|74273:inst9\|16\" for clock \"NWE\" (Hold time is 3.657 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.617 ns + Largest " "Info: + Largest clock skew is 4.617 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NWE destination 7.373 ns + Longest register " "Info: + Longest clock path from clock \"NWE\" to destination register is 7.373 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NWE 1 CLK PIN_90 18 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 18; CLK Node = 'NWE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 232 -184 -16 248 "NWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.998 ns) + CELL(0.206 ns) 3.314 ns inst20 2 COMB LCCOMB_X15_Y1_N30 1 " "Info: 2: + IC(1.998 ns) + CELL(0.206 ns) = 3.314 ns; Loc. = LCCOMB_X15_Y1_N30; Fanout = 1; COMB Node = 'inst20'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.204 ns" { NWE inst20 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 184 560 624 232 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.555 ns) + CELL(0.000 ns) 5.869 ns inst20~clkctrl 3 COMB CLKCTRL_G0 16 " "Info: 3: + IC(2.555 ns) + CELL(0.000 ns) = 5.869 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'inst20~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.555 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 184 560 624 232 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 7.373 ns FREW:inst1\|74273:inst9\|16 4 REG LCFF_X18_Y3_N25 3 " "Info: 4: + IC(0.838 ns) + CELL(0.666 ns) = 7.373 ns; Loc. = LCFF_X18_Y3_N25; Fanout = 3; REG Node = 'FREW:inst1\|74273:inst9\|16'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { inst20~clkctrl FREW:inst1|74273:inst9|16 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.982 ns ( 26.88 % ) " "Info: Total cell delay = 1.982 ns ( 26.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.391 ns ( 73.12 % ) " "Info: Total interconnect delay = 5.391 ns ( 73.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.373 ns" { NWE inst20 inst20~clkctrl FREW:inst1|74273:inst9|16 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.373 ns" { NWE {} NWE~combout {} inst20 {} inst20~clkctrl {} FREW:inst1|74273:inst9|16 {} } { 0.000ns 0.000ns 1.998ns 2.555ns 0.838ns } { 0.000ns 1.110ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NWE source 2.756 ns - Shortest register " "Info: - Shortest clock path from clock \"NWE\" to source register is 2.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NWE 1 CLK PIN_90 18 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 18; CLK Node = 'NWE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 232 -184 -16 248 "NWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.250 ns NWE~clkctrl 2 COMB CLKCTRL_G6 24 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G6; Fanout = 24; COMB Node = 'NWE~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.140 ns" { NWE NWE~clkctrl } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 232 -184 -16 248 "NWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 2.756 ns TEMP:inst7\|DOUT\[11\] 3 REG LCFF_X17_Y3_N15 2 " "Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.756 ns; Loc. = LCFF_X17_Y3_N15; Fanout = 2; REG Node = 'TEMP:inst7\|DOUT\[11\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { NWE~clkctrl TEMP:inst7|DOUT[11] } "NODE_NAME" } } { "TEMP.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/TEMP.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.44 % ) " "Info: Total cell delay = 1.776 ns ( 64.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.980 ns ( 35.56 % ) " "Info: Total interconnect delay = 0.980 ns ( 35.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.756 ns" { NWE NWE~clkctrl TEMP:inst7|DOUT[11] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.756 ns" { NWE {} NWE~combout {} NWE~clkctrl {} TEMP:inst7|DOUT[11] {} } { 0.000ns 0.000ns 0.140ns 0.840ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.373 ns" { NWE inst20 inst20~clkctrl FREW:inst1|74273:inst9|16 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.373 ns" { NWE {} NWE~combout {} inst20 {} inst20~clkctrl {} FREW:inst1|74273:inst9|16 {} } { 0.000ns 0.000ns 1.998ns 2.555ns 0.838ns } { 0.000ns 1.110ns 0.206ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.756 ns" { NWE NWE~clkctrl TEMP:inst7|DOUT[11] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.756 ns" { NWE {} NWE~combout {} NWE~clkctrl {} TEMP:inst7|DOUT[11] {} } { 0.000ns 0.000ns 0.140ns 0.840ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "TEMP.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/TEMP.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.962 ns - Shortest register register " "Info: - Shortest register to register delay is 0.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TEMP:inst7\|DOUT\[11\] 1 REG LCFF_X17_Y3_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y3_N15; Fanout = 2; REG Node = 'TEMP:inst7\|DOUT\[11\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEMP:inst7|DOUT[11] } "NODE_NAME" } } { "TEMP.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/TEMP.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.206 ns) 0.854 ns FREW:inst1\|74273:inst9\|16~feeder 2 COMB LCCOMB_X18_Y3_N24 1 " "Info: 2: + IC(0.648 ns) + CELL(0.206 ns) = 0.854 ns; Loc. = LCCOMB_X18_Y3_N24; Fanout = 1; COMB Node = 'FREW:inst1\|74273:inst9\|16~feeder'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { TEMP:inst7|DOUT[11] FREW:inst1|74273:inst9|16~feeder } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.962 ns FREW:inst1\|74273:inst9\|16 3 REG LCFF_X18_Y3_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.962 ns; Loc. = LCFF_X18_Y3_N25; Fanout = 3; REG Node = 'FREW:inst1\|74273:inst9\|16'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { FREW:inst1|74273:inst9|16~feeder FREW:inst1|74273:inst9|16 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 32.64 % ) " "Info: Total cell delay = 0.314 ns ( 32.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.648 ns ( 67.36 % ) " "Info: Total interconnect delay = 0.648 ns ( 67.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { TEMP:inst7|DOUT[11] FREW:inst1|74273:inst9|16~feeder FREW:inst1|74273:inst9|16 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "0.962 ns" { TEMP:inst7|DOUT[11] {} FREW:inst1|74273:inst9|16~feeder {} FREW:inst1|74273:inst9|16 {} } { 0.000ns 0.648ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.373 ns" { NWE inst20 inst20~clkctrl FREW:inst1|74273:inst9|16 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.373 ns" { NWE {} NWE~combout {} inst20 {} inst20~clkctrl {} FREW:inst1|74273:inst9|16 {} } { 0.000ns 0.000ns 1.998ns 2.555ns 0.838ns } { 0.000ns 1.110ns 0.206ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.756 ns" { NWE NWE~clkctrl TEMP:inst7|DOUT[11] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.756 ns" { NWE {} NWE~combout {} NWE~clkctrl {} TEMP:inst7|DOUT[11] {} } { 0.000ns 0.000ns 0.140ns 0.840ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { TEMP:inst7|DOUT[11] FREW:inst1|74273:inst9|16~feeder FREW:inst1|74273:inst9|16 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "0.962 ns" { TEMP:inst7|DOUT[11] {} FREW:inst1|74273:inst9|16~feeder {} FREW:inst1|74273:inst9|16 {} } { 0.000ns 0.648ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LATCH_ADDR:inst\|CS_FREQ_RD_H AD\[15\] NADV 9.074 ns register " "Info: tsu for register \"LATCH_ADDR:inst\|CS_FREQ_RD_H\" (data pin = \"AD\[15\]\", clock pin = \"NADV\") is 9.074 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.874 ns + Longest pin register " "Info: + Longest pin to register delay is 11.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AD\[15\] 1 PIN PIN_55 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_55; Fanout = 1; PIN Node = 'AD\[15\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[15] } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 32 -152 24 48 "AD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns AD~0 2 COMB IOC_X9_Y0_N0 3 " "Info: 2: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = IOC_X9_Y0_N0; Fanout = 3; COMB Node = 'AD~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { AD[15] AD~0 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 32 -152 24 48 "AD\[15..0\]" "" } { 368 376 425 384 "AD\[15..0\]" "" } { 176 112 161 192 "AD\[15..0\]" "" } { -40 66 136 -24 "AD\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.203 ns) + CELL(0.580 ns) 7.707 ns LATCH_ADDR:inst\|Equal0~0 3 COMB LCCOMB_X12_Y4_N8 2 " "Info: 3: + IC(6.203 ns) + CELL(0.580 ns) = 7.707 ns; Loc. = LCCOMB_X12_Y4_N8; Fanout = 2; COMB Node = 'LATCH_ADDR:inst\|Equal0~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "6.783 ns" { AD~0 LATCH_ADDR:inst|Equal0~0 } "NODE_NAME" } } { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.206 ns) 9.312 ns LATCH_ADDR:inst\|Equal0~3 4 COMB LCCOMB_X8_Y2_N28 2 " "Info: 4: + IC(1.399 ns) + CELL(0.206 ns) = 9.312 ns; Loc. = LCCOMB_X8_Y2_N28; Fanout = 2; COMB Node = 'LATCH_ADDR:inst\|Equal0~3'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { LATCH_ADDR:inst|Equal0~0 LATCH_ADDR:inst|Equal0~3 } "NODE_NAME" } } { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.808 ns) + CELL(0.646 ns) 11.766 ns LATCH_ADDR:inst\|CS_FREQ_RD_H~1 5 COMB LCCOMB_X15_Y1_N2 1 " "Info: 5: + IC(1.808 ns) + CELL(0.646 ns) = 11.766 ns; Loc. = LCCOMB_X15_Y1_N2; Fanout = 1; COMB Node = 'LATCH_ADDR:inst\|CS_FREQ_RD_H~1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.454 ns" { LATCH_ADDR:inst|Equal0~3 LATCH_ADDR:inst|CS_FREQ_RD_H~1 } "NODE_NAME" } } { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.874 ns LATCH_ADDR:inst\|CS_FREQ_RD_H 6 REG LCFF_X15_Y1_N3 3 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 11.874 ns; Loc. = LCFF_X15_Y1_N3; Fanout = 3; REG Node = 'LATCH_ADDR:inst\|CS_FREQ_RD_H'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { LATCH_ADDR:inst|CS_FREQ_RD_H~1 LATCH_ADDR:inst|CS_FREQ_RD_H } "NODE_NAME" } } { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.464 ns ( 20.75 % ) " "Info: Total cell delay = 2.464 ns ( 20.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.410 ns ( 79.25 % ) " "Info: Total interconnect delay = 9.410 ns ( 79.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "11.874 ns" { AD[15] AD~0 LATCH_ADDR:inst|Equal0~0 LATCH_ADDR:inst|Equal0~3 LATCH_ADDR:inst|CS_FREQ_RD_H~1 LATCH_ADDR:inst|CS_FREQ_RD_H } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "11.874 ns" { AD[15] {} AD~0 {} LATCH_ADDR:inst|Equal0~0 {} LATCH_ADDR:inst|Equal0~3 {} LATCH_ADDR:inst|CS_FREQ_RD_H~1 {} LATCH_ADDR:inst|CS_FREQ_RD_H {} } { 0.000ns 0.000ns 6.203ns 1.399ns 1.808ns 0.000ns } { 0.000ns 0.924ns 0.580ns 0.206ns 0.646ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV destination 2.760 ns - Shortest register " "Info: - Shortest clock path from clock \"NADV\" to destination register is 2.760 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NADV 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'NADV'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 168 -152 16 184 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns NADV~clkctrl 2 COMB CLKCTRL_G4 15 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G4; Fanout = 15; COMB Node = 'NADV~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { NADV NADV~clkctrl } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 168 -152 16 184 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.666 ns) 2.760 ns LATCH_ADDR:inst\|CS_FREQ_RD_H 3 REG LCFF_X15_Y1_N3 3 " "Info: 3: + IC(0.841 ns) + CELL(0.666 ns) = 2.760 ns; Loc. = LCFF_X15_Y1_N3; Fanout = 3; REG Node = 'LATCH_ADDR:inst\|CS_FREQ_RD_H'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { NADV~clkctrl LATCH_ADDR:inst|CS_FREQ_RD_H } "NODE_NAME" } } { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.35 % ) " "Info: Total cell delay = 1.776 ns ( 64.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.984 ns ( 35.65 % ) " "Info: Total interconnect delay = 0.984 ns ( 35.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.760 ns" { NADV NADV~clkctrl LATCH_ADDR:inst|CS_FREQ_RD_H } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.760 ns" { NADV {} NADV~combout {} NADV~clkctrl {} LATCH_ADDR:inst|CS_FREQ_RD_H {} } { 0.000ns 0.000ns 0.143ns 0.841ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "11.874 ns" { AD[15] AD~0 LATCH_ADDR:inst|Equal0~0 LATCH_ADDR:inst|Equal0~3 LATCH_ADDR:inst|CS_FREQ_RD_H~1 LATCH_ADDR:inst|CS_FREQ_RD_H } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "11.874 ns" { AD[15] {} AD~0 {} LATCH_ADDR:inst|Equal0~0 {} LATCH_ADDR:inst|Equal0~3 {} LATCH_ADDR:inst|CS_FREQ_RD_H~1 {} LATCH_ADDR:inst|CS_FREQ_RD_H {} } { 0.000ns 0.000ns 6.203ns 1.399ns 1.808ns 0.000ns } { 0.000ns 0.924ns 0.580ns 0.206ns 0.646ns 0.108ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.760 ns" { NADV NADV~clkctrl LATCH_ADDR:inst|CS_FREQ_RD_H } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.760 ns" { NADV {} NADV~combout {} NADV~clkctrl {} LATCH_ADDR:inst|CS_FREQ_RD_H {} } { 0.000ns 0.000ns 0.143ns 0.841ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "NADV AD\[2\] FREW:inst1\|74273:inst\|17 17.904 ns register " "Info: tco from clock \"NADV\" to destination pin \"AD\[2\]\" through register \"FREW:inst1\|74273:inst\|17\" is 17.904 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV source 8.026 ns + Longest register " "Info: + Longest clock path from clock \"NADV\" to source register is 8.026 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NADV 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'NADV'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 168 -152 16 184 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.913 ns) + CELL(0.970 ns) 3.993 ns LATCH_ADDR:inst\|CS_FREQ_WR_L 2 REG LCFF_X15_Y1_N5 2 " "Info: 2: + IC(1.913 ns) + CELL(0.970 ns) = 3.993 ns; Loc. = LCFF_X15_Y1_N5; Fanout = 2; REG Node = 'LATCH_ADDR:inst\|CS_FREQ_WR_L'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { NADV LATCH_ADDR:inst|CS_FREQ_WR_L } "NODE_NAME" } } { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 4.386 ns inst19 3 COMB LCCOMB_X15_Y1_N4 1 " "Info: 3: + IC(0.000 ns) + CELL(0.393 ns) = 4.386 ns; Loc. = LCCOMB_X15_Y1_N4; Fanout = 1; COMB Node = 'inst19'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { LATCH_ADDR:inst|CS_FREQ_WR_L inst19 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 248 560 624 296 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.133 ns) + CELL(0.000 ns) 6.519 ns inst19~clkctrl 4 COMB CLKCTRL_G5 16 " "Info: 4: + IC(2.133 ns) + CELL(0.000 ns) = 6.519 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'inst19~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.133 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 248 560 624 296 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.666 ns) 8.026 ns FREW:inst1\|74273:inst\|17 5 REG LCFF_X10_Y4_N3 3 " "Info: 5: + IC(0.841 ns) + CELL(0.666 ns) = 8.026 ns; Loc. = LCFF_X10_Y4_N3; Fanout = 3; REG Node = 'FREW:inst1\|74273:inst\|17'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { inst19~clkctrl FREW:inst1|74273:inst|17 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.139 ns ( 39.11 % ) " "Info: Total cell delay = 3.139 ns ( 39.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.887 ns ( 60.89 % ) " "Info: Total interconnect delay = 4.887 ns ( 60.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "8.026 ns" { NADV LATCH_ADDR:inst|CS_FREQ_WR_L inst19 inst19~clkctrl FREW:inst1|74273:inst|17 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "8.026 ns" { NADV {} NADV~combout {} LATCH_ADDR:inst|CS_FREQ_WR_L {} inst19 {} inst19~clkctrl {} FREW:inst1|74273:inst|17 {} } { 0.000ns 0.000ns 1.913ns 0.000ns 2.133ns 0.841ns } { 0.000ns 1.110ns 0.970ns 0.393ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.574 ns + Longest register pin " "Info: + Longest register to pin delay is 9.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FREW:inst1\|74273:inst\|17 1 REG LCFF_X10_Y4_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y4_N3; Fanout = 3; REG Node = 'FREW:inst1\|74273:inst\|17'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { FREW:inst1|74273:inst|17 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.624 ns) 1.073 ns choose:inst13\|DOUT\[2\]~22 2 COMB LCCOMB_X10_Y4_N10 2 " "Info: 2: + IC(0.449 ns) + CELL(0.624 ns) = 1.073 ns; Loc. = LCCOMB_X10_Y4_N10; Fanout = 2; COMB Node = 'choose:inst13\|DOUT\[2\]~22'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { FREW:inst1|74273:inst|17 choose:inst13|DOUT[2]~22 } "NODE_NAME" } } { "freqcalc/choose.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/freqcalc/choose.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.216 ns) + CELL(0.615 ns) 3.904 ns choose1:inst9\|DOUT\[2\]~49 3 COMB LCCOMB_X18_Y2_N6 1 " "Info: 3: + IC(2.216 ns) + CELL(0.615 ns) = 3.904 ns; Loc. = LCCOMB_X18_Y2_N6; Fanout = 1; COMB Node = 'choose1:inst9\|DOUT\[2\]~49'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { choose:inst13|DOUT[2]~22 choose1:inst9|DOUT[2]~49 } "NODE_NAME" } } { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.440 ns) + CELL(3.230 ns) 9.574 ns AD\[2\] 4 PIN PIN_31 0 " "Info: 4: + IC(2.440 ns) + CELL(3.230 ns) = 9.574 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'AD\[2\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "5.670 ns" { choose1:inst9|DOUT[2]~49 AD[2] } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 32 -152 24 48 "AD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.469 ns ( 46.68 % ) " "Info: Total cell delay = 4.469 ns ( 46.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.105 ns ( 53.32 % ) " "Info: Total interconnect delay = 5.105 ns ( 53.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "9.574 ns" { FREW:inst1|74273:inst|17 choose:inst13|DOUT[2]~22 choose1:inst9|DOUT[2]~49 AD[2] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "9.574 ns" { FREW:inst1|74273:inst|17 {} choose:inst13|DOUT[2]~22 {} choose1:inst9|DOUT[2]~49 {} AD[2] {} } { 0.000ns 0.449ns 2.216ns 2.440ns } { 0.000ns 0.624ns 0.615ns 3.230ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "8.026 ns" { NADV LATCH_ADDR:inst|CS_FREQ_WR_L inst19 inst19~clkctrl FREW:inst1|74273:inst|17 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "8.026 ns" { NADV {} NADV~combout {} LATCH_ADDR:inst|CS_FREQ_WR_L {} inst19 {} inst19~clkctrl {} FREW:inst1|74273:inst|17 {} } { 0.000ns 0.000ns 1.913ns 0.000ns 2.133ns 0.841ns } { 0.000ns 1.110ns 0.970ns 0.393ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "9.574 ns" { FREW:inst1|74273:inst|17 choose:inst13|DOUT[2]~22 choose1:inst9|DOUT[2]~49 AD[2] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "9.574 ns" { FREW:inst1|74273:inst|17 {} choose:inst13|DOUT[2]~22 {} choose1:inst9|DOUT[2]~49 {} AD[2] {} } { 0.000ns 0.449ns 2.216ns 2.440ns } { 0.000ns 0.624ns 0.615ns 3.230ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "NOE AD\[2\] 13.441 ns Longest " "Info: Longest tpd from source pin \"NOE\" to destination pin \"AD\[2\]\" is 13.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NOE 1 CLK PIN_89 16 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 16; CLK Node = 'NOE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NOE } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.712 ns) + CELL(0.206 ns) 3.028 ns choose:inst13\|process_0~0 2 COMB LCCOMB_X14_Y4_N2 8 " "Info: 2: + IC(1.712 ns) + CELL(0.206 ns) = 3.028 ns; Loc. = LCCOMB_X14_Y4_N2; Fanout = 8; COMB Node = 'choose:inst13\|process_0~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.918 ns" { NOE choose:inst13|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.261 ns) + CELL(0.651 ns) 4.940 ns choose:inst13\|DOUT\[2\]~22 3 COMB LCCOMB_X10_Y4_N10 2 " "Info: 3: + IC(1.261 ns) + CELL(0.651 ns) = 4.940 ns; Loc. = LCCOMB_X10_Y4_N10; Fanout = 2; COMB Node = 'choose:inst13\|DOUT\[2\]~22'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.912 ns" { choose:inst13|process_0~0 choose:inst13|DOUT[2]~22 } "NODE_NAME" } } { "freqcalc/choose.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/freqcalc/choose.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.216 ns) + CELL(0.615 ns) 7.771 ns choose1:inst9\|DOUT\[2\]~49 4 COMB LCCOMB_X18_Y2_N6 1 " "Info: 4: + IC(2.216 ns) + CELL(0.615 ns) = 7.771 ns; Loc. = LCCOMB_X18_Y2_N6; Fanout = 1; COMB Node = 'choose1:inst9\|DOUT\[2\]~49'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { choose:inst13|DOUT[2]~22 choose1:inst9|DOUT[2]~49 } "NODE_NAME" } } { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.440 ns) + CELL(3.230 ns) 13.441 ns AD\[2\] 5 PIN PIN_31 0 " "Info: 5: + IC(2.440 ns) + CELL(3.230 ns) = 13.441 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'AD\[2\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "5.670 ns" { choose1:inst9|DOUT[2]~49 AD[2] } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 32 -152 24 48 "AD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.812 ns ( 43.24 % ) " "Info: Total cell delay = 5.812 ns ( 43.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.629 ns ( 56.76 % ) " "Info: Total interconnect delay = 7.629 ns ( 56.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "13.441 ns" { NOE choose:inst13|process_0~0 choose:inst13|DOUT[2]~22 choose1:inst9|DOUT[2]~49 AD[2] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "13.441 ns" { NOE {} NOE~combout {} choose:inst13|process_0~0 {} choose:inst13|DOUT[2]~22 {} choose1:inst9|DOUT[2]~49 {} AD[2] {} } { 0.000ns 0.000ns 1.712ns 1.261ns 2.216ns 2.440ns } { 0.000ns 1.110ns 0.206ns 0.651ns 0.615ns 3.230ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "LATCH_DATA:inst30\|DATA\[0\]_102 NOE NOE 1.911 ns register " "Info: th for register \"LATCH_DATA:inst30\|DATA\[0\]_102\" (data pin = \"NOE\", clock pin = \"NOE\") is 1.911 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NOE destination 7.110 ns + Longest register " "Info: + Longest clock path from clock \"NOE\" to destination register is 7.110 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NOE 1 CLK PIN_89 16 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 16; CLK Node = 'NOE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NOE } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.705 ns) + CELL(0.624 ns) 3.439 ns LATCH_DATA:inst30\|DATA\[0\]~0 2 COMB LCCOMB_X14_Y4_N24 1 " "Info: 2: + IC(1.705 ns) + CELL(0.624 ns) = 3.439 ns; Loc. = LCCOMB_X14_Y4_N24; Fanout = 1; COMB Node = 'LATCH_DATA:inst30\|DATA\[0\]~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { NOE LATCH_DATA:inst30|DATA[0]~0 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.092 ns) + CELL(0.000 ns) 5.531 ns LATCH_DATA:inst30\|DATA\[0\]~0clkctrl 3 COMB CLKCTRL_G7 17 " "Info: 3: + IC(2.092 ns) + CELL(0.000 ns) = 5.531 ns; Loc. = CLKCTRL_G7; Fanout = 17; COMB Node = 'LATCH_DATA:inst30\|DATA\[0\]~0clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { LATCH_DATA:inst30|DATA[0]~0 LATCH_DATA:inst30|DATA[0]~0clkctrl } "NODE_NAME" } } { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.206 ns) 7.110 ns LATCH_DATA:inst30\|DATA\[0\]_102 4 REG LCCOMB_X12_Y2_N18 27 " "Info: 4: + IC(1.373 ns) + CELL(0.206 ns) = 7.110 ns; Loc. = LCCOMB_X12_Y2_N18; Fanout = 27; REG Node = 'LATCH_DATA:inst30\|DATA\[0\]_102'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { LATCH_DATA:inst30|DATA[0]~0clkctrl LATCH_DATA:inst30|DATA[0]_102 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.940 ns ( 27.29 % ) " "Info: Total cell delay = 1.940 ns ( 27.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.170 ns ( 72.71 % ) " "Info: Total interconnect delay = 5.170 ns ( 72.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.110 ns" { NOE LATCH_DATA:inst30|DATA[0]~0 LATCH_DATA:inst30|DATA[0]~0clkctrl LATCH_DATA:inst30|DATA[0]_102 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.110 ns" { NOE {} NOE~combout {} LATCH_DATA:inst30|DATA[0]~0 {} LATCH_DATA:inst30|DATA[0]~0clkctrl {} LATCH_DATA:inst30|DATA[0]_102 {} } { 0.000ns 0.000ns 1.705ns 2.092ns 1.373ns } { 0.000ns 1.110ns 0.624ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.199 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NOE 1 CLK PIN_89 16 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 16; CLK Node = 'NOE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NOE } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.698 ns) + CELL(0.206 ns) 3.014 ns LATCH_DATA:inst30\|process_0~0 2 COMB LCCOMB_X14_Y4_N22 1 " "Info: 2: + IC(1.698 ns) + CELL(0.206 ns) = 3.014 ns; Loc. = LCCOMB_X14_Y4_N22; Fanout = 1; COMB Node = 'LATCH_DATA:inst30\|process_0~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { NOE LATCH_DATA:inst30|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.646 ns) 5.199 ns LATCH_DATA:inst30\|DATA\[0\]_102 3 REG LCCOMB_X12_Y2_N18 27 " "Info: 3: + IC(1.539 ns) + CELL(0.646 ns) = 5.199 ns; Loc. = LCCOMB_X12_Y2_N18; Fanout = 27; REG Node = 'LATCH_DATA:inst30\|DATA\[0\]_102'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { LATCH_DATA:inst30|process_0~0 LATCH_DATA:inst30|DATA[0]_102 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.962 ns ( 37.74 % ) " "Info: Total cell delay = 1.962 ns ( 37.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.237 ns ( 62.26 % ) " "Info: Total interconnect delay = 3.237 ns ( 62.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "5.199 ns" { NOE LATCH_DATA:inst30|process_0~0 LATCH_DATA:inst30|DATA[0]_102 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "5.199 ns" { NOE {} NOE~combout {} LATCH_DATA:inst30|process_0~0 {} LATCH_DATA:inst30|DATA[0]_102 {} } { 0.000ns 0.000ns 1.698ns 1.539ns } { 0.000ns 1.110ns 0.206ns 0.646ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.110 ns" { NOE LATCH_DATA:inst30|DATA[0]~0 LATCH_DATA:inst30|DATA[0]~0clkctrl LATCH_DATA:inst30|DATA[0]_102 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.110 ns" { NOE {} NOE~combout {} LATCH_DATA:inst30|DATA[0]~0 {} LATCH_DATA:inst30|DATA[0]~0clkctrl {} LATCH_DATA:inst30|DATA[0]_102 {} } { 0.000ns 0.000ns 1.705ns 2.092ns 1.373ns } { 0.000ns 1.110ns 0.624ns 0.000ns 0.206ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "5.199 ns" { NOE LATCH_DATA:inst30|process_0~0 LATCH_DATA:inst30|DATA[0]_102 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "5.199 ns" { NOE {} NOE~combout {} LATCH_DATA:inst30|process_0~0 {} LATCH_DATA:inst30|DATA[0]_102 {} } { 0.000ns 0.000ns 1.698ns 1.539ns } { 0.000ns 1.110ns 0.206ns 0.646ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 24 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 05 14:02:03 2014 " "Info: Processing ended: Tue Aug 05 14:02:03 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
