Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/max/programming/Verilog/Cornell_labs/lab2/DDA_nios/verilog/src/Qsys/ --output-directory=C:/Users/max/programming/Verilog/Cornell_labs/lab2/DDA_nios/verilog/src/Qsys/nios_system/ --report-file=bsf:C:/Users/max/programming/Verilog/Cornell_labs/lab2/DDA_nios/verilog/src/Qsys/nios_system.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/max/programming/Verilog/Cornell_labs/lab2/DDA_nios/verilog/src/Qsys/nios_system.qsys
Progress: Loading Qsys/nios_system.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module JTAG_UART
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module SDRAM
Progress: Adding SRAM [altera_up_avalon_sram 12.0]
Progress: Parameterizing module SRAM
Progress: Adding VGA_Pixel_Buffer [altera_up_avalon_video_pixel_buffer_dma 12.0]
Progress: Parameterizing module VGA_Pixel_Buffer
Progress: Adding VGA_Char_Buffer [altera_up_avalon_video_character_buffer_with_dma 12.0]
Progress: Parameterizing module VGA_Char_Buffer
Progress: Adding VGA_Controller [altera_up_avalon_video_vga_controller 12.0]
Progress: Parameterizing module VGA_Controller
Progress: Adding VGA_Pixel_RGB_Resampler [altera_up_avalon_video_rgb_resampler 12.0]
Progress: Parameterizing module VGA_Pixel_RGB_Resampler
Progress: Adding VGA_Dual_Clock_FIFO [altera_up_avalon_video_dual_clock_buffer 12.0]
Progress: Parameterizing module VGA_Dual_Clock_FIFO
Progress: Adding clk_27 [clock_source 13.0]
Progress: Parameterizing module clk_27
Progress: Adding Alpha_Blending [altera_up_avalon_video_alpha_blender 12.0]
Progress: Parameterizing module Alpha_Blending
Progress: Adding CPU [altera_nios2_qsys 13.0]
Progress: Parameterizing module CPU
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding merged_resets [altera_reset_bridge 13.0]
Progress: Parameterizing module merged_resets
Progress: Adding sys_clk [altera_clock_bridge 13.0]
Progress: Parameterizing module sys_clk
Progress: Adding vga_clk [altera_clock_bridge 13.0]
Progress: Parameterizing module vga_clk
Progress: Adding External_Clocks [altera_up_clocks 12.0]
Progress: Parameterizing module External_Clocks
Progress: Adding pio_init_dda_out [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_init_dda_out
Progress: Adding pio_positions_in [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_positions_in
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.VGA_Char_Buffer: Character Resolution: 80 x 60
Info: nios_system.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes)
Info: nios_system.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: nios_system.CPU: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Info: nios_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: nios_system.pio_positions_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/max/programming/Verilog/Cornell_labs/lab2/DDA_nios/verilog/src/Qsys/ --output-directory=C:/Users/max/programming/Verilog/Cornell_labs/lab2/DDA_nios/verilog/src/Qsys/nios_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/max/programming/Verilog/Cornell_labs/lab2/DDA_nios/verilog/src/Qsys/nios_system.sopcinfo --report-file=html:C:/Users/max/programming/Verilog/Cornell_labs/lab2/DDA_nios/verilog/src/Qsys/nios_system.html --report-file=qip:C:/Users/max/programming/Verilog/Cornell_labs/lab2/DDA_nios/verilog/src/Qsys/nios_system/synthesis/nios_system.qip --report-file=cmp:C:/Users/max/programming/Verilog/Cornell_labs/lab2/DDA_nios/verilog/src/Qsys/nios_system.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/max/programming/Verilog/Cornell_labs/lab2/DDA_nios/verilog/src/Qsys/nios_system.qsys --language=VERILOG
Progress: Loading Qsys/nios_system.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module JTAG_UART
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module SDRAM
Progress: Adding SRAM [altera_up_avalon_sram 12.0]
Progress: Parameterizing module SRAM
Progress: Adding VGA_Pixel_Buffer [altera_up_avalon_video_pixel_buffer_dma 12.0]
Progress: Parameterizing module VGA_Pixel_Buffer
Progress: Adding VGA_Char_Buffer [altera_up_avalon_video_character_buffer_with_dma 12.0]
Progress: Parameterizing module VGA_Char_Buffer
Progress: Adding VGA_Controller [altera_up_avalon_video_vga_controller 12.0]
Progress: Parameterizing module VGA_Controller
Progress: Adding VGA_Pixel_RGB_Resampler [altera_up_avalon_video_rgb_resampler 12.0]
Progress: Parameterizing module VGA_Pixel_RGB_Resampler
Progress: Adding VGA_Dual_Clock_FIFO [altera_up_avalon_video_dual_clock_buffer 12.0]
Progress: Parameterizing module VGA_Dual_Clock_FIFO
Progress: Adding clk_27 [clock_source 13.0]
Progress: Parameterizing module clk_27
Progress: Adding Alpha_Blending [altera_up_avalon_video_alpha_blender 12.0]
Progress: Parameterizing module Alpha_Blending
Progress: Adding CPU [altera_nios2_qsys 13.0]
Progress: Parameterizing module CPU
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding merged_resets [altera_reset_bridge 13.0]
Progress: Parameterizing module merged_resets
Progress: Adding sys_clk [altera_clock_bridge 13.0]
Progress: Parameterizing module sys_clk
Progress: Adding vga_clk [altera_clock_bridge 13.0]
Progress: Parameterizing module vga_clk
Progress: Adding External_Clocks [altera_up_clocks 12.0]
Progress: Parameterizing module External_Clocks
Progress: Adding pio_init_dda_out [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_init_dda_out
Progress: Adding pio_positions_in [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_positions_in
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.VGA_Char_Buffer: Character Resolution: 80 x 60
Info: nios_system.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes)
Info: nios_system.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: nios_system.CPU: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Info: nios_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: nios_system.pio_positions_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 19 modules, 81 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 32 modules, 142 connections
Info: merlin_domain_transform: After transform: 57 modules, 335 connections
Info: merlin_router_transform: After transform: 70 modules, 396 connections
Info: merlin_traffic_limiter_transform: After transform: 71 modules, 402 connections
Info: merlin_burst_transform: After transform: 73 modules, 412 connections
Info: reset_adaptation_transform: After transform: 76 modules, 286 connections
Info: merlin_network_to_switch_transform: After transform: 101 modules, 338 connections
Info: merlin_width_transform: After transform: 107 modules, 356 connections
Info: limiter_update_transform: After transform: 107 modules, 357 connections
Info: merlin_mm_transform: After transform: 107 modules, 357 connections
Info: merlin_interrupt_mapper_transform: After transform: 108 modules, 360 connections
Info: JTAG_UART: Starting RTL generation for module 'nios_system_JTAG_UART'
Info: JTAG_UART:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_JTAG_UART --dir=C:/Users/max/AppData/Local/Temp/alt7484_4032953985338046538.dir/0041_JTAG_UART_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/max/AppData/Local/Temp/alt7484_4032953985338046538.dir/0041_JTAG_UART_gen//nios_system_JTAG_UART_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG_UART: Done RTL generation for module 'nios_system_JTAG_UART'
Info: JTAG_UART: "nios_system" instantiated altera_avalon_jtag_uart "JTAG_UART"
Info: SDRAM: Starting RTL generation for module 'nios_system_SDRAM'
Info: SDRAM:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_SDRAM --dir=C:/Users/max/AppData/Local/Temp/alt7484_4032953985338046538.dir/0042_SDRAM_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/max/AppData/Local/Temp/alt7484_4032953985338046538.dir/0042_SDRAM_gen//nios_system_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'nios_system_SDRAM'
Info: SDRAM: "nios_system" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: SRAM: Starting Generation of SRAM or SSRAM Controller
Info: SRAM: "nios_system" instantiated altera_up_avalon_sram "SRAM"
Info: VGA_Pixel_Buffer: Starting Generation of VGA Pixel Buffer
Info: VGA_Pixel_Buffer: "nios_system" instantiated altera_up_avalon_video_pixel_buffer_dma "VGA_Pixel_Buffer"
Info: VGA_Char_Buffer: Starting Generation of Character Buffer
Info: VGA_Char_Buffer: "nios_system" instantiated altera_up_avalon_video_character_buffer_with_dma "VGA_Char_Buffer"
Info: VGA_Controller: Starting Generation of VGA Controller
Info: VGA_Controller: "nios_system" instantiated altera_up_avalon_video_vga_controller "VGA_Controller"
Info: VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler
Info: VGA_Pixel_RGB_Resampler: "nios_system" instantiated altera_up_avalon_video_rgb_resampler "VGA_Pixel_RGB_Resampler"
Info: VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer
Info: VGA_Dual_Clock_FIFO: "nios_system" instantiated altera_up_avalon_video_dual_clock_buffer "VGA_Dual_Clock_FIFO"
Info: Alpha_Blending: Starting Generation of the Alpha Blender
Info: Alpha_Blending: "nios_system" instantiated altera_up_avalon_video_alpha_blender "Alpha_Blending"
Info: CPU: Starting RTL generation for module 'nios_system_CPU'
Info: CPU:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_CPU --dir=C:/Users/max/AppData/Local/Temp/alt7484_4032953985338046538.dir/0050_CPU_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/max/AppData/Local/Temp/alt7484_4032953985338046538.dir/0050_CPU_gen//nios_system_CPU_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: CPU: # 2017.11.14 17:01:21 (*) Starting Nios II generation
Info: CPU: # 2017.11.14 17:01:21 (*)   Checking for plaintext license.
Info: CPU: # 2017.11.14 17:01:21 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: CPU: # 2017.11.14 17:01:21 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: CPU: # 2017.11.14 17:01:21 (*)   LM_LICENSE_FILE environment variable is empty
Info: CPU: # 2017.11.14 17:01:21 (*)   Plaintext license not found.
Info: CPU: # 2017.11.14 17:01:21 (*)   Checking for encrypted license (non-evaluation).
Info: CPU: # 2017.11.14 17:01:21 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: CPU: # 2017.11.14 17:01:21 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: CPU: # 2017.11.14 17:01:21 (*)   LM_LICENSE_FILE environment variable is empty
Info: CPU: # 2017.11.14 17:01:21 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: CPU: # 2017.11.14 17:01:21 (*)   Elaborating CPU configuration settings
Info: CPU: # 2017.11.14 17:01:21 (*)   Creating all objects for CPU
Info: CPU: # 2017.11.14 17:01:22 (*)     Pipeline frontend
Info: CPU: # 2017.11.14 17:01:24 (*)   Generating RTL from CPU objects
Info: CPU: # 2017.11.14 17:01:26 (*)   Creating encrypted RTL
Info: CPU: # 2017.11.14 17:01:27 (*) Done Nios II generation
Info: CPU: Done RTL generation for module 'nios_system_CPU'
Info: CPU: "nios_system" instantiated altera_nios2_qsys "CPU"
Info: sysid: "nios_system" instantiated altera_avalon_sysid_qsys "sysid"
Info: External_Clocks: Starting Generation of Required Clocks for DE-Series Boards
Info: External_Clocks: "nios_system" instantiated altera_up_clocks "External_Clocks"
Info: pio_init_dda_out: Starting RTL generation for module 'nios_system_pio_init_dda_out'
Info: pio_init_dda_out:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_pio_init_dda_out --dir=C:/Users/max/AppData/Local/Temp/alt7484_4032953985338046538.dir/0053_pio_init_dda_out_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/max/AppData/Local/Temp/alt7484_4032953985338046538.dir/0053_pio_init_dda_out_gen//nios_system_pio_init_dda_out_component_configuration.pl  --do_build_sim=0  ]
Info: pio_init_dda_out: Done RTL generation for module 'nios_system_pio_init_dda_out'
Info: pio_init_dda_out: "nios_system" instantiated altera_avalon_pio "pio_init_dda_out"
Info: pio_positions_in: Starting RTL generation for module 'nios_system_pio_positions_in'
Info: pio_positions_in:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_pio_positions_in --dir=C:/Users/max/AppData/Local/Temp/alt7484_4032953985338046538.dir/0054_pio_positions_in_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/max/AppData/Local/Temp/alt7484_4032953985338046538.dir/0054_pio_positions_in_gen//nios_system_pio_positions_in_component_configuration.pl  --do_build_sim=0  ]
Info: pio_positions_in: Done RTL generation for module 'nios_system_pio_positions_in'
Info: pio_positions_in: "nios_system" instantiated altera_avalon_pio "pio_positions_in"
Info: CPU_instruction_master_translator: "nios_system" instantiated altera_merlin_master_translator "CPU_instruction_master_translator"
Info: CPU_jtag_debug_module_translator: "nios_system" instantiated altera_merlin_slave_translator "CPU_jtag_debug_module_translator"
Info: CPU_instruction_master_translator_avalon_universal_master_0_agent: "nios_system" instantiated altera_merlin_master_agent "CPU_instruction_master_translator_avalon_universal_master_0_agent"
Info: CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent: "nios_system" instantiated altera_merlin_slave_agent "CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "nios_system" instantiated altera_avalon_sc_fifo "CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "nios_system" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "nios_system" instantiated altera_merlin_router "addr_router_001"
Info: addr_router_002: "nios_system" instantiated altera_merlin_router "addr_router_002"
Info: id_router: "nios_system" instantiated altera_merlin_router "id_router"
Info: id_router_002: "nios_system" instantiated altera_merlin_router "id_router_002"
Info: id_router_004: "nios_system" instantiated altera_merlin_router "id_router_004"
Info: id_router_006: "nios_system" instantiated altera_merlin_router "id_router_006"
Info: limiter: "nios_system" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "nios_system" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "nios_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "nios_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_demux_002: "nios_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_002"
Info: cmd_xbar_mux: "nios_system" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_004: "nios_system" instantiated altera_merlin_multiplexer "cmd_xbar_mux_004"
Info: Reusing file C:/Users/max/programming/Verilog/Cornell_labs/lab2/DDA_nios/verilog/src/Qsys/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "nios_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "nios_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_demux_004: "nios_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_004"
Info: rsp_xbar_mux: "nios_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/max/programming/Verilog/Cornell_labs/lab2/DDA_nios/verilog/src/Qsys/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "nios_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/max/programming/Verilog/Cornell_labs/lab2/DDA_nios/verilog/src/Qsys/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "nios_system" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/max/programming/Verilog/Cornell_labs/lab2/DDA_nios/verilog/src/Qsys/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/max/programming/Verilog/Cornell_labs/lab2/DDA_nios/verilog/src/Qsys/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: nios_system: Done nios_system" with 42 modules, 146 files, 3080052 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
