
****** PlanAhead v14.5
  **** Build 247527 by xbuild on Mon Mar 25 17:15:20 MDT 2013
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/LAB_A4/LAB_ALU_160_163/ALU_160_163/pa.fromNetlist.tcl
# create_project -name ALU_160_163 -dir "D:/LAB_A4/LAB_ALU_160_163/ALU_160_163/planAhead_run_1" -part xc7a100tcsg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/LAB_A4/LAB_ALU_160_163/ALU_160_163/alu_160_163.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/LAB_A4/LAB_ALU_160_163/ALU_160_163} }
# set_property target_constrs_file "alu_160_163.ucf" [current_fileset -constrset]
Adding file 'D:/LAB_A4/LAB_ALU_160_163/ALU_160_163/alu_160_163.ucf' to fileset 'constrs_1'
# add_files [list {alu_160_163.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a100tcsg324-3
Release 14.5 - ngc2edif P.58f (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Release 14.5 - ngc2edif P.58f (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design alu_160_163.ngc ...
WARNING:NetListWriters:298 - No output is written to alu_160_163.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file alu_160_163.edif ...
ngc2edif: Total memory usage is 61584 kilobytes

Parsing EDIF File [./planAhead_run_1/ALU_160_163.data/cache/alu_160_163_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/ALU_160_163.data/cache/alu_160_163_ngc_zx.edif]
Loading clock regions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [D:/LAB_A4/LAB_ALU_160_163/ALU_160_163/alu_160_163.ucf]
Finished Parsing UCF File [D:/LAB_A4/LAB_ALU_160_163/ALU_160_163/alu_160_163.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 1fa0ae30
link_design: Time (s): elapsed = 00:00:16 . Memory (MB): peak = 665.270 ; gain = 262.375
set_property iostandard LVCMOS33 [get_ports [list {A[3]} {A[2]} {A[1]} {A[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {ALU_OUT_160_163[3]} {ALU_OUT_160_163[2]} {ALU_OUT_160_163[1]} {ALU_OUT_160_163[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {ALU_Sel[3]} {ALU_Sel[2]} {ALU_Sel[1]} {ALU_Sel[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {B[3]} {B[2]} {B[1]} {B[0]}]]
set_property iostandard LVCMOS33 [get_ports [list CARRY_OUT_160_163]]
startgroup
set_property package_pin P4 [get_ports {A[3]}]
endgroup
startgroup
set_property package_pin P3 [get_ports {A[2]}]
endgroup
startgroup
set_property package_pin R3 [get_ports {A[1]}]
endgroup
startgroup
set_property package_pin T1 [get_ports {A[0]}]
endgroup
set_property package_pin "" [get_ports [list  {ALU_OUT_160_163[3]}]]
startgroup
set_property package_pin P2 [get_ports {ALU_OUT_160_163[3]}]
endgroup
startgroup
set_property package_pin R2 [get_ports {ALU_OUT_160_163[2]}]
endgroup
startgroup
set_property package_pin V1 [get_ports {ALU_OUT_160_163[1]}]
endgroup
startgroup
set_property package_pin P5 [get_ports {ALU_OUT_160_163[0]}]
endgroup
startgroup
set_property package_pin R6 [get_ports {ALU_Sel[3]}]
endgroup
startgroup
set_property package_pin R7 [get_ports {ALU_Sel[2]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {ALU_Sel[1]}]
endgroup
startgroup
set_property package_pin U9 [get_ports {ALU_Sel[0]}]
endgroup
startgroup
set_property package_pin T3 [get_ports {B[3]}]
endgroup
startgroup
set_property package_pin V2 [get_ports {B[2]}]
endgroup
startgroup
set_property package_pin U2 [get_ports {B[2]}]
endgroup
startgroup
set_property package_pin V2 [get_ports {B[1]}]
endgroup
startgroup
set_property package_pin U4 [get_ports {B[0]}]
endgroup
startgroup
set_property package_pin T8 [get_ports CARRY_OUT_160_163]
endgroup
save_constraints
startgroup
set_property package_pin U1 [get_ports {ALU_OUT_160_163[1]}]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property package_pin U1 [get_ports {ALU_OUT_160_163[1]}]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
set_property package_pin U4 [get_ports {B[0]}]
endgroup
startgroup
set_property package_pin U1 [get_ports {ALU_OUT_160_163[1]}]
endgroup
save_constraints
