

================================================================
== Vitis HLS Report for 'merge_sort_69'
================================================================
* Date:           Sat Apr 22 15:42:34 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.355 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   312502|   312502|  3.125 ms|  3.125 ms|  312502|  312502|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_9_1  |   312500|   312500|         2|          1|          1|  312500|       yes|
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      294|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      112|    -|
|Register             |        -|     -|      171|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      171|      406|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln9_fu_116_p2          |         +|   0|  0|  26|          19|           1|
    |j_127_fu_167_p2            |         +|   0|  0|  39|          32|           1|
    |j_fu_215_p2                |         +|   0|  0|  39|          32|           1|
    |k_127_fu_178_p2            |         +|   0|  0|  39|          32|           1|
    |k_fu_205_p2                |         +|   0|  0|  39|          32|           1|
    |and_ln12_fu_149_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln25_fu_161_p2         |       and|   0|  0|   2|           1|           1|
    |ap_condition_110           |       and|   0|  0|   2|           1|           1|
    |ap_condition_259           |       and|   0|  0|   2|           1|           1|
    |ap_condition_263           |       and|   0|  0|   2|           1|           1|
    |ap_condition_269           |       and|   0|  0|   2|           1|           1|
    |ap_condition_273           |       and|   0|  0|   2|           1|           1|
    |icmp_ln12_31_fu_143_p2     |      icmp|   0|  0|  20|          32|          18|
    |icmp_ln12_fu_137_p2        |      icmp|   0|  0|  20|          32|          18|
    |icmp_ln13_fu_199_p2        |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln25_fu_155_p2        |      icmp|   0|  0|  20|          32|          18|
    |icmp_ln9_fu_110_p2         |      icmp|   0|  0|  14|          19|          19|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 294|         303|         120|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_106   |   9|          2|   19|         38|
    |ap_sig_allocacmp_j_126   |  14|          3|   32|         96|
    |ap_sig_allocacmp_k_126   |  14|          3|   32|         96|
    |i_fu_34                  |   9|          2|   19|         38|
    |j_01_fu_42               |  20|          4|   32|        128|
    |k_02_fu_38               |  14|          3|   32|         96|
    |sorted_data_d0           |  14|          3|   32|         96|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 112|         24|  200|        592|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |and_ln12_reg_272          |   1|   0|    1|          0|
    |and_ln25_reg_281          |   1|   0|    1|          0|
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |i_fu_34                   |  19|   0|   19|          0|
    |j_01_fu_42                |  32|   0|   32|          0|
    |j_126_reg_254             |  32|   0|   32|          0|
    |k_02_fu_38                |  32|   0|   32|          0|
    |k_126_reg_249             |  32|   0|   32|          0|
    |sorted_data_addr_reg_276  |  19|   0|   19|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 171|   0|  171|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  merge_sort.69|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  merge_sort.69|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  merge_sort.69|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  merge_sort.69|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  merge_sort.69|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  merge_sort.69|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  merge_sort.69|  return value|
|input1_address0       |  out|   18|   ap_memory|         input1|         array|
|input1_ce0            |  out|    1|   ap_memory|         input1|         array|
|input1_q0             |   in|   32|   ap_memory|         input1|         array|
|input2_address0       |  out|   18|   ap_memory|         input2|         array|
|input2_ce0            |  out|    1|   ap_memory|         input2|         array|
|input2_q0             |   in|   32|   ap_memory|         input2|         array|
|sorted_data_address0  |  out|   19|   ap_memory|    sorted_data|         array|
|sorted_data_ce0       |  out|    1|   ap_memory|    sorted_data|         array|
|sorted_data_we0       |  out|    1|   ap_memory|    sorted_data|         array|
|sorted_data_d0        |  out|   32|   ap_memory|    sorted_data|         array|
+----------------------+-----+-----+------------+---------------+--------------+

