

================================================================
== Synthesis Summary Report of 'DelayAndSum'
================================================================
+ General Information: 
    * Date:           Fri Nov  8 17:51:33 2024
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        DelayAndSum
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplusRFSOC
    * Target device:  xczu48dr-ffvg1517-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |    Modules    | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |           |     |
    |    & Loops    | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +---------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ DelayAndSum  |     -|  0.40|        1|   5.000|         -|        1|     -|       yes|     -|   -|  176 (~0%)|  532 (~0%)|    -|
    +---------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------+
| Interface     | Register | Offset | Width | Access | Description          |
+---------------+----------+--------+-------+--------+----------------------+
| s_axi_control | phi      | 0x10   | 32    | W      | Data signal of phi   |
| s_axi_control | fc       | 0x18   | 32    | W      | Data signal of fc    |
| s_axi_control | xpos1    | 0x20   | 32    | W      | Data signal of xpos1 |
| s_axi_control | xpos2    | 0x28   | 32    | W      | Data signal of xpos2 |
| s_axi_control | xpos3    | 0x30   | 32    | W      | Data signal of xpos3 |
| s_axi_control | xpos4    | 0x38   | 32    | W      | Data signal of xpos4 |
+---------------+----------+--------+-------+--------+----------------------+

* AXIS
+-----------+-----------+---------------+-------+--------+--------+
| Interface | Direction | Register Mode | TDATA | TREADY | TVALID |
+-----------+-----------+---------------+-------+--------+--------+
| in1_imag  | in        | both          | 16    | 1      | 1      |
| in1_real  | in        | both          | 16    | 1      | 1      |
| in2_imag  | in        | both          | 16    | 1      | 1      |
| in2_real  | in        | both          | 16    | 1      | 1      |
| in3_imag  | in        | both          | 16    | 1      | 1      |
| in3_real  | in        | both          | 16    | 1      | 1      |
| in4_imag  | in        | both          | 16    | 1      | 1      |
| in4_real  | in        | both          | 16    | 1      | 1      |
| out_imag  | out       | both          | 16    | 1      | 1      |
| out_real  | out       | both          | 16    | 1      | 1      |
+-----------+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------------------------------------------+
| Argument | Direction | Datatype                                        |
+----------+-----------+-------------------------------------------------+
| phi      | unused    | ap_fixed<12, 4, AP_TRN, AP_WRAP, 0>*            |
| fc       | unused    | ap_fixed<32, 27, AP_TRN, AP_WRAP, 0>*           |
| xpos1    | unused    | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>*            |
| xpos2    | unused    | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>*            |
| xpos3    | unused    | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>*            |
| xpos4    | unused    | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>*            |
| in1_real | in        | stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>& |
| in1_imag | in        | stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>& |
| in2_real | in        | stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>& |
| in2_imag | in        | stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>& |
| in3_real | in        | stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>& |
| in3_imag | in        | stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>& |
| in4_real | in        | stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>& |
| in4_imag | in        | stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>& |
| out_real | out       | stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>& |
| out_imag | out       | stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>& |
+----------+-----------+-------------------------------------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+---------------------------------+
| Argument | HW Interface  | HW Type   | HW Info                         |
+----------+---------------+-----------+---------------------------------+
| phi      | s_axi_control | register  | name=phi offset=0x10 range=32   |
| fc       | s_axi_control | register  | name=fc offset=0x18 range=32    |
| xpos1    | s_axi_control | register  | name=xpos1 offset=0x20 range=32 |
| xpos2    | s_axi_control | register  | name=xpos2 offset=0x28 range=32 |
| xpos3    | s_axi_control | register  | name=xpos3 offset=0x30 range=32 |
| xpos4    | s_axi_control | register  | name=xpos4 offset=0x38 range=32 |
| in1_real | in1_real      | interface |                                 |
| in1_imag | in1_imag      | interface |                                 |
| in2_real | in2_real      | interface |                                 |
| in2_imag | in2_imag      | interface |                                 |
| in3_real | in3_real      | interface |                                 |
| in3_imag | in3_imag      | interface |                                 |
| in4_real | in4_real      | interface |                                 |
| in4_imag | in4_imag      | interface |                                 |
| out_real | out_real      | interface |                                 |
| out_imag | out_imag      | interface |                                 |
+----------+---------------+-----------+---------------------------------+


================================================================
== Bind Op Report
================================================================
+------------------------+-----+--------+------------+-----+--------+---------+
| Name                   | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+------------------------+-----+--------+------------+-----+--------+---------+
| + DelayAndSum          | 0   |        |            |     |        |         |
|   add_ln91_fu_162_p2   |     |        | add_ln91   | add | fabric | 0       |
|   add_ln91_1_fu_172_p2 |     |        | add_ln91_1 | add | fabric | 0       |
|   add_ln92_fu_198_p2   |     |        | add_ln92   | add | fabric | 0       |
|   add_ln96_fu_227_p2   |     |        | add_ln96   | add | fabric | 0       |
|   add_ln96_1_fu_237_p2 |     |        | add_ln96_1 | add | fabric | 0       |
|   add_ln97_fu_263_p2   |     |        | add_ln97   | add | fabric | 0       |
+------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + DelayAndSum     |           |           | 0    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------------+---------------------------------------------+
| Type      | Options                   | Location                                    |
+-----------+---------------------------+---------------------------------------------+
| top       | name=DelayAndSum          | DelayAndSum.cpp:30 in delayandsum           |
| interface | mode=axis port=in1_real   | DelayAndSum.cpp:33 in delayandsum, in1_real |
| interface | mode=axis port=in1_imag   | DelayAndSum.cpp:34 in delayandsum, in1_imag |
| interface | mode=axis port=in2_real   | DelayAndSum.cpp:35 in delayandsum, in2_real |
| interface | mode=axis port=in2_imag   | DelayAndSum.cpp:36 in delayandsum, in2_imag |
| interface | mode=axis port=in3_real   | DelayAndSum.cpp:37 in delayandsum, in3_real |
| interface | mode=axis port=in3_imag   | DelayAndSum.cpp:38 in delayandsum, in3_imag |
| interface | mode=axis port=in4_real   | DelayAndSum.cpp:39 in delayandsum, in4_real |
| interface | mode=axis port=in4_imag   | DelayAndSum.cpp:40 in delayandsum, in4_imag |
| interface | mode=axis port=out_real   | DelayAndSum.cpp:43 in delayandsum, out_real |
| interface | mode=axis port=out_imag   | DelayAndSum.cpp:44 in delayandsum, out_imag |
| interface | mode=s_axilite port=phi   | DelayAndSum.cpp:47 in delayandsum, phi      |
| interface | mode=s_axilite port=fc    | DelayAndSum.cpp:48 in delayandsum, fc       |
| interface | mode=s_axilite port=xpos1 | DelayAndSum.cpp:49 in delayandsum, xpos1    |
| interface | mode=s_axilite port=xpos2 | DelayAndSum.cpp:50 in delayandsum, xpos2    |
| interface | mode=s_axilite port=xpos3 | DelayAndSum.cpp:51 in delayandsum, xpos3    |
| interface | mode=s_axilite port=xpos4 | DelayAndSum.cpp:52 in delayandsum, xpos4    |
| pipeline  | II=1                      | DelayAndSum.cpp:54 in delayandsum           |
+-----------+---------------------------+---------------------------------------------+


