#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x564c7892dcb0 .scope module, "tb_microwave" "tb_microwave" 2 3;
 .timescale -3 -9;
v0x564c78982ea0_0 .var "clearn", 0 0;
v0x564c78982f60_0 .var "clk", 0 0;
v0x564c78983020_0 .var "door_closed", 0 0;
v0x564c789830c0_0 .var "key", 9 0;
v0x564c78983160_0 .net "mag", 0 0, v0x564c7894c1d0_0;  1 drivers
v0x564c78983310_0 .net "mins", 6 0, v0x564c789793d0_0;  1 drivers
v0x564c789833b0_0 .net "ones", 6 0, v0x564c789798a0_0;  1 drivers
v0x564c78983470_0 .var "startn", 0 0;
v0x564c78983510_0 .var "stopn", 0 0;
v0x564c789835b0_0 .net "tens", 6 0, v0x564c78979d80_0;  1 drivers
v0x564c78983670_0 .var/i "ticks", 31 0;
o0x7f974d83ec68 .functor BUFZ 1, C4<z>; HiZ drive
v0x564c78983750_0 .net "timer_done", 0 0, o0x7f974d83ec68;  0 drivers
S_0x564c7892de30 .scope module, "m" "microwave" 2 14, 3 1 0, S_0x564c7892dcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "keypad"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "startn"
    .port_info 3 /INPUT 1 "stopn"
    .port_info 4 /INPUT 1 "clearn"
    .port_info 5 /INPUT 1 "door_closed"
    .port_info 6 /INPUT 1 "timer_done"
    .port_info 7 /OUTPUT 1 "mag"
    .port_info 8 /OUTPUT 7 "sec_ones_segs"
    .port_info 9 /OUTPUT 7 "sec_tens_segs"
    .port_info 10 /OUTPUT 7 "min_segs"
v0x564c78981d80_0 .net "clearn", 0 0, v0x564c78982ea0_0;  1 drivers
v0x564c78981e40_0 .net "clk", 0 0, v0x564c78982f60_0;  1 drivers
v0x564c78981f00_0 .net "door_closed", 0 0, v0x564c78983020_0;  1 drivers
v0x564c78981fa0_0 .net "encoder_out", 3 0, v0x564c7897c2c0_0;  1 drivers
v0x564c789820d0_0 .net "keypad", 9 0, v0x564c789830c0_0;  1 drivers
v0x564c78982170_0 .net "loadn", 0 0, L_0x564c78993d00;  1 drivers
v0x564c78982210_0 .net "mag", 0 0, v0x564c7894c1d0_0;  alias, 1 drivers
v0x564c789822b0_0 .net "min_segs", 6 0, v0x564c789793d0_0;  alias, 1 drivers
v0x564c78982370_0 .net "mins", 3 0, v0x564c7897e2e0_0;  1 drivers
v0x564c78982550_0 .net "pgt_1hz", 0 0, L_0x564c78993c10;  1 drivers
v0x564c789825f0_0 .net "sec_ones", 3 0, v0x564c7897f6c0_0;  1 drivers
v0x564c789826b0_0 .net "sec_ones_segs", 6 0, v0x564c789798a0_0;  alias, 1 drivers
v0x564c78982770_0 .net "sec_tens", 3 0, v0x564c78980c80_0;  1 drivers
v0x564c78982830_0 .net "sec_tens_segs", 6 0, v0x564c78979d80_0;  alias, 1 drivers
v0x564c789828f0_0 .net "startn", 0 0, v0x564c78983470_0;  1 drivers
v0x564c789829e0_0 .net "stopn", 0 0, v0x564c78983510_0;  1 drivers
v0x564c78982ad0_0 .net "timer_done", 0 0, o0x7f974d83ec68;  alias, 0 drivers
v0x564c78982ca0_0 .net "zero", 0 0, L_0x564c78996050;  1 drivers
S_0x564c78926990 .scope module, "c" "control" 3 19, 4 3 0, S_0x564c7892de30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "startn"
    .port_info 1 /INPUT 1 "stopn"
    .port_info 2 /INPUT 1 "clearn"
    .port_info 3 /INPUT 1 "door_closed"
    .port_info 4 /INPUT 1 "timer_done"
    .port_info 5 /OUTPUT 1 "mag"
v0x564c78978780_0 .net "R", 0 0, v0x564c7894c2d0_0;  1 drivers
v0x564c78978890_0 .net "S", 0 0, v0x564c7894c3d0_0;  1 drivers
v0x564c789789a0_0 .net "clearn", 0 0, v0x564c78982ea0_0;  alias, 1 drivers
v0x564c78978a40_0 .net "door_closed", 0 0, v0x564c78983020_0;  alias, 1 drivers
v0x564c78978ae0_0 .net "mag", 0 0, v0x564c7894c1d0_0;  alias, 1 drivers
v0x564c78978bd0_0 .net "startn", 0 0, v0x564c78983470_0;  alias, 1 drivers
v0x564c78978c70_0 .net "stopn", 0 0, v0x564c78983510_0;  alias, 1 drivers
v0x564c78978d40_0 .net "timer_done", 0 0, L_0x564c78996050;  alias, 1 drivers
S_0x564c78926b10 .scope module, "SR" "latch" 4 15, 5 3 0, S_0x564c78926990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "R"
    .port_info 1 /INPUT 1 "S"
    .port_info 2 /OUTPUT 1 "mag"
v0x564c78951160_0 .net "R", 0 0, v0x564c7894c2d0_0;  alias, 1 drivers
v0x564c78951260_0 .net "S", 0 0, v0x564c7894c3d0_0;  alias, 1 drivers
v0x564c7894c1d0_0 .var "mag", 0 0;
E_0x564c7892c140 .event edge, v0x564c78951260_0, v0x564c78951160_0;
S_0x564c78978020 .scope module, "controle" "logic_control" 4 14, 6 3 0, S_0x564c78926990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "startn"
    .port_info 1 /INPUT 1 "stopn"
    .port_info 2 /INPUT 1 "clearn"
    .port_info 3 /INPUT 1 "door_closed"
    .port_info 4 /INPUT 1 "timer_done"
    .port_info 5 /OUTPUT 1 "R"
    .port_info 6 /OUTPUT 1 "S"
v0x564c7894c2d0_0 .var "R", 0 0;
v0x564c7894c3d0_0 .var "S", 0 0;
v0x564c789782f0_0 .net "clearn", 0 0, v0x564c78982ea0_0;  alias, 1 drivers
v0x564c78978390_0 .net "door_closed", 0 0, v0x564c78983020_0;  alias, 1 drivers
v0x564c78978430_0 .net "startn", 0 0, v0x564c78983470_0;  alias, 1 drivers
v0x564c78978520_0 .net "stopn", 0 0, v0x564c78983510_0;  alias, 1 drivers
v0x564c789785e0_0 .net "timer_done", 0 0, L_0x564c78996050;  alias, 1 drivers
E_0x564c7895c700/0 .event edge, v0x564c789785e0_0, v0x564c78978390_0, v0x564c789782f0_0, v0x564c78978520_0;
E_0x564c7895c700/1 .event edge, v0x564c78978430_0;
E_0x564c7895c700 .event/or E_0x564c7895c700/0, E_0x564c7895c700/1;
S_0x564c78978e10 .scope module, "d" "decoder" 3 23, 7 3 0, S_0x564c7892de30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "sec_ones"
    .port_info 1 /INPUT 4 "sec_tens"
    .port_info 2 /INPUT 4 "min"
    .port_info 3 /OUTPUT 7 "sec_ones_segs"
    .port_info 4 /OUTPUT 7 "sec_tens_segs"
    .port_info 5 /OUTPUT 7 "min_segs"
v0x564c78979ec0_0 .net "min", 3 0, v0x564c7897e2e0_0;  alias, 1 drivers
v0x564c78979fb0_0 .net "min_segs", 6 0, v0x564c789793d0_0;  alias, 1 drivers
v0x564c7897a080_0 .net "sec_ones", 3 0, v0x564c7897f6c0_0;  alias, 1 drivers
v0x564c7897a180_0 .net "sec_ones_segs", 6 0, v0x564c789798a0_0;  alias, 1 drivers
v0x564c7897a250_0 .net "sec_tens", 3 0, v0x564c78980c80_0;  alias, 1 drivers
v0x564c7897a340_0 .net "sec_tens_segs", 6 0, v0x564c78979d80_0;  alias, 1 drivers
S_0x564c78979080 .scope module, "min_module" "bcd_seven" 7 16, 8 3 0, S_0x564c78978e10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "bcd"
    .port_info 1 /OUTPUT 7 "seven"
v0x564c789792d0_0 .net "bcd", 3 0, v0x564c7897e2e0_0;  alias, 1 drivers
v0x564c789793d0_0 .var "seven", 6 0;
E_0x564c78979250 .event edge, v0x564c789792d0_0;
S_0x564c78979510 .scope module, "sec_ones_module" "bcd_seven" 7 12, 8 3 0, S_0x564c78978e10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "bcd"
    .port_info 1 /OUTPUT 7 "seven"
v0x564c789797a0_0 .net "bcd", 3 0, v0x564c7897f6c0_0;  alias, 1 drivers
v0x564c789798a0_0 .var "seven", 6 0;
E_0x564c78979720 .event edge, v0x564c789797a0_0;
S_0x564c789799e0 .scope module, "sec_tens_module" "bcd_seven" 7 14, 8 3 0, S_0x564c78978e10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "bcd"
    .port_info 1 /OUTPUT 7 "seven"
v0x564c78979c80_0 .net "bcd", 3 0, v0x564c78980c80_0;  alias, 1 drivers
v0x564c78979d80_0 .var "seven", 6 0;
E_0x564c78979c20 .event edge, v0x564c78979c80_0;
S_0x564c7897a4d0 .scope module, "e" "encoder" 3 20, 9 1 0, S_0x564c7892de30;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "Keypad"
    .port_info 1 /INPUT 1 "Clk"
    .port_info 2 /INPUT 1 "Enablen"
    .port_info 3 /OUTPUT 4 "D"
    .port_info 4 /OUTPUT 1 "loadn"
    .port_info 5 /OUTPUT 1 "pgt_1Hz"
L_0x564c78993d00 .functor BUFZ 1, v0x564c7897c3c0_0, C4<0>, C4<0>, C4<0>;
v0x564c7897c680_0 .net "Clk", 0 0, v0x564c78982f60_0;  alias, 1 drivers
v0x564c7897c790_0 .net "D", 3 0, v0x564c7897c2c0_0;  alias, 1 drivers
v0x564c7897c850_0 .net "DataValid", 0 0, v0x564c7897c3c0_0;  1 drivers
v0x564c7897c940_0 .net "Enablen", 0 0, v0x564c7894c1d0_0;  alias, 1 drivers
v0x564c7897c9e0_0 .net "Keypad", 9 0, v0x564c789830c0_0;  alias, 1 drivers
v0x564c7897ca80_0 .net "loadn", 0 0, L_0x564c78993d00;  alias, 1 drivers
v0x564c7897cb20_0 .net "outDebounce", 0 0, v0x564c7897afb0_0;  1 drivers
v0x564c7897cc10_0 .net "outFreq", 0 0, v0x564c7897b440_0;  1 drivers
v0x564c7897cd00_0 .net "pgt_1Hz", 0 0, L_0x564c78993c10;  alias, 1 drivers
S_0x564c7897a770 .scope module, "db" "Debounce" 9 15, 10 1 0, S_0x564c7897a4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /OUTPUT 1 "out"
L_0x564c78983890 .functor AND 1, v0x564c78982f60_0, L_0x564c789837f0, C4<1>, C4<1>;
L_0x564c78983900 .functor AND 1, v0x564c78982f60_0, v0x564c7897c3c0_0, C4<1>, C4<1>;
v0x564c7897aa90_0 .net *"_s2", 0 0, L_0x564c789837f0;  1 drivers
v0x564c7897ab70_0 .net *"_s3", 0 0, L_0x564c78983890;  1 drivers
v0x564c7897ac30_0 .net *"_s7", 0 0, L_0x564c78983900;  1 drivers
v0x564c7897ad00_0 .net "clear", 0 0, v0x564c7897c3c0_0;  alias, 1 drivers
v0x564c7897adc0_0 .net "clock", 0 0, v0x564c78982f60_0;  alias, 1 drivers
v0x564c7897aed0_0 .var "cont", 2 0;
v0x564c7897afb0_0 .var "out", 0 0;
E_0x564c7897a9b0 .event posedge, L_0x564c78983900;
E_0x564c7897aa30 .event posedge, L_0x564c78983890;
L_0x564c789837f0 .reduce/nor v0x564c7897c3c0_0;
S_0x564c7897b0f0 .scope module, "div100" "DivideBy100" 9 13, 11 1 0, S_0x564c7897a4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "clkOut"
v0x564c7897b380_0 .net "clk", 0 0, v0x564c78982f60_0;  alias, 1 drivers
v0x564c7897b440_0 .var "clkOut", 0 0;
v0x564c7897b4e0_0 .var "cont", 6 0;
E_0x564c7897b300 .event posedge, v0x564c7897adc0_0;
S_0x564c7897b630 .scope module, "mux" "mux_2to1" 9 17, 12 1 0, S_0x564c7897a4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DelayIn"
    .port_info 1 /INPUT 1 "DivideBy100"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x564c7897b8d0_0 .net "DelayIn", 0 0, v0x564c7897afb0_0;  alias, 1 drivers
v0x564c7897b9a0_0 .net "DivideBy100", 0 0, v0x564c7897b440_0;  alias, 1 drivers
v0x564c7897ba70_0 .net *"_s0", 31 0, L_0x564c78983a20;  1 drivers
L_0x7f974d7f4018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564c7897bb40_0 .net *"_s3", 30 0, L_0x7f974d7f4018;  1 drivers
L_0x7f974d7f4060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564c7897bbe0_0 .net/2u *"_s4", 31 0, L_0x7f974d7f4060;  1 drivers
v0x564c7897bd10_0 .net *"_s6", 0 0, L_0x564c78993ad0;  1 drivers
v0x564c7897bdd0_0 .net "out", 0 0, L_0x564c78993c10;  alias, 1 drivers
v0x564c7897be90_0 .net "sel", 0 0, v0x564c7894c1d0_0;  alias, 1 drivers
L_0x564c78983a20 .concat [ 1 31 0 0], v0x564c7894c1d0_0, L_0x7f974d7f4018;
L_0x564c78993ad0 .cmp/eq 32, L_0x564c78983a20, L_0x7f974d7f4060;
L_0x564c78993c10 .functor MUXZ 1, v0x564c7897b440_0, v0x564c7897afb0_0, L_0x564c78993ad0, C4<>;
S_0x564c7897c000 .scope module, "pencoder" "priority_encoder" 9 11, 13 1 0, S_0x564c7897a4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "keypad"
    .port_info 1 /INPUT 1 "enablen"
    .port_info 2 /OUTPUT 4 "bcd"
    .port_info 3 /OUTPUT 1 "data_valid"
v0x564c7897c2c0_0 .var "bcd", 3 0;
v0x564c7897c3c0_0 .var "data_valid", 0 0;
v0x564c7897c480_0 .net "enablen", 0 0, v0x564c7894c1d0_0;  alias, 1 drivers
v0x564c7897c550_0 .net "keypad", 9 0, v0x564c789830c0_0;  alias, 1 drivers
E_0x564c7897c240 .event edge, v0x564c7894c1d0_0, v0x564c7897c550_0;
S_0x564c7897ce60 .scope module, "t" "timer" 3 22, 14 1 0, S_0x564c7892de30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "data"
    .port_info 1 /INPUT 1 "loadn"
    .port_info 2 /INPUT 1 "clrn"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
    .port_info 5 /OUTPUT 4 "sec_ones"
    .port_info 6 /OUTPUT 4 "sec_tens"
    .port_info 7 /OUTPUT 4 "mins"
    .port_info 8 /OUTPUT 1 "zero"
L_0x564c78995f40 .functor AND 1, v0x564c7897e490_0, v0x564c7897f9a0_0, C4<1>, C4<1>;
L_0x564c78996050 .functor AND 1, L_0x564c78995f40, v0x564c78980ed0_0, C4<1>, C4<1>;
v0x564c78981070_0 .net *"_s0", 0 0, L_0x564c78995f40;  1 drivers
v0x564c78981170_0 .net "clk", 0 0, L_0x564c78993c10;  alias, 1 drivers
v0x564c78981230_0 .net "clrn", 0 0, v0x564c78982ea0_0;  alias, 1 drivers
v0x564c789812d0_0 .net "data", 3 0, v0x564c7897c2c0_0;  alias, 1 drivers
v0x564c78981370_0 .net "en", 0 0, v0x564c7894c1d0_0;  alias, 1 drivers
v0x564c78981410_0 .net "loadn", 0 0, L_0x564c78993d00;  alias, 1 drivers
v0x564c789814b0_0 .net "mins", 3 0, v0x564c7897e2e0_0;  alias, 1 drivers
v0x564c78981550_0 .net "sec_ones", 3 0, v0x564c7897f6c0_0;  alias, 1 drivers
v0x564c789816a0_0 .net "sec_tens", 3 0, v0x564c78980c80_0;  alias, 1 drivers
v0x564c78981880_0 .net "tc_mins", 0 0, L_0x564c78995d90;  1 drivers
v0x564c78981920_0 .net "tc_ones", 0 0, L_0x564c78994750;  1 drivers
v0x564c789819c0_0 .net "tc_tens", 0 0, L_0x564c78995270;  1 drivers
v0x564c78981a60_0 .net "zero", 0 0, L_0x564c78996050;  alias, 1 drivers
v0x564c78981b00_0 .net "zero_mins", 0 0, v0x564c7897e490_0;  1 drivers
v0x564c78981ba0_0 .net "zero_ones", 0 0, v0x564c7897f9a0_0;  1 drivers
v0x564c78981c40_0 .net "zero_tens", 0 0, v0x564c78980ed0_0;  1 drivers
S_0x564c7897d110 .scope module, "mins_module" "mod10" 14 13, 15 3 0, S_0x564c7897ce60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "data"
    .port_info 1 /INPUT 1 "loadn"
    .port_info 2 /INPUT 1 "clrn"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
    .port_info 5 /OUTPUT 4 "out"
    .port_info 6 /OUTPUT 1 "tc"
    .port_info 7 /OUTPUT 1 "zero"
L_0x564c78995470 .functor NOT 1, L_0x564c789953d0, C4<0>, C4<0>, C4<0>;
L_0x564c78995530 .functor AND 1, L_0x564c78995270, L_0x564c78995470, C4<1>, C4<1>;
L_0x564c78995640 .functor NOT 1, L_0x564c789955a0, C4<0>, C4<0>, C4<0>;
L_0x564c78995700 .functor AND 1, L_0x564c78995530, L_0x564c78995640, C4<1>, C4<1>;
L_0x564c789958e0 .functor NOT 1, L_0x564c78995840, C4<0>, C4<0>, C4<0>;
L_0x564c789959a0 .functor AND 1, L_0x564c78995700, L_0x564c789958e0, C4<1>, C4<1>;
L_0x564c78995cd0 .functor NOT 1, L_0x564c78995af0, C4<0>, C4<0>, C4<0>;
L_0x564c78995d90 .functor AND 1, L_0x564c789959a0, L_0x564c78995cd0, C4<1>, C4<1>;
v0x564c7897d460_0 .net *"_s1", 0 0, L_0x564c789953d0;  1 drivers
v0x564c7897d560_0 .net *"_s10", 0 0, L_0x564c78995700;  1 drivers
v0x564c7897d640_0 .net *"_s13", 0 0, L_0x564c78995840;  1 drivers
v0x564c7897d700_0 .net *"_s14", 0 0, L_0x564c789958e0;  1 drivers
v0x564c7897d7e0_0 .net *"_s16", 0 0, L_0x564c789959a0;  1 drivers
v0x564c7897d910_0 .net *"_s19", 0 0, L_0x564c78995af0;  1 drivers
v0x564c7897d9f0_0 .net *"_s2", 0 0, L_0x564c78995470;  1 drivers
v0x564c7897dad0_0 .net *"_s20", 0 0, L_0x564c78995cd0;  1 drivers
v0x564c7897dbb0_0 .net *"_s4", 0 0, L_0x564c78995530;  1 drivers
v0x564c7897dd20_0 .net *"_s7", 0 0, L_0x564c789955a0;  1 drivers
v0x564c7897de00_0 .net *"_s8", 0 0, L_0x564c78995640;  1 drivers
v0x564c7897dee0_0 .net "clk", 0 0, L_0x564c78993c10;  alias, 1 drivers
v0x564c7897df80_0 .net "clrn", 0 0, v0x564c78982ea0_0;  alias, 1 drivers
v0x564c7897e070_0 .net "data", 3 0, v0x564c78980c80_0;  alias, 1 drivers
v0x564c7897e180_0 .net "en", 0 0, L_0x564c78995270;  alias, 1 drivers
v0x564c7897e240_0 .net "loadn", 0 0, L_0x564c78993d00;  alias, 1 drivers
v0x564c7897e2e0_0 .var "out", 3 0;
v0x564c7897e3d0_0 .net "tc", 0 0, L_0x564c78995d90;  alias, 1 drivers
v0x564c7897e490_0 .var "zero", 0 0;
E_0x564c7892ba00/0 .event edge, v0x564c7897ca80_0;
E_0x564c7892ba00/1 .event negedge, v0x564c789782f0_0;
E_0x564c7892ba00/2 .event posedge, v0x564c7897bdd0_0;
E_0x564c7892ba00 .event/or E_0x564c7892ba00/0, E_0x564c7892ba00/1, E_0x564c7892ba00/2;
L_0x564c789953d0 .part v0x564c7897e2e0_0, 0, 1;
L_0x564c789955a0 .part v0x564c7897e2e0_0, 1, 1;
L_0x564c78995840 .part v0x564c7897e2e0_0, 2, 1;
L_0x564c78995af0 .part v0x564c7897e2e0_0, 3, 1;
S_0x564c7897e6a0 .scope module, "sec_ones_module" "mod10" 14 11, 15 3 0, S_0x564c7897ce60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "data"
    .port_info 1 /INPUT 1 "loadn"
    .port_info 2 /INPUT 1 "clrn"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
    .port_info 5 /OUTPUT 4 "out"
    .port_info 6 /OUTPUT 1 "tc"
    .port_info 7 /OUTPUT 1 "zero"
L_0x564c78993e10 .functor NOT 1, L_0x564c78993d70, C4<0>, C4<0>, C4<0>;
L_0x564c78993ed0 .functor AND 1, v0x564c7894c1d0_0, L_0x564c78993e10, C4<1>, C4<1>;
L_0x564c78994030 .functor NOT 1, L_0x564c78993f90, C4<0>, C4<0>, C4<0>;
L_0x564c789940f0 .functor AND 1, L_0x564c78993ed0, L_0x564c78994030, C4<1>, C4<1>;
L_0x564c789943b0 .functor NOT 1, L_0x564c78994200, C4<0>, C4<0>, C4<0>;
L_0x564c78994470 .functor AND 1, L_0x564c789940f0, L_0x564c789943b0, C4<1>, C4<1>;
L_0x564c78994690 .functor NOT 1, L_0x564c789945c0, C4<0>, C4<0>, C4<0>;
L_0x564c78994750 .functor AND 1, L_0x564c78994470, L_0x564c78994690, C4<1>, C4<1>;
v0x564c7897e960_0 .net *"_s1", 0 0, L_0x564c78993d70;  1 drivers
v0x564c7897ea40_0 .net *"_s10", 0 0, L_0x564c789940f0;  1 drivers
v0x564c7897eb20_0 .net *"_s13", 0 0, L_0x564c78994200;  1 drivers
v0x564c7897ebe0_0 .net *"_s14", 0 0, L_0x564c789943b0;  1 drivers
v0x564c7897ecc0_0 .net *"_s16", 0 0, L_0x564c78994470;  1 drivers
v0x564c7897edf0_0 .net *"_s19", 0 0, L_0x564c789945c0;  1 drivers
v0x564c7897eed0_0 .net *"_s2", 0 0, L_0x564c78993e10;  1 drivers
v0x564c7897efb0_0 .net *"_s20", 0 0, L_0x564c78994690;  1 drivers
v0x564c7897f090_0 .net *"_s4", 0 0, L_0x564c78993ed0;  1 drivers
v0x564c7897f170_0 .net *"_s7", 0 0, L_0x564c78993f90;  1 drivers
v0x564c7897f250_0 .net *"_s8", 0 0, L_0x564c78994030;  1 drivers
v0x564c7897f330_0 .net "clk", 0 0, L_0x564c78993c10;  alias, 1 drivers
v0x564c7897f3d0_0 .net "clrn", 0 0, v0x564c78982ea0_0;  alias, 1 drivers
v0x564c7897f470_0 .net "data", 3 0, v0x564c7897c2c0_0;  alias, 1 drivers
v0x564c7897f530_0 .net "en", 0 0, v0x564c7894c1d0_0;  alias, 1 drivers
v0x564c7897f5d0_0 .net "loadn", 0 0, L_0x564c78993d00;  alias, 1 drivers
v0x564c7897f6c0_0 .var "out", 3 0;
v0x564c7897f8e0_0 .net "tc", 0 0, L_0x564c78994750;  alias, 1 drivers
v0x564c7897f9a0_0 .var "zero", 0 0;
L_0x564c78993d70 .part v0x564c7897f6c0_0, 0, 1;
L_0x564c78993f90 .part v0x564c7897f6c0_0, 1, 1;
L_0x564c78994200 .part v0x564c7897f6c0_0, 2, 1;
L_0x564c789945c0 .part v0x564c7897f6c0_0, 3, 1;
S_0x564c7897fbb0 .scope module, "sec_tens_module" "mod6" 14 12, 16 3 0, S_0x564c7897ce60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "data"
    .port_info 1 /INPUT 1 "loadn"
    .port_info 2 /INPUT 1 "clrn"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "en"
    .port_info 5 /OUTPUT 4 "out"
    .port_info 6 /OUTPUT 1 "tc"
    .port_info 7 /OUTPUT 1 "zero"
L_0x564c78994950 .functor NOT 1, L_0x564c789948b0, C4<0>, C4<0>, C4<0>;
L_0x564c78994a10 .functor AND 1, L_0x564c78994750, L_0x564c78994950, C4<1>, C4<1>;
L_0x564c78994b20 .functor NOT 1, L_0x564c78994a80, C4<0>, C4<0>, C4<0>;
L_0x564c78994be0 .functor AND 1, L_0x564c78994a10, L_0x564c78994b20, C4<1>, C4<1>;
L_0x564c78994ed0 .functor NOT 1, L_0x564c78994d20, C4<0>, C4<0>, C4<0>;
L_0x564c78994f90 .functor AND 1, L_0x564c78994be0, L_0x564c78994ed0, C4<1>, C4<1>;
L_0x564c789951b0 .functor NOT 1, L_0x564c789950e0, C4<0>, C4<0>, C4<0>;
L_0x564c78995270 .functor AND 1, L_0x564c78994f90, L_0x564c789951b0, C4<1>, C4<1>;
v0x564c7897fe50_0 .net *"_s1", 0 0, L_0x564c789948b0;  1 drivers
v0x564c7897ff30_0 .net *"_s10", 0 0, L_0x564c78994be0;  1 drivers
v0x564c78980010_0 .net *"_s13", 0 0, L_0x564c78994d20;  1 drivers
v0x564c789800d0_0 .net *"_s14", 0 0, L_0x564c78994ed0;  1 drivers
v0x564c789801b0_0 .net *"_s16", 0 0, L_0x564c78994f90;  1 drivers
v0x564c789802e0_0 .net *"_s19", 0 0, L_0x564c789950e0;  1 drivers
v0x564c789803c0_0 .net *"_s2", 0 0, L_0x564c78994950;  1 drivers
v0x564c789804a0_0 .net *"_s20", 0 0, L_0x564c789951b0;  1 drivers
v0x564c78980580_0 .net *"_s4", 0 0, L_0x564c78994a10;  1 drivers
v0x564c78980660_0 .net *"_s7", 0 0, L_0x564c78994a80;  1 drivers
v0x564c78980740_0 .net *"_s8", 0 0, L_0x564c78994b20;  1 drivers
v0x564c78980820_0 .net "clk", 0 0, L_0x564c78993c10;  alias, 1 drivers
v0x564c78980950_0 .net "clrn", 0 0, v0x564c78982ea0_0;  alias, 1 drivers
v0x564c78980a80_0 .net "data", 3 0, v0x564c7897f6c0_0;  alias, 1 drivers
v0x564c78980b40_0 .net "en", 0 0, L_0x564c78994750;  alias, 1 drivers
v0x564c78980be0_0 .net "loadn", 0 0, L_0x564c78993d00;  alias, 1 drivers
v0x564c78980c80_0 .var "out", 3 0;
v0x564c78980e30_0 .net "tc", 0 0, L_0x564c78995270;  alias, 1 drivers
v0x564c78980ed0_0 .var "zero", 0 0;
L_0x564c789948b0 .part v0x564c78980c80_0, 0, 1;
L_0x564c78994a80 .part v0x564c78980c80_0, 1, 1;
L_0x564c78994d20 .part v0x564c78980c80_0, 2, 1;
L_0x564c789950e0 .part v0x564c78980c80_0, 3, 1;
    .scope S_0x564c78978020;
T_0 ;
    %wait E_0x564c7895c700;
    %load/vec4 v0x564c789782f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x564c78978520_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x564c789785e0_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x564c78978390_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564c7894c3d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564c7894c2d0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x564c78978430_0;
    %nor/r;
    %load/vec4 v0x564c78978390_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564c7894c3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564c7894c2d0_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564c7894c3d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564c7894c2d0_0, 0, 1;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x564c78926b10;
T_1 ;
    %wait E_0x564c7892c140;
    %load/vec4 v0x564c78951160_0;
    %load/vec4 v0x564c78951260_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564c7894c1d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x564c78951260_0;
    %load/vec4 v0x564c78951160_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564c7894c1d0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x564c7897c000;
T_2 ;
    %wait E_0x564c7897c240;
    %load/vec4 v0x564c7897c480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x564c7897c550_0;
    %dup/vec4;
    %pushi/vec4 512, 0, 10;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 10;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 10;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 10;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 10;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %pushi/vec4 7, 7, 4;
    %store/vec4 v0x564c7897c2c0_0, 0, 4;
    %jmp T_2.13;
T_2.2 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x564c7897c2c0_0, 0, 4;
    %jmp T_2.13;
T_2.3 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x564c7897c2c0_0, 0, 4;
    %jmp T_2.13;
T_2.4 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x564c7897c2c0_0, 0, 4;
    %jmp T_2.13;
T_2.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x564c7897c2c0_0, 0, 4;
    %jmp T_2.13;
T_2.6 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x564c7897c2c0_0, 0, 4;
    %jmp T_2.13;
T_2.7 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x564c7897c2c0_0, 0, 4;
    %jmp T_2.13;
T_2.8 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x564c7897c2c0_0, 0, 4;
    %jmp T_2.13;
T_2.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x564c7897c2c0_0, 0, 4;
    %jmp T_2.13;
T_2.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x564c7897c2c0_0, 0, 4;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x564c7897c2c0_0, 0, 4;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
T_2.0 ;
    %load/vec4 v0x564c7897c550_0;
    %cmpi/e 0, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_2.14, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %pad/s 1;
    %store/vec4 v0x564c7897c3c0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x564c7897b0f0;
T_3 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0x564c7897b4e0_0, 0, 7;
    %end;
    .thread T_3;
    .scope S_0x564c7897b0f0;
T_4 ;
    %wait E_0x564c7897b300;
    %load/vec4 v0x564c7897b4e0_0;
    %cmpi/e 50, 0, 7;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 7;
    %assign/vec4 v0x564c7897b4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564c7897b440_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564c7897b440_0, 0;
    %load/vec4 v0x564c7897b4e0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x564c7897b4e0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x564c7897a770;
T_5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564c7897aed0_0, 0, 3;
    %end;
    .thread T_5;
    .scope S_0x564c7897a770;
T_6 ;
    %wait E_0x564c7897aa30;
    %load/vec4 v0x564c7897aed0_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %load/vec4 v0x564c7897aed0_0;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x564c7897aed0_0;
    %addi 1, 0, 3;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %assign/vec4 v0x564c7897aed0_0, 0;
    %load/vec4 v0x564c7897aed0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564c7897afb0_0, 0;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x564c7897a770;
T_7 ;
    %wait E_0x564c7897a9b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564c7897afb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564c7897aed0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x564c7897e6a0;
T_8 ;
    %wait E_0x564c7892ba00;
    %load/vec4 v0x564c7897f3d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564c7897f6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564c7897f9a0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x564c7897f5d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x564c7897f470_0;
    %assign/vec4 v0x564c7897f6c0_0, 0;
    %load/vec4 v0x564c7897f470_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %pad/s 1;
    %assign/vec4 v0x564c7897f9a0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x564c7897f530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x564c7897f6c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x564c7897f6c0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x564c7897f6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564c7897f9a0_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x564c7897f6c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x564c7897f6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564c7897f9a0_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x564c7897f6c0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x564c7897f6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564c7897f9a0_0, 0;
T_8.11 ;
T_8.9 ;
T_8.6 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x564c7897fbb0;
T_9 ;
    %wait E_0x564c7892ba00;
    %load/vec4 v0x564c78980950_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564c78980c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564c78980ed0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x564c78980be0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x564c78980a80_0;
    %assign/vec4 v0x564c78980c80_0, 0;
    %load/vec4 v0x564c78980a80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.5, 8;
T_9.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.5, 8;
 ; End of false expr.
    %blend;
T_9.5;
    %pad/s 1;
    %assign/vec4 v0x564c78980ed0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x564c78980b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x564c78980c80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x564c78980c80_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x564c78980c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564c78980ed0_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x564c78980c80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x564c78980c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564c78980ed0_0, 0;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v0x564c78980c80_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x564c78980c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564c78980ed0_0, 0;
T_9.11 ;
T_9.9 ;
T_9.6 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x564c7897d110;
T_10 ;
    %wait E_0x564c7892ba00;
    %load/vec4 v0x564c7897df80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564c7897e2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564c7897e490_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x564c7897e240_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x564c7897e070_0;
    %assign/vec4 v0x564c7897e2e0_0, 0;
    %load/vec4 v0x564c7897e070_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_10.5, 8;
T_10.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_10.5, 8;
 ; End of false expr.
    %blend;
T_10.5;
    %pad/s 1;
    %assign/vec4 v0x564c7897e490_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x564c7897e180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x564c7897e2e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %load/vec4 v0x564c7897e2e0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x564c7897e2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564c7897e490_0, 0;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0x564c7897e2e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x564c7897e2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564c7897e490_0, 0;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0x564c7897e2e0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x564c7897e2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564c7897e490_0, 0;
T_10.11 ;
T_10.9 ;
T_10.6 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x564c78979510;
T_11 ;
    %wait E_0x564c78979720;
    %load/vec4 v0x564c789797a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x564c789798a0_0, 0, 7;
    %jmp T_11.11;
T_11.0 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0x564c789798a0_0, 0, 7;
    %jmp T_11.11;
T_11.1 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x564c789798a0_0, 0, 7;
    %jmp T_11.11;
T_11.2 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v0x564c789798a0_0, 0, 7;
    %jmp T_11.11;
T_11.3 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x564c789798a0_0, 0, 7;
    %jmp T_11.11;
T_11.4 ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x564c789798a0_0, 0, 7;
    %jmp T_11.11;
T_11.5 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v0x564c789798a0_0, 0, 7;
    %jmp T_11.11;
T_11.6 ;
    %pushi/vec4 95, 0, 7;
    %store/vec4 v0x564c789798a0_0, 0, 7;
    %jmp T_11.11;
T_11.7 ;
    %pushi/vec4 112, 0, 7;
    %store/vec4 v0x564c789798a0_0, 0, 7;
    %jmp T_11.11;
T_11.8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x564c789798a0_0, 0, 7;
    %jmp T_11.11;
T_11.9 ;
    %pushi/vec4 123, 0, 7;
    %store/vec4 v0x564c789798a0_0, 0, 7;
    %jmp T_11.11;
T_11.11 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x564c789799e0;
T_12 ;
    %wait E_0x564c78979c20;
    %load/vec4 v0x564c78979c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x564c78979d80_0, 0, 7;
    %jmp T_12.11;
T_12.0 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0x564c78979d80_0, 0, 7;
    %jmp T_12.11;
T_12.1 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x564c78979d80_0, 0, 7;
    %jmp T_12.11;
T_12.2 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v0x564c78979d80_0, 0, 7;
    %jmp T_12.11;
T_12.3 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x564c78979d80_0, 0, 7;
    %jmp T_12.11;
T_12.4 ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x564c78979d80_0, 0, 7;
    %jmp T_12.11;
T_12.5 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v0x564c78979d80_0, 0, 7;
    %jmp T_12.11;
T_12.6 ;
    %pushi/vec4 95, 0, 7;
    %store/vec4 v0x564c78979d80_0, 0, 7;
    %jmp T_12.11;
T_12.7 ;
    %pushi/vec4 112, 0, 7;
    %store/vec4 v0x564c78979d80_0, 0, 7;
    %jmp T_12.11;
T_12.8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x564c78979d80_0, 0, 7;
    %jmp T_12.11;
T_12.9 ;
    %pushi/vec4 123, 0, 7;
    %store/vec4 v0x564c78979d80_0, 0, 7;
    %jmp T_12.11;
T_12.11 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x564c78979080;
T_13 ;
    %wait E_0x564c78979250;
    %load/vec4 v0x564c789792d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x564c789793d0_0, 0, 7;
    %jmp T_13.11;
T_13.0 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0x564c789793d0_0, 0, 7;
    %jmp T_13.11;
T_13.1 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x564c789793d0_0, 0, 7;
    %jmp T_13.11;
T_13.2 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v0x564c789793d0_0, 0, 7;
    %jmp T_13.11;
T_13.3 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x564c789793d0_0, 0, 7;
    %jmp T_13.11;
T_13.4 ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x564c789793d0_0, 0, 7;
    %jmp T_13.11;
T_13.5 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v0x564c789793d0_0, 0, 7;
    %jmp T_13.11;
T_13.6 ;
    %pushi/vec4 95, 0, 7;
    %store/vec4 v0x564c789793d0_0, 0, 7;
    %jmp T_13.11;
T_13.7 ;
    %pushi/vec4 112, 0, 7;
    %store/vec4 v0x564c789793d0_0, 0, 7;
    %jmp T_13.11;
T_13.8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x564c789793d0_0, 0, 7;
    %jmp T_13.11;
T_13.9 ;
    %pushi/vec4 123, 0, 7;
    %store/vec4 v0x564c789793d0_0, 0, 7;
    %jmp T_13.11;
T_13.11 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x564c7892dcb0;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564c78983670_0, 0, 32;
    %end;
    .thread T_14;
    .scope S_0x564c7892dcb0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564c78982f60_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x564c7892dcb0;
T_16 ;
    %delay 10000000, 0;
    %load/vec4 v0x564c78982f60_0;
    %inv;
    %store/vec4 v0x564c78982f60_0, 0, 1;
    %load/vec4 v0x564c78983670_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x564c78983670_0, 0, 32;
    %load/vec4 v0x564c78983670_0;
    %cmpi/e 30000, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %vpi_call 2 23 "$finish" {0 0 0};
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x564c7892dcb0;
T_17 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x564c789830c0_0, 0, 10;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564c78982ea0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564c78982ea0_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x564c7892dcb0;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564c78983470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564c78983510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564c78982ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564c78983020_0, 0, 1;
    %delay 10000000, 0;
    %pushi/vec4 2, 0, 10;
    %store/vec4 v0x564c789830c0_0, 0, 10;
    %delay 10000000, 0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x564c789830c0_0, 0, 10;
    %delay 10000000, 0;
    %pushi/vec4 512, 0, 10;
    %store/vec4 v0x564c789830c0_0, 0, 10;
    %delay 10000000, 0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x564c789830c0_0, 0, 10;
    %delay 10000000, 0;
    %pushi/vec4 512, 0, 10;
    %store/vec4 v0x564c789830c0_0, 0, 10;
    %delay 10000000, 0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x564c789830c0_0, 0, 10;
    %delay 100000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564c78983470_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x564c7892dcb0;
T_19 ;
    %vpi_call 2 45 "$dumpfile", "vcd/microwave.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x564c7892dcb0;
T_20 ;
    %delay 1000000, 0;
    %vpi_call 2 50 "$monitor", "%b %b %b ", v0x564c789833b0_0, v0x564c789835b0_0, v0x564c78983310_0 {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "testbenches/tb_microwave.v";
    "src/microwave.v";
    "src/control/control.v";
    "src/control/latch.v";
    "src/control/logic_control.v";
    "src/decoder/decoder.v";
    "src/decoder/bcd_seven.v";
    "src/encoder/encoder.v";
    "src/encoder/Debounce.v";
    "src/encoder/DivideBy100.v";
    "src/encoder/mux_2to1.v";
    "src/encoder/priority_encoder.v";
    "src/timer/timer.v";
    "src/timer/mod10.v";
    "src/timer/mod6.v";
