# RISC-V-Simulator

This repository contains a basic RISC-V instruction set simulator written in Python. It supports a core subset of instructions and allows step-by-step execution of RISC-V assembly programs for educational and performance analysis purposes.

ğŸ“Œ Features
âœ… Supports core RISC-V instructions:
ADD, SUB, LW, SW, BEQ, JAL

ğŸ§  Functional register file with proper updates

ğŸ’¾ Simulated memory model for load/store

ğŸ“„ Reads and executes RISC-V programs from text files

ğŸ“Š Outputs instruction and cycle counts

ğŸ” Control flow support via branching and jumps

*Disclaimer: Instructions BEQ and JAL do not work yet.
