---
layout: default
title: Instruction Memory
parent: Memory Hiererchy
nav_order: 4
---

# Instruction Memory

---

Inputs‌ ‌to‌ ‌Data‌ ‌Memory‌ ‌from‌ ‌Data‌ ‌Cache‌ ‌are,‌ ‌

- ADDRESS[27:0]‌ ‌
- WRITE_DATA[127:0]‌ ‌
- READ‌ ‌
  ‌

Outputs‌ ‌from‌ ‌Data‌ ‌Cache‌ ‌to‌ ‌CPU‌ ‌are,‌ ‌

- READ_DATA[127:0]‌ ‌
- BUSYWAIT‌
