// (C) 2001-2024 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files from any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License Subscription 
// Agreement, Intel FPGA IP License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Intel and sold by 
// Intel or its authorized distributors.  Please refer to the applicable 
// agreement for further details.


// Copyright 2022 Intel Corporation.
//
// THIS SOFTWARE MAY CONTAIN PREPRODUCTION CODE AND IS PROVIDED BY THE
// COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED
// WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
// MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
// WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
// OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
// EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//
///////////////////////////////////////////////////////////////////////

`ifndef CCV_AFU_GLOBALS
`define CCV_AFU_GLOBALS

/*
   global defines for configurable RTL
   
   Illegal generate statements:
       within always block
       within module instance declaration
       within module IO declaration
   For configurable FSMs implemented with (large) case statements, would have to duplicate case
       statement for all parameter configurations.
   Making globals breaks some Intel lint rules but allows for the use of `ifdef for configurable
       RTL via command line contraints.
*/

/* Jan 2023 - changing to cafu_csr0
   adding the axi2cpi logic
   CPI_MODE and ORIGINAL_CCV_AFU_MODE cannot both be set to 1
*/
//`define CPI_MODE 1
//`define ORIGINAL_CCV_AFU_MODE 1





`define SUPPORT_CXL_CACHE   1
`define SUPPORT_CXL_IO      1

//`define SUPPORT_CXL_CACHE_AND_IO  1

`define SUPPORT_ALGORITHM_1A   1
//`define SUPPORT_ALGORITHM_1B   1
//`define SUPPORT_ALGORITHM_2    1

`ifdef SUPPORT_ALGORITHM_1A
       //`define ALG_1A_SUPPORT_NON_SELF_CHECK   1
       `define ALG_1A_SUPPORT_SELF_CHECK       1
`endif

`ifdef SUPPORT_ALGORITHM_1B
       //`define ALG_1B_SUPPORT_NON_SELF_CHECK   1
       `define ALG_1B_SUPPORT_SELF_CHECK       1
`endif

`define INCLUDE_POISON_INJECTION  1

/*  page 604, Table 268 of CXL 2.0 Spec
    FlushCache field
*/
`define FLUSHCACHE_NOT_SUPPORTED  1

/* this should not be synthesized, just for verification
*/
//`define INCLUDE_TESTING_INJECT_BAD_BIT   1
//`define TJBB_SVUNIT 1





/*  signify if including ISOF-EP sideband ports
*/
`define INCLUDE IOSF_SB    1



// copied over from sc_afu_wrapper
`define APP_CORES   2


/* Table 268 of CXL Spec 2.0 - AlgorithmConfiguration - WriteSemanticsCache
*/
`ifdef CPI_MODE
  `define INC_AC_WSC_0   1
  //`define INC_AC_WSC_1   1
  //`define INC_AC_WSC_2   1
  //`define INC_AC_WSC_3   1
  //`define INC_AC_WSC_4   1
  //`define INC_AC_WSC_5   1
  //`define INC_AC_WSC_6   1
  //`define INC_AC_WSC_7   1
`else
  `define INC_AC_WSC_0   1
  //`define INC_AC_WSC_1   1
  `define INC_AC_WSC_2   1
  `define INC_AC_WSC_3   1
  `define INC_AC_WSC_4   1
  `define INC_AC_WSC_5   1
  //`define INC_AC_WSC_6   1
  `define INC_AC_WSC_7   1
`endif

/* Table 268 of CXL Spec 2.0 - AlgorithmConfiguration - ExecuteReadSemanticsCache
*/
`ifdef CPI_MODE
  `define INC_AC_ERSC_0  1
  //`define INC_AC_ERSC_1  1
  `define INC_AC_ERSC_2  1
  `define INC_AC_ERSC_4  1
`else
  `define INC_AC_ERSC_0  1
  //`define INC_AC_ERSC_1  1
  `define INC_AC_ERSC_2  1
  `define INC_AC_ERSC_4  1
`endif

/* Table 268 of CXL Spec 2.0 - AlgorithmConfiguration - VerifyReadSemanticsCache
*/
`ifdef CPI_MODE
  `define INC_AC_VRSC_0  1
  //`define INC_AC_VRSC_1  1
  //`define INC_AC_VRSC_2  1
  //`define INC_AC_VRSC_4  1
`else
  `define INC_AC_VRSC_0  1
  `define INC_AC_VRSC_1  1
  `define INC_AC_VRSC_2  1
  //`define INC_AC_VRSC_4  1
`endif


`endif // `define CCV_AFU_GLOBALS
`ifdef QUESTA_INTEL_OEM
`pragma questa_oem_00 "DGzrytkiceLjtyjsTaM+IzNUexbn5wzpmx4F1prXYECmxPXPn13o0M/rXNG1mO13RJ5fhQaExY1DId30xrFeFq5FL7gSGxHyRknIDLmmCNMcWImmwtFcy2uyhgWx0jyEzKKJKegjoNYHGsF9JtxyGoo4G3owvnlbnlgS/aJ3Aky5AJL4N0KkruYOdzUGck/zCmpIoex0KWhVL43DGHURVo8L2CS4v6cauUSxTHMeah1CAL/key53a1hiSdirdrpenOZQpKn4eMy+VnyUsHxMcTd3pARCPExDPQyFYJFzOgb7luzc9HP9gH9Ihv7+6lFzyYlnglt/NUqptSvO+UlDe/ht9IecnXnUuR7XzACqNg0cPLLpL3E4tCvqhBD57kkHNgDDK99RDjz8sTG3veEJNC0K2gCdPtwrqW0jEahZQVX2jW3aTwHxSmGZEMzdu+yYZ9M6rgCVZvl9KpQ/7XzmSbRHKjQsvlzSFaDrTtxp+/uIUuuDlARtR9E3uVJ+I9oM9uuEkFzZsKbsLNSMfnTh8RzVmMYg/quBuhyJGaMHDEOKfY2XZa3iHFkV1aN5X/BquXw9/hTxbsKJZe2E12BR7yEHcdezzPtS0TBMsB3jPj40nzMcnP4E1ruY/AI2DDoY32odNnR3WlHD9xXmWQ6xQFlCatRvUMylbSbPHml3ZXSxn4g/H2g78rwCjE8CulATQ/DA9ij+8QTZtGOS4gwcog95q7gJKuoHK89XYZX9ZRDUdLURDqKxcM4mBdKAHpQasfQeTCiUmmhuZrTXLwXtq4suDynytQl7EQN4gZbX53ZHinAY+8KBCVR31h8OCoOOx2ldf53Zbayi7nssCLfS67BZRSqpOan1xhIb2zcWuBrGd93/+xdyh0rMp+OWYweLPUYRBWmA1Hp59seSIarIFMemeOu2MBfNqCv43SqbbWbE8xJpb4gK/hC0Rd1HiknLKs3EjY+sRVr6Kre9tDftV4LYRASa5hyc32UhDslIm7p56ctFalRb4d9Zei+0mZa8"
`endif