/* Generated by Yosys 0.7 (git sha1 UNKNOWN, clang 5.0.1 -march=x86-64 -mtune=generic -O2 -fstack-protector-strong -fno-plt -fPIC -Os) */

module vc_table_synth(clk, reset, edit_weight, weight_assign, vc_assign, weight, vc_id_out);
  input clk;
  input edit_weight;
  input reset;
  input [1:0] vc_assign;
  output [1:0] vc_id_out;
  output [2:0] weight;
  input [2:0] weight_assign;
  assign vc_id_out = 2'b00;
  assign weight = 3'b000;
endmodule
