# Designing of schematic & layout of CMOS inverter,NAND & NOR using 65nm technology in cadence virtuoso
## Simulated their DC operation &amp; transient operation also simulated for propagation delay ,Rise time &amp; fall time â€“Successfully run the DRC and LVS check.
