EDA Netlist Writer report for lights
Fri Nov 25 16:43:54 2022
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Board-Level Settings
  4. Board-Level Generated Files
  5. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; EDA Netlist Writer Summary                                                    ;
+---------------------------------------+---------------------------------------+
; EDA Netlist Writer Status             ; Successful - Fri Nov 25 16:43:54 2022 ;
; Revision Name                         ; lights                                ;
; Top-level Entity Name                 ; lights                                ;
; Family                                ; Cyclone V                             ;
; Board Signal Integrity Files Creation ; Successful                            ;
+---------------------------------------+---------------------------------------+


+-----------------------------------------+
; Board-Level Settings                    ;
+-------------------------------+---------+
; Option                        ; Setting ;
+-------------------------------+---------+
; Board Signal Integrity Format ; HSPICE  ;
+-------------------------------+---------+


+---------------------------------------------------------------------------------------------------------+
; Board-Level Generated Files                                                                             ;
+---------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                         ;
+---------------------------------------------------------------------------------------------------------+
; Board Signal Integrity                                                                                  ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_v16_ledr_0__out.sp             ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_w16_ledr_1__out.sp             ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_v17_ledr_2__out.sp             ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_v18_ledr_3__out.sp             ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_w17_ledr_4__out.sp             ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_w19_ledr_5__out.sp             ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_y19_ledr_6__out.sp             ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_w20_ledr_7__out.sp             ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_af14_clock_50_in.sp            ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_ab12_sw_0__in.sp               ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_ac12_sw_1__in.sp               ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_af9_sw_2__in.sp                ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_af10_sw_3__in.sp               ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_ad11_sw_4__in.sp               ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_ad12_sw_5__in.sp               ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_ae11_sw_6__in.sp               ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_ac9_sw_7__in.sp                ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_aa14_key_0__in.sp              ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_v9_altera_reserved_tms_in.sp   ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_ac5_altera_reserved_tck_in.sp  ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_u8_altera_reserved_tdi_in.sp   ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_ab9_altera_reserved_tdo_out.sp ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/slew_rate_control.lib              ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/io_load.lib                        ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/io_octrt_calibrated.lib            ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/output_delay_control.lib           ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/lvds_vod_select.lib                ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/lvds_preemphasis_select.lib        ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/drive_select_io.lib                ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/cv_ss.inc                          ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/io_octrs_calibrated.lib            ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/lvds_output.inc                    ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/lvds_oct_rd.inc                    ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/lvds_oct_load.inc                  ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/io_buffer_octrs.inc                ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/lvds_input_load.inc                ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/lvds_output_load.inc               ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/package.lib                        ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/io_buffer_load.inc                 ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/io_buffer.inc                      ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/cv_tt.inc                          ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/io_buffer_octrt.inc                ;
;     /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/cv_ff.inc                          ;
+---------------------------------------------------------------------------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Fri Nov 25 16:43:49 2022
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off lights -c lights
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (199053): Generated 43 HSPICE Output files for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_v16_ledr_0__out.sp for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_w16_ledr_1__out.sp for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_v17_ledr_2__out.sp for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_v18_ledr_3__out.sp for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_w17_ledr_4__out.sp for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_w19_ledr_5__out.sp for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_y19_ledr_6__out.sp for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_w20_ledr_7__out.sp for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_af14_clock_50_in.sp for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_ab12_sw_0__in.sp for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_ac12_sw_1__in.sp for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_af9_sw_2__in.sp for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_af10_sw_3__in.sp for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_ad11_sw_4__in.sp for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_ad12_sw_5__in.sp for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_ae11_sw_6__in.sp for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_ac9_sw_7__in.sp for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_aa14_key_0__in.sp for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_v9_altera_reserved_tms_in.sp for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_ac5_altera_reserved_tck_in.sp for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_u8_altera_reserved_tdi_in.sp for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/5csema5_ab9_altera_reserved_tdo_out.sp for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/slew_rate_control.lib for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/io_load.lib for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/io_octrt_calibrated.lib for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/output_delay_control.lib for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/lvds_vod_select.lib for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/lvds_preemphasis_select.lib for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/drive_select_io.lib for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/cv_ss.inc for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/io_octrs_calibrated.lib for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/lvds_output.inc for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/lvds_oct_rd.inc for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/lvds_oct_load.inc for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/io_buffer_octrs.inc for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/lvds_input_load.inc for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/lvds_output_load.inc for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/package.lib for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/io_buffer_load.inc for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/io_buffer.inc for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/cv_tt.inc for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/cir/io_buffer_octrt.inc for board level analysis
    Info (199051): Generated HSPICE Output File /home/andreasb/intelFPGA_lite/21.1/NIOStutorial/board/hspice/lib/cv_ff.inc for board level analysis
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 710 megabytes
    Info: Processing ended: Fri Nov 25 16:43:55 2022
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


