[
 {
  "InstFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/gowin_rpll/sys_pll.v",
  "InstLine" : 9,
  "InstName" : "sys_pll",
  "ModuleFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/gowin_rpll/sys_pll.v",
  "ModuleLine" : 9,
  "ModuleName" : "sys_pll"
 },
 {
  "InstFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/top.v",
  "InstLine" : 4,
  "InstName" : "top",
  "ModuleFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/top.v",
  "ModuleLine" : 4,
  "ModuleName" : "top",
  "SubInsts" : [
   {
    "InstFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/top.v",
    "InstLine" : 390,
    "InstName" : "u_DDR3MI",
    "ModuleFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/ddr3_memory_interface/DDR3MI.v",
    "ModuleLine" : 1,
    "ModuleName" : "DDR3MI"
   },
   {
    "InstFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/top.v",
    "InstLine" : 452,
    "InstName" : "u_HDMI_TX",
    "ModuleFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/dvi_tx/DVI_TX_Top.v",
    "ModuleLine" : 1,
    "ModuleName" : "DVI_TX_Top"
   },
   {
    "InstFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/top.v",
    "InstLine" : 161,
    "InstName" : "u_tmds_rpll",
    "ModuleFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/gowin_rpll/TMDS_rPLL.v",
    "ModuleLine" : 9,
    "ModuleName" : "TMDS_rPLL"
   },
   {
    "InstFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/top.v",
    "InstLine" : 178,
    "InstName" : "u_cmos_pll",
    "ModuleFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/gowin_rpll/cmos_pll.v",
    "ModuleLine" : 9,
    "ModuleName" : "cmos_pll"
   },
   {
    "InstFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/top.v",
    "InstLine" : 184,
    "InstName" : "u_mem_pll",
    "ModuleFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/gowin_rpll/mem_pll.v",
    "ModuleLine" : 9,
    "ModuleName" : "mem_pll"
   },
   {
    "InstFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/top.v",
    "InstLine" : 201,
    "InstName" : "video_block",
    "ModuleFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/helai_color_move/video_block_move.v",
    "ModuleLine" : 1,
    "ModuleName" : "video_block_move",
    "SubInsts" : [
     {
      "InstFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/helai_color_move/video_block_move.v",
      "InstLine" : 34,
      "InstName" : "u_video_timing_color",
      "ModuleFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/helai_color_move/video_timing_color.v",
      "ModuleLine" : 10,
      "ModuleName" : "video_timing_color"
     },
     {
      "InstFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/helai_color_move/video_block_move.v",
      "InstLine" : 61,
      "InstName" : "u_rgb_display",
      "ModuleFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/helai_color_move/rgb_display.v",
      "ModuleLine" : 1,
      "ModuleName" : "rgb_display"
     }
    ]
   },
   {
    "InstFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/top.v",
    "InstLine" : 215,
    "InstName" : "u_ov5640_i2c",
    "ModuleFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/ov5640_i2c_master/ov5640_i2c.v",
    "ModuleLine" : 23,
    "ModuleName" : "ov5640_i2c",
    "SubInsts" : [
     {
      "InstFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/ov5640_i2c_master/ov5640_i2c.v",
      "InstLine" : 39,
      "InstName" : "i2c_config_ov5640",
      "ModuleFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/ov5640_i2c_master/i2c_config.v",
      "ModuleLine" : 2,
      "ModuleName" : "i2c_config",
      "SubInsts" : [
       {
        "InstFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/ov5640_i2c_master/i2c_config.v",
        "InstLine" : 102,
        "InstName" : "i2c_master_top_m0",
        "ModuleFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/ov5640_i2c_master/i2c_master_top.v",
        "ModuleLine" : 2,
        "ModuleName" : "i2c_master_top",
        "SubInsts" : [
         {
          "InstFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/ov5640_i2c_master/i2c_master_top.v",
          "InstLine" : 233,
          "InstName" : "byte_controller",
          "ModuleFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/ov5640_i2c_master/i2c_master_byte_ctrl.v",
          "ModuleLine" : 8,
          "ModuleName" : "i2c_master_byte_ctrl",
          "SubInsts" : [
           {
            "InstFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/ov5640_i2c_master/i2c_master_byte_ctrl.v",
            "InstLine" : 79,
            "InstName" : "bit_controller",
            "ModuleFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/ov5640_i2c_master/i2c_master_bit_ctrl.v",
            "ModuleLine" : 46,
            "ModuleName" : "i2c_master_bit_ctrl"
           }
          ]
         }
        ]
       }
      ]
     },
     {
      "InstFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/ov5640_i2c_master/ov5640_i2c.v",
      "InstLine" : 59,
      "InstName" : "u_ov5640_reg_cfg",
      "ModuleFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/ov5640_i2c_master/ov5640_reg_cfg.v",
      "ModuleLine" : 1,
      "ModuleName" : "ov5640_reg_cfg"
     }
    ]
   },
   {
    "InstFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/top.v",
    "InstLine" : 227,
    "InstName" : "u_ov5640_rx",
    "ModuleFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/ov5640_rx.v",
    "ModuleLine" : 3,
    "ModuleName" : "ov5640_rx"
   },
   {
    "InstFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/top.v",
    "InstLine" : 242,
    "InstName" : "u_resize_fifo",
    "ModuleFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/fifo_top/resize_fifo.v",
    "ModuleLine" : 701,
    "ModuleName" : "resize_fifo",
    "SubInsts" : [
     {
      "InstFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/fifo_top/resize_fifo.v",
      "InstLine" : 726,
      "InstName" : "fifo_inst",
      "ModuleFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/fifo_top/resize_fifo.v",
      "ModuleLine" : 1,
      "ModuleName" : "~fifo.resize_fifo"
     }
    ]
   },
   {
    "InstFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/top.v",
    "InstLine" : 268,
    "InstName" : "u_helai_video_scale",
    "ModuleFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/helai_video_scale/helai_video_scale.v",
    "ModuleLine" : 1,
    "ModuleName" : "helai_video_scale",
    "SubInsts" : [
     {
      "InstFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/helai_video_scale/helai_video_scale.v",
      "InstLine" : 403,
      "InstName" : "ramRB",
      "ModuleFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/helai_video_scale/ramFifo.v",
      "ModuleLine" : 2,
      "ModuleName" : "ramFifo",
      "SubInsts" : [
       {
        "InstFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/helai_video_scale/ramFifo.v",
        "InstLine" : 62,
        "InstName" : "ram_generate[0].ram_inst_i",
        "ModuleFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/helai_video_scale/ramDualPort.v",
        "ModuleLine" : 2,
        "ModuleName" : "ramDualPort"
       },
       {
        "InstFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/helai_video_scale/ramFifo.v",
        "InstLine" : 62,
        "InstName" : "ram_generate[1].ram_inst_i",
        "ModuleFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/helai_video_scale/ramDualPort.v",
        "ModuleLine" : 2,
        "ModuleName" : "ramDualPort"
       },
       {
        "InstFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/helai_video_scale/ramFifo.v",
        "InstLine" : 62,
        "InstName" : "ram_generate[2].ram_inst_i",
        "ModuleFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/helai_video_scale/ramDualPort.v",
        "ModuleLine" : 2,
        "ModuleName" : "ramDualPort"
       },
       {
        "InstFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/helai_video_scale/ramFifo.v",
        "InstLine" : 62,
        "InstName" : "ram_generate[3].ram_inst_i",
        "ModuleFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/helai_video_scale/ramDualPort.v",
        "ModuleLine" : 2,
        "ModuleName" : "ramDualPort"
       }
      ]
     }
    ]
   },
   {
    "InstFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/top.v",
    "InstLine" : 291,
    "InstName" : "u_rgb_gray",
    "ModuleFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/rgb_gray.v",
    "ModuleLine" : 5,
    "ModuleName" : "RGB2Gray"
   },
   {
    "InstFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/top.v",
    "InstLine" : 338,
    "InstName" : "dut",
    "ModuleFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/top_sp.v",
    "ModuleLine" : 2,
    "ModuleName" : "dsp",
    "SubInsts" : [
     {
      "InstFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/top_sp.v",
      "InstLine" : 82,
      "InstName" : "div",
      "ModuleFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/integer_division/integer_division.v",
      "ModuleLine" : 1,
      "ModuleName" : "Integer_Division_Top"
     }
    ]
   },
   {
    "InstFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/top.v",
    "InstLine" : 352,
    "InstName" : "u_Video_Frame_Buffer",
    "ModuleFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/video_frame_buffer/video_frame_buffer.v",
    "ModuleLine" : 3785,
    "ModuleName" : "Video_Frame_Buffer_Top",
    "SubInsts" : [
     {
      "InstFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/video_frame_buffer/video_frame_buffer.v",
      "InstLine" : 3848,
      "InstName" : "vfb_ddr3_wrapper_inst",
      "ModuleFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/video_frame_buffer/video_frame_buffer.v",
      "ModuleLine" : 1,
      "ModuleName" : "~vfb_ddr3_wrapper.Video_Frame_Buffer_Top"
     }
    ]
   },
   {
    "InstFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/top.v",
    "InstLine" : 435,
    "InstName" : "video_timing",
    "ModuleFile" : "F:/schoolwork/chipdesign/codes/own/fpga_gowin_flow_estimation-main/fpga_gowin_flow_estimation-main/src/video_timing_control.v",
    "ModuleLine" : 10,
    "ModuleName" : "video_timing_control"
   }
  ]
 }
]