Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 11 16:15:56 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     73.760        0.000                      0                 1495        0.035        0.000                      0                 1495       48.750        0.000                       0                   567  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              73.760        0.000                      0                 1491        0.035        0.000                      0                 1491       48.750        0.000                       0                   567  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   93.091        0.000                      0                    4        0.697        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       73.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.760ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.912ns  (logic 6.312ns (24.360%)  route 19.600ns (75.640%))
  Logic Levels:           25  (LUT2=1 LUT5=12 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.618     5.202    sm/clk_IBUF_BUFG
    SLICE_X63Y66         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.456     5.658 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=99, routed)          3.440     9.098    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X52Y60         LUT2 (Prop_lut2_I0_O)        0.116     9.214 f  sm/ram_reg_i_120/O
                         net (fo=3, routed)           1.757    10.971    sm/ram_reg_i_120_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I0_O)        0.328    11.299 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.621    11.920    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X60Y54         MUXF7 (Prop_muxf7_S_O)       0.292    12.212 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          2.120    14.332    sm/M_sm_bsel[0]
    SLICE_X50Y63         LUT5 (Prop_lut5_I3_O)        0.297    14.629 r  sm/D_registers_q[7][1]_i_5/O
                         net (fo=5, routed)           0.671    15.299    sm/D_states_q_reg[7]_rep_0[0]
    SLICE_X47Y63         LUT5 (Prop_lut5_I2_O)        0.118    15.417 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.462    15.880    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I5_O)        0.326    16.206 f  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.419    16.625    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X47Y64         LUT5 (Prop_lut5_I4_O)        0.118    16.743 f  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.611    17.354    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.326    17.680 f  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.308    17.988    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.124    18.112 f  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.448    18.560    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y64         LUT5 (Prop_lut5_I4_O)        0.117    18.677 f  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.437    19.114    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.348    19.462 f  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.192    19.654    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.124    19.778 f  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.322    20.099    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.223 f  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.446    20.670    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I4_O)        0.118    20.788 f  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.424    21.212    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.320    21.532 f  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.614    22.146    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I4_O)        0.352    22.498 f  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.678    23.176    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I4_O)        0.354    23.530 f  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.680    24.210    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X44Y69         LUT5 (Prop_lut5_I4_O)        0.374    24.584 f  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.613    25.197    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I4_O)        0.320    25.517 f  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.840    26.357    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I4_O)        0.326    26.683 r  sm/D_states_q[7]_i_77/O
                         net (fo=1, routed)           0.953    27.636    sm/D_states_q[7]_i_77_n_0
    SLICE_X50Y67         LUT5 (Prop_lut5_I2_O)        0.146    27.782 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.454    28.236    sm/D_states_q[7]_i_58_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.328    28.564 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.741    29.305    sm/D_states_q[7]_i_39_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I3_O)        0.124    29.429 f  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.706    30.136    sm/D_states_q[1]_i_4_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I0_O)        0.124    30.260 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    30.260    sm/D_states_q[1]_i_2_n_0
    SLICE_X59Y66         MUXF7 (Prop_muxf7_I0_O)      0.212    30.472 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.642    31.114    sm/D_states_d__0[1]
    SLICE_X59Y63         FDSE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.503   104.907    sm/clk_IBUF_BUFG
    SLICE_X59Y63         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.258   105.165    
                         clock uncertainty           -0.035   105.130    
    SLICE_X59Y63         FDSE (Setup_fdse_C_D)       -0.256   104.874    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.874    
                         arrival time                         -31.114    
  -------------------------------------------------------------------
                         slack                                 73.760    

Slack (MET) :             73.818ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.871ns  (logic 6.312ns (24.398%)  route 19.559ns (75.602%))
  Logic Levels:           25  (LUT2=1 LUT5=12 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.618     5.202    sm/clk_IBUF_BUFG
    SLICE_X63Y66         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.456     5.658 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=99, routed)          3.440     9.098    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X52Y60         LUT2 (Prop_lut2_I0_O)        0.116     9.214 f  sm/ram_reg_i_120/O
                         net (fo=3, routed)           1.757    10.971    sm/ram_reg_i_120_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I0_O)        0.328    11.299 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.621    11.920    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X60Y54         MUXF7 (Prop_muxf7_S_O)       0.292    12.212 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          2.120    14.332    sm/M_sm_bsel[0]
    SLICE_X50Y63         LUT5 (Prop_lut5_I3_O)        0.297    14.629 r  sm/D_registers_q[7][1]_i_5/O
                         net (fo=5, routed)           0.671    15.299    sm/D_states_q_reg[7]_rep_0[0]
    SLICE_X47Y63         LUT5 (Prop_lut5_I2_O)        0.118    15.417 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.462    15.880    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I5_O)        0.326    16.206 f  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.419    16.625    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X47Y64         LUT5 (Prop_lut5_I4_O)        0.118    16.743 f  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.611    17.354    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.326    17.680 f  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.308    17.988    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.124    18.112 f  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.448    18.560    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y64         LUT5 (Prop_lut5_I4_O)        0.117    18.677 f  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.437    19.114    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.348    19.462 f  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.192    19.654    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.124    19.778 f  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.322    20.099    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.223 f  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.446    20.670    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I4_O)        0.118    20.788 f  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.424    21.212    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.320    21.532 f  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.614    22.146    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I4_O)        0.352    22.498 f  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.678    23.176    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I4_O)        0.354    23.530 f  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.680    24.210    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X44Y69         LUT5 (Prop_lut5_I4_O)        0.374    24.584 f  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.613    25.197    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I4_O)        0.320    25.517 f  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.840    26.357    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I4_O)        0.326    26.683 r  sm/D_states_q[7]_i_77/O
                         net (fo=1, routed)           0.953    27.636    sm/D_states_q[7]_i_77_n_0
    SLICE_X50Y67         LUT5 (Prop_lut5_I2_O)        0.146    27.782 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.454    28.236    sm/D_states_q[7]_i_58_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.328    28.564 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.741    29.305    sm/D_states_q[7]_i_39_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I3_O)        0.124    29.429 f  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.706    30.136    sm/D_states_q[1]_i_4_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I0_O)        0.124    30.260 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    30.260    sm/D_states_q[1]_i_2_n_0
    SLICE_X59Y66         MUXF7 (Prop_muxf7_I0_O)      0.212    30.472 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.602    31.073    sm/D_states_d__0[1]
    SLICE_X59Y66         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.501   104.905    sm/clk_IBUF_BUFG
    SLICE_X59Y66         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.258   105.163    
                         clock uncertainty           -0.035   105.128    
    SLICE_X59Y66         FDSE (Setup_fdse_C_D)       -0.236   104.892    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        104.892    
                         arrival time                         -31.073    
  -------------------------------------------------------------------
                         slack                                 73.818    

Slack (MET) :             73.821ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.871ns  (logic 6.312ns (24.398%)  route 19.559ns (75.602%))
  Logic Levels:           25  (LUT2=1 LUT5=12 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.618     5.202    sm/clk_IBUF_BUFG
    SLICE_X63Y66         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.456     5.658 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=99, routed)          3.440     9.098    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X52Y60         LUT2 (Prop_lut2_I0_O)        0.116     9.214 f  sm/ram_reg_i_120/O
                         net (fo=3, routed)           1.757    10.971    sm/ram_reg_i_120_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I0_O)        0.328    11.299 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.621    11.920    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X60Y54         MUXF7 (Prop_muxf7_S_O)       0.292    12.212 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          2.120    14.332    sm/M_sm_bsel[0]
    SLICE_X50Y63         LUT5 (Prop_lut5_I3_O)        0.297    14.629 r  sm/D_registers_q[7][1]_i_5/O
                         net (fo=5, routed)           0.671    15.299    sm/D_states_q_reg[7]_rep_0[0]
    SLICE_X47Y63         LUT5 (Prop_lut5_I2_O)        0.118    15.417 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.462    15.880    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I5_O)        0.326    16.206 f  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.419    16.625    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X47Y64         LUT5 (Prop_lut5_I4_O)        0.118    16.743 f  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.611    17.354    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.326    17.680 f  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.308    17.988    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.124    18.112 f  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.448    18.560    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y64         LUT5 (Prop_lut5_I4_O)        0.117    18.677 f  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.437    19.114    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.348    19.462 f  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.192    19.654    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.124    19.778 f  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.322    20.099    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.223 f  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.446    20.670    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I4_O)        0.118    20.788 f  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.424    21.212    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.320    21.532 f  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.614    22.146    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I4_O)        0.352    22.498 f  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.678    23.176    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I4_O)        0.354    23.530 f  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.680    24.210    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X44Y69         LUT5 (Prop_lut5_I4_O)        0.374    24.584 f  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.613    25.197    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I4_O)        0.320    25.517 f  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.840    26.357    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I4_O)        0.326    26.683 r  sm/D_states_q[7]_i_77/O
                         net (fo=1, routed)           0.953    27.636    sm/D_states_q[7]_i_77_n_0
    SLICE_X50Y67         LUT5 (Prop_lut5_I2_O)        0.146    27.782 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.454    28.236    sm/D_states_q[7]_i_58_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.328    28.564 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.741    29.305    sm/D_states_q[7]_i_39_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I3_O)        0.124    29.429 f  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.706    30.136    sm/D_states_q[1]_i_4_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I0_O)        0.124    30.260 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    30.260    sm/D_states_q[1]_i_2_n_0
    SLICE_X59Y66         MUXF7 (Prop_muxf7_I0_O)      0.212    30.472 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.602    31.073    sm/D_states_d__0[1]
    SLICE_X59Y66         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.501   104.905    sm/clk_IBUF_BUFG
    SLICE_X59Y66         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.258   105.163    
                         clock uncertainty           -0.035   105.128    
    SLICE_X59Y66         FDSE (Setup_fdse_C_D)       -0.233   104.895    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                        104.895    
                         arrival time                         -31.073    
  -------------------------------------------------------------------
                         slack                                 73.821    

Slack (MET) :             73.907ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.852ns  (logic 5.874ns (22.721%)  route 19.978ns (77.279%))
  Logic Levels:           24  (LUT2=2 LUT5=11 LUT6=10 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 104.906 - 100.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.618     5.202    sm/clk_IBUF_BUFG
    SLICE_X63Y66         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.456     5.658 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=99, routed)          3.440     9.098    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X52Y60         LUT2 (Prop_lut2_I0_O)        0.116     9.214 f  sm/ram_reg_i_120/O
                         net (fo=3, routed)           1.757    10.971    sm/ram_reg_i_120_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I0_O)        0.328    11.299 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.621    11.920    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X60Y54         MUXF7 (Prop_muxf7_S_O)       0.292    12.212 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          2.120    14.332    sm/M_sm_bsel[0]
    SLICE_X50Y63         LUT5 (Prop_lut5_I3_O)        0.297    14.629 r  sm/D_registers_q[7][1]_i_5/O
                         net (fo=5, routed)           0.671    15.299    sm/D_states_q_reg[7]_rep_0[0]
    SLICE_X47Y63         LUT5 (Prop_lut5_I2_O)        0.118    15.417 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.462    15.880    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I5_O)        0.326    16.206 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.419    16.625    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X47Y64         LUT5 (Prop_lut5_I4_O)        0.118    16.743 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.611    17.354    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.326    17.680 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.308    17.988    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.124    18.112 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.448    18.560    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y64         LUT5 (Prop_lut5_I4_O)        0.117    18.677 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.437    19.114    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.348    19.462 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.192    19.654    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.124    19.778 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.322    20.099    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.223 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.446    20.670    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I4_O)        0.118    20.788 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.424    21.212    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.320    21.532 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.614    22.146    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I4_O)        0.352    22.498 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.678    23.176    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I4_O)        0.354    23.530 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.680    24.210    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X44Y69         LUT5 (Prop_lut5_I4_O)        0.374    24.584 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.613    25.197    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I4_O)        0.320    25.517 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.316    25.833    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I3_O)        0.326    26.159 r  sm/D_registers_q[7][31]_i_35/O
                         net (fo=1, routed)           0.405    26.564    sm/D_registers_q[7][31]_i_35_n_0
    SLICE_X47Y65         LUT2 (Prop_lut2_I1_O)        0.124    26.688 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           0.568    27.256    sm/M_alum_out[31]
    SLICE_X43Y66         LUT6 (Prop_lut6_I4_O)        0.124    27.380 r  sm/D_states_q[7]_i_25/O
                         net (fo=4, routed)           1.497    28.877    sm/D_states_q[7]_i_25_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I1_O)        0.124    29.001 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.836    29.837    sm/accel_edge/D_states_q_reg[0]_rep__0_1
    SLICE_X57Y61         LUT6 (Prop_lut6_I3_O)        0.124    29.961 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          1.093    31.054    sm/accel_edge_n_0
    SLICE_X63Y66         FDRE                                         r  sm/D_states_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.502   104.906    sm/clk_IBUF_BUFG
    SLICE_X63Y66         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.296   105.202    
                         clock uncertainty           -0.035   105.167    
    SLICE_X63Y66         FDRE (Setup_fdre_C_CE)      -0.205   104.962    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.962    
                         arrival time                         -31.054    
  -------------------------------------------------------------------
                         slack                                 73.907    

Slack (MET) :             73.907ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.852ns  (logic 5.874ns (22.721%)  route 19.978ns (77.279%))
  Logic Levels:           24  (LUT2=2 LUT5=11 LUT6=10 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 104.906 - 100.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.618     5.202    sm/clk_IBUF_BUFG
    SLICE_X63Y66         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.456     5.658 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=99, routed)          3.440     9.098    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X52Y60         LUT2 (Prop_lut2_I0_O)        0.116     9.214 f  sm/ram_reg_i_120/O
                         net (fo=3, routed)           1.757    10.971    sm/ram_reg_i_120_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I0_O)        0.328    11.299 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.621    11.920    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X60Y54         MUXF7 (Prop_muxf7_S_O)       0.292    12.212 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          2.120    14.332    sm/M_sm_bsel[0]
    SLICE_X50Y63         LUT5 (Prop_lut5_I3_O)        0.297    14.629 r  sm/D_registers_q[7][1]_i_5/O
                         net (fo=5, routed)           0.671    15.299    sm/D_states_q_reg[7]_rep_0[0]
    SLICE_X47Y63         LUT5 (Prop_lut5_I2_O)        0.118    15.417 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.462    15.880    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I5_O)        0.326    16.206 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.419    16.625    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X47Y64         LUT5 (Prop_lut5_I4_O)        0.118    16.743 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.611    17.354    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.326    17.680 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.308    17.988    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.124    18.112 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.448    18.560    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y64         LUT5 (Prop_lut5_I4_O)        0.117    18.677 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.437    19.114    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.348    19.462 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.192    19.654    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.124    19.778 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.322    20.099    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.223 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.446    20.670    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I4_O)        0.118    20.788 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.424    21.212    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.320    21.532 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.614    22.146    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I4_O)        0.352    22.498 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.678    23.176    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I4_O)        0.354    23.530 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.680    24.210    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X44Y69         LUT5 (Prop_lut5_I4_O)        0.374    24.584 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.613    25.197    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I4_O)        0.320    25.517 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.316    25.833    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I3_O)        0.326    26.159 r  sm/D_registers_q[7][31]_i_35/O
                         net (fo=1, routed)           0.405    26.564    sm/D_registers_q[7][31]_i_35_n_0
    SLICE_X47Y65         LUT2 (Prop_lut2_I1_O)        0.124    26.688 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           0.568    27.256    sm/M_alum_out[31]
    SLICE_X43Y66         LUT6 (Prop_lut6_I4_O)        0.124    27.380 r  sm/D_states_q[7]_i_25/O
                         net (fo=4, routed)           1.497    28.877    sm/D_states_q[7]_i_25_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I1_O)        0.124    29.001 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.836    29.837    sm/accel_edge/D_states_q_reg[0]_rep__0_1
    SLICE_X57Y61         LUT6 (Prop_lut6_I3_O)        0.124    29.961 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          1.093    31.054    sm/accel_edge_n_0
    SLICE_X63Y66         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.502   104.906    sm/clk_IBUF_BUFG
    SLICE_X63Y66         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.296   105.202    
                         clock uncertainty           -0.035   105.167    
    SLICE_X63Y66         FDRE (Setup_fdre_C_CE)      -0.205   104.962    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        104.962    
                         arrival time                         -31.054    
  -------------------------------------------------------------------
                         slack                                 73.907    

Slack (MET) :             73.988ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.682ns  (logic 6.312ns (24.578%)  route 19.370ns (75.422%))
  Logic Levels:           25  (LUT2=1 LUT5=12 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.618     5.202    sm/clk_IBUF_BUFG
    SLICE_X63Y66         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.456     5.658 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=99, routed)          3.440     9.098    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X52Y60         LUT2 (Prop_lut2_I0_O)        0.116     9.214 f  sm/ram_reg_i_120/O
                         net (fo=3, routed)           1.757    10.971    sm/ram_reg_i_120_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I0_O)        0.328    11.299 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.621    11.920    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X60Y54         MUXF7 (Prop_muxf7_S_O)       0.292    12.212 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          2.120    14.332    sm/M_sm_bsel[0]
    SLICE_X50Y63         LUT5 (Prop_lut5_I3_O)        0.297    14.629 r  sm/D_registers_q[7][1]_i_5/O
                         net (fo=5, routed)           0.671    15.299    sm/D_states_q_reg[7]_rep_0[0]
    SLICE_X47Y63         LUT5 (Prop_lut5_I2_O)        0.118    15.417 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.462    15.880    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I5_O)        0.326    16.206 f  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.419    16.625    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X47Y64         LUT5 (Prop_lut5_I4_O)        0.118    16.743 f  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.611    17.354    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.326    17.680 f  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.308    17.988    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.124    18.112 f  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.448    18.560    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y64         LUT5 (Prop_lut5_I4_O)        0.117    18.677 f  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.437    19.114    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.348    19.462 f  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.192    19.654    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.124    19.778 f  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.322    20.099    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.223 f  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.446    20.670    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I4_O)        0.118    20.788 f  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.424    21.212    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.320    21.532 f  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.614    22.146    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I4_O)        0.352    22.498 f  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.678    23.176    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I4_O)        0.354    23.530 f  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.680    24.210    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X44Y69         LUT5 (Prop_lut5_I4_O)        0.374    24.584 f  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.613    25.197    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I4_O)        0.320    25.517 f  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.840    26.357    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I4_O)        0.326    26.683 r  sm/D_states_q[7]_i_77/O
                         net (fo=1, routed)           0.953    27.636    sm/D_states_q[7]_i_77_n_0
    SLICE_X50Y67         LUT5 (Prop_lut5_I2_O)        0.146    27.782 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.454    28.236    sm/D_states_q[7]_i_58_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.328    28.564 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.741    29.305    sm/D_states_q[7]_i_39_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I3_O)        0.124    29.429 f  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.706    30.136    sm/D_states_q[1]_i_4_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I0_O)        0.124    30.260 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    30.260    sm/D_states_q[1]_i_2_n_0
    SLICE_X59Y66         MUXF7 (Prop_muxf7_I0_O)      0.212    30.472 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.412    30.884    sm/D_states_d__0[1]
    SLICE_X59Y66         FDSE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.501   104.905    sm/clk_IBUF_BUFG
    SLICE_X59Y66         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.258   105.163    
                         clock uncertainty           -0.035   105.128    
    SLICE_X59Y66         FDSE (Setup_fdse_C_D)       -0.256   104.872    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        104.872    
                         arrival time                         -30.884    
  -------------------------------------------------------------------
                         slack                                 73.988    

Slack (MET) :             73.988ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.750ns  (logic 5.874ns (22.812%)  route 19.876ns (77.188%))
  Logic Levels:           24  (LUT2=2 LUT5=11 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 104.908 - 100.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.618     5.202    sm/clk_IBUF_BUFG
    SLICE_X63Y66         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.456     5.658 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=99, routed)          3.440     9.098    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X52Y60         LUT2 (Prop_lut2_I0_O)        0.116     9.214 f  sm/ram_reg_i_120/O
                         net (fo=3, routed)           1.757    10.971    sm/ram_reg_i_120_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I0_O)        0.328    11.299 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.621    11.920    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X60Y54         MUXF7 (Prop_muxf7_S_O)       0.292    12.212 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          2.120    14.332    sm/M_sm_bsel[0]
    SLICE_X50Y63         LUT5 (Prop_lut5_I3_O)        0.297    14.629 r  sm/D_registers_q[7][1]_i_5/O
                         net (fo=5, routed)           0.671    15.299    sm/D_states_q_reg[7]_rep_0[0]
    SLICE_X47Y63         LUT5 (Prop_lut5_I2_O)        0.118    15.417 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.462    15.880    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I5_O)        0.326    16.206 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.419    16.625    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X47Y64         LUT5 (Prop_lut5_I4_O)        0.118    16.743 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.611    17.354    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.326    17.680 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.308    17.988    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.124    18.112 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.448    18.560    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y64         LUT5 (Prop_lut5_I4_O)        0.117    18.677 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.437    19.114    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.348    19.462 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.192    19.654    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.124    19.778 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.322    20.099    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.223 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.446    20.670    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I4_O)        0.118    20.788 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.424    21.212    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.320    21.532 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.614    22.146    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I4_O)        0.352    22.498 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.678    23.176    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I4_O)        0.354    23.530 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.680    24.210    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X44Y69         LUT5 (Prop_lut5_I4_O)        0.374    24.584 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.613    25.197    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I4_O)        0.320    25.517 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.316    25.833    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I3_O)        0.326    26.159 r  sm/D_registers_q[7][31]_i_35/O
                         net (fo=1, routed)           0.405    26.564    sm/D_registers_q[7][31]_i_35_n_0
    SLICE_X47Y65         LUT2 (Prop_lut2_I1_O)        0.124    26.688 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           0.568    27.256    sm/M_alum_out[31]
    SLICE_X43Y66         LUT6 (Prop_lut6_I4_O)        0.124    27.380 r  sm/D_states_q[7]_i_25/O
                         net (fo=4, routed)           1.497    28.877    sm/D_states_q[7]_i_25_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I1_O)        0.124    29.001 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.836    29.837    sm/accel_edge/D_states_q_reg[0]_rep__0_1
    SLICE_X57Y61         LUT6 (Prop_lut6_I3_O)        0.124    29.961 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          0.990    30.952    sm/accel_edge_n_0
    SLICE_X62Y63         FDSE                                         r  sm/D_states_q_reg[7]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.504   104.908    sm/clk_IBUF_BUFG
    SLICE_X62Y63         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
                         clock pessimism              0.272   105.180    
                         clock uncertainty           -0.035   105.145    
    SLICE_X62Y63         FDSE (Setup_fdse_C_CE)      -0.205   104.940    sm/D_states_q_reg[7]_rep
  -------------------------------------------------------------------
                         required time                        104.940    
                         arrival time                         -30.952    
  -------------------------------------------------------------------
                         slack                                 73.988    

Slack (MET) :             74.026ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.711ns  (logic 5.874ns (22.846%)  route 19.837ns (77.154%))
  Logic Levels:           24  (LUT2=2 LUT5=11 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 104.908 - 100.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.618     5.202    sm/clk_IBUF_BUFG
    SLICE_X63Y66         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.456     5.658 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=99, routed)          3.440     9.098    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X52Y60         LUT2 (Prop_lut2_I0_O)        0.116     9.214 f  sm/ram_reg_i_120/O
                         net (fo=3, routed)           1.757    10.971    sm/ram_reg_i_120_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I0_O)        0.328    11.299 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.621    11.920    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X60Y54         MUXF7 (Prop_muxf7_S_O)       0.292    12.212 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          2.120    14.332    sm/M_sm_bsel[0]
    SLICE_X50Y63         LUT5 (Prop_lut5_I3_O)        0.297    14.629 r  sm/D_registers_q[7][1]_i_5/O
                         net (fo=5, routed)           0.671    15.299    sm/D_states_q_reg[7]_rep_0[0]
    SLICE_X47Y63         LUT5 (Prop_lut5_I2_O)        0.118    15.417 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.462    15.880    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I5_O)        0.326    16.206 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.419    16.625    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X47Y64         LUT5 (Prop_lut5_I4_O)        0.118    16.743 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.611    17.354    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.326    17.680 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.308    17.988    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.124    18.112 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.448    18.560    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y64         LUT5 (Prop_lut5_I4_O)        0.117    18.677 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.437    19.114    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.348    19.462 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.192    19.654    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.124    19.778 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.322    20.099    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.223 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.446    20.670    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I4_O)        0.118    20.788 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.424    21.212    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.320    21.532 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.614    22.146    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I4_O)        0.352    22.498 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.678    23.176    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I4_O)        0.354    23.530 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.680    24.210    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X44Y69         LUT5 (Prop_lut5_I4_O)        0.374    24.584 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.613    25.197    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I4_O)        0.320    25.517 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.316    25.833    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I3_O)        0.326    26.159 r  sm/D_registers_q[7][31]_i_35/O
                         net (fo=1, routed)           0.405    26.564    sm/D_registers_q[7][31]_i_35_n_0
    SLICE_X47Y65         LUT2 (Prop_lut2_I1_O)        0.124    26.688 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           0.568    27.256    sm/M_alum_out[31]
    SLICE_X43Y66         LUT6 (Prop_lut6_I4_O)        0.124    27.380 r  sm/D_states_q[7]_i_25/O
                         net (fo=4, routed)           1.497    28.877    sm/D_states_q[7]_i_25_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I1_O)        0.124    29.001 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.836    29.837    sm/accel_edge/D_states_q_reg[0]_rep__0_1
    SLICE_X57Y61         LUT6 (Prop_lut6_I3_O)        0.124    29.961 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          0.952    30.913    sm/accel_edge_n_0
    SLICE_X63Y64         FDSE                                         r  sm/D_states_q_reg[2]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.504   104.908    sm/clk_IBUF_BUFG
    SLICE_X63Y64         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.272   105.180    
                         clock uncertainty           -0.035   105.145    
    SLICE_X63Y64         FDSE (Setup_fdse_C_CE)      -0.205   104.940    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        104.940    
                         arrival time                         -30.913    
  -------------------------------------------------------------------
                         slack                                 74.026    

Slack (MET) :             74.035ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.701ns  (logic 5.874ns (22.855%)  route 19.827ns (77.145%))
  Logic Levels:           24  (LUT2=2 LUT5=11 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.618     5.202    sm/clk_IBUF_BUFG
    SLICE_X63Y66         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.456     5.658 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=99, routed)          3.440     9.098    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X52Y60         LUT2 (Prop_lut2_I0_O)        0.116     9.214 f  sm/ram_reg_i_120/O
                         net (fo=3, routed)           1.757    10.971    sm/ram_reg_i_120_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I0_O)        0.328    11.299 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.621    11.920    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X60Y54         MUXF7 (Prop_muxf7_S_O)       0.292    12.212 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          2.120    14.332    sm/M_sm_bsel[0]
    SLICE_X50Y63         LUT5 (Prop_lut5_I3_O)        0.297    14.629 r  sm/D_registers_q[7][1]_i_5/O
                         net (fo=5, routed)           0.671    15.299    sm/D_states_q_reg[7]_rep_0[0]
    SLICE_X47Y63         LUT5 (Prop_lut5_I2_O)        0.118    15.417 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.462    15.880    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I5_O)        0.326    16.206 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.419    16.625    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X47Y64         LUT5 (Prop_lut5_I4_O)        0.118    16.743 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.611    17.354    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.326    17.680 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.308    17.988    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.124    18.112 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.448    18.560    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y64         LUT5 (Prop_lut5_I4_O)        0.117    18.677 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.437    19.114    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.348    19.462 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.192    19.654    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.124    19.778 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.322    20.099    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.223 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.446    20.670    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I4_O)        0.118    20.788 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.424    21.212    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.320    21.532 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.614    22.146    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I4_O)        0.352    22.498 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.678    23.176    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I4_O)        0.354    23.530 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.680    24.210    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X44Y69         LUT5 (Prop_lut5_I4_O)        0.374    24.584 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.613    25.197    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I4_O)        0.320    25.517 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.316    25.833    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I3_O)        0.326    26.159 r  sm/D_registers_q[7][31]_i_35/O
                         net (fo=1, routed)           0.405    26.564    sm/D_registers_q[7][31]_i_35_n_0
    SLICE_X47Y65         LUT2 (Prop_lut2_I1_O)        0.124    26.688 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           0.568    27.256    sm/M_alum_out[31]
    SLICE_X43Y66         LUT6 (Prop_lut6_I4_O)        0.124    27.380 r  sm/D_states_q[7]_i_25/O
                         net (fo=4, routed)           1.497    28.877    sm/D_states_q[7]_i_25_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I1_O)        0.124    29.001 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.836    29.837    sm/accel_edge/D_states_q_reg[0]_rep__0_1
    SLICE_X57Y61         LUT6 (Prop_lut6_I3_O)        0.124    29.961 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          0.942    30.903    sm/accel_edge_n_0
    SLICE_X63Y65         FDSE                                         r  sm/D_states_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.503   104.907    sm/clk_IBUF_BUFG
    SLICE_X63Y65         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.272   105.179    
                         clock uncertainty           -0.035   105.144    
    SLICE_X63Y65         FDSE (Setup_fdse_C_CE)      -0.205   104.939    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.939    
                         arrival time                         -30.903    
  -------------------------------------------------------------------
                         slack                                 74.035    

Slack (MET) :             74.035ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.701ns  (logic 5.874ns (22.855%)  route 19.827ns (77.145%))
  Logic Levels:           24  (LUT2=2 LUT5=11 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.618     5.202    sm/clk_IBUF_BUFG
    SLICE_X63Y66         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.456     5.658 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=99, routed)          3.440     9.098    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X52Y60         LUT2 (Prop_lut2_I0_O)        0.116     9.214 f  sm/ram_reg_i_120/O
                         net (fo=3, routed)           1.757    10.971    sm/ram_reg_i_120_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I0_O)        0.328    11.299 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.621    11.920    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X60Y54         MUXF7 (Prop_muxf7_S_O)       0.292    12.212 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          2.120    14.332    sm/M_sm_bsel[0]
    SLICE_X50Y63         LUT5 (Prop_lut5_I3_O)        0.297    14.629 r  sm/D_registers_q[7][1]_i_5/O
                         net (fo=5, routed)           0.671    15.299    sm/D_states_q_reg[7]_rep_0[0]
    SLICE_X47Y63         LUT5 (Prop_lut5_I2_O)        0.118    15.417 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.462    15.880    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I5_O)        0.326    16.206 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.419    16.625    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X47Y64         LUT5 (Prop_lut5_I4_O)        0.118    16.743 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.611    17.354    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.326    17.680 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.308    17.988    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.124    18.112 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.448    18.560    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y64         LUT5 (Prop_lut5_I4_O)        0.117    18.677 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.437    19.114    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.348    19.462 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.192    19.654    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.124    19.778 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.322    20.099    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.223 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.446    20.670    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I4_O)        0.118    20.788 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.424    21.212    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.320    21.532 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.614    22.146    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I4_O)        0.352    22.498 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.678    23.176    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I4_O)        0.354    23.530 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.680    24.210    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X44Y69         LUT5 (Prop_lut5_I4_O)        0.374    24.584 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.613    25.197    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I4_O)        0.320    25.517 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.316    25.833    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I3_O)        0.326    26.159 r  sm/D_registers_q[7][31]_i_35/O
                         net (fo=1, routed)           0.405    26.564    sm/D_registers_q[7][31]_i_35_n_0
    SLICE_X47Y65         LUT2 (Prop_lut2_I1_O)        0.124    26.688 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           0.568    27.256    sm/M_alum_out[31]
    SLICE_X43Y66         LUT6 (Prop_lut6_I4_O)        0.124    27.380 r  sm/D_states_q[7]_i_25/O
                         net (fo=4, routed)           1.497    28.877    sm/D_states_q[7]_i_25_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I1_O)        0.124    29.001 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.836    29.837    sm/accel_edge/D_states_q_reg[0]_rep__0_1
    SLICE_X57Y61         LUT6 (Prop_lut6_I3_O)        0.124    29.961 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          0.942    30.903    sm/accel_edge_n_0
    SLICE_X63Y65         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.503   104.907    sm/clk_IBUF_BUFG
    SLICE_X63Y65         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.272   105.179    
                         clock uncertainty           -0.035   105.144    
    SLICE_X63Y65         FDSE (Setup_fdse_C_CE)      -0.205   104.939    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        104.939    
                         arrival time                         -30.903    
  -------------------------------------------------------------------
                         slack                                 74.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.586     1.530    sr2/clk_IBUF_BUFG
    SLICE_X61Y67         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.888    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y67         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.854     2.043    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y67         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.543    
    SLICE_X60Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.586     1.530    sr2/clk_IBUF_BUFG
    SLICE_X61Y67         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.888    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y67         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.854     2.043    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y67         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.543    
    SLICE_X60Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.586     1.530    sr2/clk_IBUF_BUFG
    SLICE_X61Y67         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.888    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y67         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.854     2.043    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y67         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.543    
    SLICE_X60Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.586     1.530    sr2/clk_IBUF_BUFG
    SLICE_X61Y67         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.888    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y67         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.854     2.043    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y67         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.543    
    SLICE_X60Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.409%)  route 0.224ns (63.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.586     1.530    sr2/clk_IBUF_BUFG
    SLICE_X61Y67         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.128     1.658 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.881    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y67         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.854     2.043    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y67         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.543    
    SLICE_X60Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.798    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.409%)  route 0.224ns (63.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.586     1.530    sr2/clk_IBUF_BUFG
    SLICE_X61Y67         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.128     1.658 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.881    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y67         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.854     2.043    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y67         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.543    
    SLICE_X60Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.798    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.409%)  route 0.224ns (63.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.586     1.530    sr2/clk_IBUF_BUFG
    SLICE_X61Y67         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.128     1.658 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.881    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y67         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.854     2.043    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y67         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.543    
    SLICE_X60Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.798    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.409%)  route 0.224ns (63.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.586     1.530    sr2/clk_IBUF_BUFG
    SLICE_X61Y67         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.128     1.658 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.881    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y67         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.854     2.043    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y67         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.543    
    SLICE_X60Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.798    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.788%)  route 0.276ns (66.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X57Y65         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.276     1.923    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y65         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.828     2.018    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y65         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.519    
    SLICE_X56Y65         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.828    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.788%)  route 0.276ns (66.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X57Y65         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.276     1.923    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y65         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.828     2.018    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y65         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.519    
    SLICE_X56Y65         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.828    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y22   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y23   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y61   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y61   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y60   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y60   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y61   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y62   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y63   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y64   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y64   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y64   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y64   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y64   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y64   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y64   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y64   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y67   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y67   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y64   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y64   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y64   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y64   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y64   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y64   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y64   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y64   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y67   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y67   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       93.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.697ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.091ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.485ns  (logic 0.994ns (15.328%)  route 5.491ns (84.672%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.618     5.202    sm/clk_IBUF_BUFG
    SLICE_X60Y65         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.518     5.720 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=97, routed)          3.075     8.795    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X53Y56         LUT2 (Prop_lut2_I0_O)        0.150     8.945 r  sm/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           1.687    10.632    sm/D_stage_q[3]_i_2_n_0
    SLICE_X60Y61         LUT6 (Prop_lut6_I4_O)        0.326    10.958 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.729    11.687    fifo_reset_cond/AS[0]
    SLICE_X60Y68         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.498   104.902    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y68         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.272   105.174    
                         clock uncertainty           -0.035   105.139    
    SLICE_X60Y68         FDPE (Recov_fdpe_C_PRE)     -0.361   104.778    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.778    
                         arrival time                         -11.687    
  -------------------------------------------------------------------
                         slack                                 93.091    

Slack (MET) :             93.091ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.485ns  (logic 0.994ns (15.328%)  route 5.491ns (84.672%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.618     5.202    sm/clk_IBUF_BUFG
    SLICE_X60Y65         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.518     5.720 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=97, routed)          3.075     8.795    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X53Y56         LUT2 (Prop_lut2_I0_O)        0.150     8.945 r  sm/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           1.687    10.632    sm/D_stage_q[3]_i_2_n_0
    SLICE_X60Y61         LUT6 (Prop_lut6_I4_O)        0.326    10.958 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.729    11.687    fifo_reset_cond/AS[0]
    SLICE_X60Y68         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.498   104.902    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y68         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.272   105.174    
                         clock uncertainty           -0.035   105.139    
    SLICE_X60Y68         FDPE (Recov_fdpe_C_PRE)     -0.361   104.778    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.778    
                         arrival time                         -11.687    
  -------------------------------------------------------------------
                         slack                                 93.091    

Slack (MET) :             93.091ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.485ns  (logic 0.994ns (15.328%)  route 5.491ns (84.672%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.618     5.202    sm/clk_IBUF_BUFG
    SLICE_X60Y65         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.518     5.720 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=97, routed)          3.075     8.795    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X53Y56         LUT2 (Prop_lut2_I0_O)        0.150     8.945 r  sm/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           1.687    10.632    sm/D_stage_q[3]_i_2_n_0
    SLICE_X60Y61         LUT6 (Prop_lut6_I4_O)        0.326    10.958 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.729    11.687    fifo_reset_cond/AS[0]
    SLICE_X60Y68         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.498   104.902    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y68         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.272   105.174    
                         clock uncertainty           -0.035   105.139    
    SLICE_X60Y68         FDPE (Recov_fdpe_C_PRE)     -0.361   104.778    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.778    
                         arrival time                         -11.687    
  -------------------------------------------------------------------
                         slack                                 93.091    

Slack (MET) :             93.091ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.485ns  (logic 0.994ns (15.328%)  route 5.491ns (84.672%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.618     5.202    sm/clk_IBUF_BUFG
    SLICE_X60Y65         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.518     5.720 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=97, routed)          3.075     8.795    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X53Y56         LUT2 (Prop_lut2_I0_O)        0.150     8.945 r  sm/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           1.687    10.632    sm/D_stage_q[3]_i_2_n_0
    SLICE_X60Y61         LUT6 (Prop_lut6_I4_O)        0.326    10.958 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.729    11.687    fifo_reset_cond/AS[0]
    SLICE_X60Y68         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.498   104.902    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y68         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.272   105.174    
                         clock uncertainty           -0.035   105.139    
    SLICE_X60Y68         FDPE (Recov_fdpe_C_PRE)     -0.361   104.778    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.778    
                         arrival time                         -11.687    
  -------------------------------------------------------------------
                         slack                                 93.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.404%)  route 0.469ns (71.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.590     1.534    sm/clk_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=113, routed)         0.209     1.884    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X60Y61         LUT6 (Prop_lut6_I1_O)        0.045     1.929 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.260     2.189    fifo_reset_cond/AS[0]
    SLICE_X60Y68         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.853     2.042    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y68         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.563    
    SLICE_X60Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     1.492    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.404%)  route 0.469ns (71.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.590     1.534    sm/clk_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=113, routed)         0.209     1.884    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X60Y61         LUT6 (Prop_lut6_I1_O)        0.045     1.929 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.260     2.189    fifo_reset_cond/AS[0]
    SLICE_X60Y68         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.853     2.042    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y68         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.563    
    SLICE_X60Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     1.492    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.404%)  route 0.469ns (71.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.590     1.534    sm/clk_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=113, routed)         0.209     1.884    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X60Y61         LUT6 (Prop_lut6_I1_O)        0.045     1.929 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.260     2.189    fifo_reset_cond/AS[0]
    SLICE_X60Y68         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.853     2.042    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y68         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.563    
    SLICE_X60Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     1.492    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.404%)  route 0.469ns (71.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.590     1.534    sm/clk_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=113, routed)         0.209     1.884    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X60Y61         LUT6 (Prop_lut6_I1_O)        0.045     1.929 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.260     2.189    fifo_reset_cond/AS[0]
    SLICE_X60Y68         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.853     2.042    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y68         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.563    
    SLICE_X60Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     1.492    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.697    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.310ns  (logic 12.222ns (32.757%)  route 25.088ns (67.243%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=3 LUT4=3 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X48Y60         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=14, routed)          2.623     8.219    L_reg/M_sm_timer[5]
    SLICE_X33Y62         LUT5 (Prop_lut5_I4_O)        0.154     8.373 r  L_reg/L_642f5dd2_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.674     9.047    L_reg/L_642f5dd2_remainder0_carry_i_27__1_n_0
    SLICE_X33Y62         LUT6 (Prop_lut6_I5_O)        0.327     9.374 f  L_reg/L_642f5dd2_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.827    10.201    L_reg/L_642f5dd2_remainder0_carry_i_13__1_n_0
    SLICE_X31Y61         LUT3 (Prop_lut3_I1_O)        0.153    10.354 f  L_reg/L_642f5dd2_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.264    10.618    L_reg/L_642f5dd2_remainder0_carry_i_19__1_n_0
    SLICE_X31Y61         LUT5 (Prop_lut5_I3_O)        0.321    10.939 r  L_reg/L_642f5dd2_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.849    11.788    L_reg/L_642f5dd2_remainder0_carry_i_10__1_n_0
    SLICE_X32Y60         LUT4 (Prop_lut4_I1_O)        0.326    12.114 r  L_reg/L_642f5dd2_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.114    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X32Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.694 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_carry/O[2]
                         net (fo=1, routed)           0.501    13.195    L_reg/L_642f5dd2_remainder0_3[2]
    SLICE_X33Y60         LUT4 (Prop_lut4_I1_O)        0.330    13.525 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.819    15.343    L_reg/i__carry_i_13__4_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I2_O)        0.332    15.675 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.505    16.181    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I3_O)        0.150    16.331 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.983    17.313    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X33Y58         LUT5 (Prop_lut5_I4_O)        0.354    17.667 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.848    18.515    L_reg/i__carry_i_19__3_n_0
    SLICE_X33Y58         LUT3 (Prop_lut3_I0_O)        0.354    18.869 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.007    19.876    L_reg/i__carry_i_11__3_n_0
    SLICE_X34Y55         LUT2 (Prop_lut2_I1_O)        0.332    20.208 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.612    20.820    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X34Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.340 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.340    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.457 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.457    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.772 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.971    22.744    L_reg/L_642f5dd2_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X33Y56         LUT5 (Prop_lut5_I0_O)        0.307    23.051 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.673    23.724    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.124    23.848 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.820    24.667    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__0_0
    SLICE_X33Y56         LUT2 (Prop_lut2_I0_O)        0.124    24.791 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.856    25.648    L_reg/i__carry_i_13__3_0
    SLICE_X32Y55         LUT5 (Prop_lut5_I0_O)        0.152    25.800 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.997    26.796    L_reg/i__carry_i_23__3_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.326    27.122 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.032    28.154    L_reg/i__carry_i_13__3_n_0
    SLICE_X34Y54         LUT3 (Prop_lut3_I1_O)        0.152    28.306 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.859    29.165    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X35Y54         LUT5 (Prop_lut5_I0_O)        0.348    29.513 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.513    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.063 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.063    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.177 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.177    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.490 f  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    31.353    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X34Y56         LUT6 (Prop_lut6_I0_O)        0.306    31.659 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.796    32.455    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X34Y55         LUT6 (Prop_lut6_I1_O)        0.124    32.579 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.753    33.332    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I1_O)        0.124    33.456 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.638    34.094    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I5_O)        0.124    34.218 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.229    35.447    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X43Y58         LUT4 (Prop_lut4_I3_O)        0.152    35.599 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.090    38.689    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    42.450 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.450    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.212ns  (logic 12.218ns (32.833%)  route 24.994ns (67.167%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=3 LUT4=3 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X48Y60         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=14, routed)          2.623     8.219    L_reg/M_sm_timer[5]
    SLICE_X33Y62         LUT5 (Prop_lut5_I4_O)        0.154     8.373 r  L_reg/L_642f5dd2_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.674     9.047    L_reg/L_642f5dd2_remainder0_carry_i_27__1_n_0
    SLICE_X33Y62         LUT6 (Prop_lut6_I5_O)        0.327     9.374 f  L_reg/L_642f5dd2_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.827    10.201    L_reg/L_642f5dd2_remainder0_carry_i_13__1_n_0
    SLICE_X31Y61         LUT3 (Prop_lut3_I1_O)        0.153    10.354 f  L_reg/L_642f5dd2_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.264    10.618    L_reg/L_642f5dd2_remainder0_carry_i_19__1_n_0
    SLICE_X31Y61         LUT5 (Prop_lut5_I3_O)        0.321    10.939 r  L_reg/L_642f5dd2_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.849    11.788    L_reg/L_642f5dd2_remainder0_carry_i_10__1_n_0
    SLICE_X32Y60         LUT4 (Prop_lut4_I1_O)        0.326    12.114 r  L_reg/L_642f5dd2_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.114    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X32Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.694 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_carry/O[2]
                         net (fo=1, routed)           0.501    13.195    L_reg/L_642f5dd2_remainder0_3[2]
    SLICE_X33Y60         LUT4 (Prop_lut4_I1_O)        0.330    13.525 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.819    15.343    L_reg/i__carry_i_13__4_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I2_O)        0.332    15.675 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.505    16.181    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I3_O)        0.150    16.331 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.983    17.313    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X33Y58         LUT5 (Prop_lut5_I4_O)        0.354    17.667 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.848    18.515    L_reg/i__carry_i_19__3_n_0
    SLICE_X33Y58         LUT3 (Prop_lut3_I0_O)        0.354    18.869 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.007    19.876    L_reg/i__carry_i_11__3_n_0
    SLICE_X34Y55         LUT2 (Prop_lut2_I1_O)        0.332    20.208 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.612    20.820    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X34Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.340 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.340    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.457 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.457    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.772 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.971    22.744    L_reg/L_642f5dd2_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X33Y56         LUT5 (Prop_lut5_I0_O)        0.307    23.051 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.673    23.724    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.124    23.848 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.820    24.667    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__0_0
    SLICE_X33Y56         LUT2 (Prop_lut2_I0_O)        0.124    24.791 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.856    25.648    L_reg/i__carry_i_13__3_0
    SLICE_X32Y55         LUT5 (Prop_lut5_I0_O)        0.152    25.800 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.997    26.796    L_reg/i__carry_i_23__3_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.326    27.122 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.032    28.154    L_reg/i__carry_i_13__3_n_0
    SLICE_X34Y54         LUT3 (Prop_lut3_I1_O)        0.152    28.306 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.859    29.165    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X35Y54         LUT5 (Prop_lut5_I0_O)        0.348    29.513 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.513    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.063 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.063    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.177 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.177    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.490 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    31.353    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X34Y56         LUT6 (Prop_lut6_I0_O)        0.306    31.659 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.796    32.455    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X34Y55         LUT6 (Prop_lut6_I1_O)        0.124    32.579 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.753    33.332    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I1_O)        0.124    33.456 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.638    34.094    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I5_O)        0.124    34.218 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.007    35.225    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X43Y58         LUT4 (Prop_lut4_I3_O)        0.152    35.377 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.218    38.595    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    42.352 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.352    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.162ns  (logic 11.986ns (32.254%)  route 25.176ns (67.746%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X48Y60         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=14, routed)          2.623     8.219    L_reg/M_sm_timer[5]
    SLICE_X33Y62         LUT5 (Prop_lut5_I4_O)        0.154     8.373 r  L_reg/L_642f5dd2_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.674     9.047    L_reg/L_642f5dd2_remainder0_carry_i_27__1_n_0
    SLICE_X33Y62         LUT6 (Prop_lut6_I5_O)        0.327     9.374 f  L_reg/L_642f5dd2_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.827    10.201    L_reg/L_642f5dd2_remainder0_carry_i_13__1_n_0
    SLICE_X31Y61         LUT3 (Prop_lut3_I1_O)        0.153    10.354 f  L_reg/L_642f5dd2_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.264    10.618    L_reg/L_642f5dd2_remainder0_carry_i_19__1_n_0
    SLICE_X31Y61         LUT5 (Prop_lut5_I3_O)        0.321    10.939 r  L_reg/L_642f5dd2_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.849    11.788    L_reg/L_642f5dd2_remainder0_carry_i_10__1_n_0
    SLICE_X32Y60         LUT4 (Prop_lut4_I1_O)        0.326    12.114 r  L_reg/L_642f5dd2_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.114    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X32Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.694 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_carry/O[2]
                         net (fo=1, routed)           0.501    13.195    L_reg/L_642f5dd2_remainder0_3[2]
    SLICE_X33Y60         LUT4 (Prop_lut4_I1_O)        0.330    13.525 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.819    15.343    L_reg/i__carry_i_13__4_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I2_O)        0.332    15.675 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.505    16.181    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I3_O)        0.150    16.331 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.983    17.313    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X33Y58         LUT5 (Prop_lut5_I4_O)        0.354    17.667 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.848    18.515    L_reg/i__carry_i_19__3_n_0
    SLICE_X33Y58         LUT3 (Prop_lut3_I0_O)        0.354    18.869 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.007    19.876    L_reg/i__carry_i_11__3_n_0
    SLICE_X34Y55         LUT2 (Prop_lut2_I1_O)        0.332    20.208 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.612    20.820    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X34Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.340 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.340    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.457 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.457    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.772 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.971    22.744    L_reg/L_642f5dd2_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X33Y56         LUT5 (Prop_lut5_I0_O)        0.307    23.051 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.673    23.724    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.124    23.848 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.820    24.667    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__0_0
    SLICE_X33Y56         LUT2 (Prop_lut2_I0_O)        0.124    24.791 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.856    25.648    L_reg/i__carry_i_13__3_0
    SLICE_X32Y55         LUT5 (Prop_lut5_I0_O)        0.152    25.800 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.997    26.796    L_reg/i__carry_i_23__3_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.326    27.122 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.032    28.154    L_reg/i__carry_i_13__3_n_0
    SLICE_X34Y54         LUT3 (Prop_lut3_I1_O)        0.152    28.306 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.859    29.165    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X35Y54         LUT5 (Prop_lut5_I0_O)        0.348    29.513 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.513    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.063 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.063    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.177 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.177    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.490 f  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    31.353    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X34Y56         LUT6 (Prop_lut6_I0_O)        0.306    31.659 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.796    32.455    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X34Y55         LUT6 (Prop_lut6_I1_O)        0.124    32.579 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.753    33.332    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I1_O)        0.124    33.456 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.638    34.094    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I5_O)        0.124    34.218 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.222    35.440    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X43Y58         LUT3 (Prop_lut3_I2_O)        0.124    35.564 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.184    38.749    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    42.302 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.302    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.144ns  (logic 11.984ns (32.262%)  route 25.161ns (67.738%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=3 LUT4=3 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X48Y60         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=14, routed)          2.623     8.219    L_reg/M_sm_timer[5]
    SLICE_X33Y62         LUT5 (Prop_lut5_I4_O)        0.154     8.373 r  L_reg/L_642f5dd2_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.674     9.047    L_reg/L_642f5dd2_remainder0_carry_i_27__1_n_0
    SLICE_X33Y62         LUT6 (Prop_lut6_I5_O)        0.327     9.374 f  L_reg/L_642f5dd2_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.827    10.201    L_reg/L_642f5dd2_remainder0_carry_i_13__1_n_0
    SLICE_X31Y61         LUT3 (Prop_lut3_I1_O)        0.153    10.354 f  L_reg/L_642f5dd2_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.264    10.618    L_reg/L_642f5dd2_remainder0_carry_i_19__1_n_0
    SLICE_X31Y61         LUT5 (Prop_lut5_I3_O)        0.321    10.939 r  L_reg/L_642f5dd2_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.849    11.788    L_reg/L_642f5dd2_remainder0_carry_i_10__1_n_0
    SLICE_X32Y60         LUT4 (Prop_lut4_I1_O)        0.326    12.114 r  L_reg/L_642f5dd2_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.114    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X32Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.694 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_carry/O[2]
                         net (fo=1, routed)           0.501    13.195    L_reg/L_642f5dd2_remainder0_3[2]
    SLICE_X33Y60         LUT4 (Prop_lut4_I1_O)        0.330    13.525 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.819    15.343    L_reg/i__carry_i_13__4_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I2_O)        0.332    15.675 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.505    16.181    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I3_O)        0.150    16.331 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.983    17.313    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X33Y58         LUT5 (Prop_lut5_I4_O)        0.354    17.667 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.848    18.515    L_reg/i__carry_i_19__3_n_0
    SLICE_X33Y58         LUT3 (Prop_lut3_I0_O)        0.354    18.869 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.007    19.876    L_reg/i__carry_i_11__3_n_0
    SLICE_X34Y55         LUT2 (Prop_lut2_I1_O)        0.332    20.208 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.612    20.820    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X34Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.340 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.340    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.457 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.457    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.772 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.971    22.744    L_reg/L_642f5dd2_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X33Y56         LUT5 (Prop_lut5_I0_O)        0.307    23.051 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.673    23.724    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.124    23.848 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.820    24.667    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__0_0
    SLICE_X33Y56         LUT2 (Prop_lut2_I0_O)        0.124    24.791 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.856    25.648    L_reg/i__carry_i_13__3_0
    SLICE_X32Y55         LUT5 (Prop_lut5_I0_O)        0.152    25.800 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.997    26.796    L_reg/i__carry_i_23__3_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.326    27.122 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.032    28.154    L_reg/i__carry_i_13__3_n_0
    SLICE_X34Y54         LUT3 (Prop_lut3_I1_O)        0.152    28.306 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.859    29.165    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X35Y54         LUT5 (Prop_lut5_I0_O)        0.348    29.513 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.513    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.063 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.063    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.177 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.177    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.490 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    31.353    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X34Y56         LUT6 (Prop_lut6_I0_O)        0.306    31.659 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.796    32.455    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X34Y55         LUT6 (Prop_lut6_I1_O)        0.124    32.579 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.753    33.332    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I1_O)        0.124    33.456 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.638    34.094    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I5_O)        0.124    34.218 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.229    35.447    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X43Y58         LUT4 (Prop_lut4_I2_O)        0.124    35.571 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.162    38.734    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    42.284 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    42.284    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.059ns  (logic 11.989ns (32.350%)  route 25.071ns (67.650%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=4 LUT4=3 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X48Y60         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=14, routed)          2.623     8.219    L_reg/M_sm_timer[5]
    SLICE_X33Y62         LUT5 (Prop_lut5_I4_O)        0.154     8.373 r  L_reg/L_642f5dd2_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.674     9.047    L_reg/L_642f5dd2_remainder0_carry_i_27__1_n_0
    SLICE_X33Y62         LUT6 (Prop_lut6_I5_O)        0.327     9.374 f  L_reg/L_642f5dd2_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.827    10.201    L_reg/L_642f5dd2_remainder0_carry_i_13__1_n_0
    SLICE_X31Y61         LUT3 (Prop_lut3_I1_O)        0.153    10.354 f  L_reg/L_642f5dd2_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.264    10.618    L_reg/L_642f5dd2_remainder0_carry_i_19__1_n_0
    SLICE_X31Y61         LUT5 (Prop_lut5_I3_O)        0.321    10.939 r  L_reg/L_642f5dd2_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.849    11.788    L_reg/L_642f5dd2_remainder0_carry_i_10__1_n_0
    SLICE_X32Y60         LUT4 (Prop_lut4_I1_O)        0.326    12.114 r  L_reg/L_642f5dd2_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.114    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X32Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.694 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_carry/O[2]
                         net (fo=1, routed)           0.501    13.195    L_reg/L_642f5dd2_remainder0_3[2]
    SLICE_X33Y60         LUT4 (Prop_lut4_I1_O)        0.330    13.525 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.819    15.343    L_reg/i__carry_i_13__4_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I2_O)        0.332    15.675 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.505    16.181    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I3_O)        0.150    16.331 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.983    17.313    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X33Y58         LUT5 (Prop_lut5_I4_O)        0.354    17.667 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.848    18.515    L_reg/i__carry_i_19__3_n_0
    SLICE_X33Y58         LUT3 (Prop_lut3_I0_O)        0.354    18.869 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.007    19.876    L_reg/i__carry_i_11__3_n_0
    SLICE_X34Y55         LUT2 (Prop_lut2_I1_O)        0.332    20.208 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.612    20.820    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X34Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.340 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.340    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.457 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.457    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.772 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.971    22.744    L_reg/L_642f5dd2_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X33Y56         LUT5 (Prop_lut5_I0_O)        0.307    23.051 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.673    23.724    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.124    23.848 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.820    24.667    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__0_0
    SLICE_X33Y56         LUT2 (Prop_lut2_I0_O)        0.124    24.791 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.856    25.648    L_reg/i__carry_i_13__3_0
    SLICE_X32Y55         LUT5 (Prop_lut5_I0_O)        0.152    25.800 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.997    26.796    L_reg/i__carry_i_23__3_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.326    27.122 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.032    28.154    L_reg/i__carry_i_13__3_n_0
    SLICE_X34Y54         LUT3 (Prop_lut3_I1_O)        0.152    28.306 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.859    29.165    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X35Y54         LUT5 (Prop_lut5_I0_O)        0.348    29.513 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.513    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.063 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.063    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.177 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.177    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.490 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    31.353    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X34Y56         LUT6 (Prop_lut6_I0_O)        0.306    31.659 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.796    32.455    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X34Y55         LUT6 (Prop_lut6_I1_O)        0.124    32.579 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.471    33.049    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y56         LUT3 (Prop_lut3_I1_O)        0.124    33.173 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    33.851    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I4_O)        0.124    33.975 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.303    35.278    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X43Y58         LUT4 (Prop_lut4_I1_O)        0.124    35.402 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.242    38.644    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.199 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.199    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.837ns  (logic 12.213ns (33.155%)  route 24.624ns (66.845%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=4 LUT4=3 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X48Y60         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=14, routed)          2.623     8.219    L_reg/M_sm_timer[5]
    SLICE_X33Y62         LUT5 (Prop_lut5_I4_O)        0.154     8.373 r  L_reg/L_642f5dd2_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.674     9.047    L_reg/L_642f5dd2_remainder0_carry_i_27__1_n_0
    SLICE_X33Y62         LUT6 (Prop_lut6_I5_O)        0.327     9.374 f  L_reg/L_642f5dd2_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.827    10.201    L_reg/L_642f5dd2_remainder0_carry_i_13__1_n_0
    SLICE_X31Y61         LUT3 (Prop_lut3_I1_O)        0.153    10.354 f  L_reg/L_642f5dd2_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.264    10.618    L_reg/L_642f5dd2_remainder0_carry_i_19__1_n_0
    SLICE_X31Y61         LUT5 (Prop_lut5_I3_O)        0.321    10.939 r  L_reg/L_642f5dd2_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.849    11.788    L_reg/L_642f5dd2_remainder0_carry_i_10__1_n_0
    SLICE_X32Y60         LUT4 (Prop_lut4_I1_O)        0.326    12.114 r  L_reg/L_642f5dd2_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.114    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X32Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.694 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_carry/O[2]
                         net (fo=1, routed)           0.501    13.195    L_reg/L_642f5dd2_remainder0_3[2]
    SLICE_X33Y60         LUT4 (Prop_lut4_I1_O)        0.330    13.525 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.819    15.343    L_reg/i__carry_i_13__4_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I2_O)        0.332    15.675 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.505    16.181    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I3_O)        0.150    16.331 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.983    17.313    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X33Y58         LUT5 (Prop_lut5_I4_O)        0.354    17.667 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.848    18.515    L_reg/i__carry_i_19__3_n_0
    SLICE_X33Y58         LUT3 (Prop_lut3_I0_O)        0.354    18.869 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.007    19.876    L_reg/i__carry_i_11__3_n_0
    SLICE_X34Y55         LUT2 (Prop_lut2_I1_O)        0.332    20.208 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.612    20.820    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X34Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.340 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.340    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.457 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.457    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.772 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.971    22.744    L_reg/L_642f5dd2_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X33Y56         LUT5 (Prop_lut5_I0_O)        0.307    23.051 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.673    23.724    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.124    23.848 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.820    24.667    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__0_0
    SLICE_X33Y56         LUT2 (Prop_lut2_I0_O)        0.124    24.791 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.856    25.648    L_reg/i__carry_i_13__3_0
    SLICE_X32Y55         LUT5 (Prop_lut5_I0_O)        0.152    25.800 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.997    26.796    L_reg/i__carry_i_23__3_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.326    27.122 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.032    28.154    L_reg/i__carry_i_13__3_n_0
    SLICE_X34Y54         LUT3 (Prop_lut3_I1_O)        0.152    28.306 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.859    29.165    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X35Y54         LUT5 (Prop_lut5_I0_O)        0.348    29.513 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.513    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.063 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.063    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.177 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.177    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.490 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    31.353    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X34Y56         LUT6 (Prop_lut6_I0_O)        0.306    31.659 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.796    32.455    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X34Y55         LUT6 (Prop_lut6_I1_O)        0.124    32.579 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.471    33.049    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y56         LUT3 (Prop_lut3_I1_O)        0.124    33.173 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    33.851    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I4_O)        0.124    33.975 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.303    35.278    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X43Y58         LUT4 (Prop_lut4_I1_O)        0.154    35.432 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.795    38.227    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    41.977 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.977    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.796ns  (logic 11.977ns (32.550%)  route 24.819ns (67.450%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=3 LUT4=3 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X48Y60         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=14, routed)          2.623     8.219    L_reg/M_sm_timer[5]
    SLICE_X33Y62         LUT5 (Prop_lut5_I4_O)        0.154     8.373 r  L_reg/L_642f5dd2_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.674     9.047    L_reg/L_642f5dd2_remainder0_carry_i_27__1_n_0
    SLICE_X33Y62         LUT6 (Prop_lut6_I5_O)        0.327     9.374 f  L_reg/L_642f5dd2_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.827    10.201    L_reg/L_642f5dd2_remainder0_carry_i_13__1_n_0
    SLICE_X31Y61         LUT3 (Prop_lut3_I1_O)        0.153    10.354 f  L_reg/L_642f5dd2_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.264    10.618    L_reg/L_642f5dd2_remainder0_carry_i_19__1_n_0
    SLICE_X31Y61         LUT5 (Prop_lut5_I3_O)        0.321    10.939 r  L_reg/L_642f5dd2_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.849    11.788    L_reg/L_642f5dd2_remainder0_carry_i_10__1_n_0
    SLICE_X32Y60         LUT4 (Prop_lut4_I1_O)        0.326    12.114 r  L_reg/L_642f5dd2_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.114    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X32Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.694 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_carry/O[2]
                         net (fo=1, routed)           0.501    13.195    L_reg/L_642f5dd2_remainder0_3[2]
    SLICE_X33Y60         LUT4 (Prop_lut4_I1_O)        0.330    13.525 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.819    15.343    L_reg/i__carry_i_13__4_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I2_O)        0.332    15.675 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.505    16.181    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I3_O)        0.150    16.331 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.983    17.313    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X33Y58         LUT5 (Prop_lut5_I4_O)        0.354    17.667 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.848    18.515    L_reg/i__carry_i_19__3_n_0
    SLICE_X33Y58         LUT3 (Prop_lut3_I0_O)        0.354    18.869 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.007    19.876    L_reg/i__carry_i_11__3_n_0
    SLICE_X34Y55         LUT2 (Prop_lut2_I1_O)        0.332    20.208 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.612    20.820    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X34Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.340 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.340    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.457 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.457    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.772 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.971    22.744    L_reg/L_642f5dd2_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X33Y56         LUT5 (Prop_lut5_I0_O)        0.307    23.051 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.673    23.724    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.124    23.848 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.820    24.667    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__0_0
    SLICE_X33Y56         LUT2 (Prop_lut2_I0_O)        0.124    24.791 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.856    25.648    L_reg/i__carry_i_13__3_0
    SLICE_X32Y55         LUT5 (Prop_lut5_I0_O)        0.152    25.800 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.997    26.796    L_reg/i__carry_i_23__3_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I0_O)        0.326    27.122 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.032    28.154    L_reg/i__carry_i_13__3_n_0
    SLICE_X34Y54         LUT3 (Prop_lut3_I1_O)        0.152    28.306 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.859    29.165    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X35Y54         LUT5 (Prop_lut5_I0_O)        0.348    29.513 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.513    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.063 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.063    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.177 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.177    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.490 r  timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    31.353    timerseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X34Y56         LUT6 (Prop_lut6_I0_O)        0.306    31.659 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.796    32.455    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X34Y55         LUT6 (Prop_lut6_I1_O)        0.124    32.579 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.753    33.332    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I1_O)        0.124    33.456 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.638    34.094    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I5_O)        0.124    34.218 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.007    35.225    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X43Y58         LUT4 (Prop_lut4_I3_O)        0.124    35.349 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.043    38.392    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.936 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.936    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.424ns  (logic 11.340ns (32.011%)  route 24.085ns (67.989%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=4 LUT4=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X49Y58         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          2.188     7.785    L_reg/M_sm_pbc[3]
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124     7.909 f  L_reg/L_642f5dd2_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           1.094     9.003    L_reg/L_642f5dd2_remainder0_carry_i_25__0_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.127 f  L_reg/L_642f5dd2_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.728     9.854    L_reg/L_642f5dd2_remainder0_carry_i_12__0_n_0
    SLICE_X43Y57         LUT3 (Prop_lut3_I0_O)        0.150    10.004 f  L_reg/L_642f5dd2_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.714    10.718    L_reg/L_642f5dd2_remainder0_carry_i_20__0_n_0
    SLICE_X42Y57         LUT5 (Prop_lut5_I4_O)        0.350    11.068 r  L_reg/L_642f5dd2_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.003    12.071    L_reg/L_642f5dd2_remainder0_carry_i_10__0_n_0
    SLICE_X44Y55         LUT4 (Prop_lut4_I1_O)        0.328    12.399 r  L_reg/L_642f5dd2_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.399    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.949 r  bseg_driver/decimal_renderer/L_642f5dd2_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.949    bseg_driver/decimal_renderer/L_642f5dd2_remainder0_carry_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.063 r  bseg_driver/decimal_renderer/L_642f5dd2_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.063    bseg_driver/decimal_renderer/L_642f5dd2_remainder0_carry__0_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.285 r  bseg_driver/decimal_renderer/L_642f5dd2_remainder0_carry__1/O[0]
                         net (fo=5, routed)           1.015    14.300    L_reg/L_642f5dd2_remainder0_1[8]
    SLICE_X45Y55         LUT5 (Prop_lut5_I4_O)        0.299    14.599 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.846    15.445    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X43Y56         LUT4 (Prop_lut4_I0_O)        0.124    15.569 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           1.097    16.666    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I0_O)        0.124    16.790 f  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           0.686    17.476    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X44Y54         LUT3 (Prop_lut3_I2_O)        0.152    17.628 r  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.857    18.485    L_reg/i__carry_i_20__2_n_0
    SLICE_X44Y53         LUT4 (Prop_lut4_I3_O)        0.326    18.811 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.972    19.783    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X43Y55         LUT4 (Prop_lut4_I3_O)        0.124    19.907 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.528    20.434    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.124    20.558 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.558    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.938 r  bseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.938    bseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.253 f  bseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.138    22.392    L_reg/L_642f5dd2_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.307    22.699 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    23.165    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    23.289 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.603    23.892    L_reg/i__carry_i_14__0_0
    SLICE_X43Y53         LUT3 (Prop_lut3_I0_O)        0.150    24.042 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.874    24.916    L_reg/i__carry_i_25__1_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.326    25.242 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           1.154    26.396    L_reg/i__carry_i_20__1_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I2_O)        0.124    26.520 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.432    26.952    L_reg/i__carry_i_13__1_n_0
    SLICE_X42Y51         LUT3 (Prop_lut3_I1_O)        0.116    27.068 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.819    27.887    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X41Y51         LUT5 (Prop_lut5_I0_O)        0.328    28.215 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.215    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.765 r  bseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.765    bseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.879 r  bseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.879    bseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.101 f  bseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.819    29.920    bseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X39Y53         LUT6 (Prop_lut6_I1_O)        0.299    30.219 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.661    30.881    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    31.005 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.947    31.952    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I2_O)        0.124    32.076 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.639    32.714    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.124    32.838 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.091    33.930    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X50Y50         LUT4 (Prop_lut4_I0_O)        0.152    34.082 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.714    36.796    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.770    40.565 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.565    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.252ns  (logic 11.087ns (31.451%)  route 24.165ns (68.549%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=4 LUT4=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X49Y58         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          2.188     7.785    L_reg/M_sm_pbc[3]
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124     7.909 f  L_reg/L_642f5dd2_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           1.094     9.003    L_reg/L_642f5dd2_remainder0_carry_i_25__0_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.127 f  L_reg/L_642f5dd2_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.728     9.854    L_reg/L_642f5dd2_remainder0_carry_i_12__0_n_0
    SLICE_X43Y57         LUT3 (Prop_lut3_I0_O)        0.150    10.004 f  L_reg/L_642f5dd2_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.714    10.718    L_reg/L_642f5dd2_remainder0_carry_i_20__0_n_0
    SLICE_X42Y57         LUT5 (Prop_lut5_I4_O)        0.350    11.068 r  L_reg/L_642f5dd2_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.003    12.071    L_reg/L_642f5dd2_remainder0_carry_i_10__0_n_0
    SLICE_X44Y55         LUT4 (Prop_lut4_I1_O)        0.328    12.399 r  L_reg/L_642f5dd2_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.399    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.949 r  bseg_driver/decimal_renderer/L_642f5dd2_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.949    bseg_driver/decimal_renderer/L_642f5dd2_remainder0_carry_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.063 r  bseg_driver/decimal_renderer/L_642f5dd2_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.063    bseg_driver/decimal_renderer/L_642f5dd2_remainder0_carry__0_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.285 r  bseg_driver/decimal_renderer/L_642f5dd2_remainder0_carry__1/O[0]
                         net (fo=5, routed)           1.015    14.300    L_reg/L_642f5dd2_remainder0_1[8]
    SLICE_X45Y55         LUT5 (Prop_lut5_I4_O)        0.299    14.599 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.846    15.445    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X43Y56         LUT4 (Prop_lut4_I0_O)        0.124    15.569 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           1.097    16.666    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I0_O)        0.124    16.790 f  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           0.686    17.476    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X44Y54         LUT3 (Prop_lut3_I2_O)        0.152    17.628 r  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.857    18.485    L_reg/i__carry_i_20__2_n_0
    SLICE_X44Y53         LUT4 (Prop_lut4_I3_O)        0.326    18.811 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.972    19.783    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X43Y55         LUT4 (Prop_lut4_I3_O)        0.124    19.907 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.528    20.434    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.124    20.558 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.558    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.938 r  bseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.938    bseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.253 f  bseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.138    22.392    L_reg/L_642f5dd2_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.307    22.699 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    23.165    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    23.289 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.603    23.892    L_reg/i__carry_i_14__0_0
    SLICE_X43Y53         LUT3 (Prop_lut3_I0_O)        0.150    24.042 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.874    24.916    L_reg/i__carry_i_25__1_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.326    25.242 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           1.154    26.396    L_reg/i__carry_i_20__1_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I2_O)        0.124    26.520 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.432    26.952    L_reg/i__carry_i_13__1_n_0
    SLICE_X42Y51         LUT3 (Prop_lut3_I1_O)        0.116    27.068 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.819    27.887    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X41Y51         LUT5 (Prop_lut5_I0_O)        0.328    28.215 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.215    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.765 r  bseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.765    bseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.879 r  bseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.879    bseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.101 r  bseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.819    29.920    bseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X39Y53         LUT6 (Prop_lut6_I1_O)        0.299    30.219 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.661    30.881    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    31.005 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.816    31.821    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124    31.945 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.665    32.610    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124    32.734 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.436    34.170    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X50Y50         LUT4 (Prop_lut4_I3_O)        0.124    34.294 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.555    36.848    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    40.393 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.393    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.140ns  (logic 11.272ns (32.078%)  route 23.868ns (67.922%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=4 LUT4=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.557     5.141    L_reg/clk_IBUF_BUFG
    SLICE_X49Y58         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          2.188     7.785    L_reg/M_sm_pbc[3]
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124     7.909 f  L_reg/L_642f5dd2_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           1.094     9.003    L_reg/L_642f5dd2_remainder0_carry_i_25__0_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.127 f  L_reg/L_642f5dd2_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.728     9.854    L_reg/L_642f5dd2_remainder0_carry_i_12__0_n_0
    SLICE_X43Y57         LUT3 (Prop_lut3_I0_O)        0.150    10.004 f  L_reg/L_642f5dd2_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.714    10.718    L_reg/L_642f5dd2_remainder0_carry_i_20__0_n_0
    SLICE_X42Y57         LUT5 (Prop_lut5_I4_O)        0.350    11.068 r  L_reg/L_642f5dd2_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.003    12.071    L_reg/L_642f5dd2_remainder0_carry_i_10__0_n_0
    SLICE_X44Y55         LUT4 (Prop_lut4_I1_O)        0.328    12.399 r  L_reg/L_642f5dd2_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.399    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.949 r  bseg_driver/decimal_renderer/L_642f5dd2_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.949    bseg_driver/decimal_renderer/L_642f5dd2_remainder0_carry_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.063 r  bseg_driver/decimal_renderer/L_642f5dd2_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.063    bseg_driver/decimal_renderer/L_642f5dd2_remainder0_carry__0_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.285 r  bseg_driver/decimal_renderer/L_642f5dd2_remainder0_carry__1/O[0]
                         net (fo=5, routed)           1.015    14.300    L_reg/L_642f5dd2_remainder0_1[8]
    SLICE_X45Y55         LUT5 (Prop_lut5_I4_O)        0.299    14.599 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.846    15.445    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X43Y56         LUT4 (Prop_lut4_I0_O)        0.124    15.569 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           1.097    16.666    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I0_O)        0.124    16.790 f  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           0.686    17.476    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X44Y54         LUT3 (Prop_lut3_I2_O)        0.152    17.628 r  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.857    18.485    L_reg/i__carry_i_20__2_n_0
    SLICE_X44Y53         LUT4 (Prop_lut4_I3_O)        0.326    18.811 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.972    19.783    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X43Y55         LUT4 (Prop_lut4_I3_O)        0.124    19.907 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.528    20.434    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.124    20.558 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.558    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.938 r  bseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.938    bseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.253 f  bseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.138    22.392    L_reg/L_642f5dd2_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.307    22.699 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    23.165    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    23.289 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.603    23.892    L_reg/i__carry_i_14__0_0
    SLICE_X43Y53         LUT3 (Prop_lut3_I0_O)        0.150    24.042 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.874    24.916    L_reg/i__carry_i_25__1_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.326    25.242 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           1.154    26.396    L_reg/i__carry_i_20__1_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I2_O)        0.124    26.520 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.432    26.952    L_reg/i__carry_i_13__1_n_0
    SLICE_X42Y51         LUT3 (Prop_lut3_I1_O)        0.116    27.068 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.819    27.887    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X41Y51         LUT5 (Prop_lut5_I0_O)        0.328    28.215 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.215    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.765 r  bseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.765    bseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.879 r  bseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.879    bseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.101 f  bseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.819    29.920    bseg_driver/decimal_renderer/L_642f5dd2_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X39Y53         LUT6 (Prop_lut6_I1_O)        0.299    30.219 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.661    30.881    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124    31.005 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.816    31.821    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124    31.945 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.665    32.610    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124    32.734 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.436    34.170    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X50Y50         LUT4 (Prop_lut4_I3_O)        0.153    34.323 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.257    36.580    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    40.281 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.281    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.706ns  (logic 1.363ns (79.911%)  route 0.343ns (20.089%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.343     2.019    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.241 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.241    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.747ns  (logic 1.405ns (80.426%)  route 0.342ns (19.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.342     2.005    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.277     3.282 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.282    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.802ns  (logic 1.409ns (78.186%)  route 0.393ns (21.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.393     2.056    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.336 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.336    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.367ns (75.652%)  route 0.440ns (24.348%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.440     2.116    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.341 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.341    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.974ns  (logic 1.350ns (68.371%)  route 0.624ns (31.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.565     1.509    display/clk_IBUF_BUFG
    SLICE_X49Y51         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.624     2.274    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.483 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.483    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_479011772[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.002ns  (logic 1.415ns (70.711%)  route 0.586ns (29.289%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.594     1.538    forLoop_idx_0_479011772[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  forLoop_idx_0_479011772[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  forLoop_idx_0_479011772[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=6, routed)           0.146     1.825    forLoop_idx_0_479011772[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X65Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.870 r  forLoop_idx_0_479011772[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=8, routed)           0.440     2.310    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.540 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.540    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 1.396ns (68.183%)  route 0.652ns (31.817%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.583     1.527    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDPE (Prop_fdpe_C_Q)         0.164     1.691 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.652     2.342    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.575 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.575    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.112ns  (logic 1.383ns (65.479%)  route 0.729ns (34.521%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X49Y54         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.729     2.378    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.620 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.620    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.137ns  (logic 1.396ns (65.306%)  route 0.742ns (34.694%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X50Y55         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.742     2.413    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.645 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.645    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_479011772[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.143ns  (logic 1.444ns (67.365%)  route 0.699ns (32.635%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.596     1.540    forLoop_idx_0_479011772[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  forLoop_idx_0_479011772[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  forLoop_idx_0_479011772[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=6, routed)           0.146     1.850    forLoop_idx_0_479011772[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X64Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.895 r  forLoop_idx_0_479011772[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=12, routed)          0.553     2.448    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.683 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.683    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1394335976[2].cond_butt_dirs/D_button_state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.026ns  (logic 1.614ns (26.778%)  route 4.412ns (73.222%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           4.412     5.902    forLoop_idx_0_1394335976[2].cond_butt_dirs/butt_dirs_IBUF[0]
    SLICE_X60Y73         LUT5 (Prop_lut5_I3_O)        0.124     6.026 r  forLoop_idx_0_1394335976[2].cond_butt_dirs/D_button_state_q_i_1__1/O
                         net (fo=1, routed)           0.000     6.026    forLoop_idx_0_1394335976[2].cond_butt_dirs/D_button_state_q_i_1__1_n_0
    SLICE_X60Y73         FDRE                                         r  forLoop_idx_0_1394335976[2].cond_butt_dirs/D_button_state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.493     4.897    forLoop_idx_0_1394335976[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X60Y73         FDRE                                         r  forLoop_idx_0_1394335976[2].cond_butt_dirs/D_button_state_q_reg/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1394335976[0].cond_butt_dirs/D_button_state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.955ns  (logic 1.626ns (27.311%)  route 4.328ns (72.689%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           4.328     5.831    forLoop_idx_0_1394335976[0].cond_butt_dirs/butt_dirs_IBUF[0]
    SLICE_X64Y69         LUT5 (Prop_lut5_I3_O)        0.124     5.955 r  forLoop_idx_0_1394335976[0].cond_butt_dirs/D_button_state_q_i_1/O
                         net (fo=1, routed)           0.000     5.955    forLoop_idx_0_1394335976[0].cond_butt_dirs/D_button_state_q_i_1_n_0
    SLICE_X64Y69         FDRE                                         r  forLoop_idx_0_1394335976[0].cond_butt_dirs/D_button_state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.498     4.902    forLoop_idx_0_1394335976[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  forLoop_idx_0_1394335976[0].cond_butt_dirs/D_button_state_q_reg/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1394335976[1].cond_butt_dirs/D_button_state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.634ns  (logic 1.624ns (28.825%)  route 4.010ns (71.175%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           4.010     5.510    forLoop_idx_0_1394335976[1].cond_butt_dirs/butt_dirs_IBUF[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I3_O)        0.124     5.634 r  forLoop_idx_0_1394335976[1].cond_butt_dirs/D_button_state_q_i_1__0/O
                         net (fo=1, routed)           0.000     5.634    forLoop_idx_0_1394335976[1].cond_butt_dirs/D_button_state_q_i_1__0_n_0
    SLICE_X54Y70         FDRE                                         r  forLoop_idx_0_1394335976[1].cond_butt_dirs/D_button_state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.431     4.835    forLoop_idx_0_1394335976[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  forLoop_idx_0_1394335976[1].cond_butt_dirs/D_button_state_q_reg/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1394335976[3].cond_butt_dirs/D_button_state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.159ns  (logic 1.612ns (31.234%)  route 3.548ns (68.766%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.548     5.035    forLoop_idx_0_1394335976[3].cond_butt_dirs/butt_dirs_IBUF[0]
    SLICE_X59Y67         LUT5 (Prop_lut5_I3_O)        0.124     5.159 r  forLoop_idx_0_1394335976[3].cond_butt_dirs/D_button_state_q_i_1__2/O
                         net (fo=1, routed)           0.000     5.159    forLoop_idx_0_1394335976[3].cond_butt_dirs/D_button_state_q_i_1__2_n_0
    SLICE_X59Y67         FDRE                                         r  forLoop_idx_0_1394335976[3].cond_butt_dirs/D_button_state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.500     4.904    forLoop_idx_0_1394335976[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  forLoop_idx_0_1394335976[3].cond_butt_dirs/D_button_state_q_reg/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.797ns  (logic 1.493ns (39.334%)  route 2.303ns (60.666%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.303     3.797    cond_butt_next_play/sync/D[0]
    SLICE_X63Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.204ns  (logic 1.496ns (46.671%)  route 1.709ns (53.329%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.709     3.204    reset_cond/AS[0]
    SLICE_X65Y72         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.495     4.899    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y72         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.204ns  (logic 1.496ns (46.671%)  route 1.709ns (53.329%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.709     3.204    reset_cond/AS[0]
    SLICE_X64Y72         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.495     4.899    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.204ns  (logic 1.496ns (46.671%)  route 1.709ns (53.329%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.709     3.204    reset_cond/AS[0]
    SLICE_X64Y72         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.495     4.899    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.204ns  (logic 1.496ns (46.671%)  route 1.709ns (53.329%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.709     3.204    reset_cond/AS[0]
    SLICE_X64Y72         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.495     4.899    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.204ns  (logic 1.496ns (46.671%)  route 1.709ns (53.329%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.709     3.204    reset_cond/AS[0]
    SLICE_X64Y72         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.495     4.899    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_479011772[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.230ns (30.372%)  route 0.527ns (69.628%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.527     0.757    forLoop_idx_0_479011772[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y53         FDRE                                         r  forLoop_idx_0_479011772[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.863     2.053    forLoop_idx_0_479011772[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y53         FDRE                                         r  forLoop_idx_0_479011772[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_479011772[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.236ns (30.302%)  route 0.543ns (69.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.543     0.779    forLoop_idx_0_479011772[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y53         FDRE                                         r  forLoop_idx_0_479011772[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.863     2.053    forLoop_idx_0_479011772[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y53         FDRE                                         r  forLoop_idx_0_479011772[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.263ns (27.161%)  route 0.706ns (72.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.706     0.969    reset_cond/AS[0]
    SLICE_X65Y72         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.850     2.040    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y72         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.263ns (27.161%)  route 0.706ns (72.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.706     0.969    reset_cond/AS[0]
    SLICE_X64Y72         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.850     2.040    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.263ns (27.161%)  route 0.706ns (72.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.706     0.969    reset_cond/AS[0]
    SLICE_X64Y72         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.850     2.040    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.263ns (27.161%)  route 0.706ns (72.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.706     0.969    reset_cond/AS[0]
    SLICE_X64Y72         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.850     2.040    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.263ns (27.161%)  route 0.706ns (72.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.706     0.969    reset_cond/AS[0]
    SLICE_X64Y72         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.850     2.040    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.198ns  (logic 0.261ns (21.787%)  route 0.937ns (78.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.937     1.198    cond_butt_next_play/sync/D[0]
    SLICE_X63Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1394335976[3].cond_butt_dirs/D_button_state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.906ns  (logic 0.300ns (15.752%)  route 1.606ns (84.248%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.606     1.861    forLoop_idx_0_1394335976[3].cond_butt_dirs/butt_dirs_IBUF[0]
    SLICE_X59Y67         LUT5 (Prop_lut5_I3_O)        0.045     1.906 r  forLoop_idx_0_1394335976[3].cond_butt_dirs/D_button_state_q_i_1__2/O
                         net (fo=1, routed)           0.000     1.906    forLoop_idx_0_1394335976[3].cond_butt_dirs/D_button_state_q_i_1__2_n_0
    SLICE_X59Y67         FDRE                                         r  forLoop_idx_0_1394335976[3].cond_butt_dirs/D_button_state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.854     2.043    forLoop_idx_0_1394335976[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  forLoop_idx_0_1394335976[3].cond_butt_dirs/D_button_state_q_reg/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1394335976[1].cond_butt_dirs/D_button_state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.035ns  (logic 0.313ns (15.356%)  route 1.723ns (84.644%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.723     1.990    forLoop_idx_0_1394335976[1].cond_butt_dirs/butt_dirs_IBUF[0]
    SLICE_X54Y70         LUT5 (Prop_lut5_I3_O)        0.045     2.035 r  forLoop_idx_0_1394335976[1].cond_butt_dirs/D_button_state_q_i_1__0/O
                         net (fo=1, routed)           0.000     2.035    forLoop_idx_0_1394335976[1].cond_butt_dirs/D_button_state_q_i_1__0_n_0
    SLICE_X54Y70         FDRE                                         r  forLoop_idx_0_1394335976[1].cond_butt_dirs/D_button_state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.823     2.013    forLoop_idx_0_1394335976[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  forLoop_idx_0_1394335976[1].cond_butt_dirs/D_button_state_q_reg/C





