Verilator Tree Dump (format 0x3900) from <e1419> to <e1630>
     NETLIST 0x555556de8000 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x555556e567e0 <e1420#> {c1ai}  __024root  L1 [P] [1ps]
    1:2: CELL 0x555556e22000 <e1423#> {c1ai}  ALU32_Test -> MODULE 0x555556de8240 <e1422#> {c1ai}  ALU32_Test  L0 [1ps]
    1:2:1: PIN 0x555556df60f0 <e1427#> {c2al}  sub_add -> VAR 0x555556df4180 <e749> {c2al} @dt=0x555556e44750@(G/w1)  sub_add INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e56900 <e1428#> {c2al} @dt=0x555556e44750@(G/w1)  sub_add [RV] <- VAR 0x555556df5980 <e1424#> {c2al} @dt=0x555556e44750@(G/w1)  sub_add [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1: PIN 0x555556df61e0 <e1434#> {c3as}  a -> VAR 0x555556df4300 <e757> {c3as} @dt=0x555556dfaa90@(G/w32)  a INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e56a20 <e1433#> {c3as} @dt=0x555556dfaa90@(G/w32)  a [RV] <- VAR 0x555556df5b00 <e1429#> {c3as} @dt=0x555556dfaa90@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1: PIN 0x555556df62d0 <e1440#> {c4as}  b -> VAR 0x555556df4480 <e1256> {c4as} @dt=0x555556dfaa90@(G/w32)  b INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e56b40 <e1439#> {c4as} @dt=0x555556dfaa90@(G/w32)  b [RV] <- VAR 0x555556df5c80 <e1435#> {c4as} @dt=0x555556dfaa90@(G/w32)  b [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1: PIN 0x555556df63c0 <e1446#> {c5aw}  carry -> VAR 0x555556df4600 <e773> {c5aw} @dt=0x555556dfb1e0@(G/w1)  carry OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e56c60 <e1445#> {c5aw} @dt=0x555556dfb1e0@(G/w1)  carry [LV] => VAR 0x555556df5e00 <e1441#> {c5aw} @dt=0x555556dfb1e0@(G/w1)  carry [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:1: PIN 0x555556df64b0 <e1452#> {c6aq}  zero -> VAR 0x555556df4780 <e1257> {c6aq} @dt=0x555556e44750@(G/w1)  zero OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e56d80 <e1451#> {c6aq} @dt=0x555556e44750@(G/w1)  zero [LV] => VAR 0x555556e1a000 <e1447#> {c6aq} @dt=0x555556e44750@(G/w1)  zero [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:1: PIN 0x555556df65a0 <e1458#> {c6aw}  overflow -> VAR 0x555556df4900 <e1258> {c6aw} @dt=0x555556e44750@(G/w1)  overflow OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e56ea0 <e1457#> {c6aw} @dt=0x555556e44750@(G/w1)  overflow [LV] => VAR 0x555556e1a180 <e1453#> {c6aw} @dt=0x555556e44750@(G/w1)  overflow [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:1: PIN 0x555556df6690 <e1464#> {c7ax}  result -> VAR 0x555556df4a80 <e1259> {c7ax} @dt=0x555556dfaa90@(G/w32)  result OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e56fc0 <e1463#> {c7ax} @dt=0x555556dfaa90@(G/w32)  result [LV] => VAR 0x555556e1a300 <e1459#> {c7ax} @dt=0x555556dfaa90@(G/w32)  result [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556df5980 <e1424#> {c2al} @dt=0x555556e44750@(G/w1)  sub_add [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556df5b00 <e1429#> {c3as} @dt=0x555556dfaa90@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556df5c80 <e1435#> {c4as} @dt=0x555556dfaa90@(G/w32)  b [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556df5e00 <e1441#> {c5aw} @dt=0x555556dfb1e0@(G/w1)  carry [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e1a000 <e1447#> {c6aq} @dt=0x555556e44750@(G/w1)  zero [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e1a180 <e1453#> {c6aw} @dt=0x555556e44750@(G/w1)  overflow [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e1a300 <e1459#> {c7ax} @dt=0x555556dfaa90@(G/w32)  result [PO] OUTPUT [P] [VSTATIC]  PORT
    1: MODULE 0x555556de8240 <e1422#> {c1ai}  ALU32_Test  L0 [1ps]
    1:2: VAR 0x555556df4180 <e749> {c2al} @dt=0x555556e44750@(G/w1)  sub_add INPUT [VSTATIC]  PORT
    1:2: VAR 0x555556df4300 <e757> {c3as} @dt=0x555556dfaa90@(G/w32)  a INPUT [VSTATIC]  PORT
    1:2: VAR 0x555556df4480 <e1256> {c4as} @dt=0x555556dfaa90@(G/w32)  b INPUT [VSTATIC]  PORT
    1:2: VAR 0x555556df4600 <e773> {c5aw} @dt=0x555556dfb1e0@(G/w1)  carry OUTPUT [VSTATIC]  PORT
    1:2: VAR 0x555556df4780 <e1257> {c6aq} @dt=0x555556e44750@(G/w1)  zero OUTPUT [VSTATIC]  PORT
    1:2: VAR 0x555556df4900 <e1258> {c6aw} @dt=0x555556e44750@(G/w1)  overflow OUTPUT [VSTATIC]  PORT
    1:2: VAR 0x555556df4a80 <e1259> {c7ax} @dt=0x555556dfaa90@(G/w32)  result OUTPUT [VSTATIC]  PORT
    1:2: VAR 0x555556df4c00 <e1260> {c8aq} @dt=0x555556dfaa90@(G/w32)  b_withCin [VSTATIC]  VAR
    1:2: ALWAYS 0x555556e418c0 <e332> {c10af}
    1:2:1: SENTREE 0x555556e40790 <e552> {c10am}
    1:2:1:1: SENITEM 0x555556e406e0 <e167> {c10ao} [CHANGED]
    1:2:1:1:1: VARREF 0x555556de8360 <e796> {c10ao} @dt=0x555556e44750@(G/w1)  sub_add [RV] <- VAR 0x555556df4180 <e749> {c2al} @dt=0x555556e44750@(G/w1)  sub_add INPUT [VSTATIC]  PORT
    1:2:2: BEGIN 0x555556e142a0 <e554> {c12af} [UNNAMED]
    1:2:2:1: ASSIGN 0x555556e40a50 <e1276> {c13aj} @dt=0x555556dfaa90@(G/w32)
    1:2:2:1:1: ADD 0x555556e409a0 <e1274> {c13bu} @dt=0x555556dfaa90@(G/w32)
    1:2:2:1:1:1: XOR 0x555556e408f0 <e1272> {c13bq} @dt=0x555556dfaa90@(G/w32)
    1:2:2:1:1:1:1: REPLICATE 0x555556e40840 <e1270> {c13bg} @dt=0x555556dfaa90@(G/w32)
    1:2:2:1:1:1:1:1: VARREF 0x555556de8480 <e799> {c13bh} @dt=0x555556e44750@(G/w1)  sub_add [RV] <- VAR 0x555556df4180 <e749> {c2al} @dt=0x555556e44750@(G/w1)  sub_add INPUT [VSTATIC]  PORT
    1:2:2:1:1:1:1:2: CONST 0x555556e2a500 <e1269> {c13be} @dt=0x555556e29a00@(G/sw32)  32'sh20
    1:2:2:1:1:1:2: VARREF 0x555556de85a0 <e1271> {c13br} @dt=0x555556dfaa90@(G/w32)  b [RV] <- VAR 0x555556df4480 <e1256> {c4as} @dt=0x555556dfaa90@(G/w32)  b INPUT [VSTATIC]  PORT
    1:2:2:1:1:2: EXTEND 0x555556e4a8f0 <e1273> {c13bw} @dt=0x555556dfaa90@(G/w32)
    1:2:2:1:1:2:1: VARREF 0x555556de86c0 <e822> {c13bw} @dt=0x555556e44750@(G/w1)  sub_add [RV] <- VAR 0x555556df4180 <e749> {c2al} @dt=0x555556e44750@(G/w1)  sub_add INPUT [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x555556de87e0 <e1275> {c13aq} @dt=0x555556dfaa90@(G/w32)  b_withCin [LV] => VAR 0x555556df4c00 <e1260> {c8aq} @dt=0x555556dfaa90@(G/w32)  b_withCin [VSTATIC]  VAR
    1:2:2:1: ASSIGN 0x555556e40bb0 <e1280> {c14aj} @dt=0x555556dfaa90@(G/w32)
    1:2:2:1:1: ADD 0x555556e40b00 <e1278> {c14bb} @dt=0x555556dfaa90@(G/w32)
    1:2:2:1:1:1: VARREF 0x555556de8900 <e827> {c14az} @dt=0x555556dfaa90@(G/w32)  a [RV] <- VAR 0x555556df4300 <e757> {c3as} @dt=0x555556dfaa90@(G/w32)  a INPUT [VSTATIC]  PORT
    1:2:2:1:1:2: VARREF 0x555556de8a20 <e1277> {c14bd} @dt=0x555556dfaa90@(G/w32)  b_withCin [RV] <- VAR 0x555556df4c00 <e1260> {c8aq} @dt=0x555556dfaa90@(G/w32)  b_withCin [VSTATIC]  VAR
    1:2:2:1:2: VARREF 0x555556de8b40 <e1279> {c14aq} @dt=0x555556dfaa90@(G/w32)  result [LV] => VAR 0x555556df4a80 <e1259> {c7ax} @dt=0x555556dfaa90@(G/w32)  result OUTPUT [VSTATIC]  PORT
    1:2:2:1: ASSIGN 0x555556e40fd0 <e836> {c15aj} @dt=0x555556dfb1e0@(G/w1)
    1:2:2:1:1: AND 0x555556e4ab00 <e1510#> {c15bj} @dt=0x555556e44750@(G/w1)
    1:2:2:1:1:1: SEL 0x555556e36000 <e1515#> {c15az} @dt=0x555556e44750@(G/w1) decl[31:0]]
    1:2:2:1:1:1:1: VARREF 0x555556de8c60 <e847> {c15ay} @dt=0x555556dfaa90@(G/w32)  a [RV] <- VAR 0x555556df4300 <e757> {c3as} @dt=0x555556dfaa90@(G/w32)  a INPUT [VSTATIC]  PORT
    1:2:2:1:1:1:2: CONST 0x555556e47600 <e871> {c15ba} @dt=0x555556e49860@(G/sw5)  5'h1e
    1:2:2:1:1:1:3: CONST 0x555556e2a600 <e1290> {c15az} @dt=0x555556dfaa90@(G/w32)  32'h1
    1:2:2:1:1:2: SEL 0x555556e360c0 <e1521#> {c15bn} @dt=0x555556e44750@(G/w1) decl[31:0]]
    1:2:2:1:1:2:1: VARREF 0x555556de8d80 <e1302> {c15bm} @dt=0x555556dfaa90@(G/w32)  b [RV] <- VAR 0x555556df4480 <e1256> {c4as} @dt=0x555556dfaa90@(G/w32)  b INPUT [VSTATIC]  PORT
    1:2:2:1:1:2:2: CONST 0x555556e47800 <e927> {c15bo} @dt=0x555556e49860@(G/sw5)  5'h1e
    1:2:2:1:1:2:3: CONST 0x555556e2a800 <e1312> {c15bn} @dt=0x555556dfaa90@(G/w32)  32'h1
    1:2:2:1:2: VARREF 0x555556de8ea0 <e835> {c15aq} @dt=0x555556dfb1e0@(G/w1)  carry [LV] => VAR 0x555556df4600 <e773> {c5aw} @dt=0x555556dfb1e0@(G/w1)  carry OUTPUT [VSTATIC]  PORT
    1:2:2:1: ASSIGN 0x555556e41550 <e1367> {c16aj} @dt=0x555556e44750@(G/w1)
    1:2:2:1:1: AND 0x555556e4abb0 <e1532#> {c16bz} @dt=0x555556e44750@(G/w1)
    1:2:2:1:1:1: EQ 0x555556e411e0 <e1528#> {c16bi} @dt=0x555556e44750@(G/w1)
    1:2:2:1:1:1:1: SEL 0x555556e36180 <e964> {c16bd} @dt=0x555556e44750@(G/w1) decl[31:0]]
    1:2:2:1:1:1:1:1: VARREF 0x555556de8fc0 <e955> {c16bc} @dt=0x555556dfaa90@(G/w32)  a [RV] <- VAR 0x555556df4300 <e757> {c3as} @dt=0x555556dfaa90@(G/w32)  a INPUT [VSTATIC]  PORT
    1:2:2:1:1:1:1:2: CONST 0x555556e47a00 <e981> {c16be} @dt=0x555556e49860@(G/sw5)  5'h1f
    1:2:2:1:1:1:1:3: CONST 0x555556e2aa00 <e1333> {c16bd} @dt=0x555556dfaa90@(G/w32)  32'h1
    1:2:2:1:1:1:2: SEL 0x555556e36240 <e1006> {c16bu} @dt=0x555556e44750@(G/w1) decl[31:0]]
    1:2:2:1:1:1:2:1: VARREF 0x555556de90e0 <e1334> {c16bl} @dt=0x555556dfaa90@(G/w32)  b_withCin [RV] <- VAR 0x555556df4c00 <e1260> {c8aq} @dt=0x555556dfaa90@(G/w32)  b_withCin [VSTATIC]  VAR
    1:2:2:1:1:1:2:2: CONST 0x555556e47c00 <e1023> {c16bv} @dt=0x555556e49860@(G/sw5)  5'h1f
    1:2:2:1:1:1:2:3: CONST 0x555556e2ab00 <e1344> {c16bu} @dt=0x555556dfaa90@(G/w32)  32'h1
    1:2:2:1:1:2: NEQ 0x555556e413f0 <e1529#> {c16cn} @dt=0x555556e44750@(G/w1)
    1:2:2:1:1:2:1: SEL 0x555556e36300 <e1052> {c16ci} @dt=0x555556e44750@(G/w1) decl[31:0]]
    1:2:2:1:1:2:1:1: VARREF 0x555556de9200 <e1345> {c16cc} @dt=0x555556dfaa90@(G/w32)  result [RV] <- VAR 0x555556df4a80 <e1259> {c7ax} @dt=0x555556dfaa90@(G/w32)  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:1:2:1:2: CONST 0x555556e47e00 <e1069> {c16cj} @dt=0x555556e49860@(G/sw5)  5'h1f
    1:2:2:1:1:2:1:3: CONST 0x555556e2ac00 <e1355> {c16ci} @dt=0x555556dfaa90@(G/w32)  32'h1
    1:2:2:1:1:2:2: SEL 0x555556e363c0 <e1094> {c16cr} @dt=0x555556e44750@(G/w1) decl[31:0]]
    1:2:2:1:1:2:2:1: VARREF 0x555556de9320 <e1085> {c16cq} @dt=0x555556dfaa90@(G/w32)  a [RV] <- VAR 0x555556df4300 <e757> {c3as} @dt=0x555556dfaa90@(G/w32)  a INPUT [VSTATIC]  PORT
    1:2:2:1:1:2:2:2: CONST 0x555556e2a000 <e1111> {c16cs} @dt=0x555556e49860@(G/sw5)  5'h1f
    1:2:2:1:1:2:2:3: CONST 0x555556e2ad00 <e1365> {c16cr} @dt=0x555556dfaa90@(G/w32)  32'h1
    1:2:2:1:2: VARREF 0x555556de9440 <e1366> {c16aq} @dt=0x555556e44750@(G/w1)  overflow [LV] => VAR 0x555556df4900 <e1258> {c6aw} @dt=0x555556e44750@(G/w1)  overflow OUTPUT [VSTATIC]  PORT
    1:2:2:1: ASSIGN 0x555556e41760 <e1371> {c17aj} @dt=0x555556e44750@(G/w1)
    1:2:2:1:1: NOT 0x555556e416b0 <e1369> {c17ax} @dt=0x555556e44750@(G/w1)
    1:2:2:1:1:1: REDOR 0x555556e41600 <e324> {c17az} @dt=0x555556e44750@(G/w1)
    1:2:2:1:1:1:1: VARREF 0x555556de9560 <e1368> {c17bb} @dt=0x555556dfaa90@(G/w32)  result [RV] <- VAR 0x555556df4a80 <e1259> {c7ax} @dt=0x555556dfaa90@(G/w32)  result OUTPUT [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x555556de9680 <e1370> {c17aq} @dt=0x555556e44750@(G/w1)  zero [LV] => VAR 0x555556df4780 <e1257> {c6aq} @dt=0x555556e44750@(G/w1)  zero OUTPUT [VSTATIC]  PORT
    1:2: VAR 0x555556df4d80 <e1372> {c22aq} @dt=0x555556dfaa90@(G/w32)  test1_expected_result [VSTATIC]  VAR
    1:2:3: CONST 0x555556e2b000 <e1546#> {c25bk} @dt=0x555556dfaa90@(G/w32)  32'h33829b9c
    1:2: VAR 0x555556df4f00 <e1373> {c23ap} @dt=0x555556dfb1e0@(G/w1)  test1_expected_carry [VSTATIC]  VAR
    1:2:3: CONST 0x555556e2b100 <e1558#> {c26bj} @dt=0x555556e44750@(G/w1)  1'h0
    1:2: VAR 0x555556df5080 <e1374> {c24aj} @dt=0x555556e44750@(G/w1)  test1_expected_zero [VSTATIC]  VAR
    1:2:3: CONST 0x555556e2b300 <e1582#> {c28bi} @dt=0x555556e44750@(G/w1)  1'h0
    1:2: VAR 0x555556df5200 <e1375> {c24be} @dt=0x555556e44750@(G/w1)  test1_expected_overflow [VSTATIC]  VAR
    1:2:3: CONST 0x555556e2b200 <e1570#> {c27bm} @dt=0x555556e44750@(G/w1)  1'h0
    1:2: VAR 0x555556df5380 <e1387> {c31aq} @dt=0x555556dfaa90@(G/w32)  test2_expected_result [VSTATIC]  VAR
    1:2:3: CONST 0x555556e2b400 <e1594#> {c34bk} @dt=0x555556dfaa90@(G/w32)  32'hf14865df
    1:2: VAR 0x555556df5500 <e1388> {c32ap} @dt=0x555556dfb1e0@(G/w1)  test2_expected_carry [VSTATIC]  VAR
    1:2:3: CONST 0x555556e2b500 <e1606#> {c35bj} @dt=0x555556e44750@(G/w1)  1'h0
    1:2: VAR 0x555556df5680 <e1389> {c33aj} @dt=0x555556e44750@(G/w1)  test2_expected_zero [VSTATIC]  VAR
    1:2:3: CONST 0x555556e2b700 <e1630#> {c37bi} @dt=0x555556e44750@(G/w1)  1'h0
    1:2: VAR 0x555556df5800 <e1390> {c33be} @dt=0x555556e44750@(G/w1)  test2_expected_overflow [VSTATIC]  VAR
    1:2:3: CONST 0x555556e2b600 <e1618#> {c36bm} @dt=0x555556e44750@(G/w1)  1'h0
    1:2: INITIAL 0x555556e4ad10 <e1542#> {c25bi}
    1:2:2: ASSIGN 0x555556e4ac60 <e1540#> {c25bi} @dt=0x555556dfaa90@(G/w32)
    1:2:2:1: CONST 0x555556e46500 <e1538#> {c25bk} @dt=0x555556dfaa90@(G/w32)  32'h33829b9c
    1:2:2:2: VARREF 0x555556de97a0 <e1539#> {c25am} @dt=0x555556dfaa90@(G/w32)  test1_expected_result [LV] => VAR 0x555556df4d80 <e1372> {c22aq} @dt=0x555556dfaa90@(G/w32)  test1_expected_result [VSTATIC]  VAR
    1:2: INITIAL 0x555556e4ae70 <e1554#> {c26bh}
    1:2:2: ASSIGN 0x555556e4adc0 <e1552#> {c26bh} @dt=0x555556dfb1e0@(G/w1)
    1:2:2:1: CONST 0x555556e46600 <e1550#> {c26bj} @dt=0x555556e44750@(G/w1)  1'h0
    1:2:2:2: VARREF 0x555556de98c0 <e1551#> {c26am} @dt=0x555556dfb1e0@(G/w1)  test1_expected_carry [LV] => VAR 0x555556df4f00 <e1373> {c23ap} @dt=0x555556dfb1e0@(G/w1)  test1_expected_carry [VSTATIC]  VAR
    1:2: INITIAL 0x555556e4afd0 <e1566#> {c27bk}
    1:2:2: ASSIGN 0x555556e4af20 <e1564#> {c27bk} @dt=0x555556e44750@(G/w1)
    1:2:2:1: CONST 0x555556e2a100 <e1562#> {c27bm} @dt=0x555556e44750@(G/w1)  1'h0
    1:2:2:2: VARREF 0x555556de99e0 <e1563#> {c27am} @dt=0x555556e44750@(G/w1)  test1_expected_overflow [LV] => VAR 0x555556df5200 <e1375> {c24be} @dt=0x555556e44750@(G/w1)  test1_expected_overflow [VSTATIC]  VAR
    1:2: INITIAL 0x555556e4b130 <e1578#> {c28bg}
    1:2:2: ASSIGN 0x555556e4b080 <e1576#> {c28bg} @dt=0x555556e44750@(G/w1)
    1:2:2:1: CONST 0x555556e2a200 <e1574#> {c28bi} @dt=0x555556e44750@(G/w1)  1'h0
    1:2:2:2: VARREF 0x555556de9b00 <e1575#> {c28am} @dt=0x555556e44750@(G/w1)  test1_expected_zero [LV] => VAR 0x555556df5080 <e1374> {c24aj} @dt=0x555556e44750@(G/w1)  test1_expected_zero [VSTATIC]  VAR
    1:2: INITIAL 0x555556e4b290 <e1590#> {c34bi}
    1:2:2: ASSIGN 0x555556e4b1e0 <e1588#> {c34bi} @dt=0x555556dfaa90@(G/w32)
    1:2:2:1: CONST 0x555556e47100 <e1586#> {c34bk} @dt=0x555556dfaa90@(G/w32)  32'hf14865df
    1:2:2:2: VARREF 0x555556de9c20 <e1587#> {c34am} @dt=0x555556dfaa90@(G/w32)  test2_expected_result [LV] => VAR 0x555556df5380 <e1387> {c31aq} @dt=0x555556dfaa90@(G/w32)  test2_expected_result [VSTATIC]  VAR
    1:2: INITIAL 0x555556e4b3f0 <e1602#> {c35bh}
    1:2:2: ASSIGN 0x555556e4b340 <e1600#> {c35bh} @dt=0x555556dfb1e0@(G/w1)
    1:2:2:1: CONST 0x555556e47200 <e1598#> {c35bj} @dt=0x555556e44750@(G/w1)  1'h0
    1:2:2:2: VARREF 0x555556de9d40 <e1599#> {c35am} @dt=0x555556dfb1e0@(G/w1)  test2_expected_carry [LV] => VAR 0x555556df5500 <e1388> {c32ap} @dt=0x555556dfb1e0@(G/w1)  test2_expected_carry [VSTATIC]  VAR
    1:2: INITIAL 0x555556e4b550 <e1614#> {c36bk}
    1:2:2: ASSIGN 0x555556e4b4a0 <e1612#> {c36bk} @dt=0x555556e44750@(G/w1)
    1:2:2:1: CONST 0x555556e2a300 <e1610#> {c36bm} @dt=0x555556e44750@(G/w1)  1'h0
    1:2:2:2: VARREF 0x555556de9e60 <e1611#> {c36am} @dt=0x555556e44750@(G/w1)  test2_expected_overflow [LV] => VAR 0x555556df5800 <e1390> {c33be} @dt=0x555556e44750@(G/w1)  test2_expected_overflow [VSTATIC]  VAR
    1:2: INITIAL 0x555556e4b6b0 <e1626#> {c37bg}
    1:2:2: ASSIGN 0x555556e4b600 <e1624#> {c37bg} @dt=0x555556e44750@(G/w1)
    1:2:2:1: CONST 0x555556e2a400 <e1622#> {c37bi} @dt=0x555556e44750@(G/w1)  1'h0
    1:2:2:2: VARREF 0x555556e56000 <e1623#> {c37am} @dt=0x555556e44750@(G/w1)  test2_expected_zero [LV] => VAR 0x555556df5680 <e1389> {c33aj} @dt=0x555556e44750@(G/w1)  test2_expected_zero [VSTATIC]  VAR
    3: TYPETABLE 0x555556df2000 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0x555556e44750 <e230> {c15be} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555556dfb1e0 <e772> {c5am} @dt=this@(G/w1)  logic [GENERIC] kwd=logic range=[0:0]
		detailed  ->  BASICDTYPE 0x555556e49860 <e863> {c15az} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x555556dfaa90 <e756> {c3al} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555556e29a00 <e1264> {c13be} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556dfa750 <e28> {c3am} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556dfa820 <e33> {c3ap} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556dfbd40 <e175> {c13be} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556dfbee0 <e183> {c13bg} @dt=this@(w0)  logic kwd=logic
    3:1: BASICDTYPE 0x555556e44750 <e230> {c15be} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x555556e45d40 <e402> {c25bk} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556dfa680 <e743> {c2al} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x555556dfaa90 <e756> {c3al} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556dfaea0 <e764> {c4al} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556dfb1e0 <e772> {c5am} @dt=this@(G/w1)  logic [GENERIC] kwd=logic range=[0:0]
    3:1: BASICDTYPE 0x555556dfb380 <e775> {c6am} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555556dfb450 <e778> {c6am} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555556dfb790 <e786> {c7am} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556dfbad0 <e794> {c8af} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556e496c0 <e844> {c15az} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556e49860 <e863> {c15az} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555556e49930 <e867> {c15ba} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555556e455f0 <e1130> {c22af} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556e45930 <e1138> {c23af} @dt=this@(w1)  logic kwd=logic range=[0:0]
    3:1: BASICDTYPE 0x555556e45ad0 <e1141> {c24af} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555556e45ba0 <e1144> {c24af} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555556e485b0 <e1186> {c31af} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556e488f0 <e1194> {c32af} @dt=this@(w1)  logic kwd=logic range=[0:0]
    3:1: BASICDTYPE 0x555556e48a90 <e1197> {c33af} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555556e48b60 <e1200> {c33af} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x555556e29a00 <e1264> {c13be} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0x555556df4000 <e7> {a0aa}
    3:1: MODULE 0x555556de8120 <e6> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556df6000 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0x555556de8120]
