[Engine.Reports.Output]
Path=C:\Users\tmcphillips\Designs\Projects\BASYS250\VerilogHDL\01_CounterWithLoad\design\synthesis
Files=C:/Users/tmcphillips/Designs/Projects/BASYS250/VerilogHDL/01_CounterWithLoad/design/synthesis/synlog.htm C:/Users/tmcphillips/Designs/Projects/BASYS250/VerilogHDL/01_CounterWithLoad/design/synthesis/FourBitCounterWithLoad.nlf
Names={Synthesis Log} {NetGen Log}
