Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: microprocessor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "microprocessor.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "microprocessor"
Output Format                      : NGC
Target Device                      : xc3s50an-4-tqg144

---- Source Options
Top Module Name                    : microprocessor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../microprocessor/Sign_Extend.v" in library work
Compiling verilog file "../../microprocessor/Mux_RegDst.v" in library work
Module <Sign_Extend> compiled
Compiling verilog file "../../microprocessor/Mux_MemtoReg.v" in library work
Module <Mux_RegDst> compiled
Compiling verilog file "../../microprocessor/Mux_branch.v" in library work
Module <Mux_MemtoReg> compiled
Compiling verilog file "../../microprocessor/Mux_ALUSrc.v" in library work
Module <Mux_branch> compiled
Compiling verilog file "../../micropro/microprocessor/PC.v" in library work
Module <Mux_ALUSrc> compiled
Compiling verilog file "../../micropro/microprocessor/hex7Segment.v" in library work
Module <PC> compiled
Compiling verilog file "../../micropro/microprocessor/DataMemory.v" in library work
Module <hex7Segment> compiled
Compiling verilog file "../../Logic-Design-Final-Project-master/Register.v" in library work
Module <DataMemory> compiled
Compiling verilog file "../../Logic-Design-Final-Project-master/Control_Unit.v" in library work
Module <Register> compiled
Compiling verilog file "../../Logic-Design-Final-Project-master/ALU.v" in library work
Module <Control_Unit> compiled
Compiling verilog file "../../micropro/microprocessor/microprocessor.v" in library work
Module <ALU> compiled
Module <microprocessor> compiled
No errors in compilation
Analysis of file <"microprocessor.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <microprocessor> in library <work>.

Analyzing hierarchy for module <Sign_Extend> in library <work>.

Analyzing hierarchy for module <Mux_ALUSrc> in library <work>.

Analyzing hierarchy for module <Mux_MemtoReg> in library <work>.

Analyzing hierarchy for module <DataMemory> in library <work>.

Analyzing hierarchy for module <Mux_RegDst> in library <work>.

Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <Mux_branch> in library <work>.

Analyzing hierarchy for module <PC> in library <work>.

Analyzing hierarchy for module <Register> in library <work>.

Analyzing hierarchy for module <hex7Segment> in library <work>.

Analyzing hierarchy for module <Control_Unit> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <microprocessor>.
Module <microprocessor> is correct for synthesis.
 
Analyzing module <Sign_Extend> in library <work>.
Module <Sign_Extend> is correct for synthesis.
 
Analyzing module <Mux_ALUSrc> in library <work>.
Module <Mux_ALUSrc> is correct for synthesis.
 
Analyzing module <Mux_MemtoReg> in library <work>.
Module <Mux_MemtoReg> is correct for synthesis.
 
Analyzing module <DataMemory> in library <work>.
Module <DataMemory> is correct for synthesis.
 
Analyzing module <Mux_RegDst> in library <work>.
Module <Mux_RegDst> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
Module <ALU> is correct for synthesis.
 
Analyzing module <Mux_branch> in library <work>.
Module <Mux_branch> is correct for synthesis.
 
Analyzing module <PC> in library <work>.
Module <PC> is correct for synthesis.
 
Analyzing module <Register> in library <work>.
Module <Register> is correct for synthesis.
 
Analyzing module <hex7Segment> in library <work>.
Module <hex7Segment> is correct for synthesis.
 
Analyzing module <Control_Unit> in library <work>.
Module <Control_Unit> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Sign_Extend>.
    Related source file is "../../microprocessor/Sign_Extend.v".
    Register <signExtended<2>> equivalent to <signExtended<1>> has been removed
    Register <signExtended<3>> equivalent to <signExtended<1>> has been removed
    Register <signExtended<4>> equivalent to <signExtended<1>> has been removed
    Register <signExtended<5>> equivalent to <signExtended<1>> has been removed
    Register <signExtended<6>> equivalent to <signExtended<1>> has been removed
    Register <signExtended<7>> equivalent to <signExtended<1>> has been removed
    Found 2-bit register for signal <signExtended<1:0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Sign_Extend> synthesized.


Synthesizing Unit <Mux_ALUSrc>.
    Related source file is "../../microprocessor/Mux_ALUSrc.v".
    Found 8-bit register for signal <address>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Mux_ALUSrc> synthesized.


Synthesizing Unit <Mux_MemtoReg>.
    Related source file is "../../microprocessor/Mux_MemtoReg.v".
    Found 8-bit register for signal <WriteData>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Mux_MemtoReg> synthesized.


Synthesizing Unit <DataMemory>.
    Related source file is "../../micropro/microprocessor/DataMemory.v".
WARNING:Xst:647 - Input <memAddress<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <memReadData>.
    Found 256-bit register for signal <memory>.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <memory>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 264 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <DataMemory> synthesized.


Synthesizing Unit <Mux_RegDst>.
    Related source file is "../../microprocessor/Mux_RegDst.v".
    Found 2-bit register for signal <writeRegister>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Mux_RegDst> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "../../Logic-Design-Final-Project-master/ALU.v".
WARNING:Xst:646 - Signal <out<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 9-bit register for signal <out>.
    Found 8-bit adder carry out for signal <out$addsub0000> created at line 34.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ALU> synthesized.


Synthesizing Unit <Mux_branch>.
    Related source file is "../../microprocessor/Mux_branch.v".
    Found 8-bit register for signal <programCounter>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Mux_branch> synthesized.


Synthesizing Unit <PC>.
    Related source file is "../../micropro/microprocessor/PC.v".
    Found 8-bit register for signal <out>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <PC> synthesized.


Synthesizing Unit <Register>.
    Related source file is "../../Logic-Design-Final-Project-master/Register.v".
    Found 8-bit register for signal <out>.
    Found 8-bit register for signal <read1>.
    Found 8-bit 4-to-1 multiplexer for signal <read1$mux0000> created at line 58.
    Found 8-bit register for signal <read2>.
    Found 8-bit 4-to-1 multiplexer for signal <read2$mux0000> created at line 64.
    Found 8-bit register for signal <reg1>.
    Found 8-bit register for signal <reg2>.
    Found 8-bit register for signal <reg3>.
    Found 8-bit register for signal <reg4>.
    Summary:
	inferred  56 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <Register> synthesized.


Synthesizing Unit <hex7Segment>.
    Related source file is "../../micropro/microprocessor/hex7Segment.v".
    Found 16x7-bit ROM for signal <out2>.
    Found 16x7-bit ROM for signal <out1>.
    Summary:
	inferred   2 ROM(s).
Unit <hex7Segment> synthesized.


Synthesizing Unit <Control_Unit>.
    Related source file is "../../Logic-Design-Final-Project-master/Control_Unit.v".
    Found 4x8-bit ROM for signal <out$mux0000> created at line 40.
    Found 8-bit register for signal <out>.
    Summary:
	inferred   1 ROM(s).
	inferred   8 D-type flip-flop(s).
Unit <Control_Unit> synthesized.


Synthesizing Unit <microprocessor>.
    Related source file is "../../micropro/microprocessor/microprocessor.v".
    Found 8-bit adder for signal <branchedCount>.
    Found 8-bit adder for signal <normalCount>.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <microprocessor> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x7-bit ROM                                          : 2
 4x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 2
 8-bit adder carry out                                 : 1
# Registers                                            : 49
 1-bit register                                        : 2
 2-bit register                                        : 1
 8-bit register                                        : 45
 9-bit register                                        : 1
# Multiplexers                                         : 3
 8-bit 32-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <out_8> of sequential type is unconnected in block <T6>.

Synthesizing (advanced) Unit <Control_Unit>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_out_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <Control_Unit> synthesized (advanced).
WARNING:Xst:2677 - Node <out_8> of sequential type is unconnected in block <ALU>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x7-bit ROM                                          : 2
 4x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 2
 8-bit adder carry out                                 : 1
# Registers                                            : 372
 Flip-Flops                                            : 372
# Multiplexers                                         : 17
 1-bit 4-to-1 multiplexer                              : 16
 8-bit 32-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <out_0> in Unit <Control_Unit> is equivalent to the following FF/Latch, which will be removed : <out_7> 
INFO:Xst:2261 - The FF/Latch <out_1> in Unit <Control_Unit> is equivalent to the following FF/Latch, which will be removed : <out_3> 

Optimizing unit <microprocessor> ...

Optimizing unit <Mux_ALUSrc> ...

Optimizing unit <Mux_MemtoReg> ...

Optimizing unit <DataMemory> ...

Optimizing unit <ALU> ...

Optimizing unit <Mux_branch> ...

Optimizing unit <PC> ...

Optimizing unit <Register> ...

Optimizing unit <Control_Unit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block microprocessor, actual ratio is 44.
FlipFlop T6/out_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 371
 Flip-Flops                                            : 371

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : microprocessor.ngr
Top Level Output File Name         : microprocessor
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 32

Cell Usage :
# BELS                             : 725
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 15
#      LUT3                        : 480
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 24
#      LUT4_D                      : 33
#      LUT4_L                      : 1
#      MUXCY                       : 14
#      MUXF5                       : 80
#      MUXF6                       : 32
#      MUXF7                       : 16
#      MUXF8                       : 8
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 371
#      FD                          : 30
#      FDE                         : 273
#      FDR                         : 12
#      FDRE                        : 56
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 9
#      OBUF                        : 22
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50antqg144-4 

 Number of Slices:                      328  out of    704    46%  
 Number of Slice Flip Flops:            371  out of   1408    26%  
 Number of 4 input LUTs:                557  out of   1408    39%  
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    108    29%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 371   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.502ns (Maximum Frequency: 153.799MHz)
   Minimum input arrival time before clock: 3.991ns
   Maximum output required time after clock: 7.030ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.502ns (frequency: 153.799MHz)
  Total number of paths / destination ports: 4470 / 692
-------------------------------------------------------------------------
Delay:               6.502ns (Levels of Logic = 8)
  Source:            T8/out_0 (FF)
  Destination:       T7/programCounter_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: T8/out_0 to T7/programCounter_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.591   0.852  T8/out_0 (T8/out_0)
     LUT3_D:I2->O          7   0.648   0.740  Madd_normalCount_xor<3>111 (N9)
     LUT3:I2->O            1   0.648   0.000  Madd_branchedCount_lut<3> (Madd_branchedCount_lut<3>)
     MUXCY:S->O            1   0.632   0.000  Madd_branchedCount_cy<3> (Madd_branchedCount_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Madd_branchedCount_cy<4> (Madd_branchedCount_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Madd_branchedCount_cy<5> (Madd_branchedCount_cy<5>)
     MUXCY:CI->O           0   0.065   0.000  Madd_branchedCount_cy<6> (Madd_branchedCount_cy<6>)
     XORCY:CI->O           1   0.844   0.452  Madd_branchedCount_xor<7> (branchedCount<7>)
     LUT3:I2->O            1   0.648   0.000  T7/programCounter_mux0000<7>1 (T7/programCounter_mux0000<7>)
     FD:D                      0.252          T7/programCounter_7
    ----------------------------------------
    Total                      6.502ns (4.458ns logic, 2.044ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 385 / 349
-------------------------------------------------------------------------
Offset:              3.991ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       T4/memory_31_7 (FF)
  Destination Clock: clk rising

  Data Path: RST to T4/memory_31_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            96   0.849   1.425  RST_IBUF (RST_IBUF)
     LUT3:I0->O            8   0.648   0.757  T4/memory_9_not00011 (T4/memory_9_not0001)
     FDE:CE                    0.312          T4/memory_9_0
    ----------------------------------------
    Total                      3.991ns (1.809ns logic, 2.182ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 64 / 22
-------------------------------------------------------------------------
Offset:              7.030ns (Levels of Logic = 2)
  Source:            T9/out_7 (FF)
  Destination:       segDisplay<13> (PAD)
  Source Clock:      clk rising

  Data Path: T9/out_7 to segDisplay<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             7   0.591   0.851  T9/out_7 (T9/out_7)
     LUT4:I0->O            1   0.648   0.420  T10/Mrom_out241 (segDisplay_11_OBUF)
     OBUF:I->O                 4.520          segDisplay_11_OBUF (segDisplay<11>)
    ----------------------------------------
    Total                      7.030ns (5.759ns logic, 1.271ns route)
                                       (81.9% logic, 18.1% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.76 secs
 
--> 

Total memory usage is 4513328 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    4 (   0 filtered)

