<0:cgra.tile_0.pe_0_1.muxI1.internalNode_0>
3
0
<2:cgra.tile_0.pe_0_1.muxWO.internalNode_0>
0
0
<1:cgra.tile_0.pe_0_1.alu0.internalNode_0>
SELECTED_OP
34
<1:cgra.tile_0.pe_0_1.const0.internalNode_0>
SELECTED_OP
7
<2:cgra.tile_0.pe_0_1.alu0.internalNode_0>
SELECTED_OP
33
<2:cgra.tile_0.pe_0_1.const0.internalNode_0>
SELECTED_OP
7
<1:cgra.tile_0.pe_0_1.muxI1.internalNode_0>
6
0
<0:cgra.tile_0.pe_1_1.muxWP1.internalNode_0>
1
0
<0:cgra.tile_0.pe_1_1.muxNO.internalNode_0>
0
0
<0:cgra.tile_0.pe_1_1.muxSO.internalNode_0>
0
0
<1:cgra.tile_0.pe_1_1.muxWP0.internalNode_0>
1
0
<1:cgra.tile_0.pe_1_1.muxEO.internalNode_0>
0
0
<1:cgra.tile_0.pe_1_1.muxWO.internalNode_0>
1
0
<2:cgra.tile_0.pe_1_1.muxP.internalNode_0>
0
0
<2:cgra.tile_0.pe_1_1.muxEO.internalNode_0>
0
0
<2:cgra.tile_0.pe_1_1.muxWP1.internalNode_0>
4
0
<2:cgra.tile_0.pe_1_1.muxWO.internalNode_0>
1
0
<3:cgra.tile_0.pe_1_1.muxI2.internalNode_0>
1
0
<3:cgra.tile_0.pe_1_1.muxWO.internalNode_0>
2
0
<1:cgra.tile_0.pe_1_1.alu0.internalNode_0>
SELECTED_OP
33
<1:cgra.tile_0.pe_1_1.const0.internalNode_0>
SELECTED_OP
7
<2:cgra.tile_0.pe_1_1.alu0.internalNode_0>
SELECTED_OP
35
<2:cgra.tile_0.pe_1_1.const0.internalNode_0>
SELECTED_OP
7
<3:cgra.tile_0.pe_1_1.alu0.internalNode_0>
SELECTED_OP
36
<3:cgra.tile_0.pe_1_1.const0.internalNode_0>
SELECTED_OP
7
<0:cgra.tile_0.pe_1_1.alu0.internalNode_0>
SELECTED_OP
25
<0:cgra.tile_0.pe_1_1.muxI1.internalNode_0>
6
0
<1:cgra.tile_0.pe_1_1.muxI1.internalNode_0>
6
0
<3:cgra.tile_0.pe_1_1.muxI1.internalNode_0>
6
0
<0:cgra.tile_0.pe_1_1.rf0.internalNode_1>
1
-1
<1:cgra.tile_0.pe_1_1.rf0.internalNode_2>
0
-1
<1:cgra.tile_0.pe_1_1.rf0.internalNode_1>
-1
0
<2:cgra.tile_0.pe_1_1.rf0.internalNode_2>
1
-1
<2:cgra.tile_0.pe_1_1.rf0.internalNode_2>
-1
0
<3:cgra.tile_0.pe_1_1.rf0.internalNode_2>
-1
1
<0:cgra.tile_0.pe_1_2.muxWO.internalNode_0>
1
0
<1:cgra.tile_0.pe_1_2.muxWP0.internalNode_0>
0
0
<1:cgra.tile_0.pe_1_2.muxWO.internalNode_0>
0
0
<2:cgra.tile_0.pe_1_2.muxP.internalNode_0>
0
0
<2:cgra.tile_0.pe_1_2.muxWP0.internalNode_0>
4
0
<2:cgra.tile_0.pe_1_2.muxI1.internalNode_0>
4
0
<3:cgra.tile_0.pe_1_2.muxWO.internalNode_0>
0
0
<1:cgra.tile_0.pe_1_2.alu0.internalNode_0>
SELECTED_OP
22
<1:cgra.tile_0.pe_1_2.const0.internalNode_0>
SELECTED_OP
7
<2:cgra.tile_0.pe_1_2.alu0.internalNode_0>
SELECTED_OP
22
<2:cgra.tile_0.pe_1_2.const0.internalNode_0>
SELECTED_OP
7
<3:cgra.tile_0.pe_1_2.alu0.internalNode_0>
SELECTED_OP
37
<0:cgra.tile_0.pe_1_2.rf0.internalNode_1>
-1
0
<1:cgra.tile_0.pe_1_2.rf0.internalNode_0>
0
-1
<2:cgra.tile_0.pe_1_2.rf0.internalNode_1>
0
-1
<2:cgra.tile_0.pe_1_2.rf0.internalNode_0>
-1
0
<0:cgra.tile_0.pe_2_1.muxWP0.internalNode_0>
2
0
<0:cgra.tile_0.pe_2_1.muxI1.internalNode_0>
2
0
<1:cgra.tile_0.pe_2_1.muxEO.internalNode_0>
0
0
<1:cgra.tile_0.pe_2_1.muxI1.internalNode_0>
4
0
<2:cgra.tile_0.pe_2_1.muxWP0.internalNode_0>
1
0
<2:cgra.tile_0.pe_2_1.muxSO.internalNode_0>
1
0
<3:cgra.tile_0.pe_2_1.muxWP1.internalNode_0>
4
0
<3:cgra.tile_0.pe_2_1.muxWO.internalNode_0>
1
0
<1:cgra.tile_0.pe_2_1.alu0.internalNode_0>
SELECTED_OP
34
<1:cgra.tile_0.pe_2_1.const0.internalNode_0>
SELECTED_OP
7
<2:cgra.tile_0.pe_2_1.alu0.internalNode_0>
SELECTED_OP
34
<2:cgra.tile_0.pe_2_1.const0.internalNode_0>
SELECTED_OP
7
<3:cgra.tile_0.pe_2_1.alu0.internalNode_0>
SELECTED_OP
33
<3:cgra.tile_0.pe_2_1.const0.internalNode_0>
SELECTED_OP
7
<2:cgra.tile_0.pe_2_1.muxI1.internalNode_0>
6
0
<0:cgra.tile_0.pe_2_1.rf0.internalNode_2>
0
-1
<1:cgra.tile_0.pe_2_1.rf0.internalNode_2>
-1
0
<2:cgra.tile_0.pe_2_1.rf0.internalNode_0>
0
-1
<2:cgra.tile_0.pe_2_1.rf0.internalNode_3>
-1
0
<3:cgra.tile_0.pe_2_1.rf0.internalNode_3>
1
-1
<3:cgra.tile_0.pe_2_1.rf0.internalNode_0>
-1
0
<1:cgra.tile_0.pe_2_2.muxI1.internalNode_0>
0
0
<2:cgra.tile_0.pe_2_2.muxWO.internalNode_0>
0
0
<2:cgra.tile_0.pe_2_2.alu0.internalNode_0>
SELECTED_OP
33
<2:cgra.tile_0.pe_2_2.const0.internalNode_0>
SELECTED_OP
7
<2:cgra.tile_0.pe_3_1.muxWP0.internalNode_0>
2
0
<3:cgra.tile_0.pe_3_1.muxWO.internalNode_0>
2
0
<2:cgra.tile_0.pe_3_1.rf0.internalNode_1>
0
-1
<3:cgra.tile_0.pe_3_1.rf0.internalNode_1>
-1
1
<0:cgra.tile_0.pe_0_0.muxSO.internalNode_0>
0
0
<2:cgra.tile_0.pe_0_0.muxI2.internalNode_0>
1
0
<3:cgra.tile_0.pe_0_0.loadStoreUnit.internalNode_0>
SELECTED_OP
18
<0:cgra.tile_0.pe_0_0.muxT.internalNode_0>
0
0
<0:cgra.tile_0.pe_1_0.muxWP0.internalNode_0>
2
0
<1:cgra.tile_0.pe_1_0.muxWP1.internalNode_0>
1
0
<1:cgra.tile_0.pe_1_0.muxSO.internalNode_0>
1
0
<2:cgra.tile_0.pe_1_0.muxI1.internalNode_0>
1
0
<2:cgra.tile_0.pe_1_0.muxEO.internalNode_0>
0
0
<3:cgra.tile_0.pe_1_0.muxP.internalNode_0>
1
0
<3:cgra.tile_0.pe_1_0.muxI1.internalNode_0>
4
0
<1:cgra.tile_0.pe_1_0.loadStoreUnit.internalNode_0>
SELECTED_OP
31
<2:cgra.tile_0.pe_1_0.muxT.internalNode_0>
0
0
<1:cgra.tile_0.pe_1_0.const0.internalNode_0>
SELECTED_OP
7
<3:cgra.tile_0.pe_1_0.loadStoreUnit.internalNode_0>
SELECTED_OP
32
<0:cgra.tile_0.pe_1_0.muxT.internalNode_0>
0
0
<3:cgra.tile_0.pe_1_0.const0.internalNode_0>
SELECTED_OP
7
<0:cgra.tile_0.pe_1_0.loadStoreUnit.internalNode_0>
SELECTED_OP
32
<1:cgra.tile_0.pe_1_0.muxT.internalNode_0>
0
0
<0:cgra.tile_0.pe_1_0.const0.internalNode_0>
SELECTED_OP
7
<0:cgra.tile_0.pe_1_0.rf0.internalNode_1>
0
-1
<1:cgra.tile_0.pe_1_0.rf0.internalNode_3>
1
-1
<1:cgra.tile_0.pe_1_0.rf0.internalNode_1>
-1
0
<3:cgra.tile_0.pe_1_0.rf0.internalNode_3>
-1
0
<1:cgra.tile_0.pe_2_0.muxI2.internalNode_0>
2
0
<3:cgra.tile_0.pe_2_0.muxI2.internalNode_0>
1
0
<3:cgra.tile_0.pe_2_0.muxSO.internalNode_0>
0
0
<2:cgra.tile_0.pe_2_0.alu0.internalNode_0>
SELECTED_OP
8
<0:cgra.tile_0.pe_2_0.loadStoreUnit.internalNode_0>
SELECTED_OP
18
<1:cgra.tile_0.pe_2_0.muxT.internalNode_0>
0
0
<1:cgra.tile_0.pe_2_0.muxI1.internalNode_0>
6
0
<3:cgra.tile_0.pe_3_0.muxI1.internalNode_0>
2
0
<3:cgra.tile_0.pe_3_0.muxI2.internalNode_0>
1
0
<0:cgra.tile_0.pe_3_0.loadStoreUnit.internalNode_0>
SELECTED_OP
19
<1:cgra.tile_0.pe_3_0.muxT.internalNode_0>
0
0
