// Seed: 1879068463
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = 1;
  reg id_2;
  always @(negedge 1 == 1 or 1) begin : LABEL_0
    id_2 <= 1;
    #1 begin : LABEL_0$display
      ;
    end
  end
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 (id_3);
  assign id_3 = 1;
  reg id_7;
  id_8 :
  assert property (@(negedge id_8) 1 + id_8)
  else begin : LABEL_0
    id_6 <= id_7;
  end
  wire id_9;
endmodule
