// Seed: 3912231985
macromodule module_0 #(
    parameter id_6 = 32'd42
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  parameter id_5 = 1;
  assign id_4 = id_5;
  logic _id_6;
  assign id_4 = id_4;
  wire id_7;
  reg
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22;
  final $clog2(99);
  ;
  always_ff begin : LABEL_0
    id_10 = id_10 >> -1;
  end
  wire [id_6 : 'h0] id_23;
endmodule
module module_1 #(
    parameter id_1 = 32'd66
) (
    input wor id_0,
    output uwire _id_1,
    input uwire id_2,
    input supply0 id_3
);
  pmos (id_1, id_3, 1'b0);
  parameter id_5 = (-1);
  logic [~  id_1 : (  -1 'b0 )] id_6;
  logic id_7;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_5
  );
  logic id_8;
  wire  id_9;
  ;
  logic id_10 = id_6;
endmodule
