
Power Net Detected:
        Voltage	    Name
             0V	    VSS
          1.32V	    VDD
Using Power View: analysis_normal_fast_min.
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: multiplier32FP
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2316.18)
Total number of fetched objects 1847
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1874,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2316.18 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2316.18 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2316.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2316.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2274.3)
Glitch Analysis: View analysis_normal_fast_min -- Total Number of Nets Skipped = 6. 
Glitch Analysis: View analysis_normal_fast_min -- Total Number of Nets Analyzed = 1847. 
Total number of fetched objects 1847
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1874,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2321 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2321 CPU=0:00:00.0 REAL=0:00:00.0)
Load RC corner of view analysis_normal_fast_min

Begin Power Analysis

             0V	    VSS
          1.32V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1968.40MB/3858.10MB/1968.40MB)

Begin Processing Timing Window Data for Power Calculation

clk(10MHz) CK: assigning clock clk to net clk
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1968.40MB/3858.10MB/1968.40MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1968.40MB/3858.10MB/1968.40MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Feb-27 18:24:04 (2025-Feb-27 21:24:04 GMT)
2025-Feb-27 18:24:04 (2025-Feb-27 21:24:04 GMT): 10%
2025-Feb-27 18:24:04 (2025-Feb-27 21:24:04 GMT): 20%
2025-Feb-27 18:24:04 (2025-Feb-27 21:24:04 GMT): 30%
2025-Feb-27 18:24:04 (2025-Feb-27 21:24:04 GMT): 40%
2025-Feb-27 18:24:04 (2025-Feb-27 21:24:04 GMT): 50%
2025-Feb-27 18:24:04 (2025-Feb-27 21:24:04 GMT): 60%
2025-Feb-27 18:24:04 (2025-Feb-27 21:24:04 GMT): 70%
2025-Feb-27 18:24:04 (2025-Feb-27 21:24:04 GMT): 80%
2025-Feb-27 18:24:04 (2025-Feb-27 21:24:04 GMT): 90%

Finished Levelizing
2025-Feb-27 18:24:04 (2025-Feb-27 21:24:04 GMT)

Starting Activity Propagation
2025-Feb-27 18:24:04 (2025-Feb-27 21:24:04 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Feb-27 18:24:04 (2025-Feb-27 21:24:04 GMT): 10%
2025-Feb-27 18:24:04 (2025-Feb-27 21:24:04 GMT): 20%
2025-Feb-27 18:24:04 (2025-Feb-27 21:24:04 GMT): 30%

Finished Activity Propagation
2025-Feb-27 18:24:04 (2025-Feb-27 21:24:04 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1968.40MB/3858.10MB/1968.40MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Feb-27 18:24:04 (2025-Feb-27 21:24:04 GMT)
 ... Calculating switching power
2025-Feb-27 18:24:04 (2025-Feb-27 21:24:04 GMT): 10%
2025-Feb-27 18:24:04 (2025-Feb-27 21:24:04 GMT): 20%
2025-Feb-27 18:24:04 (2025-Feb-27 21:24:04 GMT): 30%
2025-Feb-27 18:24:04 (2025-Feb-27 21:24:04 GMT): 40%
2025-Feb-27 18:24:04 (2025-Feb-27 21:24:04 GMT): 50%
 ... Calculating internal and leakage power
2025-Feb-27 18:24:04 (2025-Feb-27 21:24:04 GMT): 60%
2025-Feb-27 18:24:04 (2025-Feb-27 21:24:04 GMT): 70%
2025-Feb-27 18:24:04 (2025-Feb-27 21:24:04 GMT): 80%
2025-Feb-27 18:24:04 (2025-Feb-27 21:24:04 GMT): 90%

Finished Calculating power
2025-Feb-27 18:24:04 (2025-Feb-27 21:24:04 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1970.04MB/3866.10MB/1970.04MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1970.04MB/3866.10MB/1970.04MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1970.04MB/3866.10MB/1970.04MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1970.04MB/3866.10MB/1970.04MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Feb-27 18:24:05 (2025-Feb-27 21:24:05 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: multiplier32FP
*
*	Liberty Libraries used:
*	        analysis_normal_fast_min: /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib
*
*	Parasitic Files used:
*
*       Power View : analysis_normal_fast_min
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1uW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       17.82726881 	   53.2930%
Total Switching Power:      15.06946006 	   45.0488%
Total Leakage Power:         0.55468204 	    1.6582%
Total Power:                33.45141092
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         3.245      0.1507     0.04988        3446        10.3
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      14.58       14.92      0.5048   3.001e+04        89.7
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                          1.783e+04   1.507e+04       554.7   3.345e+04       1e+05
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                      1.32  1.783e+04   1.507e+04       554.7   3.345e+04       1e+05
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:    mul_97_52_g14673__5115 (ADDFX1):           0.2071
*              Highest Leakage Power:               g5528__1881 (OR4X6):        0.0009698
*                Total Cap:      5.54536e-12 F
*                Total instances in design:  1433
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1971.28MB/3866.10MB/1971.28MB)

