RADIX hex
CDEBUG 0
DEBUGVARS {round IN transactor_round 0 state INOUT transactor_state 0 RoundKey IN transactor_RoundKey 0 }
WAVELIST {{DUT round:rsc round_rsc_dat {scverify_top rtl round_rsc_dat} {}} {DUT state:rsc state_rsc_zin {scverify_top rtl state_rsc_zin} {}} {DUT state:rsc state_rsc_lzout {scverify_top rtl state_rsc_lzout} {}} {DUT state:rsc state_rsc_zout {scverify_top rtl state_rsc_zout} {}} {DUT RoundKey:rsc RoundKey_rsc_dat {scverify_top rtl RoundKey_rsc_dat} {}} {DUT {} round_triosy_lz {scverify_top rtl round_triosy_lz} {}} {DUT {} state_triosy_lz {scverify_top rtl state_triosy_lz} {}} {DUT {} RoundKey_triosy_lz {scverify_top rtl RoundKey_triosy_lz} {}} {OutputCompare state state-TRANS# {scverify_top user_tb state_comp _compare_cnt_sig} blue} {OutputCompare state state-GOLDEN {scverify_top user_tb state_comp _golden_sig} {}} {OutputCompare state state-DUT {scverify_top user_tb state_comp _dut_sig} {}} {OutputCompare state state-ERR# {scverify_top user_tb state_comp _error_cnt_sig} red} {Sync_Signals testbench clk {scverify_top rtl clk} {}} {Sync_Signals testbench Master_rst {scverify_top rst} {}} {Sync_Signals testbench cpp_testbench_active {scverify_top user_tb cpp_testbench_active} {}} {Sync_Signals testbench rst_n {scverify_top rtl rst_n} {}} }
STALL_CTRLS_ADDED 1
