The core is a standard compliant RISC-V with 64\,bit and integer implementation only. It is single cycle, without cache and memory hierarchy.