Regular AXI-LITE master IP design (more-stable than "small" design because ports are flopped; features one-stage pipeline)

![image](https://github.com/user-attachments/assets/c581ea2f-407d-4c70-865c-642a5cfdf733)

![image](https://github.com/user-attachments/assets/971f9df2-784c-47b9-a4d3-fcac47448286)


NOTE:
-----
- IP assumes DESIGNER IS HANDLING THE USER_START PULSE!!! This is because this is a pipelined design

Hardware size:
-----
(NOTE: sizes are with 64 bit data size and 32 bit address size)
- LUT: 155 FF: 178
