{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510300717980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510300718005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 23:58:37 2017 " "Processing started: Thu Nov 09 23:58:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510300718005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300718005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300718005 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1510300718872 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510300718872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_flag.sv 2 2 " "Found 2 design units, including 2 entities, in source file zero_flag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_flag " "Found entity 1: zero_flag" {  } { { "zero_flag.sv" "" { Text "U:/EE-469/Lab_3/zero_flag.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300730341 ""} { "Info" "ISGN_ENTITY_NAME" "2 zero_flag_testbench " "Found entity 2: zero_flag_testbench" {  } { { "zero_flag.sv" "" { Text "U:/EE-469/Lab_3/zero_flag.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300730341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300730341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regstim.sv 1 1 " "Found 1 design units, including 1 entities, in source file regstim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regstim " "Found entity 1: regstim" {  } { { "regstim.sv" "" { Text "U:/EE-469/Lab_3/regstim.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300730521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300730521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcunit.sv 2 2 " "Found 2 design units, including 2 entities, in source file pcunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcUnit " "Found entity 1: pcUnit" {  } { { "pcUnit.sv" "" { Text "U:/EE-469/Lab_3/pcUnit.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300730621 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcUnit_testbench " "Found entity 2: pcUnit_testbench" {  } { { "pcUnit.sv" "" { Text "U:/EE-469/Lab_3/pcUnit.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300730621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300730621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_16x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file nor_16x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nor_16x1 " "Found entity 1: nor_16x1" {  } { { "nor_16x1.sv" "" { Text "U:/EE-469/Lab_3/nor_16x1.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300730772 ""} { "Info" "ISGN_ENTITY_NAME" "2 nor_16x1_testbench " "Found entity 2: nor_16x1_testbench" {  } { { "nor_16x1.sv" "" { Text "U:/EE-469/Lab_3/nor_16x1.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300730772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300730772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux128_64.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux128_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux128_64 " "Found entity 1: mux128_64" {  } { { "mux128_64.sv" "" { Text "U:/EE-469/Lab_3/mux128_64.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300730991 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux128_64_testbench " "Found entity 2: mux128_64_testbench" {  } { { "mux128_64.sv" "" { Text "U:/EE-469/Lab_3/mux128_64.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300730991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300730991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "mux32_1.sv" "" { Text "U:/EE-469/Lab_3/mux32_1.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300731147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300731147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux16_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "mux16_1.sv" "" { Text "U:/EE-469/Lab_3/mux16_1.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300731309 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux16_1_testbench " "Found entity 2: mux16_1_testbench" {  } { { "mux16_1.sv" "" { Text "U:/EE-469/Lab_3/mux16_1.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300731309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300731309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux10_5.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux10_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux10_5 " "Found entity 1: mux10_5" {  } { { "mux10_5.sv" "" { Text "U:/EE-469/Lab_3/mux10_5.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300731419 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux10_5_testbench " "Found entity 2: mux10_5_testbench" {  } { { "mux10_5.sv" "" { Text "U:/EE-469/Lab_3/mux10_5.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300731419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300731419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.sv" "" { Text "U:/EE-469/Lab_3/mux8_1.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300731526 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux8_1_testbench " "Found entity 2: mux8_1_testbench" {  } { { "mux8_1.sv" "" { Text "U:/EE-469/Lab_3/mux8_1.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300731526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300731526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_1 " "Found entity 1: mux_4_1" {  } { { "mux_4_1.sv" "" { Text "U:/EE-469/Lab_3/mux_4_1.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300731670 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_4_1_testbench " "Found entity 2: mux_4_1_testbench" {  } { { "mux_4_1.sv" "" { Text "U:/EE-469/Lab_3/mux_4_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300731670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300731670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.sv 4 4 " "Found 4 design units, including 4 entities, in source file math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "math.sv" "" { Text "U:/EE-469/Lab_3/math.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300731802 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "math.sv" "" { Text "U:/EE-469/Lab_3/math.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300731802 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "math.sv" "" { Text "U:/EE-469/Lab_3/math.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300731802 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "math.sv" "" { Text "U:/EE-469/Lab_3/math.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300731802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300731802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "U:/EE-469/Lab_3/instructmem.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300731925 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "U:/EE-469/Lab_3/instructmem.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300731925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300731925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_64bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file fulladder_64bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder_64bit " "Found entity 1: fullAdder_64bit" {  } { { "fullAdder_64bit.sv" "" { Text "U:/EE-469/Lab_3/fullAdder_64bit.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300732039 ""} { "Info" "ISGN_ENTITY_NAME" "2 adderstim " "Found entity 2: adderstim" {  } { { "fullAdder_64bit.sv" "" { Text "U:/EE-469/Lab_3/fullAdder_64bit.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300732039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300732039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_1bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file fulladder_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder_1bit " "Found entity 1: fullAdder_1bit" {  } { { "fullAdder_1bit.sv" "" { Text "U:/EE-469/Lab_3/fullAdder_1bit.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300732248 ""} { "Info" "ISGN_ENTITY_NAME" "2 fullAdder_1bit_testbench " "Found entity 2: fullAdder_1bit_testbench" {  } { { "fullAdder_1bit.sv" "" { Text "U:/EE-469/Lab_3/fullAdder_1bit.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300732248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300732248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_5_32.sv 2 2 " "Found 2 design units, including 2 entities, in source file decode_5_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5_32 " "Found entity 1: decode_5_32" {  } { { "decode_5_32.sv" "" { Text "U:/EE-469/Lab_3/decode_5_32.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300732356 ""} { "Info" "ISGN_ENTITY_NAME" "2 decode_5_32_testbench " "Found entity 2: decode_5_32_testbench" {  } { { "decode_5_32.sv" "" { Text "U:/EE-469/Lab_3/decode_5_32.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300732356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300732356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_3_8.sv 2 2 " "Found 2 design units, including 2 entities, in source file decode_3_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3_8 " "Found entity 1: decode_3_8" {  } { { "decode_3_8.sv" "" { Text "U:/EE-469/Lab_3/decode_3_8.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300732463 ""} { "Info" "ISGN_ENTITY_NAME" "2 decode_3_8_testbench " "Found entity 2: decode_3_8_testbench" {  } { { "decode_3_8.sv" "" { Text "U:/EE-469/Lab_3/decode_3_8.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300732463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300732463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_2_4.sv 2 2 " "Found 2 design units, including 2 entities, in source file decode_2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2_4 " "Found entity 1: decode_2_4" {  } { { "decode_2_4.sv" "" { Text "U:/EE-469/Lab_3/decode_2_4.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300732587 ""} { "Info" "ISGN_ENTITY_NAME" "2 decode_2_4_testbench " "Found entity 2: decode_2_4_testbench" {  } { { "decode_2_4.sv" "" { Text "U:/EE-469/Lab_3/decode_2_4.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300732587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300732587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_1_2.sv 2 2 " "Found 2 design units, including 2 entities, in source file decode_1_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1_2 " "Found entity 1: decode_1_2" {  } { { "decode_1_2.sv" "" { Text "U:/EE-469/Lab_3/decode_1_2.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300732695 ""} { "Info" "ISGN_ENTITY_NAME" "2 decode_1_2_testbench " "Found entity 2: decode_1_2_testbench" {  } { { "decode_1_2.sv" "" { Text "U:/EE-469/Lab_3/decode_1_2.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300732695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300732695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "U:/EE-469/Lab_3/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300732810 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "U:/EE-469/Lab_3/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300732810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300732810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_enable.sv 2 2 " "Found 2 design units, including 2 entities, in source file d_ff_enable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_enable " "Found entity 1: D_FF_enable" {  } { { "D_FF_enable.sv" "" { Text "U:/EE-469/Lab_3/D_FF_enable.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300732961 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_FF_enable_testbench " "Found entity 2: D_FF_enable_testbench" {  } { { "D_FF_enable.sv" "" { Text "U:/EE-469/Lab_3/D_FF_enable.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300732961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300732961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "U:/EE-469/Lab_3/D_FF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300733084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300733084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "movk MOVK controlLogic.sv(20) " "Verilog HDL Declaration information at controlLogic.sv(20): object \"movk\" differs only in case from object \"MOVK\" in the same scope" {  } { { "controlLogic.sv" "" { Text "U:/EE-469/Lab_3/controlLogic.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1510300733264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "movz MOVZ controlLogic.sv(20) " "Verilog HDL Declaration information at controlLogic.sv(20): object \"movz\" differs only in case from object \"MOVZ\" in the same scope" {  } { { "controlLogic.sv" "" { Text "U:/EE-469/Lab_3/controlLogic.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1510300733265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllogic.sv 2 2 " "Found 2 design units, including 2 entities, in source file controllogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlLogic " "Found entity 1: controlLogic" {  } { { "controlLogic.sv" "" { Text "U:/EE-469/Lab_3/controlLogic.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300733291 ""} { "Info" "ISGN_ENTITY_NAME" "2 controlLogic_testbench " "Found entity 2: controlLogic_testbench" {  } { { "controlLogic.sv" "" { Text "U:/EE-469/Lab_3/controlLogic.sv" 247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300733291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300733291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alustim.sv 1 1 " "Found 1 design units, including 1 entities, in source file alustim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alustim " "Found entity 1: alustim" {  } { { "alustim.sv" "" { Text "U:/EE-469/Lab_3/alustim.sv" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300733493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300733493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_64bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_64bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_64bit " "Found entity 1: alu_64bit" {  } { { "alu_64bit.sv" "" { Text "U:/EE-469/Lab_3/alu_64bit.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300733612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300733612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_1bit " "Found entity 1: alu_1bit" {  } { { "alu_1bit.sv" "" { Text "U:/EE-469/Lab_3/alu_1bit.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300733748 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu_1bit_testbench " "Found entity 2: alu_1bit_testbench" {  } { { "alu_1bit.sv" "" { Text "U:/EE-469/Lab_3/alu_1bit.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300733748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300733748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "U:/EE-469/Lab_3/alu.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300733881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300733881 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DE1_SoC.sv " "Can't analyze file -- file DE1_SoC.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1510300733888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "U:/EE-469/Lab_3/mux2_1.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300734027 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_testbench " "Found entity 2: mux2_1_testbench" {  } { { "mux2_1.sv" "" { Text "U:/EE-469/Lab_3/mux2_1.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300734027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300734027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_64bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_64bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_64bit " "Found entity 1: CPU_64bit" {  } { { "CPU_64bit.sv" "" { Text "U:/EE-469/Lab_3/CPU_64bit.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300734152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300734152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "U:/EE-469/Lab_3/regfile.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300734260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300734260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpustim.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpustim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpustim " "Found entity 1: cpustim" {  } { { "cpustim.sv" "" { Text "U:/EE-469/Lab_3/cpustim.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300734373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300734373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux256_64.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux256_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux256_64 " "Found entity 1: mux256_64" {  } { { "mux256_64.sv" "" { Text "U:/EE-469/Lab_3/mux256_64.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300734513 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux256_64_testbench " "Found entity 2: mux256_64_testbench" {  } { { "mux256_64.sv" "" { Text "U:/EE-469/Lab_3/mux256_64.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510300734513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300734513 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_64bit " "Elaborating entity \"CPU_64bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510300735099 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "instruction CPU_64bit.sv(23) " "Verilog HDL warning at CPU_64bit.sv(23): object instruction used but never assigned" {  } { { "CPU_64bit.sv" "" { Text "U:/EE-469/Lab_3/CPU_64bit.sv" 23 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1510300735100 "|CPU_64bit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction 0 CPU_64bit.sv(23) " "Net \"instruction\" at CPU_64bit.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "CPU_64bit.sv" "" { Text "U:/EE-469/Lab_3/CPU_64bit.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1510300735105 "|CPU_64bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlLogic controlLogic:theBrain " "Elaborating entity \"controlLogic\" for hierarchy \"controlLogic:theBrain\"" {  } { { "CPU_64bit.sv" "theBrain" { Text "U:/EE-469/Lab_3/CPU_64bit.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300735260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_enable D_FF_enable:forZero " "Elaborating entity \"D_FF_enable\" for hierarchy \"D_FF_enable:forZero\"" {  } { { "CPU_64bit.sv" "forZero" { Text "U:/EE-469/Lab_3/CPU_64bit.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300735338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF D_FF_enable:forZero\|D_FF:d0 " "Elaborating entity \"D_FF\" for hierarchy \"D_FF_enable:forZero\|D_FF:d0\"" {  } { { "D_FF_enable.sv" "d0" { Text "U:/EE-469/Lab_3/D_FF_enable.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300735388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 D_FF_enable:forZero\|mux2_1:theMux " "Elaborating entity \"mux2_1\" for hierarchy \"D_FF_enable:forZero\|mux2_1:theMux\"" {  } { { "D_FF_enable.sv" "theMux" { Text "U:/EE-469/Lab_3/D_FF_enable.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300735440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux128_64 mux128_64:brSelect " "Elaborating entity \"mux128_64\" for hierarchy \"mux128_64:brSelect\"" {  } { { "CPU_64bit.sv" "brSelect" { Text "U:/EE-469/Lab_3/CPU_64bit.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300735494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:brShifter " "Elaborating entity \"shifter\" for hierarchy \"shifter:brShifter\"" {  } { { "CPU_64bit.sv" "brShifter" { Text "U:/EE-469/Lab_3/CPU_64bit.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300735558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcUnit pcUnit:theProgramCounter " "Elaborating entity \"pcUnit\" for hierarchy \"pcUnit:theProgramCounter\"" {  } { { "CPU_64bit.sv" "theProgramCounter" { Text "U:/EE-469/Lab_3/CPU_64bit.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300735606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder_64bit fullAdder_64bit:normalCounter " "Elaborating entity \"fullAdder_64bit\" for hierarchy \"fullAdder_64bit:normalCounter\"" {  } { { "CPU_64bit.sv" "normalCounter" { Text "U:/EE-469/Lab_3/CPU_64bit.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300735671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder_1bit fullAdder_64bit:normalCounter\|fullAdder_1bit:firstAdder " "Elaborating entity \"fullAdder_1bit\" for hierarchy \"fullAdder_64bit:normalCounter\|fullAdder_1bit:firstAdder\"" {  } { { "fullAdder_64bit.sv" "firstAdder" { Text "U:/EE-469/Lab_3/fullAdder_64bit.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300735720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux10_5 mux10_5:regMux " "Elaborating entity \"mux10_5\" for hierarchy \"mux10_5:regMux\"" {  } { { "CPU_64bit.sv" "regMux" { Text "U:/EE-469/Lab_3/CPU_64bit.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300735812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:registerFile " "Elaborating entity \"regfile\" for hierarchy \"regfile:registerFile\"" {  } { { "CPU_64bit.sv" "registerFile" { Text "U:/EE-469/Lab_3/CPU_64bit.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300735868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5_32 regfile:registerFile\|decode_5_32:Decoder " "Elaborating entity \"decode_5_32\" for hierarchy \"regfile:registerFile\|decode_5_32:Decoder\"" {  } { { "regfile.sv" "Decoder" { Text "U:/EE-469/Lab_3/regfile.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300735961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_2_4 regfile:registerFile\|decode_5_32:Decoder\|decode_2_4:submodule1 " "Elaborating entity \"decode_2_4\" for hierarchy \"regfile:registerFile\|decode_5_32:Decoder\|decode_2_4:submodule1\"" {  } { { "decode_5_32.sv" "submodule1" { Text "U:/EE-469/Lab_3/decode_5_32.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300736014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3_8 regfile:registerFile\|decode_5_32:Decoder\|decode_3_8:submodule2 " "Elaborating entity \"decode_3_8\" for hierarchy \"regfile:registerFile\|decode_5_32:Decoder\|decode_3_8:submodule2\"" {  } { { "decode_5_32.sv" "submodule2" { Text "U:/EE-469/Lab_3/decode_5_32.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300736070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1_2 regfile:registerFile\|decode_5_32:Decoder\|decode_3_8:submodule2\|decode_1_2:submodule1 " "Elaborating entity \"decode_1_2\" for hierarchy \"regfile:registerFile\|decode_5_32:Decoder\|decode_3_8:submodule2\|decode_1_2:submodule1\"" {  } { { "decode_3_8.sv" "submodule1" { Text "U:/EE-469/Lab_3/decode_3_8.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300736126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_1 regfile:registerFile\|mux32_1:eachMux\[0\].largeMux1 " "Elaborating entity \"mux32_1\" for hierarchy \"regfile:registerFile\|mux32_1:eachMux\[0\].largeMux1\"" {  } { { "regfile.sv" "eachMux\[0\].largeMux1" { Text "U:/EE-469/Lab_3/regfile.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300736186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_1 regfile:registerFile\|mux32_1:eachMux\[0\].largeMux1\|mux16_1:submodule_1 " "Elaborating entity \"mux16_1\" for hierarchy \"regfile:registerFile\|mux32_1:eachMux\[0\].largeMux1\|mux16_1:submodule_1\"" {  } { { "mux32_1.sv" "submodule_1" { Text "U:/EE-469/Lab_3/mux32_1.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300736241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_1 regfile:registerFile\|mux32_1:eachMux\[0\].largeMux1\|mux16_1:submodule_1\|mux_4_1:submodule1 " "Elaborating entity \"mux_4_1\" for hierarchy \"regfile:registerFile\|mux32_1:eachMux\[0\].largeMux1\|mux16_1:submodule_1\|mux_4_1:submodule1\"" {  } { { "mux16_1.sv" "submodule1" { Text "U:/EE-469/Lab_3/mux16_1.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300736291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux256_64 mux256_64:movKMux " "Elaborating entity \"mux256_64\" for hierarchy \"mux256_64:movKMux\"" {  } { { "CPU_64bit.sv" "movKMux" { Text "U:/EE-469/Lab_3/CPU_64bit.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300738353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:mainALU " "Elaborating entity \"alu\" for hierarchy \"alu:mainALU\"" {  } { { "CPU_64bit.sv" "mainALU" { Text "U:/EE-469/Lab_3/CPU_64bit.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300738563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_1bit alu:mainALU\|alu_1bit:firstAlu " "Elaborating entity \"alu_1bit\" for hierarchy \"alu:mainALU\|alu_1bit:firstAlu\"" {  } { { "alu.sv" "firstAlu" { Text "U:/EE-469/Lab_3/alu.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300738616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 alu:mainALU\|alu_1bit:firstAlu\|mux8_1:submodule2 " "Elaborating entity \"mux8_1\" for hierarchy \"alu:mainALU\|alu_1bit:firstAlu\|mux8_1:submodule2\"" {  } { { "alu_1bit.sv" "submodule2" { Text "U:/EE-469/Lab_3/alu_1bit.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300738745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_flag alu:mainALU\|zero_flag:check " "Elaborating entity \"zero_flag\" for hierarchy \"alu:mainALU\|zero_flag:check\"" {  } { { "alu.sv" "check" { Text "U:/EE-469/Lab_3/alu.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300738933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_16x1 alu:mainALU\|zero_flag:check\|nor_16x1:nor1 " "Elaborating entity \"nor_16x1\" for hierarchy \"alu:mainALU\|zero_flag:check\|nor_16x1:nor1\"" {  } { { "zero_flag.sv" "nor1" { Text "U:/EE-469/Lab_3/zero_flag.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300738991 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/EE-469/Lab_3/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file U:/EE-469/Lab_3/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300747310 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1510300749304 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510300749304 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "CPU_64bit.sv" "" { Text "U:/EE-469/Lab_3/CPU_64bit.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510300749898 "|CPU_64bit|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "CPU_64bit.sv" "" { Text "U:/EE-469/Lab_3/CPU_64bit.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510300749898 "|CPU_64bit|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1510300749898 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1510300749901 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1510300749901 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1510300749901 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "799 " "Peak virtual memory: 799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510300750240 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 23:59:10 2017 " "Processing ended: Thu Nov 09 23:59:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510300750240 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510300750240 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510300750240 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510300750240 ""}
