# [verilog]
# include_paths = {"./"}
# exclude_paths = {"./ip/.*"}

[option]
linter = true
