

================================================================
== Vitis HLS Report for 'softmax_10_Pipeline_1'
================================================================
* Date:           Fri Mar 21 12:04:41 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.932 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       21|       21|  0.210 us|  0.210 us|   20|   20|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       19|       19|         3|          2|          1|     9|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    244|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     77|    -|
|Register         |        -|    -|     209|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     209|    321|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln5658_fu_130_p2   |         +|   0|  0|  12|           4|           1|
    |and_ln85_1_fu_233_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln85_fu_227_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln5658_fu_124_p2  |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln85_1_fu_211_p2  |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln85_2_fu_170_p2  |      icmp|   0|  0|  18|          11|           2|
    |icmp_ln85_3_fu_176_p2  |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln85_fu_205_p2    |      icmp|   0|  0|  18|          11|           2|
    |or_ln85_1_fu_223_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln85_fu_217_p2      |        or|   0|  0|   2|           1|           1|
    |p_result_fu_239_p3     |    select|   0|  0|  56|           1|          64|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 244|         140|          81|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_it1_1          |   9|          2|   64|        128|
    |idx_fu_48                         |   9|          2|    4|          8|
    |p_it1_fu_52                       |   9|          2|   64|        128|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  77|         17|  137|        275|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln5658_reg_279                |   4|   0|    4|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln5658_reg_275               |   1|   0|    1|          0|
    |icmp_ln85_2_reg_305               |   1|   0|    1|          0|
    |icmp_ln85_3_reg_310               |   1|   0|    1|          0|
    |idx_fu_48                         |   4|   0|    4|          0|
    |p_it1_1_reg_265                   |  64|   0|   64|          0|
    |p_it1_fu_52                       |  64|   0|   64|          0|
    |softmax_input_load_reg_289        |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 209|   0|  209|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  softmax<10>_Pipeline_1|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  softmax<10>_Pipeline_1|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  softmax<10>_Pipeline_1|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  softmax<10>_Pipeline_1|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  softmax<10>_Pipeline_1|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  softmax<10>_Pipeline_1|  return value|
|grp_fu_191_p_din0              |  out|   64|  ap_ctrl_hs|  softmax<10>_Pipeline_1|  return value|
|grp_fu_191_p_din1              |  out|   64|  ap_ctrl_hs|  softmax<10>_Pipeline_1|  return value|
|grp_fu_191_p_opcode            |  out|    5|  ap_ctrl_hs|  softmax<10>_Pipeline_1|  return value|
|grp_fu_191_p_dout0             |   in|    1|  ap_ctrl_hs|  softmax<10>_Pipeline_1|  return value|
|grp_fu_191_p_ce                |  out|    1|  ap_ctrl_hs|  softmax<10>_Pipeline_1|  return value|
|softmax_input_address0         |  out|    4|   ap_memory|           softmax_input|         array|
|softmax_input_ce0              |  out|    1|   ap_memory|           softmax_input|         array|
|softmax_input_q0               |   in|   64|   ap_memory|           softmax_input|         array|
|softmax_input_address1         |  out|    4|   ap_memory|           softmax_input|         array|
|softmax_input_ce1              |  out|    1|   ap_memory|           softmax_input|         array|
|softmax_input_q1               |   in|   64|   ap_memory|           softmax_input|         array|
|softmax_input_load_out         |  out|   64|      ap_vld|  softmax_input_load_out|       pointer|
|softmax_input_load_out_ap_vld  |  out|    1|      ap_vld|  softmax_input_load_out|       pointer|
+-------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 6 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_it1 = alloca i32 1" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:142->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83]   --->   Operation 7 'alloca' 'p_it1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.48ns)   --->   "%store_ln142 = store i64 0, i64 %p_it1" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:142->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83]   --->   Operation 8 'store' 'store_ln142' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln0 = store i4 0, i4 %idx"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond.i.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.65>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%idx_load = load i4 %idx" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83]   --->   Operation 11 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_it1_1 = load i64 %p_it1" [../activation.cpp:83]   --->   Operation 12 'load' 'p_it1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i64.i32.i32, i64 %p_it1_1, i32 3, i32 6" [../activation.cpp:83]   --->   Operation 13 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i4 %lshr_ln" [../activation.cpp:83]   --->   Operation 14 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%softmax_input_addr = getelementptr i64 %softmax_input, i64 0, i64 %zext_ln83" [../activation.cpp:83]   --->   Operation 15 'getelementptr' 'softmax_input_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (0.79ns)   --->   "%softmax_input_load = load i4 %softmax_input_addr" [../activation.cpp:83]   --->   Operation 16 'load' 'softmax_input_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_2 : Operation 17 [1/1] (0.86ns)   --->   "%icmp_ln5658 = icmp_eq  i4 %idx_load, i4 9" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83]   --->   Operation 17 'icmp' 'icmp_ln5658' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.86ns)   --->   "%add_ln5658 = add i4 %idx_load, i4 1" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83]   --->   Operation 18 'add' 'add_ln5658' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln5658 = br i1 %icmp_ln5658, void %while.body.i.i, void %for.inc.preheader.exitStub" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83]   --->   Operation 19 'br' 'br_ln5658' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln5658 = zext i4 %add_ln5658" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83]   --->   Operation 20 'zext' 'zext_ln5658' <Predicate = (!icmp_ln5658)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%softmax_input_addr_1 = getelementptr i64 %softmax_input, i64 0, i64 %zext_ln5658" [../activation.cpp:85->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:143->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83]   --->   Operation 21 'getelementptr' 'softmax_input_addr_1' <Predicate = (!icmp_ln5658)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (0.79ns)   --->   "%softmax_input_load_1 = load i4 %softmax_input_addr_1" [../activation.cpp:85->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:143->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83]   --->   Operation 22 'load' 'softmax_input_load_1' <Predicate = (!icmp_ln5658)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_2 : Operation 23 [1/1] (0.48ns)   --->   "%store_ln5658 = store i4 %add_ln5658, i4 %idx" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83]   --->   Operation 23 'store' 'store_ln5658' <Predicate = (!icmp_ln5658)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 4.40>
ST_3 : Operation 24 [1/2] (0.79ns)   --->   "%softmax_input_load = load i4 %softmax_input_addr" [../activation.cpp:83]   --->   Operation 24 'load' 'softmax_input_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%maxLogit = bitcast i64 %softmax_input_load" [../activation.cpp:83]   --->   Operation 26 'bitcast' 'maxLogit' <Predicate = (!icmp_ln5658)> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (0.79ns)   --->   "%softmax_input_load_1 = load i4 %softmax_input_addr_1" [../activation.cpp:85->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:143->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83]   --->   Operation 27 'load' 'softmax_input_load_1' <Predicate = (!icmp_ln5658)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%bitcast_ln85 = bitcast i64 %softmax_input_load_1" [../activation.cpp:85->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:143->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83]   --->   Operation 28 'bitcast' 'bitcast_ln85' <Predicate = (!icmp_ln5658)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %softmax_input_load_1, i32 52, i32 62" [../activation.cpp:85->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:143->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83]   --->   Operation 29 'partselect' 'tmp_2' <Predicate = (!icmp_ln5658)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln85_1 = trunc i64 %softmax_input_load_1" [../activation.cpp:85->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:143->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83]   --->   Operation 30 'trunc' 'trunc_ln85_1' <Predicate = (!icmp_ln5658)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.94ns)   --->   "%icmp_ln85_2 = icmp_ne  i11 %tmp_2, i11 2047" [../activation.cpp:85->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:143->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83]   --->   Operation 31 'icmp' 'icmp_ln85_2' <Predicate = (!icmp_ln5658)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.30ns)   --->   "%icmp_ln85_3 = icmp_eq  i52 %trunc_ln85_1, i52 0" [../activation.cpp:85->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:143->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83]   --->   Operation 32 'icmp' 'icmp_ln85_3' <Predicate = (!icmp_ln5658)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [2/2] (3.61ns)   --->   "%tmp_3 = fcmp_olt  i64 %maxLogit, i64 %bitcast_ln85" [../activation.cpp:85->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:143->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83]   --->   Operation 33 'dcmp' 'tmp_3' <Predicate = (!icmp_ln5658)> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln83 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %softmax_input_load_out, i64 %softmax_input_load" [../activation.cpp:83]   --->   Operation 49 'write' 'write_ln83' <Predicate = (icmp_ln5658)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (icmp_ln5658)> <Delay = 0.48>

State 4 <SV = 3> <Delay = 4.93>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node p_result)   --->   "%p_it2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln5658, i3 0" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83]   --->   Operation 34 'bitconcatenate' 'p_it2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node p_result)   --->   "%zext_ln5653 = zext i7 %p_it2" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5653->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83]   --->   Operation 35 'zext' 'zext_ln5653' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln142 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:142->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83]   --->   Operation 36 'specpipeline' 'specpipeline_ln142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %softmax_input_load, i32 52, i32 62" [../activation.cpp:85->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:143->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83]   --->   Operation 37 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i64 %softmax_input_load" [../activation.cpp:85->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:143->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83]   --->   Operation 38 'trunc' 'trunc_ln85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.94ns)   --->   "%icmp_ln85 = icmp_ne  i11 %tmp_1, i11 2047" [../activation.cpp:85->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:143->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83]   --->   Operation 39 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (1.30ns)   --->   "%icmp_ln85_1 = icmp_eq  i52 %trunc_ln85, i52 0" [../activation.cpp:85->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:143->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83]   --->   Operation 40 'icmp' 'icmp_ln85_1' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln85_1)   --->   "%or_ln85 = or i1 %icmp_ln85_1, i1 %icmp_ln85" [../activation.cpp:85->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:143->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83]   --->   Operation 41 'or' 'or_ln85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln85_1)   --->   "%or_ln85_1 = or i1 %icmp_ln85_3, i1 %icmp_ln85_2" [../activation.cpp:85->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:143->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83]   --->   Operation 42 'or' 'or_ln85_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/2] (3.61ns)   --->   "%tmp_3 = fcmp_olt  i64 %maxLogit, i64 %bitcast_ln85" [../activation.cpp:85->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:143->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83]   --->   Operation 43 'dcmp' 'tmp_3' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln85_1)   --->   "%and_ln85 = and i1 %or_ln85_1, i1 %or_ln85" [../activation.cpp:85->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:143->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83]   --->   Operation 44 'and' 'and_ln85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln85_1 = and i1 %and_ln85, i1 %tmp_3" [../activation.cpp:85->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:143->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83]   --->   Operation 45 'and' 'and_ln85_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.49ns) (out node of the LUT)   --->   "%p_result = select i1 %and_ln85_1, i64 %zext_ln5653, i64 %p_it1_1" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83]   --->   Operation 46 'select' 'p_result' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.48ns)   --->   "%store_ln142 = store i64 %p_result, i64 %p_it1" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:142->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83]   --->   Operation 47 'store' 'store_ln142' <Predicate = true> <Delay = 0.48>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln5658 = br void %while.cond.i.i" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5710->../activation.cpp:83]   --->   Operation 48 'br' 'br_ln5658' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ softmax_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ softmax_input_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx                   (alloca           ) [ 01100]
p_it1                 (alloca           ) [ 01111]
store_ln142           (store            ) [ 00000]
store_ln0             (store            ) [ 00000]
br_ln0                (br               ) [ 00000]
idx_load              (load             ) [ 00000]
p_it1_1               (load             ) [ 01111]
lshr_ln               (partselect       ) [ 00000]
zext_ln83             (zext             ) [ 00000]
softmax_input_addr    (getelementptr    ) [ 01010]
icmp_ln5658           (icmp             ) [ 01110]
add_ln5658            (add              ) [ 01111]
br_ln5658             (br               ) [ 00000]
zext_ln5658           (zext             ) [ 00000]
softmax_input_addr_1  (getelementptr    ) [ 01010]
store_ln5658          (store            ) [ 00000]
softmax_input_load    (load             ) [ 00101]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
maxLogit              (bitcast          ) [ 00101]
softmax_input_load_1  (load             ) [ 00000]
bitcast_ln85          (bitcast          ) [ 00101]
tmp_2                 (partselect       ) [ 00000]
trunc_ln85_1          (trunc            ) [ 00000]
icmp_ln85_2           (icmp             ) [ 00101]
icmp_ln85_3           (icmp             ) [ 00101]
p_it2                 (bitconcatenate   ) [ 00000]
zext_ln5653           (zext             ) [ 00000]
specpipeline_ln142    (specpipeline     ) [ 00000]
tmp_1                 (partselect       ) [ 00000]
trunc_ln85            (trunc            ) [ 00000]
icmp_ln85             (icmp             ) [ 00000]
icmp_ln85_1           (icmp             ) [ 00000]
or_ln85               (or               ) [ 00000]
or_ln85_1             (or               ) [ 00000]
tmp_3                 (dcmp             ) [ 00000]
and_ln85              (and              ) [ 00000]
and_ln85_1            (and              ) [ 00000]
p_result              (select           ) [ 00000]
store_ln142           (store            ) [ 00000]
br_ln5658             (br               ) [ 00000]
write_ln83            (write            ) [ 00000]
ret_ln0               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="softmax_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_input"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="softmax_input_load_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_input_load_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="idx_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="p_it1_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_it1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="write_ln83_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="0" index="2" bw="64" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln83/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="softmax_input_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="64" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="4" slack="0"/>
<pin id="67" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="softmax_input_addr/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="0"/>
<pin id="75" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="76" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="77" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="64" slack="0"/>
<pin id="78" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_input_load/2 softmax_input_load_1/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="softmax_input_addr_1_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="64" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="4" slack="0"/>
<pin id="85" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="softmax_input_addr_1/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="64" slack="0"/>
<pin id="91" dir="0" index="1" bw="64" slack="0"/>
<pin id="92" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln142_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="64" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln0_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="4" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="idx_load_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="1"/>
<pin id="105" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_it1_1_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="1"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_it1_1/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="lshr_ln_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="0" index="1" bw="64" slack="0"/>
<pin id="112" dir="0" index="2" bw="3" slack="0"/>
<pin id="113" dir="0" index="3" bw="4" slack="0"/>
<pin id="114" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="zext_ln83_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="0"/>
<pin id="121" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln5658_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="0" index="1" bw="4" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln5658/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_ln5658_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5658/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="zext_ln5658_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5658/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln5658_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="0"/>
<pin id="143" dir="0" index="1" bw="4" slack="1"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5658/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="maxLogit_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="maxLogit/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="bitcast_ln85_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="0"/>
<pin id="153" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln85/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_2_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="11" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="0" index="2" bw="7" slack="0"/>
<pin id="160" dir="0" index="3" bw="7" slack="0"/>
<pin id="161" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="trunc_ln85_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85_1/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln85_2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="0"/>
<pin id="172" dir="0" index="1" bw="11" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85_2/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln85_3_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="52" slack="0"/>
<pin id="178" dir="0" index="1" bw="52" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85_3/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_it2_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="0"/>
<pin id="184" dir="0" index="1" bw="4" slack="2"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_it2/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln5653_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="7" slack="0"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5653/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="11" slack="0"/>
<pin id="195" dir="0" index="1" bw="64" slack="1"/>
<pin id="196" dir="0" index="2" bw="7" slack="0"/>
<pin id="197" dir="0" index="3" bw="7" slack="0"/>
<pin id="198" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="trunc_ln85_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="1"/>
<pin id="204" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln85_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="11" slack="0"/>
<pin id="207" dir="0" index="1" bw="11" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln85_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="52" slack="0"/>
<pin id="213" dir="0" index="1" bw="52" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85_1/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="or_ln85_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln85/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="or_ln85_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="1" slack="1"/>
<pin id="226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln85_1/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="and_ln85_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln85/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="and_ln85_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln85_1/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="p_result_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="64" slack="0"/>
<pin id="242" dir="0" index="2" bw="64" slack="2"/>
<pin id="243" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_result/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln142_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="3"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/4 "/>
</bind>
</comp>

<comp id="251" class="1005" name="idx_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="258" class="1005" name="p_it1_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="0"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="p_it1 "/>
</bind>
</comp>

<comp id="265" class="1005" name="p_it1_1_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="2"/>
<pin id="267" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="p_it1_1 "/>
</bind>
</comp>

<comp id="270" class="1005" name="softmax_input_addr_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="1"/>
<pin id="272" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="softmax_input_addr "/>
</bind>
</comp>

<comp id="275" class="1005" name="icmp_ln5658_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln5658 "/>
</bind>
</comp>

<comp id="279" class="1005" name="add_ln5658_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="2"/>
<pin id="281" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="add_ln5658 "/>
</bind>
</comp>

<comp id="284" class="1005" name="softmax_input_addr_1_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="1"/>
<pin id="286" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="softmax_input_addr_1 "/>
</bind>
</comp>

<comp id="289" class="1005" name="softmax_input_load_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="1"/>
<pin id="291" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="softmax_input_load "/>
</bind>
</comp>

<comp id="295" class="1005" name="maxLogit_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="1"/>
<pin id="297" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="maxLogit "/>
</bind>
</comp>

<comp id="300" class="1005" name="bitcast_ln85_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="1"/>
<pin id="302" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln85 "/>
</bind>
</comp>

<comp id="305" class="1005" name="icmp_ln85_2_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln85_2 "/>
</bind>
</comp>

<comp id="310" class="1005" name="icmp_ln85_3_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="1"/>
<pin id="312" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln85_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="46" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="79"><net_src comp="70" pin="7"/><net_sink comp="56" pin=2"/></net>

<net id="80"><net_src comp="63" pin="3"/><net_sink comp="70" pin=2"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="88"><net_src comp="81" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="109" pin=3"/></net>

<net id="122"><net_src comp="109" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="128"><net_src comp="103" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="103" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="130" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="145"><net_src comp="130" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="70" pin="7"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="154"><net_src comp="70" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="70" pin="3"/><net_sink comp="156" pin=1"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="169"><net_src comp="70" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="156" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="166" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="32" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="34" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="36" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="192"><net_src comp="182" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="209"><net_src comp="193" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="30" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="202" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="32" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="211" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="205" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="231"><net_src comp="223" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="217" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="227" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="89" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="233" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="189" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="239" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="48" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="257"><net_src comp="251" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="261"><net_src comp="52" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="264"><net_src comp="258" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="268"><net_src comp="106" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="273"><net_src comp="63" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="278"><net_src comp="124" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="130" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="287"><net_src comp="81" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="292"><net_src comp="70" pin="7"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="298"><net_src comp="146" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="303"><net_src comp="151" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="308"><net_src comp="170" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="313"><net_src comp="176" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="223" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: softmax_input | {}
	Port: softmax_input_load_out | {3 }
 - Input state : 
	Port: softmax<10>_Pipeline_1 : softmax_input | {2 3 }
  - Chain level:
	State 1
		store_ln142 : 1
		store_ln0 : 1
	State 2
		lshr_ln : 1
		zext_ln83 : 2
		softmax_input_addr : 3
		softmax_input_load : 4
		icmp_ln5658 : 1
		add_ln5658 : 1
		br_ln5658 : 2
		zext_ln5658 : 2
		softmax_input_addr_1 : 3
		softmax_input_load_1 : 4
		store_ln5658 : 2
	State 3
		maxLogit : 1
		bitcast_ln85 : 1
		tmp_2 : 1
		trunc_ln85_1 : 1
		icmp_ln85_2 : 2
		icmp_ln85_3 : 2
		tmp_3 : 2
		write_ln83 : 1
	State 4
		zext_ln5653 : 1
		icmp_ln85 : 1
		icmp_ln85_1 : 1
		or_ln85 : 2
		and_ln85 : 2
		and_ln85_1 : 2
		p_result : 2
		store_ln142 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |   icmp_ln5658_fu_124   |    0    |    12   |
|          |   icmp_ln85_2_fu_170   |    0    |    18   |
|   icmp   |   icmp_ln85_3_fu_176   |    0    |    59   |
|          |    icmp_ln85_fu_205    |    0    |    18   |
|          |   icmp_ln85_1_fu_211   |    0    |    59   |
|----------|------------------------|---------|---------|
|  select  |     p_result_fu_239    |    0    |    56   |
|----------|------------------------|---------|---------|
|    add   |    add_ln5658_fu_130   |    0    |    12   |
|----------|------------------------|---------|---------|
|    or    |     or_ln85_fu_217     |    0    |    2    |
|          |    or_ln85_1_fu_223    |    0    |    2    |
|----------|------------------------|---------|---------|
|    and   |     and_ln85_fu_227    |    0    |    2    |
|          |    and_ln85_1_fu_233   |    0    |    2    |
|----------|------------------------|---------|---------|
|   write  | write_ln83_write_fu_56 |    0    |    0    |
|----------|------------------------|---------|---------|
|   dcmp   |        grp_fu_89       |    0    |    0    |
|----------|------------------------|---------|---------|
|          |     lshr_ln_fu_109     |    0    |    0    |
|partselect|      tmp_2_fu_156      |    0    |    0    |
|          |      tmp_1_fu_193      |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln83_fu_119    |    0    |    0    |
|   zext   |   zext_ln5658_fu_136   |    0    |    0    |
|          |   zext_ln5653_fu_189   |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |   trunc_ln85_1_fu_166  |    0    |    0    |
|          |    trunc_ln85_fu_202   |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|      p_it2_fu_182      |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   242   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln5658_reg_279     |    4   |
|    bitcast_ln85_reg_300    |   64   |
|     icmp_ln5658_reg_275    |    1   |
|     icmp_ln85_2_reg_305    |    1   |
|     icmp_ln85_3_reg_310    |    1   |
|         idx_reg_251        |    4   |
|      maxLogit_reg_295      |   64   |
|       p_it1_1_reg_265      |   64   |
|        p_it1_reg_258       |   64   |
|softmax_input_addr_1_reg_284|    4   |
| softmax_input_addr_reg_270 |    4   |
| softmax_input_load_reg_289 |   64   |
+----------------------------+--------+
|            Total           |   339  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_70 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_70 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|     grp_fu_89    |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|     grp_fu_89    |  p1  |   2  |  64  |   128  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   264  ||  1.956  ||    0    ||    36   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   242  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |   36   |
|  Register |    -   |   339  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   339  |   278  |
+-----------+--------+--------+--------+
