# Reading C:/Modeltech_pe_edu_10.4a/tcl/vsim/pref.tcl
# OpenFile C:/Users/User/Desktop/ArqO/ARQO/P1/ejercicio_3/sim/processor_tb.vhd
do runsim_arq.do
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 19:15:18 on Oct 30,2020
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 19:15:18 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 19:15:18 on Oct 30,2020
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity alu
# -- Compiling architecture rtl of alu
# End time: 19:15:18 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 19:15:18 on Oct 30,2020
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 19:15:18 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 19:15:18 on Oct 30,2020
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 19:15:18 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 19:15:18 on Oct 30,2020
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl/processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processor
# -- Compiling architecture rtl of processor
# End time: 19:15:19 on Oct 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 19:15:19 on Oct 30,2020
# vcom -reportprogress 300 -work work -2002 -explicit memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 19:15:19 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 19:15:19 on Oct 30,2020
# vcom -reportprogress 300 -work work -2002 -explicit processor_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processor_tb
# -- Compiling architecture tb of processor_tb
# End time: 19:15:19 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -gui C:\Users\User\Desktop\ArqO\ARQO\P1\ejercicio_3\sim\processor_tb.vhd 
# Start time: 19:15:19 on Oct 30,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.processor_tb(tb)
# Loading work.processor(rtl)
# Loading work.reg_bank(rtl)
# Loading work.control_unit(rtl)
# Loading work.alu_control(rtl)
# Loading work.alu(rtl)
# Loading ieee.std_logic_textio(body)
# Loading work.memory(behavioral)
# 1
# ** Note: COMIENZA LA SIMULACION
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb
# ** Note: Se ha cargado la memoria 'datos'
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/i_data_mem
# ** Note: Se ha cargado la memoria 'instrucciones'
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/i_inst_mem
# 0
# ** Note: SIMULACION FINALIZADA. COMPROBAR ONDAS.
#    Time: 1055 ns  Iteration: 1  Instance: /processor_tb
# End time: 19:15:58 on Oct 30,2020, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
