
08-PIO-INPUT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000014c0  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004014c0  004014c0  000114c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000438  20400000  004014c8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000008c  20400438  00401900  00020438  2**2
                  ALLOC
  4 .stack        00002004  204004c4  0040198c  00020438  2**0
                  ALLOC
  5 .heap         00000200  204024c8  00403990  00020438  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00020438  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020466  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000ab5b  00000000  00000000  000204bf  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000014ee  00000000  00000000  0002b01a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000355e  00000000  00000000  0002c508  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000618  00000000  00000000  0002fa66  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000588  00000000  00000000  0003007e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001bf80  00000000  00000000  00030606  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00006c3b  00000000  00000000  0004c586  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00089095  00000000  00000000  000531c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00001a34  00000000  00000000  000dc258  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	c8 24 40 20 d1 09 40 00 81 0a 40 00 81 0a 40 00     .$@ ..@...@...@.
  400010:	81 0a 40 00 81 0a 40 00 81 0a 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	81 0a 40 00 81 0a 40 00 00 00 00 00 81 0a 40 00     ..@...@.......@.
  40003c:	81 0a 40 00 81 0a 40 00 81 0a 40 00 81 0a 40 00     ..@...@...@...@.
  40004c:	81 0a 40 00 81 0a 40 00 81 0a 40 00 81 0a 40 00     ..@...@...@...@.
  40005c:	81 0a 40 00 81 0a 40 00 00 00 00 00 0d 06 40 00     ..@...@.......@.
  40006c:	25 06 40 00 3d 06 40 00 81 0a 40 00 81 0a 40 00     %.@.=.@...@...@.
  40007c:	81 0a 40 00 55 06 40 00 6d 06 40 00 81 0a 40 00     ..@.U.@.m.@...@.
  40008c:	81 0a 40 00 81 0a 40 00 81 0a 40 00 81 0a 40 00     ..@...@...@...@.
  40009c:	81 0a 40 00 81 0a 40 00 81 0a 40 00 81 0a 40 00     ..@...@...@...@.
  4000ac:	81 0a 40 00 81 0a 40 00 81 0a 40 00 81 0a 40 00     ..@...@...@...@.
  4000bc:	81 0a 40 00 81 0a 40 00 81 0a 40 00 81 0a 40 00     ..@...@...@...@.
  4000cc:	81 0a 40 00 00 00 00 00 81 0a 40 00 00 00 00 00     ..@.......@.....
  4000dc:	81 0a 40 00 81 0a 40 00 81 0a 40 00 81 0a 40 00     ..@...@...@...@.
  4000ec:	81 0a 40 00 81 0a 40 00 81 0a 40 00 81 0a 40 00     ..@...@...@...@.
  4000fc:	81 0a 40 00 81 0a 40 00 81 0a 40 00 81 0a 40 00     ..@...@...@...@.
  40010c:	81 0a 40 00 81 0a 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 81 0a 40 00 81 0a 40 00 81 0a 40 00     ......@...@...@.
  40012c:	81 0a 40 00 81 0a 40 00 00 00 00 00 81 0a 40 00     ..@...@.......@.
  40013c:	81 0a 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400438 	.word	0x20400438
  40015c:	00000000 	.word	0x00000000
  400160:	004014c8 	.word	0x004014c8

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004014c8 	.word	0x004014c8
  4001a0:	2040043c 	.word	0x2040043c
  4001a4:	004014c8 	.word	0x004014c8
  4001a8:	00000000 	.word	0x00000000

004001ac <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b082      	sub	sp, #8
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d831      	bhi.n	40021e <osc_enable+0x72>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_enable+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	0040021d 	.word	0x0040021d
  4001c4:	004001e1 	.word	0x004001e1
  4001c8:	004001e9 	.word	0x004001e9
  4001cc:	004001f1 	.word	0x004001f1
  4001d0:	004001f9 	.word	0x004001f9
  4001d4:	00400201 	.word	0x00400201
  4001d8:	00400209 	.word	0x00400209
  4001dc:	00400213 	.word	0x00400213
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b11      	ldr	r3, [pc, #68]	; (400228 <osc_enable+0x7c>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e01a      	b.n	40021e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001e8:	2001      	movs	r0, #1
  4001ea:	4b0f      	ldr	r3, [pc, #60]	; (400228 <osc_enable+0x7c>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e016      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001f0:	2000      	movs	r0, #0
  4001f2:	4b0e      	ldr	r3, [pc, #56]	; (40022c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e012      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001f8:	2010      	movs	r0, #16
  4001fa:	4b0c      	ldr	r3, [pc, #48]	; (40022c <osc_enable+0x80>)
  4001fc:	4798      	blx	r3
		break;
  4001fe:	e00e      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400200:	2020      	movs	r0, #32
  400202:	4b0a      	ldr	r3, [pc, #40]	; (40022c <osc_enable+0x80>)
  400204:	4798      	blx	r3
		break;
  400206:	e00a      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400208:	213e      	movs	r1, #62	; 0x3e
  40020a:	2000      	movs	r0, #0
  40020c:	4b08      	ldr	r3, [pc, #32]	; (400230 <osc_enable+0x84>)
  40020e:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400210:	e005      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400212:	213e      	movs	r1, #62	; 0x3e
  400214:	2001      	movs	r0, #1
  400216:	4b06      	ldr	r3, [pc, #24]	; (400230 <osc_enable+0x84>)
  400218:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40021a:	e000      	b.n	40021e <osc_enable+0x72>
		break;
  40021c:	bf00      	nop
	}
}
  40021e:	bf00      	nop
  400220:	3708      	adds	r7, #8
  400222:	46bd      	mov	sp, r7
  400224:	bd80      	pop	{r7, pc}
  400226:	bf00      	nop
  400228:	00400785 	.word	0x00400785
  40022c:	004007f1 	.word	0x004007f1
  400230:	00400861 	.word	0x00400861

00400234 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400234:	b580      	push	{r7, lr}
  400236:	b082      	sub	sp, #8
  400238:	af00      	add	r7, sp, #0
  40023a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40023c:	687b      	ldr	r3, [r7, #4]
  40023e:	2b07      	cmp	r3, #7
  400240:	d826      	bhi.n	400290 <osc_is_ready+0x5c>
  400242:	a201      	add	r2, pc, #4	; (adr r2, 400248 <osc_is_ready+0x14>)
  400244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400248:	00400269 	.word	0x00400269
  40024c:	0040026d 	.word	0x0040026d
  400250:	0040026d 	.word	0x0040026d
  400254:	0040027f 	.word	0x0040027f
  400258:	0040027f 	.word	0x0040027f
  40025c:	0040027f 	.word	0x0040027f
  400260:	0040027f 	.word	0x0040027f
  400264:	0040027f 	.word	0x0040027f
	case OSC_SLCK_32K_RC:
		return 1;
  400268:	2301      	movs	r3, #1
  40026a:	e012      	b.n	400292 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40026c:	4b0b      	ldr	r3, [pc, #44]	; (40029c <osc_is_ready+0x68>)
  40026e:	4798      	blx	r3
  400270:	4603      	mov	r3, r0
  400272:	2b00      	cmp	r3, #0
  400274:	bf14      	ite	ne
  400276:	2301      	movne	r3, #1
  400278:	2300      	moveq	r3, #0
  40027a:	b2db      	uxtb	r3, r3
  40027c:	e009      	b.n	400292 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40027e:	4b08      	ldr	r3, [pc, #32]	; (4002a0 <osc_is_ready+0x6c>)
  400280:	4798      	blx	r3
  400282:	4603      	mov	r3, r0
  400284:	2b00      	cmp	r3, #0
  400286:	bf14      	ite	ne
  400288:	2301      	movne	r3, #1
  40028a:	2300      	moveq	r3, #0
  40028c:	b2db      	uxtb	r3, r3
  40028e:	e000      	b.n	400292 <osc_is_ready+0x5e>
	}

	return 0;
  400290:	2300      	movs	r3, #0
}
  400292:	4618      	mov	r0, r3
  400294:	3708      	adds	r7, #8
  400296:	46bd      	mov	sp, r7
  400298:	bd80      	pop	{r7, pc}
  40029a:	bf00      	nop
  40029c:	004007bd 	.word	0x004007bd
  4002a0:	004008d9 	.word	0x004008d9

004002a4 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4002a4:	b480      	push	{r7}
  4002a6:	b083      	sub	sp, #12
  4002a8:	af00      	add	r7, sp, #0
  4002aa:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4002ac:	687b      	ldr	r3, [r7, #4]
  4002ae:	2b07      	cmp	r3, #7
  4002b0:	d825      	bhi.n	4002fe <osc_get_rate+0x5a>
  4002b2:	a201      	add	r2, pc, #4	; (adr r2, 4002b8 <osc_get_rate+0x14>)
  4002b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002b8:	004002d9 	.word	0x004002d9
  4002bc:	004002df 	.word	0x004002df
  4002c0:	004002e5 	.word	0x004002e5
  4002c4:	004002eb 	.word	0x004002eb
  4002c8:	004002ef 	.word	0x004002ef
  4002cc:	004002f3 	.word	0x004002f3
  4002d0:	004002f7 	.word	0x004002f7
  4002d4:	004002fb 	.word	0x004002fb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002d8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002dc:	e010      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e2:	e00d      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e8:	e00a      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002ea:	4b08      	ldr	r3, [pc, #32]	; (40030c <osc_get_rate+0x68>)
  4002ec:	e008      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002ee:	4b08      	ldr	r3, [pc, #32]	; (400310 <osc_get_rate+0x6c>)
  4002f0:	e006      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002f2:	4b08      	ldr	r3, [pc, #32]	; (400314 <osc_get_rate+0x70>)
  4002f4:	e004      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002f6:	4b07      	ldr	r3, [pc, #28]	; (400314 <osc_get_rate+0x70>)
  4002f8:	e002      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002fa:	4b06      	ldr	r3, [pc, #24]	; (400314 <osc_get_rate+0x70>)
  4002fc:	e000      	b.n	400300 <osc_get_rate+0x5c>
	}

	return 0;
  4002fe:	2300      	movs	r3, #0
}
  400300:	4618      	mov	r0, r3
  400302:	370c      	adds	r7, #12
  400304:	46bd      	mov	sp, r7
  400306:	f85d 7b04 	ldr.w	r7, [sp], #4
  40030a:	4770      	bx	lr
  40030c:	003d0900 	.word	0x003d0900
  400310:	007a1200 	.word	0x007a1200
  400314:	00b71b00 	.word	0x00b71b00

00400318 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400318:	b580      	push	{r7, lr}
  40031a:	b082      	sub	sp, #8
  40031c:	af00      	add	r7, sp, #0
  40031e:	4603      	mov	r3, r0
  400320:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400322:	bf00      	nop
  400324:	79fb      	ldrb	r3, [r7, #7]
  400326:	4618      	mov	r0, r3
  400328:	4b05      	ldr	r3, [pc, #20]	; (400340 <osc_wait_ready+0x28>)
  40032a:	4798      	blx	r3
  40032c:	4603      	mov	r3, r0
  40032e:	f083 0301 	eor.w	r3, r3, #1
  400332:	b2db      	uxtb	r3, r3
  400334:	2b00      	cmp	r3, #0
  400336:	d1f5      	bne.n	400324 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400338:	bf00      	nop
  40033a:	3708      	adds	r7, #8
  40033c:	46bd      	mov	sp, r7
  40033e:	bd80      	pop	{r7, pc}
  400340:	00400235 	.word	0x00400235

00400344 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400344:	b580      	push	{r7, lr}
  400346:	b086      	sub	sp, #24
  400348:	af00      	add	r7, sp, #0
  40034a:	60f8      	str	r0, [r7, #12]
  40034c:	607a      	str	r2, [r7, #4]
  40034e:	603b      	str	r3, [r7, #0]
  400350:	460b      	mov	r3, r1
  400352:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400354:	687b      	ldr	r3, [r7, #4]
  400356:	2b00      	cmp	r3, #0
  400358:	d107      	bne.n	40036a <pll_config_init+0x26>
  40035a:	683b      	ldr	r3, [r7, #0]
  40035c:	2b00      	cmp	r3, #0
  40035e:	d104      	bne.n	40036a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400360:	68fb      	ldr	r3, [r7, #12]
  400362:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400366:	601a      	str	r2, [r3, #0]
  400368:	e019      	b.n	40039e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40036a:	7afb      	ldrb	r3, [r7, #11]
  40036c:	4618      	mov	r0, r3
  40036e:	4b0e      	ldr	r3, [pc, #56]	; (4003a8 <pll_config_init+0x64>)
  400370:	4798      	blx	r3
  400372:	4602      	mov	r2, r0
  400374:	687b      	ldr	r3, [r7, #4]
  400376:	fbb2 f3f3 	udiv	r3, r2, r3
  40037a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40037c:	697b      	ldr	r3, [r7, #20]
  40037e:	683a      	ldr	r2, [r7, #0]
  400380:	fb02 f303 	mul.w	r3, r2, r3
  400384:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400386:	683b      	ldr	r3, [r7, #0]
  400388:	3b01      	subs	r3, #1
  40038a:	041a      	lsls	r2, r3, #16
  40038c:	4b07      	ldr	r3, [pc, #28]	; (4003ac <pll_config_init+0x68>)
  40038e:	4013      	ands	r3, r2
  400390:	687a      	ldr	r2, [r7, #4]
  400392:	b2d2      	uxtb	r2, r2
  400394:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400396:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40039a:	68fb      	ldr	r3, [r7, #12]
  40039c:	601a      	str	r2, [r3, #0]
	}
}
  40039e:	bf00      	nop
  4003a0:	3718      	adds	r7, #24
  4003a2:	46bd      	mov	sp, r7
  4003a4:	bd80      	pop	{r7, pc}
  4003a6:	bf00      	nop
  4003a8:	004002a5 	.word	0x004002a5
  4003ac:	07ff0000 	.word	0x07ff0000

004003b0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	b082      	sub	sp, #8
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
  4003b8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003ba:	683b      	ldr	r3, [r7, #0]
  4003bc:	2b00      	cmp	r3, #0
  4003be:	d108      	bne.n	4003d2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003c0:	4b09      	ldr	r3, [pc, #36]	; (4003e8 <pll_enable+0x38>)
  4003c2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003c4:	4a09      	ldr	r2, [pc, #36]	; (4003ec <pll_enable+0x3c>)
  4003c6:	687b      	ldr	r3, [r7, #4]
  4003c8:	681b      	ldr	r3, [r3, #0]
  4003ca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003ce:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003d0:	e005      	b.n	4003de <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003d2:	4a06      	ldr	r2, [pc, #24]	; (4003ec <pll_enable+0x3c>)
  4003d4:	687b      	ldr	r3, [r7, #4]
  4003d6:	681b      	ldr	r3, [r3, #0]
  4003d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003dc:	61d3      	str	r3, [r2, #28]
}
  4003de:	bf00      	nop
  4003e0:	3708      	adds	r7, #8
  4003e2:	46bd      	mov	sp, r7
  4003e4:	bd80      	pop	{r7, pc}
  4003e6:	bf00      	nop
  4003e8:	004008f5 	.word	0x004008f5
  4003ec:	400e0600 	.word	0x400e0600

004003f0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	b082      	sub	sp, #8
  4003f4:	af00      	add	r7, sp, #0
  4003f6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003f8:	687b      	ldr	r3, [r7, #4]
  4003fa:	2b00      	cmp	r3, #0
  4003fc:	d103      	bne.n	400406 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003fe:	4b05      	ldr	r3, [pc, #20]	; (400414 <pll_is_locked+0x24>)
  400400:	4798      	blx	r3
  400402:	4603      	mov	r3, r0
  400404:	e002      	b.n	40040c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  400406:	4b04      	ldr	r3, [pc, #16]	; (400418 <pll_is_locked+0x28>)
  400408:	4798      	blx	r3
  40040a:	4603      	mov	r3, r0
	}
}
  40040c:	4618      	mov	r0, r3
  40040e:	3708      	adds	r7, #8
  400410:	46bd      	mov	sp, r7
  400412:	bd80      	pop	{r7, pc}
  400414:	00400911 	.word	0x00400911
  400418:	0040092d 	.word	0x0040092d

0040041c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40041c:	b580      	push	{r7, lr}
  40041e:	b082      	sub	sp, #8
  400420:	af00      	add	r7, sp, #0
  400422:	4603      	mov	r3, r0
  400424:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	3b03      	subs	r3, #3
  40042a:	2b04      	cmp	r3, #4
  40042c:	d808      	bhi.n	400440 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40042e:	79fb      	ldrb	r3, [r7, #7]
  400430:	4618      	mov	r0, r3
  400432:	4b06      	ldr	r3, [pc, #24]	; (40044c <pll_enable_source+0x30>)
  400434:	4798      	blx	r3
		osc_wait_ready(e_src);
  400436:	79fb      	ldrb	r3, [r7, #7]
  400438:	4618      	mov	r0, r3
  40043a:	4b05      	ldr	r3, [pc, #20]	; (400450 <pll_enable_source+0x34>)
  40043c:	4798      	blx	r3
		break;
  40043e:	e000      	b.n	400442 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400440:	bf00      	nop
	}
}
  400442:	bf00      	nop
  400444:	3708      	adds	r7, #8
  400446:	46bd      	mov	sp, r7
  400448:	bd80      	pop	{r7, pc}
  40044a:	bf00      	nop
  40044c:	004001ad 	.word	0x004001ad
  400450:	00400319 	.word	0x00400319

00400454 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400454:	b580      	push	{r7, lr}
  400456:	b082      	sub	sp, #8
  400458:	af00      	add	r7, sp, #0
  40045a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40045c:	bf00      	nop
  40045e:	6878      	ldr	r0, [r7, #4]
  400460:	4b04      	ldr	r3, [pc, #16]	; (400474 <pll_wait_for_lock+0x20>)
  400462:	4798      	blx	r3
  400464:	4603      	mov	r3, r0
  400466:	2b00      	cmp	r3, #0
  400468:	d0f9      	beq.n	40045e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40046a:	2300      	movs	r3, #0
}
  40046c:	4618      	mov	r0, r3
  40046e:	3708      	adds	r7, #8
  400470:	46bd      	mov	sp, r7
  400472:	bd80      	pop	{r7, pc}
  400474:	004003f1 	.word	0x004003f1

00400478 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400478:	b580      	push	{r7, lr}
  40047a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40047c:	2006      	movs	r0, #6
  40047e:	4b05      	ldr	r3, [pc, #20]	; (400494 <sysclk_get_main_hz+0x1c>)
  400480:	4798      	blx	r3
  400482:	4602      	mov	r2, r0
  400484:	4613      	mov	r3, r2
  400486:	009b      	lsls	r3, r3, #2
  400488:	4413      	add	r3, r2
  40048a:	009a      	lsls	r2, r3, #2
  40048c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40048e:	4618      	mov	r0, r3
  400490:	bd80      	pop	{r7, pc}
  400492:	bf00      	nop
  400494:	004002a5 	.word	0x004002a5

00400498 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400498:	b580      	push	{r7, lr}
  40049a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40049c:	4b02      	ldr	r3, [pc, #8]	; (4004a8 <sysclk_get_cpu_hz+0x10>)
  40049e:	4798      	blx	r3
  4004a0:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4004a2:	4618      	mov	r0, r3
  4004a4:	bd80      	pop	{r7, pc}
  4004a6:	bf00      	nop
  4004a8:	00400479 	.word	0x00400479

004004ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4004ac:	b590      	push	{r4, r7, lr}
  4004ae:	b083      	sub	sp, #12
  4004b0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004b2:	4813      	ldr	r0, [pc, #76]	; (400500 <sysclk_init+0x54>)
  4004b4:	4b13      	ldr	r3, [pc, #76]	; (400504 <sysclk_init+0x58>)
  4004b6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004b8:	2006      	movs	r0, #6
  4004ba:	4b13      	ldr	r3, [pc, #76]	; (400508 <sysclk_init+0x5c>)
  4004bc:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004be:	1d38      	adds	r0, r7, #4
  4004c0:	2319      	movs	r3, #25
  4004c2:	2201      	movs	r2, #1
  4004c4:	2106      	movs	r1, #6
  4004c6:	4c11      	ldr	r4, [pc, #68]	; (40050c <sysclk_init+0x60>)
  4004c8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ca:	1d3b      	adds	r3, r7, #4
  4004cc:	2100      	movs	r1, #0
  4004ce:	4618      	mov	r0, r3
  4004d0:	4b0f      	ldr	r3, [pc, #60]	; (400510 <sysclk_init+0x64>)
  4004d2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004d4:	2000      	movs	r0, #0
  4004d6:	4b0f      	ldr	r3, [pc, #60]	; (400514 <sysclk_init+0x68>)
  4004d8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004da:	2002      	movs	r0, #2
  4004dc:	4b0e      	ldr	r3, [pc, #56]	; (400518 <sysclk_init+0x6c>)
  4004de:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004e0:	2000      	movs	r0, #0
  4004e2:	4b0e      	ldr	r3, [pc, #56]	; (40051c <sysclk_init+0x70>)
  4004e4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004e6:	4b0e      	ldr	r3, [pc, #56]	; (400520 <sysclk_init+0x74>)
  4004e8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004ea:	4b0e      	ldr	r3, [pc, #56]	; (400524 <sysclk_init+0x78>)
  4004ec:	4798      	blx	r3
  4004ee:	4603      	mov	r3, r0
  4004f0:	4618      	mov	r0, r3
  4004f2:	4b04      	ldr	r3, [pc, #16]	; (400504 <sysclk_init+0x58>)
  4004f4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004f6:	bf00      	nop
  4004f8:	370c      	adds	r7, #12
  4004fa:	46bd      	mov	sp, r7
  4004fc:	bd90      	pop	{r4, r7, pc}
  4004fe:	bf00      	nop
  400500:	11e1a300 	.word	0x11e1a300
  400504:	00400bf1 	.word	0x00400bf1
  400508:	0040041d 	.word	0x0040041d
  40050c:	00400345 	.word	0x00400345
  400510:	004003b1 	.word	0x004003b1
  400514:	00400455 	.word	0x00400455
  400518:	00400685 	.word	0x00400685
  40051c:	00400701 	.word	0x00400701
  400520:	00400a89 	.word	0x00400a89
  400524:	00400499 	.word	0x00400499

00400528 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  400528:	b480      	push	{r7}
  40052a:	b083      	sub	sp, #12
  40052c:	af00      	add	r7, sp, #0
  40052e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400530:	687b      	ldr	r3, [r7, #4]
  400532:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400534:	4618      	mov	r0, r3
  400536:	370c      	adds	r7, #12
  400538:	46bd      	mov	sp, r7
  40053a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40053e:	4770      	bx	lr

00400540 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400540:	b480      	push	{r7}
  400542:	b083      	sub	sp, #12
  400544:	af00      	add	r7, sp, #0
  400546:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  400548:	687b      	ldr	r3, [r7, #4]
  40054a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  40054c:	4618      	mov	r0, r3
  40054e:	370c      	adds	r7, #12
  400550:	46bd      	mov	sp, r7
  400552:	f85d 7b04 	ldr.w	r7, [sp], #4
  400556:	4770      	bx	lr

00400558 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400558:	b580      	push	{r7, lr}
  40055a:	b084      	sub	sp, #16
  40055c:	af00      	add	r7, sp, #0
  40055e:	6078      	str	r0, [r7, #4]
  400560:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400562:	6878      	ldr	r0, [r7, #4]
  400564:	4b26      	ldr	r3, [pc, #152]	; (400600 <pio_handler_process+0xa8>)
  400566:	4798      	blx	r3
  400568:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40056a:	6878      	ldr	r0, [r7, #4]
  40056c:	4b25      	ldr	r3, [pc, #148]	; (400604 <pio_handler_process+0xac>)
  40056e:	4798      	blx	r3
  400570:	4602      	mov	r2, r0
  400572:	68fb      	ldr	r3, [r7, #12]
  400574:	4013      	ands	r3, r2
  400576:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  400578:	68fb      	ldr	r3, [r7, #12]
  40057a:	2b00      	cmp	r3, #0
  40057c:	d03c      	beq.n	4005f8 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  40057e:	2300      	movs	r3, #0
  400580:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400582:	e034      	b.n	4005ee <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400584:	4a20      	ldr	r2, [pc, #128]	; (400608 <pio_handler_process+0xb0>)
  400586:	68bb      	ldr	r3, [r7, #8]
  400588:	011b      	lsls	r3, r3, #4
  40058a:	4413      	add	r3, r2
  40058c:	681a      	ldr	r2, [r3, #0]
  40058e:	683b      	ldr	r3, [r7, #0]
  400590:	429a      	cmp	r2, r3
  400592:	d126      	bne.n	4005e2 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400594:	4a1c      	ldr	r2, [pc, #112]	; (400608 <pio_handler_process+0xb0>)
  400596:	68bb      	ldr	r3, [r7, #8]
  400598:	011b      	lsls	r3, r3, #4
  40059a:	4413      	add	r3, r2
  40059c:	3304      	adds	r3, #4
  40059e:	681a      	ldr	r2, [r3, #0]
  4005a0:	68fb      	ldr	r3, [r7, #12]
  4005a2:	4013      	ands	r3, r2
  4005a4:	2b00      	cmp	r3, #0
  4005a6:	d01c      	beq.n	4005e2 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4005a8:	4a17      	ldr	r2, [pc, #92]	; (400608 <pio_handler_process+0xb0>)
  4005aa:	68bb      	ldr	r3, [r7, #8]
  4005ac:	011b      	lsls	r3, r3, #4
  4005ae:	4413      	add	r3, r2
  4005b0:	330c      	adds	r3, #12
  4005b2:	681b      	ldr	r3, [r3, #0]
  4005b4:	4914      	ldr	r1, [pc, #80]	; (400608 <pio_handler_process+0xb0>)
  4005b6:	68ba      	ldr	r2, [r7, #8]
  4005b8:	0112      	lsls	r2, r2, #4
  4005ba:	440a      	add	r2, r1
  4005bc:	6810      	ldr	r0, [r2, #0]
  4005be:	4912      	ldr	r1, [pc, #72]	; (400608 <pio_handler_process+0xb0>)
  4005c0:	68ba      	ldr	r2, [r7, #8]
  4005c2:	0112      	lsls	r2, r2, #4
  4005c4:	440a      	add	r2, r1
  4005c6:	3204      	adds	r2, #4
  4005c8:	6812      	ldr	r2, [r2, #0]
  4005ca:	4611      	mov	r1, r2
  4005cc:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4005ce:	4a0e      	ldr	r2, [pc, #56]	; (400608 <pio_handler_process+0xb0>)
  4005d0:	68bb      	ldr	r3, [r7, #8]
  4005d2:	011b      	lsls	r3, r3, #4
  4005d4:	4413      	add	r3, r2
  4005d6:	3304      	adds	r3, #4
  4005d8:	681b      	ldr	r3, [r3, #0]
  4005da:	43db      	mvns	r3, r3
  4005dc:	68fa      	ldr	r2, [r7, #12]
  4005de:	4013      	ands	r3, r2
  4005e0:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4005e2:	68bb      	ldr	r3, [r7, #8]
  4005e4:	3301      	adds	r3, #1
  4005e6:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4005e8:	68bb      	ldr	r3, [r7, #8]
  4005ea:	2b06      	cmp	r3, #6
  4005ec:	d803      	bhi.n	4005f6 <pio_handler_process+0x9e>
		while (status != 0) {
  4005ee:	68fb      	ldr	r3, [r7, #12]
  4005f0:	2b00      	cmp	r3, #0
  4005f2:	d1c7      	bne.n	400584 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4005f4:	e000      	b.n	4005f8 <pio_handler_process+0xa0>
				break;
  4005f6:	bf00      	nop
}
  4005f8:	bf00      	nop
  4005fa:	3710      	adds	r7, #16
  4005fc:	46bd      	mov	sp, r7
  4005fe:	bd80      	pop	{r7, pc}
  400600:	00400529 	.word	0x00400529
  400604:	00400541 	.word	0x00400541
  400608:	20400454 	.word	0x20400454

0040060c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40060c:	b580      	push	{r7, lr}
  40060e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400610:	210a      	movs	r1, #10
  400612:	4802      	ldr	r0, [pc, #8]	; (40061c <PIOA_Handler+0x10>)
  400614:	4b02      	ldr	r3, [pc, #8]	; (400620 <PIOA_Handler+0x14>)
  400616:	4798      	blx	r3
}
  400618:	bf00      	nop
  40061a:	bd80      	pop	{r7, pc}
  40061c:	400e0e00 	.word	0x400e0e00
  400620:	00400559 	.word	0x00400559

00400624 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400624:	b580      	push	{r7, lr}
  400626:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400628:	210b      	movs	r1, #11
  40062a:	4802      	ldr	r0, [pc, #8]	; (400634 <PIOB_Handler+0x10>)
  40062c:	4b02      	ldr	r3, [pc, #8]	; (400638 <PIOB_Handler+0x14>)
  40062e:	4798      	blx	r3
}
  400630:	bf00      	nop
  400632:	bd80      	pop	{r7, pc}
  400634:	400e1000 	.word	0x400e1000
  400638:	00400559 	.word	0x00400559

0040063c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  40063c:	b580      	push	{r7, lr}
  40063e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  400640:	210c      	movs	r1, #12
  400642:	4802      	ldr	r0, [pc, #8]	; (40064c <PIOC_Handler+0x10>)
  400644:	4b02      	ldr	r3, [pc, #8]	; (400650 <PIOC_Handler+0x14>)
  400646:	4798      	blx	r3
}
  400648:	bf00      	nop
  40064a:	bd80      	pop	{r7, pc}
  40064c:	400e1200 	.word	0x400e1200
  400650:	00400559 	.word	0x00400559

00400654 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400654:	b580      	push	{r7, lr}
  400656:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  400658:	2110      	movs	r1, #16
  40065a:	4802      	ldr	r0, [pc, #8]	; (400664 <PIOD_Handler+0x10>)
  40065c:	4b02      	ldr	r3, [pc, #8]	; (400668 <PIOD_Handler+0x14>)
  40065e:	4798      	blx	r3
}
  400660:	bf00      	nop
  400662:	bd80      	pop	{r7, pc}
  400664:	400e1400 	.word	0x400e1400
  400668:	00400559 	.word	0x00400559

0040066c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  40066c:	b580      	push	{r7, lr}
  40066e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  400670:	2111      	movs	r1, #17
  400672:	4802      	ldr	r0, [pc, #8]	; (40067c <PIOE_Handler+0x10>)
  400674:	4b02      	ldr	r3, [pc, #8]	; (400680 <PIOE_Handler+0x14>)
  400676:	4798      	blx	r3
}
  400678:	bf00      	nop
  40067a:	bd80      	pop	{r7, pc}
  40067c:	400e1600 	.word	0x400e1600
  400680:	00400559 	.word	0x00400559

00400684 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  400684:	b480      	push	{r7}
  400686:	b083      	sub	sp, #12
  400688:	af00      	add	r7, sp, #0
  40068a:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  40068c:	687b      	ldr	r3, [r7, #4]
  40068e:	3b01      	subs	r3, #1
  400690:	2b03      	cmp	r3, #3
  400692:	d81a      	bhi.n	4006ca <pmc_mck_set_division+0x46>
  400694:	a201      	add	r2, pc, #4	; (adr r2, 40069c <pmc_mck_set_division+0x18>)
  400696:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40069a:	bf00      	nop
  40069c:	004006ad 	.word	0x004006ad
  4006a0:	004006b3 	.word	0x004006b3
  4006a4:	004006bb 	.word	0x004006bb
  4006a8:	004006c3 	.word	0x004006c3
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4006ac:	2300      	movs	r3, #0
  4006ae:	607b      	str	r3, [r7, #4]
			break;
  4006b0:	e00e      	b.n	4006d0 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  4006b2:	f44f 7380 	mov.w	r3, #256	; 0x100
  4006b6:	607b      	str	r3, [r7, #4]
			break;
  4006b8:	e00a      	b.n	4006d0 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4006ba:	f44f 7340 	mov.w	r3, #768	; 0x300
  4006be:	607b      	str	r3, [r7, #4]
			break;
  4006c0:	e006      	b.n	4006d0 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4006c2:	f44f 7300 	mov.w	r3, #512	; 0x200
  4006c6:	607b      	str	r3, [r7, #4]
			break;
  4006c8:	e002      	b.n	4006d0 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4006ca:	2300      	movs	r3, #0
  4006cc:	607b      	str	r3, [r7, #4]
			break;
  4006ce:	bf00      	nop
	}
	PMC->PMC_MCKR =
  4006d0:	490a      	ldr	r1, [pc, #40]	; (4006fc <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4006d2:	4b0a      	ldr	r3, [pc, #40]	; (4006fc <pmc_mck_set_division+0x78>)
  4006d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4006d6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  4006da:	687b      	ldr	r3, [r7, #4]
  4006dc:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  4006de:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4006e0:	bf00      	nop
  4006e2:	4b06      	ldr	r3, [pc, #24]	; (4006fc <pmc_mck_set_division+0x78>)
  4006e4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4006e6:	f003 0308 	and.w	r3, r3, #8
  4006ea:	2b00      	cmp	r3, #0
  4006ec:	d0f9      	beq.n	4006e2 <pmc_mck_set_division+0x5e>
}
  4006ee:	bf00      	nop
  4006f0:	370c      	adds	r7, #12
  4006f2:	46bd      	mov	sp, r7
  4006f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006f8:	4770      	bx	lr
  4006fa:	bf00      	nop
  4006fc:	400e0600 	.word	0x400e0600

00400700 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400700:	b480      	push	{r7}
  400702:	b085      	sub	sp, #20
  400704:	af00      	add	r7, sp, #0
  400706:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400708:	491d      	ldr	r1, [pc, #116]	; (400780 <pmc_switch_mck_to_pllack+0x80>)
  40070a:	4b1d      	ldr	r3, [pc, #116]	; (400780 <pmc_switch_mck_to_pllack+0x80>)
  40070c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40070e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400712:	687b      	ldr	r3, [r7, #4]
  400714:	4313      	orrs	r3, r2
  400716:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400718:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40071c:	60fb      	str	r3, [r7, #12]
  40071e:	e007      	b.n	400730 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400720:	68fb      	ldr	r3, [r7, #12]
  400722:	2b00      	cmp	r3, #0
  400724:	d101      	bne.n	40072a <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400726:	2301      	movs	r3, #1
  400728:	e023      	b.n	400772 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  40072a:	68fb      	ldr	r3, [r7, #12]
  40072c:	3b01      	subs	r3, #1
  40072e:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400730:	4b13      	ldr	r3, [pc, #76]	; (400780 <pmc_switch_mck_to_pllack+0x80>)
  400732:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400734:	f003 0308 	and.w	r3, r3, #8
  400738:	2b00      	cmp	r3, #0
  40073a:	d0f1      	beq.n	400720 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40073c:	4a10      	ldr	r2, [pc, #64]	; (400780 <pmc_switch_mck_to_pllack+0x80>)
  40073e:	4b10      	ldr	r3, [pc, #64]	; (400780 <pmc_switch_mck_to_pllack+0x80>)
  400740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400742:	f023 0303 	bic.w	r3, r3, #3
  400746:	f043 0302 	orr.w	r3, r3, #2
  40074a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40074c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400750:	60fb      	str	r3, [r7, #12]
  400752:	e007      	b.n	400764 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400754:	68fb      	ldr	r3, [r7, #12]
  400756:	2b00      	cmp	r3, #0
  400758:	d101      	bne.n	40075e <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  40075a:	2301      	movs	r3, #1
  40075c:	e009      	b.n	400772 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  40075e:	68fb      	ldr	r3, [r7, #12]
  400760:	3b01      	subs	r3, #1
  400762:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400764:	4b06      	ldr	r3, [pc, #24]	; (400780 <pmc_switch_mck_to_pllack+0x80>)
  400766:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400768:	f003 0308 	and.w	r3, r3, #8
  40076c:	2b00      	cmp	r3, #0
  40076e:	d0f1      	beq.n	400754 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  400770:	2300      	movs	r3, #0
}
  400772:	4618      	mov	r0, r3
  400774:	3714      	adds	r7, #20
  400776:	46bd      	mov	sp, r7
  400778:	f85d 7b04 	ldr.w	r7, [sp], #4
  40077c:	4770      	bx	lr
  40077e:	bf00      	nop
  400780:	400e0600 	.word	0x400e0600

00400784 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400784:	b480      	push	{r7}
  400786:	b083      	sub	sp, #12
  400788:	af00      	add	r7, sp, #0
  40078a:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  40078c:	687b      	ldr	r3, [r7, #4]
  40078e:	2b01      	cmp	r3, #1
  400790:	d105      	bne.n	40079e <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400792:	4907      	ldr	r1, [pc, #28]	; (4007b0 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400794:	4b06      	ldr	r3, [pc, #24]	; (4007b0 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400796:	689a      	ldr	r2, [r3, #8]
  400798:	4b06      	ldr	r3, [pc, #24]	; (4007b4 <pmc_switch_sclk_to_32kxtal+0x30>)
  40079a:	4313      	orrs	r3, r2
  40079c:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  40079e:	4b04      	ldr	r3, [pc, #16]	; (4007b0 <pmc_switch_sclk_to_32kxtal+0x2c>)
  4007a0:	4a05      	ldr	r2, [pc, #20]	; (4007b8 <pmc_switch_sclk_to_32kxtal+0x34>)
  4007a2:	601a      	str	r2, [r3, #0]
}
  4007a4:	bf00      	nop
  4007a6:	370c      	adds	r7, #12
  4007a8:	46bd      	mov	sp, r7
  4007aa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007ae:	4770      	bx	lr
  4007b0:	400e1810 	.word	0x400e1810
  4007b4:	a5100000 	.word	0xa5100000
  4007b8:	a5000008 	.word	0xa5000008

004007bc <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  4007bc:	b480      	push	{r7}
  4007be:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  4007c0:	4b09      	ldr	r3, [pc, #36]	; (4007e8 <pmc_osc_is_ready_32kxtal+0x2c>)
  4007c2:	695b      	ldr	r3, [r3, #20]
  4007c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  4007c8:	2b00      	cmp	r3, #0
  4007ca:	d007      	beq.n	4007dc <pmc_osc_is_ready_32kxtal+0x20>
  4007cc:	4b07      	ldr	r3, [pc, #28]	; (4007ec <pmc_osc_is_ready_32kxtal+0x30>)
  4007ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4007d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4007d4:	2b00      	cmp	r3, #0
  4007d6:	d001      	beq.n	4007dc <pmc_osc_is_ready_32kxtal+0x20>
  4007d8:	2301      	movs	r3, #1
  4007da:	e000      	b.n	4007de <pmc_osc_is_ready_32kxtal+0x22>
  4007dc:	2300      	movs	r3, #0
}
  4007de:	4618      	mov	r0, r3
  4007e0:	46bd      	mov	sp, r7
  4007e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007e6:	4770      	bx	lr
  4007e8:	400e1810 	.word	0x400e1810
  4007ec:	400e0600 	.word	0x400e0600

004007f0 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  4007f0:	b480      	push	{r7}
  4007f2:	b083      	sub	sp, #12
  4007f4:	af00      	add	r7, sp, #0
  4007f6:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  4007f8:	4915      	ldr	r1, [pc, #84]	; (400850 <pmc_switch_mainck_to_fastrc+0x60>)
  4007fa:	4b15      	ldr	r3, [pc, #84]	; (400850 <pmc_switch_mainck_to_fastrc+0x60>)
  4007fc:	6a1a      	ldr	r2, [r3, #32]
  4007fe:	4b15      	ldr	r3, [pc, #84]	; (400854 <pmc_switch_mainck_to_fastrc+0x64>)
  400800:	4313      	orrs	r3, r2
  400802:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400804:	bf00      	nop
  400806:	4b12      	ldr	r3, [pc, #72]	; (400850 <pmc_switch_mainck_to_fastrc+0x60>)
  400808:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40080a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40080e:	2b00      	cmp	r3, #0
  400810:	d0f9      	beq.n	400806 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400812:	490f      	ldr	r1, [pc, #60]	; (400850 <pmc_switch_mainck_to_fastrc+0x60>)
  400814:	4b0e      	ldr	r3, [pc, #56]	; (400850 <pmc_switch_mainck_to_fastrc+0x60>)
  400816:	6a1a      	ldr	r2, [r3, #32]
  400818:	4b0f      	ldr	r3, [pc, #60]	; (400858 <pmc_switch_mainck_to_fastrc+0x68>)
  40081a:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  40081c:	687a      	ldr	r2, [r7, #4]
  40081e:	4313      	orrs	r3, r2
  400820:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400824:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400826:	bf00      	nop
  400828:	4b09      	ldr	r3, [pc, #36]	; (400850 <pmc_switch_mainck_to_fastrc+0x60>)
  40082a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40082c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400830:	2b00      	cmp	r3, #0
  400832:	d0f9      	beq.n	400828 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400834:	4906      	ldr	r1, [pc, #24]	; (400850 <pmc_switch_mainck_to_fastrc+0x60>)
  400836:	4b06      	ldr	r3, [pc, #24]	; (400850 <pmc_switch_mainck_to_fastrc+0x60>)
  400838:	6a1a      	ldr	r2, [r3, #32]
  40083a:	4b08      	ldr	r3, [pc, #32]	; (40085c <pmc_switch_mainck_to_fastrc+0x6c>)
  40083c:	4013      	ands	r3, r2
  40083e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400842:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400844:	bf00      	nop
  400846:	370c      	adds	r7, #12
  400848:	46bd      	mov	sp, r7
  40084a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40084e:	4770      	bx	lr
  400850:	400e0600 	.word	0x400e0600
  400854:	00370008 	.word	0x00370008
  400858:	ffc8ff8f 	.word	0xffc8ff8f
  40085c:	fec8ffff 	.word	0xfec8ffff

00400860 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400860:	b480      	push	{r7}
  400862:	b083      	sub	sp, #12
  400864:	af00      	add	r7, sp, #0
  400866:	6078      	str	r0, [r7, #4]
  400868:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40086a:	687b      	ldr	r3, [r7, #4]
  40086c:	2b00      	cmp	r3, #0
  40086e:	d008      	beq.n	400882 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400870:	4913      	ldr	r1, [pc, #76]	; (4008c0 <pmc_switch_mainck_to_xtal+0x60>)
  400872:	4b13      	ldr	r3, [pc, #76]	; (4008c0 <pmc_switch_mainck_to_xtal+0x60>)
  400874:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400876:	4a13      	ldr	r2, [pc, #76]	; (4008c4 <pmc_switch_mainck_to_xtal+0x64>)
  400878:	401a      	ands	r2, r3
  40087a:	4b13      	ldr	r3, [pc, #76]	; (4008c8 <pmc_switch_mainck_to_xtal+0x68>)
  40087c:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40087e:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  400880:	e018      	b.n	4008b4 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400882:	490f      	ldr	r1, [pc, #60]	; (4008c0 <pmc_switch_mainck_to_xtal+0x60>)
  400884:	4b0e      	ldr	r3, [pc, #56]	; (4008c0 <pmc_switch_mainck_to_xtal+0x60>)
  400886:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400888:	4b10      	ldr	r3, [pc, #64]	; (4008cc <pmc_switch_mainck_to_xtal+0x6c>)
  40088a:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40088c:	683a      	ldr	r2, [r7, #0]
  40088e:	0212      	lsls	r2, r2, #8
  400890:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400892:	431a      	orrs	r2, r3
  400894:	4b0e      	ldr	r3, [pc, #56]	; (4008d0 <pmc_switch_mainck_to_xtal+0x70>)
  400896:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400898:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40089a:	bf00      	nop
  40089c:	4b08      	ldr	r3, [pc, #32]	; (4008c0 <pmc_switch_mainck_to_xtal+0x60>)
  40089e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4008a0:	f003 0301 	and.w	r3, r3, #1
  4008a4:	2b00      	cmp	r3, #0
  4008a6:	d0f9      	beq.n	40089c <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4008a8:	4905      	ldr	r1, [pc, #20]	; (4008c0 <pmc_switch_mainck_to_xtal+0x60>)
  4008aa:	4b05      	ldr	r3, [pc, #20]	; (4008c0 <pmc_switch_mainck_to_xtal+0x60>)
  4008ac:	6a1a      	ldr	r2, [r3, #32]
  4008ae:	4b09      	ldr	r3, [pc, #36]	; (4008d4 <pmc_switch_mainck_to_xtal+0x74>)
  4008b0:	4313      	orrs	r3, r2
  4008b2:	620b      	str	r3, [r1, #32]
}
  4008b4:	bf00      	nop
  4008b6:	370c      	adds	r7, #12
  4008b8:	46bd      	mov	sp, r7
  4008ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008be:	4770      	bx	lr
  4008c0:	400e0600 	.word	0x400e0600
  4008c4:	fec8fffc 	.word	0xfec8fffc
  4008c8:	01370002 	.word	0x01370002
  4008cc:	ffc8fffc 	.word	0xffc8fffc
  4008d0:	00370001 	.word	0x00370001
  4008d4:	01370000 	.word	0x01370000

004008d8 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  4008d8:	b480      	push	{r7}
  4008da:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4008dc:	4b04      	ldr	r3, [pc, #16]	; (4008f0 <pmc_osc_is_ready_mainck+0x18>)
  4008de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4008e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  4008e4:	4618      	mov	r0, r3
  4008e6:	46bd      	mov	sp, r7
  4008e8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008ec:	4770      	bx	lr
  4008ee:	bf00      	nop
  4008f0:	400e0600 	.word	0x400e0600

004008f4 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  4008f4:	b480      	push	{r7}
  4008f6:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4008f8:	4b04      	ldr	r3, [pc, #16]	; (40090c <pmc_disable_pllack+0x18>)
  4008fa:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4008fe:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400900:	bf00      	nop
  400902:	46bd      	mov	sp, r7
  400904:	f85d 7b04 	ldr.w	r7, [sp], #4
  400908:	4770      	bx	lr
  40090a:	bf00      	nop
  40090c:	400e0600 	.word	0x400e0600

00400910 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400910:	b480      	push	{r7}
  400912:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400914:	4b04      	ldr	r3, [pc, #16]	; (400928 <pmc_is_locked_pllack+0x18>)
  400916:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400918:	f003 0302 	and.w	r3, r3, #2
}
  40091c:	4618      	mov	r0, r3
  40091e:	46bd      	mov	sp, r7
  400920:	f85d 7b04 	ldr.w	r7, [sp], #4
  400924:	4770      	bx	lr
  400926:	bf00      	nop
  400928:	400e0600 	.word	0x400e0600

0040092c <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  40092c:	b480      	push	{r7}
  40092e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  400930:	4b04      	ldr	r3, [pc, #16]	; (400944 <pmc_is_locked_upll+0x18>)
  400932:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400934:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  400938:	4618      	mov	r0, r3
  40093a:	46bd      	mov	sp, r7
  40093c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400940:	4770      	bx	lr
  400942:	bf00      	nop
  400944:	400e0600 	.word	0x400e0600

00400948 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  400948:	b480      	push	{r7}
  40094a:	b083      	sub	sp, #12
  40094c:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40094e:	f3ef 8310 	mrs	r3, PRIMASK
  400952:	607b      	str	r3, [r7, #4]
  return(result);
  400954:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400956:	2b00      	cmp	r3, #0
  400958:	bf0c      	ite	eq
  40095a:	2301      	moveq	r3, #1
  40095c:	2300      	movne	r3, #0
  40095e:	b2db      	uxtb	r3, r3
  400960:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  400962:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400964:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400968:	4b04      	ldr	r3, [pc, #16]	; (40097c <cpu_irq_save+0x34>)
  40096a:	2200      	movs	r2, #0
  40096c:	701a      	strb	r2, [r3, #0]
	return flags;
  40096e:	683b      	ldr	r3, [r7, #0]
}
  400970:	4618      	mov	r0, r3
  400972:	370c      	adds	r7, #12
  400974:	46bd      	mov	sp, r7
  400976:	f85d 7b04 	ldr.w	r7, [sp], #4
  40097a:	4770      	bx	lr
  40097c:	2040000a 	.word	0x2040000a

00400980 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  400980:	b480      	push	{r7}
  400982:	b083      	sub	sp, #12
  400984:	af00      	add	r7, sp, #0
  400986:	6078      	str	r0, [r7, #4]
	return (flags);
  400988:	687b      	ldr	r3, [r7, #4]
  40098a:	2b00      	cmp	r3, #0
  40098c:	bf14      	ite	ne
  40098e:	2301      	movne	r3, #1
  400990:	2300      	moveq	r3, #0
  400992:	b2db      	uxtb	r3, r3
}
  400994:	4618      	mov	r0, r3
  400996:	370c      	adds	r7, #12
  400998:	46bd      	mov	sp, r7
  40099a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40099e:	4770      	bx	lr

004009a0 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  4009a0:	b580      	push	{r7, lr}
  4009a2:	b082      	sub	sp, #8
  4009a4:	af00      	add	r7, sp, #0
  4009a6:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  4009a8:	6878      	ldr	r0, [r7, #4]
  4009aa:	4b07      	ldr	r3, [pc, #28]	; (4009c8 <cpu_irq_restore+0x28>)
  4009ac:	4798      	blx	r3
  4009ae:	4603      	mov	r3, r0
  4009b0:	2b00      	cmp	r3, #0
  4009b2:	d005      	beq.n	4009c0 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  4009b4:	4b05      	ldr	r3, [pc, #20]	; (4009cc <cpu_irq_restore+0x2c>)
  4009b6:	2201      	movs	r2, #1
  4009b8:	701a      	strb	r2, [r3, #0]
  4009ba:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4009be:	b662      	cpsie	i
}
  4009c0:	bf00      	nop
  4009c2:	3708      	adds	r7, #8
  4009c4:	46bd      	mov	sp, r7
  4009c6:	bd80      	pop	{r7, pc}
  4009c8:	00400981 	.word	0x00400981
  4009cc:	2040000a 	.word	0x2040000a

004009d0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4009d0:	b580      	push	{r7, lr}
  4009d2:	b084      	sub	sp, #16
  4009d4:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  4009d6:	4b1e      	ldr	r3, [pc, #120]	; (400a50 <Reset_Handler+0x80>)
  4009d8:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  4009da:	4b1e      	ldr	r3, [pc, #120]	; (400a54 <Reset_Handler+0x84>)
  4009dc:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  4009de:	68fa      	ldr	r2, [r7, #12]
  4009e0:	68bb      	ldr	r3, [r7, #8]
  4009e2:	429a      	cmp	r2, r3
  4009e4:	d00c      	beq.n	400a00 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  4009e6:	e007      	b.n	4009f8 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  4009e8:	68bb      	ldr	r3, [r7, #8]
  4009ea:	1d1a      	adds	r2, r3, #4
  4009ec:	60ba      	str	r2, [r7, #8]
  4009ee:	68fa      	ldr	r2, [r7, #12]
  4009f0:	1d11      	adds	r1, r2, #4
  4009f2:	60f9      	str	r1, [r7, #12]
  4009f4:	6812      	ldr	r2, [r2, #0]
  4009f6:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  4009f8:	68bb      	ldr	r3, [r7, #8]
  4009fa:	4a17      	ldr	r2, [pc, #92]	; (400a58 <Reset_Handler+0x88>)
  4009fc:	4293      	cmp	r3, r2
  4009fe:	d3f3      	bcc.n	4009e8 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  400a00:	4b16      	ldr	r3, [pc, #88]	; (400a5c <Reset_Handler+0x8c>)
  400a02:	60bb      	str	r3, [r7, #8]
  400a04:	e004      	b.n	400a10 <Reset_Handler+0x40>
                *pDest++ = 0;
  400a06:	68bb      	ldr	r3, [r7, #8]
  400a08:	1d1a      	adds	r2, r3, #4
  400a0a:	60ba      	str	r2, [r7, #8]
  400a0c:	2200      	movs	r2, #0
  400a0e:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  400a10:	68bb      	ldr	r3, [r7, #8]
  400a12:	4a13      	ldr	r2, [pc, #76]	; (400a60 <Reset_Handler+0x90>)
  400a14:	4293      	cmp	r3, r2
  400a16:	d3f6      	bcc.n	400a06 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  400a18:	4b12      	ldr	r3, [pc, #72]	; (400a64 <Reset_Handler+0x94>)
  400a1a:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400a1c:	4a12      	ldr	r2, [pc, #72]	; (400a68 <Reset_Handler+0x98>)
  400a1e:	68fb      	ldr	r3, [r7, #12]
  400a20:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400a24:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  400a26:	4b11      	ldr	r3, [pc, #68]	; (400a6c <Reset_Handler+0x9c>)
  400a28:	4798      	blx	r3
  400a2a:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  400a2c:	4a10      	ldr	r2, [pc, #64]	; (400a70 <Reset_Handler+0xa0>)
  400a2e:	4b10      	ldr	r3, [pc, #64]	; (400a70 <Reset_Handler+0xa0>)
  400a30:	681b      	ldr	r3, [r3, #0]
  400a32:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400a36:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  400a38:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a3c:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  400a40:	6878      	ldr	r0, [r7, #4]
  400a42:	4b0c      	ldr	r3, [pc, #48]	; (400a74 <Reset_Handler+0xa4>)
  400a44:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  400a46:	4b0c      	ldr	r3, [pc, #48]	; (400a78 <Reset_Handler+0xa8>)
  400a48:	4798      	blx	r3

        /* Branch to main function */
        main();
  400a4a:	4b0c      	ldr	r3, [pc, #48]	; (400a7c <Reset_Handler+0xac>)
  400a4c:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  400a4e:	e7fe      	b.n	400a4e <Reset_Handler+0x7e>
  400a50:	004014c8 	.word	0x004014c8
  400a54:	20400000 	.word	0x20400000
  400a58:	20400438 	.word	0x20400438
  400a5c:	20400438 	.word	0x20400438
  400a60:	204004c4 	.word	0x204004c4
  400a64:	00400000 	.word	0x00400000
  400a68:	e000ed00 	.word	0xe000ed00
  400a6c:	00400949 	.word	0x00400949
  400a70:	e000ed88 	.word	0xe000ed88
  400a74:	004009a1 	.word	0x004009a1
  400a78:	00401351 	.word	0x00401351
  400a7c:	00400e19 	.word	0x00400e19

00400a80 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400a80:	b480      	push	{r7}
  400a82:	af00      	add	r7, sp, #0
        while (1) {
  400a84:	e7fe      	b.n	400a84 <Dummy_Handler+0x4>
	...

00400a88 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  400a88:	b480      	push	{r7}
  400a8a:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400a8c:	4b52      	ldr	r3, [pc, #328]	; (400bd8 <SystemCoreClockUpdate+0x150>)
  400a8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a90:	f003 0303 	and.w	r3, r3, #3
  400a94:	2b01      	cmp	r3, #1
  400a96:	d014      	beq.n	400ac2 <SystemCoreClockUpdate+0x3a>
  400a98:	2b01      	cmp	r3, #1
  400a9a:	d302      	bcc.n	400aa2 <SystemCoreClockUpdate+0x1a>
  400a9c:	2b02      	cmp	r3, #2
  400a9e:	d038      	beq.n	400b12 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  400aa0:	e07a      	b.n	400b98 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400aa2:	4b4e      	ldr	r3, [pc, #312]	; (400bdc <SystemCoreClockUpdate+0x154>)
  400aa4:	695b      	ldr	r3, [r3, #20]
  400aa6:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400aaa:	2b00      	cmp	r3, #0
  400aac:	d004      	beq.n	400ab8 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400aae:	4b4c      	ldr	r3, [pc, #304]	; (400be0 <SystemCoreClockUpdate+0x158>)
  400ab0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400ab4:	601a      	str	r2, [r3, #0]
    break;
  400ab6:	e06f      	b.n	400b98 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400ab8:	4b49      	ldr	r3, [pc, #292]	; (400be0 <SystemCoreClockUpdate+0x158>)
  400aba:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  400abe:	601a      	str	r2, [r3, #0]
    break;
  400ac0:	e06a      	b.n	400b98 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400ac2:	4b45      	ldr	r3, [pc, #276]	; (400bd8 <SystemCoreClockUpdate+0x150>)
  400ac4:	6a1b      	ldr	r3, [r3, #32]
  400ac6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  400aca:	2b00      	cmp	r3, #0
  400acc:	d003      	beq.n	400ad6 <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400ace:	4b44      	ldr	r3, [pc, #272]	; (400be0 <SystemCoreClockUpdate+0x158>)
  400ad0:	4a44      	ldr	r2, [pc, #272]	; (400be4 <SystemCoreClockUpdate+0x15c>)
  400ad2:	601a      	str	r2, [r3, #0]
    break;
  400ad4:	e060      	b.n	400b98 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400ad6:	4b42      	ldr	r3, [pc, #264]	; (400be0 <SystemCoreClockUpdate+0x158>)
  400ad8:	4a43      	ldr	r2, [pc, #268]	; (400be8 <SystemCoreClockUpdate+0x160>)
  400ada:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400adc:	4b3e      	ldr	r3, [pc, #248]	; (400bd8 <SystemCoreClockUpdate+0x150>)
  400ade:	6a1b      	ldr	r3, [r3, #32]
  400ae0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400ae4:	2b10      	cmp	r3, #16
  400ae6:	d004      	beq.n	400af2 <SystemCoreClockUpdate+0x6a>
  400ae8:	2b20      	cmp	r3, #32
  400aea:	d008      	beq.n	400afe <SystemCoreClockUpdate+0x76>
  400aec:	2b00      	cmp	r3, #0
  400aee:	d00e      	beq.n	400b0e <SystemCoreClockUpdate+0x86>
          break;
  400af0:	e00e      	b.n	400b10 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  400af2:	4b3b      	ldr	r3, [pc, #236]	; (400be0 <SystemCoreClockUpdate+0x158>)
  400af4:	681b      	ldr	r3, [r3, #0]
  400af6:	005b      	lsls	r3, r3, #1
  400af8:	4a39      	ldr	r2, [pc, #228]	; (400be0 <SystemCoreClockUpdate+0x158>)
  400afa:	6013      	str	r3, [r2, #0]
          break;
  400afc:	e008      	b.n	400b10 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  400afe:	4b38      	ldr	r3, [pc, #224]	; (400be0 <SystemCoreClockUpdate+0x158>)
  400b00:	681a      	ldr	r2, [r3, #0]
  400b02:	4613      	mov	r3, r2
  400b04:	005b      	lsls	r3, r3, #1
  400b06:	4413      	add	r3, r2
  400b08:	4a35      	ldr	r2, [pc, #212]	; (400be0 <SystemCoreClockUpdate+0x158>)
  400b0a:	6013      	str	r3, [r2, #0]
          break;
  400b0c:	e000      	b.n	400b10 <SystemCoreClockUpdate+0x88>
          break;
  400b0e:	bf00      	nop
    break;
  400b10:	e042      	b.n	400b98 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400b12:	4b31      	ldr	r3, [pc, #196]	; (400bd8 <SystemCoreClockUpdate+0x150>)
  400b14:	6a1b      	ldr	r3, [r3, #32]
  400b16:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  400b1a:	2b00      	cmp	r3, #0
  400b1c:	d003      	beq.n	400b26 <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  400b1e:	4b30      	ldr	r3, [pc, #192]	; (400be0 <SystemCoreClockUpdate+0x158>)
  400b20:	4a30      	ldr	r2, [pc, #192]	; (400be4 <SystemCoreClockUpdate+0x15c>)
  400b22:	601a      	str	r2, [r3, #0]
  400b24:	e01c      	b.n	400b60 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400b26:	4b2e      	ldr	r3, [pc, #184]	; (400be0 <SystemCoreClockUpdate+0x158>)
  400b28:	4a2f      	ldr	r2, [pc, #188]	; (400be8 <SystemCoreClockUpdate+0x160>)
  400b2a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400b2c:	4b2a      	ldr	r3, [pc, #168]	; (400bd8 <SystemCoreClockUpdate+0x150>)
  400b2e:	6a1b      	ldr	r3, [r3, #32]
  400b30:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400b34:	2b10      	cmp	r3, #16
  400b36:	d004      	beq.n	400b42 <SystemCoreClockUpdate+0xba>
  400b38:	2b20      	cmp	r3, #32
  400b3a:	d008      	beq.n	400b4e <SystemCoreClockUpdate+0xc6>
  400b3c:	2b00      	cmp	r3, #0
  400b3e:	d00e      	beq.n	400b5e <SystemCoreClockUpdate+0xd6>
          break;
  400b40:	e00e      	b.n	400b60 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  400b42:	4b27      	ldr	r3, [pc, #156]	; (400be0 <SystemCoreClockUpdate+0x158>)
  400b44:	681b      	ldr	r3, [r3, #0]
  400b46:	005b      	lsls	r3, r3, #1
  400b48:	4a25      	ldr	r2, [pc, #148]	; (400be0 <SystemCoreClockUpdate+0x158>)
  400b4a:	6013      	str	r3, [r2, #0]
          break;
  400b4c:	e008      	b.n	400b60 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  400b4e:	4b24      	ldr	r3, [pc, #144]	; (400be0 <SystemCoreClockUpdate+0x158>)
  400b50:	681a      	ldr	r2, [r3, #0]
  400b52:	4613      	mov	r3, r2
  400b54:	005b      	lsls	r3, r3, #1
  400b56:	4413      	add	r3, r2
  400b58:	4a21      	ldr	r2, [pc, #132]	; (400be0 <SystemCoreClockUpdate+0x158>)
  400b5a:	6013      	str	r3, [r2, #0]
          break;
  400b5c:	e000      	b.n	400b60 <SystemCoreClockUpdate+0xd8>
          break;
  400b5e:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400b60:	4b1d      	ldr	r3, [pc, #116]	; (400bd8 <SystemCoreClockUpdate+0x150>)
  400b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b64:	f003 0303 	and.w	r3, r3, #3
  400b68:	2b02      	cmp	r3, #2
  400b6a:	d114      	bne.n	400b96 <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400b6c:	4b1a      	ldr	r3, [pc, #104]	; (400bd8 <SystemCoreClockUpdate+0x150>)
  400b6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  400b70:	0c1b      	lsrs	r3, r3, #16
  400b72:	f3c3 030a 	ubfx	r3, r3, #0, #11
  400b76:	3301      	adds	r3, #1
  400b78:	4a19      	ldr	r2, [pc, #100]	; (400be0 <SystemCoreClockUpdate+0x158>)
  400b7a:	6812      	ldr	r2, [r2, #0]
  400b7c:	fb02 f303 	mul.w	r3, r2, r3
  400b80:	4a17      	ldr	r2, [pc, #92]	; (400be0 <SystemCoreClockUpdate+0x158>)
  400b82:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400b84:	4b14      	ldr	r3, [pc, #80]	; (400bd8 <SystemCoreClockUpdate+0x150>)
  400b86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  400b88:	b2db      	uxtb	r3, r3
  400b8a:	4a15      	ldr	r2, [pc, #84]	; (400be0 <SystemCoreClockUpdate+0x158>)
  400b8c:	6812      	ldr	r2, [r2, #0]
  400b8e:	fbb2 f3f3 	udiv	r3, r2, r3
  400b92:	4a13      	ldr	r2, [pc, #76]	; (400be0 <SystemCoreClockUpdate+0x158>)
  400b94:	6013      	str	r3, [r2, #0]
    break;
  400b96:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400b98:	4b0f      	ldr	r3, [pc, #60]	; (400bd8 <SystemCoreClockUpdate+0x150>)
  400b9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b9c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400ba0:	2b70      	cmp	r3, #112	; 0x70
  400ba2:	d108      	bne.n	400bb6 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  400ba4:	4b0e      	ldr	r3, [pc, #56]	; (400be0 <SystemCoreClockUpdate+0x158>)
  400ba6:	681b      	ldr	r3, [r3, #0]
  400ba8:	4a10      	ldr	r2, [pc, #64]	; (400bec <SystemCoreClockUpdate+0x164>)
  400baa:	fba2 2303 	umull	r2, r3, r2, r3
  400bae:	085b      	lsrs	r3, r3, #1
  400bb0:	4a0b      	ldr	r2, [pc, #44]	; (400be0 <SystemCoreClockUpdate+0x158>)
  400bb2:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  400bb4:	e00a      	b.n	400bcc <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400bb6:	4b08      	ldr	r3, [pc, #32]	; (400bd8 <SystemCoreClockUpdate+0x150>)
  400bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400bba:	091b      	lsrs	r3, r3, #4
  400bbc:	f003 0307 	and.w	r3, r3, #7
  400bc0:	4a07      	ldr	r2, [pc, #28]	; (400be0 <SystemCoreClockUpdate+0x158>)
  400bc2:	6812      	ldr	r2, [r2, #0]
  400bc4:	fa22 f303 	lsr.w	r3, r2, r3
  400bc8:	4a05      	ldr	r2, [pc, #20]	; (400be0 <SystemCoreClockUpdate+0x158>)
  400bca:	6013      	str	r3, [r2, #0]
}
  400bcc:	bf00      	nop
  400bce:	46bd      	mov	sp, r7
  400bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bd4:	4770      	bx	lr
  400bd6:	bf00      	nop
  400bd8:	400e0600 	.word	0x400e0600
  400bdc:	400e1810 	.word	0x400e1810
  400be0:	2040000c 	.word	0x2040000c
  400be4:	00b71b00 	.word	0x00b71b00
  400be8:	003d0900 	.word	0x003d0900
  400bec:	aaaaaaab 	.word	0xaaaaaaab

00400bf0 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  400bf0:	b480      	push	{r7}
  400bf2:	b083      	sub	sp, #12
  400bf4:	af00      	add	r7, sp, #0
  400bf6:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  400bf8:	687b      	ldr	r3, [r7, #4]
  400bfa:	4a19      	ldr	r2, [pc, #100]	; (400c60 <system_init_flash+0x70>)
  400bfc:	4293      	cmp	r3, r2
  400bfe:	d804      	bhi.n	400c0a <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400c00:	4b18      	ldr	r3, [pc, #96]	; (400c64 <system_init_flash+0x74>)
  400c02:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400c06:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  400c08:	e023      	b.n	400c52 <system_init_flash+0x62>
    if (ul_clk < CHIP_FREQ_FWS_1)
  400c0a:	687b      	ldr	r3, [r7, #4]
  400c0c:	4a16      	ldr	r2, [pc, #88]	; (400c68 <system_init_flash+0x78>)
  400c0e:	4293      	cmp	r3, r2
  400c10:	d803      	bhi.n	400c1a <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400c12:	4b14      	ldr	r3, [pc, #80]	; (400c64 <system_init_flash+0x74>)
  400c14:	4a15      	ldr	r2, [pc, #84]	; (400c6c <system_init_flash+0x7c>)
  400c16:	601a      	str	r2, [r3, #0]
}
  400c18:	e01b      	b.n	400c52 <system_init_flash+0x62>
      if (ul_clk < CHIP_FREQ_FWS_2)
  400c1a:	687b      	ldr	r3, [r7, #4]
  400c1c:	4a14      	ldr	r2, [pc, #80]	; (400c70 <system_init_flash+0x80>)
  400c1e:	4293      	cmp	r3, r2
  400c20:	d803      	bhi.n	400c2a <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400c22:	4b10      	ldr	r3, [pc, #64]	; (400c64 <system_init_flash+0x74>)
  400c24:	4a13      	ldr	r2, [pc, #76]	; (400c74 <system_init_flash+0x84>)
  400c26:	601a      	str	r2, [r3, #0]
}
  400c28:	e013      	b.n	400c52 <system_init_flash+0x62>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  400c2a:	687b      	ldr	r3, [r7, #4]
  400c2c:	4a12      	ldr	r2, [pc, #72]	; (400c78 <system_init_flash+0x88>)
  400c2e:	4293      	cmp	r3, r2
  400c30:	d803      	bhi.n	400c3a <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400c32:	4b0c      	ldr	r3, [pc, #48]	; (400c64 <system_init_flash+0x74>)
  400c34:	4a11      	ldr	r2, [pc, #68]	; (400c7c <system_init_flash+0x8c>)
  400c36:	601a      	str	r2, [r3, #0]
}
  400c38:	e00b      	b.n	400c52 <system_init_flash+0x62>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  400c3a:	687b      	ldr	r3, [r7, #4]
  400c3c:	4a10      	ldr	r2, [pc, #64]	; (400c80 <system_init_flash+0x90>)
  400c3e:	4293      	cmp	r3, r2
  400c40:	d804      	bhi.n	400c4c <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400c42:	4b08      	ldr	r3, [pc, #32]	; (400c64 <system_init_flash+0x74>)
  400c44:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  400c48:	601a      	str	r2, [r3, #0]
}
  400c4a:	e002      	b.n	400c52 <system_init_flash+0x62>
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400c4c:	4b05      	ldr	r3, [pc, #20]	; (400c64 <system_init_flash+0x74>)
  400c4e:	4a0d      	ldr	r2, [pc, #52]	; (400c84 <system_init_flash+0x94>)
  400c50:	601a      	str	r2, [r3, #0]
}
  400c52:	bf00      	nop
  400c54:	370c      	adds	r7, #12
  400c56:	46bd      	mov	sp, r7
  400c58:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c5c:	4770      	bx	lr
  400c5e:	bf00      	nop
  400c60:	01312cff 	.word	0x01312cff
  400c64:	400e0c00 	.word	0x400e0c00
  400c68:	026259ff 	.word	0x026259ff
  400c6c:	04000100 	.word	0x04000100
  400c70:	039386ff 	.word	0x039386ff
  400c74:	04000200 	.word	0x04000200
  400c78:	04c4b3ff 	.word	0x04c4b3ff
  400c7c:	04000300 	.word	0x04000300
  400c80:	05f5e0ff 	.word	0x05f5e0ff
  400c84:	04000500 	.word	0x04000500

00400c88 <osc_get_rate>:
{
  400c88:	b480      	push	{r7}
  400c8a:	b083      	sub	sp, #12
  400c8c:	af00      	add	r7, sp, #0
  400c8e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400c90:	687b      	ldr	r3, [r7, #4]
  400c92:	2b07      	cmp	r3, #7
  400c94:	d825      	bhi.n	400ce2 <osc_get_rate+0x5a>
  400c96:	a201      	add	r2, pc, #4	; (adr r2, 400c9c <osc_get_rate+0x14>)
  400c98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400c9c:	00400cbd 	.word	0x00400cbd
  400ca0:	00400cc3 	.word	0x00400cc3
  400ca4:	00400cc9 	.word	0x00400cc9
  400ca8:	00400ccf 	.word	0x00400ccf
  400cac:	00400cd3 	.word	0x00400cd3
  400cb0:	00400cd7 	.word	0x00400cd7
  400cb4:	00400cdb 	.word	0x00400cdb
  400cb8:	00400cdf 	.word	0x00400cdf
		return OSC_SLCK_32K_RC_HZ;
  400cbc:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400cc0:	e010      	b.n	400ce4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  400cc2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400cc6:	e00d      	b.n	400ce4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  400cc8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400ccc:	e00a      	b.n	400ce4 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  400cce:	4b08      	ldr	r3, [pc, #32]	; (400cf0 <osc_get_rate+0x68>)
  400cd0:	e008      	b.n	400ce4 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  400cd2:	4b08      	ldr	r3, [pc, #32]	; (400cf4 <osc_get_rate+0x6c>)
  400cd4:	e006      	b.n	400ce4 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  400cd6:	4b08      	ldr	r3, [pc, #32]	; (400cf8 <osc_get_rate+0x70>)
  400cd8:	e004      	b.n	400ce4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  400cda:	4b07      	ldr	r3, [pc, #28]	; (400cf8 <osc_get_rate+0x70>)
  400cdc:	e002      	b.n	400ce4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  400cde:	4b06      	ldr	r3, [pc, #24]	; (400cf8 <osc_get_rate+0x70>)
  400ce0:	e000      	b.n	400ce4 <osc_get_rate+0x5c>
	return 0;
  400ce2:	2300      	movs	r3, #0
}
  400ce4:	4618      	mov	r0, r3
  400ce6:	370c      	adds	r7, #12
  400ce8:	46bd      	mov	sp, r7
  400cea:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cee:	4770      	bx	lr
  400cf0:	003d0900 	.word	0x003d0900
  400cf4:	007a1200 	.word	0x007a1200
  400cf8:	00b71b00 	.word	0x00b71b00

00400cfc <sysclk_get_main_hz>:
{
  400cfc:	b580      	push	{r7, lr}
  400cfe:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  400d00:	2006      	movs	r0, #6
  400d02:	4b05      	ldr	r3, [pc, #20]	; (400d18 <sysclk_get_main_hz+0x1c>)
  400d04:	4798      	blx	r3
  400d06:	4602      	mov	r2, r0
  400d08:	4613      	mov	r3, r2
  400d0a:	009b      	lsls	r3, r3, #2
  400d0c:	4413      	add	r3, r2
  400d0e:	009a      	lsls	r2, r3, #2
  400d10:	4413      	add	r3, r2
}
  400d12:	4618      	mov	r0, r3
  400d14:	bd80      	pop	{r7, pc}
  400d16:	bf00      	nop
  400d18:	00400c89 	.word	0x00400c89

00400d1c <sysclk_get_cpu_hz>:
{
  400d1c:	b580      	push	{r7, lr}
  400d1e:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  400d20:	4b02      	ldr	r3, [pc, #8]	; (400d2c <sysclk_get_cpu_hz+0x10>)
  400d22:	4798      	blx	r3
  400d24:	4603      	mov	r3, r0
}
  400d26:	4618      	mov	r0, r3
  400d28:	bd80      	pop	{r7, pc}
  400d2a:	bf00      	nop
  400d2c:	00400cfd 	.word	0x00400cfd

00400d30 <ledConfig>:
/************************************************************************/

/**
 * @Brief Inicializa o pino do LED
 */
void ledConfig(){
  400d30:	b480      	push	{r7}
  400d32:	af00      	add	r7, sp, #0
	//Ativa o clock do PIOA, PIOB, PIOC
	PMC->PMC_PCER0=(LED_PIO_ID);
  400d34:	4b09      	ldr	r3, [pc, #36]	; (400d5c <ledConfig+0x2c>)
  400d36:	220c      	movs	r2, #12
  400d38:	611a      	str	r2, [r3, #16]
	
	//define os pinos dos leds como pinos de sada
	LED_PIO->PIO_OER=(LED_PIN_MASK);
  400d3a:	4b09      	ldr	r3, [pc, #36]	; (400d60 <ledConfig+0x30>)
  400d3c:	f44f 7280 	mov.w	r2, #256	; 0x100
  400d40:	611a      	str	r2, [r3, #16]
	
	//define o comando para os PIO's e no para outro perifrico
	LED_PIO->PIO_PER=(LED_PIN_MASK);
  400d42:	4b07      	ldr	r3, [pc, #28]	; (400d60 <ledConfig+0x30>)
  400d44:	f44f 7280 	mov.w	r2, #256	; 0x100
  400d48:	601a      	str	r2, [r3, #0]
	
	//define a saida em nvel alto
	LED_PIO->PIO_CODR=(LED_PIN_MASK);
  400d4a:	4b05      	ldr	r3, [pc, #20]	; (400d60 <ledConfig+0x30>)
  400d4c:	f44f 7280 	mov.w	r2, #256	; 0x100
  400d50:	635a      	str	r2, [r3, #52]	; 0x34
}
  400d52:	bf00      	nop
  400d54:	46bd      	mov	sp, r7
  400d56:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d5a:	4770      	bx	lr
  400d5c:	400e0600 	.word	0x400e0600
  400d60:	400e1200 	.word	0x400e1200

00400d64 <motorConfig>:

/**
 * @Brief Inicializa o pino do LED
 */
void motorConfig(){
  400d64:	b480      	push	{r7}
  400d66:	af00      	add	r7, sp, #0
	//Ativa o clock do PIOA, PIOB, PIOD
	PMC->PMC_PCER0=(IN1_PIO_ID);
  400d68:	4b1b      	ldr	r3, [pc, #108]	; (400dd8 <motorConfig+0x74>)
  400d6a:	2210      	movs	r2, #16
  400d6c:	611a      	str	r2, [r3, #16]
	PMC->PMC_PCER0=(IN2_PIO_ID);
  400d6e:	4b1a      	ldr	r3, [pc, #104]	; (400dd8 <motorConfig+0x74>)
  400d70:	220b      	movs	r2, #11
  400d72:	611a      	str	r2, [r3, #16]
	PMC->PMC_PCER0=(IN3_PIO_ID);
  400d74:	4b18      	ldr	r3, [pc, #96]	; (400dd8 <motorConfig+0x74>)
  400d76:	220a      	movs	r2, #10
  400d78:	611a      	str	r2, [r3, #16]
	
	//define os pinos dos Indutores como pinos de sada
	IN1_PIO->PIO_OER=(IN1_PIN_MASK);
  400d7a:	4b18      	ldr	r3, [pc, #96]	; (400ddc <motorConfig+0x78>)
  400d7c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400d80:	611a      	str	r2, [r3, #16]
	IN2_PIO->PIO_OER=(IN2_PIN_MASK);
  400d82:	4b17      	ldr	r3, [pc, #92]	; (400de0 <motorConfig+0x7c>)
  400d84:	2201      	movs	r2, #1
  400d86:	611a      	str	r2, [r3, #16]
	IN3_PIO->PIO_OER=(IN3_PIN_MASK);
  400d88:	4b16      	ldr	r3, [pc, #88]	; (400de4 <motorConfig+0x80>)
  400d8a:	2208      	movs	r2, #8
  400d8c:	611a      	str	r2, [r3, #16]
	IN4_PIO->PIO_OER=(IN4_PIN_MASK);
  400d8e:	4b13      	ldr	r3, [pc, #76]	; (400ddc <motorConfig+0x78>)
  400d90:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400d94:	611a      	str	r2, [r3, #16]
	
	//define o comando para os PIO's e no para outro perifrico
	IN1_PIO->PIO_PER=(IN1_PIN_MASK);
  400d96:	4b11      	ldr	r3, [pc, #68]	; (400ddc <motorConfig+0x78>)
  400d98:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400d9c:	601a      	str	r2, [r3, #0]
	IN2_PIO->PIO_PER=(IN2_PIN_MASK);
  400d9e:	4b10      	ldr	r3, [pc, #64]	; (400de0 <motorConfig+0x7c>)
  400da0:	2201      	movs	r2, #1
  400da2:	601a      	str	r2, [r3, #0]
	IN3_PIO->PIO_PER=(IN3_PIN_MASK);
  400da4:	4b0f      	ldr	r3, [pc, #60]	; (400de4 <motorConfig+0x80>)
  400da6:	2208      	movs	r2, #8
  400da8:	601a      	str	r2, [r3, #0]
	IN4_PIO->PIO_PER=(IN4_PIN_MASK);
  400daa:	4b0c      	ldr	r3, [pc, #48]	; (400ddc <motorConfig+0x78>)
  400dac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400db0:	601a      	str	r2, [r3, #0]
	
	//define a saida em nvel baixo
	IN1_PIO->PIO_CODR=(IN1_PIN_MASK);
  400db2:	4b0a      	ldr	r3, [pc, #40]	; (400ddc <motorConfig+0x78>)
  400db4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400db8:	635a      	str	r2, [r3, #52]	; 0x34
	IN2_PIO->PIO_CODR=(IN2_PIN_MASK);
  400dba:	4b09      	ldr	r3, [pc, #36]	; (400de0 <motorConfig+0x7c>)
  400dbc:	2201      	movs	r2, #1
  400dbe:	635a      	str	r2, [r3, #52]	; 0x34
	IN3_PIO->PIO_CODR=(IN3_PIN_MASK);
  400dc0:	4b08      	ldr	r3, [pc, #32]	; (400de4 <motorConfig+0x80>)
  400dc2:	2208      	movs	r2, #8
  400dc4:	635a      	str	r2, [r3, #52]	; 0x34
	IN4_PIO->PIO_CODR=(IN4_PIN_MASK);
  400dc6:	4b05      	ldr	r3, [pc, #20]	; (400ddc <motorConfig+0x78>)
  400dc8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400dcc:	635a      	str	r2, [r3, #52]	; 0x34
}
  400dce:	bf00      	nop
  400dd0:	46bd      	mov	sp, r7
  400dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400dd6:	4770      	bx	lr
  400dd8:	400e0600 	.word	0x400e0600
  400ddc:	400e1400 	.word	0x400e1400
  400de0:	400e1000 	.word	0x400e1000
  400de4:	400e0e00 	.word	0x400e0e00

00400de8 <sensConfig>:

void sensConfig(){
  400de8:	b480      	push	{r7}
  400dea:	af00      	add	r7, sp, #0

	//ativa o clock do PIOA
	PMC->PMC_PCER0=(1 << SENSOR_PIO_ID);
  400dec:	4b08      	ldr	r3, [pc, #32]	; (400e10 <sensConfig+0x28>)
  400dee:	f44f 6280 	mov.w	r2, #1024	; 0x400
  400df2:	611a      	str	r2, [r3, #16]

	
	//define o pino dos botes como entrada
	SENSOR_PIO->PIO_ODR=(SENSOR_PIN_MASK);
  400df4:	4b07      	ldr	r3, [pc, #28]	; (400e14 <sensConfig+0x2c>)
  400df6:	2201      	movs	r2, #1
  400df8:	615a      	str	r2, [r3, #20]
	
	//define o comando para os PIO's e no para outro perifrico
	SENSOR_PIO->PIO_PER=(SENSOR_PIN_MASK);
  400dfa:	4b06      	ldr	r3, [pc, #24]	; (400e14 <sensConfig+0x2c>)
  400dfc:	2201      	movs	r2, #1
  400dfe:	601a      	str	r2, [r3, #0]
	
	//ativa o Pull-up dos sensor, ou seja conecta ao vcc e a um resistor
	SENSOR_PIO->PIO_PUER=(SENSOR_PIN_MASK);
  400e00:	4b04      	ldr	r3, [pc, #16]	; (400e14 <sensConfig+0x2c>)
  400e02:	2201      	movs	r2, #1
  400e04:	665a      	str	r2, [r3, #100]	; 0x64
	//ativa o clock perifrico
	//BUTTON_PIO->PIO_IFSCER=(BUTTON_PIN_MASK);
	
	//define a frequncia do debouncing
	//BUTTON_PIO->PIO_SCDR=BUT_DEBOUNCING_VALUE;
}
  400e06:	bf00      	nop
  400e08:	46bd      	mov	sp, r7
  400e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e0e:	4770      	bx	lr
  400e10:	400e0600 	.word	0x400e0600
  400e14:	400e0e00 	.word	0x400e0e00

00400e18 <main>:

/************************************************************************/
/* Main                                                                 */
/************************************************************************/
int main(void)
{
  400e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400e1c:	b087      	sub	sp, #28
  400e1e:	af00      	add	r7, sp, #0

	/************************************************************************/
	/* Inicializao bsica do uC                                           */
	/************************************************************************/
	sysclk_init();
  400e20:	4b7b      	ldr	r3, [pc, #492]	; (401010 <main+0x1f8>)
  400e22:	4798      	blx	r3
	WDT->WDT_MR = WDT_MR_WDDIS;
  400e24:	4b7b      	ldr	r3, [pc, #492]	; (401014 <main+0x1fc>)
  400e26:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400e2a:	605a      	str	r2, [r3, #4]
	/************************************************************************/
	/* Inicializa perifericos                                               */
	/************************************************************************/
	
	//Configura o LED
	ledConfig();
  400e2c:	4b7a      	ldr	r3, [pc, #488]	; (401018 <main+0x200>)
  400e2e:	4798      	blx	r3
	
	// Configura motor em modo sada
	motorConfig();
  400e30:	4b7a      	ldr	r3, [pc, #488]	; (40101c <main+0x204>)
  400e32:	4798      	blx	r3

	// Configura sensor
	sensConfig();
  400e34:	4b7a      	ldr	r3, [pc, #488]	; (401020 <main+0x208>)
  400e36:	4798      	blx	r3
		//delay_ms(DELAY);
		
		
	
		//checa se h presena
		if(SENSOR_PIO->PIO_PDSR & (SENSOR_PIN_MASK)){
  400e38:	4b7a      	ldr	r3, [pc, #488]	; (401024 <main+0x20c>)
  400e3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  400e3c:	f003 0301 	and.w	r3, r3, #1
  400e40:	2b00      	cmp	r3, #0
  400e42:	f000 80df 	beq.w	401004 <main+0x1ec>
			LED_PIO->PIO_SODR = LED_PIN_MASK;
  400e46:	4b78      	ldr	r3, [pc, #480]	; (401028 <main+0x210>)
  400e48:	f44f 7280 	mov.w	r2, #256	; 0x100
  400e4c:	631a      	str	r2, [r3, #48]	; 0x30
			for (int i = 0;i<=64;i++){
  400e4e:	2300      	movs	r3, #0
  400e50:	617b      	str	r3, [r7, #20]
  400e52:	e0d2      	b.n	400ffa <main+0x1e2>
				IN4_PIO->PIO_CODR = IN4_PIN_MASK;
  400e54:	4b75      	ldr	r3, [pc, #468]	; (40102c <main+0x214>)
  400e56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400e5a:	635a      	str	r2, [r3, #52]	; 0x34

				IN1_PIO->PIO_SODR = IN1_PIN_MASK;
  400e5c:	4b73      	ldr	r3, [pc, #460]	; (40102c <main+0x214>)
  400e5e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400e62:	631a      	str	r2, [r3, #48]	; 0x30
				
				delay_ms(DELAY);
  400e64:	4b72      	ldr	r3, [pc, #456]	; (401030 <main+0x218>)
  400e66:	4798      	blx	r3
  400e68:	4603      	mov	r3, r0
  400e6a:	4619      	mov	r1, r3
  400e6c:	f04f 0200 	mov.w	r2, #0
  400e70:	460b      	mov	r3, r1
  400e72:	4614      	mov	r4, r2
  400e74:	00a0      	lsls	r0, r4, #2
  400e76:	60f8      	str	r0, [r7, #12]
  400e78:	68f8      	ldr	r0, [r7, #12]
  400e7a:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  400e7e:	60f8      	str	r0, [r7, #12]
  400e80:	009b      	lsls	r3, r3, #2
  400e82:	60bb      	str	r3, [r7, #8]
  400e84:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
  400e88:	185b      	adds	r3, r3, r1
  400e8a:	eb44 0402 	adc.w	r4, r4, r2
  400e8e:	18db      	adds	r3, r3, r3
  400e90:	eb44 0404 	adc.w	r4, r4, r4
  400e94:	4619      	mov	r1, r3
  400e96:	4622      	mov	r2, r4
  400e98:	f241 732b 	movw	r3, #5931	; 0x172b
  400e9c:	f04f 0400 	mov.w	r4, #0
  400ea0:	18cd      	adds	r5, r1, r3
  400ea2:	eb42 0604 	adc.w	r6, r2, r4
  400ea6:	4628      	mov	r0, r5
  400ea8:	4631      	mov	r1, r6
  400eaa:	4c62      	ldr	r4, [pc, #392]	; (401034 <main+0x21c>)
  400eac:	f241 722c 	movw	r2, #5932	; 0x172c
  400eb0:	f04f 0300 	mov.w	r3, #0
  400eb4:	47a0      	blx	r4
  400eb6:	4603      	mov	r3, r0
  400eb8:	460c      	mov	r4, r1
  400eba:	4618      	mov	r0, r3
  400ebc:	4b5e      	ldr	r3, [pc, #376]	; (401038 <main+0x220>)
  400ebe:	4798      	blx	r3
				
				IN1_PIO->PIO_CODR = IN1_PIN_MASK;
  400ec0:	4b5a      	ldr	r3, [pc, #360]	; (40102c <main+0x214>)
  400ec2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400ec6:	635a      	str	r2, [r3, #52]	; 0x34
				
				IN2_PIO->PIO_SODR = IN2_PIN_MASK;
  400ec8:	4b5c      	ldr	r3, [pc, #368]	; (40103c <main+0x224>)
  400eca:	2201      	movs	r2, #1
  400ecc:	631a      	str	r2, [r3, #48]	; 0x30
				
				delay_ms(DELAY);
  400ece:	4b58      	ldr	r3, [pc, #352]	; (401030 <main+0x218>)
  400ed0:	4798      	blx	r3
  400ed2:	4603      	mov	r3, r0
  400ed4:	4619      	mov	r1, r3
  400ed6:	f04f 0200 	mov.w	r2, #0
  400eda:	460b      	mov	r3, r1
  400edc:	4614      	mov	r4, r2
  400ede:	ea4f 0984 	mov.w	r9, r4, lsl #2
  400ee2:	ea49 7993 	orr.w	r9, r9, r3, lsr #30
  400ee6:	ea4f 0883 	mov.w	r8, r3, lsl #2
  400eea:	4643      	mov	r3, r8
  400eec:	464c      	mov	r4, r9
  400eee:	185b      	adds	r3, r3, r1
  400ef0:	eb44 0402 	adc.w	r4, r4, r2
  400ef4:	18db      	adds	r3, r3, r3
  400ef6:	eb44 0404 	adc.w	r4, r4, r4
  400efa:	4619      	mov	r1, r3
  400efc:	4622      	mov	r2, r4
  400efe:	f241 732b 	movw	r3, #5931	; 0x172b
  400f02:	f04f 0400 	mov.w	r4, #0
  400f06:	18cd      	adds	r5, r1, r3
  400f08:	eb42 0604 	adc.w	r6, r2, r4
  400f0c:	4628      	mov	r0, r5
  400f0e:	4631      	mov	r1, r6
  400f10:	4c48      	ldr	r4, [pc, #288]	; (401034 <main+0x21c>)
  400f12:	f241 722c 	movw	r2, #5932	; 0x172c
  400f16:	f04f 0300 	mov.w	r3, #0
  400f1a:	47a0      	blx	r4
  400f1c:	4603      	mov	r3, r0
  400f1e:	460c      	mov	r4, r1
  400f20:	4618      	mov	r0, r3
  400f22:	4b45      	ldr	r3, [pc, #276]	; (401038 <main+0x220>)
  400f24:	4798      	blx	r3
				
				IN2_PIO->PIO_CODR = IN2_PIN_MASK;
  400f26:	4b45      	ldr	r3, [pc, #276]	; (40103c <main+0x224>)
  400f28:	2201      	movs	r2, #1
  400f2a:	635a      	str	r2, [r3, #52]	; 0x34
				
				IN3_PIO->PIO_SODR = IN3_PIN_MASK;
  400f2c:	4b3d      	ldr	r3, [pc, #244]	; (401024 <main+0x20c>)
  400f2e:	2208      	movs	r2, #8
  400f30:	631a      	str	r2, [r3, #48]	; 0x30
				
				delay_ms(DELAY);
  400f32:	4b3f      	ldr	r3, [pc, #252]	; (401030 <main+0x218>)
  400f34:	4798      	blx	r3
  400f36:	4603      	mov	r3, r0
  400f38:	4619      	mov	r1, r3
  400f3a:	f04f 0200 	mov.w	r2, #0
  400f3e:	460b      	mov	r3, r1
  400f40:	4614      	mov	r4, r2
  400f42:	ea4f 0b84 	mov.w	fp, r4, lsl #2
  400f46:	ea4b 7b93 	orr.w	fp, fp, r3, lsr #30
  400f4a:	ea4f 0a83 	mov.w	sl, r3, lsl #2
  400f4e:	4653      	mov	r3, sl
  400f50:	465c      	mov	r4, fp
  400f52:	185b      	adds	r3, r3, r1
  400f54:	eb44 0402 	adc.w	r4, r4, r2
  400f58:	18db      	adds	r3, r3, r3
  400f5a:	eb44 0404 	adc.w	r4, r4, r4
  400f5e:	4619      	mov	r1, r3
  400f60:	4622      	mov	r2, r4
  400f62:	f241 732b 	movw	r3, #5931	; 0x172b
  400f66:	f04f 0400 	mov.w	r4, #0
  400f6a:	18cd      	adds	r5, r1, r3
  400f6c:	eb42 0604 	adc.w	r6, r2, r4
  400f70:	4628      	mov	r0, r5
  400f72:	4631      	mov	r1, r6
  400f74:	4c2f      	ldr	r4, [pc, #188]	; (401034 <main+0x21c>)
  400f76:	f241 722c 	movw	r2, #5932	; 0x172c
  400f7a:	f04f 0300 	mov.w	r3, #0
  400f7e:	47a0      	blx	r4
  400f80:	4603      	mov	r3, r0
  400f82:	460c      	mov	r4, r1
  400f84:	4618      	mov	r0, r3
  400f86:	4b2c      	ldr	r3, [pc, #176]	; (401038 <main+0x220>)
  400f88:	4798      	blx	r3
				
				IN3_PIO->PIO_CODR = IN3_PIN_MASK;
  400f8a:	4b26      	ldr	r3, [pc, #152]	; (401024 <main+0x20c>)
  400f8c:	2208      	movs	r2, #8
  400f8e:	635a      	str	r2, [r3, #52]	; 0x34
				
				IN4_PIO->PIO_SODR = IN4_PIN_MASK;
  400f90:	4b26      	ldr	r3, [pc, #152]	; (40102c <main+0x214>)
  400f92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400f96:	631a      	str	r2, [r3, #48]	; 0x30
				
				delay_ms(DELAY);
  400f98:	4b25      	ldr	r3, [pc, #148]	; (401030 <main+0x218>)
  400f9a:	4798      	blx	r3
  400f9c:	4603      	mov	r3, r0
  400f9e:	4619      	mov	r1, r3
  400fa0:	f04f 0200 	mov.w	r2, #0
  400fa4:	460b      	mov	r3, r1
  400fa6:	4614      	mov	r4, r2
  400fa8:	00a0      	lsls	r0, r4, #2
  400faa:	6078      	str	r0, [r7, #4]
  400fac:	6878      	ldr	r0, [r7, #4]
  400fae:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  400fb2:	6078      	str	r0, [r7, #4]
  400fb4:	009b      	lsls	r3, r3, #2
  400fb6:	603b      	str	r3, [r7, #0]
  400fb8:	e9d7 3400 	ldrd	r3, r4, [r7]
  400fbc:	185b      	adds	r3, r3, r1
  400fbe:	eb44 0402 	adc.w	r4, r4, r2
  400fc2:	18db      	adds	r3, r3, r3
  400fc4:	eb44 0404 	adc.w	r4, r4, r4
  400fc8:	4619      	mov	r1, r3
  400fca:	4622      	mov	r2, r4
  400fcc:	f241 732b 	movw	r3, #5931	; 0x172b
  400fd0:	f04f 0400 	mov.w	r4, #0
  400fd4:	18cd      	adds	r5, r1, r3
  400fd6:	eb42 0604 	adc.w	r6, r2, r4
  400fda:	4628      	mov	r0, r5
  400fdc:	4631      	mov	r1, r6
  400fde:	4c15      	ldr	r4, [pc, #84]	; (401034 <main+0x21c>)
  400fe0:	f241 722c 	movw	r2, #5932	; 0x172c
  400fe4:	f04f 0300 	mov.w	r3, #0
  400fe8:	47a0      	blx	r4
  400fea:	4603      	mov	r3, r0
  400fec:	460c      	mov	r4, r1
  400fee:	4618      	mov	r0, r3
  400ff0:	4b11      	ldr	r3, [pc, #68]	; (401038 <main+0x220>)
  400ff2:	4798      	blx	r3
			for (int i = 0;i<=64;i++){
  400ff4:	697b      	ldr	r3, [r7, #20]
  400ff6:	3301      	adds	r3, #1
  400ff8:	617b      	str	r3, [r7, #20]
  400ffa:	697b      	ldr	r3, [r7, #20]
  400ffc:	2b40      	cmp	r3, #64	; 0x40
  400ffe:	f77f af29 	ble.w	400e54 <main+0x3c>
  401002:	e719      	b.n	400e38 <main+0x20>
			}
		}
		else{
			LED_PIO->PIO_CODR = LED_PIN_MASK;
  401004:	4b08      	ldr	r3, [pc, #32]	; (401028 <main+0x210>)
  401006:	f44f 7280 	mov.w	r2, #256	; 0x100
  40100a:	635a      	str	r2, [r3, #52]	; 0x34
		if(SENSOR_PIO->PIO_PDSR & (SENSOR_PIN_MASK)){
  40100c:	e714      	b.n	400e38 <main+0x20>
  40100e:	bf00      	nop
  401010:	004004ad 	.word	0x004004ad
  401014:	400e1850 	.word	0x400e1850
  401018:	00400d31 	.word	0x00400d31
  40101c:	00400d65 	.word	0x00400d65
  401020:	00400de9 	.word	0x00400de9
  401024:	400e0e00 	.word	0x400e0e00
  401028:	400e1200 	.word	0x400e1200
  40102c:	400e1400 	.word	0x400e1400
  401030:	00400d1d 	.word	0x00400d1d
  401034:	00401041 	.word	0x00401041
  401038:	20400001 	.word	0x20400001
  40103c:	400e1000 	.word	0x400e1000

00401040 <__aeabi_uldivmod>:
  401040:	b953      	cbnz	r3, 401058 <__aeabi_uldivmod+0x18>
  401042:	b94a      	cbnz	r2, 401058 <__aeabi_uldivmod+0x18>
  401044:	2900      	cmp	r1, #0
  401046:	bf08      	it	eq
  401048:	2800      	cmpeq	r0, #0
  40104a:	bf1c      	itt	ne
  40104c:	f04f 31ff 	movne.w	r1, #4294967295
  401050:	f04f 30ff 	movne.w	r0, #4294967295
  401054:	f000 b97a 	b.w	40134c <__aeabi_idiv0>
  401058:	f1ad 0c08 	sub.w	ip, sp, #8
  40105c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  401060:	f000 f806 	bl	401070 <__udivmoddi4>
  401064:	f8dd e004 	ldr.w	lr, [sp, #4]
  401068:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40106c:	b004      	add	sp, #16
  40106e:	4770      	bx	lr

00401070 <__udivmoddi4>:
  401070:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401074:	468c      	mov	ip, r1
  401076:	460d      	mov	r5, r1
  401078:	4604      	mov	r4, r0
  40107a:	9e08      	ldr	r6, [sp, #32]
  40107c:	2b00      	cmp	r3, #0
  40107e:	d151      	bne.n	401124 <__udivmoddi4+0xb4>
  401080:	428a      	cmp	r2, r1
  401082:	4617      	mov	r7, r2
  401084:	d96d      	bls.n	401162 <__udivmoddi4+0xf2>
  401086:	fab2 fe82 	clz	lr, r2
  40108a:	f1be 0f00 	cmp.w	lr, #0
  40108e:	d00b      	beq.n	4010a8 <__udivmoddi4+0x38>
  401090:	f1ce 0c20 	rsb	ip, lr, #32
  401094:	fa01 f50e 	lsl.w	r5, r1, lr
  401098:	fa20 fc0c 	lsr.w	ip, r0, ip
  40109c:	fa02 f70e 	lsl.w	r7, r2, lr
  4010a0:	ea4c 0c05 	orr.w	ip, ip, r5
  4010a4:	fa00 f40e 	lsl.w	r4, r0, lr
  4010a8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4010ac:	0c25      	lsrs	r5, r4, #16
  4010ae:	fbbc f8fa 	udiv	r8, ip, sl
  4010b2:	fa1f f987 	uxth.w	r9, r7
  4010b6:	fb0a cc18 	mls	ip, sl, r8, ip
  4010ba:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4010be:	fb08 f309 	mul.w	r3, r8, r9
  4010c2:	42ab      	cmp	r3, r5
  4010c4:	d90a      	bls.n	4010dc <__udivmoddi4+0x6c>
  4010c6:	19ed      	adds	r5, r5, r7
  4010c8:	f108 32ff 	add.w	r2, r8, #4294967295
  4010cc:	f080 8123 	bcs.w	401316 <__udivmoddi4+0x2a6>
  4010d0:	42ab      	cmp	r3, r5
  4010d2:	f240 8120 	bls.w	401316 <__udivmoddi4+0x2a6>
  4010d6:	f1a8 0802 	sub.w	r8, r8, #2
  4010da:	443d      	add	r5, r7
  4010dc:	1aed      	subs	r5, r5, r3
  4010de:	b2a4      	uxth	r4, r4
  4010e0:	fbb5 f0fa 	udiv	r0, r5, sl
  4010e4:	fb0a 5510 	mls	r5, sl, r0, r5
  4010e8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4010ec:	fb00 f909 	mul.w	r9, r0, r9
  4010f0:	45a1      	cmp	r9, r4
  4010f2:	d909      	bls.n	401108 <__udivmoddi4+0x98>
  4010f4:	19e4      	adds	r4, r4, r7
  4010f6:	f100 33ff 	add.w	r3, r0, #4294967295
  4010fa:	f080 810a 	bcs.w	401312 <__udivmoddi4+0x2a2>
  4010fe:	45a1      	cmp	r9, r4
  401100:	f240 8107 	bls.w	401312 <__udivmoddi4+0x2a2>
  401104:	3802      	subs	r0, #2
  401106:	443c      	add	r4, r7
  401108:	eba4 0409 	sub.w	r4, r4, r9
  40110c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401110:	2100      	movs	r1, #0
  401112:	2e00      	cmp	r6, #0
  401114:	d061      	beq.n	4011da <__udivmoddi4+0x16a>
  401116:	fa24 f40e 	lsr.w	r4, r4, lr
  40111a:	2300      	movs	r3, #0
  40111c:	6034      	str	r4, [r6, #0]
  40111e:	6073      	str	r3, [r6, #4]
  401120:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401124:	428b      	cmp	r3, r1
  401126:	d907      	bls.n	401138 <__udivmoddi4+0xc8>
  401128:	2e00      	cmp	r6, #0
  40112a:	d054      	beq.n	4011d6 <__udivmoddi4+0x166>
  40112c:	2100      	movs	r1, #0
  40112e:	e886 0021 	stmia.w	r6, {r0, r5}
  401132:	4608      	mov	r0, r1
  401134:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401138:	fab3 f183 	clz	r1, r3
  40113c:	2900      	cmp	r1, #0
  40113e:	f040 808e 	bne.w	40125e <__udivmoddi4+0x1ee>
  401142:	42ab      	cmp	r3, r5
  401144:	d302      	bcc.n	40114c <__udivmoddi4+0xdc>
  401146:	4282      	cmp	r2, r0
  401148:	f200 80fa 	bhi.w	401340 <__udivmoddi4+0x2d0>
  40114c:	1a84      	subs	r4, r0, r2
  40114e:	eb65 0503 	sbc.w	r5, r5, r3
  401152:	2001      	movs	r0, #1
  401154:	46ac      	mov	ip, r5
  401156:	2e00      	cmp	r6, #0
  401158:	d03f      	beq.n	4011da <__udivmoddi4+0x16a>
  40115a:	e886 1010 	stmia.w	r6, {r4, ip}
  40115e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401162:	b912      	cbnz	r2, 40116a <__udivmoddi4+0xfa>
  401164:	2701      	movs	r7, #1
  401166:	fbb7 f7f2 	udiv	r7, r7, r2
  40116a:	fab7 fe87 	clz	lr, r7
  40116e:	f1be 0f00 	cmp.w	lr, #0
  401172:	d134      	bne.n	4011de <__udivmoddi4+0x16e>
  401174:	1beb      	subs	r3, r5, r7
  401176:	0c3a      	lsrs	r2, r7, #16
  401178:	fa1f fc87 	uxth.w	ip, r7
  40117c:	2101      	movs	r1, #1
  40117e:	fbb3 f8f2 	udiv	r8, r3, r2
  401182:	0c25      	lsrs	r5, r4, #16
  401184:	fb02 3318 	mls	r3, r2, r8, r3
  401188:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40118c:	fb0c f308 	mul.w	r3, ip, r8
  401190:	42ab      	cmp	r3, r5
  401192:	d907      	bls.n	4011a4 <__udivmoddi4+0x134>
  401194:	19ed      	adds	r5, r5, r7
  401196:	f108 30ff 	add.w	r0, r8, #4294967295
  40119a:	d202      	bcs.n	4011a2 <__udivmoddi4+0x132>
  40119c:	42ab      	cmp	r3, r5
  40119e:	f200 80d1 	bhi.w	401344 <__udivmoddi4+0x2d4>
  4011a2:	4680      	mov	r8, r0
  4011a4:	1aed      	subs	r5, r5, r3
  4011a6:	b2a3      	uxth	r3, r4
  4011a8:	fbb5 f0f2 	udiv	r0, r5, r2
  4011ac:	fb02 5510 	mls	r5, r2, r0, r5
  4011b0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4011b4:	fb0c fc00 	mul.w	ip, ip, r0
  4011b8:	45a4      	cmp	ip, r4
  4011ba:	d907      	bls.n	4011cc <__udivmoddi4+0x15c>
  4011bc:	19e4      	adds	r4, r4, r7
  4011be:	f100 33ff 	add.w	r3, r0, #4294967295
  4011c2:	d202      	bcs.n	4011ca <__udivmoddi4+0x15a>
  4011c4:	45a4      	cmp	ip, r4
  4011c6:	f200 80b8 	bhi.w	40133a <__udivmoddi4+0x2ca>
  4011ca:	4618      	mov	r0, r3
  4011cc:	eba4 040c 	sub.w	r4, r4, ip
  4011d0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4011d4:	e79d      	b.n	401112 <__udivmoddi4+0xa2>
  4011d6:	4631      	mov	r1, r6
  4011d8:	4630      	mov	r0, r6
  4011da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4011de:	f1ce 0420 	rsb	r4, lr, #32
  4011e2:	fa05 f30e 	lsl.w	r3, r5, lr
  4011e6:	fa07 f70e 	lsl.w	r7, r7, lr
  4011ea:	fa20 f804 	lsr.w	r8, r0, r4
  4011ee:	0c3a      	lsrs	r2, r7, #16
  4011f0:	fa25 f404 	lsr.w	r4, r5, r4
  4011f4:	ea48 0803 	orr.w	r8, r8, r3
  4011f8:	fbb4 f1f2 	udiv	r1, r4, r2
  4011fc:	ea4f 4518 	mov.w	r5, r8, lsr #16
  401200:	fb02 4411 	mls	r4, r2, r1, r4
  401204:	fa1f fc87 	uxth.w	ip, r7
  401208:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  40120c:	fb01 f30c 	mul.w	r3, r1, ip
  401210:	42ab      	cmp	r3, r5
  401212:	fa00 f40e 	lsl.w	r4, r0, lr
  401216:	d909      	bls.n	40122c <__udivmoddi4+0x1bc>
  401218:	19ed      	adds	r5, r5, r7
  40121a:	f101 30ff 	add.w	r0, r1, #4294967295
  40121e:	f080 808a 	bcs.w	401336 <__udivmoddi4+0x2c6>
  401222:	42ab      	cmp	r3, r5
  401224:	f240 8087 	bls.w	401336 <__udivmoddi4+0x2c6>
  401228:	3902      	subs	r1, #2
  40122a:	443d      	add	r5, r7
  40122c:	1aeb      	subs	r3, r5, r3
  40122e:	fa1f f588 	uxth.w	r5, r8
  401232:	fbb3 f0f2 	udiv	r0, r3, r2
  401236:	fb02 3310 	mls	r3, r2, r0, r3
  40123a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40123e:	fb00 f30c 	mul.w	r3, r0, ip
  401242:	42ab      	cmp	r3, r5
  401244:	d907      	bls.n	401256 <__udivmoddi4+0x1e6>
  401246:	19ed      	adds	r5, r5, r7
  401248:	f100 38ff 	add.w	r8, r0, #4294967295
  40124c:	d26f      	bcs.n	40132e <__udivmoddi4+0x2be>
  40124e:	42ab      	cmp	r3, r5
  401250:	d96d      	bls.n	40132e <__udivmoddi4+0x2be>
  401252:	3802      	subs	r0, #2
  401254:	443d      	add	r5, r7
  401256:	1aeb      	subs	r3, r5, r3
  401258:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  40125c:	e78f      	b.n	40117e <__udivmoddi4+0x10e>
  40125e:	f1c1 0720 	rsb	r7, r1, #32
  401262:	fa22 f807 	lsr.w	r8, r2, r7
  401266:	408b      	lsls	r3, r1
  401268:	fa05 f401 	lsl.w	r4, r5, r1
  40126c:	ea48 0303 	orr.w	r3, r8, r3
  401270:	fa20 fe07 	lsr.w	lr, r0, r7
  401274:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  401278:	40fd      	lsrs	r5, r7
  40127a:	ea4e 0e04 	orr.w	lr, lr, r4
  40127e:	fbb5 f9fc 	udiv	r9, r5, ip
  401282:	ea4f 441e 	mov.w	r4, lr, lsr #16
  401286:	fb0c 5519 	mls	r5, ip, r9, r5
  40128a:	fa1f f883 	uxth.w	r8, r3
  40128e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  401292:	fb09 f408 	mul.w	r4, r9, r8
  401296:	42ac      	cmp	r4, r5
  401298:	fa02 f201 	lsl.w	r2, r2, r1
  40129c:	fa00 fa01 	lsl.w	sl, r0, r1
  4012a0:	d908      	bls.n	4012b4 <__udivmoddi4+0x244>
  4012a2:	18ed      	adds	r5, r5, r3
  4012a4:	f109 30ff 	add.w	r0, r9, #4294967295
  4012a8:	d243      	bcs.n	401332 <__udivmoddi4+0x2c2>
  4012aa:	42ac      	cmp	r4, r5
  4012ac:	d941      	bls.n	401332 <__udivmoddi4+0x2c2>
  4012ae:	f1a9 0902 	sub.w	r9, r9, #2
  4012b2:	441d      	add	r5, r3
  4012b4:	1b2d      	subs	r5, r5, r4
  4012b6:	fa1f fe8e 	uxth.w	lr, lr
  4012ba:	fbb5 f0fc 	udiv	r0, r5, ip
  4012be:	fb0c 5510 	mls	r5, ip, r0, r5
  4012c2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4012c6:	fb00 f808 	mul.w	r8, r0, r8
  4012ca:	45a0      	cmp	r8, r4
  4012cc:	d907      	bls.n	4012de <__udivmoddi4+0x26e>
  4012ce:	18e4      	adds	r4, r4, r3
  4012d0:	f100 35ff 	add.w	r5, r0, #4294967295
  4012d4:	d229      	bcs.n	40132a <__udivmoddi4+0x2ba>
  4012d6:	45a0      	cmp	r8, r4
  4012d8:	d927      	bls.n	40132a <__udivmoddi4+0x2ba>
  4012da:	3802      	subs	r0, #2
  4012dc:	441c      	add	r4, r3
  4012de:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4012e2:	eba4 0408 	sub.w	r4, r4, r8
  4012e6:	fba0 8902 	umull	r8, r9, r0, r2
  4012ea:	454c      	cmp	r4, r9
  4012ec:	46c6      	mov	lr, r8
  4012ee:	464d      	mov	r5, r9
  4012f0:	d315      	bcc.n	40131e <__udivmoddi4+0x2ae>
  4012f2:	d012      	beq.n	40131a <__udivmoddi4+0x2aa>
  4012f4:	b156      	cbz	r6, 40130c <__udivmoddi4+0x29c>
  4012f6:	ebba 030e 	subs.w	r3, sl, lr
  4012fa:	eb64 0405 	sbc.w	r4, r4, r5
  4012fe:	fa04 f707 	lsl.w	r7, r4, r7
  401302:	40cb      	lsrs	r3, r1
  401304:	431f      	orrs	r7, r3
  401306:	40cc      	lsrs	r4, r1
  401308:	6037      	str	r7, [r6, #0]
  40130a:	6074      	str	r4, [r6, #4]
  40130c:	2100      	movs	r1, #0
  40130e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401312:	4618      	mov	r0, r3
  401314:	e6f8      	b.n	401108 <__udivmoddi4+0x98>
  401316:	4690      	mov	r8, r2
  401318:	e6e0      	b.n	4010dc <__udivmoddi4+0x6c>
  40131a:	45c2      	cmp	sl, r8
  40131c:	d2ea      	bcs.n	4012f4 <__udivmoddi4+0x284>
  40131e:	ebb8 0e02 	subs.w	lr, r8, r2
  401322:	eb69 0503 	sbc.w	r5, r9, r3
  401326:	3801      	subs	r0, #1
  401328:	e7e4      	b.n	4012f4 <__udivmoddi4+0x284>
  40132a:	4628      	mov	r0, r5
  40132c:	e7d7      	b.n	4012de <__udivmoddi4+0x26e>
  40132e:	4640      	mov	r0, r8
  401330:	e791      	b.n	401256 <__udivmoddi4+0x1e6>
  401332:	4681      	mov	r9, r0
  401334:	e7be      	b.n	4012b4 <__udivmoddi4+0x244>
  401336:	4601      	mov	r1, r0
  401338:	e778      	b.n	40122c <__udivmoddi4+0x1bc>
  40133a:	3802      	subs	r0, #2
  40133c:	443c      	add	r4, r7
  40133e:	e745      	b.n	4011cc <__udivmoddi4+0x15c>
  401340:	4608      	mov	r0, r1
  401342:	e708      	b.n	401156 <__udivmoddi4+0xe6>
  401344:	f1a8 0802 	sub.w	r8, r8, #2
  401348:	443d      	add	r5, r7
  40134a:	e72b      	b.n	4011a4 <__udivmoddi4+0x134>

0040134c <__aeabi_idiv0>:
  40134c:	4770      	bx	lr
  40134e:	bf00      	nop

00401350 <__libc_init_array>:
  401350:	b570      	push	{r4, r5, r6, lr}
  401352:	4e0f      	ldr	r6, [pc, #60]	; (401390 <__libc_init_array+0x40>)
  401354:	4d0f      	ldr	r5, [pc, #60]	; (401394 <__libc_init_array+0x44>)
  401356:	1b76      	subs	r6, r6, r5
  401358:	10b6      	asrs	r6, r6, #2
  40135a:	bf18      	it	ne
  40135c:	2400      	movne	r4, #0
  40135e:	d005      	beq.n	40136c <__libc_init_array+0x1c>
  401360:	3401      	adds	r4, #1
  401362:	f855 3b04 	ldr.w	r3, [r5], #4
  401366:	4798      	blx	r3
  401368:	42a6      	cmp	r6, r4
  40136a:	d1f9      	bne.n	401360 <__libc_init_array+0x10>
  40136c:	4e0a      	ldr	r6, [pc, #40]	; (401398 <__libc_init_array+0x48>)
  40136e:	4d0b      	ldr	r5, [pc, #44]	; (40139c <__libc_init_array+0x4c>)
  401370:	1b76      	subs	r6, r6, r5
  401372:	f000 f893 	bl	40149c <_init>
  401376:	10b6      	asrs	r6, r6, #2
  401378:	bf18      	it	ne
  40137a:	2400      	movne	r4, #0
  40137c:	d006      	beq.n	40138c <__libc_init_array+0x3c>
  40137e:	3401      	adds	r4, #1
  401380:	f855 3b04 	ldr.w	r3, [r5], #4
  401384:	4798      	blx	r3
  401386:	42a6      	cmp	r6, r4
  401388:	d1f9      	bne.n	40137e <__libc_init_array+0x2e>
  40138a:	bd70      	pop	{r4, r5, r6, pc}
  40138c:	bd70      	pop	{r4, r5, r6, pc}
  40138e:	bf00      	nop
  401390:	004014a8 	.word	0x004014a8
  401394:	004014a8 	.word	0x004014a8
  401398:	004014b0 	.word	0x004014b0
  40139c:	004014a8 	.word	0x004014a8

004013a0 <register_fini>:
  4013a0:	4b02      	ldr	r3, [pc, #8]	; (4013ac <register_fini+0xc>)
  4013a2:	b113      	cbz	r3, 4013aa <register_fini+0xa>
  4013a4:	4802      	ldr	r0, [pc, #8]	; (4013b0 <register_fini+0x10>)
  4013a6:	f000 b805 	b.w	4013b4 <atexit>
  4013aa:	4770      	bx	lr
  4013ac:	00000000 	.word	0x00000000
  4013b0:	004013c1 	.word	0x004013c1

004013b4 <atexit>:
  4013b4:	2300      	movs	r3, #0
  4013b6:	4601      	mov	r1, r0
  4013b8:	461a      	mov	r2, r3
  4013ba:	4618      	mov	r0, r3
  4013bc:	f000 b81a 	b.w	4013f4 <__register_exitproc>

004013c0 <__libc_fini_array>:
  4013c0:	b538      	push	{r3, r4, r5, lr}
  4013c2:	4c0a      	ldr	r4, [pc, #40]	; (4013ec <__libc_fini_array+0x2c>)
  4013c4:	4d0a      	ldr	r5, [pc, #40]	; (4013f0 <__libc_fini_array+0x30>)
  4013c6:	1b64      	subs	r4, r4, r5
  4013c8:	10a4      	asrs	r4, r4, #2
  4013ca:	d00a      	beq.n	4013e2 <__libc_fini_array+0x22>
  4013cc:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4013d0:	3b01      	subs	r3, #1
  4013d2:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4013d6:	3c01      	subs	r4, #1
  4013d8:	f855 3904 	ldr.w	r3, [r5], #-4
  4013dc:	4798      	blx	r3
  4013de:	2c00      	cmp	r4, #0
  4013e0:	d1f9      	bne.n	4013d6 <__libc_fini_array+0x16>
  4013e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4013e6:	f000 b863 	b.w	4014b0 <_fini>
  4013ea:	bf00      	nop
  4013ec:	004014c0 	.word	0x004014c0
  4013f0:	004014bc 	.word	0x004014bc

004013f4 <__register_exitproc>:
  4013f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4013f8:	4c25      	ldr	r4, [pc, #148]	; (401490 <__register_exitproc+0x9c>)
  4013fa:	6825      	ldr	r5, [r4, #0]
  4013fc:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  401400:	4606      	mov	r6, r0
  401402:	4688      	mov	r8, r1
  401404:	4692      	mov	sl, r2
  401406:	4699      	mov	r9, r3
  401408:	b3c4      	cbz	r4, 40147c <__register_exitproc+0x88>
  40140a:	6860      	ldr	r0, [r4, #4]
  40140c:	281f      	cmp	r0, #31
  40140e:	dc17      	bgt.n	401440 <__register_exitproc+0x4c>
  401410:	1c43      	adds	r3, r0, #1
  401412:	b176      	cbz	r6, 401432 <__register_exitproc+0x3e>
  401414:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  401418:	2201      	movs	r2, #1
  40141a:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  40141e:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  401422:	4082      	lsls	r2, r0
  401424:	4311      	orrs	r1, r2
  401426:	2e02      	cmp	r6, #2
  401428:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  40142c:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  401430:	d01e      	beq.n	401470 <__register_exitproc+0x7c>
  401432:	3002      	adds	r0, #2
  401434:	6063      	str	r3, [r4, #4]
  401436:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40143a:	2000      	movs	r0, #0
  40143c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401440:	4b14      	ldr	r3, [pc, #80]	; (401494 <__register_exitproc+0xa0>)
  401442:	b303      	cbz	r3, 401486 <__register_exitproc+0x92>
  401444:	f44f 70c8 	mov.w	r0, #400	; 0x190
  401448:	f3af 8000 	nop.w
  40144c:	4604      	mov	r4, r0
  40144e:	b1d0      	cbz	r0, 401486 <__register_exitproc+0x92>
  401450:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  401454:	2700      	movs	r7, #0
  401456:	e880 0088 	stmia.w	r0, {r3, r7}
  40145a:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40145e:	4638      	mov	r0, r7
  401460:	2301      	movs	r3, #1
  401462:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  401466:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40146a:	2e00      	cmp	r6, #0
  40146c:	d0e1      	beq.n	401432 <__register_exitproc+0x3e>
  40146e:	e7d1      	b.n	401414 <__register_exitproc+0x20>
  401470:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  401474:	430a      	orrs	r2, r1
  401476:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40147a:	e7da      	b.n	401432 <__register_exitproc+0x3e>
  40147c:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  401480:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  401484:	e7c1      	b.n	40140a <__register_exitproc+0x16>
  401486:	f04f 30ff 	mov.w	r0, #4294967295
  40148a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40148e:	bf00      	nop
  401490:	00401498 	.word	0x00401498
  401494:	00000000 	.word	0x00000000

00401498 <_global_impure_ptr>:
  401498:	20400010                                ..@ 

0040149c <_init>:
  40149c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40149e:	bf00      	nop
  4014a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4014a2:	bc08      	pop	{r3}
  4014a4:	469e      	mov	lr, r3
  4014a6:	4770      	bx	lr

004014a8 <__init_array_start>:
  4014a8:	004013a1 	.word	0x004013a1

004014ac <__frame_dummy_init_array_entry>:
  4014ac:	00400165                                e.@.

004014b0 <_fini>:
  4014b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4014b2:	bf00      	nop
  4014b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4014b6:	bc08      	pop	{r3}
  4014b8:	469e      	mov	lr, r3
  4014ba:	4770      	bx	lr

004014bc <__fini_array_start>:
  4014bc:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <impure_data>:
20400010:	0000 0000 02fc 2040 0364 2040 03cc 2040     ......@ d.@ ..@ 
	...
204000b8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000c8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...
