Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,196
design__instance__area,2565.56
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00018073670798912644
power__switching__total,0.00014393520541489124
power__leakage__total,0.0000016494586816406809
power__total,0.00032632137299515307
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2562458096018529
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2562752027572612
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12081500031252779
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.173046248894911
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.120815
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2644149696259625
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.26444283622466874
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6552730765690866
timing__setup__ws__corner:nom_slow_1p08V_125C,11.968300467215169
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.655273
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2594206589640131
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25944924720770574
timing__hold__ws__corner:nom_typ_1p20V_25C,0.314604823319658
timing__setup__ws__corner:nom_typ_1p20V_25C,13.352352490491217
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.314605
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2562458096018529
clock__skew__worst_setup,0.2562752027572612
timing__hold__ws,0.12081500031252779
timing__setup__ws,11.968300467215169
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.120815
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,196
design__instance__area__stdcell,2565.56
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.0886465
design__instance__utilization__stdcell,0.0886465
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,4
design__instance__area__class:inverter,21.7728
design__instance__count__class:sequential_cell,16
design__instance__area__class:sequential_cell,754.79
design__instance__count__class:multi_input_combinational_cell,150
design__instance__area__class:multi_input_combinational_cell,1504.14
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,21
design__instance__area__class:timing_repair_buffer,239.501
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,4764.18
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,45.36
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,8
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,231
route__net__special,2
route__drc_errors__iter:0,88
route__wirelength__iter:0,5117
route__drc_errors__iter:1,53
route__wirelength__iter:1,5045
route__drc_errors__iter:2,37
route__wirelength__iter:2,5043
route__drc_errors__iter:3,37
route__wirelength__iter:3,5043
route__drc_errors__iter:4,10
route__wirelength__iter:4,5019
route__drc_errors__iter:5,0
route__wirelength__iter:5,5015
route__drc_errors,0
route__wirelength,5015
route__vias,1162
route__vias__singlecut,1162
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,163.29
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,25
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,25
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,25
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,25
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000317517
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000304954
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000352674
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000304954
design_powergrid__voltage__worst,0.0000304954
design_powergrid__voltage__worst__net:VPWR,1.19997
design_powergrid__drop__worst,0.0000317517
design_powergrid__drop__worst__net:VPWR,0.0000317517
design_powergrid__voltage__worst__net:VGND,0.0000304954
design_powergrid__drop__worst__net:VGND,0.0000304954
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000039700000000000001062236236470948114174461807124316692352294921875
ir__drop__worst,0.000031800000000000000466814087385358789106248877942562103271484375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
