#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Apr 03 13:29:52 2021
# Process ID: 15464
# Current directory: D:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.runs/design_1_axi_dma_0_0_synth_1
# Command line: vivado.exe -log design_1_axi_dma_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_dma_0_0.tcl
# Log file: D:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.runs/design_1_axi_dma_0_0_synth_1/design_1_axi_dma_0_0.vds
# Journal file: D:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.runs/design_1_axi_dma_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_axi_dma_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 378.098 ; gain = 168.246
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:128]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:21830]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (1#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (2#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (3#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:8254]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (4#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:3604]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (5#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:3604]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:4837]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (6#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:4837]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (7#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:8254]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:14884]
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:11685]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (8#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:11685]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:13668]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (9#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:13668]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:13983]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (10#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:13983]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (11#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:14884]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:11155]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (12#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:11155]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:20222]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:18487]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (13#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:18487]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:18917]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (14#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:18917]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (15#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:20222]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:48516]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:46666]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (16#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:2693]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (17#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (17#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (18#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:2693]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:13741]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (19#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:13741]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:7411]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (20#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (20#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (21#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:7411]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:9995]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (22#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (23#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (24#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (25#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (25#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (26#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:9995]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:12180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:10676]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (27#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:10676]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (27#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (27#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (27#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (27#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (28#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:12180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:20200]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (28#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (28#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (28#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (28#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (57#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (58#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (59#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:20200]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_dre' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:30455]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux2_1_x_n' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:29942]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux2_1_x_n' (60#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:29942]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux4_1_x_n' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:30089]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux4_1_x_n' (61#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:30089]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_dre' (62#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:30455]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19492]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (63#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19492]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (64#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:46666]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:43113]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:2693]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (64#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (64#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:2693]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:17697]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (64#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (64#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (64#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (64#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (64#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (64#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (64#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (64#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (64#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (64#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (65#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:17697]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:25723]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (66#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:25723]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:40129]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (66#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (66#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (66#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (66#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_dre' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:33121]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_dre' (67#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:33121]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:38236]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37286]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:35726]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (68#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:35726]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (69#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37286]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37975]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (70#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37975]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized2' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized2' (70#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (70#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (70#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (70#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (70#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (71#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:38236]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (72#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:40129]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:28422]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:23402]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set' (73#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:23402]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (74#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (74#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (74#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (74#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19492]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (74#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19492]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (75#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:28422]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:9995]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (75#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (75#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:9995]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:15669]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized10' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (75#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (75#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (75#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized10' (75#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (76#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:15669]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:18990]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:14112]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (77#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:14112]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (78#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:18990]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (79#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:43113]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (80#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:48516]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (81#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:21830]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (82#1) [d:/School/Project/new_repo/Vivado/conv_test_0_4/conv_test_0_4.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:128]
Finished RTL Elaboration : Time (s): cpu = 00:04:41 ; elapsed = 00:04:53 . Memory (MB): peak = 657.398 ; gain = 447.547
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:42 ; elapsed = 00:04:54 . Memory (MB): peak = 657.398 ; gain = 447.547
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 802.207 ; gain = 0.363
Finished Constraint Validation : Time (s): cpu = 00:04:59 ; elapsed = 00:05:12 . Memory (MB): peak = 802.207 ; gain = 592.355
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:59 ; elapsed = 00:05:12 . Memory (MB): peak = 802.207 ; gain = 592.355
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:59 ; elapsed = 00:05:12 . Memory (MB): peak = 802.207 ; gain = 592.355
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:04 ; elapsed = 00:05:18 . Memory (MB): peak = 802.207 ; gain = 592.355
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:14 ; elapsed = 00:05:29 . Memory (MB): peak = 802.207 ; gain = 592.355
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name   | RTL Object                                                                                                                                                                                                                      | Inference      | Size (Depth x Width) | Primitives   | 
+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|axi_datamover | GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 8 x 9                | RAM32M x 2   | 
+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:27 ; elapsed = 00:05:42 . Memory (MB): peak = 802.207 ; gain = 592.355
Finished Timing Optimization : Time (s): cpu = 00:05:32 ; elapsed = 00:05:47 . Memory (MB): peak = 824.430 ; gain = 614.578
Finished Technology Mapping : Time (s): cpu = 00:05:34 ; elapsed = 00:05:49 . Memory (MB): peak = 833.250 ; gain = 623.398
Finished IO Insertion : Time (s): cpu = 00:05:35 ; elapsed = 00:05:50 . Memory (MB): peak = 833.250 ; gain = 623.398
Finished Renaming Generated Instances : Time (s): cpu = 00:05:35 ; elapsed = 00:05:50 . Memory (MB): peak = 833.250 ; gain = 623.398
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:36 ; elapsed = 00:05:51 . Memory (MB): peak = 833.250 ; gain = 623.398
Finished Renaming Generated Ports : Time (s): cpu = 00:05:36 ; elapsed = 00:05:51 . Memory (MB): peak = 833.250 ; gain = 623.398
Finished Handling Custom Attributes : Time (s): cpu = 00:05:36 ; elapsed = 00:05:51 . Memory (MB): peak = 833.250 ; gain = 623.398
Finished Renaming Generated Nets : Time (s): cpu = 00:05:36 ; elapsed = 00:05:51 . Memory (MB): peak = 833.250 ; gain = 623.398

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    52|
|2     |LUT1     |   105|
|3     |LUT2     |   202|
|4     |LUT3     |   460|
|5     |LUT4     |   264|
|6     |LUT5     |   258|
|7     |LUT6     |   461|
|8     |MUXF7    |     1|
|9     |RAM32M   |     2|
|10    |RAMB36E1 |     2|
|11    |SRL16E   |   173|
|12    |FDR      |     8|
|13    |FDRE     |  2149|
|14    |FDSE     |    70|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:05:36 ; elapsed = 00:05:51 . Memory (MB): peak = 833.250 ; gain = 623.398
synth_design: Time (s): cpu = 00:05:34 ; elapsed = 00:05:46 . Memory (MB): peak = 833.250 ; gain = 539.742
