$date
	Fri Sep 19 17:35:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module demux12_tb $end
$var wire 4 ! I1 [3:0] $end
$var wire 4 " I0 [3:0] $end
$var reg 4 # a [3:0] $end
$var reg 1 $ s $end
$scope module DUT $end
$var wire 4 % a [3:0] $end
$var wire 1 $ s $end
$var reg 4 & I0 [3:0] $end
$var reg 4 ' I1 [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b1011 &
b1011 %
0$
b1011 #
b1011 "
b0 !
$end
#10
b0 "
b0 &
b1011 !
b1011 '
1$
#20
b1011 "
b1011 &
b0 !
b0 '
0$
#30
b0 "
b0 &
b1111 !
b1111 '
1$
b1111 #
b1111 %
#50
b1111 "
b1111 &
b0 !
b0 '
0$
#60
