/*
 * This file is part of the libsigrok project.
 *
 * Copyright (C) 2013 Bert Vermeulen <bert@biot.com>
 * Copyright (C) 2012 Joel Holdsworth <joel@airwebreathe.org.uk>
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#ifndef LIBSIGROK_HARDWARE_DREAMSOURCELAB_DSLOGIC_PROTOCOL_H
#define LIBSIGROK_HARDWARE_DREAMSOURCELAB_DSLOGIC_PROTOCOL_H

#include <glib.h>
#include <stdint.h>
#include <stdlib.h>
#include <string.h>
#include <libusb.h>
#include <libsigrok/libsigrok.h>
#include "libsigrok-internal.h"

struct sr_dev_inst;    /* forward */

enum dslogic_protocol_version {
	DSL_PROTO_V1 = 0,  /* flat opcodes 0xb0-0xb8 (legacy DSLogic firmware) */
	DSL_PROTO_V2 = 1,  /* envelope CMD_CTL_WR/RD with ctl_header (DSView 1.3.2-era firmware) */
};

struct dslogic_protocol_ops {
	int (*fpga_firmware_upload)(const struct sr_dev_inst *sdi);
	int (*fpga_config)(const struct sr_dev_inst *sdi);
	int (*acquisition_start)(const struct sr_dev_inst *sdi);
	int (*acquisition_stop)(const struct sr_dev_inst *sdi);
	int (*set_samplerate)(const struct sr_dev_inst *sdi, uint64_t rate);
	int (*set_voltage_threshold)(const struct sr_dev_inst *sdi, double low, double high);
	int (*set_trigger)(const struct sr_dev_inst *sdi);
	int (*set_external_clock)(const struct sr_dev_inst *sdi, gboolean ext);
	int (*set_clock_edge)(const struct sr_dev_inst *sdi, int edge);
	int (*security_check)(const struct sr_dev_inst *sdi);
};

extern const struct dslogic_protocol_ops dslogic_v1_ops;
extern const struct dslogic_protocol_ops dslogic_v2_ops;

#define LOG_PREFIX "dreamsourcelab-dslogic"

#define USB_INTERFACE		0
#define USB_CONFIGURATION	1

#define MAX_RENUM_DELAY_MS	3000
#define NUM_SIMUL_TRANSFERS	32
#define MAX_EMPTY_TRANSFERS	(NUM_SIMUL_TRANSFERS * 2)

#define NUM_CHANNELS		16
#define NUM_TRIGGER_STAGES	16

#define DSLOGIC_REQUIRED_VERSION_MAJOR	1

/* 6 delay states of up to 256 clock ticks */
#define MAX_SAMPLE_DELAY	(6 * 256)

#define DSLOGIC_FPGA_FIRMWARE_5V "dreamsourcelab-dslogic-fpga-5v.fw"
#define DSLOGIC_FPGA_FIRMWARE_3V3 "dreamsourcelab-dslogic-fpga-3v3.fw"
#define DSCOPE_FPGA_FIRMWARE "dreamsourcelab-dscope-fpga.fw"
#define DSLOGIC_PRO_FPGA_FIRMWARE "dreamsourcelab-dslogic-pro-fpga.fw"
#define DSLOGIC_PLUS_FPGA_FIRMWARE "dreamsourcelab-dslogic-plus-fpga.fw"
#define DSLOGIC_BASIC_FPGA_FIRMWARE "dreamsourcelab-dslogic-basic-fpga.fw"

enum dslogic_operation_modes {
	DS_OP_NORMAL,
	DS_OP_INTERNAL_TEST,
	DS_OP_EXTERNAL_TEST,
	DS_OP_LOOPBACK_TEST,
};

enum dslogic_edge_modes {
	DS_EDGE_RISING,
	DS_EDGE_FALLING,
};

struct dslogic_version {
	uint8_t major;
	uint8_t minor;
};

struct dslogic_mode {
	uint8_t flags;
	uint8_t sample_delay_h;
	uint8_t sample_delay_l;
};

struct dslogic_trigger_pos {
	uint32_t check_id;
	uint32_t real_pos;
	uint32_t ram_saddr;
	uint32_t remain_cnt_l;
	uint32_t remain_cnt_h;
	uint32_t status;
	uint8_t first_block[488];
};

struct dslogic_profile {
	uint16_t vid;
	uint16_t pid;

	const char *vendor;
	const char *model;
	const char *model_version;

	const char *firmware;

	uint32_t dev_caps;

	const char *usb_manufacturer;
	const char *usb_product;

	/* Memory depth in bits. */
	uint64_t mem_depth;

	enum dslogic_protocol_version protocol_version;
	const struct dslogic_protocol_ops *ops;

	/* Number of logic channels this model exposes. */
	uint16_t num_channels;
};

struct dev_context {
	const struct dslogic_profile *profile;
	const struct dslogic_protocol_ops *ops;
	/* V2 only: stable ID of the active channel mode (DSLogic Plus presets). */
	uint8_t ch_mode_id;
	/*
	 * Negotiated USB link speed, queried once in dslogic_dev_open()
	 * right after libusb_open(). Only meaningful for DSLOGIC_CAPS_USB30
	 * profiles, which support both a USB3 SuperSpeed link and a
	 * USB2 HighSpeed fallback link with different achievable streaming
	 * rates (buffered-mode rates are link-speed independent). Unset
	 * (LIBUSB_SPEED_UNKNOWN) for every other profile.
	 */
	enum libusb_speed usb_speed;
	/*
	 * Since we can't keep track of a DSLogic device after upgrading
	 * the firmware (it renumerates into a different device address
	 * after the upgrade) this is like a global lock. No device will open
	 * until a proper delay after the last device was upgraded.
	 */
	int64_t fw_updated;

	const uint64_t *samplerates;
	int num_samplerates;

	uint64_t cur_samplerate;
	uint64_t limit_samples;
	/*
	 * Number of samples the FPGA actually captured. Equals limit_samples
	 * for normal captures; less when RLE is enabled and the FPGA's
	 * compressed buffer ran out before reaching limit_samples (the
	 * trigger-header packet's remain_cnt fields tell us by how much).
	 * Set in trigger_receive; used by the acquisition stop check.
	 */
	uint64_t actual_samples;
	uint64_t capture_ratio;

	gboolean acq_aborted;

	/*
	 * Wall-clock deadline for stream+RLE captures, in microseconds
	 * (monotonic). Set in receive_transfer on the first non-empty
	 * transfer to (now + chunk_samples/samplerate * 1.1). Used to
	 * abort once the FPGA's expected runtime has elapsed: in stream+RLE
	 * sent_samples is counted by raw-byte-arrival rate, which is
	 * decoupled from wall-clock by the RLE compression ratio, so the
	 * sample-count budget alone never trips a clean exit at the
	 * user-requested --time. 0 = not active.
	 */
	gint64 wallclock_deadline_us;

	/*
	 * Chunk-loop mode: when enabled, the FPGA is automatically re-armed
	 * the moment a chunk's worth of samples has been drained, instead of
	 * ending the session. Chunks are sized to chunk_samples (default
	 * samplerate/2, i.e. ~500ms each). Total session length is bounded
	 * by total_deadline_us (set from limit_samples + samplerate at acq
	 * start). An SR_DF_TRIGGER marker is sent between chunks so the
	 * downstream decoder pipeline can see chunk boundaries. Useful for
	 * bursty triggered captures (each new trigger fires within at most
	 * one chunk_samples + arm-latency window).
	 */
	gboolean chunk_loop;
	uint64_t chunk_samples;
	gint64   total_deadline_us;
	gboolean rearm_pending;

	unsigned int sent_samples;
	int submitted_transfers;
	int empty_transfer_count;

	unsigned int num_transfers;
	struct libusb_transfer **transfers;
	struct sr_context *ctx;

	/*
	 * Deinterleaved sample buffer. Element width is sample_unitsize
	 * bytes (2 for <=16 enabled channels, matching every existing V1/V2
	 * device; 4 for >16, needed only by DSLOGIC_CAPS_CH32 profiles).
	 * void* rather than uint16_t* because of that variable width -
	 * callers must scale pointer arithmetic by sample_unitsize, not
	 * sizeof(uint16_t).
	 */
	void *deinterleave_buffer;
	unsigned int sample_unitsize;

	uint16_t mode;
	uint32_t trigger_pos;
	gboolean external_clock;
	/* V2 only: RLE compression + glitch filter toggles (DSLogic Plus). */
	gboolean rle_mode;
	gboolean filter;
	gboolean continuous_mode;
	int clock_edge;
	double cur_threshold;
};

SR_PRIV int fpga_configure(const struct sr_dev_inst *sdi);
SR_PRIV unsigned int enabled_channel_count(const struct sr_dev_inst *sdi);
SR_PRIV uint16_t enabled_channel_mask(const struct sr_dev_inst *sdi);
SR_PRIV uint32_t enabled_channel_mask32(const struct sr_dev_inst *sdi);
SR_PRIV int dslogic_header_size(const struct dev_context *devc);
SR_PRIV int dslogic_fpga_firmware_upload(const struct sr_dev_inst *sdi);
SR_PRIV int dslogic_set_voltage_threshold(const struct sr_dev_inst *sdi, double threshold);
SR_PRIV int dslogic_dev_open(struct sr_dev_inst *sdi, struct sr_dev_driver *di);
SR_PRIV struct dev_context *dslogic_dev_new(void);
SR_PRIV int dslogic_acquisition_start(const struct sr_dev_inst *sdi);
SR_PRIV int dslogic_acquisition_stop(struct sr_dev_inst *sdi);
SR_PRIV int command_start_acquisition(const struct sr_dev_inst *sdi);
SR_PRIV int command_stop_acquisition(const struct sr_dev_inst *sdi);

#endif
