Accuracy,DNN architecture
CP32_32_DND512_relu_256_DO0.8_E39,0.554
CP16_DND128_relu_32_DO0.4_E14,0.544
CP16_DND256_relu_64_DO0.4_E23,0.542
CP8_DND128_relu_32_DO0.3_E20,0.536
CP64_64_DND1024_relu_512_DO0.8_E47,0.534
CP64_64_DND256_relu_128_DO0.8_E5,0.528
CP32_DND256_relu_64_DO0.3_E18,0.518
CP32_DND256_relu_64_DO0.4_E25,0.517
CP32_DND128_relu_32_DO0.4_E40,0.507
CP32_DND512_relu_128_relu_32_DO0.4_E11,0.501
CP32_DND128_relu_32_DO0.3_E23,0.499
CP16_DND128_relu_32_DO0.3_E19,0.483
CP16_DND256_relu_64_DO0.3_E16,0.475
CP32_32_32_DND256_relu_128_DO0.8_E6,0.47
CP32_32_32_DND1024_relu_512_DO0.8_E5,0.465
CP8_DND128_relu_32_DO0.1_E20,0.454
CP16_16_DND512_relu_256_DO0.8_E6,0.453
CP8_DND256_relu_64_relu_32_DO0.3_E20,0.441
CP8_DND256_relu_64_DO0.3_E15,0.416
CP16_DND512_relu_128_relu_32_DO0.4_E13,0.374
CP8_DND256_relu_64_relu_32_DO2_E20,0.365
CP16_16_DND256_relu_128_DO0.8_E5,0.363
CP8_DND512_relu_128_relu_32_DO0.1_E20,0.354
CP32_32_DND256_relu_128_DO0.8_E6,0.353
CP8_DND256_relu_64_DO0.1_E20,0.347
CP8_DND128_relu_32_DO2_E20,0.343
CP16_DND512_relu_128_relu_32_DO0.3_E19,0.331
CP8_DND256_relu_64_relu_32_DO0.1_E20,0.311
CP8_DND512_relu_128_relu_32_DO0.3_E13,0.3
CP8_DND512_relu_256_relu_64_DO0.1_E20,0.297
CP8_DND512_relu_128_relu_32_DO0.0_E20,0.283
CP8_DND512_relu_128_relu_32_DO2_E20,0.282
CP8_DND512_relu_256_relu_64_DO0.3_E17,0.276
CP8_DND256_relu_64_relu_32_DO0.0_E20,0.268
CP8_DND256_relu_64_DO0.0_E20,0.267
CP8_DND128_relu_32_DO0.0_E20,0.264
CP8_DND512_relu_256_relu_64_DO2_E20,0.227
CP8_DND512_relu_256_relu_64_DO0.0_E20,0.222
CP32_DND512_relu_128_relu_32_DO0.3_E26,0.2
CP8_DND256_relu_64_DO2_E20,0.097
