# ğŸ§¾ Verilog Code Practice (Vivado)

Welcome to my Verilog practice repository!  
This space is dedicated to building, testing, and improving digital logic designs using **Verilog HDL** in **Xilinx Vivado**.

Each project in this repository includes:

- âœ… Main Verilog design file  
- ğŸ§ª Testbench for functional simulation  
- ğŸ“· RTL schematic generated by Vivado  
- â±ï¸ Timing diagram from simulation results  

---

## ğŸ”§ Tools Used

- **Vivado Design Suite** â€“ for writing, simulating, and visualizing RTL designs  
- **GTKWave** *(optional)* â€“ for waveform inspection (if exported as VCD)  
- **Git & GitHub** â€“ for version control and progress tracking  

---

## ğŸ“ Repository Structure

Each subfolder represents a self-contained Verilog project:

<pre lang="md"> ``` Verilog-Programs/ â”œâ”€â”€ 1x8_Demux/ â”‚ â”œâ”€â”€ 1x8_demux.v â”‚ â”œâ”€â”€ 1x8_demux_Tb.v â”‚ â””â”€â”€ images/ â”‚ â”œâ”€â”€ schematic.png â”‚ â””â”€â”€ timing_diagram.png â”œâ”€â”€ 8x1_Mux/ â”‚ â”œâ”€â”€ 8x1_mux.v â”‚ â”œâ”€â”€ 8x1_mux_Tb.v â”‚ â””â”€â”€ images/ â”‚ â”œâ”€â”€ schematic.png â”‚ â””â”€â”€ timing_diagram.png â””â”€â”€ ... ``` </pre>

---

## ğŸ“‚ Whatâ€™s Included in Each Project

- `*.v` â†’ Main Verilog design file  
- `*_Tb.v` â†’ Testbench module  
- `Test_bench.png` â†’ RTL schematic (Vivado-generated)  
- `Timing_diagram.png` â†’ Simulation waveform  

---

## ğŸš€ How to Simulate in Vivado

1. Create a new project in Vivado.
2. Add both the design and testbench `.v` files.
3. Set the testbench as the **top module**.
4. Run simulation to view waveform and RTL schematic.
5. Export timing diagrams and schematics as `.png` files (for documentation or GitHub).

---

## ğŸ§‘â€ğŸ’» About Me

I'm **Asmith Pampana**, a B.Tech student in **Electronics and Communication Engineering (ECE)** at  
**Vidya Jyothi Institute of Technology**.

I'm passionate about digital electronics, circuit design, and low-level hardware programming using Verilog.  
This repository is part of my journey toward mastering HDL design and building a strong digital logic foundation.

---

## ğŸ“Œ Notes

All projects are built and tested entirely in **Vivado**, so waveform and schematic visuals follow Vivado's representation.  
Feel free to fork, clone, or contribute â€” especially if you're also learning Verilog or preparing for digital design interviews or labs.

---

## ğŸ“¬ Feedback or Collaboration

If you're a fellow learner or enthusiast and want to:
- Suggest improvements  
- Collaborate on HDL projects  
- Ask a question about any circuit  

Feel free to open an issue or start a discussion!

---
