BLOCK RESETPATHS ;
BLOCK ASYNCPATHS ;
FREQUENCY NET "clk_c" 100.000000 MHz ;
INPUT_SETUP ALLPORTS 10.000000 ns CLKPORT "clk" ;
INPUT_SETUP PORT "reset" 10.000000 ns CLKPORT "clk" ;
IOBUF ALLPORTS IO_TYPE=LVCMOS33 ;
