#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Feb 26 20:27:12 2020
# Process ID: 394672
# Current directory: /home/grantlg2/Code/CS_296_41
# Command line: vivado
# Log file: /home/grantlg2/Code/CS_296_41/vivado.log
# Journal file: /home/grantlg2/Code/CS_296_41/vivado.jou
#-----------------------------------------------------------
start_gui
create_project fpga_accelerator /home/grantlg2/Code/CS_296_41/fpga_accelerator -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
file mkdir /home/grantlg2/Code/CS_296_41/fpga_accelerator/fpga_accelerator.srcs/sources_1/new
set_property simulator_language Verilog [current_project]
close [ open /home/grantlg2/Code/CS_296_41/fpga_accelerator/fpga_accelerator.srcs/sources_1/new/top_level.v w ]
add_files /home/grantlg2/Code/CS_296_41/fpga_accelerator/fpga_accelerator.srcs/sources_1/new/top_level.v
import_files -fileset constrs_1 -force -norecurse /home/grantlg2/Code/CS_233/Lab/FPGALab3/src/Basys3_Master.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
open_run synth_1 -name synth_1
close_design
open_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/grantlg2/Code/CS_296_41/fpga_accelerator/fpga_accelerator.runs/impl_1/top_level.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
