Running PRESTO HDLC
Compiling Entity Declaration AND2
Compiling Architecture ARCH of AND2
Compiling Configuration CFG_AND2_ARCH of AND2
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration CONSTANTS
Compiling Package Body CONSTANTS
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FD
Compiling Architecture ASYNCH_FD of FD
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration MUX21_GENERIC
Compiling Architecture BEHAVIORAL of MUX21_GENERIC
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration MUX21
Compiling Architecture BEHAVIORAL of MUX21
Compiling Configuration CFG_MUX21_BEHAVIORAL of MUX21
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration MYTYPES
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration RCA
Compiling Architecture BEHAVIORAL of RCA
Compiling Configuration CFG_RCA_BEHAVIORAL of RCA
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration REGISTER_GENERIC
Compiling Architecture ASYNCHRONOUS of REGISTER_GENERIC
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FETCHUNIT
Compiling Architecture STRUCTURAL of FETCHUNIT
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration SIGN_EXT
Compiling Architecture BEHAVIORAL of SIGN_EXT
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration REGISTER_FILE
Compiling Architecture BEHAVIORAL of REGISTER_FILE
Compiling Configuration CFG_RF_BEH of REGISTER_FILE
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration DECODEUNIT
Compiling Architecture STRUCTURAL of DECODEUNIT
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration LFSR16
Compiling Architecture RTL of LFSR16
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FA
Compiling Architecture BEHAVIORAL of FA
Compiling Configuration CFG_FA_BEHAVIORAL of FA
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration RCA
Compiling Architecture STRUCTURAL of RCA
Compiling Architecture BEHAVIORAL of RCA
Warning:  ./rtl/dlx_box/datapath/exe/rca.vhd:41: The architecture BEHAVIORAL has already been analyzed. It is being replaced. (VHD-4)
Compiling Configuration CFG_RCA_STRUCTURAL of RCA
Compiling Configuration CFG_RCA_BEHAVIORAL of RCA
Warning:  The entity 'RCA' has multiple architectures defined. The last defined architecture 'BEHAVIORAL' will be used to build the design by default. (VHD-6)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration CARRYSELECT
Compiling Architecture STRUCTURAL of CARRYSELECT
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration SUMGENERATOR
Compiling Architecture STRUCTURAL of SUMGENERATOR
Compiling Configuration CFG_SUM_GENERATOR_STRUCTURAL of SUMGENERATOR
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration PG
Compiling Architecture BEHAVIORAL of PG
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration G
Compiling Architecture BEHAVIORAL of G
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration PG_GENERATOR
Compiling Architecture BEHAVIORAL of PG_GENERATOR
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration CLA_SPARSE_TREE
Compiling Architecture STRUCTURAL of CLA_SPARSE_TREE
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration XOR_LOGIC
Compiling Architecture BEHAVIORAL of XOR_LOGIC
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration P4_ADDER
Compiling Architecture STRUCTURAL of P4_ADDER
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration CTRL_ALU
Compiling Architecture BEHAVIORAL of CTRL_ALU
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration LOGIC_AND_SHIFT
Compiling Architecture BEHAVIOR of LOGIC_AND_SHIFT
Compiling Configuration CFG_LS_BEHAVIORAL of LOGIC_AND_SHIFT
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration COMPARATOR
Compiling Architecture BEHAVIORAL of COMPARATOR
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration OUTPUTSELECT
Compiling Architecture BEHAVIORAL of OUTPUTSELECT
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration ZERO_DEC
Compiling Architecture BEHAVIORAL of ZERO_DEC
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration XNOR_LOGIC
Compiling Architecture BEHAVIORAL of XNOR_LOGIC
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration EXECUTIONUNIT
Compiling Architecture STRUCTURAL of EXECUTIONUNIT
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration MEMORYUNIT
Compiling Architecture STRUCTURAL of MEMORYUNIT
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration WRITEBACK
Compiling Architecture STRUCTURAL of WRITEBACK
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration DATAPATH
Compiling Architecture STRUCTURAL of DATAPATH
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration DLX_CU
Compiling Architecture DLX_CU_HW of DLX_CU
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration DLX
Compiling Architecture STRUCTURAL of DLX
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration ALU
Compiling Architecture STRUCTURAL of ALU
Presto compilation completed successfully.
Running PRESTO HDLC
Warning:  ./rtl/dlx_box/dlx.vhd:23: The initial value for signal 'clk_signal' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ./rtl/dlx_box/dlx.vhd:24: The initial value for signal 'rst_signal' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ./rtl/dlx_box/dlx.vhd:25: The initial value for signal 'DATAread_DRAM_signal' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ./rtl/dlx_box/dlx.vhd:26: The initial value for signal 'DATAwrite_DRAM_signal' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ./rtl/dlx_box/dlx.vhd:27: The initial value for signal 'ADDRESS_DRAM_signal' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ./rtl/dlx_box/dlx.vhd:29: The initial value for signal 'ADDRESS_IRAM_signal' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ./rtl/dlx_box/dlx.vhd:30: The initial value for signal 'DATA_IRAM_signal' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ./rtl/dlx_box/dlx.vhd:32: The initial value for signal 'IR_OUT_signal' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ./rtl/dlx_box/dlx.vhd:33: The initial value for signal 'IR_LATCH_EN_signal' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ./rtl/dlx_box/dlx.vhd:34: The initial value for signal 'NPC_LATCH_EN_signal' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ./rtl/dlx_box/dlx.vhd:37: The initial value for signal 'RegA_LATCH_EN_signal' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ./rtl/dlx_box/dlx.vhd:38: The initial value for signal 'RegB_LATCH_EN_signal' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ./rtl/dlx_box/dlx.vhd:39: The initial value for signal 'RegIMM_LATCH_EN_signal' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ./rtl/dlx_box/dlx.vhd:42: The initial value for signal 'MUXA_SEL_signal' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ./rtl/dlx_box/dlx.vhd:43: The initial value for signal 'MUXB_SEL_signal' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ./rtl/dlx_box/dlx.vhd:44: The initial value for signal 'ALU_OUTREG_EN_signal' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ./rtl/dlx_box/dlx.vhd:45: The initial value for signal 'EQ_COND_signal' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ./rtl/dlx_box/dlx.vhd:51: The initial value for signal 'DRAM_WE_signal' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ./rtl/dlx_box/dlx.vhd:52: The initial value for signal 'LMD_LATCH_EN_signal' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ./rtl/dlx_box/dlx.vhd:53: The initial value for signal 'JUMP_EN_signal' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ./rtl/dlx_box/dlx.vhd:54: The initial value for signal 'PC_LATCH_EN_signal' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ./rtl/dlx_box/dlx.vhd:57: The initial value for signal 'WB_MUX_SEL_signal' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ./rtl/dlx_box/dlx.vhd:58: The initial value for signal 'RF_WE_signal' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Presto compilation completed successfully. (dlx)
Warning: Overwriting design file '/home/ms23.13/dlx/dlx.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'dlx'.
Information: Building the design 'alu' instantiated from design 'executionUnit_nbits32' with
	the parameters "nbits=32". (HDL-193)
Presto compilation completed successfully. (alu_nbits32)
Information: Building the design 'outputSelect' instantiated from design 'alu_nbits32' with
	the parameters "nbits=32". (HDL-193)

Statistics for case statements in always block at line 22 in file
	'./rtl/dlx_box/datapath/exe/outputSelect.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            24            |    auto/auto     |
===============================================
Presto compilation completed successfully. (outputSelect_nbits32)
Information: Building the design 'comparator' instantiated from design 'alu_nbits32' with
	the parameters "bits=32". (HDL-193)

Statistics for case statements in always block at line 22 in file
	'./rtl/dlx_box/datapath/exe/comparator.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            28            |    auto/auto     |
===============================================
Presto compilation completed successfully. (comparator_bits32)
Information: Building the design 'ctrl_alu' instantiated from design 'alu_nbits32' with
	the parameters "NBITS=32". (HDL-193)

Statistics for case statements in always block at line 27 in file
	'./rtl/dlx_box/datapath/exe/ctrl_alu.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            29            |    auto/auto     |
===============================================
Presto compilation completed successfully. (ctrl_alu_NBITS32)
Information: Building the design 'P4_ADDER' instantiated from design 'alu_nbits32' with
	the parameters "NBITS=32". (HDL-193)
Presto compilation completed successfully. (P4_ADDER_NBITS32)
Information: Building the design 'logic_and_shift' instantiated from design 'alu_nbits32' with
	the parameters "N=32". (HDL-193)

Statistics for case statements in always block at line 20 in file
	'./rtl/dlx_box/datapath/exe/logic_and_shift.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            29            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine logic_and_shift_N32 line 20 in file
		'./rtl/dlx_box/datapath/exe/logic_and_shift.vhd'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     OUTALU_reg      | Latch |  32   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully. (logic_and_shift_N32)
Information: Building the design 'xor_logic' instantiated from design 'P4_ADDER_NBITS32' with
	the parameters "nbits=32". (HDL-193)
Presto compilation completed successfully. (xor_logic_nbits32)
Information: Building the design 'SUMGENERATOR' instantiated from design 'P4_ADDER_NBITS32' with
	the parameters "NBITS=32,BITS_PER_MODULE=4,NUM_MODULES=8". (HDL-193)
Presto compilation completed successfully. (SUMGENERATOR_NBITS32_BITS_PER_MODULE4_NUM_MODULES8)
Information: Building the design 'CLA_SPARSE_TREE' instantiated from design 'P4_ADDER_NBITS32' with
	the parameters "NBITS=32,NBITS_CARRIES=4". (HDL-193)
Presto compilation completed successfully. (CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4)
Information: Building the design 'CarrySelect'. (HDL-193)
Warning:  ./rtl/dlx_box/datapath/exe/csb.vhd:18: The initial value for signal 'CI1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ./rtl/dlx_box/datapath/exe/csb.vhd:19: The initial value for signal 'CI0' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ./rtl/dlx_box/datapath/exe/csb.vhd:47: Floating pin 'Ci of cell RCA1' connected to ground. (ELAB-294)
Warning:  ./rtl/dlx_box/datapath/exe/csb.vhd:52: Floating pin 'Ci of cell RCA2' connected to ground. (ELAB-294)
Presto compilation completed successfully. (CarrySelect)
Information: Building the design 'PG_GENERATOR'. (HDL-193)
Presto compilation completed successfully. (pg_generator)
Information: Building the design 'G'. (HDL-193)
Presto compilation completed successfully. (G)
Information: Building the design 'PG'. (HDL-193)
Presto compilation completed successfully. (PG)
Information: Building the design 'RCA' instantiated from design 'CarrySelect' with
	the parameters "NBITS=4". (HDL-193)
Presto compilation completed successfully. (RCA_NBITS4)
Information: Building the design 'MUX21_GENERIC' instantiated from design 'CarrySelect' with
	the parameters "bits=4". (HDL-193)
Presto compilation completed successfully. (MUX21_GENERIC_bits4)
Information: Building the design 'FA'. (HDL-193)
Presto compilation completed successfully. (FA)
Warning: Design 'dlx' has '16' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'dlx' has '16' unresolved references. For more detailed information, use the "link" command. (UID-341)
============================================================================
| Flow Information                                                         |
----------------------------------------------------------------------------
| Flow         | Design Compiler                                           |
============================================================================
| Design Information                                      | Value          |
============================================================================
| Number of Scenarios                                     | 0              |
| Leaf Cell Count                                         | 4948           |
| Number of User Hierarchies                              | 186            |
| Sequential Cell Count                                   | 1124           |
| Macro Count                                             | 0              |
| Number of Power Domains                                 | 0              |
| Design with UPF Data                                    | false          |
============================================================================

Information: There are 237 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'writeBack_nbits32'
  Processing 'MUX21'
  Processing 'memoryUnit_nbits32'
  Processing 'XNOR_logic'
  Processing 'logic_and_shift_N32'
  Processing 'G_0'
  Processing 'PG_0'
  Processing 'pg_generator_0'
  Processing 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'
  Processing 'MUX21_GENERIC_bits4_0'
  Processing 'FA_0'
  Processing 'RCA_NBITS4_0'
  Processing 'CarrySelect_0'
  Processing 'SUMGENERATOR_NBITS32_BITS_PER_MODULE4_NUM_MODULES8'
  Processing 'xor_logic_nbits32'
  Processing 'P4_ADDER_NBITS32'
  Processing 'ctrl_alu_NBITS32'
  Processing 'comparator_bits32'
  Processing 'outputSelect_nbits32'
  Processing 'alu_nbits32'
  Processing 'ZERO_DEC_bits32'
  Processing 'executionUnit_nbits32'
  Processing 'REGISTER_FILE_NBITS32_NREGISTERS32'
  Processing 'SIGN_EXT_bits16'
  Processing 'decodeUnit_nbits32'
  Processing 'RCA_NBITS32'
  Processing 'fetchUnit_nbits32'
  Processing 'datapath_nbits32'
  Processing 'dlx_cu_MICROCODE_MEM_SIZE10_FUNC_SIZE11_OP_CODE_SIZE6_IR_SIZE32_CW_SIZE15'
  Processing 'dlx'
Warning: Unable to resolve reference 'register_generic_nbits32_0' in 'fetchUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_7' in 'fetchUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_6' in 'fetchUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_8' in 'decodeUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_10' in 'decodeUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_9' in 'decodeUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'MUX21_GENERIC_bits32_0' in 'executionUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'MUX21_GENERIC_bits32_3' in 'executionUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_5' in 'executionUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_4' in 'executionUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_3' in 'executionUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'FD_0' in 'executionUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'MUX21_GENERIC_bits32_2' in 'memoryUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_2' in 'memoryUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_1' in 'memoryUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'MUX21_GENERIC_bits32_1' in 'writeBack_nbits32'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'dlx' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'logic_and_shift_N32_DW_rash_0'
  Processing 'logic_and_shift_N32_DW01_ash_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'FA_63'
  Mapping 'FA_63'
  Structuring 'FA_62'
  Mapping 'FA_62'
  Structuring 'FA_61'
  Mapping 'FA_61'
  Structuring 'FA_60'
  Mapping 'FA_60'
  Structuring 'FA_59'
  Mapping 'FA_59'
  Structuring 'FA_58'
  Mapping 'FA_58'
  Structuring 'FA_57'
  Mapping 'FA_57'
  Structuring 'FA_56'
  Mapping 'FA_56'
  Structuring 'FA_55'
  Mapping 'FA_55'
  Structuring 'FA_54'
  Mapping 'FA_54'
  Structuring 'FA_53'
  Mapping 'FA_53'
  Structuring 'FA_52'
  Mapping 'FA_52'
  Structuring 'FA_51'
  Mapping 'FA_51'
  Structuring 'FA_50'
  Mapping 'FA_50'
  Structuring 'FA_49'
  Mapping 'FA_49'
  Structuring 'FA_48'
  Mapping 'FA_48'
  Structuring 'FA_47'
  Mapping 'FA_47'
  Structuring 'FA_46'
  Mapping 'FA_46'
  Structuring 'FA_45'
  Mapping 'FA_45'
  Structuring 'FA_44'
  Mapping 'FA_44'
  Structuring 'FA_43'
  Mapping 'FA_43'
  Structuring 'FA_42'
  Mapping 'FA_42'
  Structuring 'FA_41'
  Mapping 'FA_41'
  Structuring 'FA_40'
  Mapping 'FA_40'
  Structuring 'FA_39'
  Mapping 'FA_39'
  Structuring 'FA_38'
  Mapping 'FA_38'
  Structuring 'FA_37'
  Mapping 'FA_37'
  Structuring 'FA_36'
  Mapping 'FA_36'
  Structuring 'FA_35'
  Mapping 'FA_35'
  Structuring 'FA_34'
  Mapping 'FA_34'
  Structuring 'FA_33'
  Mapping 'FA_33'
  Structuring 'FA_32'
  Mapping 'FA_32'
  Structuring 'FA_31'
  Mapping 'FA_31'
  Structuring 'FA_30'
  Mapping 'FA_30'
  Structuring 'FA_29'
  Mapping 'FA_29'
  Structuring 'FA_28'
  Mapping 'FA_28'
  Structuring 'FA_27'
  Mapping 'FA_27'
  Structuring 'FA_26'
  Mapping 'FA_26'
  Structuring 'FA_25'
  Mapping 'FA_25'
  Structuring 'FA_24'
  Mapping 'FA_24'
  Structuring 'FA_23'
  Mapping 'FA_23'
  Structuring 'FA_22'
  Mapping 'FA_22'
  Structuring 'FA_21'
  Mapping 'FA_21'
  Structuring 'FA_20'
  Mapping 'FA_20'
  Structuring 'FA_19'
  Mapping 'FA_19'
  Structuring 'FA_18'
  Mapping 'FA_18'
  Structuring 'FA_17'
  Mapping 'FA_17'
  Structuring 'FA_16'
  Mapping 'FA_16'
  Structuring 'FA_15'
  Mapping 'FA_15'
  Structuring 'FA_14'
  Mapping 'FA_14'
  Structuring 'FA_13'
  Mapping 'FA_13'
  Structuring 'FA_12'
  Mapping 'FA_12'
  Structuring 'FA_11'
  Mapping 'FA_11'
  Structuring 'FA_10'
  Mapping 'FA_10'
  Structuring 'FA_9'
  Mapping 'FA_9'
  Structuring 'FA_8'
  Mapping 'FA_8'
  Structuring 'FA_7'
  Mapping 'FA_7'
  Structuring 'FA_6'
  Mapping 'FA_6'
  Structuring 'FA_5'
  Mapping 'FA_5'
  Structuring 'FA_4'
  Mapping 'FA_4'
  Structuring 'FA_3'
  Mapping 'FA_3'
  Structuring 'FA_2'
  Mapping 'FA_2'
  Structuring 'FA_1'
  Mapping 'FA_1'
  Structuring 'MUX21_GENERIC_bits4_7'
  Mapping 'MUX21_GENERIC_bits4_7'
  Structuring 'MUX21_GENERIC_bits4_6'
  Mapping 'MUX21_GENERIC_bits4_6'
  Structuring 'MUX21_GENERIC_bits4_5'
  Mapping 'MUX21_GENERIC_bits4_5'
  Structuring 'MUX21_GENERIC_bits4_4'
  Mapping 'MUX21_GENERIC_bits4_4'
  Structuring 'MUX21_GENERIC_bits4_3'
  Mapping 'MUX21_GENERIC_bits4_3'
  Structuring 'MUX21_GENERIC_bits4_2'
  Mapping 'MUX21_GENERIC_bits4_2'
  Structuring 'MUX21_GENERIC_bits4_1'
  Mapping 'MUX21_GENERIC_bits4_1'
  Structuring 'PG_26'
  Mapping 'PG_26'
  Structuring 'PG_25'
  Mapping 'PG_25'
  Structuring 'PG_24'
  Mapping 'PG_24'
  Structuring 'PG_23'
  Mapping 'PG_23'
  Structuring 'PG_22'
  Mapping 'PG_22'
  Structuring 'PG_21'
  Mapping 'PG_21'
  Structuring 'PG_20'
  Mapping 'PG_20'
  Structuring 'PG_19'
  Mapping 'PG_19'
  Structuring 'PG_18'
  Mapping 'PG_18'
  Structuring 'PG_17'
  Mapping 'PG_17'
  Structuring 'PG_16'
  Mapping 'PG_16'
  Structuring 'PG_15'
  Mapping 'PG_15'
  Structuring 'PG_14'
  Mapping 'PG_14'
  Structuring 'PG_13'
  Mapping 'PG_13'
  Structuring 'PG_12'
  Mapping 'PG_12'
  Structuring 'PG_11'
  Mapping 'PG_11'
  Structuring 'PG_10'
  Mapping 'PG_10'
  Structuring 'PG_9'
  Mapping 'PG_9'
  Structuring 'PG_8'
  Mapping 'PG_8'
  Structuring 'PG_7'
  Mapping 'PG_7'
  Structuring 'PG_6'
  Mapping 'PG_6'
  Structuring 'PG_5'
  Mapping 'PG_5'
  Structuring 'PG_4'
  Mapping 'PG_4'
  Structuring 'PG_3'
  Mapping 'PG_3'
  Structuring 'PG_2'
  Mapping 'PG_2'
  Structuring 'PG_1'
  Mapping 'PG_1'
  Structuring 'G_8'
  Mapping 'G_8'
  Structuring 'G_7'
  Mapping 'G_7'
  Structuring 'G_6'
  Mapping 'G_6'
  Structuring 'G_5'
  Mapping 'G_5'
  Structuring 'G_4'
  Mapping 'G_4'
  Structuring 'G_3'
  Mapping 'G_3'
  Structuring 'G_2'
  Mapping 'G_2'
  Structuring 'G_1'
  Mapping 'G_1'
  Structuring 'pg_generator_31'
  Mapping 'pg_generator_31'
  Structuring 'pg_generator_30'
  Mapping 'pg_generator_30'
  Structuring 'pg_generator_29'
  Mapping 'pg_generator_29'
  Structuring 'pg_generator_28'
  Mapping 'pg_generator_28'
  Structuring 'pg_generator_27'
  Mapping 'pg_generator_27'
  Structuring 'pg_generator_26'
  Mapping 'pg_generator_26'
  Structuring 'pg_generator_25'
  Mapping 'pg_generator_25'
  Structuring 'pg_generator_24'
  Mapping 'pg_generator_24'
  Structuring 'pg_generator_23'
  Mapping 'pg_generator_23'
  Structuring 'pg_generator_22'
  Mapping 'pg_generator_22'
  Structuring 'pg_generator_21'
  Mapping 'pg_generator_21'
  Structuring 'pg_generator_20'
  Mapping 'pg_generator_20'
  Structuring 'pg_generator_19'
  Mapping 'pg_generator_19'
  Structuring 'pg_generator_18'
  Mapping 'pg_generator_18'
  Structuring 'pg_generator_17'
  Mapping 'pg_generator_17'
  Structuring 'pg_generator_16'
  Mapping 'pg_generator_16'
  Structuring 'pg_generator_15'
  Mapping 'pg_generator_15'
  Structuring 'pg_generator_14'
  Mapping 'pg_generator_14'
  Structuring 'pg_generator_13'
  Mapping 'pg_generator_13'
  Structuring 'pg_generator_12'
  Mapping 'pg_generator_12'
  Structuring 'pg_generator_11'
  Mapping 'pg_generator_11'
  Structuring 'pg_generator_10'
  Mapping 'pg_generator_10'
  Structuring 'pg_generator_9'
  Mapping 'pg_generator_9'
  Structuring 'pg_generator_8'
  Mapping 'pg_generator_8'
  Structuring 'pg_generator_7'
  Mapping 'pg_generator_7'
  Structuring 'pg_generator_6'
  Mapping 'pg_generator_6'
  Structuring 'pg_generator_5'
  Mapping 'pg_generator_5'
  Structuring 'pg_generator_4'
  Mapping 'pg_generator_4'
  Structuring 'pg_generator_3'
  Mapping 'pg_generator_3'
  Structuring 'pg_generator_2'
  Mapping 'pg_generator_2'
  Structuring 'pg_generator_1'
  Mapping 'pg_generator_1'
  Structuring 'FA_0'
  Mapping 'FA_0'
  Structuring 'MUX21_GENERIC_bits4_0'
  Mapping 'MUX21_GENERIC_bits4_0'
  Structuring 'PG_0'
  Mapping 'PG_0'
  Structuring 'G_0'
  Mapping 'G_0'
  Structuring 'pg_generator_0'
  Mapping 'pg_generator_0'
  Structuring 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'
  Mapping 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'
  Structuring 'xor_logic_nbits32'
  Mapping 'xor_logic_nbits32'
  Structuring 'logic_and_shift_N32'
  Mapping 'logic_and_shift_N32'
  Structuring 'ctrl_alu_NBITS32'
  Mapping 'ctrl_alu_NBITS32'
  Structuring 'comparator_bits32'
  Mapping 'comparator_bits32'
  Structuring 'outputSelect_nbits32'
  Mapping 'outputSelect_nbits32'
  Structuring 'MUX21'
  Mapping 'MUX21'
  Structuring 'XNOR_logic'
  Mapping 'XNOR_logic'
  Structuring 'ZERO_DEC_bits32'
  Mapping 'ZERO_DEC_bits32'
  Structuring 'REGISTER_FILE_NBITS32_NREGISTERS32'
  Mapping 'REGISTER_FILE_NBITS32_NREGISTERS32'
  Structuring 'RCA_NBITS32'
  Mapping 'RCA_NBITS32'
  Structuring 'decodeUnit_nbits32'
  Mapping 'decodeUnit_nbits32'
  Structuring 'dlx_cu_MICROCODE_MEM_SIZE10_FUNC_SIZE11_OP_CODE_SIZE6_IR_SIZE32_CW_SIZE15'
  Mapping 'dlx_cu_MICROCODE_MEM_SIZE10_FUNC_SIZE11_OP_CODE_SIZE6_IR_SIZE32_CW_SIZE15'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:19   11752.4      0.00       0.0    4659.1                          
    0:00:19   11752.4      0.00       0.0    4659.1                          
    0:00:19   11752.4      0.00       0.0    4659.1                          
    0:00:19   11752.4      0.00       0.0    4659.1                          
    0:00:20   11752.4      0.00       0.0    4659.1                          
    0:00:20   10824.6      0.00       0.0    4645.4                          
    0:00:20   10822.2      0.00       0.0    4645.4                          
    0:00:21   10822.2      0.00       0.0    4645.4                          
    0:00:22   10822.2      0.00       0.0    4645.4                          
    0:00:22   10822.2      0.00       0.0    4645.4                          
    0:00:22   10822.2      0.00       0.0    4645.4                          
    0:00:22   10844.6      0.00       0.0    3355.8                          
    0:00:22   10859.4      0.00       0.0    2787.1                          
    0:00:22   10867.7      0.00       0.0    2401.3                          
    0:00:23   10873.8      0.00       0.0    2132.7                          
    0:00:23   10878.9      0.00       0.0    1912.7                          
    0:00:23   10883.1      0.00       0.0    1733.6                          
    0:00:23   10886.6      0.00       0.0    1574.6                          
    0:00:23   10889.8      0.00       0.0    1416.8                          
    0:00:23   10889.8      0.00       0.0    1416.8                          
    0:00:23   10889.8      0.00       0.0    1416.8                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:23   10889.8      0.00       0.0    1416.8                          
    0:00:23   10889.8      0.00       0.0    1416.8                          
    0:00:23   10889.8      0.00       0.0    1416.8                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:23   10889.8      0.00       0.0    1416.8                          
    0:00:25   10912.1      0.00       0.0     202.2 DATA_PATH/DECODE/RF/net186263
    0:00:25   10917.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:25   10917.4      0.00       0.0       0.0                          
    0:00:25   10917.4      0.00       0.0       0.0                          
    0:00:26   10731.5      0.00       0.0       0.0                          
    0:00:27   10613.4      0.00       0.0       0.0                          
    0:00:28   10613.4      0.00       0.0       0.0                          
    0:00:28   10613.4      0.00       0.0       0.0                          
    0:00:28   10613.4      0.00       0.0       0.0                          
    0:00:28   10613.4      0.00       0.0       0.0                          
    0:00:28   10612.6      0.00       0.0       0.0                          
    0:00:28   10612.6      0.00       0.0       0.0                          
    0:00:28   10612.6      0.00       0.0       0.0                          
    0:00:28   10612.6      0.00       0.0       0.0                          
    0:00:28   10612.6      0.00       0.0       0.0                          
    0:00:28   10612.6      0.00       0.0       0.0                          
Loading db file '/home/mariagrazia.graziano/do/libnangate/NangateOpenCellLibrary_typical_ecsm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Can't find object 'CLK' in design 'dlx'. (UID-95)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
Warning: Design 'dlx' has '16' unresolved references. For more detailed information, use the "link" command. (UID-341)
============================================================================
| Flow Information                                                         |
----------------------------------------------------------------------------
| Flow         | Design Compiler                                           |
============================================================================
| Design Information                                      | Value          |
============================================================================
| Number of Scenarios                                     | 0              |
| Leaf Cell Count                                         | 5456           |
| Number of User Hierarchies                              | 188            |
| Sequential Cell Count                                   | 1124           |
| Macro Count                                             | 0              |
| Number of Power Domains                                 | 0              |
| Design with UPF Data                                    | false          |
============================================================================

Information: There are 305 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'writeBack_nbits32'
  Processing 'MUX21'
  Processing 'memoryUnit_nbits32'
  Processing 'XNOR_logic'
  Processing 'logic_and_shift_N32_DW01_ash_0'
  Processing 'logic_and_shift_N32_DW_rash_0'
  Processing 'logic_and_shift_N32'
  Processing 'G_1'
  Processing 'PG_1'
  Processing 'pg_generator_1'
  Processing 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'
  Processing 'MUX21_GENERIC_bits4_1'
  Processing 'FA_1'
  Processing 'RCA_NBITS4_1'
  Processing 'CarrySelect_1'
  Processing 'CarrySelect_0'
  Processing 'SUMGENERATOR_NBITS32_BITS_PER_MODULE4_NUM_MODULES8'
  Processing 'xor_logic_nbits32'
  Processing 'P4_ADDER_NBITS32'
  Processing 'ctrl_alu_NBITS32'
  Processing 'comparator_bits32'
  Processing 'outputSelect_nbits32'
  Processing 'alu_nbits32'
  Processing 'ZERO_DEC_bits32'
  Processing 'executionUnit_nbits32'
  Processing 'REGISTER_FILE_NBITS32_NREGISTERS32'
  Processing 'SIGN_EXT_bits16'
  Processing 'decodeUnit_nbits32'
  Processing 'RCA_NBITS32'
  Processing 'fetchUnit_nbits32'
  Processing 'datapath_nbits32'
  Processing 'dlx_cu_MICROCODE_MEM_SIZE10_FUNC_SIZE11_OP_CODE_SIZE6_IR_SIZE32_CW_SIZE15'
  Processing 'dlx'
Warning: Unable to resolve reference 'register_generic_nbits32_0' in 'fetchUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_7' in 'fetchUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_6' in 'fetchUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_8' in 'decodeUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_10' in 'decodeUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_9' in 'decodeUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'MUX21_GENERIC_bits32_0' in 'executionUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'MUX21_GENERIC_bits32_3' in 'executionUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_5' in 'executionUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_4' in 'executionUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_3' in 'executionUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'FD_0' in 'executionUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'MUX21_GENERIC_bits32_2' in 'memoryUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_2' in 'memoryUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_1' in 'memoryUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'MUX21_GENERIC_bits32_1' in 'writeBack_nbits32'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'dlx' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'FA_63'
  Mapping 'FA_63'
  Structuring 'FA_62'
  Mapping 'FA_62'
  Structuring 'FA_61'
  Mapping 'FA_61'
  Structuring 'FA_60'
  Mapping 'FA_60'
  Structuring 'FA_59'
  Mapping 'FA_59'
  Structuring 'FA_58'
  Mapping 'FA_58'
  Structuring 'FA_57'
  Mapping 'FA_57'
  Structuring 'FA_56'
  Mapping 'FA_56'
  Structuring 'FA_55'
  Mapping 'FA_55'
  Structuring 'FA_54'
  Mapping 'FA_54'
  Structuring 'FA_53'
  Mapping 'FA_53'
  Structuring 'FA_52'
  Mapping 'FA_52'
  Structuring 'FA_51'
  Mapping 'FA_51'
  Structuring 'FA_50'
  Mapping 'FA_50'
  Structuring 'FA_49'
  Mapping 'FA_49'
  Structuring 'FA_48'
  Mapping 'FA_48'
  Structuring 'FA_47'
  Mapping 'FA_47'
  Structuring 'FA_46'
  Mapping 'FA_46'
  Structuring 'FA_45'
  Mapping 'FA_45'
  Structuring 'FA_44'
  Mapping 'FA_44'
  Structuring 'FA_43'
  Mapping 'FA_43'
  Structuring 'FA_42'
  Mapping 'FA_42'
  Structuring 'FA_41'
  Mapping 'FA_41'
  Structuring 'FA_40'
  Mapping 'FA_40'
  Structuring 'FA_39'
  Mapping 'FA_39'
  Structuring 'FA_38'
  Mapping 'FA_38'
  Structuring 'FA_37'
  Mapping 'FA_37'
  Structuring 'FA_36'
  Mapping 'FA_36'
  Structuring 'FA_35'
  Mapping 'FA_35'
  Structuring 'FA_34'
  Mapping 'FA_34'
  Structuring 'FA_33'
  Mapping 'FA_33'
  Structuring 'FA_32'
  Mapping 'FA_32'
  Structuring 'FA_31'
  Mapping 'FA_31'
  Structuring 'FA_30'
  Mapping 'FA_30'
  Structuring 'FA_29'
  Mapping 'FA_29'
  Structuring 'FA_28'
  Mapping 'FA_28'
  Structuring 'FA_27'
  Mapping 'FA_27'
  Structuring 'FA_26'
  Mapping 'FA_26'
  Structuring 'FA_25'
  Mapping 'FA_25'
  Structuring 'FA_24'
  Mapping 'FA_24'
  Structuring 'FA_23'
  Mapping 'FA_23'
  Structuring 'FA_22'
  Mapping 'FA_22'
  Structuring 'FA_21'
  Mapping 'FA_21'
  Structuring 'FA_20'
  Mapping 'FA_20'
  Structuring 'FA_19'
  Mapping 'FA_19'
  Structuring 'FA_18'
  Mapping 'FA_18'
  Structuring 'FA_17'
  Mapping 'FA_17'
  Structuring 'FA_16'
  Mapping 'FA_16'
  Structuring 'FA_15'
  Mapping 'FA_15'
  Structuring 'FA_14'
  Mapping 'FA_14'
  Structuring 'FA_13'
  Mapping 'FA_13'
  Structuring 'FA_12'
  Mapping 'FA_12'
  Structuring 'FA_11'
  Mapping 'FA_11'
  Structuring 'FA_10'
  Mapping 'FA_10'
  Structuring 'FA_9'
  Mapping 'FA_9'
  Structuring 'FA_8'
  Mapping 'FA_8'
  Structuring 'FA_7'
  Mapping 'FA_7'
  Structuring 'FA_6'
  Mapping 'FA_6'
  Structuring 'FA_5'
  Mapping 'FA_5'
  Structuring 'FA_4'
  Mapping 'FA_4'
  Structuring 'FA_3'
  Mapping 'FA_3'
  Structuring 'FA_2'
  Mapping 'FA_2'
  Structuring 'FA_1'
  Mapping 'FA_1'
  Structuring 'MUX21_GENERIC_bits4_7'
  Mapping 'MUX21_GENERIC_bits4_7'
  Structuring 'MUX21_GENERIC_bits4_6'
  Mapping 'MUX21_GENERIC_bits4_6'
  Structuring 'MUX21_GENERIC_bits4_5'
  Mapping 'MUX21_GENERIC_bits4_5'
  Structuring 'MUX21_GENERIC_bits4_4'
  Mapping 'MUX21_GENERIC_bits4_4'
  Structuring 'MUX21_GENERIC_bits4_3'
  Mapping 'MUX21_GENERIC_bits4_3'
  Structuring 'MUX21_GENERIC_bits4_2'
  Mapping 'MUX21_GENERIC_bits4_2'
  Structuring 'MUX21_GENERIC_bits4_1'
  Mapping 'MUX21_GENERIC_bits4_1'
  Structuring 'PG_26'
  Mapping 'PG_26'
  Structuring 'PG_25'
  Mapping 'PG_25'
  Structuring 'PG_24'
  Mapping 'PG_24'
  Structuring 'PG_23'
  Mapping 'PG_23'
  Structuring 'PG_22'
  Mapping 'PG_22'
  Structuring 'PG_21'
  Mapping 'PG_21'
  Structuring 'PG_20'
  Mapping 'PG_20'
  Structuring 'PG_19'
  Mapping 'PG_19'
  Structuring 'PG_18'
  Mapping 'PG_18'
  Structuring 'PG_17'
  Mapping 'PG_17'
  Structuring 'PG_16'
  Mapping 'PG_16'
  Structuring 'PG_15'
  Mapping 'PG_15'
  Structuring 'PG_14'
  Mapping 'PG_14'
  Structuring 'PG_13'
  Mapping 'PG_13'
  Structuring 'PG_12'
  Mapping 'PG_12'
  Structuring 'PG_11'
  Mapping 'PG_11'
  Structuring 'PG_10'
  Mapping 'PG_10'
  Structuring 'PG_9'
  Mapping 'PG_9'
  Structuring 'PG_8'
  Mapping 'PG_8'
  Structuring 'PG_7'
  Mapping 'PG_7'
  Structuring 'PG_6'
  Mapping 'PG_6'
  Structuring 'PG_5'
  Mapping 'PG_5'
  Structuring 'PG_4'
  Mapping 'PG_4'
  Structuring 'PG_3'
  Mapping 'PG_3'
  Structuring 'PG_2'
  Mapping 'PG_2'
  Structuring 'PG_1'
  Mapping 'PG_1'
  Structuring 'G_8'
  Mapping 'G_8'
  Structuring 'G_7'
  Mapping 'G_7'
  Structuring 'G_6'
  Mapping 'G_6'
  Structuring 'G_5'
  Mapping 'G_5'
  Structuring 'G_4'
  Mapping 'G_4'
  Structuring 'G_3'
  Mapping 'G_3'
  Structuring 'G_2'
  Mapping 'G_2'
  Structuring 'G_1'
  Mapping 'G_1'
  Structuring 'pg_generator_31'
  Mapping 'pg_generator_31'
  Structuring 'pg_generator_30'
  Mapping 'pg_generator_30'
  Structuring 'pg_generator_29'
  Mapping 'pg_generator_29'
  Structuring 'pg_generator_28'
  Mapping 'pg_generator_28'
  Structuring 'pg_generator_27'
  Mapping 'pg_generator_27'
  Structuring 'pg_generator_26'
  Mapping 'pg_generator_26'
  Structuring 'pg_generator_25'
  Mapping 'pg_generator_25'
  Structuring 'pg_generator_24'
  Mapping 'pg_generator_24'
  Structuring 'pg_generator_23'
  Mapping 'pg_generator_23'
  Structuring 'pg_generator_22'
  Mapping 'pg_generator_22'
  Structuring 'pg_generator_21'
  Mapping 'pg_generator_21'
  Structuring 'pg_generator_20'
  Mapping 'pg_generator_20'
  Structuring 'pg_generator_19'
  Mapping 'pg_generator_19'
  Structuring 'pg_generator_18'
  Mapping 'pg_generator_18'
  Structuring 'pg_generator_17'
  Mapping 'pg_generator_17'
  Structuring 'pg_generator_16'
  Mapping 'pg_generator_16'
  Structuring 'pg_generator_15'
  Mapping 'pg_generator_15'
  Structuring 'pg_generator_14'
  Mapping 'pg_generator_14'
  Structuring 'pg_generator_13'
  Mapping 'pg_generator_13'
  Structuring 'pg_generator_12'
  Mapping 'pg_generator_12'
  Structuring 'pg_generator_11'
  Mapping 'pg_generator_11'
  Structuring 'pg_generator_10'
  Mapping 'pg_generator_10'
  Structuring 'pg_generator_9'
  Mapping 'pg_generator_9'
  Structuring 'pg_generator_8'
  Mapping 'pg_generator_8'
  Structuring 'pg_generator_7'
  Mapping 'pg_generator_7'
  Structuring 'pg_generator_6'
  Mapping 'pg_generator_6'
  Structuring 'pg_generator_5'
  Mapping 'pg_generator_5'
  Structuring 'pg_generator_4'
  Mapping 'pg_generator_4'
  Structuring 'pg_generator_3'
  Mapping 'pg_generator_3'
  Structuring 'pg_generator_2'
  Mapping 'pg_generator_2'
  Structuring 'pg_generator_1'
  Mapping 'pg_generator_1'
  Structuring 'FA_0'
  Mapping 'FA_0'
  Structuring 'MUX21_GENERIC_bits4_0'
  Mapping 'MUX21_GENERIC_bits4_0'
  Structuring 'PG_0'
  Mapping 'PG_0'
  Structuring 'G_0'
  Mapping 'G_0'
  Structuring 'pg_generator_0'
  Mapping 'pg_generator_0'
  Structuring 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'
  Mapping 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'
  Structuring 'xor_logic_nbits32'
  Mapping 'xor_logic_nbits32'
  Structuring 'logic_and_shift_N32'
  Mapping 'logic_and_shift_N32'
  Structuring 'ctrl_alu_NBITS32'
  Mapping 'ctrl_alu_NBITS32'
  Structuring 'comparator_bits32'
  Mapping 'comparator_bits32'
  Structuring 'outputSelect_nbits32'
  Mapping 'outputSelect_nbits32'
  Structuring 'MUX21'
  Mapping 'MUX21'
  Structuring 'XNOR_logic'
  Mapping 'XNOR_logic'
  Structuring 'ZERO_DEC_bits32'
  Mapping 'ZERO_DEC_bits32'
  Structuring 'REGISTER_FILE_NBITS32_NREGISTERS32'
  Mapping 'REGISTER_FILE_NBITS32_NREGISTERS32'
  Structuring 'RCA_NBITS32'
  Mapping 'RCA_NBITS32'
  Structuring 'decodeUnit_nbits32'
  Mapping 'decodeUnit_nbits32'
  Structuring 'dlx_cu_MICROCODE_MEM_SIZE10_FUNC_SIZE11_OP_CODE_SIZE6_IR_SIZE32_CW_SIZE15'
  Mapping 'dlx_cu_MICROCODE_MEM_SIZE10_FUNC_SIZE11_OP_CODE_SIZE6_IR_SIZE32_CW_SIZE15'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:15   11952.2      0.00       0.0    4625.7                          
    0:00:15   11952.2      0.00       0.0    4625.7                          
    0:00:15   11952.2      0.00       0.0    4625.7                          
    0:00:15   11952.2      0.00       0.0    4625.7                          
    0:00:15   11952.2      0.00       0.0    4625.7                          
    0:00:16   10828.6      0.00       0.0    4547.6                          
    0:00:16   10826.2      0.00       0.0    4547.6                          
    0:00:17   10826.2      0.00       0.0    4547.6                          
    0:00:17   10826.2      0.00       0.0    4547.6                          
    0:00:17   10826.2      0.00       0.0    4547.6                          
    0:00:17   10826.2      0.00       0.0    4547.6                          
    0:00:18   10847.5      0.00       0.0    3286.5                          
    0:00:18   10860.5      0.00       0.0    2807.9                          
    0:00:18   10867.7      0.00       0.0    2437.3                          
    0:00:18   10874.1      0.00       0.0    2186.8                          
    0:00:19   10878.9      0.00       0.0    1967.6                          
    0:00:19   10882.6      0.00       0.0    1803.7                          
    0:00:19   10886.0      0.00       0.0    1642.3                          
    0:00:19   10889.8      0.00       0.0    1482.2                          
    0:00:19   10889.8      0.00       0.0    1482.2                          
    0:00:19   10889.8      0.00       0.0    1482.2                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:19   10889.8      0.00       0.0    1482.2                          
    0:00:19   10889.8      0.00       0.0    1482.2                          
    0:00:19   10889.8      0.00       0.0    1482.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:19   10889.8      0.00       0.0    1482.2                          
    0:00:21   10912.9      0.00       0.0     181.9 DATA_PATH/DECODE/RF/net210621
    0:00:21   10917.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:21   10917.7      0.00       0.0       0.0                          
    0:00:21   10917.7      0.00       0.0       0.0                          
    0:00:22   10646.6      0.00       0.0       0.0                          
    0:00:23   10613.7      0.00       0.0       0.0                          
    0:00:24   10613.7      0.00       0.0       0.0                          
    0:00:24   10613.7      0.00       0.0       0.0                          
    0:00:24   10613.7      0.00       0.0       0.0                          
    0:00:24   10613.7      0.00       0.0       0.0                          
    0:00:24   10612.6      0.00       0.0       0.0                          
    0:00:24   10612.6      0.00       0.0       0.0                          
    0:00:24   10612.6      0.00       0.0       0.0                          
    0:00:24   10612.6      0.00       0.0       0.0                          
    0:00:24   10612.6      0.00       0.0       0.0                          
    0:00:24   10612.6      0.00       0.0       0.0                          
Loading db file '/home/mariagrazia.graziano/do/libnangate/NangateOpenCellLibrary_typical_ecsm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Linking design 'dlx'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  NangateOpenCellLibrary (library)
                              /home/mariagrazia.graziano/do/libnangate/NangateOpenCellLibrary_typical_ecsm.db

Warning: Unable to resolve reference 'register_generic_nbits32_0' in 'fetchUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_7' in 'fetchUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_6' in 'fetchUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_8' in 'decodeUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_10' in 'decodeUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_9' in 'decodeUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'MUX21_GENERIC_bits32_0' in 'executionUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'MUX21_GENERIC_bits32_3' in 'executionUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_5' in 'executionUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_4' in 'executionUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_3' in 'executionUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'FD_0' in 'executionUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'MUX21_GENERIC_bits32_2' in 'memoryUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_2' in 'memoryUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_1' in 'memoryUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'MUX21_GENERIC_bits32_1' in 'writeBack_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'logic_and_shift_N32_DW_rash_0' in 'logic_and_shift_N32'. (LINK-5)
Warning: Unable to resolve reference 'logic_and_shift_N32_DW01_ash_0' in 'logic_and_shift_N32'. (LINK-5)
Warning: Unable to resolve reference 'CarrySelect_0' in 'SUMGENERATOR_NBITS32_BITS_PER_MODULE4_NUM_MODULES8'. (LINK-5)
Warning: Unable to resolve reference 'CarrySelect_7' in 'SUMGENERATOR_NBITS32_BITS_PER_MODULE4_NUM_MODULES8'. (LINK-5)
Warning: Unable to resolve reference 'CarrySelect_6' in 'SUMGENERATOR_NBITS32_BITS_PER_MODULE4_NUM_MODULES8'. (LINK-5)
Warning: Unable to resolve reference 'CarrySelect_5' in 'SUMGENERATOR_NBITS32_BITS_PER_MODULE4_NUM_MODULES8'. (LINK-5)
Warning: Unable to resolve reference 'CarrySelect_4' in 'SUMGENERATOR_NBITS32_BITS_PER_MODULE4_NUM_MODULES8'. (LINK-5)
Warning: Unable to resolve reference 'CarrySelect_3' in 'SUMGENERATOR_NBITS32_BITS_PER_MODULE4_NUM_MODULES8'. (LINK-5)
Warning: Unable to resolve reference 'CarrySelect_2' in 'SUMGENERATOR_NBITS32_BITS_PER_MODULE4_NUM_MODULES8'. (LINK-5)
Warning: Unable to resolve reference 'CarrySelect_1' in 'SUMGENERATOR_NBITS32_BITS_PER_MODULE4_NUM_MODULES8'. (LINK-5)
Warning: Unable to resolve reference 'pg_generator_0' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'pg_generator_31' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'pg_generator_30' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'pg_generator_29' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'pg_generator_28' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'pg_generator_27' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'pg_generator_26' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'pg_generator_25' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'pg_generator_24' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'pg_generator_23' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'pg_generator_22' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'pg_generator_21' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'pg_generator_20' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'pg_generator_19' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'pg_generator_18' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'pg_generator_17' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'pg_generator_16' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'pg_generator_15' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'pg_generator_14' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'pg_generator_13' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'pg_generator_12' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'pg_generator_11' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'pg_generator_10' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'pg_generator_9' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'pg_generator_8' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'pg_generator_7' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'pg_generator_6' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'pg_generator_5' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'pg_generator_4' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'pg_generator_3' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'pg_generator_2' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'pg_generator_1' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'G_0' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'PG_0' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'PG_26' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'PG_25' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'PG_24' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'PG_23' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'PG_22' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'PG_21' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'PG_20' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'PG_19' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'PG_18' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'PG_17' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'PG_16' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'PG_15' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'PG_14' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'PG_13' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'G_8' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'PG_12' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'PG_11' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'PG_10' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'PG_9' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'PG_8' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'PG_7' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'PG_6' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'G_7' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'PG_5' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'PG_4' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'PG_3' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'G_6' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'G_5' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'PG_2' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'PG_1' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'G_4' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'G_3' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'G_2' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'G_1' in 'CLA_SPARSE_TREE_NBITS32_NBITS_CARRIES4'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_0' in 'fetchUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_7' in 'fetchUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_6' in 'fetchUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_8' in 'decodeUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_10' in 'decodeUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_9' in 'decodeUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'MUX21_GENERIC_bits32_0' in 'executionUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'MUX21_GENERIC_bits32_3' in 'executionUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_5' in 'executionUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_4' in 'executionUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_3' in 'executionUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'FD_0' in 'executionUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'MUX21_GENERIC_bits32_2' in 'memoryUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_2' in 'memoryUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'register_generic_nbits32_1' in 'memoryUnit_nbits32'. (LINK-5)
Warning: Unable to resolve reference 'MUX21_GENERIC_bits32_1' in 'writeBack_nbits32'. (LINK-5)
Writing vhdl file '/home/ms23.13/dlx/syn/dlx/synthesis/dlx_postsyn.vhd'.
Warning: A dummy net 'n_1000' is created to connect open pin 'Co'. (VHDL-290)
Warning: A dummy net 'n_1001' is created to connect open pin 'Co'. (VHDL-290)
Warning: A dummy net 'n_1002' is created to connect open pin 'Co'. (VHDL-290)
Warning: A dummy net 'n_1003' is created to connect open pin 'Co'. (VHDL-290)
Warning: A dummy net 'n_1004' is created to connect open pin 'Co'. (VHDL-290)
Warning: A dummy net 'n_1005' is created to connect open pin 'Co'. (VHDL-290)
Warning: A dummy net 'n_1006' is created to connect open pin 'Co'. (VHDL-290)
Warning: A dummy net 'n_1007' is created to connect open pin 'Co'. (VHDL-290)
Warning: A dummy net 'n_1008' is created to connect open pin 'Co'. (VHDL-290)
Warning: A dummy net 'n_1009' is created to connect open pin 'Co'. (VHDL-290)
Warning: A dummy net 'n_1010' is created to connect open pin 'Co'. (VHDL-290)
Warning: A dummy net 'n_1011' is created to connect open pin 'Co'. (VHDL-290)
Warning: A dummy net 'n_1012' is created to connect open pin 'Co'. (VHDL-290)
Warning: A dummy net 'n_1013' is created to connect open pin 'Co'. (VHDL-290)
Warning: A dummy net 'n_1014' is created to connect open pin 'Co'. (VHDL-290)
Warning: A dummy net 'n_1015' is created to connect open pin 'Co'. (VHDL-290)
Warning: A dummy net 'n_1016' is created to connect open pin 'DATA_TC'. (VHDL-290)
Warning: A dummy net 'n_1017' is created to connect open pin 'SH_TC'. (VHDL-290)
Warning: A dummy net 'n_1018' is created to connect open pin 'DATA_TC'. (VHDL-290)
Warning: A dummy net 'n_1019' is created to connect open pin 'SH_TC'. (VHDL-290)
Warning: A dummy net 'n_1020' is created to connect open pin 'set[31]'. (VHDL-290)
Warning: A dummy net 'n_1021' is created to connect open pin 'set[30]'. (VHDL-290)
Warning: A dummy net 'n_1022' is created to connect open pin 'set[29]'. (VHDL-290)
Warning: A dummy net 'n_1023' is created to connect open pin 'set[28]'. (VHDL-290)
Warning: A dummy net 'n_1024' is created to connect open pin 'set[27]'. (VHDL-290)
Warning: A dummy net 'n_1025' is created to connect open pin 'set[26]'. (VHDL-290)
Warning: A dummy net 'n_1026' is created to connect open pin 'set[25]'. (VHDL-290)
Warning: A dummy net 'n_1027' is created to connect open pin 'set[24]'. (VHDL-290)
Warning: A dummy net 'n_1028' is created to connect open pin 'set[23]'. (VHDL-290)
Warning: A dummy net 'n_1029' is created to connect open pin 'set[22]'. (VHDL-290)
Warning: A dummy net 'n_1030' is created to connect open pin 'set[21]'. (VHDL-290)
Warning: A dummy net 'n_1031' is created to connect open pin 'set[20]'. (VHDL-290)
Warning: A dummy net 'n_1032' is created to connect open pin 'set[19]'. (VHDL-290)
Warning: A dummy net 'n_1033' is created to connect open pin 'set[18]'. (VHDL-290)
Warning: A dummy net 'n_1034' is created to connect open pin 'set[17]'. (VHDL-290)
Warning: A dummy net 'n_1035' is created to connect open pin 'set[16]'. (VHDL-290)
Warning: A dummy net 'n_1036' is created to connect open pin 'set[15]'. (VHDL-290)
Warning: A dummy net 'n_1037' is created to connect open pin 'set[14]'. (VHDL-290)
Warning: A dummy net 'n_1038' is created to connect open pin 'set[13]'. (VHDL-290)
Warning: A dummy net 'n_1039' is created to connect open pin 'set[12]'. (VHDL-290)
Warning: A dummy net 'n_1040' is created to connect open pin 'set[11]'. (VHDL-290)
Warning: A dummy net 'n_1041' is created to connect open pin 'set[10]'. (VHDL-290)
Warning: A dummy net 'n_1042' is created to connect open pin 'set[9]'. (VHDL-290)
Warning: A dummy net 'n_1043' is created to connect open pin 'set[8]'. (VHDL-290)
Warning: A dummy net 'n_1044' is created to connect open pin 'set[7]'. (VHDL-290)
Warning: A dummy net 'n_1045' is created to connect open pin 'set[6]'. (VHDL-290)
Warning: A dummy net 'n_1046' is created to connect open pin 'set[5]'. (VHDL-290)
Warning: A dummy net 'n_1047' is created to connect open pin 'set[4]'. (VHDL-290)
Warning: A dummy net 'n_1048' is created to connect open pin 'set[3]'. (VHDL-290)
Warning: A dummy net 'n_1049' is created to connect open pin 'set[2]'. (VHDL-290)
Warning: A dummy net 'n_1050' is created to connect open pin 'set[1]'. (VHDL-290)
Warning: A dummy net 'n_1051' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1052' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1053' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1054' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1055' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1056' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1057' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1058' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1059' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1060' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1061' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1062' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1063' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1064' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1065' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1066' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1067' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1068' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1069' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1070' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1071' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1072' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1073' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1074' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1075' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1076' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1077' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1078' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1079' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1080' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1081' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1082' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1083' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1084' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1085' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1086' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1087' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1088' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1089' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1090' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1091' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1092' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1093' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1094' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1095' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1096' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1097' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1098' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1099' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1100' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1101' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1102' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1103' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1104' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1105' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1106' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1107' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1108' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1109' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1110' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1111' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1112' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1113' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1114' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1115' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1116' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1117' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1118' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1119' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1120' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1121' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1122' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1123' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1124' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1125' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1126' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1127' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1128' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1129' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1130' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1131' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1132' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1133' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1134' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1135' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1136' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1137' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1138' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1139' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1140' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1141' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1142' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1143' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1144' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1145' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1146' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1147' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1148' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1149' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1150' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1151' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1152' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1153' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1154' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1155' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1156' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1157' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1158' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1159' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1160' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1161' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1162' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1163' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1164' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1165' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1166' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1167' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1168' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1169' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1170' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1171' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1172' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1173' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1174' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1175' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1176' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1177' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1178' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1179' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1180' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1181' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1182' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1183' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1184' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1185' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1186' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1187' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1188' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1189' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1190' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1191' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1192' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1193' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1194' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1195' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1196' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1197' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1198' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1199' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1200' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1201' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1202' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1203' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1204' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1205' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1206' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1207' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1208' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1209' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1210' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1211' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1212' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1213' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1214' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1215' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1216' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1217' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1218' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1219' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1220' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1221' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1222' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1223' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1224' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1225' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1226' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1227' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1228' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1229' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1230' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1231' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1232' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1233' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1234' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1235' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1236' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1237' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1238' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1239' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1240' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1241' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1242' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1243' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1244' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1245' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1246' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1247' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1248' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1249' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1250' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1251' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1252' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1253' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1254' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1255' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1256' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1257' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1258' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1259' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1260' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1261' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1262' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1263' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1264' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1265' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1266' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1267' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1268' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1269' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1270' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1271' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1272' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1273' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1274' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1275' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1276' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1277' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1278' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1279' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1280' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1281' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1282' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1283' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1284' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1285' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1286' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1287' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1288' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1289' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1290' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1291' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1292' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1293' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1294' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1295' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1296' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1297' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1298' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1299' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1300' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1301' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1302' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1303' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1304' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1305' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1306' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1307' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1308' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1309' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1310' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1311' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1312' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1313' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1314' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1315' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1316' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1317' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1318' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1319' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1320' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1321' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1322' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1323' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1324' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1325' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1326' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1327' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1328' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1329' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1330' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1331' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1332' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1333' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1334' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1335' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1336' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1337' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1338' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1339' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1340' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1341' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1342' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1343' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1344' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1345' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1346' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1347' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1348' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1349' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1350' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1351' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1352' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1353' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1354' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1355' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1356' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1357' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1358' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1359' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1360' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1361' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1362' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1363' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1364' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1365' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1366' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1367' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1368' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1369' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1370' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1371' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1372' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1373' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1374' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1375' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1376' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1377' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1378' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1379' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1380' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1381' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1382' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1383' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1384' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1385' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1386' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1387' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1388' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1389' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1390' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1391' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1392' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1393' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1394' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1395' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1396' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1397' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1398' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1399' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1400' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1401' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1402' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1403' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1404' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1405' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1406' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1407' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1408' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1409' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1410' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1411' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1412' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1413' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1414' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1415' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1416' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1417' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1418' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1419' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1420' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1421' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1422' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1423' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1424' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1425' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1426' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1427' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1428' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1429' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1430' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1431' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1432' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1433' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1434' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1435' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1436' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1437' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1438' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1439' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1440' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1441' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1442' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1443' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1444' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1445' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1446' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1447' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1448' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1449' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1450' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1451' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1452' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1453' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1454' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1455' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1456' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1457' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1458' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1459' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1460' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1461' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1462' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1463' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1464' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1465' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1466' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1467' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1468' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1469' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1470' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1471' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1472' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1473' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1474' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1475' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1476' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1477' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1478' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1479' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1480' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1481' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1482' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1483' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1484' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1485' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1486' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1487' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1488' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1489' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1490' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1491' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1492' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1493' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1494' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1495' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1496' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1497' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1498' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1499' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1500' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1501' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1502' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1503' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1504' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1505' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1506' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1507' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1508' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1509' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1510' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1511' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1512' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1513' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1514' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1515' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1516' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1517' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1518' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1519' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1520' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1521' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1522' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1523' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1524' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1525' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1526' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1527' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1528' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1529' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1530' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1531' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1532' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1533' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1534' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1535' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1536' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1537' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1538' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1539' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1540' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1541' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1542' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1543' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1544' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1545' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1546' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1547' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1548' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1549' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1550' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1551' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1552' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1553' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1554' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1555' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1556' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1557' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1558' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1559' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1560' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1561' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1562' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1563' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1564' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1565' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1566' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1567' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1568' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1569' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1570' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1571' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1572' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1573' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1574' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1575' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1576' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1577' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1578' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1579' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1580' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1581' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1582' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1583' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1584' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1585' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1586' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1587' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1588' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1589' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1590' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1591' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1592' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1593' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1594' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1595' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1596' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1597' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1598' is created to connect open pin 'Q'. (VHDL-290)
Warning: A dummy net 'n_1599' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1600' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1601' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1602' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1603' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1604' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1605' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1606' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1607' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1608' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1609' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1610' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1611' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1612' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1613' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1614' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1615' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1616' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1617' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1618' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1619' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1620' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1621' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1622' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1623' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1624' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1625' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1626' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1627' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1628' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1629' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1630' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1631' is created to connect open pin 'Co'. (VHDL-290)
Warning: A dummy net 'n_1632' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1633' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1634' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1635' is created to connect open pin 'QN'. (VHDL-290)
Warning: A dummy net 'n_1636' is created to connect open pin 'IR_LATCH_EN'. (VHDL-290)
Warning: A dummy net 'n_1637' is created to connect open pin 'NPC_LATCH_EN'. (VHDL-290)
Warning: A dummy net 'n_1638' is created to connect open pin 'RegA_LATCH_EN'. (VHDL-290)
Warning: A dummy net 'n_1639' is created to connect open pin 'RegB_LATCH_EN'. (VHDL-290)
Warning: A dummy net 'n_1640' is created to connect open pin 'RegIMM_LATCH_EN'. (VHDL-290)
Warning: A dummy net 'n_1641' is created to connect open pin 'MUXA_SEL'. (VHDL-290)
Warning: A dummy net 'n_1642' is created to connect open pin 'MUXB_SEL'. (VHDL-290)
Warning: A dummy net 'n_1643' is created to connect open pin 'ALU_OUTREG_EN'. (VHDL-290)
Warning: A dummy net 'n_1644' is created to connect open pin 'EQ_COND'. (VHDL-290)
Warning: A dummy net 'n_1645' is created to connect open pin 'DRAM_WE'. (VHDL-290)
Warning: A dummy net 'n_1646' is created to connect open pin 'LMD_LATCH_EN'. (VHDL-290)
Warning: A dummy net 'n_1647' is created to connect open pin 'JUMP_EN'. (VHDL-290)
Warning: A dummy net 'n_1648' is created to connect open pin 'PC_LATCH_EN'. (VHDL-290)
Warning: A dummy net 'n_1649' is created to connect open pin 'WB_MUX_SEL'. (VHDL-290)
Warning: A dummy net 'n_1650' is created to connect open pin 'RF_WE'. (VHDL-290)
Warning: Design 'dlx' has '16' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/ms23.13/dlx/syn/dlx/synthesis/dlx_postsyn.v'.
Warning: Verilog writer has added 31 nets to module alu_nbits32 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
