######################################################################
#
# EE-577b 2020 FALL
# : DesignCompiler synthesis script
#   modified by Linyi Hong
#
# use this script as a template for synthesizing combinational logic
#
######################################################################
# Setting variable for design_name. (top module name)
set design_name gold_mesh;
gold_mesh
## For NCSUFreePDK45nm library
set search_path [ list .                   /home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files ]
. /home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files
set target_library { gscl45nm.db }
 gscl45nm.db 
set synthetic_library [list dw_foundation.sldb standard.sldb ]
dw_foundation.sldb standard.sldb
set link_library [list * gscl45nm.db dw_foundation.sldb standard.sldb]
* gscl45nm.db dw_foundation.sldb standard.sldb
# Reading source verilog file.
# copy your verilog file into ./src/ before synthesis.
read_verilog ./src/gold_mesh.v;
Loading db file '/home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files/gscl45nm.db'
Loading db file '/usr/local/synopsys/Design_Compiler/default/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/local/synopsys/Design_Compiler/default/libraries/syn/standard.sldb'
Loading db file '/usr/local/synopsys/Design_Compiler/default/libraries/syn/gtech.db'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Loading verilog file '/home/viterbi/07/ruochenj/EE577B/mesh_syn/src/gold_mesh.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/viterbi/07/ruochenj/EE577B/mesh_syn/src/gold_mesh.v

Inferred memory devices in process
        in routine gold_mesh line 113 in file
                '/home/viterbi/07/ruochenj/EE577B/mesh_syn/src/gold_mesh.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    polarity_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/viterbi/07/ruochenj/EE577B/mesh_syn/src/gold_mesh.db:gold_mesh'
Loaded 1 design.
Current design is 'gold_mesh'.
gold_mesh
read_verilog ./src/gold_router.v;
Loading verilog file '/home/viterbi/07/ruochenj/EE577B/mesh_syn/src/gold_router.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/viterbi/07/ruochenj/EE577B/mesh_syn/src/gold_router.v
Presto compilation completed successfully.
Current design is now '/home/viterbi/07/ruochenj/EE577B/mesh_syn/src/gold_router.db:gold_router'
Loaded 1 design.
Current design is 'gold_router'.
gold_router
read_verilog ./src/buffer.v;
Loading verilog file '/home/viterbi/07/ruochenj/EE577B/mesh_syn/src/buffer.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/viterbi/07/ruochenj/EE577B/mesh_syn/src/buffer.v

Inferred memory devices in process
        in routine buffer line 24 in file
                '/home/viterbi/07/ruochenj/EE577B/mesh_syn/src/buffer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|     is_full_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/viterbi/07/ruochenj/EE577B/mesh_syn/src/buffer.db:buffer'
Loaded 1 design.
Current design is 'buffer'.
buffer
read_verilog ./src/arbiter2.v;
Loading verilog file '/home/viterbi/07/ruochenj/EE577B/mesh_syn/src/arbiter2.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/viterbi/07/ruochenj/EE577B/mesh_syn/src/arbiter2.v

Statistics for case statements in always block at line 30 in file
        '/home/viterbi/07/ruochenj/EE577B/mesh_syn/src/arbiter2.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            34            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine arbiter2 line 46 in file
                '/home/viterbi/07/ruochenj/EE577B/mesh_syn/src/arbiter2.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   last_gnt_v0_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   last_gnt_v1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/viterbi/07/ruochenj/EE577B/mesh_syn/src/arbiter2.db:arbiter2'
Loaded 1 design.
Current design is 'arbiter2'.
arbiter2
read_verilog ./src/arbiter4.v;
Loading verilog file '/home/viterbi/07/ruochenj/EE577B/mesh_syn/src/arbiter4.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/viterbi/07/ruochenj/EE577B/mesh_syn/src/arbiter4.v

Statistics for case statements in always block at line 41 in file
        '/home/viterbi/07/ruochenj/EE577B/mesh_syn/src/arbiter4.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            46            |    auto/auto     |
|            61            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine arbiter4 line 72 in file
                '/home/viterbi/07/ruochenj/EE577B/mesh_syn/src/arbiter4.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   last_gnt_v0_reg   | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|   last_gnt_v1_reg   | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/viterbi/07/ruochenj/EE577B/mesh_syn/src/arbiter4.db:arbiter4'
Loaded 1 design.
Current design is 'arbiter4'.
arbiter4
# Setting $design_name as current working design.
# Use this command before setting any constraints.
current_design $design_name ;
Current design is 'gold_mesh'.
{gold_mesh}
# If you have multiple instances of the same module,
# use this so that DesignCompiler optimizes each instance separately.
uniquify ;
Information: Uniquified 16 instances of design 'gold_router'. (OPT-1056)
Information: Uniquified 320 instances of design 'buffer'. (OPT-1056)
Information: Uniquified 32 instances of design 'arbiter2'. (OPT-1056)
Information: Uniquified 48 instances of design 'arbiter4'. (OPT-1056)
1
# Linking your design into the cells in standard cell libraries.
# This command checks whether your design can be compiled
link ;

  Linking design 'gold_mesh'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (417 designs)             /home/viterbi/07/ruochenj/EE577B/mesh_syn/src/gold_mesh.db, etc
  gscl45nm (library)          /home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files/gscl45nm.db
  dw_foundation.sldb (library) /usr/local/synopsys/Design_Compiler/default/libraries/syn/dw_foundation.sldb

1
# Create a clock with period of 5.
create_clock -name clk -period 5.0 -waveform [list 0 2.5] [get_ports clk]
1
# Setting timing constraints for combinational logic.
# Specifying maximum delay from inputs to outputs
set_max_delay 5.0 -to [all_outputs];
1
set_max_delay 5.0 -from [all_inputs];
1
# "check_design" checks the internal representation of the
# current design for consistency and issues error and
# warning messages as appropriate.
check_design > report/$design_name.check_design ;
# Perforing synthesis and optimization on the current_design.
compile ;
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.5.2
                                                               |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.5.2
                                                               |     *     |
============================================================================


Information: There are 1307 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'arbiter4_0'
Information: Added key list 'DesignWare' to design 'arbiter4_0'. (DDB-72)
  Processing 'arbiter2_0'
Information: Added key list 'DesignWare' to design 'arbiter2_0'. (DDB-72)
  Processing 'buffer_0'
  Processing 'gold_router_0'
  Processing 'gold_router_15'
  Processing 'gold_mesh'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:47  402703.0   4968.00 79280616.0    1190.4                          
    0:00:47  402703.0   4968.00 79280616.0    1190.4                          
    0:00:52  414669.7      0.00       0.0     157.9                          
    0:00:54  424158.0      0.00       0.0     133.5                          
    0:00:55  430317.6      0.00       0.0     133.5                          
    0:00:55  436477.2      0.00       0.0     133.5                          
    0:01:06  437478.6      0.00       0.0     133.5                          
    0:01:07  437478.6      0.00       0.0     133.5                          
    0:01:07  437478.6      0.00       0.0     133.5                          
    0:01:08  437478.6      0.00       0.0     133.5                          
    0:01:09  437478.6      0.00       0.0     133.5                          
    0:01:29  401000.4      0.00       0.0     102.7                          
    0:01:31  401000.4      0.00       0.0     102.7                          
    0:01:32  401000.4      0.00       0.0     102.7                          
    0:01:33  401000.4      0.00       0.0     102.7                          
    0:01:33  401000.4      0.00       0.0     102.7                          
    0:02:10  402977.1      0.00       0.0      99.6                          
    0:02:47  406917.4      0.00       0.0      95.8                          
    0:03:28  410200.6      0.00       0.0      93.1                          
    0:04:08  414026.8      0.00       0.0      90.6                          
    0:04:18  417841.2      0.00       0.0      88.2                          
    0:04:26  421966.9      0.00       0.0      85.8                          
    0:04:33  425954.0      0.00       0.0      83.5                          
    0:04:39  429843.6      0.00       0.0      81.2                          
    0:04:45  433710.6      0.00       0.0      79.0                          
    0:04:51  437510.1      0.00       0.0      76.9                          
    0:04:55  441196.9      0.00       0.0      74.8                          
    0:05:00  444658.5      0.00       0.0      72.8                          
    0:05:04  448007.4      0.00       0.0      70.9                          
    0:05:10  451018.4      0.00       0.0      69.1                          
    0:05:18  453841.7      0.00       0.0      67.5                          
    0:05:41  455110.7      0.00       0.0      66.6                          
    0:05:41  455110.7      0.00       0.0      66.6                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:41  455110.7      0.00       0.0      66.6                          
    0:05:41  455110.7      0.00       0.0      66.6                          
    0:05:43  455110.7      0.00       0.0      66.6                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:43  455110.7      0.00       0.0      66.6                          
    0:05:43  455255.3      0.00       0.0      66.4 router_1_2/arb_nso/n56   
    0:05:43  455394.6      0.00       0.0      66.3 router_3_0/arb_cwo/n13   
    0:05:43  455513.4      0.00       0.0      66.2 router_2_3/arb_ccwo/n13  
    0:05:44  455632.1      0.00       0.0      66.1 router_2_1/arb_peo/n50   
    0:05:44  455750.8      0.00       0.0      66.0 router_2_3/arb_sno/n50   
    0:05:44  455869.6      0.00       0.0      65.9 router_2_1/arb_nso/n43   
    0:05:44  455988.3      0.00       0.0      65.8 router_1_3/arb_peo/n43   
    0:05:44  456107.0      0.00       0.0      65.7 router_3_0/arb_nso/n59   
    0:05:45  456225.8      0.00       0.0      65.7 router_3_1/arb_peo/n63   
    0:05:45  456344.5      0.00       0.0      65.6 router_0_3/arb_sno/n63   
    0:05:45  456473.6      0.00       0.0      65.5 router_2_0/arb_sno/n31   
    0:05:45  456638.7      0.00       0.0      65.4 router_1_3/arb_nso/n31   
    0:05:45  456767.8      0.00       0.0      65.3 router_2_0/arb_peo/n65   
    0:05:45  456886.5      0.00       0.0      65.2 router_2_1/arb_sno/n61   
    0:05:45  457005.3      0.00       0.0      65.2 router_2_2/arb_sno/n65   
    0:05:45  457124.0      0.00       0.0      65.1 router_2_3/arb_nso/n61   
    0:05:46  457260.1      0.00       0.0      65.0 router_1_1/arb_peo/n34   
    0:05:46  457410.3      0.00       0.0      64.9 router_0_0/arb_sno/n35   
    0:05:46  457569.8      0.00       0.0      64.8 router_3_2/arb_peo/n35   
    0:05:46  457734.1      0.00       0.0      64.7 router_3_1/arb_sno/n37   
    0:05:46  457903.0      0.00       0.0      64.5 router_1_1/arb_cwo/n17   
    0:05:47  458076.7      0.00       0.0      64.4 router_3_1/n733          
    0:05:47  458280.8      0.00       0.0      64.3 router_3_0/N2159         
    0:05:47  458497.6      0.00       0.0      64.2 router_1_2/N2159         
    0:05:47  458714.5      0.00       0.0      64.0 router_3_3/N2159         
    0:05:47  458877.3      0.00       0.0      64.0 router_1_3/n704          
    0:05:47  459070.7      0.00       0.0      63.9 router_0_0/arb_nso/n53   
    0:05:48  459267.8      0.00       0.0      63.8 router_1_0/arb_peo/n44   
    0:05:48  459464.9      0.00       0.0      63.7 router_3_0/arb_sno/n30   
    0:05:48  459662.0      0.00       0.0      63.6 router_0_1/arb_peo/n53   
    0:05:49  459859.1      0.00       0.0      63.5 router_2_1/arb_sno/n44   
    0:05:49  460056.2      0.00       0.0      63.5 router_0_2/arb_nso/n30   
    0:05:49  460253.3      0.00       0.0      63.4 router_1_2/arb_sno/n53   
    0:05:49  460450.4      0.00       0.0      63.3 router_3_2/arb_nso/n44   
    0:05:50  460647.5      0.00       0.0      63.2 router_0_3/arb_peo/n30   
    0:05:50  460844.6      0.00       0.0      63.1 router_2_3/arb_nso/n53   
    0:05:50  461041.7      0.00       0.0      63.0 router_3_3/arb_peo/n44   
    0:05:51  461238.8      0.00       0.0      62.9 router_2_1/n1799         
    0:05:51  461435.9      0.00       0.0      62.9 router_1_3/n1799         
    0:24:54  461515.7      0.00       0.0      62.8                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:24:54  461515.7      0.00       0.0      62.8                          
    0:24:55  461515.7      0.00       0.0      62.8                          
    0:25:06  457577.8      0.00       0.0      62.8                          
    0:25:09  454804.3      0.00       0.0      62.8                          
    0:25:12  453207.2      0.00       0.0      62.8                          
    0:25:14  452164.0      0.00       0.0      62.8                          
    0:25:17  451288.3      0.00       0.0      62.8                          
    0:25:21  450066.2      0.00       0.0      62.8                          
    0:25:24  449001.8      0.00       0.0      62.8                          
    0:25:27  448119.1      0.00       0.0      62.8                          
    0:25:29  447679.8      0.00       0.0      62.8                          
    0:25:31  447308.1      0.00       0.0      62.8                          
    0:25:33  447073.0      0.00       0.0      62.8                          
    0:25:34  446815.4      0.00       0.0      62.8                          
    0:25:36  446587.3      0.00       0.0      62.8                          
    0:25:37  446311.3      0.00       0.0      62.8                          
    0:25:39  446070.6      0.00       0.0      62.8                          
    0:25:40  445918.5      0.00       0.0      62.8                          
    0:25:40  445918.5      0.00       0.0      62.8                          
    0:25:42  445918.5      0.00       0.0      62.8                          
    0:25:44  445598.9      0.00       0.0      62.8                          
    0:25:44  445595.6      0.00       0.0      62.8                          
    0:25:45  445595.6      0.00       0.0      62.8                          
    0:25:45  445595.6      0.00       0.0      62.8                          
    0:25:45  445595.6      0.00       0.0      62.8                          
    0:25:45  445595.6      0.00       0.0      62.8                          
    0:25:45  445595.6      0.00       0.0      62.8                          
    0:25:46  445595.6      0.00       0.0      62.8                          
Loading db file '/home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files/gscl45nm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'gold_mesh' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'router_0_0/buf_cwi_v1/data_in[0]': 2120 load(s), 1 driver(s)
     Net 'router_0_0/arb_sno/clk': 21057 load(s), 1 driver(s)
1
# For better synthesis result, use "compile_ultra" command.
# compile_ultra is doing automatic ungrouping during optimization,
# therefore sometimes it's hard to figure out the critical path 
# from the synthesized netlist.
# So, use "compile" command for now.
# Writing the synthesis result into Synopsys db format.
# You can read the saved db file into DesignCompiler later using
# "read_db" command for further analysis (timing, area...).
#write -xg_force_db -format db -hierarchy -out db/$design_name.db ;
# Generating timing and are report of the synthezied design.
report_timing > report/$design_name.timing ;
report_area > report/$design_name.area ;
# Writing synthesized gate-level verilog netlist.
# This verilog netlist will be used for post-synthesis gate-level simulation.
change_names -rules verilog -hierarchy ;
Warning: In the design gold_mesh, net 'node33_polarity' is connecting multiple ports. (UCN-1)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1
write -format verilog -hierarchy -out netlist/${design_name}_syn.v ;
Writing verilog file '/home/viterbi/07/ruochenj/EE577B/mesh_syn/netlist/gold_mesh_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
# Writing Standard Delay Format (SDF) back-annotation file.
# This delay information can be used for post-synthesis simulation.
write_sdf netlist/${design_name}_syn.sdf;
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/viterbi/07/ruochenj/EE577B/mesh_syn/netlist/gold_mesh_syn.sdf'. (WT-3)
1
write_sdc netlist/${design_name}_syn.sdc
1
1
dc_shell> report_power
Loading db file '/home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files/gscl45nm.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : gold_mesh
Version: K-2015.06-SP5-5
Date   : Thu Apr 17 17:29:53 2025
****************************************


Library(s) Used:

    gscl45nm (File: /home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files/gscl45nm.db)


Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  61.4329 mW   (93%)
  Net Switching Power  =   4.4011 mW    (7%)
                         ---------
Total Dynamic Power    =  65.8340 mW  (100%)

Cell Leakage Power     =   2.0716 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register          59.8029            0.2258        1.1577e+06           61.1863  (  90.11%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.6284            4.1753        9.1396e+05            6.7176  (   9.89%)
--------------------------------------------------------------------------------------------------
Total             61.4313 mW         4.4011 mW     2.0716e+06 nW        67.9039 mW
1
dc_shell> 
dc_shell> quit

Thank you...

