{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1684747634883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1684747634883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 22 12:27:14 2023 " "Processing started: Mon May 22 12:27:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1684747634883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1684747634883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off manual_counter -c manual_counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off manual_counter -c manual_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1684747634883 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1684747635116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manual_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file manual_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 manual_counter " "Found entity 1: manual_counter" {  } { { "manual_counter.v" "" { Text "F:/FPGA_2023B/additional_projects/final/manual_counter/manual_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684747635153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684747635153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "F:/FPGA_2023B/additional_projects/final/manual_counter/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684747635155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684747635155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.v" "" { Text "F:/FPGA_2023B/additional_projects/final/manual_counter/encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684747635158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684747635158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/manual_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/manual_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 trigger_generator " "Found entity 1: trigger_generator" {  } { { "output_files/manual_counter.v" "" { Text "F:/FPGA_2023B/additional_projects/final/manual_counter/output_files/manual_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684747635161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684747635161 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "manual_counter.v(12) " "Verilog HDL Instantiation warning at manual_counter.v(12): instance has no name" {  } { { "manual_counter.v" "" { Text "F:/FPGA_2023B/additional_projects/final/manual_counter/manual_counter.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1684747635161 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "manual_counter " "Elaborating entity \"manual_counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1684747635180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger_generator trigger_generator:comb_3 " "Elaborating entity \"trigger_generator\" for hierarchy \"trigger_generator:comb_3\"" {  } { { "manual_counter.v" "comb_3" { Text "F:/FPGA_2023B/additional_projects/final/manual_counter/manual_counter.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684747635182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:u1 " "Elaborating entity \"counter\" for hierarchy \"counter:u1\"" {  } { { "manual_counter.v" "u1" { Text "F:/FPGA_2023B/additional_projects/final/manual_counter/manual_counter.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684747635183 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count counter.v(8) " "Verilog HDL Always Construct warning at counter.v(8): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "counter.v" "" { Text "F:/FPGA_2023B/additional_projects/final/manual_counter/counter.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1684747635184 "|manual_counter|counter:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counter.v(8) " "Verilog HDL assignment warning at counter.v(8): truncated value with size 32 to match size of target (2)" {  } { { "counter.v" "" { Text "F:/FPGA_2023B/additional_projects/final/manual_counter/counter.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684747635184 "|manual_counter|counter:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count counter.v(10) " "Verilog HDL Always Construct warning at counter.v(10): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "counter.v" "" { Text "F:/FPGA_2023B/additional_projects/final/manual_counter/counter.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1684747635184 "|manual_counter|counter:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count counter.v(6) " "Verilog HDL Always Construct warning at counter.v(6): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "counter.v" "" { Text "F:/FPGA_2023B/additional_projects/final/manual_counter/counter.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1684747635184 "|manual_counter|counter:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] counter.v(6) " "Inferred latch for \"count\[0\]\" at counter.v(6)" {  } { { "counter.v" "" { Text "F:/FPGA_2023B/additional_projects/final/manual_counter/counter.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684747635184 "|manual_counter|counter:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] counter.v(6) " "Inferred latch for \"count\[1\]\" at counter.v(6)" {  } { { "counter.v" "" { Text "F:/FPGA_2023B/additional_projects/final/manual_counter/counter.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684747635184 "|manual_counter|counter:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder encoder:u2 " "Elaborating entity \"encoder\" for hierarchy \"encoder:u2\"" {  } { { "manual_counter.v" "u2" { Text "F:/FPGA_2023B/additional_projects/final/manual_counter/manual_counter.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684747635189 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1684747635439 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "encoded_count\[0\] VCC " "Pin \"encoded_count\[0\]\" is stuck at VCC" {  } { { "manual_counter.v" "" { Text "F:/FPGA_2023B/additional_projects/final/manual_counter/manual_counter.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684747635449 "|manual_counter|encoded_count[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "encoded_count\[4\] GND " "Pin \"encoded_count\[4\]\" is stuck at GND" {  } { { "manual_counter.v" "" { Text "F:/FPGA_2023B/additional_projects/final/manual_counter/manual_counter.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684747635449 "|manual_counter|encoded_count[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "encoded_count\[5\] GND " "Pin \"encoded_count\[5\]\" is stuck at GND" {  } { { "manual_counter.v" "" { Text "F:/FPGA_2023B/additional_projects/final/manual_counter/manual_counter.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684747635449 "|manual_counter|encoded_count[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1684747635449 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1684747635527 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1684747635698 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684747635698 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1684747635721 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1684747635721 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1684747635721 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1684747635721 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4668 " "Peak virtual memory: 4668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1684747635744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 22 12:27:15 2023 " "Processing ended: Mon May 22 12:27:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1684747635744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1684747635744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1684747635744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1684747635744 ""}
