	component Qsys is
		port (
			altpll_0_areset_conduit_export             : in    std_logic                     := 'X';             -- export
			altpll_0_c1_clk                            : out   std_logic;                                        -- clk
			altpll_0_locked_conduit_export             : out   std_logic;                                        -- export
			clk_clk                                    : in    std_logic                     := 'X';             -- clk
			gpio_controller_external_connection_export : out   std_logic;                                        -- export
			hc_05_uart_external_connection_rxd         : in    std_logic                     := 'X';             -- rxd
			hc_05_uart_external_connection_txd         : out   std_logic;                                        -- txd
			pio_key_external_connection_export         : in    std_logic                     := 'X';             -- export
			reset_reset_n                              : in    std_logic                     := 'X';             -- reset_n
			sdram_wire_addr                            : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_wire_ba                              : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n                           : out   std_logic;                                        -- cas_n
			sdram_wire_cke                             : out   std_logic;                                        -- cke
			sdram_wire_cs_n                            : out   std_logic;                                        -- cs_n
			sdram_wire_dq                              : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm                             : out   std_logic_vector(3 downto 0);                     -- dqm
			sdram_wire_ras_n                           : out   std_logic;                                        -- ras_n
			sdram_wire_we_n                            : out   std_logic;                                        -- we_n
			spi_csn_export                             : in    std_logic                     := 'X';             -- export
			spi_miso_export                            : out   std_logic;                                        -- export
			spi_mosi_export                            : in    std_logic                     := 'X';             -- export
			spi_sck_export                             : in    std_logic                     := 'X'              -- export
		);
	end component Qsys;

