# ğŸŒŸ RISC-V SoC Tapeout â€“ Week-6: Comprehensive physical design workshop covering the OpenLANE RTL-to-GDSII flow on Sky130 â€” from floorplanning and cell design to final layout and timing closure.

<div align="center">

![Physical Design](https://img.shields.io/badge/Physical_Design-Workshop-blue?style=for-the-badge)
![OpenLANE](https://img.shields.io/badge/OpenLANE-Flow-green?style=for-the-badge)
![Sky130](https://img.shields.io/badge/Sky130-PDK-orange?style=for-the-badge)
![Status](https://img.shields.io/badge/Status-Active-success?style=for-the-badge)

</div>

ğŸ”„ This week marks the **Physical Design Workshop**, where I execute the complete **RTL-to-GDSII implementation** flow using **OpenLANE** and **Sky130 PDK**. Building upon synthesis, timing, and floorplanning concepts from earlier weeks, I now focus on practical physical design. This phase demonstrates how digital and mixed-signal blocks transform from RTL descriptions into verified, fabrication-ready silicon layouts.

---

## ğŸ¯ Objective

> ğŸ’¡ **Mission:** Master the complete RTL-to-GDSII physical design flow through hands-on implementation

<div align="center">

| ğŸ“ Learn | ğŸ› ï¸ Build | âœ… Verify |
|---------|---------|----------|
| Physical design concepts | Standard cells & layouts | DRC, LVS, STA |

</div>

The main goal of this week is to perform a series of **hands-on physical design labs** using a **pre-configured VDI image**. Through these labs, I aim to understand how various stagesâ€”standard cell design, layout generation, routing, DRC, and STAâ€”fit together in a complete digital design implementation.

---

### ğŸ¯ Key Milestones

- ğŸ”¸ **Setup & Environment:** Configure OpenLANE and Sky130 toolchain
- ğŸ”¸ **Synthesis to Layout:** Transform RTL into physical design
- ğŸ”¸ **Custom Cell Design:** Create and characterize standard cells
- ğŸ”¸ **Timing Closure:** Achieve timing requirements through STA
- ğŸ”¸ **Final Verification:** Complete DRC/LVS checks and generate GDSII

---

## ğŸ’¡ Learning Importance

### ğŸ” **Why This Matters**

This workshop connects all the concepts from the previous weeks and provides a real understanding of:

ğŸ”¹ How **digital design integrates with custom analog and mixed-signal blocks**

ğŸ”¹ The relationship between **layout design, timing closure, and DRC rules**

ğŸ”¹ How **physical implementation** influences chip performance and reliability

ğŸ”¹ The complete flow from **synthesis â†’ STA â†’ layout â†’ verification**


### ğŸ“ **Skills You'll Gain**

âœ¨ OpenLANE Flow Mastery

âœ¨ Sky130 PDK Understanding

âœ¨ Layout Design Skills

âœ¨ Timing Analysis Expertise

âœ¨ Verification Techniques

âœ¨ Industry-Standard Workflow

> ğŸ“Œ **By the end of this week**, the complete RTL-to-verified-layout transformation process will be fully understood and documented. I should have a clear view of how an RTL design is transformed into a verified layout ready for fabrication. 

---

## ğŸ§± Workshop Overview

<div align="center">

### ğŸ“… Five-Day Structured Learning Path

| **Day** | **Topic** | **Focus Area** | **Key Tools** | **Status** |
|---------|-----------|----------------|---------------|------------|
| **Day_1**  | ğŸš€ Inception of Open-Source EDA | Understanding the OpenLANE environment and Sky130 PDK | OpenLANE, Magic | ğŸŸ¢ |
| **Day_2**  | ğŸ“ Floorplanning Concepts | Comparing good vs bad floorplans and exploring library cells | OpenLANE, Magic | ğŸŸ¢ |
| **Day_3**  | ğŸ”¬ Standard Cell Design | Creating and characterizing a cell using Magic and Ngspice | Magic, Ngspice | ğŸŸ¢ |
| **Day_4**  | â±ï¸ Timing Analysis & Clock Tree | Running pre-layout STA and learning about clock tree synthesis | OpenSTA, OpenLANE | ğŸŸ¢ |
| **Day_5**  | ğŸ Routing & Sign-off | Completing the RTL-to-GDS flow with TritonRoute and OpenSTA | TritonRoute, OpenSTA | ğŸŸ¢ |

</div>

### ğŸ“‚ Repository Structure

```
Week6_Physical_Design_Workshop/
â”‚
â”œâ”€â”€ ğŸ“ Day1
â”‚   â”œâ”€â”€ readme.md
â”‚   â””â”€â”€ images/
â”‚
â”œâ”€â”€ ğŸ“ Day2
â”‚   â”œâ”€â”€ readme.md
â”‚   â””â”€â”€ images/
â”‚
â”œâ”€â”€ ğŸ“ Day3
â”‚   â”œâ”€â”€ readme.md
â”‚   â””â”€â”€ images/
â”‚
â”œâ”€â”€ ğŸ“ Day4
â”‚   â”œâ”€â”€ readme.md
â”‚   â””â”€â”€ images/
â”‚
â””â”€â”€ ğŸ“ Day5
    â”œâ”€â”€ readme.md
    â””â”€â”€ images/
â”œâ”€â”€ .gitignore
â”œâ”€â”€ LICENSE
â”œâ”€â”€ ğŸ“„ README.md
â”‚
```

> ğŸ’¾ Each day has its own folder containing detailed documentation with **screenshots** and **visuals**.

---

## ğŸ§° Lab Setup

<div align="center">

### ğŸ–¥ï¸ Virtual Development Infrastructure (VDI)

![VirtualBox](https://img.shields.io/badge/VirtualBox-7.2.4-183A61?style=flat&logo=virtualbox)
![Ubuntu](https://img.shields.io/badge/Ubuntu-18.04_LTS-E95420?style=flat&logo=ubuntu)
![Storage](https://img.shields.io/badge/Storage-~100GB-red?style=flat)
![RAM](https://img.shields.io/badge/RAM-4GB+-orange?style=flat)

</div>

The labs for this week are done using a **pre-configured VDI image** provided as part of the workshop.

### ğŸ”— Download Links

#### ğŸ“¦ **Physical Design Tools VDI Image**

```
Platform: VirtualBox
Format: .vdi
OS: Ubuntu 18.04 LTS (64-bit)
Pre-installed: All required tools
```

ğŸ”½ **[Download VDI File](https://drive.google.com/file/d/1Ri30Yeqjyprv-rStHEScUMpKtw2JfVJe/view)**

#### ğŸ› ï¸ **OpenLANE Tools Package**

```
Size: ~100 GB
Format: .zip
Contents: Complete OpenLANE toolchain
Includes: Sky130 PDK
```

ğŸ”½ **[Download openlane.zip](https://vsd-labs.sgp1.cdn.digitaloceanspaces.com/vsd-labs/openlane.zip)**

> âš ï¸ **Important:** Ensure you have at least **100 GB of free disk space** before downloading

---

### ğŸªŸ Setup on Windows

#### Step-by-Step Guide

**Step 1ï¸âƒ£: Install Oracle VirtualBox**

```
ğŸ”— Download from: https://www.virtualbox.org/wiki/Downloads
ğŸ“¦ Choose: Windows hosts
ğŸ’¿ Install: Follow the installation wizard
```

**Step 2ï¸âƒ£: Create New Virtual Machine**

1. ğŸ–±ï¸ Open VirtualBox
2. â• Click **"New"** to create a new VM
3. âš™ï¸ Configure the following:
   ```
   Name: Physical_Design_Workshop
   Type: Linux
   Version: Ubuntu (64-bit)
   ```

**Step 3ï¸âƒ£: Memory Allocation**

```
Recommended: 4096 MB (4 GB)
Minimum: 2048 MB (2 GB)
Optimal: 8192 MB (8 GB) if available
```

**Step 4ï¸âƒ£: Select Virtual Hard Disk**

- ğŸ”˜ Choose **"Use an existing virtual hard disk file"**
- ğŸ“‚ Click the folder icon to browse
- ğŸ“ Navigate to your extracted `.vdi` file
- âœ… Select it and confirm
- â¡ï¸ Then click **Start**

---

### ğŸ§ Setup on Ubuntu

#### Installation Commands

**Step 1ï¸âƒ£: Install VirtualBox**

```bash
# Update package repository
sudo apt update

# Install VirtualBox
sudo apt install virtualbox

# Verify installation
virtualbox --help
```

**Step 2ï¸âƒ£: Launch VirtualBox**

```bash
# Start VirtualBox GUI
virtualbox &
```

**Step 3ï¸âƒ£: Create Virtual Machine**

```
1. Click "New" button
2. Name: Physical_Design_Workshop
3. Type: Linux
4. Version: Ubuntu (64-bit)
5. Click "Next"
```

**Step 4ï¸âƒ£: Configure Memory**

```
Memory Size: 4096 MB (recommended)
Click "Next"
```

**Step 5ï¸âƒ£: Add Existing Virtual Disk**

```bash
# Select "Use an existing virtual hard disk file"
# Browse to extracted .vdi file
# Click "Create" and Start the VM
```

---

### ğŸ”§ Pre-installed Tools Overview

<div align="center">

| Tool | Purpose | Version | Documentation |
|------|---------|---------|---------------|
| ğŸ”¨ **OpenLANE** | RTL-to-GDSII Flow | Latest | [Docs](https://openlane.readthedocs.io/) |
| ğŸ¨ **Magic** | Layout Editor & DRC | 8.3+ | [Guide](http://opencircuitdesign.com/magic/) |
| âš¡ **Ngspice** | SPICE Simulator | 34+ | [Manual](http://ngspice.sourceforge.net/) |
| â±ï¸ **OpenSTA** | Static Timing Analysis | Latest | [Docs](https://github.com/The-OpenROAD-Project/OpenSTA) |
| ğŸ›£ï¸ **TritonRoute** | Detailed Router | Latest | [Info](https://github.com/The-OpenROAD-Project/TritonRoute) |
| ğŸ“š **Sky130 PDK** | Process Design Kit | v1.0+ | [PDK Docs](https://skywater-pdk.readthedocs.io/) |

</div>

> âœ… **All tools are pre-configured** in the VDI for immediate lab access

---

### ğŸ“¸ Screenshot Guidelines

> ğŸ¯ **Quality Requirements:**
> - âœ… Clear and readable terminal text
> - âœ… Complete window capture (with username/timestamp)
> - âœ… Annotated when necessary
> - âœ… Organized in `images/` subfolder

---

## ğŸ§  Learning Outcomes

### ğŸ“ By the end of **Week 6**, I aim to:

#### ğŸ› ï¸ **Technical Skills**

âœ… Successfully set up and use the Physical Design VDI environment

âœ… Perform end-to-end **RTL-to-GDSII implementation** using OpenLANE and Sky130

âœ… Design and characterize a standard cell using **Magic** and **Ngspice**

#### ğŸ” **Analysis Capabilities**

âœ… Understand **clock tree synthesis** and its impact on timing

âœ… Master **pre-layout STA** techniques and methodologies

âœ… Comprehend **routing concepts** and optimization strategies

#### ğŸŒŸ **Holistic Understanding**

âœ… Connect all stages of digital design â€” from **RTL** to **verified layout**

âœ… Recognize design trade-offs between **area, power, and performance**

âœ… Apply **industry best practices** in physical design

---

## ğŸ™Œ Acknowledgements  

ğŸ‘¨â€ğŸ« **Kunal Ghosh** â€“ VSD SoC Program Mentor  

ğŸ§‘â€ğŸ¤â€ğŸ§‘ **Open-source EDA Community** â€“ Tool contributors & maintainers  

ğŸŒ **RISC-V & Efabless Ecosystem** â€“ Enabling open tapeout programs  

---

## ğŸ“ Reference and Resources

### ğŸ“š Essential Documentation & Repositories

ğŸ“˜ **Primary Reference** - [SoC Design and Planning (NASSCOM Ã— VSD)](https://github.com/fayizferosh/soc-design-and-planning-nasscom-vsd/)

ğŸ“™ **OpenLANE Docs** - [Complete flow documentation](https://openlane.readthedocs.io/)

ğŸ“— **Sky130 PDK** - [Skywater PDK: Process design kit details](https://skywater-pdk.readthedocs.io/)

ğŸ“• **Magic Tutorial** - [OpenCircuitDesign: Layout design guide](http://opencircuitdesign.com/magic/)

ğŸ““ **OpenSTA Manual** - [Timing analysis reference](https://github.com/The-OpenROAD-Project/OpenSTA)

---

## ğŸ”— Repository Links

ğŸ‘‰ **Week-0 Repository Link:** https://github.com/CHITTESH-S/Week-0_RISC-V_SoC_TapeOut

ğŸ‘‰ **Week-1 Repository Link:** https://github.com/CHITTESH-S/Week-1_RISC-V_SoC_TapeOut

ğŸ‘‰ **Week-2 Repository Link:** https://github.com/CHITTESH-S/Week-2_RISC-V_SoC_TapeOut

ğŸ‘‰ **Week-3 Repository Link:** https://github.com/CHITTESH-S/Week-3_RISC-V_SoC_TapeOut

ğŸ‘‰ **Week-4 Repository Link:** https://github.com/CHITTESH-S/Week-4_RISC-V_SoC_TapeOut

ğŸ‘‰ **Week-5 Repository Link:** https://github.com/CHITTESH-S/Week-5_RISC-V_SoC_TapeOut

ğŸ‘‰ **Week-7 Repository Link:** https://github.com/CHITTESH-S/Week-7_RISC-V_SoC_TapeOut

ğŸ‘‰ **Main Repository Link:** https://github.com/CHITTESH-S/RISC-V_SoC_TapeOut_VSD

ğŸ‘¨â€ğŸ’» **Contributor**: [Chittesh S](https://github.com/CHITTESH-S)  

---
