// Seed: 3374068397
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign {id_1, id_3, 1, 1'h0, 1} = id_1;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input wor id_5,
    input tri id_6,
    input tri1 id_7,
    output tri1 id_8,
    input tri id_9,
    input supply0 id_10
);
  tri0 id_12 = 1;
  assign id_8 = id_0;
  assign id_8 = 1;
  module_0(
      id_12, id_12, id_12, id_12, id_12, id_12, id_12
  );
endmodule
