//
// Module mopshub_lib.monitor_pp3.struct
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 17:39:33 02/02/22
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module monitor_pp3( 
   // Port Declarations
   input   wire            buffer_spi_tra_en, 
   input   wire            clk, 
   input   wire            cs, 
   input   wire    [31:0]  data_tra_spi, 
   input   wire            miso, 
   input   wire            rst, 
   input   wire            start_read_miso, 
   output  wire    [31:0]  data_rec_spi, 
   output  wire            end_read_miso, 
   output  wire            mosi, 
   output  wire            sck
);


// Internal Declarations


// Local declarations

// Internal signal declarations
wire  [7:0] rxdat;
wire  [7:0] spi_id;
wire  [7:0] spi_reg;
wire  [7:0] spi_select;
wire        ss;
wire        transceive;
wire  [7:0] txdat;


// Instances 
buffer_rec_spi_data buffer_rec_spi_data0( 
   .clk           (clk), 
   .rst           (rst), 
   .buffer_en     (start_read_miso), 
   .spi_id_in     (spi_id), 
   .spi_reg       (spi_reg), 
   .data_rec_in   (rxdat), 
   .spi_select    (spi_select), 
   .end_read_miso (end_read_miso), 
   .data_rec_out  (data_rec_spi)
); 

buffer_tra_spi_data buffer_tra_spi_data0( 
   .clk          (clk), 
   .data_tra_in  (data_tra_spi), 
   .buffer_en    (buffer_spi_tra_en), 
   .rst          (rst), 
   .spi_id       (spi_id), 
   .spi_reg      (spi_reg), 
   .spi_select   (spi_select), 
   .data_tra_out (txdat)
); 

spi_master #(40000000,10000000) spi_master0( 
   .clk        (clk), 
   .rst        (rst), 
   .sck        (sck), 
   .miso       (miso), 
   .mosi       (mosi), 
   .txdat      (txdat), 
   .rxdat      (rxdat), 
   .transceive (transceive), 
   .busy       (ss)
); 

// HDL Embedded Text Block 6 eb6


assign transceive = !cs;//1'b1;































endmodule // monitor_pp3

