// Seed: 1063260850
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wor id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = 1;
endmodule
module module_1 (
    input  wire  id_0,
    input  tri   id_1,
    output logic id_2,
    input  wire  id_3,
    output tri   id_4
);
  logic id_6;
  always_ff begin : LABEL_0
    id_2 = id_1;
  end
  assign id_4 = id_1 - id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign id_4 = ~id_1 | id_1;
  logic id_7 = id_1;
endmodule
