1. Velocity Saturation in MOSFETs (like NMOS)
ğŸ”¹ Basic Idea

In a MOSFET, the drain current (ID) increases with drain-to-source voltage (VDS) until it saturates (normal saturation region).
However, when electric field in the channel becomes very high (especially in modern short-channel devices), carrier velocity stops increasing linearly â€” this is called velocity saturation.

ğŸ“˜ Explanation

At low electric fields:

ğ‘£
=
ğœ‡
ğ¸
v=Î¼E

where

ğ‘£
v = carrier velocity,

ğœ‡
Î¼ = mobility,

ğ¸
E = electric field.

At high electric fields, velocity reaches a maximum limit:

ğ‘£
ğ‘ 
ğ‘
ğ‘¡
â‰ˆ
10
7
Â cm/sÂ forÂ electronsÂ inÂ Si
v
sat
	â€‹

â‰ˆ10
7
Â cm/sÂ forÂ electronsÂ inÂ Si

and no longer increases with field.

Therefore, even if VDS increases, ID no longer rises significantly â€” the current saturates earlier.

ğŸ“‰ Effect on Drain Current

In velocity saturation region:

ğ¼
ğ·
=
ğ‘Š
ğ¶
ğ‘œ
ğ‘¥
ğ‘£
ğ‘ 
ğ‘
ğ‘¡
(
ğ‘‰
ğº
ğ‘†
âˆ’
ğ‘‰
ğ‘¡
â„
)
I
D
	â€‹

=WC
ox
	â€‹

v
sat
	â€‹

(V
GS
	â€‹

âˆ’V
th
	â€‹

)

â¡ Current becomes linearly dependent on (VGS âˆ’ Vth) instead of quadratic.
This happens in short-channel MOSFETs (used in modern CMOS).

âš™ï¸ Key Point

Long-channel device â†’ quadratic IDâ€“VGS relation.

Short-channel device (with velocity saturation) â†’ linear IDâ€“VGS relation.

This limits current drive and switching speed.

ğŸ§© 2. CMOS Inverter & Voltage Transfer Characteristic (VTC)
ğŸ”¹ Structure

A CMOS inverter combines:

PMOS (connected to VDD)

NMOS (connected to GND)

Both gates are tied together to form the input, and drains are connected together to form the output.

 VDD
  â”‚
 PMOS
  â”‚
  â”œâ”€â”€ Output (Vout)
  â”‚
 NMOS
  â”‚
 GND

ğŸ”¹ Operation Regions
Input Voltage (Vin)	PMOS	NMOS	Output (Vout)	State
0 (low)	ON	OFF	â‰ˆ VDD	Logic 1
High (VDD)	OFF	ON	â‰ˆ 0	Logic 0
Mid (â‰ˆ Vth)	Partially ON	Partially ON	Transition	Switching
ğŸ“ˆ Voltage Transfer Characteristic (VTC)

Plots Vout vs. Vin

Has an S-shaped curve showing sharp transition between logic levels.

Vout |\
     | \
     |  \
     |   \
     |    \
     |_____\_______ Vin

âš™ï¸ Important Points on VTC

Noise Margins: Flat regions indicate high noise immunity.

Switching Threshold (VM): Input voltage where Vin = Vout.

Inverter Gain (âˆ’dVout/dVin): Very high near VM â†’ fast switching.

Symmetrical VTC: Achieved when PMOS and NMOS are sized properly.

ğŸ” Summary
Parameter	Meaning
VM	Switching threshold
NMH / NML	Noise margins for logic high & low
Gain	Sharpness of transition
Power	Very low (no static current in logic states)
