// Generated by stratus_hls 19.10-p100  (91500.011111)
// Thu Jan 28 17:22:32 2021
// from feature_write_addr_gen.cpp
#ifndef CYNTH_PART_feature_write_addr_gen_feature_write_addr_gen_rtl_h
#define CYNTH_PART_feature_write_addr_gen_feature_write_addr_gen_rtl_h

#include "systemc.h"
/* Include declarations of instantiated parts. */


/* Declaration of the synthesized module. */
struct feature_write_addr_gen : public sc_module {
  sc_in<bool > clk;
  sc_in<bool > rstn;
  sc_in<bool > init;
  sc_in<sc_uint<8> > start;
  sc_in<sc_uint<8> > conv_type;
  sc_out<bool > stop;
  sc_in<sc_uint<32> > base_addr;
  sc_in<sc_biguint<320> > src;
  sc_in<bool > src_vld;
  sc_in<sc_uint<32> > read_address;
  sc_in<bool > read_address_valid;
  sc_in<bool > data_in_en;
  sc_out<sc_biguint<320> > read_data;
  sc_out<sc_uint<32> > address_0;
  sc_out<bool > cs_0;
  sc_out<bool > we_0;
  sc_out<bool > oe_0;
  sc_in<sc_biguint<320> > data_in;
  sc_out<sc_biguint<320> > data_out;
  feature_write_addr_gen( sc_module_name name );
  SC_HAS_PROCESS(feature_write_addr_gen);
  sc_signal<sc_uint<32> > feature_write_addr_gen_Muxu32i0u1_4_51_out1;
  sc_signal<sc_uint<1> > feature_write_addr_gen_Not_1U_1U_4_49_out1;
  sc_signal<sc_uint<1> > feature_write_addr_gen_Or_1Ux1U_1U_4_47_out1;
  sc_signal<sc_uint<1> > feature_write_addr_gen_Not_1U_1U_4_46_out1;
  sc_signal<sc_uint<1> > feature_write_addr_gen_OrReduction_3U_1U_4_48_out1;
  sc_signal<sc_uint<32> > feature_write_addr_gen_N_Mux_32_2_34_4_55_out1;
  sc_signal<sc_uint<1> > feature_write_addr_gen_Or_1Ux1U_1U_4_54_out1;
  sc_signal<sc_uint<1> > feature_write_addr_gen_And_1Ux1U_1U_4_53_out1;
  sc_signal<sc_biguint<320> > feature_write_addr_gen_N_MuxB_320_2_24_4_52_out1;
  sc_signal<sc_biguint<320> > feature_write_addr_gen_N_MuxB_320_2_25_4_6_out1;
  sc_signal<sc_uint<1> > feature_write_addr_gen_N_Muxb_1_2_26_4_4_out1;
  sc_signal<sc_uint<1> > feature_write_addr_gen_OrReduction_8U_1U_4_3_out1;
  sc_signal<sc_uint<1> > feature_write_addr_gen_OrReduction_4U_1U_4_2_out1;
  sc_signal<sc_uint<4> > feature_write_addr_gen_OrReduction_4U_1U_4_2_in1;
  sc_signal<bool > src_vld_3d;
  sc_signal<bool > src_vld_2d;
  sc_signal<bool > src_vld_1d;
  sc_signal<sc_uint<1> > feature_write_addr_gen_Eqi2u8_4_1_out1;
  sc_signal<sc_uint<1> > feature_write_addr_gen_And_1Ux1U_1U_4_5_out1;
  sc_signal<sc_uint<32> > feature_write_addr_gen_Add_32Ux32U_32U_1_21_out1;
  sc_signal<sc_uint<32> > feature_write_addr_gen_N_Mux_32_2_34_4_35_out1;
  sc_signal<sc_uint<32> > feature_write_addr_gen_Add2i1u32_1_34_out1;
  sc_signal<sc_uint<1> > feature_write_addr_gen_And_1Ux1U_1U_4_33_out1;
  sc_signal<sc_uint<1> > feature_write_addr_gen_OrReduction_3U_1U_4_32_out1;
  sc_signal<sc_uint<32> > feature_write_addr_gen_Muxi0u32u1_4_36_out1;
  sc_signal<sc_uint<32> > write_cnt;
  sc_signal<sc_uint<1> > feature_write_addr_gen_OrReduction_3U_1U_4_12_out1;
  sc_signal<sc_uint<1> > feature_write_addr_gen_Nei7u3_4_10_out1;
  sc_signal<sc_uint<1> > feature_write_addr_gen_Eqi7u3_4_13_out1;
  sc_signal<sc_uint<1> > feature_write_addr_gen_Eqi6u3_4_14_out1;
  sc_signal<sc_uint<1> > feature_write_addr_gen_Eqi5u3_4_15_out1;
  sc_signal<sc_uint<1> > feature_write_addr_gen_Eqi4u3_4_16_out1;
  sc_signal<sc_uint<1> > feature_write_addr_gen_Eqi3u3_4_17_out1;
  sc_signal<sc_uint<1> > feature_write_addr_gen_Eqi2u3_4_18_out1;
  sc_signal<sc_uint<1> > feature_write_addr_gen_Eqi1u3_4_19_out1;
  sc_signal<sc_uint<1> > feature_write_addr_gen_And_1Ux1U_1U_4_11_out1;
  sc_signal<sc_uint<1> > feature_write_addr_gen_Not_1U_1U_4_20_out1;
  sc_signal<sc_biguint<320> > fifo_mem_7;
  sc_signal<sc_biguint<320> > fifo_mem_0;
  sc_signal<sc_biguint<320> > fifo_mem_1;
  sc_signal<sc_biguint<320> > fifo_mem_2;
  sc_signal<sc_biguint<320> > fifo_mem_3;
  sc_signal<sc_biguint<320> > fifo_mem_4;
  sc_signal<sc_biguint<320> > fifo_mem_5;
  sc_signal<sc_biguint<320> > fifo_mem_6;
  sc_signal<sc_uint<1> > feature_write_addr_gen_OrReduction_3U_1U_4_42_out1;
  sc_signal<sc_biguint<320> > fifo_out;
  sc_signal<sc_uint<1> > feature_write_addr_gen_And_1Ux1U_1U_4_43_out1;
  sc_signal<sc_biguint<320> > feature_write_addr_gen_N_MuxB_320_8_35_1_44_out1;
  sc_signal<sc_uint<3> > feature_write_addr_gen_N_Mux_3_2_28_4_30_out1;
  sc_signal<sc_uint<3> > feature_write_addr_gen_MuxSubi1u3u3u1_4_29_out1;
  sc_signal<sc_uint<3> > feature_write_addr_gen_Add2i1u3_4_28_out1;
  sc_signal<sc_uint<1> > feature_write_addr_gen_And_1Ux1U_1U_4_27_out1;
  sc_signal<sc_uint<1> > feature_write_addr_gen_And_1Ux1U_1U_4_25_out1;
  sc_signal<sc_uint<1> > feature_write_addr_gen_And_1Ux1U_1U_4_24_out1;
  sc_signal<sc_uint<1> > feature_write_addr_gen_OrReduction_3U_1U_4_23_out1;
  sc_signal<sc_uint<3> > feature_write_addr_gen_N_Mux_3_2_28_4_31_out1;
  sc_signal<sc_uint<1> > feature_write_addr_gen_Not_1U_1U_1_22_out1;
  sc_signal<sc_uint<1> > feature_write_addr_gen_OrReduction_3U_1U_1_37_out1;
  sc_signal<sc_uint<1> > feature_write_addr_gen_And_1Ux1U_1U_4_8_out1;
  sc_signal<sc_uint<1> > feature_write_addr_gen_Nei7u3_4_7_out1;
  sc_signal<sc_uint<3> > feature_write_addr_gen_MuxAdd2i1u3u3u1_4_9_out1;
  sc_signal<sc_uint<3> > wr_ptr;
  sc_signal<sc_uint<1> > feature_write_addr_gen_And_1Ux1U_1U_4_40_out1;
  sc_signal<sc_uint<1> > feature_write_addr_gen_And_1Ux1U_1U_1_38_out1;
  sc_signal<sc_uint<1> > feature_write_addr_gen_OrReduction_3U_1U_4_39_out1;
  sc_signal<sc_uint<3> > fifo_cnt;
  sc_signal<sc_uint<3> > feature_write_addr_gen_MuxAdd2i1u3u3u1_4_41_out1;
  sc_signal<sc_uint<3> > rd_ptr;
  void drive_rd_ptr();
  void feature_write_addr_gen_OrReduction_3U_1U_4_39();
  void feature_write_addr_gen_And_1Ux1U_1U_4_40();
  void feature_write_addr_gen_MuxAdd2i1u3u3u1_4_41();
  void drive_wr_ptr();
  void feature_write_addr_gen_Nei7u3_4_7();
  void feature_write_addr_gen_And_1Ux1U_1U_4_8();
  void feature_write_addr_gen_MuxAdd2i1u3u3u1_4_9();
  void feature_write_addr_gen_OrReduction_3U_1U_1_37();
  void feature_write_addr_gen_And_1Ux1U_1U_1_38();
  void drive_fifo_cnt();
  void feature_write_addr_gen_OrReduction_3U_1U_4_23();
  void feature_write_addr_gen_And_1Ux1U_1U_4_24();
  void feature_write_addr_gen_And_1Ux1U_1U_4_25();
  void feature_write_addr_gen_And_1Ux1U_1U_4_27();
  void feature_write_addr_gen_Add2i1u3_4_28();
  void feature_write_addr_gen_MuxSubi1u3u3u1_4_29();
  void feature_write_addr_gen_N_Mux_3_2_28_4_30();
  void feature_write_addr_gen_N_Mux_3_2_28_4_31();
  void drive_fifo_out();
  void feature_write_addr_gen_OrReduction_3U_1U_4_42();
  void feature_write_addr_gen_And_1Ux1U_1U_4_43();
  void feature_write_addr_gen_N_MuxB_320_8_35_1_44();
  void drive_fifo_mem_0();
  void drive_fifo_mem_1();
  void drive_fifo_mem_2();
  void drive_fifo_mem_3();
  void drive_fifo_mem_4();
  void drive_fifo_mem_5();
  void drive_fifo_mem_6();
  void drive_fifo_mem_7();
  void feature_write_addr_gen_Nei7u3_4_10();
  void feature_write_addr_gen_And_1Ux1U_1U_4_11();
  void feature_write_addr_gen_OrReduction_3U_1U_4_12();
  void feature_write_addr_gen_Eqi7u3_4_13();
  void feature_write_addr_gen_Eqi6u3_4_14();
  void feature_write_addr_gen_Eqi5u3_4_15();
  void feature_write_addr_gen_Eqi4u3_4_16();
  void feature_write_addr_gen_Eqi3u3_4_17();
  void feature_write_addr_gen_Eqi2u3_4_18();
  void feature_write_addr_gen_Eqi1u3_4_19();
  void feature_write_addr_gen_Not_1U_1U_4_20();
  void drive_write_cnt();
  void feature_write_addr_gen_OrReduction_3U_1U_4_32();
  void feature_write_addr_gen_And_1Ux1U_1U_4_33();
  void feature_write_addr_gen_Add2i1u32_1_34();
  void feature_write_addr_gen_N_Mux_32_2_34_4_35();
  void feature_write_addr_gen_Muxi0u32u1_4_36();
  void feature_write_addr_gen_Add_32Ux32U_32U_1_21();
  void drive_stop();
  void feature_write_addr_gen_Eqi2u8_4_1();
  void drive_feature_write_addr_gen_OrReduction_4U_1U_4_2_in1();
  void feature_write_addr_gen_OrReduction_4U_1U_4_2();
  void feature_write_addr_gen_OrReduction_8U_1U_4_3();
  void feature_write_addr_gen_N_Muxb_1_2_26_4_4();
  void feature_write_addr_gen_And_1Ux1U_1U_4_5();
  void drive_read_data();
  void feature_write_addr_gen_N_MuxB_320_2_25_4_6();
  void drive_data_out();
  void drive_oe_0();
  void drive_we_0();
  void drive_cs_0();
  void drive_address_0();
  void feature_write_addr_gen_OrReduction_3U_1U_4_48();
  void feature_write_addr_gen_Not_1U_1U_4_46();
  void feature_write_addr_gen_Or_1Ux1U_1U_4_47();
  void feature_write_addr_gen_Not_1U_1U_4_49();
  void feature_write_addr_gen_Muxu32i0u1_4_51();
  void feature_write_addr_gen_N_MuxB_320_2_24_4_52();
  void feature_write_addr_gen_And_1Ux1U_1U_4_53();
  void feature_write_addr_gen_Or_1Ux1U_1U_4_54();
  void feature_write_addr_gen_N_Mux_32_2_34_4_55();
  void feature_write_addr_gen_Not_1U_1U_1_22();
  void drive_src_vld_3d();
  void drive_src_vld_2d();
  void drive_src_vld_1d();
};

#endif
