[{"DBLP title": "Fuse: A Technique to Anticipate Failures due to Degradation in ALUs.", "DBLP authors": ["Jaume Abella", "Xavier Vera", "Osman S. Unsal", "Oguz Ergin", "Antonio Gonz\u00e1lez"], "year": 2007, "doi": "https://doi.org/10.1109/IOLTS.2007.34", "OA papers": [{"PaperId": "https://openalex.org/W2113065655", "PaperTitle": "Fuse: A Technique to Anticipate Failures due to Degradation in ALUs", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Intel Laboratories-UPC, Intel Barcelona Research Center, Spain": 2.0, "Barcelona Supercomputing Center": 1.0, "TOBB University of Economics and Technology": 1.0, "[Intel Barcelona Research Center]": 1.0}, "Authors": ["Jaume Abella", "Xavier Vera", "Osman Unsal", "Oguz Ergin", "Anthony H. Gonzalez"]}]}, {"DBLP title": "Design for Resilience to Soft Errors and Variations.", "DBLP authors": ["Ming Zhang", "T. M. Mak", "James W. Tschanz", "Kee Sup Kim", "Norbert Seifert", "Davia Lu"], "year": 2007, "doi": "https://doi.org/10.1109/IOLTS.2007.26", "OA papers": [{"PaperId": "https://openalex.org/W2125843760", "PaperTitle": "Design for Resilience to Soft Errors and Variations", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Intel (United States)": 6.0}, "Authors": ["Ming Zhang", "Tak W. Mak", "J. Tschanz", "Kee Hoon Kim", "N. Seifert", "Donghui Lu"]}]}, {"DBLP title": "Defect-Aware Configurable Computing in Nanoscale Crossbar for Improved Yield.", "DBLP authors": ["Somnath Paul", "Rajat Subhra Chakraborty", "Swarup Bhunia"], "year": 2007, "doi": "https://doi.org/10.1109/IOLTS.2007.25", "OA papers": [{"PaperId": "https://openalex.org/W2149109575", "PaperTitle": "Defect-Aware Configurable Computing in Nanoscale Crossbar for Improved Yield", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Case Western Reserve University": 3.0}, "Authors": ["Soumen Paul", "R. Chakraborty", "Swarup Bhunia"]}]}, {"DBLP title": "Essential Fault-Tolerance Metrics for NoC Infrastructures.", "DBLP authors": ["Cristian Grecu", "Lorena Anghel", "Partha Pratim Pande", "Andr\u00e9 Ivanov", "Resve A. Saleh"], "year": 2007, "doi": "https://doi.org/10.1109/IOLTS.2007.31", "OA papers": [{"PaperId": "https://openalex.org/W2135241043", "PaperTitle": "Essential Fault-Tolerance Metrics for NoC Infrastructures", "Year": 2007, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"University of British Columbia": 3.0, "Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 1.0, "Washington State University": 1.0}, "Authors": ["C. Grecu", "Lorena Anghel", "Partha Pratim Pande", "Andrew Ivanov", "Resve A. Saleh"]}]}, {"DBLP title": "Configurable Error Control Scheme for NoC Signal Integrity.", "DBLP authors": ["Daniele Rossi", "Paolo Angelini", "Cecilia Metra"], "year": 2007, "doi": "https://doi.org/10.1109/IOLTS.2007.24", "OA papers": [{"PaperId": "https://openalex.org/W2113678844", "PaperTitle": "Configurable Error Control Scheme for NoC Signal Integrity", "Year": 2007, "CitationCount": 59, "EstimatedCitation": 59, "Affiliations": {"University of Bologna": 3.0}, "Authors": ["D. M. Rossi", "Paola Angelini", "Cecilia Metra"]}]}, {"DBLP title": "An Analytical Model for Reliability Evaluation of NoC Architectures.", "DBLP authors": ["Atefe Dalirsani", "Mohammad Hosseinabady", "Zainalabedin Navabi"], "year": 2007, "doi": "https://doi.org/10.1109/IOLTS.2007.13", "OA papers": [{"PaperId": "https://openalex.org/W2141840523", "PaperTitle": "An Analytical Model for Reliability Evaluation of NoC Architectures", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of Tehran": 3.0}, "Authors": ["Atefe Dalirsani", "Mohammad Hosseinabady", "Zainalabedin Navabi"]}]}, {"DBLP title": "An On-Line Fault Detection Scheme for SBoxes in Secure Circuits.", "DBLP authors": ["Giorgio Di Natale", "Marie-Lise Flottes", "Bruno Rouzeyre"], "year": 2007, "doi": "https://doi.org/10.1109/IOLTS.2007.16", "OA papers": [{"PaperId": "https://openalex.org/W2142720329", "PaperTitle": "An On-Line Fault Detection Scheme for SBoxes in Secure Circuits", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Montpellier": 3.0}, "Authors": ["Giorgio Di Natale", "Marie-Lise Flottes", "Bruno Rouzeyre"]}]}, {"DBLP title": "Latchup effect in CMOS IC: a solution for crypto-processors protection against fault injection attacks?", "DBLP authors": ["Nadine Buard", "Florent Miller", "C\u00e9dric Ruby", "R\u00e9mi Gaillard"], "year": 2007, "doi": "https://doi.org/10.1109/IOLTS.2007.42", "OA papers": [{"PaperId": "https://openalex.org/W2097142033", "PaperTitle": "Latchup effect in CMOS IC: a solution for crypto-processors protection against fault injection attacks?", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"EADS France, Paris": 3.0, "INFODUC#TAB#": 1.0}, "Authors": ["N. Buard", "Frederick W. Miller", "Christian Ruby", "Rolf C. Gaillard"]}]}, {"DBLP title": "An Elliptic Curve Cryptosystem Design Based on FPGA Pipeline Folding.", "DBLP authors": ["Osama Daifallah Al-Khaleel", "Christos A. Papachristou", "Francis G. Wolff", "Kiamal Z. Pekmestzi"], "year": 2007, "doi": "https://doi.org/10.1109/IOLTS.2007.15", "OA papers": [{"PaperId": "https://openalex.org/W2129139401", "PaperTitle": "An Elliptic Curve Cryptosystem Design Based on FPGA Pipeline Folding", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Case Western Reserve University": 3.0, "National Technical University of Athens": 1.0}, "Authors": ["Osama Al-Khaleel", "Christos A. Papachristou", "F. Wolff", "Kiamal Pekmestzi"]}]}, {"DBLP title": "Online monitoring of FPGA-based co-processing engines embedded in dependable workstations.", "DBLP authors": ["Nikolaos G. Bartzoudis", "Klaus D. McDonald-Maier"], "year": 2007, "doi": "https://doi.org/10.1109/IOLTS.2007.51", "OA papers": [{"PaperId": "https://openalex.org/W2117487265", "PaperTitle": "Online monitoring of FPGA-based co-processing engines embedded in dependable workstations", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Essex": 2.0}, "Authors": ["Nikolaos Bartzoudis", "Klaus D. McDonald-Maier"]}]}, {"DBLP title": "Methodology and Tools Developed for Validation of COTS-based Fault-Tolerant Spacecraft Supercomputers.", "DBLP authors": ["Michel Pignol"], "year": 2007, "doi": "https://doi.org/10.1109/IOLTS.2007.45", "OA papers": [{"PaperId": "https://openalex.org/W2136440140", "PaperTitle": "Methodology and Tools Developed for Validation of COTS-based Fault-Tolerant Spacecraft Supercomputers", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Centre National d'\u00c9tudes Spatiales": 1.0}, "Authors": ["Michel Pignol"]}]}, {"DBLP title": "Time-Sensitive Control-Flow Checking for Multitask Operating System-Based SoCs.", "DBLP authors": ["Fabian Vargas", "Leonardo Piccoli", "Juliano Benfica", "Antonio A. de Alecrim Jr.", "Marlon Moraes"], "year": 2007, "doi": "https://doi.org/10.1109/IOLTS.2007.66", "OA papers": [{"PaperId": "https://openalex.org/W2112080068", "PaperTitle": "Time-Sensitive Control-Flow Checking for Multitask Operating System-Based SoCs", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Pontifical Catholic University of Rio Grande do Sul": 5.0}, "Authors": ["Fabian Vargas", "L. Piccoli", "Juliano Benfica", "A.A. de Alecrim", "Manoel Odorico de Moraes"]}]}, {"DBLP title": "A Rapid Fault Injection Approach for Measuring SEU Sensitivity in Complex Processors.", "DBLP authors": ["Marta Portela-Garc\u00eda", "Celia L\u00f3pez-Ongil", "Mario Garc\u00eda-Valderas", "Luis Entrena"], "year": 2007, "doi": "https://doi.org/10.1109/IOLTS.2007.9", "OA papers": [{"PaperId": "https://openalex.org/W2144148609", "PaperTitle": "A Rapid Fault Injection Approach for Measuring SEU Sensitivity in Complex Processors", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Carlos III University of Madrid": 4.0}, "Authors": ["Marta Portela-Garcia", "Celia Lopez-Ongil", "Mario Garcia-Valderas", "Luis Entrena"]}]}, {"DBLP title": "A Hybrid Approach to Fault Detection and Correction in SoCs.", "DBLP authors": ["Paolo Bernardi", "Let\u00edcia Maria Veiras Bolzani", "Matteo Sonza Reorda"], "year": 2007, "doi": "https://doi.org/10.1109/IOLTS.2007.8", "OA papers": [{"PaperId": "https://openalex.org/W2163458473", "PaperTitle": "A Hybrid Approach to Fault Detection and Correction in SoCs", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Polytechnic University of Turin": 3.0}, "Authors": ["Paolo Bernardi", "L. Bolzani", "M. Sonza Reorda"]}]}, {"DBLP title": "Formal Analysis of Quasi Delay Insensitive Circuits Behavior in the Presence of SEUs.", "DBLP authors": ["Yannick Monnet", "Marc Renaudin", "R\u00e9gis Leveugle"], "year": 2007, "doi": "https://doi.org/10.1109/IOLTS.2007.33", "OA papers": [{"PaperId": "https://openalex.org/W2160190129", "PaperTitle": "Formal Analysis of Quasi Delay Insensitive Circuits Behavior in the Presence of SEUs", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Y. Monnet", "Marc Renaudin", "Regis Leveugle"]}]}, {"DBLP title": "Spread in Alpha-Particle-Induced Soft-Error Rate of 90-nm Embedded SRAMs.", "DBLP authors": ["Tino Heijmen"], "year": 2007, "doi": "https://doi.org/10.1109/IOLTS.2007.63", "OA papers": [{"PaperId": "https://openalex.org/W2164557778", "PaperTitle": "Spread in Alpha-Particle-Induced Soft-Error Rate of 90-nm Embedded SRAMs", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"NXP (Netherlands)": 1.0}, "Authors": ["T. Heijmen"]}]}, {"DBLP title": "Multiple Event Transient Induced by Nuclear Reactions in CMOS Logic Cells.", "DBLP authors": ["Claudia Rusu", "Antonin Bougerol", "Lorena Anghel", "C\u00e9cile Weulersse", "Nadine Buard", "S. Benhammadi", "Nicolas Renaud", "Guillaume Hubert", "Frederic Wrobel", "Thierry Carri\u00e8re", "R\u00e9mi Gaillard"], "year": 2007, "doi": "https://doi.org/10.1109/IOLTS.2007.46", "OA papers": [{"PaperId": "https://openalex.org/W2153866173", "PaperTitle": "Multiple Event Transient Induced by Nuclear Reactions in CMOS Logic Cells", "Year": 2007, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Universit\u00e9 C\u00f4te d'Azur": 0.5, "Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 0.5, "EADS, France#TAB#": 4.0, "EADS Astrium Space Transportation#TAB#": 1.0, "INFODUC#TAB#": 1.0}, "Authors": ["C. Rusu", "Antonin Bougerol", "Lorena Anghel", "C. Weulerse", "N. Buard", "S. Benhammadi", "Nicole A. Renaud", "Guillaume Hubert", "Fr\u00e9d\u00e9ric Wrobel", "Thomas Carriere", "Romain Gaillard"]}]}, {"DBLP title": "Single Event Effects in 1Gbit 90nm NAND Flash Memories under Operating Conditions.", "DBLP authors": ["Marta Bagatin", "Giorgio Cellere", "Simone Gerardin", "Alessandro Paccagnella", "Angelo Visconti", "Silvia Beltrami", "M. Maccarrone"], "year": 2007, "doi": "https://doi.org/10.1109/IOLTS.2007.59", "OA papers": [{"PaperId": "https://openalex.org/W2100962262", "PaperTitle": "Single Event Effects in 1Gbit 90nm NAND Flash Memories under Operating Conditions", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Padua": 4.0, "STMicroelectronics (Italy)": 3.0}, "Authors": ["Marta Bagatin", "Giorgio Cellere", "Simone Gerardin", "Alessandro Paccagnella", "Angelo Visconti", "Stefano Beltrami", "Mauro Maccarrone"]}]}, {"DBLP title": "On Derating Soft Error Probability Based on Strength Filtering.", "DBLP authors": ["Alodeep Sanyal", "Sandip Kundu"], "year": 2007, "doi": "https://doi.org/10.1109/IOLTS.2007.48", "OA papers": [{"PaperId": "https://openalex.org/W1968709632", "PaperTitle": "On Derating Soft Error Probability Based on Strength Filtering", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Massachusetts Amherst": 2.0}, "Authors": ["Arun J. Sanyal", "S.S. Kundu"]}]}, {"DBLP title": "Applicability of Energy Efficient Coding Methodology to Address Signal Integrity in 3D NoC Fabrics.", "DBLP authors": ["Partha Pratim Pande", "Amlan Ganguly", "Brett Feero", "Cristian Grecu"], "year": 2007, "doi": "https://doi.org/10.1109/IOLTS.2007.18", "OA papers": [{"PaperId": "https://openalex.org/W2117479750", "PaperTitle": "Applicability of Energy Efficient Coding Methodology to Address Signal Integrity in 3D NoC Fabrics", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Washington State University": 3.0, "University of British Columbia": 1.0}, "Authors": ["Partha Pratim Pande", "A. K. Ganguly", "B. Feero", "C. Grecu"]}]}, {"DBLP title": "On-line Dynamic Delay Insertion to Improve Signal Integrity in Synchronous Circuits.", "DBLP authors": ["Jorge Semi\u00e3o", "Judit Freijedo", "Juan J. Rodr\u00edguez-Andina", "Fabian Vargas", "Marcelino B. Santos", "Isabel C. Teixeira", "Jo\u00e3o Paulo Teixeira"], "year": 2007, "doi": "https://doi.org/10.1109/IOLTS.2007.49", "OA papers": [{"PaperId": "https://openalex.org/W2154337543", "PaperTitle": "On-line Dynamic Delay Insertion to Improve Signal Integrity in Synchronous Circuits", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Algarve": 0.5, "Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 4.0, "Universidade de Vigo": 1.5, "Pontifical Catholic University of Rio Grande do Sul": 1.0}, "Authors": ["Jorge Semi\u00e3o", "J. Freijedo", "Juan J. Rodriguez-Andina", "Fabian Vargas", "Maria Jos\u00e9 Santos", "Isabel C. Teixeira", "Jos\u00e9 A. Teixeira"]}]}, {"DBLP title": "Probabilistic Concurrent Error Compensation in Nonlinear Digital Filters Using Linearized Checksums.", "DBLP authors": ["Muhammad Mudassar Nisar", "Maryam Ashouei", "Abhijit Chatterjee"], "year": 2007, "doi": "https://doi.org/10.1109/IOLTS.2007.53", "OA papers": [{"PaperId": "https://openalex.org/W2170005719", "PaperTitle": "Probabilistic Concurrent Error Compensation in Nonlinear Digital Filters Using Linearized Checksums", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["M.M. Nisar", "M. Ashouei", "Avishek Chatterjee"]}]}, {"DBLP title": "Automated Derivation of Application-aware Error Detectors using Static Analysis.", "DBLP authors": ["Karthik Pattabiraman", "Zbigniew Kalbarczyk", "Ravishankar K. Iyer"], "year": 2007, "doi": "https://doi.org/10.1109/IOLTS.2007.21", "OA papers": [{"PaperId": "https://openalex.org/W2135089235", "PaperTitle": "Automated Derivation of Application-aware Error Detectors using Static Analysis", "Year": 2007, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["K. Pattabiraman", "Zbigniew Kalbarczyk", "R.M. Iyer"]}]}, {"DBLP title": "On-Line Self-Healing of Circuits Implemented on Reconfigurable FPGAs.", "DBLP authors": ["Manuel G. Gericota", "Lu\u00eds F. Lemos", "Gustavo R. Alves", "Jos\u00e9 M. Ferreira"], "year": 2007, "doi": "https://doi.org/10.1109/IOLTS.2007.50", "OA papers": [{"PaperId": "https://openalex.org/W2138993050", "PaperTitle": "On-Line Self-Healing of Circuits Implemented on Reconfigurable FPGAs", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"LABORIS/ISEP, Porto": 3.0, "FEUP, Portugal#TAB#": 1.0}, "Authors": ["Manuel Gericota", "L\u00edvia Lovato Pires de Lemos", "Gilvan Alves", "Jos\u00e9 M.F. Ferreira"]}]}, {"DBLP title": "A C-element Latch Scheme with Increased Transient Fault Tolerance for Asynchronous Circuits.", "DBLP authors": ["K. T. Gardiner", "Alexandre Yakovlev", "Alexandre V. Bystrov"], "year": 2007, "doi": "https://doi.org/10.1109/IOLTS.2007.5", "OA papers": [{"PaperId": "https://openalex.org/W2048912901", "PaperTitle": "A C-element Latch Scheme with Increased Transient Fault Tolerance for Asynchronous Circuits", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Newcastle University": 3.0}, "Authors": ["K.T. Gardiner", "Alex Yakovlev", "Alex Bystrov"]}]}, {"DBLP title": "Novel Process and Temperature-Stable BICS for Embedded Analog and Mixed-Signal Test.", "DBLP authors": ["John C. Liobe", "Martin Margala"], "year": 2007, "doi": "https://doi.org/10.1109/IOLTS.2007.47", "OA papers": [{"PaperId": "https://openalex.org/W2100607677", "PaperTitle": "Novel Process and Temperature-Stable BICS for Embedded Analog and Mixed-Signal Test", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Institute of Electrical and Electronics Engineers": 2.0}, "Authors": ["J. Liobe", "Martin Margala"]}]}, {"DBLP title": "Envelope Detection Based Transition Time Supervision for Online Testing of RF MEMS Switches.", "DBLP authors": ["Emmanuel Simeu", "Salvador Mir", "R. Kherreddine", "Hoang Nam Nguyen"], "year": 2007, "doi": "https://doi.org/10.1109/IOLTS.2007.30", "OA papers": [{"PaperId": "https://openalex.org/W2101848991", "PaperTitle": "Envelope Detection Based Transition Time Supervision for Online Testing of RF MEMS Switches", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 4.0}, "Authors": ["Emmanuel Simeu", "Salvador Mir", "R. Khereddine", "Hung T. Nguyen"]}]}, {"DBLP title": "Tolerance to Small Delay Defects by Adaptive Clock Stretching.", "DBLP authors": ["Swaroop Ghosh", "Patrick Ndai", "Swarup Bhunia", "Kaushik Roy"], "year": 2007, "doi": "https://doi.org/10.1109/IOLTS.2007.67", "OA papers": [{"PaperId": "https://openalex.org/W2129757628", "PaperTitle": "Tolerance to Small Delay Defects by Adaptive Clock Stretching", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"School of Electrical and Computer Engineering, Purdue University, IN, USA": 3.0, "Case Western Reserve University": 1.0}, "Authors": ["Saranya Ghosh", "P.N. Dai", "Swarup Bhunia", "Kaushik Roy"]}]}, {"DBLP title": "An Automated Methodology for Cogeneration of Test Blocks for Peripheral Cores.", "DBLP authors": ["Let\u00edcia Maria Veiras Bolzani", "Ernesto S\u00e1nchez", "Massimiliano Schillaci", "Matteo Sonza Reorda", "Giovanni Squillero"], "year": 2007, "doi": "https://doi.org/10.1109/IOLTS.2007.14", "OA papers": [{"PaperId": "https://openalex.org/W2164786798", "PaperTitle": "An Automated Methodology for Cogeneration of Test Blocks for Peripheral Cores", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Polytechnic University of Turin": 5.0}, "Authors": ["L. Bolzani", "E. J. Sanchez", "Massimiliano Schillaci", "M. Sonza Reorda", "Giovanni Squillero"]}]}, {"DBLP title": "A Functional Self-Test Approach for Peripheral Cores in Processor-Based SoCs.", "DBLP authors": ["Andreas Apostolakis", "Mihalis Psarakis", "Dimitris Gizopoulos", "Antonis M. Paschalis"], "year": 2007, "doi": "https://doi.org/10.1109/IOLTS.2007.7", "OA papers": [{"PaperId": "https://openalex.org/W2153243080", "PaperTitle": "A Functional Self-Test Approach for Peripheral Cores in Processor-Based SoCs", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Piraeus": 3.0, "National and Kapodistrian University of Athens": 1.0}, "Authors": ["A. Apostolakis", "Mihalis Psarakis", "Dimitris Gizopoulos", "Antonis Paschalis"]}]}, {"DBLP title": "A Configurable Modular Test Processor and Scan Controller Architecture.", "DBLP authors": ["R. Frost Brandenburg", "D. Rudolph", "Christian Galke", "Ren\u00e9 Kothe", "Heinrich Theodor Vierhaus"], "year": 2007, "doi": "https://doi.org/10.1109/IOLTS.2007.6", "OA papers": [{"PaperId": "https://openalex.org/W2127356388", "PaperTitle": "A Configurable Modular Test Processor and Scan Controller Architecture", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Brandenburg University of Technology Cottbus-Senftenberg": 5.0}, "Authors": ["Richard A. Frost", "Dirk Rudolph", "C. Galke", "Ralph Kothe", "Heinrich Theodor Vierhaus"]}]}, {"DBLP title": "Design of Embedded m-out-of-n Code Checkers Using Complete Parallel Counters.", "DBLP authors": ["Steffen Tarnick"], "year": 2007, "doi": "https://doi.org/10.1109/IOLTS.2007.27", "OA papers": [{"PaperId": "https://openalex.org/W2148640108", "PaperTitle": "Design of Embedded m-out-of-n Code Checkers Using Complete Parallel Counters", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Secure Systems Department, 4TECH GmbH, Teltow, Germany": 1.0}, "Authors": ["Steffen Tarnick"]}]}, {"DBLP title": "LFSR Reseeding with Irreducible Polynomials.", "DBLP authors": ["Snehal Udar", "Dimitri Kagaris"], "year": 2007, "doi": "https://doi.org/10.1109/IOLTS.2007.43", "OA papers": [{"PaperId": "https://openalex.org/W2134443662", "PaperTitle": "LFSR Reseeding with Irreducible Polynomials", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Southern Illinois University Carbondale": 2.0}, "Authors": ["S. Udar", "Dimitri Kagaris"]}]}]