{
  "module_name": "mc13783-regulator.c",
  "hash_id": "3dd05fdce2fb74991cb15deea422677d8d93d1050d9ad2095db0e8f0e8d859bc",
  "original_prompt": "Ingested from linux-6.6.14/drivers/regulator/mc13783-regulator.c",
  "human_readable_source": "\n\n\n\n\n\n\n\n#include <linux/mfd/mc13783.h>\n#include <linux/regulator/machine.h>\n#include <linux/regulator/driver.h>\n#include <linux/platform_device.h>\n#include <linux/kernel.h>\n#include <linux/slab.h>\n#include <linux/init.h>\n#include <linux/err.h>\n#include <linux/module.h>\n#include \"mc13xxx.h\"\n\n#define MC13783_REG_SWITCHERS0\t\t\t24\n \n#define MC13783_REG_SWITCHERS0_SW1AEN\t\t\t0\n#define MC13783_REG_SWITCHERS0_SW1AVSEL\t\t\t0\n#define MC13783_REG_SWITCHERS0_SW1AVSEL_M\t\t(63 << 0)\n\n#define MC13783_REG_SWITCHERS1\t\t\t25\n \n#define MC13783_REG_SWITCHERS1_SW1BEN\t\t\t0\n#define MC13783_REG_SWITCHERS1_SW1BVSEL\t\t\t0\n#define MC13783_REG_SWITCHERS1_SW1BVSEL_M\t\t(63 << 0)\n\n#define MC13783_REG_SWITCHERS2\t\t\t26\n \n#define MC13783_REG_SWITCHERS2_SW2AEN\t\t\t0\n#define MC13783_REG_SWITCHERS2_SW2AVSEL\t\t\t0\n#define MC13783_REG_SWITCHERS2_SW2AVSEL_M\t\t(63 << 0)\n\n#define MC13783_REG_SWITCHERS3\t\t\t27\n \n#define MC13783_REG_SWITCHERS3_SW2BEN\t\t\t0\n#define MC13783_REG_SWITCHERS3_SW2BVSEL\t\t\t0\n#define MC13783_REG_SWITCHERS3_SW2BVSEL_M\t\t(63 << 0)\n\n#define MC13783_REG_SWITCHERS5\t\t\t29\n#define MC13783_REG_SWITCHERS5_SW3EN\t\t\t(1 << 20)\n#define MC13783_REG_SWITCHERS5_SW3VSEL\t\t\t18\n#define MC13783_REG_SWITCHERS5_SW3VSEL_M\t\t(3 << 18)\n\n#define MC13783_REG_REGULATORSETTING0\t\t30\n#define MC13783_REG_REGULATORSETTING0_VIOLOVSEL\t\t2\n#define MC13783_REG_REGULATORSETTING0_VDIGVSEL\t\t4\n#define MC13783_REG_REGULATORSETTING0_VGENVSEL\t\t6\n#define MC13783_REG_REGULATORSETTING0_VRFDIGVSEL\t9\n#define MC13783_REG_REGULATORSETTING0_VRFREFVSEL\t11\n#define MC13783_REG_REGULATORSETTING0_VRFCPVSEL\t\t13\n#define MC13783_REG_REGULATORSETTING0_VSIMVSEL\t\t14\n#define MC13783_REG_REGULATORSETTING0_VESIMVSEL\t\t15\n#define MC13783_REG_REGULATORSETTING0_VCAMVSEL\t\t16\n\n#define MC13783_REG_REGULATORSETTING0_VIOLOVSEL_M\t(3 << 2)\n#define MC13783_REG_REGULATORSETTING0_VDIGVSEL_M\t(3 << 4)\n#define MC13783_REG_REGULATORSETTING0_VGENVSEL_M\t(7 << 6)\n#define MC13783_REG_REGULATORSETTING0_VRFDIGVSEL_M\t(3 << 9)\n#define MC13783_REG_REGULATORSETTING0_VRFREFVSEL_M\t(3 << 11)\n#define MC13783_REG_REGULATORSETTING0_VRFCPVSEL_M\t(1 << 13)\n#define MC13783_REG_REGULATORSETTING0_VSIMVSEL_M\t(1 << 14)\n#define MC13783_REG_REGULATORSETTING0_VESIMVSEL_M\t(1 << 15)\n#define MC13783_REG_REGULATORSETTING0_VCAMVSEL_M\t(7 << 16)\n\n#define MC13783_REG_REGULATORSETTING1\t\t31\n#define MC13783_REG_REGULATORSETTING1_VVIBVSEL\t\t0\n#define MC13783_REG_REGULATORSETTING1_VRF1VSEL\t\t2\n#define MC13783_REG_REGULATORSETTING1_VRF2VSEL\t\t4\n#define MC13783_REG_REGULATORSETTING1_VMMC1VSEL\t\t6\n#define MC13783_REG_REGULATORSETTING1_VMMC2VSEL\t\t9\n\n#define MC13783_REG_REGULATORSETTING1_VVIBVSEL_M\t(3 << 0)\n#define MC13783_REG_REGULATORSETTING1_VRF1VSEL_M\t(3 << 2)\n#define MC13783_REG_REGULATORSETTING1_VRF2VSEL_M\t(3 << 4)\n#define MC13783_REG_REGULATORSETTING1_VMMC1VSEL_M\t(7 << 6)\n#define MC13783_REG_REGULATORSETTING1_VMMC2VSEL_M\t(7 << 9)\n\n#define MC13783_REG_REGULATORMODE0\t\t32\n#define MC13783_REG_REGULATORMODE0_VAUDIOEN\t\t(1 << 0)\n#define MC13783_REG_REGULATORMODE0_VIOHIEN\t\t(1 << 3)\n#define MC13783_REG_REGULATORMODE0_VIOLOEN\t\t(1 << 6)\n#define MC13783_REG_REGULATORMODE0_VDIGEN\t\t(1 << 9)\n#define MC13783_REG_REGULATORMODE0_VGENEN\t\t(1 << 12)\n#define MC13783_REG_REGULATORMODE0_VRFDIGEN\t\t(1 << 15)\n#define MC13783_REG_REGULATORMODE0_VRFREFEN\t\t(1 << 18)\n#define MC13783_REG_REGULATORMODE0_VRFCPEN\t\t(1 << 21)\n\n#define MC13783_REG_REGULATORMODE1\t\t33\n#define MC13783_REG_REGULATORMODE1_VSIMEN\t\t(1 << 0)\n#define MC13783_REG_REGULATORMODE1_VESIMEN\t\t(1 << 3)\n#define MC13783_REG_REGULATORMODE1_VCAMEN\t\t(1 << 6)\n#define MC13783_REG_REGULATORMODE1_VRFBGEN\t\t(1 << 9)\n#define MC13783_REG_REGULATORMODE1_VVIBEN\t\t(1 << 11)\n#define MC13783_REG_REGULATORMODE1_VRF1EN\t\t(1 << 12)\n#define MC13783_REG_REGULATORMODE1_VRF2EN\t\t(1 << 15)\n#define MC13783_REG_REGULATORMODE1_VMMC1EN\t\t(1 << 18)\n#define MC13783_REG_REGULATORMODE1_VMMC2EN\t\t(1 << 21)\n\n#define MC13783_REG_POWERMISC\t\t\t34\n#define MC13783_REG_POWERMISC_GPO1EN\t\t\t(1 << 6)\n#define MC13783_REG_POWERMISC_GPO2EN\t\t\t(1 << 8)\n#define MC13783_REG_POWERMISC_GPO3EN\t\t\t(1 << 10)\n#define MC13783_REG_POWERMISC_GPO4EN\t\t\t(1 << 12)\n#define MC13783_REG_POWERMISC_PWGT1SPIEN\t\t(1 << 15)\n#define MC13783_REG_POWERMISC_PWGT2SPIEN\t\t(1 << 16)\n\n#define MC13783_REG_POWERMISC_PWGTSPI_M\t\t\t(3 << 15)\n\n\n \nstatic const int mc13783_sw1x_val[] = {\n\t900000, 925000, 950000, 975000,\n\t1000000, 1025000, 1050000, 1075000,\n\t1100000, 1125000, 1150000, 1175000,\n\t1200000, 1225000, 1250000, 1275000,\n\t1300000, 1325000, 1350000, 1375000,\n\t1400000, 1425000, 1450000, 1475000,\n\t1500000, 1525000, 1550000, 1575000,\n\t1600000, 1625000, 1650000, 1675000,\n\t1700000, 1700000, 1700000, 1700000,\n\t1800000, 1800000, 1800000, 1800000,\n\t1850000, 1850000, 1850000, 1850000,\n\t2000000, 2000000, 2000000, 2000000,\n\t2100000, 2100000, 2100000, 2100000,\n\t2200000, 2200000, 2200000, 2200000,\n\t2200000, 2200000, 2200000, 2200000,\n\t2200000, 2200000, 2200000, 2200000,\n};\n\nstatic const int mc13783_sw2x_val[] = {\n\t900000, 925000, 950000, 975000,\n\t1000000, 1025000, 1050000, 1075000,\n\t1100000, 1125000, 1150000, 1175000,\n\t1200000, 1225000, 1250000, 1275000,\n\t1300000, 1325000, 1350000, 1375000,\n\t1400000, 1425000, 1450000, 1475000,\n\t1500000, 1525000, 1550000, 1575000,\n\t1600000, 1625000, 1650000, 1675000,\n\t1700000, 1700000, 1700000, 1700000,\n\t1800000, 1800000, 1800000, 1800000,\n\t1900000, 1900000, 1900000, 1900000,\n\t2000000, 2000000, 2000000, 2000000,\n\t2100000, 2100000, 2100000, 2100000,\n\t2200000, 2200000, 2200000, 2200000,\n\t2200000, 2200000, 2200000, 2200000,\n\t2200000, 2200000, 2200000, 2200000,\n};\n\nstatic const unsigned int mc13783_sw3_val[] = {\n\t5000000, 5000000, 5000000, 5500000,\n};\n\nstatic const unsigned int mc13783_vaudio_val[] = {\n\t2775000,\n};\n\nstatic const unsigned int mc13783_viohi_val[] = {\n\t2775000,\n};\n\nstatic const unsigned int mc13783_violo_val[] = {\n\t1200000, 1300000, 1500000, 1800000,\n};\n\nstatic const unsigned int mc13783_vdig_val[] = {\n\t1200000, 1300000, 1500000, 1800000,\n};\n\nstatic const unsigned int mc13783_vgen_val[] = {\n\t1200000, 1300000, 1500000, 1800000,\n\t1100000, 2000000, 2775000, 2400000,\n};\n\nstatic const unsigned int mc13783_vrfdig_val[] = {\n\t1200000, 1500000, 1800000, 1875000,\n};\n\nstatic const unsigned int mc13783_vrfref_val[] = {\n\t2475000, 2600000, 2700000, 2775000,\n};\n\nstatic const unsigned int mc13783_vrfcp_val[] = {\n\t2700000, 2775000,\n};\n\nstatic const unsigned int mc13783_vsim_val[] = {\n\t1800000, 2900000, 3000000,\n};\n\nstatic const unsigned int mc13783_vesim_val[] = {\n\t1800000, 2900000,\n};\n\nstatic const unsigned int mc13783_vcam_val[] = {\n\t1500000, 1800000, 2500000, 2550000,\n\t2600000, 2750000, 2800000, 3000000,\n};\n\nstatic const unsigned int mc13783_vrfbg_val[] = {\n\t1250000,\n};\n\nstatic const unsigned int mc13783_vvib_val[] = {\n\t1300000, 1800000, 2000000, 3000000,\n};\n\nstatic const unsigned int mc13783_vmmc_val[] = {\n\t1600000, 1800000, 2000000, 2600000,\n\t2700000, 2800000, 2900000, 3000000,\n};\n\nstatic const unsigned int mc13783_vrf_val[] = {\n\t1500000, 1875000, 2700000, 2775000,\n};\n\nstatic const unsigned int mc13783_gpo_val[] = {\n\t3100000,\n};\n\nstatic const unsigned int mc13783_pwgtdrv_val[] = {\n\t5500000,\n};\n\nstatic const struct regulator_ops mc13783_gpo_regulator_ops;\n\n#define MC13783_DEFINE(prefix, name, node, reg, vsel_reg, voltages)\t\\\n\tMC13xxx_DEFINE(MC13783_REG_, name, node, reg, vsel_reg, voltages, \\\n\t\t\tmc13xxx_regulator_ops)\n\n#define MC13783_FIXED_DEFINE(prefix, name, node, reg, voltages)\t\t\\\n\tMC13xxx_FIXED_DEFINE(MC13783_REG_, name, node, reg, voltages,\t\\\n\t\t\tmc13xxx_fixed_regulator_ops)\n\n#define MC13783_GPO_DEFINE(prefix, name, node, reg, voltages)\t\t\\\n\tMC13xxx_GPO_DEFINE(MC13783_REG_, name, node, reg, voltages,\t\\\n\t\t\tmc13783_gpo_regulator_ops)\n\n#define MC13783_DEFINE_SW(_name, _node, _reg, _vsel_reg, _voltages)\t\\\n\tMC13783_DEFINE(REG, _name, _node, _reg, _vsel_reg, _voltages)\n#define MC13783_DEFINE_REGU(_name, _node, _reg, _vsel_reg, _voltages)\t\\\n\tMC13783_DEFINE(REG, _name, _node, _reg, _vsel_reg, _voltages)\n\nstatic struct mc13xxx_regulator mc13783_regulators[] = {\n\tMC13783_DEFINE_SW(SW1A, sw1a, SWITCHERS0, SWITCHERS0, mc13783_sw1x_val),\n\tMC13783_DEFINE_SW(SW1B, sw1b, SWITCHERS1, SWITCHERS1, mc13783_sw1x_val),\n\tMC13783_DEFINE_SW(SW2A, sw2a, SWITCHERS2, SWITCHERS2, mc13783_sw2x_val),\n\tMC13783_DEFINE_SW(SW2B, sw2b, SWITCHERS3, SWITCHERS3, mc13783_sw2x_val),\n\tMC13783_DEFINE_SW(SW3, sw3, SWITCHERS5, SWITCHERS5, mc13783_sw3_val),\n\n\tMC13783_FIXED_DEFINE(REG, VAUDIO, vaudio, REGULATORMODE0, mc13783_vaudio_val),\n\tMC13783_FIXED_DEFINE(REG, VIOHI, viohi, REGULATORMODE0, mc13783_viohi_val),\n\tMC13783_DEFINE_REGU(VIOLO, violo, REGULATORMODE0, REGULATORSETTING0,\n\t\t\t    mc13783_violo_val),\n\tMC13783_DEFINE_REGU(VDIG, vdig, REGULATORMODE0, REGULATORSETTING0,\n\t\t\t    mc13783_vdig_val),\n\tMC13783_DEFINE_REGU(VGEN, vgen, REGULATORMODE0, REGULATORSETTING0,\n\t\t\t    mc13783_vgen_val),\n\tMC13783_DEFINE_REGU(VRFDIG, vrfdig, REGULATORMODE0, REGULATORSETTING0,\n\t\t\t    mc13783_vrfdig_val),\n\tMC13783_DEFINE_REGU(VRFREF, vrfref, REGULATORMODE0, REGULATORSETTING0,\n\t\t\t    mc13783_vrfref_val),\n\tMC13783_DEFINE_REGU(VRFCP, vrfcp, REGULATORMODE0, REGULATORSETTING0,\n\t\t\t    mc13783_vrfcp_val),\n\tMC13783_DEFINE_REGU(VSIM, vsim, REGULATORMODE1, REGULATORSETTING0,\n\t\t\t    mc13783_vsim_val),\n\tMC13783_DEFINE_REGU(VESIM, vesim, REGULATORMODE1, REGULATORSETTING0,\n\t\t\t    mc13783_vesim_val),\n\tMC13783_DEFINE_REGU(VCAM, vcam, REGULATORMODE1, REGULATORSETTING0,\n\t\t\t    mc13783_vcam_val),\n\tMC13783_FIXED_DEFINE(REG, VRFBG, vrfbg, REGULATORMODE1, mc13783_vrfbg_val),\n\tMC13783_DEFINE_REGU(VVIB, vvib, REGULATORMODE1, REGULATORSETTING1,\n\t\t\t    mc13783_vvib_val),\n\tMC13783_DEFINE_REGU(VRF1, vrf1, REGULATORMODE1, REGULATORSETTING1,\n\t\t\t    mc13783_vrf_val),\n\tMC13783_DEFINE_REGU(VRF2, vrf2, REGULATORMODE1, REGULATORSETTING1,\n\t\t\t    mc13783_vrf_val),\n\tMC13783_DEFINE_REGU(VMMC1, vmmc1, REGULATORMODE1, REGULATORSETTING1,\n\t\t\t    mc13783_vmmc_val),\n\tMC13783_DEFINE_REGU(VMMC2, vmmc2, REGULATORMODE1, REGULATORSETTING1,\n\t\t\t    mc13783_vmmc_val),\n\tMC13783_GPO_DEFINE(REG, GPO1, gpo1, POWERMISC, mc13783_gpo_val),\n\tMC13783_GPO_DEFINE(REG, GPO2, gpo1, POWERMISC, mc13783_gpo_val),\n\tMC13783_GPO_DEFINE(REG, GPO3, gpo1, POWERMISC, mc13783_gpo_val),\n\tMC13783_GPO_DEFINE(REG, GPO4, gpo1, POWERMISC, mc13783_gpo_val),\n\tMC13783_GPO_DEFINE(REG, PWGT1SPI, pwgt1spi, POWERMISC, mc13783_pwgtdrv_val),\n\tMC13783_GPO_DEFINE(REG, PWGT2SPI, pwgt2spi, POWERMISC, mc13783_pwgtdrv_val),\n};\n\nstatic int mc13783_powermisc_rmw(struct mc13xxx_regulator_priv *priv, u32 mask,\n\t\tu32 val)\n{\n\tstruct mc13xxx *mc13783 = priv->mc13xxx;\n\tint ret;\n\tu32 valread;\n\n\tBUG_ON(val & ~mask);\n\n\tmc13xxx_lock(priv->mc13xxx);\n\tret = mc13xxx_reg_read(mc13783, MC13783_REG_POWERMISC, &valread);\n\tif (ret)\n\t\tgoto out;\n\n\t \n\tpriv->powermisc_pwgt_state =\n\t\t\t\t(priv->powermisc_pwgt_state & ~mask) | val;\n\tpriv->powermisc_pwgt_state &= MC13783_REG_POWERMISC_PWGTSPI_M;\n\n\t \n\tvalread = (valread & ~mask) | val;\n\t \n\tvalread = (valread & ~MC13783_REG_POWERMISC_PWGTSPI_M) |\n\t\t\t\t\t\tpriv->powermisc_pwgt_state;\n\n\tret = mc13xxx_reg_write(mc13783, MC13783_REG_POWERMISC, valread);\nout:\n\tmc13xxx_unlock(priv->mc13xxx);\n\treturn ret;\n}\n\nstatic int mc13783_gpo_regulator_enable(struct regulator_dev *rdev)\n{\n\tstruct mc13xxx_regulator_priv *priv = rdev_get_drvdata(rdev);\n\tstruct mc13xxx_regulator *mc13xxx_regulators = priv->mc13xxx_regulators;\n\tint id = rdev_get_id(rdev);\n\tu32 en_val = mc13xxx_regulators[id].enable_bit;\n\n\tdev_dbg(rdev_get_dev(rdev), \"%s id: %d\\n\", __func__, id);\n\n\t \n\tif (id == MC13783_REG_PWGT1SPI ||\n\t    id == MC13783_REG_PWGT2SPI)\n\t\ten_val = 0;\n\n\treturn mc13783_powermisc_rmw(priv, mc13xxx_regulators[id].enable_bit,\n\t\t\t\t\ten_val);\n}\n\nstatic int mc13783_gpo_regulator_disable(struct regulator_dev *rdev)\n{\n\tstruct mc13xxx_regulator_priv *priv = rdev_get_drvdata(rdev);\n\tstruct mc13xxx_regulator *mc13xxx_regulators = priv->mc13xxx_regulators;\n\tint id = rdev_get_id(rdev);\n\tu32 dis_val = 0;\n\n\tdev_dbg(rdev_get_dev(rdev), \"%s id: %d\\n\", __func__, id);\n\n\t \n\tif (id == MC13783_REG_PWGT1SPI ||\n\t    id == MC13783_REG_PWGT2SPI)\n\t\tdis_val = mc13xxx_regulators[id].enable_bit;\n\n\treturn mc13783_powermisc_rmw(priv, mc13xxx_regulators[id].enable_bit,\n\t\t\t\t\tdis_val);\n}\n\nstatic int mc13783_gpo_regulator_is_enabled(struct regulator_dev *rdev)\n{\n\tstruct mc13xxx_regulator_priv *priv = rdev_get_drvdata(rdev);\n\tstruct mc13xxx_regulator *mc13xxx_regulators = priv->mc13xxx_regulators;\n\tint ret, id = rdev_get_id(rdev);\n\tunsigned int val;\n\n\tmc13xxx_lock(priv->mc13xxx);\n\tret = mc13xxx_reg_read(priv->mc13xxx, mc13xxx_regulators[id].reg, &val);\n\tmc13xxx_unlock(priv->mc13xxx);\n\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tval = (val & ~MC13783_REG_POWERMISC_PWGTSPI_M) |\n\t      (priv->powermisc_pwgt_state ^ MC13783_REG_POWERMISC_PWGTSPI_M);\n\n\treturn (val & mc13xxx_regulators[id].enable_bit) != 0;\n}\n\nstatic const struct regulator_ops mc13783_gpo_regulator_ops = {\n\t.enable = mc13783_gpo_regulator_enable,\n\t.disable = mc13783_gpo_regulator_disable,\n\t.is_enabled = mc13783_gpo_regulator_is_enabled,\n\t.list_voltage = regulator_list_voltage_table,\n\t.set_voltage = mc13xxx_fixed_regulator_set_voltage,\n};\n\nstatic int mc13783_regulator_probe(struct platform_device *pdev)\n{\n\tstruct mc13xxx_regulator_priv *priv;\n\tstruct mc13xxx *mc13783 = dev_get_drvdata(pdev->dev.parent);\n\tstruct mc13xxx_regulator_platform_data *pdata =\n\t\tdev_get_platdata(&pdev->dev);\n\tstruct mc13xxx_regulator_init_data *mc13xxx_data;\n\tstruct regulator_config config = { };\n\tint i, num_regulators;\n\n\tnum_regulators = mc13xxx_get_num_regulators_dt(pdev);\n\n\tif (num_regulators <= 0 && pdata)\n\t\tnum_regulators = pdata->num_regulators;\n\tif (num_regulators <= 0)\n\t\treturn -EINVAL;\n\n\tpriv = devm_kzalloc(&pdev->dev,\n\t\t\t    struct_size(priv, regulators, num_regulators),\n\t\t\t    GFP_KERNEL);\n\tif (!priv)\n\t\treturn -ENOMEM;\n\n\tpriv->num_regulators = num_regulators;\n\tpriv->mc13xxx_regulators = mc13783_regulators;\n\tpriv->mc13xxx = mc13783;\n\tplatform_set_drvdata(pdev, priv);\n\n\tmc13xxx_data = mc13xxx_parse_regulators_dt(pdev, mc13783_regulators,\n\t\t\t\t\tARRAY_SIZE(mc13783_regulators));\n\n\tfor (i = 0; i < priv->num_regulators; i++) {\n\t\tstruct regulator_init_data *init_data;\n\t\tstruct regulator_desc *desc;\n\t\tstruct device_node *node = NULL;\n\t\tint id;\n\n\t\tif (mc13xxx_data) {\n\t\t\tid = mc13xxx_data[i].id;\n\t\t\tinit_data = mc13xxx_data[i].init_data;\n\t\t\tnode = mc13xxx_data[i].node;\n\t\t} else {\n\t\t\tid = pdata->regulators[i].id;\n\t\t\tinit_data = pdata->regulators[i].init_data;\n\t\t}\n\t\tdesc = &mc13783_regulators[id].desc;\n\n\t\tconfig.dev = &pdev->dev;\n\t\tconfig.init_data = init_data;\n\t\tconfig.driver_data = priv;\n\t\tconfig.of_node = node;\n\n\t\tpriv->regulators[i] = devm_regulator_register(&pdev->dev, desc,\n\t\t\t\t\t\t\t      &config);\n\t\tif (IS_ERR(priv->regulators[i])) {\n\t\t\tdev_err(&pdev->dev, \"failed to register regulator %s\\n\",\n\t\t\t\tmc13783_regulators[i].desc.name);\n\t\t\treturn PTR_ERR(priv->regulators[i]);\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic struct platform_driver mc13783_regulator_driver = {\n\t.driver\t= {\n\t\t.name\t= \"mc13783-regulator\",\n\t\t.probe_type = PROBE_PREFER_ASYNCHRONOUS,\n\t},\n\t.probe\t\t= mc13783_regulator_probe,\n};\n\nstatic int __init mc13783_regulator_init(void)\n{\n\treturn platform_driver_register(&mc13783_regulator_driver);\n}\nsubsys_initcall(mc13783_regulator_init);\n\nstatic void __exit mc13783_regulator_exit(void)\n{\n\tplatform_driver_unregister(&mc13783_regulator_driver);\n}\nmodule_exit(mc13783_regulator_exit);\n\nMODULE_LICENSE(\"GPL v2\");\nMODULE_AUTHOR(\"Sascha Hauer <s.hauer@pengutronix.de>\");\nMODULE_DESCRIPTION(\"Regulator Driver for Freescale MC13783 PMIC\");\nMODULE_ALIAS(\"platform:mc13783-regulator\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}