// Seed: 3388439156
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    output id_2,
    input logic id_3
);
  logic id_4;
  type_12 id_5 (
      1,
      id_1
  );
  uwire id_6;
  logic id_7, id_8, id_9;
  assign id_6[1] = 1;
endmodule
