vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/ip/delay_FIFO/delay_FIFO_sim_netlist.vhdl" \

nosort
