# Register-file-and-Decoder
VHDL model for single cycle DataPath register file rv32 and VHDL model for a RV32I instruction decoder.
