-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\Prediction_and_cost_function_FCS_MPC_6Phase_PMSM\hdlsrc\Prediction_and_cost_function_FCS_MPC_6Phase_PMSM\Prediction_and_cost_FCS_MPC_6Phase_PMSM_dut.vhd
-- Created: 2022-08-25 09:54:41
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: Prediction_and_cost_FCS_MPC_6Phase_PMSM_dut
-- Source Path: Prediction_and_cost_FCS_MPC_6Phase_PMSM/Prediction_and_cost_FCS_MPC_6Phase_PMSM_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY Prediction_and_cost_FCS_MPC_6Phase_PMSM_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        Lq_AXI                            :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        Ld_AXI                            :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        SampleTime_div_Ld_AXI             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        SampleTime_div_Lq_AXI             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        SampleTime_div_Lx_AXI             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        SampleTime_div_Ly_AXI             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        id_k_1                            :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        iq_k_1                            :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        ix_k_1                            :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        iy_k_1                            :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Rs_AXI                            :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        omega_m_measured                  :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        pole_pairs_AXI                    :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        psiPM_AXI                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        id_ref_AXI                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        iq_ref_AXI                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        ix_ref_AXI                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        iy_ref_AXI                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        d_voltage_per_switching_state     :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        q_voltage_per_switching_state     :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        x_volatge_per_switching_state     :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        y_phase_volatge_per_switching_state :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        use_AXI                           :   IN    std_logic;  -- ufix1
        id_k_1_AXI                        :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        iq_k_1_AXI                        :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        ix_k_1_AXI                        :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        iy_k_1_AXI                        :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        omega_m_measured_AXI              :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        d_voltage_per_switching_state_AXI :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        q_voltage_per_switching_state_AXI :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        x_voltage_per_switching_state_AXI :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        y_volatge_per_switching_state_AXI :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        valid_in                          :   IN    std_logic;  -- ufix1
        ce_out                            :   OUT   std_logic;  -- ufix1
        J                                 :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_AXI                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        done                              :   OUT   std_logic  -- ufix1
        );
END Prediction_and_cost_FCS_MPC_6Phase_PMSM_dut;


ARCHITECTURE rtl OF Prediction_and_cost_FCS_MPC_6Phase_PMSM_dut IS

  -- Component Declarations
  COMPONENT Prediction_and_cost_FCS_MPC_6Phase_PMSM_src_HDL_DUT
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          Lq_AXI                          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Ld_AXI                          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          SampleTime_div_Ld_AXI           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          SampleTime_div_Lq_AXI           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          SampleTime_div_Lx_AXI           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          SampleTime_div_Ly_AXI           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          id_k_1                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_k_1                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_k_1                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_k_1                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Rs_AXI                          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          omega_m_measured                :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          pole_pairs_AXI                  :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          psiPM_AXI                       :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          id_ref_AXI                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          iq_ref_AXI                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          ix_ref_AXI                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          iy_ref_AXI                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          d_voltage_per_switching_state   :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          q_voltage_per_switching_state   :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          x_volatge_per_switching_state   :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          y_phase_volatge_per_switching_state :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          use_AXI                         :   IN    std_logic;  -- ufix1
          id_k_1_AXI                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_k_1_AXI                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_k_1_AXI                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_k_1_AXI                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          omega_m_measured_AXI            :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          d_voltage_per_switching_state_AXI :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          q_voltage_per_switching_state_AXI :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          x_voltage_per_switching_state_AXI :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          y_volatge_per_switching_state_AXI :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          valid_in                        :   IN    std_logic;  -- ufix1
          ce_out                          :   OUT   std_logic;  -- ufix1
          J                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_AXI                           :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          done                            :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : Prediction_and_cost_FCS_MPC_6Phase_PMSM_src_HDL_DUT
    USE ENTITY work.Prediction_and_cost_FCS_MPC_6Phase_PMSM_src_HDL_DUT(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL J_sig                            : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_AXI_sig                        : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL done_sig                         : std_logic;  -- ufix1

BEGIN
  u_Prediction_and_cost_FCS_MPC_6Phase_PMSM_src_HDL_DUT : Prediction_and_cost_FCS_MPC_6Phase_PMSM_src_HDL_DUT
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              Lq_AXI => Lq_AXI,  -- ufix32
              Ld_AXI => Ld_AXI,  -- ufix32
              SampleTime_div_Ld_AXI => SampleTime_div_Ld_AXI,  -- ufix32
              SampleTime_div_Lq_AXI => SampleTime_div_Lq_AXI,  -- ufix32
              SampleTime_div_Lx_AXI => SampleTime_div_Lx_AXI,  -- ufix32
              SampleTime_div_Ly_AXI => SampleTime_div_Ly_AXI,  -- ufix32
              id_k_1 => id_k_1,  -- sfix18_En11
              iq_k_1 => iq_k_1,  -- sfix18_En11
              ix_k_1 => ix_k_1,  -- sfix18_En11
              iy_k_1 => iy_k_1,  -- sfix18_En11
              Rs_AXI => Rs_AXI,  -- ufix32
              omega_m_measured => omega_m_measured,  -- sfix24_En11
              pole_pairs_AXI => pole_pairs_AXI,  -- ufix32
              psiPM_AXI => psiPM_AXI,  -- ufix32
              id_ref_AXI => id_ref_AXI,  -- ufix32
              iq_ref_AXI => iq_ref_AXI,  -- ufix32
              ix_ref_AXI => ix_ref_AXI,  -- ufix32
              iy_ref_AXI => iy_ref_AXI,  -- ufix32
              d_voltage_per_switching_state => d_voltage_per_switching_state,  -- sfix24_En11
              q_voltage_per_switching_state => q_voltage_per_switching_state,  -- sfix24_En11
              x_volatge_per_switching_state => x_volatge_per_switching_state,  -- sfix24_En11
              y_phase_volatge_per_switching_state => y_phase_volatge_per_switching_state,  -- sfix24_En11
              use_AXI => use_AXI,  -- ufix1
              id_k_1_AXI => id_k_1_AXI,  -- sfix18_En11
              iq_k_1_AXI => iq_k_1_AXI,  -- sfix18_En11
              ix_k_1_AXI => ix_k_1_AXI,  -- sfix18_En11
              iy_k_1_AXI => iy_k_1_AXI,  -- sfix18_En11
              omega_m_measured_AXI => omega_m_measured_AXI,  -- sfix24_En11
              d_voltage_per_switching_state_AXI => d_voltage_per_switching_state_AXI,  -- sfix24_En11
              q_voltage_per_switching_state_AXI => q_voltage_per_switching_state_AXI,  -- sfix24_En11
              x_voltage_per_switching_state_AXI => x_voltage_per_switching_state_AXI,  -- sfix24_En11
              y_volatge_per_switching_state_AXI => y_volatge_per_switching_state_AXI,  -- sfix24_En11
              valid_in => valid_in,  -- ufix1
              ce_out => ce_out_sig,  -- ufix1
              J => J_sig,  -- sfix20_En11
              J_AXI => J_AXI_sig,  -- sfix20_En11
              done => done_sig  -- ufix1
              );

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  done <= done_sig;

  J <= J_sig;

  J_AXI <= J_AXI_sig;

END rtl;

