Fitter report for mc8051_top_
Wed Oct 13 18:41:53 2004
Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Fitter Device Options
  5. Fitter Netlist Optimizations
  6. Fitter Equations
  7. Floorplan View
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Input Pins
 11. Output Pins
 12. I/O Bank Usage
 13. All Package Pins
 14. PLL Summary
 15. PLL Usage
 16. Output Pin Load For Reported TCO
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Interconnect Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+-----------------------------------------------------------------------+
; Fitter Summary                                                        ;
+-----------------------+-----------------------------------------------+
; Fitter Status         ; Successful - Wed Oct 13 18:41:53 2004         ;
; Quartus II Version    ; 4.1 Build 208 09/10/2004 SP 2 SJ Full Version ;
; Revision Name         ; mc8051_top_                                   ;
; Top-level Entity Name ; mc8051_top                                    ;
; Family                ; Cyclone                                       ;
; Device                ; EP1C20F400C7                                  ;
; Timing Models         ; Production                                    ;
; Total logic elements  ; 3,736 / 20,060 ( 18 % )                       ;
; Total pins            ; 74 / 301 ( 24 % )                             ;
; Total memory bits     ; 197,632 / 294,912 ( 67 % )                    ;
; Total PLLs            ; 1 / 2 ( 50 % )                                ;
+-----------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                      ;
+----------------------------------------------------+--------------------------------+--------------------------------+
; Option                                             ; Setting                        ; Default Value                  ;
+----------------------------------------------------+--------------------------------+--------------------------------+
; Device                                             ; EP1C20F400C7                   ;                                ;
; Perform Physical Synthesis for Combinational Logic ; On                             ; Off                            ;
; Perform Register Duplication                       ; On                             ; Off                            ;
; Perform Register Retiming                          ; On                             ; Off                            ;
; Optimize Hold Timing                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Timing                                    ; Normal compilation             ; Normal compilation             ;
; Optimize IOC Register Placement for Timing         ; On                             ; On                             ;
; Limit to One Fitting Attempt                       ; Off                            ; Off                            ;
; Final Placement Optimizations                      ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                      ; 1                              ; 1                              ;
; Slow Slew Rate                                     ; Off                            ; Off                            ;
; PCI I/O                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                          ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                 ; Off                            ; Off                            ;
; Auto Packed Registers -- Cyclone                   ; Auto                           ; Auto                           ;
; Auto Delay Chains                                  ; On                             ; On                             ;
; Auto Merge PLLs                                    ; On                             ; On                             ;
; Physical Synthesis Effort Level                    ; Normal                         ; Normal                         ;
; Logic Cell Insertion -- Logic Duplication          ; Auto                           ; Auto                           ;
; Auto Register Duplication                          ; Off                            ; Off                            ;
; Auto Global Clock                                  ; On                             ; On                             ;
; Auto Global Register Control Signals               ; On                             ; On                             ;
+----------------------------------------------------+--------------------------------+--------------------------------+


+--------------------------------------------------------------------+
; Fitter Device Options                                              ;
+----------------------------------------------+---------------------+
; Option                                       ; Setting             ;
+----------------------------------------------+---------------------+
; Auto-restart configuration after error       ; On                  ;
; Release clears before tri-states             ; Off                 ;
; Enable user-supplied start-up clock (CLKUSR) ; Off                 ;
; Enable device-wide reset (DEV_CLRn)          ; Off                 ;
; Enable device-wide output enable (DEV_OE)    ; Off                 ;
; Enable INIT_DONE output                      ; Off                 ;
; Configuration scheme                         ; Active Serial       ;
; Reserve all unused pins                      ; As input tri-stated ;
; Base pin-out file on sameframe device        ; Off                 ;
+----------------------------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------------+---------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node                                                                                                                                                                                                                 ; Action           ; Operation          ; Reason              ; Node Port ; Destination Node                                                                                                                                                                                                     ; Destination Port ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------------+---------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rb8                                                                                                                                             ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rb8_0_Z~_DUP_COMB                                                                                                                               ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|un9_v_tmpda1_c1                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|un17_v_tmpda_sum3                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|un33_v_cy                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|un17_v_tmpda_anc2                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_lresult_1_a[2]                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_result_1_0                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_lresult_1_1                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|un4_v_result_bnc2_0                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_result_2_c3_a                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|un4_v_result_bnc2_0_a                                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_result_2_bnc2                                       ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|gen_greater_one_p_addsub_ov_v_result_2_bnc2~_DUP_COMB ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|un4_v_result_c1                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|un4_v_result_c1_a                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|un4_v_result_sum2_0                                   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|un4_v_result_sum2_0_a                                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_7_a[5]                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_7_a[6]                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_7_a[1]                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_7_a[3]                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_5[2]                                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_5_a[2]                                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_6[7]                                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_6_a[7]                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_7_1                                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_7_5                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_sn_m5                                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|lt6                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|lt3                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|lt7                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_3_a[0]                                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_0_0[1]                                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_0_0_a[1]                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_a[5]                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_o2[0]                                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_o2_a[0]                                                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_o2_a_0_~_DUP_COMB                                                                                                                       ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_o2_0_1_a[0]                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2[0]                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2[0]                                                                                                                                ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_0_~_DUP_COMB                                                                                                                      ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2[0]                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_0_iv_0_a2_3_a[1]                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_3[0]                                                                                                                              ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_3_0_~_DUP_COMB                                                                                                                    ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_3[0]                                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_3_a[0]                                                                                                                            ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_3_a_0_~_DUP_COMB                                                                                                                  ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_3_a[0]                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_0_Z[4]                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_0_4_~_DUP_COMB                                                                                                                   ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_0_iv_0_a2_5[1]                                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_0_iv_0_a2_5_1_~_DUP_COMB                                                                                                                     ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_0_iv_0_a2_5[1]                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_0_iv_0_a2_4_a[0]                                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_iv_0_a2_3[0]                                                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_iv_0_a2_3_0_~_DUP_COMB_2                                                                                                                     ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_0_iv_0_a2_8[0]                                                                                                                                ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_0_iv_0_a2_8_0_~_DUP_COMB                                                                                                                      ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_0_iv_0_a2_8[0]                                                                                                                                ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_0_iv_0_a2_8_0_~_DUP_COMB_2                                                                                                                    ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_0_iv_0_a2_8[0]                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a[6]                                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_1_1_a[2]                                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_1_1_a[1]                                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_1_a[3]                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_0_iv_0_o2_0_a[0]                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_2[0]                                                                                                                                  ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_2_0_~_DUP_COMB                                                                                                                        ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_2[0]                                                                                                                                  ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_2_0_~_DUP_COMB_2                                                                                                                      ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_2[0]                                                                                                                                  ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_2_0_~_DUP_COMB_4                                                                                                                      ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_2[0]                                                                                                                                  ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_2_0_~_DUP_COMB_8                                                                                                                      ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_2[0]                                                                                                                                  ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_2_0_~_DUP_COMB_10                                                                                                                     ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_2_a[0]                                                                                                                                ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_2_a_0_~_DUP_COMB                                                                                                                      ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_2_a[0]                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_c[0]                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_c_a[0]                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_0[0]                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_0_a[0]                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_3[0]                                                                                                                              ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_3_0_~_DUP_COMB                                                                                                                    ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_3[0]                                                                                                                              ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_3_0_~_DUP_COMB_2                                                                                                                  ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_iv_0_a2_a[1]                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_iv_0_a2_0_1[0]                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_a2_1[0]                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_iv_0_a2[0]                                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_iv_0_a2_a[0]                                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_2[0]                                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_2_a[0]                                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_iv_0_a2_2_a[0]                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_0_iv_0_o2_0_0_Z[0]                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|dcml_data_o_0_a2_0_a2_0                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_iv_0_a2_0                                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_2                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_0_iv_0_a2_4_0                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_0_iv_0_o2_0                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_1_0                                                                                                                              ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_1_4_~_DUP_COMB                                                                                                                   ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_1                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_0                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_1                                                                                                                                    ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_2_~_DUP_COMB                                                                                                                         ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_1                                                                                                                                    ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_2_~_DUP_COMB_2                                                                                                                       ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_4                                                                                                                                    ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_5_~_DUP_COMB                                                                                                                         ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_5                                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_3                                                                                                                                    ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_4_~_DUP_COMB                                                                                                                         ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_0                                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_5                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_7                                                                                                                                ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_7_~_DUP_COMB                                                                                                                     ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_o2_s_0_0                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_iv_0_a_0                                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_0_iv_0_o2_0_0                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|addsub_cy_o_0                                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|ov_o_iv_0                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_0_0_m9_i_a7_a                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|ov_o_iv_0_a2_0                                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|addsub_cy_o_0_a                                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_0_0_m9_i_1_0                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_0_0_m9_i_1_0_a                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_0_0_m9_i_0                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_0_0_m9_i_0_a                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|ov_o_iv_0_o2_0                                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_15[1]                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_24_i_m2[2]                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_18[1]                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21_i_m3[2]                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[1]                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_1__Z~_DUP_COMB                                                                                                              ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[1]                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_1__Z~_DUP_COMB_13                                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[1]                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_1__Z~_DUP_COMB_15                                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[1]                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_1__Z~_DUP_COMB_17                                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[1]                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_1__Z~_DUP_COMB_19                                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[1]                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_1__Z~_DUP_COMB_25                                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[1]                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[15]                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_15__Z~_DUP_COMB                                                                                                               ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[14]                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_14__Z~_DUP_COMB                                                                                                               ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[13]                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_13__Z~_DUP_COMB                                                                                                               ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[12]                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_12__Z~_DUP_COMB_2                                                                                                             ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_11__Z~_DUP_COMB                                                                                                               ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[10]                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_10__Z~_DUP_COMB                                                                                                               ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[9]                                                                                                                            ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_9__Z~_DUP_COMB                                                                                                                ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[8]                                                                                                                            ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_8__Z~_DUP_COMB                                                                                                                ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[7]                                                                                                                            ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_7__Z~_DUP_COMB                                                                                                                ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[6]                                                                                                                            ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_6__Z~_DUP_COMB                                                                                                                ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[5]                                                                                                                            ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_5__Z~_DUP_COMB                                                                                                                ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[4]                                                                                                                            ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_4__Z~_DUP_COMB                                                                                                                ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[3]                                                                                                                            ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_3__Z~_DUP_COMB                                                                                                                ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[2]                                                                                                                            ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_2__Z~_DUP_COMB                                                                                                                ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[1]                                                                                                                            ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_1__Z~_DUP_COMB                                                                                                                ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[0]                                                                                                                            ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_0__Z~_DUP_COMB                                                                                                                ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0[2]                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o[5]                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o[4]                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o[3]                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_15[0]                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13[3]                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13[1]                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12[4]                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12[3]                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11[2]                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[3]                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_i[0]                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1_i[0]                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p2_i[0]                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[0]                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_0__Z~_DUP_COMB                                                                                                              ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[0]                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_0__Z~_DUP_COMB_2                                                                                                            ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[0]                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_0__Z~_DUP_COMB_4                                                                                                            ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_i[1]                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1_i[1]                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p2_i[1]                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[1]                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_1__Z~_DUP_COMB                                                                                                              ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[1]                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_1__Z~_DUP_COMB_2                                                                                                            ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[1]                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_1__Z~_DUP_COMB_4                                                                                                            ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_i[2]                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1_i[2]                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p2_i[2]                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[2]                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_2__Z~_DUP_COMB                                                                                                              ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[2]                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_2__Z~_DUP_COMB_2                                                                                                            ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[2]                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_2__Z~_DUP_COMB_4                                                                                                            ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_i[3]                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1_i[3]                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p2_i[3]                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[3]                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_3__Z~_DUP_COMB                                                                                                              ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[3]                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_3__Z~_DUP_COMB_2                                                                                                            ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[3]                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_3__Z~_DUP_COMB_4                                                                                                            ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_i[4]                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1_i[4]                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p2_i[4]                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[4]                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_4__Z~_DUP_COMB                                                                                                              ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[4]                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_4__Z~_DUP_COMB_2                                                                                                            ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[4]                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_4__Z~_DUP_COMB_4                                                                                                            ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_i[5]                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1_i[5]                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p2_i[5]                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[5]                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_5__Z~_DUP_COMB                                                                                                              ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[5]                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_5__Z~_DUP_COMB_2                                                                                                            ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[5]                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_5__Z~_DUP_COMB_4                                                                                                            ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_i[6]                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1_i[6]                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p2_i[6]                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[6]                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_6__Z~_DUP_COMB                                                                                                              ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[6]                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_6__Z~_DUP_COMB_2                                                                                                            ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[6]                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_6__Z~_DUP_COMB_4                                                                                                            ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip[7]                                                                                                                            ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip_7__Z~_DUP_COMB                                                                                                                ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_i[7]                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1_i[7]                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p2_i[7]                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[7]                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_7__Z~_DUP_COMB                                                                                                              ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[7]                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_7__Z~_DUP_COMB_2                                                                                                            ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[7]                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_7__Z~_DUP_COMB_4                                                                                                            ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_3[2]                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_6_0[5]                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_6_0_c[5]                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_17[6]                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_17_c[6]                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21_i_m3_c[2]                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_17[3]                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_17_c[3]                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0[5]                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0_c[5]                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_20[3]                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_20_c[3]                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_9_0[3]                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_9_0_c[3]                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_19[1]                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_19_c[1]                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_19[3]                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_19_c[3]                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0[7]                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0_c[7]                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_18_c[1]                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_20[1]                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_20_c[1]                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0[1]                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0_c[1]                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0[3]                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0_c[3]                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0[2]                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0_c[2]                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_9_0[2]                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_9_0_c[2]                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_9_0[1]                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_9_0_c[1]                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0[6]                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0_c[6]                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28[3]                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28_c[3]                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28[1]                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28_c[1]                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28[2]                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28_c[2]                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0[5]                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0_c[5]                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0_i_m2_c[0]                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_15_0_c[4]                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_15_0_c[5]                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_15_0_c[6]                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_15_0_c[7]                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_psw_o_m_d_0_2[7]                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_psw_o_m_d_0_2_a[7]                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_13_0[6]                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_13_0_a[6]                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_0_a[6]                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_6_a[0]                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_6_a[0]                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_0_2[6]                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_0_2_a[6]                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_d[1]                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_c_d_0_s[6]                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_8[3]                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_1[5]                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_a[4]                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_a[6]                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_a[5]                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_1_0_0[5]                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_0_1[4]                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_6_a[3]                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_4_2[1]                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_a[3]                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_a[7]                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_a[0]                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_a[1]                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_a[2]                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_0_0[4]                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_psw_o_m_d_c[7]                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_psw_o_m_d_c_a[7]                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_10_a[2]                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_10_a[7]                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_13_a[4]                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_13_a[1]                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_5_a[3]                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_2_iv_5[0]                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_2_iv_5[2]                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|rom_data_i_m_a[0]                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_27[3]                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_27[7]                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_27[1]                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_27[2]                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_6_a[2]                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_6_a[1]                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_6_a[2]                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_6_a[3]                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13_6_a[1]                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13_6_a[3]                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1_6_a[1]                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1_6_a[3]                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_27_i_m2[0]                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|rom_data_i_m_a[2]                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_i_m[1]                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_13_0[0]                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_13_0_a[0]                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12_6_a[3]                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_6_a[3]                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_2[4]                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_2_a[4]                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_o3_0[3]                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_o3_0_a[3]                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22[3]                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22_a[3]                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21[4]                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21[6]                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22[1]                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_6_a[4]                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_6_a[5]                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_6_a[7]                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_6_a[4]                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_6_a[7]                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8_6_a[4]                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9_6_a[5]                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13_6_a[5]                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3_6_i_m3_a[4]                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22_i_m3[2]                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22_i_m3_a[2]                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_27_i_m2_0[0]                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_27_i_m2_0_a[0]                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22[7]                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21[5]                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0_6_a[5]                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8_6_a[5]                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12_6_a[6]                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12_6_a[4]                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_6_a[6]                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_a[4]                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_a[2]                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_10[15]                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_1[1]                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6[15]                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6_a[0]                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6[11]                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_a2_7_1[3]                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_a2_7_1_3_~_DUP_COMB_2                                                                                              ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9[11]                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9_a[11]                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_m[5]                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_1[1]                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_6[1]                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_24_i_m2_0[2]                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_23_i_m2[2]                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_2[0]                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_2                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_2_~_DUP_COMB                                                                                                        ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_3                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_3_~_DUP_COMB                                                                                                        ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|command_o_3                                                                                                                      ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|command_o_3_~_DUP_COMB_14                                                                                                        ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|all_trans_o_0                                                                                                                    ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|all_trans_o_0__Z~_DUP_COMB                                                                                                       ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|all_wt_en_o_0                                                                                                                    ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|all_wt_en_o_0__Z~_DUP_COMB_2                                                                                                     ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip_1                                                                                                                             ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip_1__Z~_DUP_COMB                                                                                                                ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_smodreg_0                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_smodreg_0                                                                                                                      ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_smodreg_0__Z~_DUP_COMB                                                                                                         ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_0                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_0__Z~_DUP_COMB                                                                                                            ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_1                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_1__Z~_DUP_COMB                                                                                                            ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_2                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_2__Z~_DUP_COMB                                                                                                            ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_3                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_3__Z~_DUP_COMB                                                                                                            ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_4                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_4                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_4__Z~_DUP_COMB                                                                                                            ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_5                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_5                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_5__Z~_DUP_COMB                                                                                                            ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_6                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_6                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_6__Z~_DUP_COMB_2                                                                                                          ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt_0_0                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt_0_0                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt_0_0__Z~_DUP_COMB                                                                                                            ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt_0_1                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt_0_1__Z~_DUP_COMB                                                                                                            ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt_0_1                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt_0_1__Z~_DUP_COMB_2                                                                                                          ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_6                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_7                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_0_0                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_0                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_0__Z~_DUP_COMB                                                                                                              ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_0                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_2                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_2__Z~_DUP_COMB                                                                                                              ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_2                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_2__Z~_DUP_COMB_13                                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_2                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_2__Z~_DUP_COMB_20                                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_2                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_3                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_3__Z~_DUP_COMB                                                                                                              ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_3                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_3__Z~_DUP_COMB_13                                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_3                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_3__Z~_DUP_COMB_15                                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_3                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_3__Z~_DUP_COMB_38                                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_3                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_4                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_4__Z~_DUP_COMB                                                                                                              ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_4                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_4__Z~_DUP_COMB_13                                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_4                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_4__Z~_DUP_COMB_15                                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_4                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_4__Z~_DUP_COMB_17                                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_4                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_4__Z~_DUP_COMB_19                                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_4                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_4__Z~_DUP_COMB_28                                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_4                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5__Z~_DUP_COMB                                                                                                              ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5__Z~_DUP_COMB_13                                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5__Z~_DUP_COMB_15                                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5__Z~_DUP_COMB_17                                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5__Z~_DUP_COMB_19                                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5__Z~_DUP_COMB_21                                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5__Z~_DUP_COMB_23                                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5__Z~_DUP_COMB_28                                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_6                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_6__Z~_DUP_COMB                                                                                                              ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_6                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_6__Z~_DUP_COMB_13                                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_6                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_6__Z~_DUP_COMB_15                                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_6                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_6__Z~_DUP_COMB_24                                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_6                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_7                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_7__Z~_DUP_COMB                                                                                                              ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_7                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_7__Z~_DUP_COMB_16                                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_7                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_7                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_command_o_4_2_0                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intpre_o_1_0                                                                                                                     ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_2__Z~_DUP_COMB                                                                                                                ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intpre_o_1_0                                                                                                                     ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_2__Z~_DUP_COMB_2                                                                                                              ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intpre_o_1_0                                                                                                                     ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_2__Z~_DUP_COMB_4                                                                                                              ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intpre_o_1_0                                                                                                                     ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_2__Z~_DUP_COMB_6                                                                                                              ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intblock_o                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_helpb                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_helpb                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_helpb_Z~_DUP_COMB                                                                                                              ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_12_0                                                                                                                     ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_12_0_cZ~_DUP_COMB                                                                                                        ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_7_0_a                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_0_iv_5_m8_0_a2_a                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_regs_wr_en_i_4                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2971_i                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_90_a                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_6_490_i_a2_0                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_un49_sp_1_0_a5_2                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_un49_sp_1_0_a5_2_a                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_47_0_o4_0                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_47_0_o4_0_a                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intpre_o_1_0_a2_a                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intblock_o_0_a                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2240_i                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2207_i                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2201_i                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_23_i                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_3                                                                                                                ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_3_cZ~_DUP_COMB                                                                                                   ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_92_0_a2                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m38_0_2                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_b14_0_2                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4516_i                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_89                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_89_cZ~_DUP_COMB                                                                                                  ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_61_0_a3_0_a2                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_61_0_a3_0_a2_a                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_58_0_a3                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_72_i_i_a2                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3155_i                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_77_0_0_a                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m23_1                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m23_1_a                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_102_i                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_102_i_a                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4495_i                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_64_0_a3_0_a2                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_75_0_a3                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4487_i                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_96~_DUP_COMB                                                                                                     ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4487_i                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_96~_DUP_COMB_2                                                                                                   ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_23_i_2                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_116_0_a2_0_0                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_116_0_a2_0_0_a                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_b14_0_2_2                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_14                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_5_i                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_5_i_a                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_19                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_82_i_i_a2                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_82_i_i_a2_a                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_regs_wr_en_i_5_0_a2_2                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_95_i                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_95_i_a                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_98_0_a2_0                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_74_0_0_a2_1_a2                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_74_0_0_a2_1_a2_a                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_10                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_10_a                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_1_6_m4_e                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_112_0_a2                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_112_0_a2_a                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_104_i                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_104_i_a                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2963_i                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2964_i                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_34_i_i_a2                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_28_i_i_a2                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_52_i                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_52_i_a                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_46_0_a2                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_46_0_a2_cZ~_DUP_COMB                                                                                             ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_88_i                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_88_i_a                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3150_i                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3151_i                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3153_i                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_46_a                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3159_i                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_43_a                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m29_a                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_107_i_a                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_48_0_o4                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3208_i                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3209_i                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_65_a                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3235_i                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3242_i                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_i_m_0                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_i_m_0_a                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_92_0_a2_0_0                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_92_0_a2_0_0_a                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_110_0_a2_0_0_0                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_110_0_a2_0_0_0_a                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_4_1_a                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m38_0_2_0                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_85_0_0_a2_0                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_368                                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_368_a                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_58_0_a2                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_58_0_a2_cZ~_DUP_COMB                                                                                             ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_20                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_20_a                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_95_i_1                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m26_0                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_b14_0_a5                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_41_0_a2                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_41_0_a2_cZ~_DUP_COMB                                                                                             ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_111_0_a2                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_111_0_a2_a                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_24_i_i_a2                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_24_i_i_a2_a                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_105_i_i_a2                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_33_i_i_a2                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_33_i_i_a2_a                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_61_0_a2                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_15                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_15_a                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_regs_wr_en_i_6_i_a2_0                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_regs_wr_en_i_6_i_a2_0_a                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_2_0_a2                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_2_0_a2_a                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_371                                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_371_a                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_365                                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_362                                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_362_a                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_367_s                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_367_s_a                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_373_s                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_373_s_a                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_46_0_a2_0_s                                                                                                      ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_46_0_a2_0_s_cZ~_DUP_COMB_10                                                                                      ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_regs_wr_en_i_5_0_a2_2_1                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_82_i_i_a2_0                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_369_0                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_369_0_a                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_77_0_0_a2_0                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_97_0_a2_0_2                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_97_0_a2_0_2_a                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_69_0_a2_0_0                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_69_0_a2_0_0_a                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_100_0_a2_0_0_0                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_100_0_a2_0_0_0_a                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_81_0_a2_0_1                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_81_0_a2_0_1_a                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m38_0_a5_0                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a4                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a4_cZ~_DUP_COMB                                                                                             ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a4                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a4_cZ~_DUP_COMB_2                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a4                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a4_cZ~_DUP_COMB_4                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a4                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a4_cZ~_DUP_COMB_6                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a4                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a4_cZ~_DUP_COMB_8                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m38_0_a5_0_3                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_b14_0_a5_0_3                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_55_i                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_71_i                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un3_s_ieip_0_a2                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_38_3_i_i_a2                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_b14_0_a5_2_3                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3453_i_0_a2                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_58_3_0_a3_0_a2                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp23_i_0_o5_1_i_a2                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p_write_ram_sp23_i_0_o5_1_i_a2~_DUP_COMB_4                                                                                       ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_55_i_o3_i_a2                                                                                                     ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_55_i_o3_i_a2_cZ~_DUP_COMB_6                                                                                      ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m13                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a4_0                                                                                                        ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a4_0_cZ~_DUP_COMB                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_44_i_o3_i_a2                                                                                                     ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_44_i_o3_i_a2_cZ~_DUP_COMB_2                                                                                      ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_44_i_o3_i_a2                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_4_i_2                                                                                                            ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_4_i_2_cZ~_DUP_COMB                                                                                               ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_55_i_o4_i_a2                                                                                                     ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_55_i_o4_i_a2_cZ~_DUP_COMB                                                                                        ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_38_3_i_o3_0_i_a3                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_38_3_i_o3_0_i_a3_cZ~_DUP_COMB                                                                                    ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_34_i_i_a2_1                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_28_i_i_a2_1                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un3_s_ieip_0_a4                                                                                                                  ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un3_s_ieip_0_a4_cZ~_DUP_COMB                                                                                                     ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_7_1_0_i_2_0_i_a3                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_adr_mux_i_9_0_a2_0                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p_multiplexer_un1_adr_mux_i_9_0_a2_0~_DUP_COMB                                                                                   ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_adr_mux_i_9_0_a2_0                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p_multiplexer_un1_adr_mux_i_9_0_a2_0~_DUP_COMB_10                                                                                ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_adr_mux_i_8_0_a5_i                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p_multiplexer_un1_adr_mux_i_8_0_a5_i~_DUP_COMB                                                                                   ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1527_i_0_i_a3_0_a2                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a2_0_1                                                                                                      ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a2_0_1_cZ~_DUP_COMB                                                                                         ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a2_0_1                                                                                                      ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a2_0_1_cZ~_DUP_COMB_2                                                                                       ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_adr_mux_i_0_a5_i_o2                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1529_0_a2_0                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_s_regs_wr_en                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_o2[1]                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_a2_1[1]                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_m2[1]                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_m2_a[1]                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_o2_3[1]                                                                                                     ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_o2_3_1_~_DUP_COMB                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_o2_3[1]                                                                                                     ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_o2_3_1_~_DUP_COMB_2                                                                                         ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_o2_3[1]                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_0_a2_1_c_0[1]                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_0_a2_1_c_0_1_~_DUP_COMB                                                                                       ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_0_a2_1_c_0[1]                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_0_a2_1_c_0_1_~_DUP_COMB_2                                                                                     ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_4[1]                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_4_1_~_DUP_COMB                                                                                         ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_2_a[4]                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_2_a_4_~_DUP_COMB                                                                                                ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_c[3]                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_10[0]                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_10_a[0]                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_1_Z[2]                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_7[0]                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_c_1[3]                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_c_1_a[3]                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_1_10[3]                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_5[2]                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_12[0]                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_9[0]                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_8_a[0]                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_1_10_0[3]                                                                                                    ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_1_10_0_3_~_DUP_COMB                                                                                          ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_3_3[4]                                                                                                       ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_3_3_4_~_DUP_COMB                                                                                             ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_3_3[4]                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_0_Z[1]                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_1[2]                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_6[0]                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_3_4[4]                                                                                                       ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_3_4_4_~_DUP_COMB                                                                                             ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_3_4[4]                                                                                                       ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_3_4_4_~_DUP_COMB_4                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_3_4[4]                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_4[2]                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_0_Z[2]                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_0_a[2]                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_1_a[0]                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_1_3[3]                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o4_1[5]                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o4_0_0_a[5]                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_o2_8_0[1]                                                                                                     ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_o2_8_0_1_~_DUP_COMB_6                                                                                         ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_11_0_o2_0_a2_0_a[1]                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a4_0[5]                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a4_0[5]                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a4_0_5_~_DUP_COMB                                                                                               ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a4_0_a[5]                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a4_0_a[5]                                                                                                       ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a4_0_a_5_~_DUP_COMB                                                                                             ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_o2_8_a[3]                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a2_10[4]                                                                                                        ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a2_10_4_~_DUP_COMB                                                                                              ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_0[4]                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_0_a[4]                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_3_0_a[5]                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_1_1[3]                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o4_3[5]                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o4_3_a[5]                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_11_0_o2_0_a2[1]                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_11_0_o2_0_a2_1_~_DUP_COMB                                                                                         ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_11_0_o2_0_a2_a[1]                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_o2_5_a[1]                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_10_sub_1[1]                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a3_4_1[5]                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a3_2_0_a[5]                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a2_12_1[4]                                                                                                      ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a2_12_1_4_~_DUP_COMB                                                                                            ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a2_12_1[4]                                                                                                      ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a2_12_1_4_~_DUP_COMB_2                                                                                          ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_3[3]                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_17_1[2]                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a4_1_1_a[5]                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_1_0_a[0]                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a2_12[4]                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a2_6_0_a2_1[4]                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_0_iv_0_a2_0_0[3]                                                                                                     ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_0_iv_0_a2_0_0_3_~_DUP_COMB                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1_iv_0_a2_8[3]                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adrx_mux_o_0_a2_0_a3_1_i_o2[1]                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adrx_mux_o_0_a2_0_a3_1_i_o2_1_~_DUP_COMB                                                                                         ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adrx_mux_o_0_a2_0_a3_1_i_o2[1]                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_11[2]                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adrx_mux_o_0_a2_0_a3_1_i[1]                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[3]                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_12_1[2]                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_0                                                                                                      ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_1_~_DUP_COMB                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_0                                                                                                      ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_1_~_DUP_COMB_2                                                                                         ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_0                                                                                                      ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_1_~_DUP_COMB_4                                                                                         ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_0                                                                                                      ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_1_~_DUP_COMB_6                                                                                         ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_0                                                                                                      ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_1_~_DUP_COMB_8                                                                                         ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_0                                                                                                      ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_1_~_DUP_COMB_10                                                                                        ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_0                                                                                                      ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_1_~_DUP_COMB_12                                                                                        ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_0                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_2_0                                                                                                             ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_2_4_~_DUP_COMB                                                                                                  ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_2_0                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_2_0                                                                                                             ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_2_4_~_DUP_COMB_2                                                                                                ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_0                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_0                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_4_~_DUP_COMB                                                                                                    ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_0                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_0                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_4_~_DUP_COMB_6                                                                                                  ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_0                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_0                                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_0_~_DUP_COMB                                                                                                      ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_0                                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_0_~_DUP_COMB_4                                                                                                    ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_0                                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_0_~_DUP_COMB_6                                                                                                    ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a2_0                                                                                                            ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a2_4_~_DUP_COMB                                                                                                 ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_0                                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_0_~_DUP_COMB                                                                                                      ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_0                                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_0_~_DUP_COMB_2                                                                                                    ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_0                                                                                                              ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_1_~_DUP_COMB                                                                                                   ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_0                                                                                                              ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_1_~_DUP_COMB_2                                                                                                 ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_0                                                                                                              ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_1_~_DUP_COMB_4                                                                                                 ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_0                                                                                                              ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_1_~_DUP_COMB_6                                                                                                 ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_0                                                                                                              ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_1_~_DUP_COMB_8                                                                                                 ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_0                                                                                                              ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_1_~_DUP_COMB_10                                                                                                ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_0                                                                                                              ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_1_~_DUP_COMB_12                                                                                                ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_0                                                                                                              ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_1_~_DUP_COMB_18                                                                                                ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_0                                                                                                              ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_1_~_DUP_COMB_20                                                                                                ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_0                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_1_~_DUP_COMB                                                                                                ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_0                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_1_~_DUP_COMB_2                                                                                              ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_0                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_1_~_DUP_COMB_4                                                                                              ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_0                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_1_~_DUP_COMB_6                                                                                              ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_0                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_1_~_DUP_COMB_8                                                                                              ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|intpre2_en_o_i_i_i                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_226_i_0_o2_0                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_1__Z~_DUP_COMB                                                                                                                ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2433_i_i                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|inthigh_en_o_0_iv_i                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_2_0_a4_3_0                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un781_s_instr_category_1_0_a6_0_4_s_0                                                                                        ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|NoName_un1_un781_s_instr_category_1_0_a6_0_4_s_0~_DUP_COMB                                                                       ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un781_s_instr_category_1_0_a6_0_4_s_0                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2386_i_i_o2                                                                                                                    ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2386_i_i_o2_0~_DUP_COMB                                                                                                        ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2386_i_i_o2                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un2865_s_instr_category_4_0_a2_0_0_a2_0_0_a3_0_a2                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un2429_s_instr_category_0_i2_0_a2_i_o2                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_5_m6_i                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_5_m6_i_1~_DUP_COMB_12                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2380_i_i_o2                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2380_i_i_o2                                                                                                                    ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2380_i_i_o2_0~_DUP_COMB_2                                                                                                      ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_o6_1_0_a2_2_1                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un4_s_intblock_0_0                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un4_s_intblock_0_0~_DUP_COMB                                                                                             ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un4_s_intblock_0_0                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un4_s_intblock_0_0~_DUP_COMB_3                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un4_s_intblock_0_0                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un4_s_intblock_0_0~_DUP_COMB_5                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un4_s_intblock_0_0                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un131_state_0_a2_4                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un131_state_0_a2_4~_DUP_COMB                                                                                             ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un131_state_0_a2_4                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un131_state_0_a2_4                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un131_state_0_a2_4~_DUP_COMB_2                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un131_state_0_a2_5                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un131_state_0_a2_5                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un131_state_0_a2_5~_DUP_COMB                                                                                             ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_111                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_111_a                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un131_state_m                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un131_state_0_a2_4_2                                                                                                             ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un131_state_0_a2_4_2~_DUP_COMB                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un131_state_0_a2_4_2                                                                                                             ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un131_state_0_a2_4_2~_DUP_COMB_2                                                                                         ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un131_state_0_a2_4_2_a                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_o2                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_a2_3                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_a2_3_a                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m3_e                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m3_e_a                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m2_e                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un100_s_intblock_m_1                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5tt_3_m3_e_0_a2                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5tt_3_m3_e_0_a2_a                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_6_2_m8_0_a3                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_5_m6_i_0                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_6_2_m8_0_a3_1                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_75_i_i2_i_a2                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_75_i_i2_i_a2_a                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_o2_0                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un11741_s_instr_category_0_a3                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_47                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un1251_s_instr_category                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un1251_s_instr_category_a                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_instr_category_5_1                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_instr_category_5_1_a                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_133_0_a2_0_a2_1                                                                                                      ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_133_0_a2_0_a2_1_cZ~_DUP_COMB                                                                                         ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_133_0_a2_0_a2_1                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m6_i_0tt_m1_e                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_2_0_1tt_4_m1_e                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un109_s_instr_category_0_a2_1_a3                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un7747_s_instr_category_i_i_a3                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un88_s_instr_category_0_a2_0_a3                                                                                                  ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un88_s_instr_category_0_a2_0_a3_cZ~_DUP_COMB                                                                                     ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_24_i_a2_i                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un11512_s_instr_category_0_a3                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2438_i_i_o2                                                                                                                    ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|NoName_N_2438_i_i_o2~_DUP_COMB_6                                                                                                 ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un781_s_instr_category_1_0_a6_4                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un145_state_0_a2                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_24_i_a2_i_a2_0                                                                                                       ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_24_i_a2_i_a2_0_cZ~_DUP_COMB                                                                                          ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un37_s_instr_category_0_a2_1_a3_0_a2_1                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un37_s_instr_category_0_a2_1_a3_0_a2_1_cZ~_DUP_COMB                                                                              ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un7558_s_instr_category_0_a2_0_a2_s                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un14433_s_instr_category_1_91_i_a2_1_0                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2377_i_0_a2_s                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un7186_s_instr_category_i_i_a3_1_s                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un7186_s_instr_category_i_i_a3_1_s_cZ~_DUP_COMB                                                                                  ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un7186_s_instr_category_i_i_a3_1_s                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un781_s_instr_category_1_0_a2_2_0                                                                                            ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|NoName_un1_un781_s_instr_category_1_0_a2_2_0~_DUP_COMB                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un781_s_instr_category_1_0_a2_2_0                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_instr_category_7_i_a6_0_1                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un7186_s_instr_category_i_i_a3_1                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_39_i_a2_i_a2                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2                                                                                ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2_cZ~_DUP_COMB                                                                   ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un611_s_instr_category_2_0_a2_0_0_a2_i                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2435_i_i_o2                                                                                                                    ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2435_i_i_o2_cZ~_DUP_COMB                                                                                                       ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2435_i_i_o2                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_a3_1_0                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_a3_1_0                                                                                                       ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_a3_1_0_cZ~_DUP_COMB_10                                                                                       ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2446_i_i_o2                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2442_i_i_o2                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2399_i_i_o2                                                                                                                    ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2399_i_i_o2_cZ~_DUP_COMB                                                                                                       ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2399_i_i_o2                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1251_s_instr_category_0_a2_0_i_o3_i_o2                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1251_s_instr_category_0_a2_0_i_o3_i_o2_cZ~_DUP_COMB                                                                            ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1251_s_instr_category_0_a2_0_i_o3_i_o2                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1251_s_instr_category_0_a2_0_i_o3_i_o2_cZ~_DUP_COMB_2                                                                          ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1251_s_instr_category_0_a2_0_i_o3_i_o2                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1251_s_instr_category_0_a2_0_i_o3_i_o2_cZ~_DUP_COMB_4                                                                          ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1251_s_instr_category_0_a2_0_i_o3_i_o2                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1251_s_instr_category_0_a2_0_i_o3_i_o2_cZ~_DUP_COMB_6                                                                          ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1251_s_instr_category_0_a2_0_i_o3_i_o2                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1251_s_instr_category_0_a2_0_i_o3_i_o2                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1251_s_instr_category_0_a2_0_i_o3_i_o2_cZ~_DUP_COMB_8                                                                          ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un2025_s_instr_category_0_a2_1_0_a2                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2397_i_i_o2                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2413_i_i_o2                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; d_m6_0_a3_a                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|mux_vab:mux2|w_result234w~10                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_4__Z~0                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_4__Z~0                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_7__Z~0                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_7__Z~0                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_3__Z~0                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_3__Z~0                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intpre2_o_0_Z~0                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intpre2_o_0_Z~0                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5__Z~0                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5__Z~0                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_2__Z~0                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_2__Z~0                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_ff0_0_Z~0                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_ff0_0_Z~0                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_6__Z~0                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_6__Z~0                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_1__Z~0                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_1__Z~0                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_trans_Z~0                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_trans_Z~0                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int1_h3_i_0__Z~0                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int1_h3_i_0__Z~0                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_0__Z~0                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_0__Z~0                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_tf0_h2_0__Z~0                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_tf0_h2_0__Z~0                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int0_h3_i_0__Z~0                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int0_h3_i_0__Z~0                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_0__Z~0                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_0__Z~0                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[5]~0                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[2]~2                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_6__Z~_DUP_COMB                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_5_~_DUP_COMB                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_1__Z~_DUP_COMB                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0]~3COMB_DUP_COMB                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_3__Z~_DUP_COMB                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_0_~_DUP_COMB                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_2__Z~_DUP_COMB                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_1__Z~_DUP_COMB                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_6__Z~_DUP_COMB                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p_multiplexer_un1_adr_mux_i_8_0_a5_i~_DUP_COMB                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_2_4_~_DUP_COMB                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2_cZ~_DUP_COMB                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_7__Z~_DUP_COMB                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_o2_3_1_~_DUP_COMB                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|NoName_un1_un781_s_instr_category_1_0_a6_0_4_s_0~_DUP_COMB                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1251_s_instr_category_0_a2_0_i_o3_i_o2_cZ~_DUP_COMB                                                                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2399_i_i_o2_cZ~_DUP_COMB                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_1__Z~_DUP_COMB                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un131_state_0_a2_4~_DUP_COMB                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_1_~_DUP_COMB                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a2_12_1_4_~_DUP_COMB                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5__Z~_DUP_COMB                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_4__Z~_DUP_COMB                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_2__Z~_DUP_COMB                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_6__Z~_DUP_COMB                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_2_~_DUP_COMB                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_89_cZ~_DUP_COMB                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_0__Z~_DUP_COMB                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_o2_8_0_1_~_DUP_COMB_6                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_5_m6_i_1~_DUP_COMB_12                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_a3_1_0_cZ~_DUP_COMB_10                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_3_0_~_DUP_COMB_2                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|command_o_3_~_DUP_COMB_14                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_2_~_DUP_COMB_2                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_o2_a_0_~_DUP_COMB                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_4_~_DUP_COMB                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a2_0_1_cZ~_DUP_COMB                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_0_~_DUP_COMB                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_0_~_DUP_COMB_4                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_0_a2_1_c_0_1_~_DUP_COMB                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_1_~_DUP_COMB_18                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_2_4_~_DUP_COMB_2                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_44_i_o3_i_a2_cZ~_DUP_COMB_2                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_46_0_a2_cZ~_DUP_COMB                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_2__Z~_DUP_COMB_6                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_a2_7_1_3_~_DUP_COMB_2                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_1__Z~_DUP_NODE_24_DUP_COMB                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt_0_0__Z~_DUP_NODE_DUP_COMB                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_55_i_o3_i_a2_cZ~_DUP_COMB_6                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un37_s_instr_category_0_a2_1_a3_0_a2_1_cZ~_DUP_COMB                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_iv_0_a2_3_0_~_DUP_COMB_2                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_24_i_a2_i_a2_0_cZ~_DUP_COMB                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_3_4_4_~_DUP_COMB_4                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_2_0_~_DUP_COMB_8                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p_multiplexer_un1_adr_mux_i_9_0_a2_0~_DUP_COMB_10                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un3_s_ieip_0_a4_cZ~_DUP_COMB                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un131_state_0_a2_4_2~_DUP_COMB_2                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p_write_ram_sp23_i_0_o5_1_i_a2~_DUP_COMB_4                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_3__Z~0                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_3__Z~0                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_tf1_h2_0__Z~0                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_tf1_h2_0__Z~0                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_6__Z~0                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_6__Z~0                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_7__Z~0                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_7__Z~0                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_2__Z~0                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_2__Z~0                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_3__Z~0                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_3__Z~0                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_0__Z~0                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_0__Z~0                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_1__Z~0                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_1__Z~0                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_7__Z~0                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_7__Z~0                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_4__Z~0                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_4__Z~0                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_5__Z~0                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_5__Z~0                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_t1ff2_Z~0                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_t1ff2_Z~0                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_4__Z~0                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_4__Z~0                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxm13_ff1_Z~0                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxm13_ff1_Z~0                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_1__Z~0                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_1__Z~0                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_2__Z~0                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_2__Z~0                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_5__Z~0                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_5__Z~0                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ti_h2_0__Z~0                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ti_h2_0__Z~0                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ri_h2_0__Z~0                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ri_h2_0__Z~0                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_6__Z~0                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_6__Z~0                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_t0ff2_Z~0                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_t0ff2_Z~0                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_a_7_~0                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_a_7_~0                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_1~0                                                                                                                       ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_1__Z~_DUP_COMB                                                                                                            ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_1~1                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un145_state_0_a2~0                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un145_state_0_a2~0                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_5~0                                                                                                                       ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_5__Z~_DUP_COMB                                                                                                            ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_6~0                                                                                                                       ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_6__Z~_DUP_COMB                                                                                                            ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt_0_0__Z~_DUP_COMB                                                                                                            ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt_0_0__Z~_DUP_NODE_DUP_COMB                                                                                                   ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un145_state_0_a2~1                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un145_state_0_a2~1                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state_o_1~0                                                                                                                      ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state_o_1__Z~_DUP_COMB                                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state_o_2~0                                                                                                                      ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state_o_2__Z~_DUP_COMB                                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state_o_3~0                                                                                                                      ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state_o_3__Z~_DUP_COMB                                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state_o_1~1                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_1_2_~0                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_1_2_~0                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[6]~10                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m29_a_cZ~0                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m29_a_cZ~0                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0]~3                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txm13_ff1_Z~0                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txm13_ff1_Z~0                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[4]~1                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state_o_2__Z~_DUP_COMB                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4]~46                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_4__Z~_DUP_COMB                                                                                                          ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4]~46                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_4__Z~_DUP_COMB_3                                                                                                        ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b1[3]~1                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[5]~0                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_3__Z~_DUP_COMB_38                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[5]~0                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[6]~0                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[6]~1                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[1]~0                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[6]~1                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[4]~1                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[4]~2                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[3]~0                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_1__Z~_DUP_COMB_25                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_1__Z~_DUP_NODE_24_DUP_COMB                                                                                                  ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[6]~2                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[6]~2                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_4__Z~_DUP_COMB_3                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_3__Z~_DUP_COMB_19                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2_6__Z~0                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[7]~0                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[7]~0                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_6__Z~_DUP_COMB_4                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_1__Z~_DUP_COMB                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_0~0                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_0~0                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b1[7]~2                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b1[2]~3                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[0]~1                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[3]~3                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[3]~3                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0_3__Z~0                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_4~0                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_1~0                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_1~0                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0]~3COMB_DUP_COMB_274                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_3~0                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_3~0                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel_4__Z~0                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[4]~2                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b1[4]~4                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[4]~0                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[4]~0                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[7]~3                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[1]~4                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[2]~5                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[0]~1                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[0]~2                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[0]~1                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon_0__Z~0                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel_0__Z~0                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[0]~4                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[0]~4                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0_0__Z~0                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[3]~2                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[3]~3                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[3]~2                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon_3__Z~0                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel_3__Z~0                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[5]~1                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[5]~1                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel_5__Z~0                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[5]~6                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b1[5]~5                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph_5~0                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[5]~3                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[6]~2                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[6]~2                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel_6__Z~0                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[6]~7                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod_0_6~0                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph_6~0                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[6]~4                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[7]~5                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[7]~4                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[7]~3                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel_7__Z~0                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel_7__Z~0                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel[4]~2                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel[4]~2                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel_4__Z~0                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b1[4]~0                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[4]~2                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[4]~4                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[7]~5                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[7]~5                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0_7__Z~0                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[1]~6                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[1]~5                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[1]~5                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel_1__Z~0                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon_1__Z~0                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[1]~6                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[1]~6                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0_1__Z~0                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[2]~7                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[2]~6                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[2]~6                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon_2__Z~0                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel_2__Z~0                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[2]~7                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[2]~7                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0_2__Z~0                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b1[0]~6                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b1[6]~0                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[7]~17                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_2~0                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_2~0                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[5]~20                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_b11_0_a5_0_3_cZ~_DUP_COMB                                                                                          ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0]~21                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0]~21                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_b14_0_o5_cZ~_DUP_COMB                                                                                              ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|all_wt_en_o_0__Z~_DUP_COMB_2                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|address_reg_a[0]~1                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[5]~35                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_5__Z~_DUP_COMB                                                                                                          ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[6]~26                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4]~48                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[2]~31                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_b14_0_a5_cZ~0                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_b14_0_a5_cZ~0                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m38_0_a5_0_cZ~0                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m38_0_a5_0_cZ~0                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|address_reg_b[0]~2                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[6]~38                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_6__Z~_DUP_COMB                                                                                                          ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[6]~38                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_6__Z~_DUP_COMB_2                                                                                                        ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[6]~38                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_6__Z~_DUP_COMB_4                                                                                                        ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[7]~39                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m38_0_a5_0_3_cZ~0                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m38_0_a5_0_3_cZ~0                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[7]~44                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m38_0_2_0_cZ~0                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m38_0_2_0_cZ~0                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[7]~50                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_7__Z~_DUP_COMB                                                                                                          ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[3]~51                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_3__Z~_DUP_COMB                                                                                                          ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[3]~51                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_3__Z~_DUP_COMB_2                                                                                                        ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[3]~51                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_3__Z~_DUP_COMB_19                                                                                                       ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[7]~52                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0]~53                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0]~3COMB_DUP_COMB                                                                                                       ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0]~53                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0]~3COMB_DUP_COMB_271                                                                                                   ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0]~53                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0]~3COMB_DUP_COMB_274                                                                                                   ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0]~53                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[1]~42                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_1__Z~_DUP_COMB                                                                                                          ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[1]~42                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_1__Z~_DUP_COMB_2                                                                                                        ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[1]~42                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[1]~42                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_1__Z~_DUP_COMB_5                                                                                                        ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[2]~45                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[2]~45                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_2__Z~_DUP_COMB                                                                                                          ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_7~0                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_5~0                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_4~0                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b1[1]~7                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[1]~6                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel_1__Z~0                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b1[1]~6                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[1]~1                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod_0_2~0                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[2]~7                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel_2__Z~0                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b1[2]~7                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[2]~7                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[0]~2                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[3]~3                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_1~0                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_2~0                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_3~0                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[2]~4                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod_0_4~0                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod_0_5~0                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_0~0                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_0~0                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod_0_0~0                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod_0_1~0                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_7~0                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intpre2_o~0                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intpre2_o~0                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|inthigh_o~0                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|inthigh_o~0                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip_2~0                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip_2~0                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intlow_o~0                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip[3]~0                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip[3]~0                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip_0~0                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip_0~0                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip_4~0                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip_4~0                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[0]~32                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip[5]~1                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip[5]~1                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel[5]~3                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel[5]~3                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel_5__Z~1                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[2]~33                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[2]~33                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip[6]~2                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip[6]~2                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[1]~34                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[1]~34                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13[5]~77                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13[5]~77                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13_5__Z~1                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9[5]~33                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9[5]~33                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9_5__Z~1                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12[5]~49                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[5]~33                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[5]~33                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8_5__Z~2                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13[6]~78                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9[6]~34                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12[6]~50                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12[6]~50                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12_6__Z~2                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[6]~34                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11[4]~153                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[4]~113                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[4]~113                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3_4__Z~2                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[4]~67                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_4__Z~2                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1[4]~33                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[4]~35                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8_4__Z~1                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0[4]~19                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6[4]~133                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[4]~33                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_4__Z~1                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11[0]~154                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11[0]~154                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11_0__Z~1                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[0]~114                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[0]~114                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3_0__Z~1                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_10[0]~137                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_10[0]~137                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_10_0__Z~1                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2[0]~138                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2[0]~138                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_0__Z~1                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7[3]~133                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7[3]~133                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7_3__Z~1                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[3]~115                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[3]~115                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3_3__Z~1                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6[3]~134                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6[3]~134                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6_3__Z~1                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2[3]~139                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2[3]~139                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_3__Z~1                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[5]~34                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[5]~34                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_5__Z~2                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0[5]~20                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0_5__Z~2                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2[6]~140                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0[6]~21                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[6]~68                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1[6]~34                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13[2]~79                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9[2]~35                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[2]~69                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[2]~69                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_2__Z~2                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1[2]~35                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[0]~70                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[0]~70                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_0__Z~2                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1[0]~36                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[0]~35                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0[0]~22                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[3]~36                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0[3]~23                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[3]~71                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_3__Z~2                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1[3]~37                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1_3__Z~1                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12[2]~51                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12[2]~51                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[2]~37                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[2]~36                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0[2]~24                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[7]~72                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[7]~72                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_7__Z~2                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1[7]~38                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13[7]~80                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9[7]~36                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6[7]~135                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6[7]~135                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6_7__Z~1                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2[7]~141                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2[7]~141                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_7__Z~1                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[7]~37                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0[7]~25                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12[1]~52                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12[1]~52                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[1]~38                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[1]~38                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0[1]~26                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[1]~73                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_1__Z~1                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1[1]~39                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1_1__Z~1                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7[1]~134                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7[1]~134                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7_1__Z~1                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[1]~116                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[1]~116                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3_1__Z~1                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[0]~3                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel_0__Z~0                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b1[0]~1                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[0]~3                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod_0_3~0                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[3]~4                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel_3__Z~0                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b1[3]~2                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[3]~4                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[3]~4                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b1[5]~3                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[5]~5                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[5]~7                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b1[6]~4                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[6]~7                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod_0_7~0                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[7]~5                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel_7__Z~0                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b1[7]~5                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[7]~6                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph_7~0                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph_7~0                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_6~0                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_4__Z~_DUP_COMB                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_0_~_DUP_COMB_2                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_3__Z~_DUP_COMB_2                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_o2_3_1_~_DUP_COMB_2                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a4_0_cZ~_DUP_COMB                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_1__Z~_DUP_COMB_13                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_6__Z~_DUP_COMB_2                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_0_iv_0_a2_5_1_~_DUP_COMB                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_4__Z~_DUP_COMB_13                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_3__Z~_DUP_COMB                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_6__Z~_DUP_COMB_13                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2435_i_i_o2_cZ~_DUP_COMB                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_5__Z~_DUP_COMB                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5__Z~_DUP_COMB_13                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_4__Z~_DUP_COMB                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_1__Z~_DUP_COMB_2                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_58_0_a2_cZ~_DUP_COMB                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_0_iv_0_a2_8_0_~_DUP_COMB                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_2__Z~_DUP_COMB_2                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_1_~_DUP_COMB                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2386_i_i_o2_0~_DUP_COMB                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_0_iv_0_a2_0_0_3_~_DUP_COMB                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_1_~_DUP_COMB_2                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_3_3_4_~_DUP_COMB                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a4_cZ~_DUP_COMB                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un7186_s_instr_category_i_i_a3_1_s_cZ~_DUP_COMB                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1251_s_instr_category_0_a2_0_i_o3_i_o2_cZ~_DUP_COMB_2                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_1_~_DUP_COMB_10                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5__Z~_DUP_COMB_21                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a4_0_a_5_~_DUP_COMB                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_2__Z~_DUP_COMB_2                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_1_~_DUP_COMB_8                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_3_~_DUP_COMB                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_0_4_~_DUP_COMB                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_1__Z~_DUP_COMB_19                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_1_~_DUP_COMB_4                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_2_0_~_DUP_COMB_4                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a4_cZ~_DUP_COMB_4                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_3__Z~_DUP_COMB_15                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un131_state_0_a2_4~_DUP_COMB_2                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[7]~97                                                                                                                   ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[7]~99                                                                                                                   ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[2]~101                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[2]~103                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_7__Z~5                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_3_0_~1                                                                                                                            ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_4__Z~3                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_4__Z~5                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_4__Z~7                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_52_i_cZ~1                                                                                                        ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_2_a_4_~1                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_result_1_2_~5                                       ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_result_1_2_~7                                       ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_10_sub_1_1_~1                                                                                              ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_a2_1_0_~1                                                                                                                               ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_58_3_0_a3_0_a2_cZ~1                                                                                              ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_58_3_0_a3_0_a2_cZ~3                                                                                              ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_0_0_~1                                                                                                                                ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_7_0_~1                                                                                                            ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_7_0_~3                                                                                                            ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_368_cZ~1                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28_2_~1                                                                                                               ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28_2_~3                                                                                                               ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28_2_~5                                                                                                               ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28_2_~9                                                                                                               ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_10_cZ~1                                                                                                          ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_10_cZ~3                                                                                                          ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_iv_0_a2_0_~1                                                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_112_0_a2_a_cZ~1                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_373_s_cZ~1                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_0_iv_0_o2_0_0_~1                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_0_iv_0_o2_0_0_~3                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_82_i_i_a2_cZ~9                                                                                                   ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_82_i_i_a2_cZ~11                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_82_i_i_a2_cZ~13                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_96~_DUP_COMB_2                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un4_s_intblock_0_0~_DUP_COMB_5                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1251_s_instr_category_0_a2_0_i_o3_i_o2_cZ~_DUP_COMB_6                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_1_~_DUP_COMB_2                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_2_~_DUP_COMB                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_1_4_~_DUP_COMB                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_1__Z~_DUP_COMB                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt_0_1__Z~_DUP_COMB                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_2_0_~_DUP_COMB_2                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a4_cZ~_DUP_COMB_2                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a4_0_5_~_DUP_COMB                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_3__Z~_DUP_COMB_13                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un88_s_instr_category_0_a2_0_a3_cZ~_DUP_COMB                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_3_cZ~_DUP_COMB                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_1_~_DUP_COMB_8                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_4__Z~_DUP_COMB_19                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5__Z~_DUP_COMB_19                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_2__Z~_DUP_COMB                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_1_~_DUP_COMB_6                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_1__Z~_DUP_COMB_17                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_11_0_o2_0_a2_1_~_DUP_COMB                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a2_12_1_4_~_DUP_COMB_2                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_1_~_DUP_COMB_6                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_3_0_~_DUP_COMB                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_6__Z~_DUP_COMB_15                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_4__Z~_DUP_COMB_17                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1251_s_instr_category_0_a2_0_i_o3_i_o2_cZ~_DUP_COMB_4                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_2__Z~_DUP_COMB_13                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un4_s_intblock_0_0~_DUP_COMB_3                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_7__Z~_DUP_COMB                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5__Z~_DUP_COMB_17                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_3_a_0_~_DUP_COMB                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0]~3COMB_DUP_COMB_271                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_12_0_cZ~_DUP_COMB                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_1_~_DUP_COMB_4                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_38_3_i_o3_0_i_a3_cZ~_DUP_COMB                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_3__Z~_DUP_COMB                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_4_~_DUP_COMB                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a2_10_4_~_DUP_COMB                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_4__Z~_DUP_COMB_4                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_1_~_DUP_COMB                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_5__Z~_DUP_COMB_4                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_96~_DUP_COMB                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a2_4_~_DUP_COMB                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_55_i_o4_i_a2_cZ~_DUP_COMB                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_7__Z~_DUP_COMB_4                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|gen_greater_one_p_addsub_ov_v_result_2_bnc2~_DUP_COMB ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_1_10_0_3_~_DUP_COMB                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_41_0_a2_cZ~_DUP_COMB                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p_multiplexer_un1_adr_mux_i_9_0_a2_0~_DUP_COMB                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_2_a_0_~_DUP_COMB                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_1_~_DUP_COMB_12                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5__Z~_DUP_COMB_23                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_2__Z~_DUP_COMB_4                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_1_~_DUP_COMB_10                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un131_state_0_a2_5~_DUP_COMB                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_1_~_DUP_COMB_6                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a4_cZ~_DUP_COMB_6                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_3_4_4_~_DUP_COMB                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_1_~_DUP_COMB_8                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a4_cZ~_DUP_COMB_8                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_4_1_~_DUP_COMB                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_1_~_DUP_COMB_12                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_0__Z~_DUP_COMB_4                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_6__Z~_DUP_COMB_2                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_1_~_DUP_COMB_4                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_2_a_4_~_DUP_COMB                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_6__Z~_DUP_COMB_4                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_5__Z~_DUP_COMB_2                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_1__Z~_DUP_COMB_4                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_3__Z~_DUP_COMB_4                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_2__Z~_DUP_COMB_4                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_4__Z~_DUP_COMB_2                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5__Z~_DUP_COMB_15                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_4__Z~_DUP_COMB_15                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_3_0_~_DUP_COMB                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_3_0_~_DUP_COMB                                                                                                                    ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_3_0_~_DUP_NODE_DUP_COMB                                                                                                           ; COMBOUT          ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_1_~_DUP_COMB_2                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un4_s_intblock_0_0~_DUP_COMB                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_133_0_a2_0_a2_1_cZ~_DUP_COMB                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_2_0_~_DUP_COMB                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_0_~_DUP_COMB                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_1__Z~_DUP_COMB_2                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_1__Z~_DUP_COMB_15                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_3__Z~_DUP_COMB_2                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_7_~_DUP_COMB                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_7__Z~_DUP_COMB_2                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_0_iv_0_a2_8_0_~_DUP_COMB_2                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un131_state_0_a2_4_2~_DUP_COMB                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|NoName_un1_un781_s_instr_category_1_0_a2_2_0~_DUP_COMB                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adrx_mux_o_0_a2_0_a3_1_i_o2_1_~_DUP_COMB                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_4_i_2_cZ~_DUP_COMB                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_0__Z~_DUP_COMB_2                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un131_state_0_a2_4_2_a~3                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un131_state_0_a2_4_2_a~5                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_47_0_o4_0_cZ~1                                                                                                   ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_47_0_o4_0_cZ~3                                                                                                   ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|gen_greater_one_p_addsub_ov_v_result_2_c3_a~1         ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|gen_greater_one_p_addsub_ov_v_result_2_c3_a~3         ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|gen_greater_one_p_addsub_ov_v_result_2_c3_a~5         ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o4_0_0_a_5_~1                                                                                                   ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_11_2_~1                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|NoName_un1_un1251_s_instr_category~3                                                                                             ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|NoName_un1_un1251_s_instr_category~5                                                                                             ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_61_0_a3_0_a2_cZ~1                                                                                                ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_61_0_a3_0_a2_cZ~3                                                                                                ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_o2_8_a_3_~1                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0_3_~1                                                                                                           ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0_3_~3                                                                                                           ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un11741_s_instr_category_0_a3_cZ~1                                                                                               ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_4_~3                                                                                                            ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28_1_~11                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28_1_~13                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28_1_~15                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28_1_~19                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adrx_mux_o_0_a2_0_a3_1_i_o2_1_~3                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adrx_mux_o_0_a2_0_a3_1_i_o2_1_~5                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_60~1                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3_3__Z~1                                                                                                                   ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3_3__Z~3                                                                                                                   ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|NoName_un1_s_instr_category_5_1~1                                                                                                ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_2_0_1tt_4_m1_e_cZ~1                                                                                          ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_5_2_~1                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_5_2_~3                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_88_i_cZ~1                                                                                                        ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_88_i_cZ~3                                                                                                        ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_15_cZ~1                                                                                                          ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_15_cZ~3                                                                                                          ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3_1__Z~1                                                                                                                   ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3_1__Z~3                                                                                                                   ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_0_iv_0_a2_3_a_1_~1                                                                                                                           ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_0_iv_0_a2_3_a_1_~3                                                                                                                           ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_5_a_3_~1                                                                                                           ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_85_0_0_a2_0_cZ~1                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_85_0_0_a2_0_cZ~3                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3453_i_0_a2_cZ~1                                                                                                               ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_367_s_cZ~1                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m2_e_cZ~5                                                                                                ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m2_e_cZ~7                                                                                                ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m2_e_cZ~9                                                                                                ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m2_e_cZ~11                                                                                               ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_104_i_cZ~1                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_104_i_cZ~3                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_104_i_cZ~5                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_4__Z~9                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_4__Z~11                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_0_a2_1_c_0_1_~_DUP_COMB_2                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a2_0_1_cZ~_DUP_COMB_2                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_1_~_DUP_COMB_20                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_3_0_~_DUP_NODE_DUP_COMB                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_46_0_a2_0_s_cZ~_DUP_COMB_10                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_4_~_DUP_COMB_6                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_0_~_DUP_COMB_6                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_2_0_~_DUP_COMB_10                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2380_i_i_o2_0~_DUP_COMB_2                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1251_s_instr_category_0_a2_0_i_o3_i_o2_cZ~_DUP_COMB_8                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|NoName_N_2438_i_i_o2~_DUP_COMB_6                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_4__Z~3                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_4__Z~5                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_102_i_cZ~1                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_102_i_cZ~3                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2386_i_i_o2_0~7                                                                                                                ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2386_i_i_o2_0~9                                                                                                                ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1_3__Z~3                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1_3__Z~5                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_1_0_a_0_~1                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_1_0_a_0_~5                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_1__Z~3                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_1__Z~5                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_3__Z~4                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_3__Z~6                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[0]~109                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[0]~111                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_4__Z~4                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_4__Z~6                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_38_3_i_i_a2_cZ~1                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_38_3_i_i_a2_cZ~3                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_7_1_0_i_2_0_i_a3_cZ~1                                                                                            ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_51~1                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_51~3                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_96~3                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_psw_o_m_d_c_7_~1                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_psw_o_m_d_c_7_~3                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_3__Z~3                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_3__Z~5                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_57~1                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13_1__Z~3                                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13_1__Z~5                                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; d_m6_0_a3_a_cZ~1                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; d_m6_0_a3_a_cZ~3                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0_5__Z~4                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0_5__Z~6                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12_3__Z~3                                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12_3__Z~5                                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13_3__Z~3                                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13_3__Z~5                                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12_4__Z~4                                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12_4__Z~6                                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_3_~1                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_13_0_6_~1                                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_13_0_6_~3                                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_13_0_6_~5                                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_13_0_6_~7                                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_13_0_6_~9                                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_lresult_1_2_~1                                      ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_5_~1                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_5_~3                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_5_~5                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_5_~7                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_5_~9                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_5_~11                                                                                                                            ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_sn_m5_0~1                                                                                                                               ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_sn_m5_0~3                                                                                                                               ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_sn_m5_0~5                                                                                                                               ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_lresult_1_2_~3                                      ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_1_10_3_~1                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|p_calc_adjst_1_un33_v_cy~1                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|p_calc_adjst_1_un33_v_cy~3                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|p_calc_adjst_1_un33_v_cy~5                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_6_~1                                                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_6_~3                                                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adrx_mux_o_0_a2_0_a3_1_i_1_~1                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adrx_mux_o_0_a2_0_a3_1_i_1_~3                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un131_state_0_a2_4_2_a~1                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intblock_o_0_a_cZ~1                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intblock_o_0_a_cZ~3                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2413_i_i_o2_cZ~1                                                                                                               ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_1_~37                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p_multiplexer_un1_adr_mux_i_0_a5_i_o2~1                                                                                          ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_3_a_0_~1                                                                                                                          ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_4_~1                                                                                                            ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_result_1_2_~9                                       ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_result_1_2_~11                                      ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6_a_0_~1                                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13[5]~108                                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13[5]~110                                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13[5]~112                                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|NoName_un1_un2025_s_instr_category_0_a2_1_0_a2~1                                                                                 ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel_7__Z~2                                                                                                                      ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_m2_1_~1                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_m2_1_~3                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_m2_1_~5                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_m2_1_~7                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_0~2                                                                                                                   ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[5]~61                                                                                                                   ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[5]~63                                                                                                                   ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[5]~65                                                                                                                   ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[5]~63                                                                                                                   ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[5]~65                                                                                                                   ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[5]~67                                                                                                                   ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[3]~9                                                                                                                         ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_i_m_1_~1                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_89_cZ~5                                                                                                          ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[4]~132                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[4]~134                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[4]~136                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[4]~138                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_15_0__Z~3                                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph_7~2                                                                                                                          ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11_2__Z~4                                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12[6]~79                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12[6]~81                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_109~1                                                                                                            ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9[5]~56                                                                                                                   ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9[5]~58                                                                                                                   ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9[5]~60                                                                                                                   ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_112_0_a2_a_cZ~3                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|un9_v_tmpda1_c1_0~1                                                                                                         ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|un4_v_result_bnc2_0_0~1                               ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|un4_v_result_bnc2_0_0~3                               ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_0_iv_0_a2_8_0_~7                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_7_0_a_cZ~1                                                                                                               ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_7_0_a_cZ~3                                                                                                               ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_7_0_a_cZ~5                                                                                                               ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_7_0_a_cZ~7                                                                                                               ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_0_2_~1                                                                                                        ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_0_2_~3                                                                                                        ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9_11_~1                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9_11_~3                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9_11_~5                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_17_1_2_~1                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_17_1_2_~3                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8_4__Z~3                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8_4__Z~5                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a2_12_1_4_~9                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a2_12_1_4_~11                                                                                                   ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1_1__Z~3                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1_1__Z~5                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                      ;                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------------+---------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+------------------+
; Fitter Equations ;
+------------------+
The equations can be found in N:/design/mc8051/quartus/mc8051_top_.fit.eqn.


+----------------+
; Floorplan View ;
+----------------+
Floorplan report data cannot be output to ASCII.
Please use Quartus II to view the floorplan report data.


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in N:/design/mc8051/quartus/mc8051_top_.pin.


+--------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                            ;
+--------------------------------+-----------------------------------------------------------------------------------------+
; Resource                       ; Usage                                                                                   ;
+--------------------------------+-----------------------------------------------------------------------------------------+
; Logic cells                    ; 3,736 / 20,060 ( 18 % )                                                                 ;
; Registers                      ; 601 / 20,951 ( 2 % )                                                                    ;
; Total LABs                     ; 465 / 2,006 ( 23 % )                                                                    ;
; Logic elements in carry chains ; 176                                                                                     ;
; User inserted logic cells      ; 0                                                                                       ;
; Virtual pins                   ; 0                                                                                       ;
; I/O pins                       ; 74 / 301 ( 24 % )                                                                       ;
;     -- Clock pins              ; 1 / 2 ( 50 % )                                                                          ;
; Global signals                 ; 2                                                                                       ;
; M4Ks                           ; 49 / 64 ( 76 % )                                                                        ;
; Total memory bits              ; 197,632 / 294,912 ( 67 % )                                                              ;
; Total RAM block bits           ; 225,792 / 294,912 ( 76 % )                                                              ;
; Global clocks                  ; 2 / 8 ( 25 % )                                                                          ;
; Maximum fan-out node           ; cyclonepll:i_cyclonepll|altpll_work_mc8051_top_struc_1:altpll_component|altpll:U1|_clk0 ;
; Maximum fan-out                ; 650                                                                                     ;
; Total fan-out                  ; 15638                                                                                   ;
; Average fan-out                ; 4.05                                                                                    ;
+--------------------------------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                         ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; all_rxd_i[0] ; C13   ; 2        ; 44           ; 33           ; 0           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; all_t0_i[0]  ; V4    ; 4        ; 4            ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; all_t1_i[0]  ; W4    ; 4        ; 4            ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; clk          ; K5    ; 1        ; 0            ; 18           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; int0_i[0]    ; W3    ; 4        ; 2            ; 0            ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; int1_i[0]    ; V19   ; 3        ; 69           ; 2            ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; p0_i[0]      ; C19   ; 3        ; 69           ; 32           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; p0_i[1]      ; D19   ; 3        ; 69           ; 31           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; p0_i[2]      ; D20   ; 3        ; 69           ; 30           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; p0_i[3]      ; F17   ; 3        ; 69           ; 30           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; p0_i[4]      ; E18   ; 3        ; 69           ; 29           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; p0_i[5]      ; F16   ; 3        ; 69           ; 28           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; p0_i[6]      ; F19   ; 3        ; 69           ; 28           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; p0_i[7]      ; G16   ; 3        ; 69           ; 27           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; p1_i[0]      ; U20   ; 3        ; 69           ; 2            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; p1_i[1]      ; J19   ; 3        ; 69           ; 22           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; p1_i[2]      ; H14   ; 3        ; 69           ; 21           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; p1_i[3]      ; J17   ; 3        ; 69           ; 20           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; p1_i[4]      ; J15   ; 3        ; 69           ; 22           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; p1_i[5]      ; J20   ; 3        ; 69           ; 21           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; p1_i[6]      ; J14   ; 3        ; 69           ; 21           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; p1_i[7]      ; J18   ; 3        ; 69           ; 20           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; p2_i[0]      ; C18   ; 3        ; 69           ; 32           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; p2_i[1]      ; D18   ; 3        ; 69           ; 31           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; p2_i[2]      ; D17   ; 3        ; 69           ; 31           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; p2_i[3]      ; E17   ; 3        ; 69           ; 30           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; p2_i[4]      ; F18   ; 3        ; 69           ; 29           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; p2_i[5]      ; E19   ; 3        ; 69           ; 29           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; p2_i[6]      ; F15   ; 3        ; 69           ; 28           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; p2_i[7]      ; F20   ; 3        ; 69           ; 27           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; p3_i[0]      ; G15   ; 3        ; 69           ; 27           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; p3_i[1]      ; G20   ; 3        ; 69           ; 26           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; p3_i[2]      ; G19   ; 3        ; 69           ; 26           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; p3_i[3]      ; G14   ; 3        ; 69           ; 26           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; p3_i[4]      ; G18   ; 3        ; 69           ; 25           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; p3_i[5]      ; G17   ; 3        ; 69           ; 25           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; p3_i[6]      ; H18   ; 3        ; 69           ; 24           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; p3_i[7]      ; H17   ; 3        ; 69           ; 24           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; reset_n      ; Y4    ; 4        ; 2            ; 0            ; 0           ; 591                   ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ;
+----------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+
; all_rxd_o[0]   ; R11   ; 4        ; 38           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; all_rxdwr_o[0] ; Y9    ; 4        ; 30           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; all_txd_o[0]   ; A13   ; 2        ; 46           ; 33           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; p0_o[0]        ; W15   ; 4        ; 60           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; p0_o[1]        ; U15   ; 4        ; 58           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; p0_o[2]        ; V14   ; 4        ; 56           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; p0_o[3]        ; Y14   ; 4        ; 54           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; p0_o[4]        ; T14   ; 4        ; 52           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; p0_o[5]        ; V13   ; 4        ; 48           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; p0_o[6]        ; W13   ; 4        ; 46           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; p0_o[7]        ; R13   ; 4        ; 44           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; p1_o[0]        ; E14   ; 2        ; 52           ; 33           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; p1_o[1]        ; E13   ; 2        ; 52           ; 33           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; p1_o[2]        ; C14   ; 2        ; 48           ; 33           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; p1_o[3]        ; D14   ; 2        ; 48           ; 33           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; p1_o[4]        ; E12   ; 2        ; 42           ; 33           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; p1_o[5]        ; F12   ; 2        ; 42           ; 33           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; p1_o[6]        ; B3    ; 2        ; 2            ; 33           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; p1_o[7]        ; B14   ; 2        ; 54           ; 33           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; p2_o[0]        ; T10   ; 4        ; 32           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; p2_o[1]        ; V10   ; 4        ; 32           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; p2_o[2]        ; Y10   ; 4        ; 34           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; p2_o[3]        ; U11   ; 4        ; 36           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; p2_o[4]        ; T11   ; 4        ; 40           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; p2_o[5]        ; W8    ; 4        ; 24           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; p2_o[6]        ; V9    ; 4        ; 26           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; p2_o[7]        ; U8    ; 4        ; 22           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; p3_o[0]        ; T13   ; 4        ; 44           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; p3_o[1]        ; V12   ; 4        ; 42           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; p3_o[2]        ; U12   ; 4        ; 42           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; p3_o[3]        ; T12   ; 4        ; 40           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; p3_o[4]        ; W12   ; 4        ; 38           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; p3_o[5]        ; Y12   ; 4        ; 38           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; p3_o[6]        ; Y8    ; 4        ; 24           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; p3_o[7]        ; U9    ; 4        ; 26           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
+----------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 3 / 80 ( 3 % )   ; 3.3V          ; --           ;
; 2        ; 10 / 70 ( 14 % ) ; 3.3V          ; --           ;
; 3        ; 33 / 81 ( 40 % ) ; 3.3V          ; --           ;
; 4        ; 30 / 70 ( 42 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                   ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+
; A1       ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; A2       ;            ;          ; VCCINT         ; power  ;              ; 1.5V    ; --         ;                 ;
; A3       ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; A4       ; 310        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; A5       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ;
; A6       ; 302        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; A7       ; 298        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; A8       ; 292        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; A9       ; 288        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; A10      ; 282        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; A11      ; 275        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; A12      ; 270        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; A13      ; 264        ; 2        ; all_txd_o[0]   ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; A14      ; 258        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; A15      ; 255        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; A16      ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ;
; A17      ; 247        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; A18      ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; A19      ;            ;          ; VCCINT         ; power  ;              ; 1.5V    ; --         ;                 ;
; A20      ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; B1       ;            ;          ; VCCINT         ; power  ;              ; 1.5V    ; --         ;                 ;
; B2       ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; B3       ; 312        ; 2        ; p1_o[6]        ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; B4       ; 311        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; B5       ; 306        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; B6       ; 303        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; B7       ; 299        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; B8       ; 293        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; B9       ; 289        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; B10      ; 283        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; B11      ; 276        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; B12      ; 271        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; B13      ; 265        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; B14      ; 259        ; 2        ; p1_o[7]        ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; B15      ; 254        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; B16      ; 249        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; B17      ; 246        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; B18      ; 245        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; B19      ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; B20      ;            ;          ; VCCINT         ; power  ;              ; 1.5V    ; --         ;                 ;
; C1       ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; C2       ; 1          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; C3       ; 0          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; C4       ; 313        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; C5       ; 307        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; C6       ; 305        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; C7       ; 296        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; C8       ; 290        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; C9       ; 286        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; C10      ; 280        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; C11      ; 278        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; C12      ; 273        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; C13      ; 266        ; 2        ; all_rxd_i[0]   ; input  ; LVTTL        ;         ; Column I/O ; Y               ;
; C14      ; 262        ; 2        ; p1_o[2]        ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; C15      ; 252        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; C16      ; 248        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; C17      ; 244        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; C18      ; 243        ; 3        ; p2_i[0]        ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; C19      ; 242        ; 3        ; p0_i[0]        ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; C20      ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; D1       ; 5          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; D2       ; 3          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; D3       ; 2          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; D4       ; 4          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; D5       ; 309        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; D6       ; 308        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; D7       ; 297        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; D8       ; 291        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; D9       ; 287        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; D10      ; 279        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; D11      ; 277        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; D12      ; 272        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; D13      ; 267        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; D14      ; 263        ; 2        ; p1_o[3]        ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; D15      ; 253        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; D16      ; 250        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; D17      ; 239        ; 3        ; p2_i[2]        ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; D18      ; 241        ; 3        ; p2_i[1]        ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; D19      ; 240        ; 3        ; p0_i[1]        ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; D20      ; 238        ; 3        ; p0_i[2]        ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; E1       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ;
; E2       ; 10         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; E3       ; 9          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; E4       ; 6          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; E5       ; 7          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; E6       ; 304        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; E7       ; 300        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; E8       ; 294        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; E9       ; 285        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; E10      ; 284        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; E11      ; 274        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; E12      ; 268        ; 2        ; p1_o[4]        ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; E13      ; 261        ; 2        ; p1_o[1]        ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; E14      ; 260        ; 2        ; p1_o[0]        ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; E15      ; 256        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; E16      ; 251        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; E17      ; 237        ; 3        ; p2_i[3]        ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; E18      ; 234        ; 3        ; p0_i[4]        ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; E19      ; 233        ; 3        ; p2_i[5]        ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; E20      ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ;
; F1       ; 14         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; F2       ; 13         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; F3       ; 8          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; F4       ; 11         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; F5       ; 12         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; F6       ; 15         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; F7       ; 301        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; F8       ; 295        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; F9       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ;
; F10      ; 281        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; F11      ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ;
; F12      ; 269        ; 2        ; p1_o[5]        ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; F13      ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ;
; F14      ; 257        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; F15      ; 231        ; 3        ; p2_i[6]        ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; F16      ; 232        ; 3        ; p0_i[5]        ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; F17      ; 236        ; 3        ; p0_i[3]        ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; F18      ; 235        ; 3        ; p2_i[4]        ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; F19      ; 230        ; 3        ; p0_i[6]        ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; F20      ; 229        ; 3        ; p2_i[7]        ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; G1       ; 17         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; G2       ; 18         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; G3       ; 21         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; G4       ; 22         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; G5       ; 16         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; G6       ; 19         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; G7       ; 20         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; G8       ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; G9       ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; G10      ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; G11      ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; G12      ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; G13      ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; G14      ; 224        ; 3        ; p3_i[3]        ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; G15      ; 227        ; 3        ; p3_i[0]        ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; G16      ; 228        ; 3        ; p0_i[7]        ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; G17      ; 221        ; 3        ; p3_i[5]        ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; G18      ; 222        ; 3        ; p3_i[4]        ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; G19      ; 225        ; 3        ; p3_i[2]        ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; G20      ; 226        ; 3        ; p3_i[1]        ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; H1       ; 24         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; H2       ; 25         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; H3       ; 26         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; H4       ; 27         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; H5       ; 30         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; H6       ; 31         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; H7       ; 23         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; H8       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ;
; H9       ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; H10      ;            ;          ; VCCINT         ; power  ;              ; 1.5V    ; --         ;                 ;
; H11      ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; H12      ;            ;          ; VCCINT         ; power  ;              ; 1.5V    ; --         ;                 ;
; H13      ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ;
; H14      ; 211        ; 3        ; p1_i[2]        ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; H15      ; 223        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; H16      ; 220        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; H17      ; 218        ; 3        ; p3_i[7]        ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; H18      ; 219        ; 3        ; p3_i[6]        ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; H19      ; 217        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; H20      ; 216        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; J1       ; 28         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; J2       ; 29         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; J3       ; 32         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; J4       ; 33         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; J5       ; 34         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; J6       ; 35         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; J7       ; 36         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; J8       ; 37         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; J9       ;            ;          ; VCCINT         ; power  ;              ; 1.5V    ; --         ;                 ;
; J10      ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; J11      ;            ;          ; VCCINT         ; power  ;              ; 1.5V    ; --         ;                 ;
; J12      ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; J13      ; 205        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; J14      ; 210        ; 3        ; p1_i[6]        ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; J15      ; 214        ; 3        ; p1_i[4]        ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; J16      ; 215        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; J17      ; 209        ; 3        ; p1_i[3]        ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; J18      ; 208        ; 3        ; p1_i[7]        ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; J19      ; 213        ; 3        ; p1_i[1]        ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; J20      ; 212        ; 3        ; p1_i[5]        ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; K1       ; 40         ; 1        ; ^nCONFIG       ;        ;              ;         ; --         ;                 ;
; K2       ; 38         ; 1        ; *~nCSO/nCSO~   ; output ; LVTTL        ;         ; Row I/O    ; N               ;
; K3       ; 39         ; 1        ; ^DATA0         ; input  ;              ;         ; --         ;                 ;
; K4       ;            ; 1        ; VCCA_PLL1      ; power  ;              ; 1.5V    ; --         ;                 ;
; K5       ; 41         ; 1        ; clk            ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; K6       ; 42         ; 1        ; GND+           ;        ;              ;         ; Row I/O    ;                 ;
; K7       ;            ; 1        ; GNDA_PLL1      ; gnd    ;              ;         ; --         ;                 ;
; K8       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ;
; K9       ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; K10      ;            ;          ; VCCINT         ; power  ;              ; 1.5V    ; --         ;                 ;
; K11      ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; K12      ;            ;          ; VCCINT         ; power  ;              ; 1.5V    ; --         ;                 ;
; K13      ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ;
; K14      ; 201        ; 3        ; GND+           ;        ;              ;         ; Row I/O    ;                 ;
; K15      ; 207        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; K16      ; 206        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; K17      ;            ; 1        ; VCCA_PLL2      ; power  ;              ; 1.5V    ; --         ;                 ;
; K18      ; 203        ; 3        ; #TDI           ; input  ;              ;         ; --         ;                 ;
; K19      ; 204        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; K20      ;            ; 1        ; GNDA_PLL2      ; gnd    ;              ;         ; --         ;                 ;
; L1       ; 45         ; 1        ; ^MSEL0         ;        ;              ;         ; --         ;                 ;
; L2       ; 43         ; 1        ; ^nCEO          ;        ;              ;         ; --         ;                 ;
; L3       ; 47         ; 1        ; ^DCLK          ; bidir  ;              ;         ; --         ;                 ;
; L4       ; 48         ; 1        ; *~ASDO/ASDO~   ; output ; LVTTL        ;         ; Row I/O    ; N               ;
; L5       ; 44         ; 1        ; ^nCE           ;        ;              ;         ; --         ;                 ;
; L6       ; 46         ; 1        ; ^MSEL1         ;        ;              ;         ; --         ;                 ;
; L7       ;            ; 1        ; GNDG_PLL1      ; gnd    ;              ;         ; --         ;                 ;
; L8       ; 49         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; L9       ;            ;          ; VCCINT         ; power  ;              ; 1.5V    ; --         ;                 ;
; L10      ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; L11      ;            ;          ; VCCINT         ; power  ;              ; 1.5V    ; --         ;                 ;
; L12      ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; L13      ; 195        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; L14      ; 202        ; 3        ; GND+           ;        ;              ;         ; Row I/O    ;                 ;
; L15      ;            ; 1        ; GNDG_PLL2      ; gnd    ;              ;         ; --         ;                 ;
; L16      ; 199        ; 3        ; #TMS           ; input  ;              ;         ; --         ;                 ;
; L17      ; 197        ; 3        ; ^nSTATUS       ;        ;              ;         ; --         ;                 ;
; L18      ; 196        ; 3        ; ^CONF_DONE     ;        ;              ;         ; --         ;                 ;
; L19      ; 198        ; 3        ; #TCK           ; input  ;              ;         ; --         ;                 ;
; L20      ; 200        ; 3        ; #TDO           ; output ;              ;         ; --         ;                 ;
; M1       ; 52         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; M2       ; 51         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; M3       ; 56         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; M4       ; 55         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; M5       ; 53         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; M6       ; 54         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; M7       ; 57         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; M8       ; 50         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; M9       ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; M10      ;            ;          ; VCCINT         ; power  ;              ; 1.5V    ; --         ;                 ;
; M11      ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; M12      ;            ;          ; VCCINT         ; power  ;              ; 1.5V    ; --         ;                 ;
; M13      ; 194        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; M14      ; 193        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; M15      ; 189        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; M16      ; 190        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; M17      ; 188        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; M18      ; 187        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; M19      ; 192        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; M20      ; 191        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; N1       ; 59         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; N2       ; 60         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; N3       ; 62         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; N4       ; 61         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; N5       ; 63         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; N6       ; 58         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; N7       ; 64         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; N8       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ;
; N9       ;            ;          ; VCCINT         ; power  ;              ; 1.5V    ; --         ;                 ;
; N10      ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; N11      ;            ;          ; VCCINT         ; power  ;              ; 1.5V    ; --         ;                 ;
; N12      ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; N13      ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ;
; N14      ; 180        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; N15      ; 186        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; N16      ; 185        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; N17      ; 182        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; N18      ; 181        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; N19      ; 183        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; N20      ; 184        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; P1       ; 67         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; P2       ; 66         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; P3       ; 70         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; P4       ; 71         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; P5       ; 69         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; P6       ; 68         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; P7       ; 65         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; P8       ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; P9       ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; P10      ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; P11      ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; P12      ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; P13      ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; P14      ; 173        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; P15      ; 177        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; P16      ; 176        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; P17      ; 175        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; P18      ; 174        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; P19      ; 178        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; P20      ; 179        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; R1       ; 72         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; R2       ; 73         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; R3       ; 76         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; R4       ; 77         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; R5       ; 75         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; R6       ; 74         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; R7       ; 103        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; R8       ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ;
; R9       ; 114        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; R10      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ;
; R11      ; 126        ; 4        ; all_rxd_o[0]   ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; R12      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ;
; R13      ; 134        ; 4        ; p0_o[7]        ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; R14      ; 139        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; R15      ; 172        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; R16      ; 167        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; R17      ; 170        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; R18      ; 171        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; R19      ; 168        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; R20      ; 169        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; T1       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ;
; T2       ; 79         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; T3       ; 80         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; T4       ; 78         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; T5       ; 91         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; T6       ; 95         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; T7       ; 96         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; T8       ; 104        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; T9       ; 113        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; T10      ; 117        ; 4        ; p2_o[0]        ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; T11      ; 129        ; 4        ; p2_o[4]        ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; T12      ; 130        ; 4        ; p3_o[3]        ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; T13      ; 133        ; 4        ; p3_o[0]        ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; T14      ; 140        ; 4        ; p0_o[4]        ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; T15      ; 149        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; T16      ; 150        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; T17      ; 166        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; T18      ; 164        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; T19      ; 165        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; T20      ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ;
; U1       ; 81         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; U2       ; 83         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; U3       ; 84         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; U4       ; 82         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; U5       ; 92         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; U6       ; 99         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; U7       ; 106        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; U8       ; 108        ; 4        ; p2_o[7]        ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; U9       ; 111        ; 4        ; p3_o[7]        ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; U10      ; 118        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; U11      ; 123        ; 4        ; p2_o[3]        ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; U12      ; 131        ; 4        ; p3_o[2]        ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; U13      ; 137        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; U14      ; 143        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; U15      ; 146        ; 4        ; p0_o[1]        ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; U16      ; 154        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; U17      ; 163        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; U18      ; 161        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; U19      ; 162        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; U20      ; 160        ; 3        ; p1_i[0]        ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; V1       ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; V2       ; 85         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; V3       ; 86         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; V4       ; 89         ; 4        ; all_t0_i[0]    ; input  ; LVTTL        ;         ; Column I/O ; Y               ;
; V5       ; 93         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; V6       ; 100        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; V7       ; 105        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; V8       ; 107        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; V9       ; 112        ; 4        ; p2_o[6]        ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; V10      ; 119        ; 4        ; p2_o[1]        ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; V11      ; 122        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; V12      ; 132        ; 4        ; p3_o[1]        ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; V13      ; 138        ; 4        ; p0_o[5]        ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; V14      ; 144        ; 4        ; p0_o[2]        ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; V15      ; 145        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; V16      ; 152        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; V17      ; 153        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; V18      ; 158        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; V19      ; 159        ; 3        ; int1_i[0]      ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; V20      ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; W1       ;            ;          ; VCCINT         ; power  ;              ; 1.5V    ; --         ;                 ;
; W2       ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; W3       ; 87         ; 4        ; int0_i[0]      ; input  ; LVTTL        ;         ; Column I/O ; Y               ;
; W4       ; 90         ; 4        ; all_t1_i[0]    ; input  ; LVTTL        ;         ; Column I/O ; Y               ;
; W5       ; 94         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; W6       ; 97         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; W7       ; 101        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; W8       ; 109        ; 4        ; p2_o[5]        ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; W9       ; 116        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; W10      ; 120        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; W11      ; 124        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; W12      ; 128        ; 4        ; p3_o[4]        ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; W13      ; 136        ; 4        ; p0_o[6]        ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; W14      ; 141        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; W15      ; 148        ; 4        ; p0_o[0]        ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; W16      ; 151        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; W17      ; 156        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; W18      ; 157        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; W19      ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; W20      ;            ;          ; VCCINT         ; power  ;              ; 1.5V    ; --         ;                 ;
; Y1       ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; Y2       ;            ;          ; VCCINT         ; power  ;              ; 1.5V    ; --         ;                 ;
; Y3       ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; Y4       ; 88         ; 4        ; reset_n        ; input  ; LVTTL        ;         ; Column I/O ; Y               ;
; Y5       ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ;
; Y6       ; 98         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; Y7       ; 102        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; Y8       ; 110        ; 4        ; p3_o[6]        ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; Y9       ; 115        ; 4        ; all_rxdwr_o[0] ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; Y10      ; 121        ; 4        ; p2_o[2]        ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; Y11      ; 125        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; Y12      ; 127        ; 4        ; p3_o[5]        ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; Y13      ; 135        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; Y14      ; 142        ; 4        ; p0_o[3]        ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; Y15      ; 147        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; Y16      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ;
; Y17      ; 155        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; Y18      ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
; Y19      ;            ;          ; VCCINT         ; power  ;              ; 1.5V    ; --         ;                 ;
; Y20      ;            ; 1        ; GND            ; gnd    ;              ;         ; --         ;                 ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                         ;
+-----------------------------+---------------------------------------------------------------------------------------+
; Name                        ; cyclonepll:i_cyclonepll|altpll_work_mc8051_top_struc_1:altpll_component|altpll:U1|pll ;
+-----------------------------+---------------------------------------------------------------------------------------+
; PLL type                    ; -                                                                                     ;
; Scan chain                  ; None                                                                                  ;
; PLL mode                    ; Normal                                                                                ;
; Feedback source             ; --                                                                                    ;
; Compensate clock            ; clock0                                                                                ;
; Switchover on loss of clock ; --                                                                                    ;
; Switchover counter          ; --                                                                                    ;
; Primary clock               ; --                                                                                    ;
; Input frequency 0           ; 50.0 MHz                                                                              ;
; Input frequency 1           ; --                                                                                    ;
; Nominal VCO frequency       ; 500.0 MHz                                                                             ;
; Freq min lock               ; 49.09 MHz                                                                             ;
; Freq max lock               ; 100.0 MHz                                                                             ;
; Clock Offset                ; 0 ps                                                                                  ;
; M VCO Tap                   ; 0                                                                                     ;
; M Initial                   ; 1                                                                                     ;
; M value                     ; 10                                                                                    ;
; N value                     ; 1                                                                                     ;
; M counter delay             ; --                                                                                    ;
; N counter delay             ; --                                                                                    ;
; M2 value                    ; --                                                                                    ;
; N2 value                    ; --                                                                                    ;
; SS counter                  ; --                                                                                    ;
; Downspread                  ; --                                                                                    ;
; Spread frequency            ; --                                                                                    ;
; Charge pump current         ; --                                                                                    ;
; Loop filter resistance      ; --                                                                                    ;
; Loop filter capacitance     ; --                                                                                    ;
; Freq zero                   ; --                                                                                    ;
; Bandwidth                   ; --                                                                                    ;
; Freq pole                   ; --                                                                                    ;
; enable0 counter             ; --                                                                                    ;
; enable1 counter             ; --                                                                                    ;
; Real time reconfigurable    ; --                                                                                    ;
; Scan chain MIF file         ; --                                                                                    ;
; PLL location                ; PLL_1                                                                                 ;
+-----------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+-------+------------+---------+---------------+---------------+------------+---------+---------+
; Name                                                                                    ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Delay ; Duty Cycle ; Counter ; Counter Delay ; Counter Value ; High / Low ; Initial ; VCO Tap ;
+-----------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+-------+------------+---------+---------------+---------------+------------+---------+---------+
; cyclonepll:i_cyclonepll|altpll_work_mc8051_top_struc_1:altpll_component|altpll:U1|_clk0 ; clock0       ; 5    ; 16  ; 15.63 MHz        ; 0 (0 ps)    ; 0 ps  ; 50/50      ; G1      ; --            ; 32            ; 16/16 Even ; 1       ; 0       ;
+-----------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+-------+------------+---------+---------------+---------------+------------+---------+---------+


+------------------------------------------------------------------+
; Output Pin Load For Reported TCO                                 ;
+---------------------+-------+------------------------------------+
; I/O Standard        ; Load  ; Termination Resistance             ;
+---------------------+-------+------------------------------------+
; LVTTL               ; 10 pF ; Not Available                      ;
; LVCMOS              ; 10 pF ; Not Available                      ;
; 2.5 V               ; 10 pF ; Not Available                      ;
; 1.8 V               ; 10 pF ; Not Available                      ;
; 1.5 V               ; 10 pF ; Not Available                      ;
; SSTL-3 Class I      ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-3 Class II     ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class I      ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II     ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential SSTL-2 ; 30 pF ; (See SSTL-2)                       ;
; 3.3-V PCI           ; 10 pF ; 25 Ohm                             ;
; LVDS                ; 4 pF  ; 100 Ohm                            ;
; RSDS                ; 0 pF  ; 100 Ohm                            ;
+---------------------+-------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                                                                       ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Full Hierarchy Name                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |mc8051_top                                                                                      ; 3736 (49)   ; 601          ; 197632      ; 74   ; 0            ; 3135 (49)    ; 60 (0)            ; 541 (0)          ; 176 (0)         ; |mc8051_top                                                                                                                                                                ;
;    |cyclonepll:i_cyclonepll|                                                                     ; 0 (0)       ; 0            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|cyclonepll:i_cyclonepll                                                                                                                                        ;
;       |altpll_work_mc8051_top_struc_1:altpll_component|                                          ; 0 (0)       ; 0            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|cyclonepll:i_cyclonepll|altpll_work_mc8051_top_struc_1:altpll_component                                                                                        ;
;          |altpll:U1|                                                                             ; 0 (0)       ; 0            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|cyclonepll:i_cyclonepll|altpll_work_mc8051_top_struc_1:altpll_component|altpll:U1                                                                              ;
;    |mc8051_chipsel:i_mc8051_chipsel|                                                             ; 4 (4)       ; 0            ; 0           ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|mc8051_chipsel:i_mc8051_chipsel                                                                                                                                ;
;    |mc8051_core:i_mc8051_core|                                                                   ; 3647 (0)    ; 590          ; 0           ; 0    ; 0            ; 3057 (0)     ; 60 (0)            ; 530 (0)          ; 176 (0)         ; |mc8051_top|mc8051_core:i_mc8051_core                                                                                                                                      ;
;       |mc8051_alu:i_mc8051_alu|                                                                  ; 295 (0)     ; 0            ; 0           ; 0    ; 0            ; 295 (0)      ; 0 (0)             ; 0 (0)            ; 21 (0)          ; |mc8051_top|mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu                                                                                                              ;
;          |addsub_core:i_addsub_core|                                                             ; 38 (0)      ; 0            ; 0           ; 0    ; 0            ; 38 (0)       ; 0 (0)             ; 0 (0)            ; 12 (0)          ; |mc8051_top|mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core                                                                                    ;
;             |addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|   ; 13 (13)     ; 0            ; 0           ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; 12 (12)         ; |mc8051_top|mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy   ;
;             |addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy| ; 25 (25)     ; 0            ; 0           ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy ;
;          |alucore:i_alucore|                                                                     ; 49 (49)     ; 0            ; 0           ; 0    ; 0            ; 49 (49)      ; 0 (0)             ; 0 (0)            ; 9 (9)           ; |mc8051_top|mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore                                                                                            ;
;          |alumux:i_alumux|                                                                       ; 192 (192)   ; 0            ; 0           ; 0    ; 0            ; 192 (192)    ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux                                                                                              ;
;          |dcml_adjust:gen_dcml_adj_i_dcml_adjust|                                                ; 16 (16)     ; 0            ; 0           ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust                                                                       ;
;       |mc8051_control:i_mc8051_control|                                                          ; 3034 (0)    ; 481          ; 0           ; 0    ; 0            ; 2553 (0)     ; 51 (0)            ; 430 (0)          ; 111 (0)         ; |mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control                                                                                                      ;
;          |control_fsm:i_control_fsm|                                                             ; 842 (842)   ; 3            ; 0           ; 0    ; 0            ; 839 (839)    ; 0 (0)             ; 3 (3)            ; 0 (0)           ; |mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm                                                                            ;
;          |control_mem:i_control_mem|                                                             ; 2192 (2192) ; 478          ; 0           ; 0    ; 0            ; 1714 (1714)  ; 51 (51)           ; 427 (427)        ; 111 (111)       ; |mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem                                                                            ;
;       |mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|                                                 ; 198 (198)   ; 63           ; 0           ; 0    ; 0            ; 135 (135)    ; 4 (4)             ; 59 (59)          ; 12 (12)         ; |mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu                                                                                             ;
;       |mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|                                        ; 120 (120)   ; 46           ; 0           ; 0    ; 0            ; 74 (74)      ; 5 (5)             ; 41 (41)          ; 32 (32)         ; |mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr                                                                                    ;
;    |mc8051_datamux:i_mc8051_datamux|                                                             ; 8 (8)       ; 8            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; |mc8051_top|mc8051_datamux:i_mc8051_datamux                                                                                                                                ;
;    |mc8051_pram:i_mc8051_pram|                                                                   ; 11 (0)      ; 1            ; 65536       ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 1 (0)            ; 0 (0)           ; |mc8051_top|mc8051_pram:i_mc8051_pram                                                                                                                                      ;
;       |altsyncram:altsyncram_component|                                                          ; 11 (0)      ; 1            ; 65536       ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 1 (0)            ; 0 (0)           ; |mc8051_top|mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component                                                                                                      ;
;          |altsyncram_07c1:auto_generated|                                                        ; 11 (1)      ; 1            ; 65536       ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 1 (1)            ; 0 (0)           ; |mc8051_top|mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated                                                                       ;
;             |decode_fga:decode2|                                                                 ; 2 (2)       ; 0            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|decode_fga:decode2                                                    ;
;             |mux_vab:mux3|                                                                       ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|mux_vab:mux3                                                          ;
;    |mc8051_ram:i_mc8051_ram|                                                                     ; 0 (0)       ; 0            ; 1024        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|mc8051_ram:i_mc8051_ram                                                                                                                                        ;
;       |altsyncram:altsyncram_component|                                                          ; 0 (0)       ; 0            ; 1024        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component                                                                                                        ;
;          |altsyncram_ldv:auto_generated|                                                         ; 0 (0)       ; 0            ; 1024        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_ldv:auto_generated                                                                          ;
;    |mc8051_ramx:i_mc8051_ramx|                                                                   ; 8 (0)       ; 1            ; 65536       ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 1 (0)            ; 0 (0)           ; |mc8051_top|mc8051_ramx:i_mc8051_ramx                                                                                                                                      ;
;       |altsyncram:altsyncram_component|                                                          ; 8 (0)       ; 1            ; 65536       ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 1 (0)            ; 0 (0)           ; |mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component                                                                                                      ;
;          |altsyncram_rgv:auto_generated|                                                         ; 8 (1)       ; 1            ; 65536       ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; |mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated                                                                        ;
;             |mux_vab:mux2|                                                                       ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|mux_vab:mux2                                                           ;
;    |mc8051_rom:i_mc8051_rom|                                                                     ; 9 (0)       ; 1            ; 65536       ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 1 (0)            ; 0 (0)           ; |mc8051_top|mc8051_rom:i_mc8051_rom                                                                                                                                        ;
;       |altsyncram:altsyncram_component|                                                          ; 9 (0)       ; 1            ; 65536       ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 1 (0)            ; 0 (0)           ; |mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component                                                                                                        ;
;          |altsyncram_gdp:auto_generated|                                                         ; 9 (1)       ; 1            ; 65536       ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; |mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated                                                                          ;
;             |mux_vab:mux2|                                                                       ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|mux_vab:mux2                                                             ;
+--------------------------------------------------------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                     ;
+----------------+----------+---------------+---------------+-----------------------+-----+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+----------------+----------+---------------+---------------+-----------------------+-----+
; p0_o[0]        ; Output   ; --            ; --            ; --                    ; --  ;
; p0_o[1]        ; Output   ; --            ; --            ; --                    ; --  ;
; p0_o[2]        ; Output   ; --            ; --            ; --                    ; --  ;
; p0_o[3]        ; Output   ; --            ; --            ; --                    ; --  ;
; p0_o[4]        ; Output   ; --            ; --            ; --                    ; --  ;
; p0_o[5]        ; Output   ; --            ; --            ; --                    ; --  ;
; p0_o[6]        ; Output   ; --            ; --            ; --                    ; --  ;
; p0_o[7]        ; Output   ; --            ; --            ; --                    ; --  ;
; p1_o[0]        ; Output   ; --            ; --            ; --                    ; --  ;
; p1_o[1]        ; Output   ; --            ; --            ; --                    ; --  ;
; p1_o[2]        ; Output   ; --            ; --            ; --                    ; --  ;
; p1_o[3]        ; Output   ; --            ; --            ; --                    ; --  ;
; p1_o[4]        ; Output   ; --            ; --            ; --                    ; --  ;
; p1_o[5]        ; Output   ; --            ; --            ; --                    ; --  ;
; p1_o[6]        ; Output   ; --            ; --            ; --                    ; --  ;
; p1_o[7]        ; Output   ; --            ; --            ; --                    ; --  ;
; p2_o[0]        ; Output   ; --            ; --            ; --                    ; --  ;
; p2_o[1]        ; Output   ; --            ; --            ; --                    ; --  ;
; p2_o[2]        ; Output   ; --            ; --            ; --                    ; --  ;
; p2_o[3]        ; Output   ; --            ; --            ; --                    ; --  ;
; p2_o[4]        ; Output   ; --            ; --            ; --                    ; --  ;
; p2_o[5]        ; Output   ; --            ; --            ; --                    ; --  ;
; p2_o[6]        ; Output   ; --            ; --            ; --                    ; --  ;
; p2_o[7]        ; Output   ; --            ; --            ; --                    ; --  ;
; p3_o[0]        ; Output   ; --            ; --            ; --                    ; --  ;
; p3_o[1]        ; Output   ; --            ; --            ; --                    ; --  ;
; p3_o[2]        ; Output   ; --            ; --            ; --                    ; --  ;
; p3_o[3]        ; Output   ; --            ; --            ; --                    ; --  ;
; p3_o[4]        ; Output   ; --            ; --            ; --                    ; --  ;
; p3_o[5]        ; Output   ; --            ; --            ; --                    ; --  ;
; p3_o[6]        ; Output   ; --            ; --            ; --                    ; --  ;
; p3_o[7]        ; Output   ; --            ; --            ; --                    ; --  ;
; all_rxd_o[0]   ; Output   ; --            ; --            ; --                    ; --  ;
; all_txd_o[0]   ; Output   ; --            ; --            ; --                    ; --  ;
; all_rxdwr_o[0] ; Output   ; --            ; --            ; --                    ; --  ;
; reset_n        ; Input    ; ON            ; OFF           ; --                    ; --  ;
; clk            ; Input    ; --            ; --            ; --                    ; --  ;
; p3_i[4]        ; Input    ; OFF           ; ON            ; --                    ; --  ;
; p2_i[4]        ; Input    ; ON            ; ON            ; --                    ; --  ;
; p3_i[5]        ; Input    ; ON            ; ON            ; --                    ; --  ;
; p2_i[5]        ; Input    ; ON            ; ON            ; --                    ; --  ;
; p0_i[7]        ; Input    ; ON            ; ON            ; --                    ; --  ;
; p0_i[6]        ; Input    ; OFF           ; ON            ; --                    ; --  ;
; p3_i[7]        ; Input    ; OFF           ; ON            ; --                    ; --  ;
; p1_i[7]        ; Input    ; OFF           ; ON            ; --                    ; --  ;
; p3_i[3]        ; Input    ; ON            ; ON            ; --                    ; --  ;
; p1_i[3]        ; Input    ; ON            ; ON            ; --                    ; --  ;
; all_rxd_i[0]   ; Input    ; ON            ; ON            ; --                    ; --  ;
; p3_i[6]        ; Input    ; OFF           ; ON            ; --                    ; --  ;
; p2_i[6]        ; Input    ; OFF           ; ON            ; --                    ; --  ;
; int1_i[0]      ; Input    ; ON            ; ON            ; --                    ; --  ;
; p1_i[4]        ; Input    ; ON            ; ON            ; --                    ; --  ;
; p1_i[5]        ; Input    ; ON            ; ON            ; --                    ; --  ;
; p0_i[5]        ; Input    ; ON            ; ON            ; --                    ; --  ;
; p0_i[4]        ; Input    ; ON            ; ON            ; --                    ; --  ;
; p0_i[3]        ; Input    ; ON            ; ON            ; --                    ; --  ;
; p0_i[2]        ; Input    ; ON            ; ON            ; --                    ; --  ;
; p1_i[6]        ; Input    ; ON            ; ON            ; --                    ; --  ;
; p3_i[2]        ; Input    ; ON            ; ON            ; --                    ; --  ;
; p1_i[2]        ; Input    ; ON            ; ON            ; --                    ; --  ;
; p3_i[1]        ; Input    ; ON            ; ON            ; --                    ; --  ;
; p1_i[1]        ; Input    ; ON            ; ON            ; --                    ; --  ;
; p2_i[7]        ; Input    ; ON            ; ON            ; --                    ; --  ;
; p1_i[0]        ; Input    ; OFF           ; ON            ; --                    ; --  ;
; p0_i[0]        ; Input    ; OFF           ; ON            ; --                    ; --  ;
; p3_i[0]        ; Input    ; ON            ; ON            ; --                    ; --  ;
; p2_i[0]        ; Input    ; OFF           ; ON            ; --                    ; --  ;
; p2_i[3]        ; Input    ; ON            ; ON            ; --                    ; --  ;
; int0_i[0]      ; Input    ; OFF           ; ON            ; --                    ; --  ;
; p0_i[1]        ; Input    ; ON            ; ON            ; --                    ; --  ;
; p2_i[1]        ; Input    ; OFF           ; ON            ; --                    ; --  ;
; p2_i[2]        ; Input    ; ON            ; ON            ; --                    ; --  ;
; all_t1_i[0]    ; Input    ; ON            ; ON            ; --                    ; --  ;
; all_t0_i[0]    ; Input    ; OFF           ; ON            ; --                    ; --  ;
+----------------+----------+---------------+---------------+-----------------------+-----+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                        ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; reset_n_in                                                                                                                 ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_i_0__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_i_1__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_i_2__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_i_3__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_i_4__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_i_5__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_i_6__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_i_7__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1_i_0__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1_i_1__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1_i_2__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1_i_3__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1_i_4__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1_i_5__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1_i_6__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1_i_7__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p2_i_0__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p2_i_1__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p2_i_2__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p2_i_3__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p2_i_4__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p2_i_5__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p2_i_6__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p2_i_7__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_0__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_1__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_2__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_3__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_4__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_5__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_6__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i_7__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|rxd_o_i_Z                                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|txd_o_i_Z                                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|rxdwr_o_0_Z                                      ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_0__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_1__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_2__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_3__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_4__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_5__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_6__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_smodreg_0__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh_1__Z                                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_7__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_6__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt_0_0__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|all_trans_o_0__Z                ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_state_2__Z                                ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_state_0__Z                                ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_state_3__Z                                ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_state_1__Z                                ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt_0_1__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|all_wt_en_o_0__Z                ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_0__Z                         ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_9__Z                         ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc_1__Z                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_10__Z                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc_2__Z                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_11__Z                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc_3__Z                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc_4__Z                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc_5__Z                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc_6__Z                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc_7__Z                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh_2__Z                                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_done_0_Z                                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txpre_count_0__Z                               ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txpre_count_3__Z                               ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txpre_count_1__Z                               ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txpre_count_2__Z                               ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txm13_ff0_Z                                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4__Z                         ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_4__Z                      ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_i_0_0__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_3__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_3__Z                         ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_5__Z                         ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_6__Z                         ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc_0__Z                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_0__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_8__Z                         ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state_o_i_4__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_helpb_Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_7__Z                      ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state_o_0__Z                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_1__Z                         ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_4__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_12__Z                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_4__Z                         ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_5__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_13__Z                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_5__Z                         ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_6__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_14__Z                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_6__Z                         ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_7__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_15__Z                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_7__Z                         ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txpre_count_4__Z                               ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state_2__Z                                ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state_0__Z                                ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state_3__Z                                ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state_1__Z                                ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_i_0_1__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_i_2__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_2__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_3__Z                      ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intblock_o_0_Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_8__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_3__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state_o_0_3__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_1__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_2__Z                         ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_2__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_3__Z                         ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_3__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_12__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_13__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_14__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_15__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh_3__Z                                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txpre_count_5__Z                               ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_7__Z                         ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_5__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_1__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_9__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_10__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_11__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|tf1_o_0_Z                               ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b_4__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b_5__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip_1__Z                         ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_7__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_6__Z                      ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int1_h3_i_0__Z                ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip_7__Z                         ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rb8_0_Z                                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b_6__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh_4__Z                                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxm13_ff0_Z                                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_4__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p3_i_4__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p2_i_4__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_buf_4__Z                                  ; 1                 ; OFF     ;
;      - mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_ldv:auto_generated|ram_block1a4                  ; 0                 ; ON      ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p3_i_5__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p2_i_5__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_5__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_buf_5__Z                                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_1__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_0__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_tf0_h2_0__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int0_h3_i_0__Z                ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int1_h2_i_0_0__Z              ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_2__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_3__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_2__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_6__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0_i_7__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0_i_6__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p3_i_7__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p1_i_7__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p3_i_3__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p1_i_3__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxd_ff0_Z                                      ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxd_ff1_Z                                      ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxd_ff2_Z                                      ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p3_i_6__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p2_i_6__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_buf_6__Z                                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_int1_sync_Z                           ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_6__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_7__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_5__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxpre_count_5__Z                               ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxpre_count_1__Z                               ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxpre_count_0__Z                               ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxpre_count_3__Z                               ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_det_ff1_Z                                      ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_det_ff0_Z                                      ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p1_i_4__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_4__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_4__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_sh_5__Z                                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_sh_4__Z                                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_buf_0__Z                                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_0__Z                      ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_0__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_buf_3__Z                                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b_3__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_3__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p1_i_5__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_5__Z                      ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_5__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_sh_6__Z                                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_tf0_h1_0__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int0_h2_i_0_0__Z              ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_0__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int1_h1_i_0_0__Z              ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_4__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0_i_5__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0_i_4__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0_i_3__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0_i_2__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p1_i_6__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p3_i_2__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p1_i_2__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p3_i_1__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p1_i_1__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_2__Z                      ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b_7__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p2_i_7__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel_6__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_6__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_sh_7__Z                                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_buf_7__Z                                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_7__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh_5__Z                                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_2__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_3__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_0__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_1__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_7__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_4__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_5__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_pre_count_1__Z                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_pre_count_3__Z                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_pre_count_0__Z                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_pre_count_2__Z                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_t1ff2_Z                               ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_1__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_2__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_4__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxpre_count_4__Z                               ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxpre_count_2__Z                               ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_3__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_3__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_buf_1__Z                                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_1__Z                      ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_1__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_buf_2__Z                                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_2__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_sh_1__Z                                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_sh_0__Z                                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p1_i_0__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0_i_0__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_0__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p3_i_0__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p2_i_0__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_sh_3__Z                                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_2__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p2_i_3__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_5__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_15_5__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11_5__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_14_5__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_10_5__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ti_h2_0__Z                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ri_h2_0__Z                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|tf0_o_0_Z                               ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int0_h1_i_0_0__Z              ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0_i_1__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p2_i_1__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7_5__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3_5__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6_5__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_14_7__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_10_7__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12_7__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_6__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_6__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_15_6__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11_6__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_14_6__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_10_6__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_7__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_t1ff1_Z                               ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_0__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_15_4__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7_4__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13_4__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9_4__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_10_4__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_4__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_14_4__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12_4__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_sh_2__Z                                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_1__Z                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p2_i_2__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_15_0__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7_0__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_14_0__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6_0__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_15_3__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11_3__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_14_3__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_10_3__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_5__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ti_h1_0__Z                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ri_h1_0__Z                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_5__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1_5__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_10_1__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_14_1__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6_1__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13_1__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9_1__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_15_1__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8_7__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12_3__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_3__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13_3__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7_7__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3_7__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_15_7__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11_7__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7_6__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13_0__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6_6__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_6__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3_6__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh_6__Z                                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_t1ff0_Z                               ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_t0ff2_Z                               ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_15_2__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11_2__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7_2__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3_2__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9_0__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12_0__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8_0__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9_3__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_done_0_Z                                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_1__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11_1__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_14_2__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6_2__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_10_2__Z                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_2__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_t0ff1_Z                               ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh_7__Z                                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_t0ff0_Z                               ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh_8__Z                                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh_9__Z                                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh_10__Z                                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_1__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_6__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_4__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_2__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_3__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_7__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_0__Z                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxm13_ff1_Z                                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_int0_sync_Z                           ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_tf1_h2_0__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txm13_ff1_Z                                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_trans_Z                                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_ff0_0_Z                                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m11_cZ            ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_0__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_1__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un145_state_0_a2_2      ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_4__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_5__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_6__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_7__Z                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un145_state_0_a2_a      ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state_o_1__Z                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state_o_2__Z                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state_o_3__Z                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|p_state_un100_s_intblock        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p_readram_un52_s_preadr_4       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m38_0_a5_1_0_cZ   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_b11_0_a5_0_3_cZ   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_b14_0_o5_cZ       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_b11_0_2_cZ        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m7_0_a5_cZ        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_b14_0_a5_a_cZ     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m38_0_a5_0_a_cZ   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_5__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_6__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m38_0_a5_0_3_a_cZ ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_1__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m38_0_2_0_a_cZ    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_2__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_4__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m26_0_a_cZ        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_7__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_3__Z                   ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m16_i_3_cZ        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0]~3COMB               ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[5]~0                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b1[6]~0                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_2~0                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[4]~1                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b1[3]~1                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[5]~0                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[5]~0                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[6]~0                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[6]~1                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[1]~0                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[6]~1                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[4]~1                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[4]~2                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[3]~0                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[6]~2                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[7]~0                         ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_0~0                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b1[7]~2                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b1[2]~3                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[0]~1                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[3]~3                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_4~0                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_1~0                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_3~0                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel_4__Z~0                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[4]~2                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b1[4]~4                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[4]~0                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[4]~0                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[7]~3                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[1]~4                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[2]~5                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[0]~1                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[0]~2                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[0]~1                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon_0__Z~0                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel_0__Z~0                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[0]~4                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[3]~2                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[3]~3                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[3]~2                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon_3__Z~0                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel_3__Z~0                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[5]~1                         ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel_5__Z~0                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[5]~6                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b1[5]~5                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph_5~0                         ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[5]~3                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[6]~2                         ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel_6__Z~0                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[6]~7                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod_0_6~0                      ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph_6~0                         ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[6]~4                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[7]~5                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[7]~4                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[7]~3                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel_7__Z~0                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel[4]~2                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b1[4]~0                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[4]~2                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[4]~4                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[7]~5                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[1]~6                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[1]~5                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[1]~5                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel_1__Z~0                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon_1__Z~0                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[1]~6                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[2]~7                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[2]~6                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[2]~6                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon_2__Z~0                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel_2__Z~0                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[2]~7                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b1[0]~6                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[0]~3                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel_0__Z~0                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b1[0]~1                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[0]~3                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod_0_3~0                      ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[3]~4                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel_3__Z~0                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b1[3]~2                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[3]~4                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b1[5]~3                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[5]~5                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[5]~7                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b1[6]~4                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[6]~7                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod_0_7~0                      ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[7]~5                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel_7__Z~0                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b1[7]~5                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[7]~6                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph_7~0                         ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_6~0                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_7~0                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_5~0                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_4~0                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b1[1]~7                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[1]~6                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel_1__Z~0                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b1[1]~6                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[1]~1                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod_0_2~0                      ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[2]~7                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel_2__Z~0                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b1[2]~7                    ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[2]~7                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[0]~2                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[3]~3                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_1~0                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_2~0                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_3~0                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[2]~4                        ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod_0_4~0                      ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod_0_5~0                      ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_0~0                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod_0_0~0                      ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod_0_1~0                      ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_7~0                      ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intpre2_o~0                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|inthigh_o~0                     ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip_2~0                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intlow_o~0                      ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip[3]~0                         ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip_0~0                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip_4~0                          ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[0]~32                         ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip[5]~1                         ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel[5]~3                       ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[2]~33                         ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip[6]~2                         ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[1]~34                         ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13[5]~77                 ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9[5]~33                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12[5]~49                 ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[5]~33                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13[6]~78                 ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9[6]~34                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12[6]~50                 ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[6]~34                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11[4]~153                ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[4]~113                 ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[4]~67                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1[4]~33                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[4]~35                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0[4]~19                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6[4]~133                 ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[4]~33                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11[0]~154                ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[0]~114                 ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_10[0]~137                ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2[0]~138                 ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7[3]~133                 ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[3]~115                 ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6[3]~134                 ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2[3]~139                 ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[5]~34                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0[5]~20                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2[6]~140                 ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0[6]~21                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[6]~68                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1[6]~34                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13[2]~79                 ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9[2]~35                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[2]~69                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1[2]~35                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[0]~70                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1[0]~36                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[0]~35                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0[0]~22                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[3]~36                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0[3]~23                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[3]~71                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1[3]~37                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12[2]~51                 ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[2]~37                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[2]~36                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0[2]~24                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[7]~72                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1[7]~38                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13[7]~80                 ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9[7]~36                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6[7]~135                 ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2[7]~141                 ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[7]~37                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0[7]~25                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12[1]~52                 ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[1]~38                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[1]~38                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0[1]~26                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[1]~73                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1[1]~39                  ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7[1]~134                 ; 1                 ; OFF     ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[1]~116                 ; 1                 ; OFF     ;
; clk_in                                                                                                                     ;                   ;         ;
; p3_i_in_4_                                                                                                                 ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p3_i_4__Z                     ; 1                 ; ON      ;
; p2_i_in_4_                                                                                                                 ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p2_i_4__Z                     ; 0                 ; ON      ;
; p3_i_in_5_                                                                                                                 ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p3_i_5__Z                     ; 0                 ; ON      ;
; p2_i_in_5_                                                                                                                 ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p2_i_5__Z                     ; 0                 ; ON      ;
; p0_i_in_7_                                                                                                                 ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0_i_7__Z                     ; 0                 ; ON      ;
; p0_i_in_6_                                                                                                                 ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0_i_6__Z                     ; 1                 ; ON      ;
; p3_i_in_7_                                                                                                                 ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p3_i_7__Z                     ; 1                 ; ON      ;
; p1_i_in_7_                                                                                                                 ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p1_i_7__Z                     ; 1                 ; ON      ;
; p3_i_in_3_                                                                                                                 ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p3_i_3__Z                     ; 0                 ; ON      ;
; p1_i_in_3_                                                                                                                 ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p1_i_3__Z                     ; 0                 ; ON      ;
; all_rxd_i_in_0_                                                                                                            ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxd_ff0_Z                                      ; 0                 ; ON      ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_det_ff0_Z                                      ; 0                 ; ON      ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_buf_7__Z                                  ; 0                 ; ON      ;
;      - mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_sh_59_iv_0_o3_1_7_                        ; 0                 ; ON      ;
; p3_i_in_6_                                                                                                                 ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p3_i_6__Z                     ; 1                 ; ON      ;
; p2_i_in_6_                                                                                                                 ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p2_i_6__Z                     ; 1                 ; ON      ;
; int1_i_in_0_                                                                                                               ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_int1_sync_Z                           ; 0                 ; ON      ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int1_h1_i_0_0__Z              ; 0                 ; ON      ;
; p1_i_in_4_                                                                                                                 ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p1_i_4__Z                     ; 0                 ; ON      ;
; p1_i_in_5_                                                                                                                 ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p1_i_5__Z                     ; 0                 ; ON      ;
; p0_i_in_5_                                                                                                                 ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0_i_5__Z                     ; 0                 ; ON      ;
; p0_i_in_4_                                                                                                                 ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0_i_4__Z                     ; 0                 ; ON      ;
; p0_i_in_3_                                                                                                                 ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0_i_3__Z                     ; 0                 ; ON      ;
; p0_i_in_2_                                                                                                                 ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0_i_2__Z                     ; 0                 ; ON      ;
; p1_i_in_6_                                                                                                                 ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p1_i_6__Z                     ; 0                 ; ON      ;
; p3_i_in_2_                                                                                                                 ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p3_i_2__Z                     ; 0                 ; ON      ;
; p1_i_in_2_                                                                                                                 ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p1_i_2__Z                     ; 0                 ; ON      ;
; p3_i_in_1_                                                                                                                 ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p3_i_1__Z                     ; 0                 ; ON      ;
; p1_i_in_1_                                                                                                                 ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p1_i_1__Z                     ; 0                 ; ON      ;
; p2_i_in_7_                                                                                                                 ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p2_i_7__Z                     ; 0                 ; ON      ;
; p1_i_in_0_                                                                                                                 ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p1_i_0__Z                     ; 1                 ; ON      ;
; p0_i_in_0_                                                                                                                 ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0_i_0__Z                     ; 1                 ; ON      ;
; p3_i_in_0_                                                                                                                 ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p3_i_0__Z                     ; 0                 ; ON      ;
; p2_i_in_0_                                                                                                                 ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p2_i_0__Z                     ; 1                 ; ON      ;
; p2_i_in_3_                                                                                                                 ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p2_i_3__Z                     ; 0                 ; ON      ;
; int0_i_in_0_                                                                                                               ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int0_h1_i_0_0__Z              ; 1                 ; ON      ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_int0_sync_Z                           ; 1                 ; ON      ;
; p0_i_in_1_                                                                                                                 ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0_i_1__Z                     ; 0                 ; ON      ;
; p2_i_in_1_                                                                                                                 ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p2_i_1__Z                     ; 1                 ; ON      ;
; p2_i_in_2_                                                                                                                 ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p2_i_2__Z                     ; 0                 ; ON      ;
; all_t1_i_in_0_                                                                                                             ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_t1ff0_Z                               ; 0                 ; ON      ;
; all_t0_i_in_0_                                                                                                             ;                   ;         ;
;      - mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_t0ff0_Z                               ; 1                 ; ON      ;
+----------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------+---------------+---------+----------------------------+--------+----------------------+------------------+
; Name                                                                                                                   ; Location      ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ;
+------------------------------------------------------------------------------------------------------------------------+---------------+---------+----------------------------+--------+----------------------+------------------+
; clk                                                                                                                    ; PIN_K5        ; 1       ; Clock                      ; no     ; --                   ; --               ;
; cyclonepll:i_cyclonepll|altpll_work_mc8051_top_struc_1:altpll_component|altpll:U1|_clk0                                ; PLL_1         ; 650     ; Clock                      ; yes    ; Global clock         ; GCLK0            ;
; mc8051_chipsel:i_mc8051_chipsel|pram_en_o_0                                                                            ; LC_X36_Y19_N2 ; 17      ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_chipsel:i_mc8051_chipsel|ramx_en_o_0_a2                                                                         ; LC_X34_Y18_N9 ; 17      ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_chipsel:i_mc8051_chipsel|rom_en_o_0_a2                                                                          ; LC_X36_Y19_N8 ; 25      ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_4_0                      ; LC_X30_Y17_N6 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2197_i                           ; LC_X26_Y13_N1 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2199_i                           ; LC_X29_Y12_N1 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2203_i                           ; LC_X30_Y12_N8 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2209_i                           ; LC_X26_Y13_N3 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2240_i                           ; LC_X30_Y12_N3 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2963_i                           ; LC_X32_Y15_N9 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2964_i                           ; LC_X29_Y12_N7 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2967_i                           ; LC_X31_Y13_N4 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2968_i                           ; LC_X40_Y12_N6 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2969_i                           ; LC_X27_Y13_N6 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2970_i                           ; LC_X26_Y15_N7 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2971_i                           ; LC_X31_Y13_N6 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3152_i                           ; LC_X30_Y14_N8 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3153_i                           ; LC_X28_Y10_N4 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3155_i                           ; LC_X25_Y10_N4 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3157_i                           ; LC_X28_Y8_N9  ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3158_i                           ; LC_X26_Y15_N9 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3159_i                           ; LC_X29_Y10_N1 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3189_i                           ; LC_X31_Y16_N1 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3200_i                           ; LC_X24_Y11_N4 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3209_i                           ; LC_X28_Y10_N9 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3268_i                           ; LC_X27_Y13_N1 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4471_i                           ; LC_X34_Y7_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4481_i                           ; LC_X33_Y9_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4486_i                           ; LC_X33_Y7_N6  ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4487_i                           ; LC_X36_Y11_N6 ; 6       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4488_i                           ; LC_X37_Y9_N7  ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4489_i                           ; LC_X32_Y12_N2 ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4490_i                           ; LC_X32_Y7_N7  ; 7       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4491_i                           ; LC_X37_Y10_N1 ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4495_i                           ; LC_X34_Y9_N1  ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4500_i                           ; LC_X35_Y8_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4510_i                           ; LC_X34_Y8_N6  ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4511_i                           ; LC_X37_Y11_N1 ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4515_i                           ; LC_X35_Y11_N8 ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4516_i                           ; LC_X32_Y5_N1  ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|all_trans_o_0                      ; LC_X31_Y10_N8 ; 8       ; Sync. load                 ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|all_trans_o_0__Z~_DUP_COMB         ; LC_X31_Y10_N0 ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|all_wt_en_o_0__Z~_DUP_COMB_2       ; LC_X34_Y10_N9 ; 9       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ram_wr_o_i_i                       ; LC_X30_Y11_N8 ; 1       ; Write enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help32_i                         ; LC_X36_Y23_N4 ; 10      ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state_o_0_Z[3]                     ; LC_X32_Y25_N5 ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_104_i              ; LC_X30_Y9_N2  ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_107_i              ; LC_X28_Y14_N2 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_108_i_i_a2         ; LC_X34_Y12_N2 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_113_i              ; LC_X32_Y14_N1 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_114_0_a3           ; LC_X33_Y12_N6 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_36_0_a3_0_a2       ; LC_X35_Y12_N6 ; 5       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_44_i_i_a2          ; LC_X28_Y8_N6  ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_47_0_o4_0          ; LC_X32_Y11_N9 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_48_0_a3            ; LC_X34_Y15_N2 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_49_0_a3            ; LC_X31_Y11_N6 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_4_i                ; LC_X34_Y10_N1 ; 7       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_54_i               ; LC_X26_Y14_N2 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_55_i               ; LC_X28_Y14_N8 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_61_0_a3_0_a2       ; LC_X29_Y10_N3 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_62_0_a3_0_a2       ; LC_X33_Y14_N8 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_63_0_a3            ; LC_X35_Y14_N1 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_64_0_a3_0_a2       ; LC_X34_Y11_N1 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_66_i_i_a2          ; LC_X34_Y12_N5 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_73_0_a3            ; LC_X34_Y14_N8 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_78_i               ; LC_X30_Y14_N4 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_79_i               ; LC_X29_Y14_N6 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_82_i_i_a2          ; LC_X33_Y8_N2  ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_83_i               ; LC_X35_Y12_N1 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_88_i               ; LC_X28_Y7_N6  ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_92_0_a2            ; LC_X33_Y8_N4  ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_94_i               ; LC_X29_Y14_N9 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_95_i               ; LC_X35_Y17_N9 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_99_i               ; LC_X35_Y10_N0 ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_help16_en_i_1_i                ; LC_X40_Y22_N1 ; 16      ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_un49_sp_1_0_a5_2               ; LC_X36_Y13_N1 ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|N_2271_i                                            ; LC_X46_Y11_N2 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|N_2580_i                                            ; LC_X46_Y16_N0 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|N_2723_i                                            ; LC_X45_Y12_N8 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|N_3143_i                                            ; LC_X44_Y11_N6 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|N_3222_i                                            ; LC_X46_Y18_N6 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|N_450_i_0                                           ; LC_X43_Y17_N5 ; 6       ; Sync. load                 ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|N_4545_i                                            ; LC_X44_Y12_N5 ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_s_recv_state_12_0                               ; LC_X28_Y16_N6 ; 2       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_s_recv_state_14_0_o3                            ; LC_X44_Y17_N5 ; 3       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un18_s_mode_19_i_i_0                            ; LC_X44_Y12_N9 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_38_1_i_i_0                          ; LC_X44_Y12_N0 ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_42_0                                ; LC_X46_Y13_N4 ; 10      ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_48_0                                ; LC_X46_Y18_N0 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|N_2576_i                                   ; LC_X27_Y5_N8  ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|N_4533_i                                   ; LC_X40_Y5_N8  ; 8       ; Sync. clear                ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|N_4645_i                                   ; LC_X30_Y6_N7  ; 8       ; Sync. clear                ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_s_tf115_13                             ; LC_X42_Y7_N9  ; 8       ; Sync. load                 ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_tmod_i_31                              ; LC_X27_Y6_N5  ; 8       ; Sync. load                 ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_un24_s_pre_count                       ; LC_X26_Y5_N6  ; 3       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_un24_s_pre_count_1_0_a2                ; LC_X26_Y5_N7  ; 3       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_wt_i_7                                 ; LC_X30_Y6_N8  ; 8       ; Sync. load                 ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un2_s_tmr_ctr0_en_0_a2_0                   ; LC_X26_Y6_N0  ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un38_wt_i_0                                ; LC_X28_Y5_N8  ; 8       ; Sync. load                 ; no     ; --                   ; --               ;
; mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|decode_fga:decode2|eq_node[0] ; LC_X36_Y25_N4 ; 16      ; Write enable               ; no     ; --                   ; --               ;
; mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|decode_fga:decode2|eq_node[1] ; LC_X36_Y25_N6 ; 16      ; Write enable               ; no     ; --                   ; --               ;
; reset_n                                                                                                                ; PIN_Y4        ; 591     ; Async. clear, Clock enable ; yes    ; Global clock         ; GCLK3            ;
+------------------------------------------------------------------------------------------------------------------------+---------------+---------+----------------------------+--------+----------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                            ;
+-----------------------------------------------------------------------------------------+----------+---------+----------------------+------------------+
; Name                                                                                    ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ;
+-----------------------------------------------------------------------------------------+----------+---------+----------------------+------------------+
; cyclonepll:i_cyclonepll|altpll_work_mc8051_top_struc_1:altpll_component|altpll:U1|_clk0 ; PLL_1    ; 650     ; Global clock         ; GCLK0            ;
; reset_n                                                                                 ; PIN_Y4   ; 591     ; Global clock         ; GCLK3            ;
+-----------------------------------------------------------------------------------------+----------+---------+----------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                            ;
+------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                             ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------+---------+
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_12_0                 ; 183     ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state_o_3~0                  ; 169     ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_5__Z~_DUP_COMB      ; 150     ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv[4]                ; 139     ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt_0_0__Z~_DUP_COMB        ; 138     ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_7[3]              ; 126     ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_0          ; 120     ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un4_s_intblock_0             ; 119     ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un4_s_intblock_0_0           ; 118     ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[3]~51               ; 111     ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_0_0               ; 109     ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[1]~42               ; 106     ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt_0_1__Z~_DUP_COMB_2      ; 105     ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state_o_2~0                  ; 101     ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_2__Z~_DUP_COMB      ; 97      ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|command_o_0                  ; 96      ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr_7__Z~_DUP_COMB      ; 94      ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0]~53               ; 90      ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state_o_1~0                  ; 87      ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_2__Z~_DUP_COMB_20       ; 84      ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_7__Z~_DUP_COMB_16       ; 78      ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_2_iv_0           ; 76      ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[2]~45               ; 75      ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_6__Z~_DUP_COMB_24       ; 72      ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4]~46               ; 67      ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[5]~35               ; 66      ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5__Z~_DUP_COMB_28       ; 62      ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_0_iv_0_0         ; 61      ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_0         ; 60      ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_6                     ; 60      ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[6]~38               ; 59      ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[7]~50               ; 58      ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_4__Z~_DUP_COMB_28       ; 55      ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|command_o_3                  ; 54      ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_1          ; 52      ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_1__Z~_DUP_COMB_25       ; 51      ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_5__Z~_DUP_COMB        ; 46      ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_2_iv_0          ; 46      ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1_iv_0_0          ; 46      ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_0  ; 45      ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m6_i ; 45      ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_6__Z~_DUP_COMB_2      ; 43      ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_4__Z~_DUP_COMB        ; 43      ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_7                     ; 43      ;
; mc8051_datamux:i_mc8051_datamux|prog_data_o_7                                                                    ; 42      ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a2_0_1  ; 42      ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o[3]                     ; 41      ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2380_i_i_o2                ; 39      ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_smodreg_0__Z~_DUP_COMB     ; 38      ;
; mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_2__Z~_DUP_COMB        ; 38      ;
+------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------+------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; Implementation Bits ; M4Ks ; MIF         ; Location                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------+------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; 65536               ; 16   ; None        ; M4K_X19_Y21, M4K_X19_Y22, M4K_X19_Y13, M4K_X19_Y23, M4K_X49_Y13, M4K_X19_Y19, M4K_X19_Y16, M4K_X19_Y18, M4K_X49_Y12, M4K_X49_Y11, M4K_X19_Y17, M4K_X19_Y20, M4K_X49_Y24, M4K_X19_Y15, M4K_X19_Y14, M4K_X19_Y24 ;
; mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_ldv:auto_generated|ALTSYNCRAM    ; AUTO ; Single Port      ; 128          ; 8            ; --           ; --           ; 1024  ; 1024                ; 1    ; None        ; M4K_X19_Y11                                                                                                                                                                                                    ;
; mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port      ; 8192         ; 8            ; --           ; --           ; 65536 ; 65536               ; 16   ; None        ; M4K_X49_Y6, M4K_X49_Y8, M4K_X19_Y26, M4K_X19_Y25, M4K_X19_Y27, M4K_X19_Y28, M4K_X19_Y12, M4K_X19_Y10, M4K_X19_Y8, M4K_X19_Y9, M4K_X49_Y29, M4K_X49_Y30, M4K_X19_Y29, M4K_X19_Y30, M4K_X19_Y7, M4K_X49_Y7       ;
; mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|ALTSYNCRAM    ; AUTO ; ROM              ; 8192         ; 8            ; --           ; --           ; 65536 ; 65536               ; 16   ; RAMLOAD.hex ; M4K_X49_Y18, M4K_X49_Y14, M4K_X49_Y19, M4K_X49_Y15, M4K_X49_Y21, M4K_X49_Y28, M4K_X49_Y27, M4K_X49_Y17, M4K_X49_Y20, M4K_X49_Y25, M4K_X49_Y10, M4K_X49_Y23, M4K_X49_Y9, M4K_X49_Y22, M4K_X49_Y26, M4K_X49_Y16  ;
+-----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------+------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Interconnect Usage Summary                           ;
+----------------------------+-------------------------+
; Interconnect Resource Type ; Usage                   ;
+----------------------------+-------------------------+
; C4s                        ; 6,705 / 48,240 ( 13 % ) ;
; Direct links               ; 488 / 69,520 ( < 1 % )  ;
; Global clocks              ; 2 / 8 ( 25 % )          ;
; LAB clocks                 ; 95 / 384 ( 24 % )       ;
; LUT chains                 ; 610 / 18,054 ( 3 % )    ;
; Local interconnects        ; 9,125 / 69,520 ( 13 % ) ;
; M4K buffers                ; 56 / 2,304 ( 2 % )      ;
; R4s                        ; 7,035 / 45,520 ( 15 % ) ;
+----------------------------+-------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+--------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 8.03) ; Number of LABs  (Total = 465) ;
+--------------------------------------------+-------------------------------+
; 1                                          ; 26                            ;
; 2                                          ; 12                            ;
; 3                                          ; 9                             ;
; 4                                          ; 7                             ;
; 5                                          ; 14                            ;
; 6                                          ; 28                            ;
; 7                                          ; 42                            ;
; 8                                          ; 46                            ;
; 9                                          ; 79                            ;
; 10                                         ; 202                           ;
+--------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.22) ; Number of LABs  (Total = 465) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 239                           ;
; 1 Clock                            ; 246                           ;
; 1 Clock enable                     ; 67                            ;
; 1 Sync. clear                      ; 1                             ;
; 1 Sync. load                       ; 5                             ;
; 2 Clock enables                    ; 11                            ;
+------------------------------------+-------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+---------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 8.04) ; Number of LABs  (Total = 465) ;
+---------------------------------------------+-------------------------------+
; 0                                           ; 0                             ;
; 1                                           ; 26                            ;
; 2                                           ; 12                            ;
; 3                                           ; 9                             ;
; 4                                           ; 7                             ;
; 5                                           ; 14                            ;
; 6                                           ; 27                            ;
; 7                                           ; 43                            ;
; 8                                           ; 47                            ;
; 9                                           ; 83                            ;
; 10                                          ; 192                           ;
; 11                                          ; 2                             ;
; 12                                          ; 3                             ;
+---------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 5.25) ; Number of LABs  (Total = 465) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 36                            ;
; 2                                               ; 29                            ;
; 3                                               ; 38                            ;
; 4                                               ; 61                            ;
; 5                                               ; 85                            ;
; 6                                               ; 81                            ;
; 7                                               ; 58                            ;
; 8                                               ; 34                            ;
; 9                                               ; 31                            ;
; 10                                              ; 12                            ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 17.57) ; Number of LABs  (Total = 465) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 0                             ;
; 3                                            ; 20                            ;
; 4                                            ; 7                             ;
; 5                                            ; 5                             ;
; 6                                            ; 4                             ;
; 7                                            ; 9                             ;
; 8                                            ; 3                             ;
; 9                                            ; 4                             ;
; 10                                           ; 5                             ;
; 11                                           ; 7                             ;
; 12                                           ; 8                             ;
; 13                                           ; 6                             ;
; 14                                           ; 10                            ;
; 15                                           ; 6                             ;
; 16                                           ; 10                            ;
; 17                                           ; 25                            ;
; 18                                           ; 32                            ;
; 19                                           ; 60                            ;
; 20                                           ; 109                           ;
; 21                                           ; 49                            ;
; 22                                           ; 85                            ;
+----------------------------------------------+-------------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Full Version
    Info: Processing started: Wed Oct 13 18:27:31 2004
Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off mc8051_top_ -c mc8051_top_
Info: Selected device EP1C20F400C7 for design mc8051_top_
Info: Implementing parameter values for PLL cyclonepll:i_cyclonepll|altpll_work_mc8051_top_struc_1:altpll_component|altpll:U1|pll
    Info: Implementing clock multiplication of 5, clock division of 16, and phase shift of 0 degrees (0 ps) for cyclonepll:i_cyclonepll|altpll_work_mc8051_top_struc_1:altpll_component|altpll:U1|_clk0 port
Info: Fitter is performing a Standard Fit compilation -- maximum Fitter effort will be used to optimize design performance
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices. 
    Info: Device EP1C4F400C7 is compatible
    Info: Device EP1C4F400I7 is compatible
    Info: Device EP1C20F400I7 is compatible
Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements
Info: Performing register packing on registers with non-logic cell location assignments
Info: Completed register packing on registers with non-logic cell location assignments
Info: Completed User Assigned Global Signals Promotion Operation
Info: Promoted PLL clock signals
    Info: Promoted signal cyclonepll:i_cyclonepll|altpll_work_mc8051_top_struc_1:altpll_component|altpll:U1|_clk0 to use global clock
Info: Completed PLL Placement Operation
Info: Automatically promoted some destinations of signal reset_n to use Global clock
    Info: Destination mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_ldv:auto_generated|ram_block1a4 may be non-global or may not use global clock
    Info: Destination mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_ldv:auto_generated|ram_block1a5 may be non-global or may not use global clock
    Info: Destination mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_ldv:auto_generated|ram_block1a6 may be non-global or may not use global clock
    Info: Destination mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_ldv:auto_generated|ram_block1a0 may be non-global or may not use global clock
    Info: Destination mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_ldv:auto_generated|ram_block1a3 may be non-global or may not use global clock
    Info: Destination mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_ldv:auto_generated|ram_block1a7 may be non-global or may not use global clock
    Info: Destination mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_ldv:auto_generated|ram_block1a1 may be non-global or may not use global clock
    Info: Destination mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_ldv:auto_generated|ram_block1a2 may be non-global or may not use global clock
Info: Pin reset_n drives global clock, but is not placed in a dedicated clock pin position
Info: Completed Auto Global Promotion Operation
Info: Starting register packing
Info: Started Fast Input/Output/OE register processing
Info: Finished Fast Input/Output/OE register processing
Info: Start DSP scan-chain inferencing
Info: Completed DSP scan-chain inferencing
Info: Moving registers into I/Os, LUTs, DSP and RAM blocks to improve timing and density
Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option
Info: Finished moving registers into I/Os, LUTs, DSP and RAM blocks
Info: Finished register packing
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time = 21 seconds
Info: Fitter placement operations beginning
Info: Starting physical synthesis optimizations
Info: Physical synthesis optimizations complete: elapsed time is 599 seconds
Info: Fitter placement was successful
Info: Estimated most critical path is register to register delay of 25.721 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X27_Y7; Fanout = 6; REG Node = 'mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_1'
    Info: 2: + IC(1.199 ns) + CELL(0.390 ns) = 1.589 ns; Loc. = LAB_X28_Y15; Fanout = 3; COMB Node = 'mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_226_1'
    Info: 3: + IC(1.171 ns) + CELL(0.258 ns) = 3.018 ns; Loc. = LAB_X33_Y18; Fanout = 1; COMB Node = 'mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intpre_o_1_0_a4_1'
    Info: 4: + IC(0.251 ns) + CELL(0.258 ns) = 3.527 ns; Loc. = LAB_X33_Y18; Fanout = 5; COMB Node = 'mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intpre_o_1_0_a2'
    Info: 5: + IC(-0.013 ns) + CELL(0.522 ns) = 4.036 ns; Loc. = LAB_X33_Y18; Fanout = 118; COMB Node = 'mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un4_s_intblock_0_0'
    Info: 6: + IC(1.248 ns) + CELL(0.258 ns) = 5.542 ns; Loc. = LAB_X32_Y24; Fanout = 1; COMB Node = 'mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m3_e_a'
    Info: 7: + IC(0.862 ns) + CELL(0.258 ns) = 6.662 ns; Loc. = LAB_X31_Y22; Fanout = 1; COMB Node = 'mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m3_e'
    Info: 8: + IC(0.878 ns) + CELL(0.258 ns) = 7.798 ns; Loc. = LAB_X32_Y18; Fanout = 1; COMB Node = 'mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_o2'
    Info: 9: + IC(1.255 ns) + CELL(0.101 ns) = 9.154 ns; Loc. = LAB_X38_Y18; Fanout = 45; COMB Node = 'mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m6_i'
    Info: 10: + IC(0.610 ns) + CELL(0.101 ns) = 9.865 ns; Loc. = LAB_X39_Y18; Fanout = 5; COMB Node = 'mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_iv_0_a2_3[0]'
    Info: 11: + IC(0.408 ns) + CELL(0.101 ns) = 10.374 ns; Loc. = LAB_X39_Y18; Fanout = 3; COMB Node = 'mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_0_iv_0_a2_3[0]'
    Info: 12: + IC(0.408 ns) + CELL(0.101 ns) = 10.883 ns; Loc. = LAB_X39_Y18; Fanout = 8; COMB Node = 'mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_o2_s_0_0'
    Info: 13: + IC(1.031 ns) + CELL(0.101 ns) = 12.015 ns; Loc. = LAB_X38_Y21; Fanout = 5; COMB Node = 'mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_3_0'
    Info: 14: + IC(1.028 ns) + CELL(0.374 ns) = 13.417 ns; Loc. = LAB_X38_Y17; Fanout = 2; COMB Node = 'mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|v_result_2_carry_1~COUT0'
    Info: 15: + IC(0.000 ns) + CELL(0.069 ns) = 13.486 ns; Loc. = LAB_X38_Y17; Fanout = 2; COMB Node = 'mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|v_result_2_add2~COUT0'
    Info: 16: + IC(0.000 ns) + CELL(0.240 ns) = 13.726 ns; Loc. = LAB_X38_Y17; Fanout = 2; COMB Node = 'mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|v_result_2_carry_3'
    Info: 17: + IC(0.000 ns) + CELL(0.601 ns) = 14.327 ns; Loc. = LAB_X38_Y17; Fanout = 6; COMB Node = 'mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|v_result_2_carry_4'
    Info: 18: + IC(0.610 ns) + CELL(0.101 ns) = 15.038 ns; Loc. = LAB_X39_Y17; Fanout = 4; COMB Node = 'mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|v_result_1_0'
    Info: 19: + IC(0.610 ns) + CELL(0.101 ns) = 15.749 ns; Loc. = LAB_X38_Y17; Fanout = 2; COMB Node = 'mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|un4_v_result_anc2'
    Info: 20: + IC(0.874 ns) + CELL(0.258 ns) = 16.881 ns; Loc. = LAB_X39_Y14; Fanout = 3; COMB Node = 'mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|un4_v_result_c3'
    Info: 21: + IC(0.610 ns) + CELL(0.101 ns) = 17.592 ns; Loc. = LAB_X38_Y14; Fanout = 2; COMB Node = 'mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_lresult_1_0'
    Info: 22: + IC(0.408 ns) + CELL(0.101 ns) = 18.101 ns; Loc. = LAB_X38_Y14; Fanout = 2; COMB Node = 'mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_7_~_DUP_COMB'
    Info: 23: + IC(0.408 ns) + CELL(0.101 ns) = 18.610 ns; Loc. = LAB_X38_Y14; Fanout = 14; COMB Node = 'mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un131_state_0_a2_5'
    Info: 24: + IC(0.862 ns) + CELL(0.258 ns) = 19.730 ns; Loc. = LAB_X38_Y16; Fanout = 2; COMB Node = 'mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_o2_0[1]'
    Info: 25: + IC(0.408 ns) + CELL(0.101 ns) = 20.239 ns; Loc. = LAB_X38_Y16; Fanout = 1; COMB Node = 'mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_a2[1]'
    Info: 26: + IC(1.031 ns) + CELL(0.101 ns) = 21.371 ns; Loc. = LAB_X37_Y19; Fanout = 7; COMB Node = 'mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_1_Z[1]'
    Info: 27: + IC(0.610 ns) + CELL(0.101 ns) = 22.082 ns; Loc. = LAB_X36_Y19; Fanout = 29; COMB Node = 'mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_0'
    Info: 28: + IC(0.408 ns) + CELL(0.101 ns) = 22.591 ns; Loc. = LAB_X36_Y19; Fanout = 1; COMB Node = 'mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9[13]'
    Info: 29: + IC(0.408 ns) + CELL(0.101 ns) = 23.100 ns; Loc. = LAB_X36_Y19; Fanout = 2; COMB Node = 'mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_a[13]'
    Info: 30: + IC(0.251 ns) + CELL(0.258 ns) = 23.609 ns; Loc. = LAB_X36_Y19; Fanout = 2; COMB Node = 'mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_13__Z~_DUP_COMB'
    Info: 31: + IC(0.408 ns) + CELL(0.101 ns) = 24.118 ns; Loc. = LAB_X36_Y19; Fanout = 201; COMB Node = 'mc8051_chipsel:i_mc8051_chipsel|rom_en_o_0_a2'
    Info: 32: + IC(1.330 ns) + CELL(0.273 ns) = 25.721 ns; Loc. = LAB_X32_Y23; Fanout = 31; REG Node = 'mc8051_datamux:i_mc8051_datamux|prog_data_o_3'
    Info: Total cell delay = 6.149 ns ( 23.91 % )
    Info: Total interconnect delay = 19.572 ns ( 76.09 % )
Info: Estimated interconnect usage is 13% of the available device resources
Info: Fitter placement operations ending: elapsed time = 685 seconds
Info: Fitter routing operations beginning
Info: Fitter routing operations ending: elapsed time = 114 seconds
Info: Completed Fixed Delay Chain Operation
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Completed Auto Delay Chain Operation
Info: Quartus II Fitter was successful. 0 errors, 0 warnings
    Info: Processing ended: Wed Oct 13 18:41:53 2004
    Info: Elapsed time: 00:14:21


