

================================================================
== Vivado HLS Report for 'adder'
================================================================
* Date:           Tue Apr 04 16:43:12 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        adder
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.44|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     32|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      1|
|Register         |        -|      -|     34|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     34|     33|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |c_assign_fu_51_p2  |     +    |      0|  0|  32|          32|          32|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  32|          32|          32|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |   1|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------+----+----+-----+-----------+
    |     Name     | FF | LUT| Bits| Const Bits|
    +--------------+----+----+-----+-----------+
    |ap_CS_fsm     |   2|   0|    2|          0|
    |c_1_data_reg  |  32|   0|   32|          0|
    |c_1_vld_reg   |   0|   0|    1|          1|
    +--------------+----+----+-----+-----------+
    |Total         |  34|   0|   35|          1|
    +--------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |     adder    | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |     adder    | return value |
|ap_start  |  in |    1| ap_ctrl_hs |     adder    | return value |
|ap_done   | out |    1| ap_ctrl_hs |     adder    | return value |
|ap_idle   | out |    1| ap_ctrl_hs |     adder    | return value |
|ap_ready  | out |    1| ap_ctrl_hs |     adder    | return value |
|a         |  in |   32|   ap_none  |       a      |    scalar    |
|b         |  in |   32|   ap_none  |       b      |    scalar    |
|c         | out |   32|   ap_none  |       c      |    pointer   |
+----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 2.44ns
ST_1: b_read [1/1] 0.00ns
:4  %b_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %b) nounwind

ST_1: a_read [1/1] 0.00ns
:5  %a_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %a) nounwind

ST_1: c_assign [1/1] 2.44ns
:10  %c_assign = add nsw i32 %b_read, %a_read

ST_1: stg_6 [2/2] 0.00ns
:11  call void @_ssdm_op_Write.ap_none.i32P(i32* %c, i32 %c_assign) nounwind


 <State 2>: 0.00ns
ST_2: stg_7 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %a) nounwind, !map !0

ST_2: stg_8 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %b) nounwind, !map !6

ST_2: stg_9 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %c) nounwind, !map !10

ST_2: stg_10 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @adder_str) nounwind

ST_2: stg_11 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i32* %c, [8 x i8]* @p_str, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_12 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecResource(i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [21 x i8]* @p_str2)

ST_2: stg_13 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecResource(i32 %b, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [21 x i8]* @p_str2)

ST_2: stg_14 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecResource(i32 %a, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [21 x i8]* @p_str2)

ST_2: stg_15 [1/2] 0.00ns
:11  call void @_ssdm_op_Write.ap_none.i32P(i32* %c, i32 %c_assign) nounwind

ST_2: stg_16 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecResource(i32* %c, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [21 x i8]* @p_str2)

ST_2: stg_17 [1/1] 0.00ns
:13  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_read   (read         ) [ 000]
a_read   (read         ) [ 000]
c_assign (add          ) [ 001]
stg_7    (specbitsmap  ) [ 000]
stg_8    (specbitsmap  ) [ 000]
stg_9    (specbitsmap  ) [ 000]
stg_10   (spectopmodule) [ 000]
stg_11   (specinterface) [ 000]
stg_12   (specresource ) [ 000]
stg_13   (specresource ) [ 000]
stg_14   (specresource ) [ 000]
stg_15   (write        ) [ 000]
stg_16   (specresource ) [ 000]
stg_17   (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i32P"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="adder_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResource"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="b_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="a_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_write_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="0" index="2" bw="32" slack="0"/>
<pin id="48" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_6/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="c_assign_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="32" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="0"/>
<pin id="54" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_assign/1 "/>
</bind>
</comp>

<comp id="58" class="1005" name="c_assign_reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="1"/>
<pin id="60" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_assign "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="6" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="32" pin="2"/><net_sink comp="51" pin=0"/></net>

<net id="56"><net_src comp="38" pin="2"/><net_sink comp="51" pin=1"/></net>

<net id="57"><net_src comp="51" pin="2"/><net_sink comp="44" pin=2"/></net>

<net id="61"><net_src comp="51" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="62"><net_src comp="58" pin="1"/><net_sink comp="44" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c | {2 }
 - Input state : 
	Port: adder : a | {1 }
	Port: adder : b | {1 }
  - Chain level:
	State 1
		stg_6 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    add   |   c_assign_fu_51  |    0    |    32   |
|----------|-------------------|---------|---------|
|   read   | b_read_read_fu_32 |    0    |    0    |
|          | a_read_read_fu_38 |    0    |    0    |
|----------|-------------------|---------|---------|
|   write  |  grp_write_fu_44  |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    32   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|c_assign_reg_58|   32   |
+---------------+--------+
|     Total     |   32   |
+---------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_44 |  p2  |   2  |  32  |   64   ||    32   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   64   ||  1.571  ||    32   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   32   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   32   |
|  Register |    -   |   32   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   32   |   64   |
+-----------+--------+--------+--------+
