
ram-class-nucleo-f401re.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a8c0  08008000  08008000  00002000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002778  080128c0  080128c0  0000c8c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015038  08015038  0001072c  2**0
                  CONTENTS
  4 .ARM          00000008  08015038  08015038  0000f038  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015040  08015040  0001072c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015040  08015040  0000f040  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08015044  08015044  0000f044  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000005e8  20000000  08015048  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001138  200005e8  08015630  000105e8  2**3
                  ALLOC
 10 .no.init.vars 0000000c  20001720  08015630  00010720  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 ._user_heap_stack 00000a34  2000172c  0801563c  0001072c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0001072c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000fdb9  00000000  00000000  0001075c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003e20  00000000  00000000  00020515  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ec0  00000000  00000000  00024338  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000aed  00000000  00000000  000251f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00015f17  00000000  00000000  00025ce5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011e70  00000000  00000000  0003bbfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00069a69  00000000  00000000  0004da6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000b74d5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004768  00000000  00000000  000b7518  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000008e  00000000  00000000  000bbc80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08008000 <__do_global_dtors_aux>:
 8008000:	b510      	push	{r4, lr}
 8008002:	4c05      	ldr	r4, [pc, #20]	@ (8008018 <__do_global_dtors_aux+0x18>)
 8008004:	7823      	ldrb	r3, [r4, #0]
 8008006:	b933      	cbnz	r3, 8008016 <__do_global_dtors_aux+0x16>
 8008008:	4b04      	ldr	r3, [pc, #16]	@ (800801c <__do_global_dtors_aux+0x1c>)
 800800a:	b113      	cbz	r3, 8008012 <__do_global_dtors_aux+0x12>
 800800c:	4804      	ldr	r0, [pc, #16]	@ (8008020 <__do_global_dtors_aux+0x20>)
 800800e:	f3af 8000 	nop.w
 8008012:	2301      	movs	r3, #1
 8008014:	7023      	strb	r3, [r4, #0]
 8008016:	bd10      	pop	{r4, pc}
 8008018:	200005e8 	.word	0x200005e8
 800801c:	00000000 	.word	0x00000000
 8008020:	080128a8 	.word	0x080128a8

08008024 <frame_dummy>:
 8008024:	b508      	push	{r3, lr}
 8008026:	4b03      	ldr	r3, [pc, #12]	@ (8008034 <frame_dummy+0x10>)
 8008028:	b11b      	cbz	r3, 8008032 <frame_dummy+0xe>
 800802a:	4903      	ldr	r1, [pc, #12]	@ (8008038 <frame_dummy+0x14>)
 800802c:	4803      	ldr	r0, [pc, #12]	@ (800803c <frame_dummy+0x18>)
 800802e:	f3af 8000 	nop.w
 8008032:	bd08      	pop	{r3, pc}
 8008034:	00000000 	.word	0x00000000
 8008038:	200005ec 	.word	0x200005ec
 800803c:	080128a8 	.word	0x080128a8

08008040 <strcmp>:
 8008040:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008044:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008048:	2a01      	cmp	r2, #1
 800804a:	bf28      	it	cs
 800804c:	429a      	cmpcs	r2, r3
 800804e:	d0f7      	beq.n	8008040 <strcmp>
 8008050:	1ad0      	subs	r0, r2, r3
 8008052:	4770      	bx	lr

08008054 <strlen>:
 8008054:	4603      	mov	r3, r0
 8008056:	f813 2b01 	ldrb.w	r2, [r3], #1
 800805a:	2a00      	cmp	r2, #0
 800805c:	d1fb      	bne.n	8008056 <strlen+0x2>
 800805e:	1a18      	subs	r0, r3, r0
 8008060:	3801      	subs	r0, #1
 8008062:	4770      	bx	lr
	...

08008070 <memchr>:
 8008070:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8008074:	2a10      	cmp	r2, #16
 8008076:	db2b      	blt.n	80080d0 <memchr+0x60>
 8008078:	f010 0f07 	tst.w	r0, #7
 800807c:	d008      	beq.n	8008090 <memchr+0x20>
 800807e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008082:	3a01      	subs	r2, #1
 8008084:	428b      	cmp	r3, r1
 8008086:	d02d      	beq.n	80080e4 <memchr+0x74>
 8008088:	f010 0f07 	tst.w	r0, #7
 800808c:	b342      	cbz	r2, 80080e0 <memchr+0x70>
 800808e:	d1f6      	bne.n	800807e <memchr+0xe>
 8008090:	b4f0      	push	{r4, r5, r6, r7}
 8008092:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8008096:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800809a:	f022 0407 	bic.w	r4, r2, #7
 800809e:	f07f 0700 	mvns.w	r7, #0
 80080a2:	2300      	movs	r3, #0
 80080a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80080a8:	3c08      	subs	r4, #8
 80080aa:	ea85 0501 	eor.w	r5, r5, r1
 80080ae:	ea86 0601 	eor.w	r6, r6, r1
 80080b2:	fa85 f547 	uadd8	r5, r5, r7
 80080b6:	faa3 f587 	sel	r5, r3, r7
 80080ba:	fa86 f647 	uadd8	r6, r6, r7
 80080be:	faa5 f687 	sel	r6, r5, r7
 80080c2:	b98e      	cbnz	r6, 80080e8 <memchr+0x78>
 80080c4:	d1ee      	bne.n	80080a4 <memchr+0x34>
 80080c6:	bcf0      	pop	{r4, r5, r6, r7}
 80080c8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80080cc:	f002 0207 	and.w	r2, r2, #7
 80080d0:	b132      	cbz	r2, 80080e0 <memchr+0x70>
 80080d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80080d6:	3a01      	subs	r2, #1
 80080d8:	ea83 0301 	eor.w	r3, r3, r1
 80080dc:	b113      	cbz	r3, 80080e4 <memchr+0x74>
 80080de:	d1f8      	bne.n	80080d2 <memchr+0x62>
 80080e0:	2000      	movs	r0, #0
 80080e2:	4770      	bx	lr
 80080e4:	3801      	subs	r0, #1
 80080e6:	4770      	bx	lr
 80080e8:	2d00      	cmp	r5, #0
 80080ea:	bf06      	itte	eq
 80080ec:	4635      	moveq	r5, r6
 80080ee:	3803      	subeq	r0, #3
 80080f0:	3807      	subne	r0, #7
 80080f2:	f015 0f01 	tst.w	r5, #1
 80080f6:	d107      	bne.n	8008108 <memchr+0x98>
 80080f8:	3001      	adds	r0, #1
 80080fa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80080fe:	bf02      	ittt	eq
 8008100:	3001      	addeq	r0, #1
 8008102:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8008106:	3001      	addeq	r0, #1
 8008108:	bcf0      	pop	{r4, r5, r6, r7}
 800810a:	3801      	subs	r0, #1
 800810c:	4770      	bx	lr
 800810e:	bf00      	nop

08008110 <__aeabi_uldivmod>:
 8008110:	b953      	cbnz	r3, 8008128 <__aeabi_uldivmod+0x18>
 8008112:	b94a      	cbnz	r2, 8008128 <__aeabi_uldivmod+0x18>
 8008114:	2900      	cmp	r1, #0
 8008116:	bf08      	it	eq
 8008118:	2800      	cmpeq	r0, #0
 800811a:	bf1c      	itt	ne
 800811c:	f04f 31ff 	movne.w	r1, #4294967295
 8008120:	f04f 30ff 	movne.w	r0, #4294967295
 8008124:	f000 b96a 	b.w	80083fc <__aeabi_idiv0>
 8008128:	f1ad 0c08 	sub.w	ip, sp, #8
 800812c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008130:	f000 f806 	bl	8008140 <__udivmoddi4>
 8008134:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008138:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800813c:	b004      	add	sp, #16
 800813e:	4770      	bx	lr

08008140 <__udivmoddi4>:
 8008140:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008144:	9d08      	ldr	r5, [sp, #32]
 8008146:	460c      	mov	r4, r1
 8008148:	2b00      	cmp	r3, #0
 800814a:	d14e      	bne.n	80081ea <__udivmoddi4+0xaa>
 800814c:	4694      	mov	ip, r2
 800814e:	458c      	cmp	ip, r1
 8008150:	4686      	mov	lr, r0
 8008152:	fab2 f282 	clz	r2, r2
 8008156:	d962      	bls.n	800821e <__udivmoddi4+0xde>
 8008158:	b14a      	cbz	r2, 800816e <__udivmoddi4+0x2e>
 800815a:	f1c2 0320 	rsb	r3, r2, #32
 800815e:	4091      	lsls	r1, r2
 8008160:	fa20 f303 	lsr.w	r3, r0, r3
 8008164:	fa0c fc02 	lsl.w	ip, ip, r2
 8008168:	4319      	orrs	r1, r3
 800816a:	fa00 fe02 	lsl.w	lr, r0, r2
 800816e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8008172:	fa1f f68c 	uxth.w	r6, ip
 8008176:	fbb1 f4f7 	udiv	r4, r1, r7
 800817a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800817e:	fb07 1114 	mls	r1, r7, r4, r1
 8008182:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008186:	fb04 f106 	mul.w	r1, r4, r6
 800818a:	4299      	cmp	r1, r3
 800818c:	d90a      	bls.n	80081a4 <__udivmoddi4+0x64>
 800818e:	eb1c 0303 	adds.w	r3, ip, r3
 8008192:	f104 30ff 	add.w	r0, r4, #4294967295
 8008196:	f080 8112 	bcs.w	80083be <__udivmoddi4+0x27e>
 800819a:	4299      	cmp	r1, r3
 800819c:	f240 810f 	bls.w	80083be <__udivmoddi4+0x27e>
 80081a0:	3c02      	subs	r4, #2
 80081a2:	4463      	add	r3, ip
 80081a4:	1a59      	subs	r1, r3, r1
 80081a6:	fa1f f38e 	uxth.w	r3, lr
 80081aa:	fbb1 f0f7 	udiv	r0, r1, r7
 80081ae:	fb07 1110 	mls	r1, r7, r0, r1
 80081b2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80081b6:	fb00 f606 	mul.w	r6, r0, r6
 80081ba:	429e      	cmp	r6, r3
 80081bc:	d90a      	bls.n	80081d4 <__udivmoddi4+0x94>
 80081be:	eb1c 0303 	adds.w	r3, ip, r3
 80081c2:	f100 31ff 	add.w	r1, r0, #4294967295
 80081c6:	f080 80fc 	bcs.w	80083c2 <__udivmoddi4+0x282>
 80081ca:	429e      	cmp	r6, r3
 80081cc:	f240 80f9 	bls.w	80083c2 <__udivmoddi4+0x282>
 80081d0:	4463      	add	r3, ip
 80081d2:	3802      	subs	r0, #2
 80081d4:	1b9b      	subs	r3, r3, r6
 80081d6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80081da:	2100      	movs	r1, #0
 80081dc:	b11d      	cbz	r5, 80081e6 <__udivmoddi4+0xa6>
 80081de:	40d3      	lsrs	r3, r2
 80081e0:	2200      	movs	r2, #0
 80081e2:	e9c5 3200 	strd	r3, r2, [r5]
 80081e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081ea:	428b      	cmp	r3, r1
 80081ec:	d905      	bls.n	80081fa <__udivmoddi4+0xba>
 80081ee:	b10d      	cbz	r5, 80081f4 <__udivmoddi4+0xb4>
 80081f0:	e9c5 0100 	strd	r0, r1, [r5]
 80081f4:	2100      	movs	r1, #0
 80081f6:	4608      	mov	r0, r1
 80081f8:	e7f5      	b.n	80081e6 <__udivmoddi4+0xa6>
 80081fa:	fab3 f183 	clz	r1, r3
 80081fe:	2900      	cmp	r1, #0
 8008200:	d146      	bne.n	8008290 <__udivmoddi4+0x150>
 8008202:	42a3      	cmp	r3, r4
 8008204:	d302      	bcc.n	800820c <__udivmoddi4+0xcc>
 8008206:	4290      	cmp	r0, r2
 8008208:	f0c0 80f0 	bcc.w	80083ec <__udivmoddi4+0x2ac>
 800820c:	1a86      	subs	r6, r0, r2
 800820e:	eb64 0303 	sbc.w	r3, r4, r3
 8008212:	2001      	movs	r0, #1
 8008214:	2d00      	cmp	r5, #0
 8008216:	d0e6      	beq.n	80081e6 <__udivmoddi4+0xa6>
 8008218:	e9c5 6300 	strd	r6, r3, [r5]
 800821c:	e7e3      	b.n	80081e6 <__udivmoddi4+0xa6>
 800821e:	2a00      	cmp	r2, #0
 8008220:	f040 8090 	bne.w	8008344 <__udivmoddi4+0x204>
 8008224:	eba1 040c 	sub.w	r4, r1, ip
 8008228:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800822c:	fa1f f78c 	uxth.w	r7, ip
 8008230:	2101      	movs	r1, #1
 8008232:	fbb4 f6f8 	udiv	r6, r4, r8
 8008236:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800823a:	fb08 4416 	mls	r4, r8, r6, r4
 800823e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008242:	fb07 f006 	mul.w	r0, r7, r6
 8008246:	4298      	cmp	r0, r3
 8008248:	d908      	bls.n	800825c <__udivmoddi4+0x11c>
 800824a:	eb1c 0303 	adds.w	r3, ip, r3
 800824e:	f106 34ff 	add.w	r4, r6, #4294967295
 8008252:	d202      	bcs.n	800825a <__udivmoddi4+0x11a>
 8008254:	4298      	cmp	r0, r3
 8008256:	f200 80cd 	bhi.w	80083f4 <__udivmoddi4+0x2b4>
 800825a:	4626      	mov	r6, r4
 800825c:	1a1c      	subs	r4, r3, r0
 800825e:	fa1f f38e 	uxth.w	r3, lr
 8008262:	fbb4 f0f8 	udiv	r0, r4, r8
 8008266:	fb08 4410 	mls	r4, r8, r0, r4
 800826a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800826e:	fb00 f707 	mul.w	r7, r0, r7
 8008272:	429f      	cmp	r7, r3
 8008274:	d908      	bls.n	8008288 <__udivmoddi4+0x148>
 8008276:	eb1c 0303 	adds.w	r3, ip, r3
 800827a:	f100 34ff 	add.w	r4, r0, #4294967295
 800827e:	d202      	bcs.n	8008286 <__udivmoddi4+0x146>
 8008280:	429f      	cmp	r7, r3
 8008282:	f200 80b0 	bhi.w	80083e6 <__udivmoddi4+0x2a6>
 8008286:	4620      	mov	r0, r4
 8008288:	1bdb      	subs	r3, r3, r7
 800828a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800828e:	e7a5      	b.n	80081dc <__udivmoddi4+0x9c>
 8008290:	f1c1 0620 	rsb	r6, r1, #32
 8008294:	408b      	lsls	r3, r1
 8008296:	fa22 f706 	lsr.w	r7, r2, r6
 800829a:	431f      	orrs	r7, r3
 800829c:	fa20 fc06 	lsr.w	ip, r0, r6
 80082a0:	fa04 f301 	lsl.w	r3, r4, r1
 80082a4:	ea43 030c 	orr.w	r3, r3, ip
 80082a8:	40f4      	lsrs	r4, r6
 80082aa:	fa00 f801 	lsl.w	r8, r0, r1
 80082ae:	0c38      	lsrs	r0, r7, #16
 80082b0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80082b4:	fbb4 fef0 	udiv	lr, r4, r0
 80082b8:	fa1f fc87 	uxth.w	ip, r7
 80082bc:	fb00 441e 	mls	r4, r0, lr, r4
 80082c0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80082c4:	fb0e f90c 	mul.w	r9, lr, ip
 80082c8:	45a1      	cmp	r9, r4
 80082ca:	fa02 f201 	lsl.w	r2, r2, r1
 80082ce:	d90a      	bls.n	80082e6 <__udivmoddi4+0x1a6>
 80082d0:	193c      	adds	r4, r7, r4
 80082d2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80082d6:	f080 8084 	bcs.w	80083e2 <__udivmoddi4+0x2a2>
 80082da:	45a1      	cmp	r9, r4
 80082dc:	f240 8081 	bls.w	80083e2 <__udivmoddi4+0x2a2>
 80082e0:	f1ae 0e02 	sub.w	lr, lr, #2
 80082e4:	443c      	add	r4, r7
 80082e6:	eba4 0409 	sub.w	r4, r4, r9
 80082ea:	fa1f f983 	uxth.w	r9, r3
 80082ee:	fbb4 f3f0 	udiv	r3, r4, r0
 80082f2:	fb00 4413 	mls	r4, r0, r3, r4
 80082f6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80082fa:	fb03 fc0c 	mul.w	ip, r3, ip
 80082fe:	45a4      	cmp	ip, r4
 8008300:	d907      	bls.n	8008312 <__udivmoddi4+0x1d2>
 8008302:	193c      	adds	r4, r7, r4
 8008304:	f103 30ff 	add.w	r0, r3, #4294967295
 8008308:	d267      	bcs.n	80083da <__udivmoddi4+0x29a>
 800830a:	45a4      	cmp	ip, r4
 800830c:	d965      	bls.n	80083da <__udivmoddi4+0x29a>
 800830e:	3b02      	subs	r3, #2
 8008310:	443c      	add	r4, r7
 8008312:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8008316:	fba0 9302 	umull	r9, r3, r0, r2
 800831a:	eba4 040c 	sub.w	r4, r4, ip
 800831e:	429c      	cmp	r4, r3
 8008320:	46ce      	mov	lr, r9
 8008322:	469c      	mov	ip, r3
 8008324:	d351      	bcc.n	80083ca <__udivmoddi4+0x28a>
 8008326:	d04e      	beq.n	80083c6 <__udivmoddi4+0x286>
 8008328:	b155      	cbz	r5, 8008340 <__udivmoddi4+0x200>
 800832a:	ebb8 030e 	subs.w	r3, r8, lr
 800832e:	eb64 040c 	sbc.w	r4, r4, ip
 8008332:	fa04 f606 	lsl.w	r6, r4, r6
 8008336:	40cb      	lsrs	r3, r1
 8008338:	431e      	orrs	r6, r3
 800833a:	40cc      	lsrs	r4, r1
 800833c:	e9c5 6400 	strd	r6, r4, [r5]
 8008340:	2100      	movs	r1, #0
 8008342:	e750      	b.n	80081e6 <__udivmoddi4+0xa6>
 8008344:	f1c2 0320 	rsb	r3, r2, #32
 8008348:	fa20 f103 	lsr.w	r1, r0, r3
 800834c:	fa0c fc02 	lsl.w	ip, ip, r2
 8008350:	fa24 f303 	lsr.w	r3, r4, r3
 8008354:	4094      	lsls	r4, r2
 8008356:	430c      	orrs	r4, r1
 8008358:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800835c:	fa00 fe02 	lsl.w	lr, r0, r2
 8008360:	fa1f f78c 	uxth.w	r7, ip
 8008364:	fbb3 f0f8 	udiv	r0, r3, r8
 8008368:	fb08 3110 	mls	r1, r8, r0, r3
 800836c:	0c23      	lsrs	r3, r4, #16
 800836e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008372:	fb00 f107 	mul.w	r1, r0, r7
 8008376:	4299      	cmp	r1, r3
 8008378:	d908      	bls.n	800838c <__udivmoddi4+0x24c>
 800837a:	eb1c 0303 	adds.w	r3, ip, r3
 800837e:	f100 36ff 	add.w	r6, r0, #4294967295
 8008382:	d22c      	bcs.n	80083de <__udivmoddi4+0x29e>
 8008384:	4299      	cmp	r1, r3
 8008386:	d92a      	bls.n	80083de <__udivmoddi4+0x29e>
 8008388:	3802      	subs	r0, #2
 800838a:	4463      	add	r3, ip
 800838c:	1a5b      	subs	r3, r3, r1
 800838e:	b2a4      	uxth	r4, r4
 8008390:	fbb3 f1f8 	udiv	r1, r3, r8
 8008394:	fb08 3311 	mls	r3, r8, r1, r3
 8008398:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800839c:	fb01 f307 	mul.w	r3, r1, r7
 80083a0:	42a3      	cmp	r3, r4
 80083a2:	d908      	bls.n	80083b6 <__udivmoddi4+0x276>
 80083a4:	eb1c 0404 	adds.w	r4, ip, r4
 80083a8:	f101 36ff 	add.w	r6, r1, #4294967295
 80083ac:	d213      	bcs.n	80083d6 <__udivmoddi4+0x296>
 80083ae:	42a3      	cmp	r3, r4
 80083b0:	d911      	bls.n	80083d6 <__udivmoddi4+0x296>
 80083b2:	3902      	subs	r1, #2
 80083b4:	4464      	add	r4, ip
 80083b6:	1ae4      	subs	r4, r4, r3
 80083b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80083bc:	e739      	b.n	8008232 <__udivmoddi4+0xf2>
 80083be:	4604      	mov	r4, r0
 80083c0:	e6f0      	b.n	80081a4 <__udivmoddi4+0x64>
 80083c2:	4608      	mov	r0, r1
 80083c4:	e706      	b.n	80081d4 <__udivmoddi4+0x94>
 80083c6:	45c8      	cmp	r8, r9
 80083c8:	d2ae      	bcs.n	8008328 <__udivmoddi4+0x1e8>
 80083ca:	ebb9 0e02 	subs.w	lr, r9, r2
 80083ce:	eb63 0c07 	sbc.w	ip, r3, r7
 80083d2:	3801      	subs	r0, #1
 80083d4:	e7a8      	b.n	8008328 <__udivmoddi4+0x1e8>
 80083d6:	4631      	mov	r1, r6
 80083d8:	e7ed      	b.n	80083b6 <__udivmoddi4+0x276>
 80083da:	4603      	mov	r3, r0
 80083dc:	e799      	b.n	8008312 <__udivmoddi4+0x1d2>
 80083de:	4630      	mov	r0, r6
 80083e0:	e7d4      	b.n	800838c <__udivmoddi4+0x24c>
 80083e2:	46d6      	mov	lr, sl
 80083e4:	e77f      	b.n	80082e6 <__udivmoddi4+0x1a6>
 80083e6:	4463      	add	r3, ip
 80083e8:	3802      	subs	r0, #2
 80083ea:	e74d      	b.n	8008288 <__udivmoddi4+0x148>
 80083ec:	4606      	mov	r6, r0
 80083ee:	4623      	mov	r3, r4
 80083f0:	4608      	mov	r0, r1
 80083f2:	e70f      	b.n	8008214 <__udivmoddi4+0xd4>
 80083f4:	3e02      	subs	r6, #2
 80083f6:	4463      	add	r3, ip
 80083f8:	e730      	b.n	800825c <__udivmoddi4+0x11c>
 80083fa:	bf00      	nop

080083fc <__aeabi_idiv0>:
 80083fc:	4770      	bx	lr
 80083fe:	bf00      	nop

08008400 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008400:	b480      	push	{r7}
 8008402:	b085      	sub	sp, #20
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	f003 0307 	and.w	r3, r3, #7
 800840e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008410:	4b0c      	ldr	r3, [pc, #48]	@ (8008444 <__NVIC_SetPriorityGrouping+0x44>)
 8008412:	68db      	ldr	r3, [r3, #12]
 8008414:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008416:	68ba      	ldr	r2, [r7, #8]
 8008418:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800841c:	4013      	ands	r3, r2
 800841e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008424:	68bb      	ldr	r3, [r7, #8]
 8008426:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008428:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800842c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008430:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8008432:	4a04      	ldr	r2, [pc, #16]	@ (8008444 <__NVIC_SetPriorityGrouping+0x44>)
 8008434:	68bb      	ldr	r3, [r7, #8]
 8008436:	60d3      	str	r3, [r2, #12]
}
 8008438:	bf00      	nop
 800843a:	3714      	adds	r7, #20
 800843c:	46bd      	mov	sp, r7
 800843e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008442:	4770      	bx	lr
 8008444:	e000ed00 	.word	0xe000ed00

08008448 <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 8008448:	b480      	push	{r7}
 800844a:	b083      	sub	sp, #12
 800844c:	af00      	add	r7, sp, #0
 800844e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	601a      	str	r2, [r3, #0]
}
 800845c:	bf00      	nop
 800845e:	370c      	adds	r7, #12
 8008460:	46bd      	mov	sp, r7
 8008462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008466:	4770      	bx	lr

08008468 <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          ENGC          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 8008468:	b480      	push	{r7}
 800846a:	b083      	sub	sp, #12
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_ENGC);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	601a      	str	r2, [r3, #0]
}
 800847c:	bf00      	nop
 800847e:	370c      	adds	r7, #12
 8008480:	46bd      	mov	sp, r7
 8008482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008486:	4770      	bx	lr

08008488 <LL_I2C_SetOwnAddress2>:
  * @param  I2Cx I2C Instance.
  * @param  OwnAddress2 This parameter must be a value between Min_Data=0 and Max_Data=0x7F.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2)
{
 8008488:	b480      	push	{r7}
 800848a:	b083      	sub	sp, #12
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
 8008490:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_ADD2, OwnAddress2);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	68db      	ldr	r3, [r3, #12]
 8008496:	f023 02fe 	bic.w	r2, r3, #254	@ 0xfe
 800849a:	683b      	ldr	r3, [r7, #0]
 800849c:	431a      	orrs	r2, r3
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	60da      	str	r2, [r3, #12]
}
 80084a2:	bf00      	nop
 80084a4:	370c      	adds	r7, #12
 80084a6:	46bd      	mov	sp, r7
 80084a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ac:	4770      	bx	lr

080084ae <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         ENDUAL        LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 80084ae:	b480      	push	{r7}
 80084b0:	b083      	sub	sp, #12
 80084b2:	af00      	add	r7, sp, #0
 80084b4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_ENDUAL);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	68db      	ldr	r3, [r3, #12]
 80084ba:	f023 0201 	bic.w	r2, r3, #1
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	60da      	str	r2, [r3, #12]
}
 80084c2:	bf00      	nop
 80084c4:	370c      	adds	r7, #12
 80084c6:	46bd      	mov	sp, r7
 80084c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084cc:	4770      	bx	lr
	...

080084d0 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80084d0:	b480      	push	{r7}
 80084d2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80084d4:	4b05      	ldr	r3, [pc, #20]	@ (80084ec <LL_RCC_HSI_Enable+0x1c>)
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	4a04      	ldr	r2, [pc, #16]	@ (80084ec <LL_RCC_HSI_Enable+0x1c>)
 80084da:	f043 0301 	orr.w	r3, r3, #1
 80084de:	6013      	str	r3, [r2, #0]
}
 80084e0:	bf00      	nop
 80084e2:	46bd      	mov	sp, r7
 80084e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e8:	4770      	bx	lr
 80084ea:	bf00      	nop
 80084ec:	40023800 	.word	0x40023800

080084f0 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80084f0:	b480      	push	{r7}
 80084f2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80084f4:	4b06      	ldr	r3, [pc, #24]	@ (8008510 <LL_RCC_HSI_IsReady+0x20>)
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	f003 0302 	and.w	r3, r3, #2
 80084fc:	2b02      	cmp	r3, #2
 80084fe:	bf0c      	ite	eq
 8008500:	2301      	moveq	r3, #1
 8008502:	2300      	movne	r3, #0
 8008504:	b2db      	uxtb	r3, r3
}
 8008506:	4618      	mov	r0, r3
 8008508:	46bd      	mov	sp, r7
 800850a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850e:	4770      	bx	lr
 8008510:	40023800 	.word	0x40023800

08008514 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8008514:	b480      	push	{r7}
 8008516:	b083      	sub	sp, #12
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 800851c:	4b07      	ldr	r3, [pc, #28]	@ (800853c <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	00db      	lsls	r3, r3, #3
 8008528:	4904      	ldr	r1, [pc, #16]	@ (800853c <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800852a:	4313      	orrs	r3, r2
 800852c:	600b      	str	r3, [r1, #0]
}
 800852e:	bf00      	nop
 8008530:	370c      	adds	r7, #12
 8008532:	46bd      	mov	sp, r7
 8008534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008538:	4770      	bx	lr
 800853a:	bf00      	nop
 800853c:	40023800 	.word	0x40023800

08008540 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 8008540:	b480      	push	{r7}
 8008542:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8008544:	4b05      	ldr	r3, [pc, #20]	@ (800855c <LL_RCC_LSI_Enable+0x1c>)
 8008546:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008548:	4a04      	ldr	r2, [pc, #16]	@ (800855c <LL_RCC_LSI_Enable+0x1c>)
 800854a:	f043 0301 	orr.w	r3, r3, #1
 800854e:	6753      	str	r3, [r2, #116]	@ 0x74
}
 8008550:	bf00      	nop
 8008552:	46bd      	mov	sp, r7
 8008554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008558:	4770      	bx	lr
 800855a:	bf00      	nop
 800855c:	40023800 	.word	0x40023800

08008560 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 8008560:	b480      	push	{r7}
 8008562:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY));
 8008564:	4b06      	ldr	r3, [pc, #24]	@ (8008580 <LL_RCC_LSI_IsReady+0x20>)
 8008566:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008568:	f003 0302 	and.w	r3, r3, #2
 800856c:	2b02      	cmp	r3, #2
 800856e:	bf0c      	ite	eq
 8008570:	2301      	moveq	r3, #1
 8008572:	2300      	movne	r3, #0
 8008574:	b2db      	uxtb	r3, r3
}
 8008576:	4618      	mov	r0, r3
 8008578:	46bd      	mov	sp, r7
 800857a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857e:	4770      	bx	lr
 8008580:	40023800 	.word	0x40023800

08008584 <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8008584:	b480      	push	{r7}
 8008586:	b083      	sub	sp, #12
 8008588:	af00      	add	r7, sp, #0
 800858a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800858c:	4b06      	ldr	r3, [pc, #24]	@ (80085a8 <LL_RCC_SetSysClkSource+0x24>)
 800858e:	689b      	ldr	r3, [r3, #8]
 8008590:	f023 0203 	bic.w	r2, r3, #3
 8008594:	4904      	ldr	r1, [pc, #16]	@ (80085a8 <LL_RCC_SetSysClkSource+0x24>)
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	4313      	orrs	r3, r2
 800859a:	608b      	str	r3, [r1, #8]
}
 800859c:	bf00      	nop
 800859e:	370c      	adds	r7, #12
 80085a0:	46bd      	mov	sp, r7
 80085a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a6:	4770      	bx	lr
 80085a8:	40023800 	.word	0x40023800

080085ac <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80085ac:	b480      	push	{r7}
 80085ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80085b0:	4b04      	ldr	r3, [pc, #16]	@ (80085c4 <LL_RCC_GetSysClkSource+0x18>)
 80085b2:	689b      	ldr	r3, [r3, #8]
 80085b4:	f003 030c 	and.w	r3, r3, #12
}
 80085b8:	4618      	mov	r0, r3
 80085ba:	46bd      	mov	sp, r7
 80085bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c0:	4770      	bx	lr
 80085c2:	bf00      	nop
 80085c4:	40023800 	.word	0x40023800

080085c8 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80085c8:	b480      	push	{r7}
 80085ca:	b083      	sub	sp, #12
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80085d0:	4b06      	ldr	r3, [pc, #24]	@ (80085ec <LL_RCC_SetAHBPrescaler+0x24>)
 80085d2:	689b      	ldr	r3, [r3, #8]
 80085d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80085d8:	4904      	ldr	r1, [pc, #16]	@ (80085ec <LL_RCC_SetAHBPrescaler+0x24>)
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	4313      	orrs	r3, r2
 80085de:	608b      	str	r3, [r1, #8]
}
 80085e0:	bf00      	nop
 80085e2:	370c      	adds	r7, #12
 80085e4:	46bd      	mov	sp, r7
 80085e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ea:	4770      	bx	lr
 80085ec:	40023800 	.word	0x40023800

080085f0 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80085f0:	b480      	push	{r7}
 80085f2:	b083      	sub	sp, #12
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80085f8:	4b06      	ldr	r3, [pc, #24]	@ (8008614 <LL_RCC_SetAPB1Prescaler+0x24>)
 80085fa:	689b      	ldr	r3, [r3, #8]
 80085fc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8008600:	4904      	ldr	r1, [pc, #16]	@ (8008614 <LL_RCC_SetAPB1Prescaler+0x24>)
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	4313      	orrs	r3, r2
 8008606:	608b      	str	r3, [r1, #8]
}
 8008608:	bf00      	nop
 800860a:	370c      	adds	r7, #12
 800860c:	46bd      	mov	sp, r7
 800860e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008612:	4770      	bx	lr
 8008614:	40023800 	.word	0x40023800

08008618 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8008618:	b480      	push	{r7}
 800861a:	b083      	sub	sp, #12
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8008620:	4b06      	ldr	r3, [pc, #24]	@ (800863c <LL_RCC_SetAPB2Prescaler+0x24>)
 8008622:	689b      	ldr	r3, [r3, #8]
 8008624:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8008628:	4904      	ldr	r1, [pc, #16]	@ (800863c <LL_RCC_SetAPB2Prescaler+0x24>)
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	4313      	orrs	r3, r2
 800862e:	608b      	str	r3, [r1, #8]
}
 8008630:	bf00      	nop
 8008632:	370c      	adds	r7, #12
 8008634:	46bd      	mov	sp, r7
 8008636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863a:	4770      	bx	lr
 800863c:	40023800 	.word	0x40023800

08008640 <LL_RCC_SetTIMPrescaler>:
  *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
  *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
{
 8008640:	b480      	push	{r7}
 8008642:	b083      	sub	sp, #12
 8008644:	af00      	add	r7, sp, #0
 8008646:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 8008648:	4b07      	ldr	r3, [pc, #28]	@ (8008668 <LL_RCC_SetTIMPrescaler+0x28>)
 800864a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800864e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8008652:	4905      	ldr	r1, [pc, #20]	@ (8008668 <LL_RCC_SetTIMPrescaler+0x28>)
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	4313      	orrs	r3, r2
 8008658:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
}
 800865c:	bf00      	nop
 800865e:	370c      	adds	r7, #12
 8008660:	46bd      	mov	sp, r7
 8008662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008666:	4770      	bx	lr
 8008668:	40023800 	.word	0x40023800

0800866c <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800866c:	b480      	push	{r7}
 800866e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8008670:	4b05      	ldr	r3, [pc, #20]	@ (8008688 <LL_RCC_PLL_Enable+0x1c>)
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	4a04      	ldr	r2, [pc, #16]	@ (8008688 <LL_RCC_PLL_Enable+0x1c>)
 8008676:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800867a:	6013      	str	r3, [r2, #0]
}
 800867c:	bf00      	nop
 800867e:	46bd      	mov	sp, r7
 8008680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008684:	4770      	bx	lr
 8008686:	bf00      	nop
 8008688:	40023800 	.word	0x40023800

0800868c <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800868c:	b480      	push	{r7}
 800868e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8008690:	4b07      	ldr	r3, [pc, #28]	@ (80086b0 <LL_RCC_PLL_IsReady+0x24>)
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008698:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800869c:	bf0c      	ite	eq
 800869e:	2301      	moveq	r3, #1
 80086a0:	2300      	movne	r3, #0
 80086a2:	b2db      	uxtb	r3, r3
}
 80086a4:	4618      	mov	r0, r3
 80086a6:	46bd      	mov	sp, r7
 80086a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ac:	4770      	bx	lr
 80086ae:	bf00      	nop
 80086b0:	40023800 	.word	0x40023800

080086b4 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 80086b4:	b480      	push	{r7}
 80086b6:	b085      	sub	sp, #20
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	60f8      	str	r0, [r7, #12]
 80086bc:	60b9      	str	r1, [r7, #8]
 80086be:	607a      	str	r2, [r7, #4]
 80086c0:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 80086c2:	4b0d      	ldr	r3, [pc, #52]	@ (80086f8 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80086c4:	685a      	ldr	r2, [r3, #4]
 80086c6:	4b0d      	ldr	r3, [pc, #52]	@ (80086fc <LL_RCC_PLL_ConfigDomain_SYS+0x48>)
 80086c8:	4013      	ands	r3, r2
 80086ca:	68f9      	ldr	r1, [r7, #12]
 80086cc:	68ba      	ldr	r2, [r7, #8]
 80086ce:	4311      	orrs	r1, r2
 80086d0:	687a      	ldr	r2, [r7, #4]
 80086d2:	0192      	lsls	r2, r2, #6
 80086d4:	430a      	orrs	r2, r1
 80086d6:	4908      	ldr	r1, [pc, #32]	@ (80086f8 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80086d8:	4313      	orrs	r3, r2
 80086da:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 80086dc:	4b06      	ldr	r3, [pc, #24]	@ (80086f8 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80086de:	685b      	ldr	r3, [r3, #4]
 80086e0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80086e4:	4904      	ldr	r1, [pc, #16]	@ (80086f8 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	4313      	orrs	r3, r2
 80086ea:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 80086ec:	bf00      	nop
 80086ee:	3714      	adds	r7, #20
 80086f0:	46bd      	mov	sp, r7
 80086f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f6:	4770      	bx	lr
 80086f8:	40023800 	.word	0x40023800
 80086fc:	ffbf8000 	.word	0xffbf8000

08008700 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8008700:	b480      	push	{r7}
 8008702:	b085      	sub	sp, #20
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8008708:	4b08      	ldr	r3, [pc, #32]	@ (800872c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800870a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800870c:	4907      	ldr	r1, [pc, #28]	@ (800872c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	4313      	orrs	r3, r2
 8008712:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8008714:	4b05      	ldr	r3, [pc, #20]	@ (800872c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8008716:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	4013      	ands	r3, r2
 800871c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800871e:	68fb      	ldr	r3, [r7, #12]
}
 8008720:	bf00      	nop
 8008722:	3714      	adds	r7, #20
 8008724:	46bd      	mov	sp, r7
 8008726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872a:	4770      	bx	lr
 800872c:	40023800 	.word	0x40023800

08008730 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8008730:	b480      	push	{r7}
 8008732:	b085      	sub	sp, #20
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8008738:	4b08      	ldr	r3, [pc, #32]	@ (800875c <LL_APB1_GRP1_EnableClock+0x2c>)
 800873a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800873c:	4907      	ldr	r1, [pc, #28]	@ (800875c <LL_APB1_GRP1_EnableClock+0x2c>)
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	4313      	orrs	r3, r2
 8008742:	640b      	str	r3, [r1, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8008744:	4b05      	ldr	r3, [pc, #20]	@ (800875c <LL_APB1_GRP1_EnableClock+0x2c>)
 8008746:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	4013      	ands	r3, r2
 800874c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800874e:	68fb      	ldr	r3, [r7, #12]
}
 8008750:	bf00      	nop
 8008752:	3714      	adds	r7, #20
 8008754:	46bd      	mov	sp, r7
 8008756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800875a:	4770      	bx	lr
 800875c:	40023800 	.word	0x40023800

08008760 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8008760:	b480      	push	{r7}
 8008762:	b085      	sub	sp, #20
 8008764:	af00      	add	r7, sp, #0
 8008766:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8008768:	4b08      	ldr	r3, [pc, #32]	@ (800878c <LL_APB2_GRP1_EnableClock+0x2c>)
 800876a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800876c:	4907      	ldr	r1, [pc, #28]	@ (800878c <LL_APB2_GRP1_EnableClock+0x2c>)
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	4313      	orrs	r3, r2
 8008772:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8008774:	4b05      	ldr	r3, [pc, #20]	@ (800878c <LL_APB2_GRP1_EnableClock+0x2c>)
 8008776:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	4013      	ands	r3, r2
 800877c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800877e:	68fb      	ldr	r3, [r7, #12]
}
 8008780:	bf00      	nop
 8008782:	3714      	adds	r7, #20
 8008784:	46bd      	mov	sp, r7
 8008786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878a:	4770      	bx	lr
 800878c:	40023800 	.word	0x40023800

08008790 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8008790:	b480      	push	{r7}
 8008792:	b085      	sub	sp, #20
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]
 8008798:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 800879a:	4a13      	ldr	r2, [pc, #76]	@ (80087e8 <LL_SYSCFG_SetEXTISource+0x58>)
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	b2db      	uxtb	r3, r3
 80087a0:	3302      	adds	r3, #2
 80087a2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80087a6:	683b      	ldr	r3, [r7, #0]
 80087a8:	0c1b      	lsrs	r3, r3, #16
 80087aa:	43db      	mvns	r3, r3
 80087ac:	ea02 0103 	and.w	r1, r2, r3
 80087b0:	683b      	ldr	r3, [r7, #0]
 80087b2:	0c1b      	lsrs	r3, r3, #16
 80087b4:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	fa93 f3a3 	rbit	r3, r3
 80087bc:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80087be:	68bb      	ldr	r3, [r7, #8]
 80087c0:	fab3 f383 	clz	r3, r3
 80087c4:	b2db      	uxtb	r3, r3
 80087c6:	461a      	mov	r2, r3
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	fa03 f202 	lsl.w	r2, r3, r2
 80087ce:	4806      	ldr	r0, [pc, #24]	@ (80087e8 <LL_SYSCFG_SetEXTISource+0x58>)
 80087d0:	683b      	ldr	r3, [r7, #0]
 80087d2:	b2db      	uxtb	r3, r3
 80087d4:	430a      	orrs	r2, r1
 80087d6:	3302      	adds	r3, #2
 80087d8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 80087dc:	bf00      	nop
 80087de:	3714      	adds	r7, #20
 80087e0:	46bd      	mov	sp, r7
 80087e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e6:	4770      	bx	lr
 80087e8:	40013800 	.word	0x40013800

080087ec <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80087ec:	b480      	push	{r7}
 80087ee:	b083      	sub	sp, #12
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80087f4:	4b06      	ldr	r3, [pc, #24]	@ (8008810 <LL_FLASH_SetLatency+0x24>)
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	f023 0207 	bic.w	r2, r3, #7
 80087fc:	4904      	ldr	r1, [pc, #16]	@ (8008810 <LL_FLASH_SetLatency+0x24>)
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	4313      	orrs	r3, r2
 8008802:	600b      	str	r3, [r1, #0]
}
 8008804:	bf00      	nop
 8008806:	370c      	adds	r7, #12
 8008808:	46bd      	mov	sp, r7
 800880a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880e:	4770      	bx	lr
 8008810:	40023c00 	.word	0x40023c00

08008814 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8008814:	b480      	push	{r7}
 8008816:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8008818:	4b04      	ldr	r3, [pc, #16]	@ (800882c <LL_FLASH_GetLatency+0x18>)
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	f003 0307 	and.w	r3, r3, #7
}
 8008820:	4618      	mov	r0, r3
 8008822:	46bd      	mov	sp, r7
 8008824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008828:	4770      	bx	lr
 800882a:	bf00      	nop
 800882c:	40023c00 	.word	0x40023c00

08008830 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8008830:	b480      	push	{r7}
 8008832:	b083      	sub	sp, #12
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8008838:	4b06      	ldr	r3, [pc, #24]	@ (8008854 <LL_PWR_SetRegulVoltageScaling+0x24>)
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008840:	4904      	ldr	r1, [pc, #16]	@ (8008854 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	4313      	orrs	r3, r2
 8008846:	600b      	str	r3, [r1, #0]
}
 8008848:	bf00      	nop
 800884a:	370c      	adds	r7, #12
 800884c:	46bd      	mov	sp, r7
 800884e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008852:	4770      	bx	lr
 8008854:	40007000 	.word	0x40007000

08008858 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8008858:	b480      	push	{r7}
 800885a:	b083      	sub	sp, #12
 800885c:	af00      	add	r7, sp, #0
 800885e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	68db      	ldr	r3, [r3, #12]
 8008864:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	60da      	str	r2, [r3, #12]
}
 800886c:	bf00      	nop
 800886e:	370c      	adds	r7, #12
 8008870:	46bd      	mov	sp, r7
 8008872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008876:	4770      	bx	lr

08008878 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8008878:	b480      	push	{r7}
 800887a:	b083      	sub	sp, #12
 800887c:	af00      	add	r7, sp, #0
 800887e:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	691b      	ldr	r3, [r3, #16]
 8008884:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	695b      	ldr	r3, [r3, #20]
 8008890:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	615a      	str	r2, [r3, #20]
}
 8008898:	bf00      	nop
 800889a:	370c      	adds	r7, #12
 800889c:	46bd      	mov	sp, r7
 800889e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a2:	4770      	bx	lr

080088a4 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80088a4:	b480      	push	{r7}
 80088a6:	b089      	sub	sp, #36	@ 0x24
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	60f8      	str	r0, [r7, #12]
 80088ac:	60b9      	str	r1, [r7, #8]
 80088ae:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	681a      	ldr	r2, [r3, #0]
 80088b4:	68bb      	ldr	r3, [r7, #8]
 80088b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80088b8:	697b      	ldr	r3, [r7, #20]
 80088ba:	fa93 f3a3 	rbit	r3, r3
 80088be:	613b      	str	r3, [r7, #16]
  return result;
 80088c0:	693b      	ldr	r3, [r7, #16]
 80088c2:	fab3 f383 	clz	r3, r3
 80088c6:	b2db      	uxtb	r3, r3
 80088c8:	005b      	lsls	r3, r3, #1
 80088ca:	2103      	movs	r1, #3
 80088cc:	fa01 f303 	lsl.w	r3, r1, r3
 80088d0:	43db      	mvns	r3, r3
 80088d2:	401a      	ands	r2, r3
 80088d4:	68bb      	ldr	r3, [r7, #8]
 80088d6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80088d8:	69fb      	ldr	r3, [r7, #28]
 80088da:	fa93 f3a3 	rbit	r3, r3
 80088de:	61bb      	str	r3, [r7, #24]
  return result;
 80088e0:	69bb      	ldr	r3, [r7, #24]
 80088e2:	fab3 f383 	clz	r3, r3
 80088e6:	b2db      	uxtb	r3, r3
 80088e8:	005b      	lsls	r3, r3, #1
 80088ea:	6879      	ldr	r1, [r7, #4]
 80088ec:	fa01 f303 	lsl.w	r3, r1, r3
 80088f0:	431a      	orrs	r2, r3
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	601a      	str	r2, [r3, #0]
}
 80088f6:	bf00      	nop
 80088f8:	3724      	adds	r7, #36	@ 0x24
 80088fa:	46bd      	mov	sp, r7
 80088fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008900:	4770      	bx	lr

08008902 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8008902:	b480      	push	{r7}
 8008904:	b089      	sub	sp, #36	@ 0x24
 8008906:	af00      	add	r7, sp, #0
 8008908:	60f8      	str	r0, [r7, #12]
 800890a:	60b9      	str	r1, [r7, #8]
 800890c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	68da      	ldr	r2, [r3, #12]
 8008912:	68bb      	ldr	r3, [r7, #8]
 8008914:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008916:	697b      	ldr	r3, [r7, #20]
 8008918:	fa93 f3a3 	rbit	r3, r3
 800891c:	613b      	str	r3, [r7, #16]
  return result;
 800891e:	693b      	ldr	r3, [r7, #16]
 8008920:	fab3 f383 	clz	r3, r3
 8008924:	b2db      	uxtb	r3, r3
 8008926:	005b      	lsls	r3, r3, #1
 8008928:	2103      	movs	r1, #3
 800892a:	fa01 f303 	lsl.w	r3, r1, r3
 800892e:	43db      	mvns	r3, r3
 8008930:	401a      	ands	r2, r3
 8008932:	68bb      	ldr	r3, [r7, #8]
 8008934:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008936:	69fb      	ldr	r3, [r7, #28]
 8008938:	fa93 f3a3 	rbit	r3, r3
 800893c:	61bb      	str	r3, [r7, #24]
  return result;
 800893e:	69bb      	ldr	r3, [r7, #24]
 8008940:	fab3 f383 	clz	r3, r3
 8008944:	b2db      	uxtb	r3, r3
 8008946:	005b      	lsls	r3, r3, #1
 8008948:	6879      	ldr	r1, [r7, #4]
 800894a:	fa01 f303 	lsl.w	r3, r1, r3
 800894e:	431a      	orrs	r2, r3
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	60da      	str	r2, [r3, #12]
}
 8008954:	bf00      	nop
 8008956:	3724      	adds	r7, #36	@ 0x24
 8008958:	46bd      	mov	sp, r7
 800895a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895e:	4770      	bx	lr

08008960 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8008960:	b480      	push	{r7}
 8008962:	b083      	sub	sp, #12
 8008964:	af00      	add	r7, sp, #0
 8008966:	6078      	str	r0, [r7, #4]
 8008968:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	041a      	lsls	r2, r3, #16
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	619a      	str	r2, [r3, #24]
}
 8008972:	bf00      	nop
 8008974:	370c      	adds	r7, #12
 8008976:	46bd      	mov	sp, r7
 8008978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897c:	4770      	bx	lr

0800897e <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800897e:	b580      	push	{r7, lr}
 8008980:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8008982:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8008986:	f7ff feeb 	bl	8008760 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 800898a:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 800898e:	f7ff fecf 	bl	8008730 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8008992:	2007      	movs	r0, #7
 8008994:	f7ff fd34 	bl	8008400 <__NVIC_SetPriorityGrouping>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8008998:	f000 f80c 	bl	80089b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800899c:	f000 f968 	bl	8008c70 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80089a0:	f000 f8c6 	bl	8008b30 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 80089a4:	f000 f914 	bl	8008bd0 <MX_USART6_UART_Init>
  MX_I2C3_Init();
 80089a8:	f000 f856 	bl	8008a58 <MX_I2C3_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	app_main();
 80089ac:	f001 fa78 	bl	8009ea0 <app_main>
 80089b0:	e7fc      	b.n	80089ac <main+0x2e>
	...

080089b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80089b4:	b580      	push	{r7, lr}
 80089b6:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 80089b8:	2002      	movs	r0, #2
 80089ba:	f7ff ff17 	bl	80087ec <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_2)
 80089be:	bf00      	nop
 80089c0:	f7ff ff28 	bl	8008814 <LL_FLASH_GetLatency>
 80089c4:	4603      	mov	r3, r0
 80089c6:	2b02      	cmp	r3, #2
 80089c8:	d1fa      	bne.n	80089c0 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE2);
 80089ca:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80089ce:	f7ff ff2f 	bl	8008830 <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSI_SetCalibTrimming(16);
 80089d2:	2010      	movs	r0, #16
 80089d4:	f7ff fd9e 	bl	8008514 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_HSI_Enable();
 80089d8:	f7ff fd7a 	bl	80084d0 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 80089dc:	bf00      	nop
 80089de:	f7ff fd87 	bl	80084f0 <LL_RCC_HSI_IsReady>
 80089e2:	4603      	mov	r3, r0
 80089e4:	2b01      	cmp	r3, #1
 80089e6:	d1fa      	bne.n	80089de <SystemClock_Config+0x2a>
  {

  }
  LL_RCC_LSI_Enable();
 80089e8:	f7ff fdaa 	bl	8008540 <LL_RCC_LSI_Enable>

   /* Wait till LSI is ready */
  while(LL_RCC_LSI_IsReady() != 1)
 80089ec:	bf00      	nop
 80089ee:	f7ff fdb7 	bl	8008560 <LL_RCC_LSI_IsReady>
 80089f2:	4603      	mov	r3, r0
 80089f4:	2b01      	cmp	r3, #1
 80089f6:	d1fa      	bne.n	80089ee <SystemClock_Config+0x3a>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_16, 336, LL_RCC_PLLP_DIV_4);
 80089f8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80089fc:	f44f 72a8 	mov.w	r2, #336	@ 0x150
 8008a00:	2110      	movs	r1, #16
 8008a02:	2000      	movs	r0, #0
 8008a04:	f7ff fe56 	bl	80086b4 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8008a08:	f7ff fe30 	bl	800866c <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8008a0c:	bf00      	nop
 8008a0e:	f7ff fe3d 	bl	800868c <LL_RCC_PLL_IsReady>
 8008a12:	4603      	mov	r3, r0
 8008a14:	2b01      	cmp	r3, #1
 8008a16:	d1fa      	bne.n	8008a0e <SystemClock_Config+0x5a>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8008a18:	2000      	movs	r0, #0
 8008a1a:	f7ff fdd5 	bl	80085c8 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 8008a1e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8008a22:	f7ff fde5 	bl	80085f0 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8008a26:	2000      	movs	r0, #0
 8008a28:	f7ff fdf6 	bl	8008618 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8008a2c:	2002      	movs	r0, #2
 8008a2e:	f7ff fda9 	bl	8008584 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8008a32:	bf00      	nop
 8008a34:	f7ff fdba 	bl	80085ac <LL_RCC_GetSysClkSource>
 8008a38:	4603      	mov	r3, r0
 8008a3a:	2b08      	cmp	r3, #8
 8008a3c:	d1fa      	bne.n	8008a34 <SystemClock_Config+0x80>
  {

  }
  LL_Init1msTick(84000000);
 8008a3e:	4805      	ldr	r0, [pc, #20]	@ (8008a54 <SystemClock_Config+0xa0>)
 8008a40:	f001 fa10 	bl	8009e64 <LL_Init1msTick>
  LL_SetSystemCoreClock(84000000);
 8008a44:	4803      	ldr	r0, [pc, #12]	@ (8008a54 <SystemClock_Config+0xa0>)
 8008a46:	f001 fa1b 	bl	8009e80 <LL_SetSystemCoreClock>
  LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
 8008a4a:	2000      	movs	r0, #0
 8008a4c:	f7ff fdf8 	bl	8008640 <LL_RCC_SetTIMPrescaler>
}
 8008a50:	bf00      	nop
 8008a52:	bd80      	pop	{r7, pc}
 8008a54:	0501bd00 	.word	0x0501bd00

08008a58 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8008a58:	b580      	push	{r7, lr}
 8008a5a:	b08e      	sub	sp, #56	@ 0x38
 8008a5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C3_Init 0 */

  /* USER CODE END I2C3_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 8008a5e:	f107 0318 	add.w	r3, r7, #24
 8008a62:	2220      	movs	r2, #32
 8008a64:	2100      	movs	r1, #0
 8008a66:	4618      	mov	r0, r3
 8008a68:	f008 ff44 	bl	80118f4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008a6c:	463b      	mov	r3, r7
 8008a6e:	2200      	movs	r2, #0
 8008a70:	601a      	str	r2, [r3, #0]
 8008a72:	605a      	str	r2, [r3, #4]
 8008a74:	609a      	str	r2, [r3, #8]
 8008a76:	60da      	str	r2, [r3, #12]
 8008a78:	611a      	str	r2, [r3, #16]
 8008a7a:	615a      	str	r2, [r3, #20]

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8008a7c:	2001      	movs	r0, #1
 8008a7e:	f7ff fe3f 	bl	8008700 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8008a82:	2002      	movs	r0, #2
 8008a84:	f7ff fe3c 	bl	8008700 <LL_AHB1_GRP1_EnableClock>
  /**I2C3 GPIO Configuration
  PA8   ------> I2C3_SCL
  PB4   ------> I2C3_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8008a88:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008a8c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8008a8e:	2302      	movs	r3, #2
 8008a90:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8008a92:	2303      	movs	r3, #3
 8008a94:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8008a96:	2301      	movs	r3, #1
 8008a98:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8008a9a:	2301      	movs	r3, #1
 8008a9c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8008a9e:	2304      	movs	r3, #4
 8008aa0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008aa2:	463b      	mov	r3, r7
 8008aa4:	4619      	mov	r1, r3
 8008aa6:	481e      	ldr	r0, [pc, #120]	@ (8008b20 <MX_I2C3_Init+0xc8>)
 8008aa8:	f000 fc02 	bl	80092b0 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 8008aac:	2310      	movs	r3, #16
 8008aae:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8008ab0:	2302      	movs	r3, #2
 8008ab2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8008ab4:	2303      	movs	r3, #3
 8008ab6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8008ab8:	2301      	movs	r3, #1
 8008aba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8008abc:	2301      	movs	r3, #1
 8008abe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_9;
 8008ac0:	2309      	movs	r3, #9
 8008ac2:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008ac4:	463b      	mov	r3, r7
 8008ac6:	4619      	mov	r1, r3
 8008ac8:	4816      	ldr	r0, [pc, #88]	@ (8008b24 <MX_I2C3_Init+0xcc>)
 8008aca:	f000 fbf1 	bl	80092b0 <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C3);
 8008ace:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8008ad2:	f7ff fe2d 	bl	8008730 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  /** I2C Initialization
  */
  LL_I2C_DisableOwnAddress2(I2C3);
 8008ad6:	4814      	ldr	r0, [pc, #80]	@ (8008b28 <MX_I2C3_Init+0xd0>)
 8008ad8:	f7ff fce9 	bl	80084ae <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C3);
 8008adc:	4812      	ldr	r0, [pc, #72]	@ (8008b28 <MX_I2C3_Init+0xd0>)
 8008ade:	f7ff fcc3 	bl	8008468 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C3);
 8008ae2:	4811      	ldr	r0, [pc, #68]	@ (8008b28 <MX_I2C3_Init+0xd0>)
 8008ae4:	f7ff fcb0 	bl	8008448 <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8008ae8:	2300      	movs	r3, #0
 8008aea:	61bb      	str	r3, [r7, #24]
  I2C_InitStruct.ClockSpeed = 100000;
 8008aec:	4b0f      	ldr	r3, [pc, #60]	@ (8008b2c <MX_I2C3_Init+0xd4>)
 8008aee:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.DutyCycle = LL_I2C_DUTYCYCLE_2;
 8008af0:	2300      	movs	r3, #0
 8008af2:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.OwnAddress1 = 0;
 8008af4:	2300      	movs	r3, #0
 8008af6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8008af8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008afc:	633b      	str	r3, [r7, #48]	@ 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8008afe:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8008b02:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_I2C_Init(I2C3, &I2C_InitStruct);
 8008b04:	f107 0318 	add.w	r3, r7, #24
 8008b08:	4619      	mov	r1, r3
 8008b0a:	4807      	ldr	r0, [pc, #28]	@ (8008b28 <MX_I2C3_Init+0xd0>)
 8008b0c:	f000 fd50 	bl	80095b0 <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C3, 0);
 8008b10:	2100      	movs	r1, #0
 8008b12:	4805      	ldr	r0, [pc, #20]	@ (8008b28 <MX_I2C3_Init+0xd0>)
 8008b14:	f7ff fcb8 	bl	8008488 <LL_I2C_SetOwnAddress2>
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8008b18:	bf00      	nop
 8008b1a:	3738      	adds	r7, #56	@ 0x38
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	bd80      	pop	{r7, pc}
 8008b20:	40020000 	.word	0x40020000
 8008b24:	40020400 	.word	0x40020400
 8008b28:	40005c00 	.word	0x40005c00
 8008b2c:	000186a0 	.word	0x000186a0

08008b30 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b08e      	sub	sp, #56	@ 0x38
 8008b34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8008b36:	f107 031c 	add.w	r3, r7, #28
 8008b3a:	2200      	movs	r2, #0
 8008b3c:	601a      	str	r2, [r3, #0]
 8008b3e:	605a      	str	r2, [r3, #4]
 8008b40:	609a      	str	r2, [r3, #8]
 8008b42:	60da      	str	r2, [r3, #12]
 8008b44:	611a      	str	r2, [r3, #16]
 8008b46:	615a      	str	r2, [r3, #20]
 8008b48:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008b4a:	1d3b      	adds	r3, r7, #4
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	601a      	str	r2, [r3, #0]
 8008b50:	605a      	str	r2, [r3, #4]
 8008b52:	609a      	str	r2, [r3, #8]
 8008b54:	60da      	str	r2, [r3, #12]
 8008b56:	611a      	str	r2, [r3, #16]
 8008b58:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8008b5a:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8008b5e:	f7ff fde7 	bl	8008730 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8008b62:	2001      	movs	r0, #1
 8008b64:	f7ff fdcc 	bl	8008700 <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8008b68:	230c      	movs	r3, #12
 8008b6a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8008b6c:	2302      	movs	r3, #2
 8008b6e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8008b70:	2300      	movs	r3, #0
 8008b72:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8008b74:	2300      	movs	r3, #0
 8008b76:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8008b78:	2300      	movs	r3, #0
 8008b7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8008b7c:	2307      	movs	r3, #7
 8008b7e:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008b80:	1d3b      	adds	r3, r7, #4
 8008b82:	4619      	mov	r1, r3
 8008b84:	4810      	ldr	r0, [pc, #64]	@ (8008bc8 <MX_USART2_UART_Init+0x98>)
 8008b86:	f000 fb93 	bl	80092b0 <LL_GPIO_Init>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8008b8a:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8008b8e:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8008b90:	2300      	movs	r3, #0
 8008b92:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8008b94:	2300      	movs	r3, #0
 8008b96:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8008b98:	2300      	movs	r3, #0
 8008b9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8008b9c:	230c      	movs	r3, #12
 8008b9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8008ba8:	f107 031c 	add.w	r3, r7, #28
 8008bac:	4619      	mov	r1, r3
 8008bae:	4807      	ldr	r0, [pc, #28]	@ (8008bcc <MX_USART2_UART_Init+0x9c>)
 8008bb0:	f001 f8da 	bl	8009d68 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8008bb4:	4805      	ldr	r0, [pc, #20]	@ (8008bcc <MX_USART2_UART_Init+0x9c>)
 8008bb6:	f7ff fe5f 	bl	8008878 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8008bba:	4804      	ldr	r0, [pc, #16]	@ (8008bcc <MX_USART2_UART_Init+0x9c>)
 8008bbc:	f7ff fe4c 	bl	8008858 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8008bc0:	bf00      	nop
 8008bc2:	3738      	adds	r7, #56	@ 0x38
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	bd80      	pop	{r7, pc}
 8008bc8:	40020000 	.word	0x40020000
 8008bcc:	40004400 	.word	0x40004400

08008bd0 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8008bd0:	b580      	push	{r7, lr}
 8008bd2:	b08e      	sub	sp, #56	@ 0x38
 8008bd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART6_Init 0 */

  /* USER CODE END USART6_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8008bd6:	f107 031c 	add.w	r3, r7, #28
 8008bda:	2200      	movs	r2, #0
 8008bdc:	601a      	str	r2, [r3, #0]
 8008bde:	605a      	str	r2, [r3, #4]
 8008be0:	609a      	str	r2, [r3, #8]
 8008be2:	60da      	str	r2, [r3, #12]
 8008be4:	611a      	str	r2, [r3, #16]
 8008be6:	615a      	str	r2, [r3, #20]
 8008be8:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008bea:	1d3b      	adds	r3, r7, #4
 8008bec:	2200      	movs	r2, #0
 8008bee:	601a      	str	r2, [r3, #0]
 8008bf0:	605a      	str	r2, [r3, #4]
 8008bf2:	609a      	str	r2, [r3, #8]
 8008bf4:	60da      	str	r2, [r3, #12]
 8008bf6:	611a      	str	r2, [r3, #16]
 8008bf8:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART6);
 8008bfa:	2020      	movs	r0, #32
 8008bfc:	f7ff fdb0 	bl	8008760 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8008c00:	2004      	movs	r0, #4
 8008c02:	f7ff fd7d 	bl	8008700 <LL_AHB1_GRP1_EnableClock>
  /**USART6 GPIO Configuration
  PC6   ------> USART6_TX
  PC7   ------> USART6_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8008c06:	23c0      	movs	r3, #192	@ 0xc0
 8008c08:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8008c0a:	2302      	movs	r3, #2
 8008c0c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8008c0e:	2303      	movs	r3, #3
 8008c10:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8008c12:	2300      	movs	r3, #0
 8008c14:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8008c16:	2300      	movs	r3, #0
 8008c18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8008c1a:	2308      	movs	r3, #8
 8008c1c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008c1e:	1d3b      	adds	r3, r7, #4
 8008c20:	4619      	mov	r1, r3
 8008c22:	4811      	ldr	r0, [pc, #68]	@ (8008c68 <MX_USART6_UART_Init+0x98>)
 8008c24:	f000 fb44 	bl	80092b0 <LL_GPIO_Init>

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  USART_InitStruct.BaudRate = 9600;
 8008c28:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
 8008c2c:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8008c2e:	2300      	movs	r3, #0
 8008c30:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8008c32:	2300      	movs	r3, #0
 8008c34:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8008c36:	2300      	movs	r3, #0
 8008c38:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8008c3a:	230c      	movs	r3, #12
 8008c3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8008c3e:	2300      	movs	r3, #0
 8008c40:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8008c42:	2300      	movs	r3, #0
 8008c44:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART6, &USART_InitStruct);
 8008c46:	f107 031c 	add.w	r3, r7, #28
 8008c4a:	4619      	mov	r1, r3
 8008c4c:	4807      	ldr	r0, [pc, #28]	@ (8008c6c <MX_USART6_UART_Init+0x9c>)
 8008c4e:	f001 f88b 	bl	8009d68 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART6);
 8008c52:	4806      	ldr	r0, [pc, #24]	@ (8008c6c <MX_USART6_UART_Init+0x9c>)
 8008c54:	f7ff fe10 	bl	8008878 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART6);
 8008c58:	4804      	ldr	r0, [pc, #16]	@ (8008c6c <MX_USART6_UART_Init+0x9c>)
 8008c5a:	f7ff fdfd 	bl	8008858 <LL_USART_Enable>
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8008c5e:	bf00      	nop
 8008c60:	3738      	adds	r7, #56	@ 0x38
 8008c62:	46bd      	mov	sp, r7
 8008c64:	bd80      	pop	{r7, pc}
 8008c66:	bf00      	nop
 8008c68:	40020800 	.word	0x40020800
 8008c6c:	40011400 	.word	0x40011400

08008c70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8008c70:	b580      	push	{r7, lr}
 8008c72:	b088      	sub	sp, #32
 8008c74:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8008c76:	f107 0318 	add.w	r3, r7, #24
 8008c7a:	2200      	movs	r2, #0
 8008c7c:	601a      	str	r2, [r3, #0]
 8008c7e:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008c80:	463b      	mov	r3, r7
 8008c82:	2200      	movs	r2, #0
 8008c84:	601a      	str	r2, [r3, #0]
 8008c86:	605a      	str	r2, [r3, #4]
 8008c88:	609a      	str	r2, [r3, #8]
 8008c8a:	60da      	str	r2, [r3, #12]
 8008c8c:	611a      	str	r2, [r3, #16]
 8008c8e:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8008c90:	2004      	movs	r0, #4
 8008c92:	f7ff fd35 	bl	8008700 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8008c96:	2080      	movs	r0, #128	@ 0x80
 8008c98:	f7ff fd32 	bl	8008700 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8008c9c:	2001      	movs	r0, #1
 8008c9e:	f7ff fd2f 	bl	8008700 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8008ca2:	2002      	movs	r0, #2
 8008ca4:	f7ff fd2c 	bl	8008700 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(LD2_GPIO_Port, LD2_Pin);
 8008ca8:	2120      	movs	r1, #32
 8008caa:	481a      	ldr	r0, [pc, #104]	@ (8008d14 <MX_GPIO_Init+0xa4>)
 8008cac:	f7ff fe58 	bl	8008960 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 8008cb0:	4919      	ldr	r1, [pc, #100]	@ (8008d18 <MX_GPIO_Init+0xa8>)
 8008cb2:	2002      	movs	r0, #2
 8008cb4:	f7ff fd6c 	bl	8008790 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 8008cb8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008cbc:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8008cbe:	2301      	movs	r3, #1
 8008cc0:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8008cc6:	2302      	movs	r3, #2
 8008cc8:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8008cca:	f107 0318 	add.w	r3, r7, #24
 8008cce:	4618      	mov	r0, r3
 8008cd0:	f000 f96a 	bl	8008fa8 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8008cda:	4810      	ldr	r0, [pc, #64]	@ (8008d1c <MX_GPIO_Init+0xac>)
 8008cdc:	f7ff fe11 	bl	8008902 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 8008ce0:	2200      	movs	r2, #0
 8008ce2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8008ce6:	480d      	ldr	r0, [pc, #52]	@ (8008d1c <MX_GPIO_Init+0xac>)
 8008ce8:	f7ff fddc 	bl	80088a4 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = LD2_Pin;
 8008cec:	2320      	movs	r3, #32
 8008cee:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8008cf0:	2301      	movs	r3, #1
 8008cf2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8008d00:	463b      	mov	r3, r7
 8008d02:	4619      	mov	r1, r3
 8008d04:	4803      	ldr	r0, [pc, #12]	@ (8008d14 <MX_GPIO_Init+0xa4>)
 8008d06:	f000 fad3 	bl	80092b0 <LL_GPIO_Init>

}
 8008d0a:	bf00      	nop
 8008d0c:	3720      	adds	r7, #32
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	bd80      	pop	{r7, pc}
 8008d12:	bf00      	nop
 8008d14:	40020000 	.word	0x40020000
 8008d18:	00f00003 	.word	0x00f00003
 8008d1c:	40020800 	.word	0x40020800

08008d20 <_close>:
	}
	return len;
}

int _close(int file)
{
 8008d20:	b480      	push	{r7}
 8008d22:	b083      	sub	sp, #12
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]
	return -1;
 8008d28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008d2c:	4618      	mov	r0, r3
 8008d2e:	370c      	adds	r7, #12
 8008d30:	46bd      	mov	sp, r7
 8008d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d36:	4770      	bx	lr

08008d38 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8008d38:	b480      	push	{r7}
 8008d3a:	b083      	sub	sp, #12
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	6078      	str	r0, [r7, #4]
 8008d40:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8008d48:	605a      	str	r2, [r3, #4]
	return 0;
 8008d4a:	2300      	movs	r3, #0
}
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	370c      	adds	r7, #12
 8008d50:	46bd      	mov	sp, r7
 8008d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d56:	4770      	bx	lr

08008d58 <_isatty>:

int _isatty(int file)
{
 8008d58:	b480      	push	{r7}
 8008d5a:	b083      	sub	sp, #12
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	6078      	str	r0, [r7, #4]
	return 1;
 8008d60:	2301      	movs	r3, #1
}
 8008d62:	4618      	mov	r0, r3
 8008d64:	370c      	adds	r7, #12
 8008d66:	46bd      	mov	sp, r7
 8008d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d6c:	4770      	bx	lr

08008d6e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8008d6e:	b480      	push	{r7}
 8008d70:	b085      	sub	sp, #20
 8008d72:	af00      	add	r7, sp, #0
 8008d74:	60f8      	str	r0, [r7, #12]
 8008d76:	60b9      	str	r1, [r7, #8]
 8008d78:	607a      	str	r2, [r7, #4]
	return 0;
 8008d7a:	2300      	movs	r3, #0
}
 8008d7c:	4618      	mov	r0, r3
 8008d7e:	3714      	adds	r7, #20
 8008d80:	46bd      	mov	sp, r7
 8008d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d86:	4770      	bx	lr

08008d88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b086      	sub	sp, #24
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8008d90:	4a14      	ldr	r2, [pc, #80]	@ (8008de4 <_sbrk+0x5c>)
 8008d92:	4b15      	ldr	r3, [pc, #84]	@ (8008de8 <_sbrk+0x60>)
 8008d94:	1ad3      	subs	r3, r2, r3
 8008d96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8008d98:	697b      	ldr	r3, [r7, #20]
 8008d9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8008d9c:	4b13      	ldr	r3, [pc, #76]	@ (8008dec <_sbrk+0x64>)
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d102      	bne.n	8008daa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8008da4:	4b11      	ldr	r3, [pc, #68]	@ (8008dec <_sbrk+0x64>)
 8008da6:	4a12      	ldr	r2, [pc, #72]	@ (8008df0 <_sbrk+0x68>)
 8008da8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8008daa:	4b10      	ldr	r3, [pc, #64]	@ (8008dec <_sbrk+0x64>)
 8008dac:	681a      	ldr	r2, [r3, #0]
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	4413      	add	r3, r2
 8008db2:	693a      	ldr	r2, [r7, #16]
 8008db4:	429a      	cmp	r2, r3
 8008db6:	d207      	bcs.n	8008dc8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8008db8:	f008 fe04 	bl	80119c4 <__errno>
 8008dbc:	4603      	mov	r3, r0
 8008dbe:	220c      	movs	r2, #12
 8008dc0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8008dc2:	f04f 33ff 	mov.w	r3, #4294967295
 8008dc6:	e009      	b.n	8008ddc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8008dc8:	4b08      	ldr	r3, [pc, #32]	@ (8008dec <_sbrk+0x64>)
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8008dce:	4b07      	ldr	r3, [pc, #28]	@ (8008dec <_sbrk+0x64>)
 8008dd0:	681a      	ldr	r2, [r3, #0]
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	4413      	add	r3, r2
 8008dd6:	4a05      	ldr	r2, [pc, #20]	@ (8008dec <_sbrk+0x64>)
 8008dd8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8008dda:	68fb      	ldr	r3, [r7, #12]
}
 8008ddc:	4618      	mov	r0, r3
 8008dde:	3718      	adds	r7, #24
 8008de0:	46bd      	mov	sp, r7
 8008de2:	bd80      	pop	{r7, pc}
 8008de4:	20018000 	.word	0x20018000
 8008de8:	00000800 	.word	0x00000800
 8008dec:	20000604 	.word	0x20000604
 8008df0:	20001730 	.word	0x20001730

08008df4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8008df4:	b480      	push	{r7}
 8008df6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8008df8:	4b06      	ldr	r3, [pc, #24]	@ (8008e14 <SystemInit+0x20>)
 8008dfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008dfe:	4a05      	ldr	r2, [pc, #20]	@ (8008e14 <SystemInit+0x20>)
 8008e00:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008e04:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8008e08:	bf00      	nop
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e10:	4770      	bx	lr
 8008e12:	bf00      	nop
 8008e14:	e000ed00 	.word	0xe000ed00

08008e18 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8008e18:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8008e50 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8008e1c:	480d      	ldr	r0, [pc, #52]	@ (8008e54 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8008e1e:	490e      	ldr	r1, [pc, #56]	@ (8008e58 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8008e20:	4a0e      	ldr	r2, [pc, #56]	@ (8008e5c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8008e22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008e24:	e002      	b.n	8008e2c <LoopCopyDataInit>

08008e26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008e26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008e28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008e2a:	3304      	adds	r3, #4

08008e2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008e2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008e2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008e30:	d3f9      	bcc.n	8008e26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008e32:	4a0b      	ldr	r2, [pc, #44]	@ (8008e60 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8008e34:	4c0b      	ldr	r4, [pc, #44]	@ (8008e64 <LoopFillZerobss+0x26>)
  movs r3, #0
 8008e36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008e38:	e001      	b.n	8008e3e <LoopFillZerobss>

08008e3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008e3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008e3c:	3204      	adds	r2, #4

08008e3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008e3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008e40:	d3fb      	bcc.n	8008e3a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8008e42:	f7ff ffd7 	bl	8008df4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8008e46:	f008 fdc3 	bl	80119d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8008e4a:	f7ff fd98 	bl	800897e <main>
  bx  lr    
 8008e4e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8008e50:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8008e54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008e58:	200005e8 	.word	0x200005e8
  ldr r2, =_sidata
 8008e5c:	08015048 	.word	0x08015048
  ldr r2, =_sbss
 8008e60:	200005e8 	.word	0x200005e8
  ldr r4, =_ebss
 8008e64:	20001720 	.word	0x20001720

08008e68 <ADC_IRQHandler>:
 * @param  None     
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
    mov  r0, sp
 8008e68:	4668      	mov	r0, sp
    ldr  sp, =_estack
 8008e6a:	f8df d008 	ldr.w	sp, [pc, #8]	@ 8008e74 <ADC_IRQHandler+0xc>
	  b    fault_exception_handler
 8008e6e:	f003 bbb1 	b.w	800c5d4 <fault_exception_handler>
 8008e72:	0000      	.short	0x0000
    ldr  sp, =_estack
 8008e74:	20018000 	.word	0x20018000

08008e78 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8008e78:	b480      	push	{r7}
 8008e7a:	b083      	sub	sp, #12
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8008e80:	4b05      	ldr	r3, [pc, #20]	@ (8008e98 <LL_EXTI_EnableIT_0_31+0x20>)
 8008e82:	681a      	ldr	r2, [r3, #0]
 8008e84:	4904      	ldr	r1, [pc, #16]	@ (8008e98 <LL_EXTI_EnableIT_0_31+0x20>)
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	4313      	orrs	r3, r2
 8008e8a:	600b      	str	r3, [r1, #0]
}
 8008e8c:	bf00      	nop
 8008e8e:	370c      	adds	r7, #12
 8008e90:	46bd      	mov	sp, r7
 8008e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e96:	4770      	bx	lr
 8008e98:	40013c00 	.word	0x40013c00

08008e9c <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8008e9c:	b480      	push	{r7}
 8008e9e:	b083      	sub	sp, #12
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8008ea4:	4b06      	ldr	r3, [pc, #24]	@ (8008ec0 <LL_EXTI_DisableIT_0_31+0x24>)
 8008ea6:	681a      	ldr	r2, [r3, #0]
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	43db      	mvns	r3, r3
 8008eac:	4904      	ldr	r1, [pc, #16]	@ (8008ec0 <LL_EXTI_DisableIT_0_31+0x24>)
 8008eae:	4013      	ands	r3, r2
 8008eb0:	600b      	str	r3, [r1, #0]
}
 8008eb2:	bf00      	nop
 8008eb4:	370c      	adds	r7, #12
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ebc:	4770      	bx	lr
 8008ebe:	bf00      	nop
 8008ec0:	40013c00 	.word	0x40013c00

08008ec4 <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8008ec4:	b480      	push	{r7}
 8008ec6:	b083      	sub	sp, #12
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8008ecc:	4b05      	ldr	r3, [pc, #20]	@ (8008ee4 <LL_EXTI_EnableEvent_0_31+0x20>)
 8008ece:	685a      	ldr	r2, [r3, #4]
 8008ed0:	4904      	ldr	r1, [pc, #16]	@ (8008ee4 <LL_EXTI_EnableEvent_0_31+0x20>)
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	4313      	orrs	r3, r2
 8008ed6:	604b      	str	r3, [r1, #4]

}
 8008ed8:	bf00      	nop
 8008eda:	370c      	adds	r7, #12
 8008edc:	46bd      	mov	sp, r7
 8008ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee2:	4770      	bx	lr
 8008ee4:	40013c00 	.word	0x40013c00

08008ee8 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8008ee8:	b480      	push	{r7}
 8008eea:	b083      	sub	sp, #12
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8008ef0:	4b06      	ldr	r3, [pc, #24]	@ (8008f0c <LL_EXTI_DisableEvent_0_31+0x24>)
 8008ef2:	685a      	ldr	r2, [r3, #4]
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	43db      	mvns	r3, r3
 8008ef8:	4904      	ldr	r1, [pc, #16]	@ (8008f0c <LL_EXTI_DisableEvent_0_31+0x24>)
 8008efa:	4013      	ands	r3, r2
 8008efc:	604b      	str	r3, [r1, #4]
}
 8008efe:	bf00      	nop
 8008f00:	370c      	adds	r7, #12
 8008f02:	46bd      	mov	sp, r7
 8008f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f08:	4770      	bx	lr
 8008f0a:	bf00      	nop
 8008f0c:	40013c00 	.word	0x40013c00

08008f10 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8008f10:	b480      	push	{r7}
 8008f12:	b083      	sub	sp, #12
 8008f14:	af00      	add	r7, sp, #0
 8008f16:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8008f18:	4b05      	ldr	r3, [pc, #20]	@ (8008f30 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8008f1a:	689a      	ldr	r2, [r3, #8]
 8008f1c:	4904      	ldr	r1, [pc, #16]	@ (8008f30 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	4313      	orrs	r3, r2
 8008f22:	608b      	str	r3, [r1, #8]

}
 8008f24:	bf00      	nop
 8008f26:	370c      	adds	r7, #12
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2e:	4770      	bx	lr
 8008f30:	40013c00 	.word	0x40013c00

08008f34 <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8008f34:	b480      	push	{r7}
 8008f36:	b083      	sub	sp, #12
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8008f3c:	4b06      	ldr	r3, [pc, #24]	@ (8008f58 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8008f3e:	689a      	ldr	r2, [r3, #8]
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	43db      	mvns	r3, r3
 8008f44:	4904      	ldr	r1, [pc, #16]	@ (8008f58 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8008f46:	4013      	ands	r3, r2
 8008f48:	608b      	str	r3, [r1, #8]

}
 8008f4a:	bf00      	nop
 8008f4c:	370c      	adds	r7, #12
 8008f4e:	46bd      	mov	sp, r7
 8008f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f54:	4770      	bx	lr
 8008f56:	bf00      	nop
 8008f58:	40013c00 	.word	0x40013c00

08008f5c <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8008f5c:	b480      	push	{r7}
 8008f5e:	b083      	sub	sp, #12
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8008f64:	4b05      	ldr	r3, [pc, #20]	@ (8008f7c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8008f66:	68da      	ldr	r2, [r3, #12]
 8008f68:	4904      	ldr	r1, [pc, #16]	@ (8008f7c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	4313      	orrs	r3, r2
 8008f6e:	60cb      	str	r3, [r1, #12]
}
 8008f70:	bf00      	nop
 8008f72:	370c      	adds	r7, #12
 8008f74:	46bd      	mov	sp, r7
 8008f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f7a:	4770      	bx	lr
 8008f7c:	40013c00 	.word	0x40013c00

08008f80 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8008f80:	b480      	push	{r7}
 8008f82:	b083      	sub	sp, #12
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8008f88:	4b06      	ldr	r3, [pc, #24]	@ (8008fa4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8008f8a:	68da      	ldr	r2, [r3, #12]
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	43db      	mvns	r3, r3
 8008f90:	4904      	ldr	r1, [pc, #16]	@ (8008fa4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8008f92:	4013      	ands	r3, r2
 8008f94:	60cb      	str	r3, [r1, #12]
}
 8008f96:	bf00      	nop
 8008f98:	370c      	adds	r7, #12
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa0:	4770      	bx	lr
 8008fa2:	bf00      	nop
 8008fa4:	40013c00 	.word	0x40013c00

08008fa8 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8008fa8:	b580      	push	{r7, lr}
 8008faa:	b084      	sub	sp, #16
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	791b      	ldrb	r3, [r3, #4]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d065      	beq.n	8009088 <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d06b      	beq.n	800909c <LL_EXTI_Init+0xf4>
    {
      switch (EXTI_InitStruct->Mode)
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	795b      	ldrb	r3, [r3, #5]
 8008fc8:	2b02      	cmp	r3, #2
 8008fca:	d01c      	beq.n	8009006 <LL_EXTI_Init+0x5e>
 8008fcc:	2b02      	cmp	r3, #2
 8008fce:	dc25      	bgt.n	800901c <LL_EXTI_Init+0x74>
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d002      	beq.n	8008fda <LL_EXTI_Init+0x32>
 8008fd4:	2b01      	cmp	r3, #1
 8008fd6:	d00b      	beq.n	8008ff0 <LL_EXTI_Init+0x48>
 8008fd8:	e020      	b.n	800901c <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	4618      	mov	r0, r3
 8008fe0:	f7ff ff82 	bl	8008ee8 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	4618      	mov	r0, r3
 8008fea:	f7ff ff45 	bl	8008e78 <LL_EXTI_EnableIT_0_31>
          break;
 8008fee:	e018      	b.n	8009022 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	4618      	mov	r0, r3
 8008ff6:	f7ff ff51 	bl	8008e9c <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	4618      	mov	r0, r3
 8009000:	f7ff ff60 	bl	8008ec4 <LL_EXTI_EnableEvent_0_31>
          break;
 8009004:	e00d      	b.n	8009022 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	4618      	mov	r0, r3
 800900c:	f7ff ff34 	bl	8008e78 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	4618      	mov	r0, r3
 8009016:	f7ff ff55 	bl	8008ec4 <LL_EXTI_EnableEvent_0_31>
          break;
 800901a:	e002      	b.n	8009022 <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 800901c:	2301      	movs	r3, #1
 800901e:	73fb      	strb	r3, [r7, #15]
          break;
 8009020:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	799b      	ldrb	r3, [r3, #6]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d038      	beq.n	800909c <LL_EXTI_Init+0xf4>
      {
        switch (EXTI_InitStruct->Trigger)
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	799b      	ldrb	r3, [r3, #6]
 800902e:	2b03      	cmp	r3, #3
 8009030:	d01c      	beq.n	800906c <LL_EXTI_Init+0xc4>
 8009032:	2b03      	cmp	r3, #3
 8009034:	dc25      	bgt.n	8009082 <LL_EXTI_Init+0xda>
 8009036:	2b01      	cmp	r3, #1
 8009038:	d002      	beq.n	8009040 <LL_EXTI_Init+0x98>
 800903a:	2b02      	cmp	r3, #2
 800903c:	d00b      	beq.n	8009056 <LL_EXTI_Init+0xae>
 800903e:	e020      	b.n	8009082 <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	4618      	mov	r0, r3
 8009046:	f7ff ff9b 	bl	8008f80 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	4618      	mov	r0, r3
 8009050:	f7ff ff5e 	bl	8008f10 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8009054:	e022      	b.n	800909c <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	4618      	mov	r0, r3
 800905c:	f7ff ff6a 	bl	8008f34 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	4618      	mov	r0, r3
 8009066:	f7ff ff79 	bl	8008f5c <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800906a:	e017      	b.n	800909c <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	4618      	mov	r0, r3
 8009072:	f7ff ff4d 	bl	8008f10 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	4618      	mov	r0, r3
 800907c:	f7ff ff6e 	bl	8008f5c <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8009080:	e00c      	b.n	800909c <LL_EXTI_Init+0xf4>
          default:
            status = ERROR;
 8009082:	2301      	movs	r3, #1
 8009084:	73fb      	strb	r3, [r7, #15]
            break;
 8009086:	e009      	b.n	800909c <LL_EXTI_Init+0xf4>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	4618      	mov	r0, r3
 800908e:	f7ff ff05 	bl	8008e9c <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	4618      	mov	r0, r3
 8009098:	f7ff ff26 	bl	8008ee8 <LL_EXTI_DisableEvent_0_31>
  }
  return status;
 800909c:	7bfb      	ldrb	r3, [r7, #15]
}
 800909e:	4618      	mov	r0, r3
 80090a0:	3710      	adds	r7, #16
 80090a2:	46bd      	mov	sp, r7
 80090a4:	bd80      	pop	{r7, pc}

080090a6 <LL_GPIO_SetPinMode>:
{
 80090a6:	b480      	push	{r7}
 80090a8:	b089      	sub	sp, #36	@ 0x24
 80090aa:	af00      	add	r7, sp, #0
 80090ac:	60f8      	str	r0, [r7, #12]
 80090ae:	60b9      	str	r1, [r7, #8]
 80090b0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	681a      	ldr	r2, [r3, #0]
 80090b6:	68bb      	ldr	r3, [r7, #8]
 80090b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80090ba:	697b      	ldr	r3, [r7, #20]
 80090bc:	fa93 f3a3 	rbit	r3, r3
 80090c0:	613b      	str	r3, [r7, #16]
  return result;
 80090c2:	693b      	ldr	r3, [r7, #16]
 80090c4:	fab3 f383 	clz	r3, r3
 80090c8:	b2db      	uxtb	r3, r3
 80090ca:	005b      	lsls	r3, r3, #1
 80090cc:	2103      	movs	r1, #3
 80090ce:	fa01 f303 	lsl.w	r3, r1, r3
 80090d2:	43db      	mvns	r3, r3
 80090d4:	401a      	ands	r2, r3
 80090d6:	68bb      	ldr	r3, [r7, #8]
 80090d8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80090da:	69fb      	ldr	r3, [r7, #28]
 80090dc:	fa93 f3a3 	rbit	r3, r3
 80090e0:	61bb      	str	r3, [r7, #24]
  return result;
 80090e2:	69bb      	ldr	r3, [r7, #24]
 80090e4:	fab3 f383 	clz	r3, r3
 80090e8:	b2db      	uxtb	r3, r3
 80090ea:	005b      	lsls	r3, r3, #1
 80090ec:	6879      	ldr	r1, [r7, #4]
 80090ee:	fa01 f303 	lsl.w	r3, r1, r3
 80090f2:	431a      	orrs	r2, r3
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	601a      	str	r2, [r3, #0]
}
 80090f8:	bf00      	nop
 80090fa:	3724      	adds	r7, #36	@ 0x24
 80090fc:	46bd      	mov	sp, r7
 80090fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009102:	4770      	bx	lr

08009104 <LL_GPIO_SetPinOutputType>:
{
 8009104:	b480      	push	{r7}
 8009106:	b085      	sub	sp, #20
 8009108:	af00      	add	r7, sp, #0
 800910a:	60f8      	str	r0, [r7, #12]
 800910c:	60b9      	str	r1, [r7, #8]
 800910e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	685a      	ldr	r2, [r3, #4]
 8009114:	68bb      	ldr	r3, [r7, #8]
 8009116:	43db      	mvns	r3, r3
 8009118:	401a      	ands	r2, r3
 800911a:	68bb      	ldr	r3, [r7, #8]
 800911c:	6879      	ldr	r1, [r7, #4]
 800911e:	fb01 f303 	mul.w	r3, r1, r3
 8009122:	431a      	orrs	r2, r3
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	605a      	str	r2, [r3, #4]
}
 8009128:	bf00      	nop
 800912a:	3714      	adds	r7, #20
 800912c:	46bd      	mov	sp, r7
 800912e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009132:	4770      	bx	lr

08009134 <LL_GPIO_SetPinSpeed>:
{
 8009134:	b480      	push	{r7}
 8009136:	b089      	sub	sp, #36	@ 0x24
 8009138:	af00      	add	r7, sp, #0
 800913a:	60f8      	str	r0, [r7, #12]
 800913c:	60b9      	str	r1, [r7, #8]
 800913e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	689a      	ldr	r2, [r3, #8]
 8009144:	68bb      	ldr	r3, [r7, #8]
 8009146:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009148:	697b      	ldr	r3, [r7, #20]
 800914a:	fa93 f3a3 	rbit	r3, r3
 800914e:	613b      	str	r3, [r7, #16]
  return result;
 8009150:	693b      	ldr	r3, [r7, #16]
 8009152:	fab3 f383 	clz	r3, r3
 8009156:	b2db      	uxtb	r3, r3
 8009158:	005b      	lsls	r3, r3, #1
 800915a:	2103      	movs	r1, #3
 800915c:	fa01 f303 	lsl.w	r3, r1, r3
 8009160:	43db      	mvns	r3, r3
 8009162:	401a      	ands	r2, r3
 8009164:	68bb      	ldr	r3, [r7, #8]
 8009166:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009168:	69fb      	ldr	r3, [r7, #28]
 800916a:	fa93 f3a3 	rbit	r3, r3
 800916e:	61bb      	str	r3, [r7, #24]
  return result;
 8009170:	69bb      	ldr	r3, [r7, #24]
 8009172:	fab3 f383 	clz	r3, r3
 8009176:	b2db      	uxtb	r3, r3
 8009178:	005b      	lsls	r3, r3, #1
 800917a:	6879      	ldr	r1, [r7, #4]
 800917c:	fa01 f303 	lsl.w	r3, r1, r3
 8009180:	431a      	orrs	r2, r3
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	609a      	str	r2, [r3, #8]
}
 8009186:	bf00      	nop
 8009188:	3724      	adds	r7, #36	@ 0x24
 800918a:	46bd      	mov	sp, r7
 800918c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009190:	4770      	bx	lr

08009192 <LL_GPIO_SetPinPull>:
{
 8009192:	b480      	push	{r7}
 8009194:	b089      	sub	sp, #36	@ 0x24
 8009196:	af00      	add	r7, sp, #0
 8009198:	60f8      	str	r0, [r7, #12]
 800919a:	60b9      	str	r1, [r7, #8]
 800919c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	68da      	ldr	r2, [r3, #12]
 80091a2:	68bb      	ldr	r3, [r7, #8]
 80091a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80091a6:	697b      	ldr	r3, [r7, #20]
 80091a8:	fa93 f3a3 	rbit	r3, r3
 80091ac:	613b      	str	r3, [r7, #16]
  return result;
 80091ae:	693b      	ldr	r3, [r7, #16]
 80091b0:	fab3 f383 	clz	r3, r3
 80091b4:	b2db      	uxtb	r3, r3
 80091b6:	005b      	lsls	r3, r3, #1
 80091b8:	2103      	movs	r1, #3
 80091ba:	fa01 f303 	lsl.w	r3, r1, r3
 80091be:	43db      	mvns	r3, r3
 80091c0:	401a      	ands	r2, r3
 80091c2:	68bb      	ldr	r3, [r7, #8]
 80091c4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80091c6:	69fb      	ldr	r3, [r7, #28]
 80091c8:	fa93 f3a3 	rbit	r3, r3
 80091cc:	61bb      	str	r3, [r7, #24]
  return result;
 80091ce:	69bb      	ldr	r3, [r7, #24]
 80091d0:	fab3 f383 	clz	r3, r3
 80091d4:	b2db      	uxtb	r3, r3
 80091d6:	005b      	lsls	r3, r3, #1
 80091d8:	6879      	ldr	r1, [r7, #4]
 80091da:	fa01 f303 	lsl.w	r3, r1, r3
 80091de:	431a      	orrs	r2, r3
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	60da      	str	r2, [r3, #12]
}
 80091e4:	bf00      	nop
 80091e6:	3724      	adds	r7, #36	@ 0x24
 80091e8:	46bd      	mov	sp, r7
 80091ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ee:	4770      	bx	lr

080091f0 <LL_GPIO_SetAFPin_0_7>:
{
 80091f0:	b480      	push	{r7}
 80091f2:	b089      	sub	sp, #36	@ 0x24
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	60f8      	str	r0, [r7, #12]
 80091f8:	60b9      	str	r1, [r7, #8]
 80091fa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	6a1a      	ldr	r2, [r3, #32]
 8009200:	68bb      	ldr	r3, [r7, #8]
 8009202:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009204:	697b      	ldr	r3, [r7, #20]
 8009206:	fa93 f3a3 	rbit	r3, r3
 800920a:	613b      	str	r3, [r7, #16]
  return result;
 800920c:	693b      	ldr	r3, [r7, #16]
 800920e:	fab3 f383 	clz	r3, r3
 8009212:	b2db      	uxtb	r3, r3
 8009214:	009b      	lsls	r3, r3, #2
 8009216:	210f      	movs	r1, #15
 8009218:	fa01 f303 	lsl.w	r3, r1, r3
 800921c:	43db      	mvns	r3, r3
 800921e:	401a      	ands	r2, r3
 8009220:	68bb      	ldr	r3, [r7, #8]
 8009222:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009224:	69fb      	ldr	r3, [r7, #28]
 8009226:	fa93 f3a3 	rbit	r3, r3
 800922a:	61bb      	str	r3, [r7, #24]
  return result;
 800922c:	69bb      	ldr	r3, [r7, #24]
 800922e:	fab3 f383 	clz	r3, r3
 8009232:	b2db      	uxtb	r3, r3
 8009234:	009b      	lsls	r3, r3, #2
 8009236:	6879      	ldr	r1, [r7, #4]
 8009238:	fa01 f303 	lsl.w	r3, r1, r3
 800923c:	431a      	orrs	r2, r3
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	621a      	str	r2, [r3, #32]
}
 8009242:	bf00      	nop
 8009244:	3724      	adds	r7, #36	@ 0x24
 8009246:	46bd      	mov	sp, r7
 8009248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800924c:	4770      	bx	lr

0800924e <LL_GPIO_SetAFPin_8_15>:
{
 800924e:	b480      	push	{r7}
 8009250:	b089      	sub	sp, #36	@ 0x24
 8009252:	af00      	add	r7, sp, #0
 8009254:	60f8      	str	r0, [r7, #12]
 8009256:	60b9      	str	r1, [r7, #8]
 8009258:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800925e:	68bb      	ldr	r3, [r7, #8]
 8009260:	0a1b      	lsrs	r3, r3, #8
 8009262:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009264:	697b      	ldr	r3, [r7, #20]
 8009266:	fa93 f3a3 	rbit	r3, r3
 800926a:	613b      	str	r3, [r7, #16]
  return result;
 800926c:	693b      	ldr	r3, [r7, #16]
 800926e:	fab3 f383 	clz	r3, r3
 8009272:	b2db      	uxtb	r3, r3
 8009274:	009b      	lsls	r3, r3, #2
 8009276:	210f      	movs	r1, #15
 8009278:	fa01 f303 	lsl.w	r3, r1, r3
 800927c:	43db      	mvns	r3, r3
 800927e:	401a      	ands	r2, r3
 8009280:	68bb      	ldr	r3, [r7, #8]
 8009282:	0a1b      	lsrs	r3, r3, #8
 8009284:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009286:	69fb      	ldr	r3, [r7, #28]
 8009288:	fa93 f3a3 	rbit	r3, r3
 800928c:	61bb      	str	r3, [r7, #24]
  return result;
 800928e:	69bb      	ldr	r3, [r7, #24]
 8009290:	fab3 f383 	clz	r3, r3
 8009294:	b2db      	uxtb	r3, r3
 8009296:	009b      	lsls	r3, r3, #2
 8009298:	6879      	ldr	r1, [r7, #4]
 800929a:	fa01 f303 	lsl.w	r3, r1, r3
 800929e:	431a      	orrs	r2, r3
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80092a4:	bf00      	nop
 80092a6:	3724      	adds	r7, #36	@ 0x24
 80092a8:	46bd      	mov	sp, r7
 80092aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ae:	4770      	bx	lr

080092b0 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80092b0:	b580      	push	{r7, lr}
 80092b2:	b088      	sub	sp, #32
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	6078      	str	r0, [r7, #4]
 80092b8:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80092ba:	2300      	movs	r3, #0
 80092bc:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 80092be:	2300      	movs	r3, #0
 80092c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80092c2:	683b      	ldr	r3, [r7, #0]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80092c8:	697b      	ldr	r3, [r7, #20]
 80092ca:	fa93 f3a3 	rbit	r3, r3
 80092ce:	613b      	str	r3, [r7, #16]
  return result;
 80092d0:	693b      	ldr	r3, [r7, #16]
 80092d2:	fab3 f383 	clz	r3, r3
 80092d6:	b2db      	uxtb	r3, r3
 80092d8:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80092da:	e050      	b.n	800937e <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80092dc:	683b      	ldr	r3, [r7, #0]
 80092de:	681a      	ldr	r2, [r3, #0]
 80092e0:	2101      	movs	r1, #1
 80092e2:	69fb      	ldr	r3, [r7, #28]
 80092e4:	fa01 f303 	lsl.w	r3, r1, r3
 80092e8:	4013      	ands	r3, r2
 80092ea:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 80092ec:	69bb      	ldr	r3, [r7, #24]
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d042      	beq.n	8009378 <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80092f2:	683b      	ldr	r3, [r7, #0]
 80092f4:	685b      	ldr	r3, [r3, #4]
 80092f6:	2b01      	cmp	r3, #1
 80092f8:	d003      	beq.n	8009302 <LL_GPIO_Init+0x52>
 80092fa:	683b      	ldr	r3, [r7, #0]
 80092fc:	685b      	ldr	r3, [r3, #4]
 80092fe:	2b02      	cmp	r3, #2
 8009300:	d10d      	bne.n	800931e <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8009302:	683b      	ldr	r3, [r7, #0]
 8009304:	689b      	ldr	r3, [r3, #8]
 8009306:	461a      	mov	r2, r3
 8009308:	69b9      	ldr	r1, [r7, #24]
 800930a:	6878      	ldr	r0, [r7, #4]
 800930c:	f7ff ff12 	bl	8009134 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8009310:	683b      	ldr	r3, [r7, #0]
 8009312:	68db      	ldr	r3, [r3, #12]
 8009314:	461a      	mov	r2, r3
 8009316:	69b9      	ldr	r1, [r7, #24]
 8009318:	6878      	ldr	r0, [r7, #4]
 800931a:	f7ff fef3 	bl	8009104 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800931e:	683b      	ldr	r3, [r7, #0]
 8009320:	691b      	ldr	r3, [r3, #16]
 8009322:	461a      	mov	r2, r3
 8009324:	69b9      	ldr	r1, [r7, #24]
 8009326:	6878      	ldr	r0, [r7, #4]
 8009328:	f7ff ff33 	bl	8009192 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800932c:	683b      	ldr	r3, [r7, #0]
 800932e:	685b      	ldr	r3, [r3, #4]
 8009330:	2b02      	cmp	r3, #2
 8009332:	d11a      	bne.n	800936a <LL_GPIO_Init+0xba>
 8009334:	69bb      	ldr	r3, [r7, #24]
 8009336:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	fa93 f3a3 	rbit	r3, r3
 800933e:	60bb      	str	r3, [r7, #8]
  return result;
 8009340:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8009342:	fab3 f383 	clz	r3, r3
 8009346:	b2db      	uxtb	r3, r3
 8009348:	2b07      	cmp	r3, #7
 800934a:	d807      	bhi.n	800935c <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800934c:	683b      	ldr	r3, [r7, #0]
 800934e:	695b      	ldr	r3, [r3, #20]
 8009350:	461a      	mov	r2, r3
 8009352:	69b9      	ldr	r1, [r7, #24]
 8009354:	6878      	ldr	r0, [r7, #4]
 8009356:	f7ff ff4b 	bl	80091f0 <LL_GPIO_SetAFPin_0_7>
 800935a:	e006      	b.n	800936a <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800935c:	683b      	ldr	r3, [r7, #0]
 800935e:	695b      	ldr	r3, [r3, #20]
 8009360:	461a      	mov	r2, r3
 8009362:	69b9      	ldr	r1, [r7, #24]
 8009364:	6878      	ldr	r0, [r7, #4]
 8009366:	f7ff ff72 	bl	800924e <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	685b      	ldr	r3, [r3, #4]
 800936e:	461a      	mov	r2, r3
 8009370:	69b9      	ldr	r1, [r7, #24]
 8009372:	6878      	ldr	r0, [r7, #4]
 8009374:	f7ff fe97 	bl	80090a6 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8009378:	69fb      	ldr	r3, [r7, #28]
 800937a:	3301      	adds	r3, #1
 800937c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800937e:	683b      	ldr	r3, [r7, #0]
 8009380:	681a      	ldr	r2, [r3, #0]
 8009382:	69fb      	ldr	r3, [r7, #28]
 8009384:	fa22 f303 	lsr.w	r3, r2, r3
 8009388:	2b00      	cmp	r3, #0
 800938a:	d1a7      	bne.n	80092dc <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 800938c:	2300      	movs	r3, #0
}
 800938e:	4618      	mov	r0, r3
 8009390:	3720      	adds	r7, #32
 8009392:	46bd      	mov	sp, r7
 8009394:	bd80      	pop	{r7, pc}

08009396 <LL_I2C_Enable>:
{
 8009396:	b480      	push	{r7}
 8009398:	b083      	sub	sp, #12
 800939a:	af00      	add	r7, sp, #0
 800939c:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	f043 0201 	orr.w	r2, r3, #1
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	601a      	str	r2, [r3, #0]
}
 80093aa:	bf00      	nop
 80093ac:	370c      	adds	r7, #12
 80093ae:	46bd      	mov	sp, r7
 80093b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b4:	4770      	bx	lr

080093b6 <LL_I2C_Disable>:
{
 80093b6:	b480      	push	{r7}
 80093b8:	b083      	sub	sp, #12
 80093ba:	af00      	add	r7, sp, #0
 80093bc:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	f023 0201 	bic.w	r2, r3, #1
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	601a      	str	r2, [r3, #0]
}
 80093ca:	bf00      	nop
 80093cc:	370c      	adds	r7, #12
 80093ce:	46bd      	mov	sp, r7
 80093d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d4:	4770      	bx	lr

080093d6 <LL_I2C_ConfigFilters>:
{
 80093d6:	b480      	push	{r7}
 80093d8:	b085      	sub	sp, #20
 80093da:	af00      	add	r7, sp, #0
 80093dc:	60f8      	str	r0, [r7, #12]
 80093de:	60b9      	str	r1, [r7, #8]
 80093e0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->FLTR, I2C_FLTR_ANOFF | I2C_FLTR_DNF, AnalogFilter | DigitalFilter);
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093e6:	f023 021f 	bic.w	r2, r3, #31
 80093ea:	68b9      	ldr	r1, [r7, #8]
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	430b      	orrs	r3, r1
 80093f0:	431a      	orrs	r2, r3
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80093f6:	bf00      	nop
 80093f8:	3714      	adds	r7, #20
 80093fa:	46bd      	mov	sp, r7
 80093fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009400:	4770      	bx	lr

08009402 <LL_I2C_SetOwnAddress1>:
{
 8009402:	b480      	push	{r7}
 8009404:	b085      	sub	sp, #20
 8009406:	af00      	add	r7, sp, #0
 8009408:	60f8      	str	r0, [r7, #12]
 800940a:	60b9      	str	r1, [r7, #8]
 800940c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_ADD0 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD8_9 | I2C_OAR1_ADDMODE, OwnAddress1 | OwnAddrSize);
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	689b      	ldr	r3, [r3, #8]
 8009412:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8009416:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800941a:	68b9      	ldr	r1, [r7, #8]
 800941c:	687a      	ldr	r2, [r7, #4]
 800941e:	430a      	orrs	r2, r1
 8009420:	431a      	orrs	r2, r3
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	609a      	str	r2, [r3, #8]
}
 8009426:	bf00      	nop
 8009428:	3714      	adds	r7, #20
 800942a:	46bd      	mov	sp, r7
 800942c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009430:	4770      	bx	lr
	...

08009434 <LL_I2C_ConfigSpeed>:
  *         @arg @ref LL_I2C_DUTYCYCLE_16_9
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ConfigSpeed(I2C_TypeDef *I2Cx, uint32_t PeriphClock, uint32_t ClockSpeed,
                                        uint32_t DutyCycle)
{
 8009434:	b480      	push	{r7}
 8009436:	b087      	sub	sp, #28
 8009438:	af00      	add	r7, sp, #0
 800943a:	60f8      	str	r0, [r7, #12]
 800943c:	60b9      	str	r1, [r7, #8]
 800943e:	607a      	str	r2, [r7, #4]
 8009440:	603b      	str	r3, [r7, #0]
  uint32_t freqrange = 0x0U;
 8009442:	2300      	movs	r3, #0
 8009444:	613b      	str	r3, [r7, #16]
  uint32_t clockconfig = 0x0U;
 8009446:	2300      	movs	r3, #0
 8009448:	617b      	str	r3, [r7, #20]

  /* Compute frequency range */
  freqrange = __LL_I2C_FREQ_HZ_TO_MHZ(PeriphClock);
 800944a:	68bb      	ldr	r3, [r7, #8]
 800944c:	4a42      	ldr	r2, [pc, #264]	@ (8009558 <LL_I2C_ConfigSpeed+0x124>)
 800944e:	fba2 2303 	umull	r2, r3, r2, r3
 8009452:	0c9b      	lsrs	r3, r3, #18
 8009454:	613b      	str	r3, [r7, #16]

  /* Configure I2Cx: Frequency range register */
  MODIFY_REG(I2Cx->CR2, I2C_CR2_FREQ, freqrange);
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	685b      	ldr	r3, [r3, #4]
 800945a:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800945e:	693b      	ldr	r3, [r7, #16]
 8009460:	431a      	orrs	r2, r3
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	605a      	str	r2, [r3, #4]

  /* Configure I2Cx: Rise Time register */
  MODIFY_REG(I2Cx->TRISE, I2C_TRISE_TRISE, __LL_I2C_RISE_TIME(freqrange, ClockSpeed));
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	6a1b      	ldr	r3, [r3, #32]
 800946a:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	493a      	ldr	r1, [pc, #232]	@ (800955c <LL_I2C_ConfigSpeed+0x128>)
 8009472:	428b      	cmp	r3, r1
 8009474:	d802      	bhi.n	800947c <LL_I2C_ConfigSpeed+0x48>
 8009476:	693b      	ldr	r3, [r7, #16]
 8009478:	3301      	adds	r3, #1
 800947a:	e009      	b.n	8009490 <LL_I2C_ConfigSpeed+0x5c>
 800947c:	693b      	ldr	r3, [r7, #16]
 800947e:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8009482:	fb01 f303 	mul.w	r3, r1, r3
 8009486:	4936      	ldr	r1, [pc, #216]	@ (8009560 <LL_I2C_ConfigSpeed+0x12c>)
 8009488:	fba1 1303 	umull	r1, r3, r1, r3
 800948c:	099b      	lsrs	r3, r3, #6
 800948e:	3301      	adds	r3, #1
 8009490:	431a      	orrs	r2, r3
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	621a      	str	r2, [r3, #32]

  /* Configure Speed mode, Duty Cycle and Clock control register value */
  if (ClockSpeed > LL_I2C_MAX_SPEED_STANDARD)
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	4a30      	ldr	r2, [pc, #192]	@ (800955c <LL_I2C_ConfigSpeed+0x128>)
 800949a:	4293      	cmp	r3, r2
 800949c:	d939      	bls.n	8009512 <LL_I2C_ConfigSpeed+0xde>
  {
    /* Set Speed mode at fast and duty cycle for Clock Speed request in fast clock range */
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 800949e:	683b      	ldr	r3, [r7, #0]
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d117      	bne.n	80094d4 <LL_I2C_ConfigSpeed+0xa0>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 80094a4:	687a      	ldr	r2, [r7, #4]
 80094a6:	4613      	mov	r3, r2
 80094a8:	005b      	lsls	r3, r3, #1
 80094aa:	4413      	add	r3, r2
 80094ac:	68ba      	ldr	r2, [r7, #8]
 80094ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80094b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d009      	beq.n	80094ce <LL_I2C_ConfigSpeed+0x9a>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 80094ba:	687a      	ldr	r2, [r7, #4]
 80094bc:	4613      	mov	r3, r2
 80094be:	005b      	lsls	r3, r3, #1
 80094c0:	4413      	add	r3, r2
 80094c2:	68ba      	ldr	r2, [r7, #8]
 80094c4:	fbb2 f3f3 	udiv	r3, r2, r3
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 80094c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80094cc:	e01d      	b.n	800950a <LL_I2C_ConfigSpeed+0xd6>
 80094ce:	f248 0301 	movw	r3, #32769	@ 0x8001
 80094d2:	e01a      	b.n	800950a <LL_I2C_ConfigSpeed+0xd6>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 80094d4:	687a      	ldr	r2, [r7, #4]
 80094d6:	4613      	mov	r3, r2
 80094d8:	009b      	lsls	r3, r3, #2
 80094da:	4413      	add	r3, r2
 80094dc:	009a      	lsls	r2, r3, #2
 80094de:	4413      	add	r3, r2
 80094e0:	68ba      	ldr	r2, [r7, #8]
 80094e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80094e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d00b      	beq.n	8009506 <LL_I2C_ConfigSpeed+0xd2>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 80094ee:	687a      	ldr	r2, [r7, #4]
 80094f0:	4613      	mov	r3, r2
 80094f2:	009b      	lsls	r3, r3, #2
 80094f4:	4413      	add	r3, r2
 80094f6:	009a      	lsls	r2, r3, #2
 80094f8:	4413      	add	r3, r2
 80094fa:	68ba      	ldr	r2, [r7, #8]
 80094fc:	fbb2 f3f3 	udiv	r3, r2, r3
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8009500:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009504:	e001      	b.n	800950a <LL_I2C_ConfigSpeed+0xd6>
 8009506:	f248 0301 	movw	r3, #32769	@ 0x8001
 800950a:	683a      	ldr	r2, [r7, #0]
 800950c:	4313      	orrs	r3, r2
 800950e:	617b      	str	r3, [r7, #20]
 8009510:	e011      	b.n	8009536 <LL_I2C_ConfigSpeed+0x102>
  }
  else
  {
    /* Set Speed mode at standard for Clock Speed request in standard clock range */
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
                  __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	005b      	lsls	r3, r3, #1
 8009516:	68ba      	ldr	r2, [r7, #8]
 8009518:	fbb2 f2f3 	udiv	r2, r2, r3
 800951c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8009520:	4013      	ands	r3, r2
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 8009522:	2b00      	cmp	r3, #0
 8009524:	d005      	beq.n	8009532 <LL_I2C_ConfigSpeed+0xfe>
                  __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	005b      	lsls	r3, r3, #1
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 800952a:	68ba      	ldr	r2, [r7, #8]
 800952c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009530:	e000      	b.n	8009534 <LL_I2C_ConfigSpeed+0x100>
 8009532:	2304      	movs	r3, #4
 8009534:	617b      	str	r3, [r7, #20]
  }

  /* Configure I2Cx: Clock control register */
  MODIFY_REG(I2Cx->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), clockconfig);
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	69db      	ldr	r3, [r3, #28]
 800953a:	f423 434f 	bic.w	r3, r3, #52992	@ 0xcf00
 800953e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8009542:	697a      	ldr	r2, [r7, #20]
 8009544:	431a      	orrs	r2, r3
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	61da      	str	r2, [r3, #28]
}
 800954a:	bf00      	nop
 800954c:	371c      	adds	r7, #28
 800954e:	46bd      	mov	sp, r7
 8009550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009554:	4770      	bx	lr
 8009556:	bf00      	nop
 8009558:	431bde83 	.word	0x431bde83
 800955c:	000186a0 	.word	0x000186a0
 8009560:	10624dd3 	.word	0x10624dd3

08009564 <LL_I2C_SetMode>:
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode)
{
 8009564:	b480      	push	{r7}
 8009566:	b083      	sub	sp, #12
 8009568:	af00      	add	r7, sp, #0
 800956a:	6078      	str	r0, [r7, #4]
 800956c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBUS | I2C_CR1_SMBTYPE | I2C_CR1_ENARP, PeripheralMode);
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	f023 021a 	bic.w	r2, r3, #26
 8009576:	683b      	ldr	r3, [r7, #0]
 8009578:	431a      	orrs	r2, r3
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	601a      	str	r2, [r3, #0]
}
 800957e:	bf00      	nop
 8009580:	370c      	adds	r7, #12
 8009582:	46bd      	mov	sp, r7
 8009584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009588:	4770      	bx	lr

0800958a <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 800958a:	b480      	push	{r7}
 800958c:	b083      	sub	sp, #12
 800958e:	af00      	add	r7, sp, #0
 8009590:	6078      	str	r0, [r7, #4]
 8009592:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ACK, TypeAcknowledge);
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800959c:	683b      	ldr	r3, [r7, #0]
 800959e:	431a      	orrs	r2, r3
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	601a      	str	r2, [r3, #0]
}
 80095a4:	bf00      	nop
 80095a6:	370c      	adds	r7, #12
 80095a8:	46bd      	mov	sp, r7
 80095aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ae:	4770      	bx	lr

080095b0 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS  I2C registers are initialized
  *          - ERROR  Not applicable
  */
uint32_t LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 80095b0:	b580      	push	{r7, lr}
 80095b2:	b086      	sub	sp, #24
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	6078      	str	r0, [r7, #4]
 80095b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 80095ba:	6878      	ldr	r0, [r7, #4]
 80095bc:	f7ff fefb 	bl	80093b6 <LL_I2C_Disable>

  /* Retrieve Clock frequencies */
  LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 80095c0:	f107 0308 	add.w	r3, r7, #8
 80095c4:	4618      	mov	r0, r3
 80095c6:	f000 f89d 	bl	8009704 <LL_RCC_GetSystemClocksFreq>
  /*---------------------------- I2Cx FLTR Configuration -----------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_FLTR_ANFOFF bit
   * - DigitalFilter: I2C_FLTR_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 80095ca:	683b      	ldr	r3, [r7, #0]
 80095cc:	68d9      	ldr	r1, [r3, #12]
 80095ce:	683b      	ldr	r3, [r7, #0]
 80095d0:	691b      	ldr	r3, [r3, #16]
 80095d2:	461a      	mov	r2, r3
 80095d4:	6878      	ldr	r0, [r7, #4]
 80095d6:	f7ff fefe 	bl	80093d6 <LL_I2C_ConfigFilters>
   * Configure the SCL speed :
   * - ClockSpeed: I2C_CR2_FREQ[5:0], I2C_TRISE_TRISE[5:0], I2C_CCR_FS,
   *           and I2C_CCR_CCR[11:0] bits
   * - DutyCycle: I2C_CCR_DUTY[7:0] bits
   */
  LL_I2C_ConfigSpeed(I2Cx, rcc_clocks.PCLK1_Frequency, I2C_InitStruct->ClockSpeed, I2C_InitStruct->DutyCycle);
 80095da:	6939      	ldr	r1, [r7, #16]
 80095dc:	683b      	ldr	r3, [r7, #0]
 80095de:	685a      	ldr	r2, [r3, #4]
 80095e0:	683b      	ldr	r3, [r7, #0]
 80095e2:	689b      	ldr	r3, [r3, #8]
 80095e4:	6878      	ldr	r0, [r7, #4]
 80095e6:	f7ff ff25 	bl	8009434 <LL_I2C_ConfigSpeed>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_ADD[9:8], I2C_OAR1_ADD[7:1] and I2C_OAR1_ADD0 bits
   * - OwnAddrSize:  I2C_OAR1_ADDMODE bit
   */
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 80095ea:	683b      	ldr	r3, [r7, #0]
 80095ec:	6959      	ldr	r1, [r3, #20]
 80095ee:	683b      	ldr	r3, [r7, #0]
 80095f0:	69db      	ldr	r3, [r3, #28]
 80095f2:	461a      	mov	r2, r3
 80095f4:	6878      	ldr	r0, [r7, #4]
 80095f6:	f7ff ff04 	bl	8009402 <LL_I2C_SetOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBUS, I2C_CR1_SMBTYPE and I2C_CR1_ENARP bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 80095fa:	683b      	ldr	r3, [r7, #0]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	4619      	mov	r1, r3
 8009600:	6878      	ldr	r0, [r7, #4]
 8009602:	f7ff ffaf 	bl	8009564 <LL_I2C_SetMode>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 8009606:	6878      	ldr	r0, [r7, #4]
 8009608:	f7ff fec5 	bl	8009396 <LL_I2C_Enable>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 800960c:	683b      	ldr	r3, [r7, #0]
 800960e:	699b      	ldr	r3, [r3, #24]
 8009610:	4619      	mov	r1, r3
 8009612:	6878      	ldr	r0, [r7, #4]
 8009614:	f7ff ffb9 	bl	800958a <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 8009618:	2300      	movs	r3, #0
}
 800961a:	4618      	mov	r0, r3
 800961c:	3718      	adds	r7, #24
 800961e:	46bd      	mov	sp, r7
 8009620:	bd80      	pop	{r7, pc}
	...

08009624 <LL_RCC_GetSysClkSource>:
{
 8009624:	b480      	push	{r7}
 8009626:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8009628:	4b04      	ldr	r3, [pc, #16]	@ (800963c <LL_RCC_GetSysClkSource+0x18>)
 800962a:	689b      	ldr	r3, [r3, #8]
 800962c:	f003 030c 	and.w	r3, r3, #12
}
 8009630:	4618      	mov	r0, r3
 8009632:	46bd      	mov	sp, r7
 8009634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009638:	4770      	bx	lr
 800963a:	bf00      	nop
 800963c:	40023800 	.word	0x40023800

08009640 <LL_RCC_GetAHBPrescaler>:
{
 8009640:	b480      	push	{r7}
 8009642:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8009644:	4b04      	ldr	r3, [pc, #16]	@ (8009658 <LL_RCC_GetAHBPrescaler+0x18>)
 8009646:	689b      	ldr	r3, [r3, #8]
 8009648:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800964c:	4618      	mov	r0, r3
 800964e:	46bd      	mov	sp, r7
 8009650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009654:	4770      	bx	lr
 8009656:	bf00      	nop
 8009658:	40023800 	.word	0x40023800

0800965c <LL_RCC_GetAPB1Prescaler>:
{
 800965c:	b480      	push	{r7}
 800965e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8009660:	4b04      	ldr	r3, [pc, #16]	@ (8009674 <LL_RCC_GetAPB1Prescaler+0x18>)
 8009662:	689b      	ldr	r3, [r3, #8]
 8009664:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
}
 8009668:	4618      	mov	r0, r3
 800966a:	46bd      	mov	sp, r7
 800966c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009670:	4770      	bx	lr
 8009672:	bf00      	nop
 8009674:	40023800 	.word	0x40023800

08009678 <LL_RCC_GetAPB2Prescaler>:
{
 8009678:	b480      	push	{r7}
 800967a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800967c:	4b04      	ldr	r3, [pc, #16]	@ (8009690 <LL_RCC_GetAPB2Prescaler+0x18>)
 800967e:	689b      	ldr	r3, [r3, #8]
 8009680:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8009684:	4618      	mov	r0, r3
 8009686:	46bd      	mov	sp, r7
 8009688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800968c:	4770      	bx	lr
 800968e:	bf00      	nop
 8009690:	40023800 	.word	0x40023800

08009694 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8009694:	b480      	push	{r7}
 8009696:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8009698:	4b04      	ldr	r3, [pc, #16]	@ (80096ac <LL_RCC_PLL_GetMainSource+0x18>)
 800969a:	685b      	ldr	r3, [r3, #4]
 800969c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
}
 80096a0:	4618      	mov	r0, r3
 80096a2:	46bd      	mov	sp, r7
 80096a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a8:	4770      	bx	lr
 80096aa:	bf00      	nop
 80096ac:	40023800 	.word	0x40023800

080096b0 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80096b0:	b480      	push	{r7}
 80096b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80096b4:	4b04      	ldr	r3, [pc, #16]	@ (80096c8 <LL_RCC_PLL_GetN+0x18>)
 80096b6:	685b      	ldr	r3, [r3, #4]
 80096b8:	099b      	lsrs	r3, r3, #6
 80096ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 80096be:	4618      	mov	r0, r3
 80096c0:	46bd      	mov	sp, r7
 80096c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c6:	4770      	bx	lr
 80096c8:	40023800 	.word	0x40023800

080096cc <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 80096cc:	b480      	push	{r7}
 80096ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 80096d0:	4b04      	ldr	r3, [pc, #16]	@ (80096e4 <LL_RCC_PLL_GetP+0x18>)
 80096d2:	685b      	ldr	r3, [r3, #4]
 80096d4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 80096d8:	4618      	mov	r0, r3
 80096da:	46bd      	mov	sp, r7
 80096dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e0:	4770      	bx	lr
 80096e2:	bf00      	nop
 80096e4:	40023800 	.word	0x40023800

080096e8 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80096e8:	b480      	push	{r7}
 80096ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80096ec:	4b04      	ldr	r3, [pc, #16]	@ (8009700 <LL_RCC_PLL_GetDivider+0x18>)
 80096ee:	685b      	ldr	r3, [r3, #4]
 80096f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 80096f4:	4618      	mov	r0, r3
 80096f6:	46bd      	mov	sp, r7
 80096f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fc:	4770      	bx	lr
 80096fe:	bf00      	nop
 8009700:	40023800 	.word	0x40023800

08009704 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8009704:	b580      	push	{r7, lr}
 8009706:	b082      	sub	sp, #8
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 800970c:	f000 f820 	bl	8009750 <RCC_GetSystemClockFreq>
 8009710:	4602      	mov	r2, r0
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	4618      	mov	r0, r3
 800971c:	f000 f840 	bl	80097a0 <RCC_GetHCLKClockFreq>
 8009720:	4602      	mov	r2, r0
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	685b      	ldr	r3, [r3, #4]
 800972a:	4618      	mov	r0, r3
 800972c:	f000 f84e 	bl	80097cc <RCC_GetPCLK1ClockFreq>
 8009730:	4602      	mov	r2, r0
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	685b      	ldr	r3, [r3, #4]
 800973a:	4618      	mov	r0, r3
 800973c:	f000 f85a 	bl	80097f4 <RCC_GetPCLK2ClockFreq>
 8009740:	4602      	mov	r2, r0
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	60da      	str	r2, [r3, #12]
}
 8009746:	bf00      	nop
 8009748:	3708      	adds	r7, #8
 800974a:	46bd      	mov	sp, r7
 800974c:	bd80      	pop	{r7, pc}
	...

08009750 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8009750:	b580      	push	{r7, lr}
 8009752:	b082      	sub	sp, #8
 8009754:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8009756:	2300      	movs	r3, #0
 8009758:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800975a:	f7ff ff63 	bl	8009624 <LL_RCC_GetSysClkSource>
 800975e:	4603      	mov	r3, r0
 8009760:	2b08      	cmp	r3, #8
 8009762:	d00c      	beq.n	800977e <RCC_GetSystemClockFreq+0x2e>
 8009764:	2b08      	cmp	r3, #8
 8009766:	d80f      	bhi.n	8009788 <RCC_GetSystemClockFreq+0x38>
 8009768:	2b00      	cmp	r3, #0
 800976a:	d002      	beq.n	8009772 <RCC_GetSystemClockFreq+0x22>
 800976c:	2b04      	cmp	r3, #4
 800976e:	d003      	beq.n	8009778 <RCC_GetSystemClockFreq+0x28>
 8009770:	e00a      	b.n	8009788 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8009772:	4b09      	ldr	r3, [pc, #36]	@ (8009798 <RCC_GetSystemClockFreq+0x48>)
 8009774:	607b      	str	r3, [r7, #4]
      break;
 8009776:	e00a      	b.n	800978e <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8009778:	4b08      	ldr	r3, [pc, #32]	@ (800979c <RCC_GetSystemClockFreq+0x4c>)
 800977a:	607b      	str	r3, [r7, #4]
      break;
 800977c:	e007      	b.n	800978e <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 800977e:	2008      	movs	r0, #8
 8009780:	f000 f84c 	bl	800981c <RCC_PLL_GetFreqDomain_SYS>
 8009784:	6078      	str	r0, [r7, #4]
      break;
 8009786:	e002      	b.n	800978e <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8009788:	4b03      	ldr	r3, [pc, #12]	@ (8009798 <RCC_GetSystemClockFreq+0x48>)
 800978a:	607b      	str	r3, [r7, #4]
      break;
 800978c:	bf00      	nop
  }

  return frequency;
 800978e:	687b      	ldr	r3, [r7, #4]
}
 8009790:	4618      	mov	r0, r3
 8009792:	3708      	adds	r7, #8
 8009794:	46bd      	mov	sp, r7
 8009796:	bd80      	pop	{r7, pc}
 8009798:	00f42400 	.word	0x00f42400
 800979c:	007a1200 	.word	0x007a1200

080097a0 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80097a0:	b580      	push	{r7, lr}
 80097a2:	b082      	sub	sp, #8
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80097a8:	f7ff ff4a 	bl	8009640 <LL_RCC_GetAHBPrescaler>
 80097ac:	4603      	mov	r3, r0
 80097ae:	091b      	lsrs	r3, r3, #4
 80097b0:	f003 030f 	and.w	r3, r3, #15
 80097b4:	4a04      	ldr	r2, [pc, #16]	@ (80097c8 <RCC_GetHCLKClockFreq+0x28>)
 80097b6:	5cd3      	ldrb	r3, [r2, r3]
 80097b8:	461a      	mov	r2, r3
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	40d3      	lsrs	r3, r2
}
 80097be:	4618      	mov	r0, r3
 80097c0:	3708      	adds	r7, #8
 80097c2:	46bd      	mov	sp, r7
 80097c4:	bd80      	pop	{r7, pc}
 80097c6:	bf00      	nop
 80097c8:	08014e7c 	.word	0x08014e7c

080097cc <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80097cc:	b580      	push	{r7, lr}
 80097ce:	b082      	sub	sp, #8
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80097d4:	f7ff ff42 	bl	800965c <LL_RCC_GetAPB1Prescaler>
 80097d8:	4603      	mov	r3, r0
 80097da:	0a9b      	lsrs	r3, r3, #10
 80097dc:	4a04      	ldr	r2, [pc, #16]	@ (80097f0 <RCC_GetPCLK1ClockFreq+0x24>)
 80097de:	5cd3      	ldrb	r3, [r2, r3]
 80097e0:	461a      	mov	r2, r3
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	40d3      	lsrs	r3, r2
}
 80097e6:	4618      	mov	r0, r3
 80097e8:	3708      	adds	r7, #8
 80097ea:	46bd      	mov	sp, r7
 80097ec:	bd80      	pop	{r7, pc}
 80097ee:	bf00      	nop
 80097f0:	08014e8c 	.word	0x08014e8c

080097f4 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b082      	sub	sp, #8
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80097fc:	f7ff ff3c 	bl	8009678 <LL_RCC_GetAPB2Prescaler>
 8009800:	4603      	mov	r3, r0
 8009802:	0b5b      	lsrs	r3, r3, #13
 8009804:	4a04      	ldr	r2, [pc, #16]	@ (8009818 <RCC_GetPCLK2ClockFreq+0x24>)
 8009806:	5cd3      	ldrb	r3, [r2, r3]
 8009808:	461a      	mov	r2, r3
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	40d3      	lsrs	r3, r2
}
 800980e:	4618      	mov	r0, r3
 8009810:	3708      	adds	r7, #8
 8009812:	46bd      	mov	sp, r7
 8009814:	bd80      	pop	{r7, pc}
 8009816:	bf00      	nop
 8009818:	08014e8c 	.word	0x08014e8c

0800981c <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 800981c:	b590      	push	{r4, r7, lr}
 800981e:	b087      	sub	sp, #28
 8009820:	af00      	add	r7, sp, #0
 8009822:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 8009824:	2300      	movs	r3, #0
 8009826:	617b      	str	r3, [r7, #20]
 8009828:	2300      	movs	r3, #0
 800982a:	60fb      	str	r3, [r7, #12]
 800982c:	2300      	movs	r3, #0
 800982e:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8009830:	f7ff ff30 	bl	8009694 <LL_RCC_PLL_GetMainSource>
 8009834:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	2b00      	cmp	r3, #0
 800983a:	d004      	beq.n	8009846 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009842:	d003      	beq.n	800984c <RCC_PLL_GetFreqDomain_SYS+0x30>
 8009844:	e005      	b.n	8009852 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8009846:	4b12      	ldr	r3, [pc, #72]	@ (8009890 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8009848:	617b      	str	r3, [r7, #20]
      break;
 800984a:	e005      	b.n	8009858 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800984c:	4b11      	ldr	r3, [pc, #68]	@ (8009894 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 800984e:	617b      	str	r3, [r7, #20]
      break;
 8009850:	e002      	b.n	8009858 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8009852:	4b0f      	ldr	r3, [pc, #60]	@ (8009890 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8009854:	617b      	str	r3, [r7, #20]
      break;
 8009856:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	2b08      	cmp	r3, #8
 800985c:	d113      	bne.n	8009886 <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800985e:	f7ff ff43 	bl	80096e8 <LL_RCC_PLL_GetDivider>
 8009862:	4602      	mov	r2, r0
 8009864:	697b      	ldr	r3, [r7, #20]
 8009866:	fbb3 f4f2 	udiv	r4, r3, r2
 800986a:	f7ff ff21 	bl	80096b0 <LL_RCC_PLL_GetN>
 800986e:	4603      	mov	r3, r0
 8009870:	fb03 f404 	mul.w	r4, r3, r4
 8009874:	f7ff ff2a 	bl	80096cc <LL_RCC_PLL_GetP>
 8009878:	4603      	mov	r3, r0
 800987a:	0c1b      	lsrs	r3, r3, #16
 800987c:	3301      	adds	r3, #1
 800987e:	005b      	lsls	r3, r3, #1
 8009880:	fbb4 f3f3 	udiv	r3, r4, r3
 8009884:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8009886:	693b      	ldr	r3, [r7, #16]
}
 8009888:	4618      	mov	r0, r3
 800988a:	371c      	adds	r7, #28
 800988c:	46bd      	mov	sp, r7
 800988e:	bd90      	pop	{r4, r7, pc}
 8009890:	00f42400 	.word	0x00f42400
 8009894:	007a1200 	.word	0x007a1200

08009898 <LL_USART_IsEnabled>:
{
 8009898:	b480      	push	{r7}
 800989a:	b083      	sub	sp, #12
 800989c:	af00      	add	r7, sp, #0
 800989e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	68db      	ldr	r3, [r3, #12]
 80098a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80098a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80098ac:	bf0c      	ite	eq
 80098ae:	2301      	moveq	r3, #1
 80098b0:	2300      	movne	r3, #0
 80098b2:	b2db      	uxtb	r3, r3
}
 80098b4:	4618      	mov	r0, r3
 80098b6:	370c      	adds	r7, #12
 80098b8:	46bd      	mov	sp, r7
 80098ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098be:	4770      	bx	lr

080098c0 <LL_USART_SetStopBitsLength>:
{
 80098c0:	b480      	push	{r7}
 80098c2:	b083      	sub	sp, #12
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	6078      	str	r0, [r7, #4]
 80098c8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	691b      	ldr	r3, [r3, #16]
 80098ce:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80098d2:	683b      	ldr	r3, [r7, #0]
 80098d4:	431a      	orrs	r2, r3
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	611a      	str	r2, [r3, #16]
}
 80098da:	bf00      	nop
 80098dc:	370c      	adds	r7, #12
 80098de:	46bd      	mov	sp, r7
 80098e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e4:	4770      	bx	lr

080098e6 <LL_USART_SetHWFlowCtrl>:
{
 80098e6:	b480      	push	{r7}
 80098e8:	b083      	sub	sp, #12
 80098ea:	af00      	add	r7, sp, #0
 80098ec:	6078      	str	r0, [r7, #4]
 80098ee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	695b      	ldr	r3, [r3, #20]
 80098f4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80098f8:	683b      	ldr	r3, [r7, #0]
 80098fa:	431a      	orrs	r2, r3
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	615a      	str	r2, [r3, #20]
}
 8009900:	bf00      	nop
 8009902:	370c      	adds	r7, #12
 8009904:	46bd      	mov	sp, r7
 8009906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800990a:	4770      	bx	lr

0800990c <LL_USART_SetBaudRate>:
{
 800990c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009910:	b0c0      	sub	sp, #256	@ 0x100
 8009912:	af00      	add	r7, sp, #0
 8009914:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009918:	f8c7 10f8 	str.w	r1, [r7, #248]	@ 0xf8
 800991c:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8009920:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8009924:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009928:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800992c:	f040 810c 	bne.w	8009b48 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8009930:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009934:	2200      	movs	r2, #0
 8009936:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800993a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800993e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009942:	4622      	mov	r2, r4
 8009944:	462b      	mov	r3, r5
 8009946:	1891      	adds	r1, r2, r2
 8009948:	6639      	str	r1, [r7, #96]	@ 0x60
 800994a:	415b      	adcs	r3, r3
 800994c:	667b      	str	r3, [r7, #100]	@ 0x64
 800994e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8009952:	4621      	mov	r1, r4
 8009954:	eb12 0801 	adds.w	r8, r2, r1
 8009958:	4629      	mov	r1, r5
 800995a:	eb43 0901 	adc.w	r9, r3, r1
 800995e:	f04f 0200 	mov.w	r2, #0
 8009962:	f04f 0300 	mov.w	r3, #0
 8009966:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800996a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800996e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009972:	4690      	mov	r8, r2
 8009974:	4699      	mov	r9, r3
 8009976:	4623      	mov	r3, r4
 8009978:	eb18 0303 	adds.w	r3, r8, r3
 800997c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009980:	462b      	mov	r3, r5
 8009982:	eb49 0303 	adc.w	r3, r9, r3
 8009986:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800998a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800998e:	2200      	movs	r2, #0
 8009990:	469a      	mov	sl, r3
 8009992:	4693      	mov	fp, r2
 8009994:	eb1a 030a 	adds.w	r3, sl, sl
 8009998:	65bb      	str	r3, [r7, #88]	@ 0x58
 800999a:	eb4b 030b 	adc.w	r3, fp, fp
 800999e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80099a0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80099a4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80099a8:	f7fe fbb2 	bl	8008110 <__aeabi_uldivmod>
 80099ac:	4602      	mov	r2, r0
 80099ae:	460b      	mov	r3, r1
 80099b0:	4b64      	ldr	r3, [pc, #400]	@ (8009b44 <LL_USART_SetBaudRate+0x238>)
 80099b2:	fba3 2302 	umull	r2, r3, r3, r2
 80099b6:	095b      	lsrs	r3, r3, #5
 80099b8:	b29b      	uxth	r3, r3
 80099ba:	011b      	lsls	r3, r3, #4
 80099bc:	b29c      	uxth	r4, r3
 80099be:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80099c2:	2200      	movs	r2, #0
 80099c4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80099c8:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80099cc:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 80099d0:	4642      	mov	r2, r8
 80099d2:	464b      	mov	r3, r9
 80099d4:	1891      	adds	r1, r2, r2
 80099d6:	6539      	str	r1, [r7, #80]	@ 0x50
 80099d8:	415b      	adcs	r3, r3
 80099da:	657b      	str	r3, [r7, #84]	@ 0x54
 80099dc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80099e0:	4641      	mov	r1, r8
 80099e2:	1851      	adds	r1, r2, r1
 80099e4:	64b9      	str	r1, [r7, #72]	@ 0x48
 80099e6:	4649      	mov	r1, r9
 80099e8:	414b      	adcs	r3, r1
 80099ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80099ec:	f04f 0200 	mov.w	r2, #0
 80099f0:	f04f 0300 	mov.w	r3, #0
 80099f4:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	@ 0x48
 80099f8:	4659      	mov	r1, fp
 80099fa:	00cb      	lsls	r3, r1, #3
 80099fc:	4651      	mov	r1, sl
 80099fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009a02:	4651      	mov	r1, sl
 8009a04:	00ca      	lsls	r2, r1, #3
 8009a06:	4610      	mov	r0, r2
 8009a08:	4619      	mov	r1, r3
 8009a0a:	4603      	mov	r3, r0
 8009a0c:	4642      	mov	r2, r8
 8009a0e:	189b      	adds	r3, r3, r2
 8009a10:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009a14:	464b      	mov	r3, r9
 8009a16:	460a      	mov	r2, r1
 8009a18:	eb42 0303 	adc.w	r3, r2, r3
 8009a1c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8009a20:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8009a24:	2200      	movs	r2, #0
 8009a26:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009a2a:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8009a2e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8009a32:	460b      	mov	r3, r1
 8009a34:	18db      	adds	r3, r3, r3
 8009a36:	643b      	str	r3, [r7, #64]	@ 0x40
 8009a38:	4613      	mov	r3, r2
 8009a3a:	eb42 0303 	adc.w	r3, r2, r3
 8009a3e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009a40:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009a44:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 8009a48:	f7fe fb62 	bl	8008110 <__aeabi_uldivmod>
 8009a4c:	4602      	mov	r2, r0
 8009a4e:	460b      	mov	r3, r1
 8009a50:	4611      	mov	r1, r2
 8009a52:	4b3c      	ldr	r3, [pc, #240]	@ (8009b44 <LL_USART_SetBaudRate+0x238>)
 8009a54:	fba3 2301 	umull	r2, r3, r3, r1
 8009a58:	095b      	lsrs	r3, r3, #5
 8009a5a:	2264      	movs	r2, #100	@ 0x64
 8009a5c:	fb02 f303 	mul.w	r3, r2, r3
 8009a60:	1acb      	subs	r3, r1, r3
 8009a62:	00db      	lsls	r3, r3, #3
 8009a64:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009a68:	4b36      	ldr	r3, [pc, #216]	@ (8009b44 <LL_USART_SetBaudRate+0x238>)
 8009a6a:	fba3 2302 	umull	r2, r3, r3, r2
 8009a6e:	095b      	lsrs	r3, r3, #5
 8009a70:	b29b      	uxth	r3, r3
 8009a72:	005b      	lsls	r3, r3, #1
 8009a74:	b29b      	uxth	r3, r3
 8009a76:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009a7a:	b29b      	uxth	r3, r3
 8009a7c:	4423      	add	r3, r4
 8009a7e:	b29c      	uxth	r4, r3
 8009a80:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009a84:	2200      	movs	r2, #0
 8009a86:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009a8a:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009a8e:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	@ 0xc0
 8009a92:	4642      	mov	r2, r8
 8009a94:	464b      	mov	r3, r9
 8009a96:	1891      	adds	r1, r2, r2
 8009a98:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009a9a:	415b      	adcs	r3, r3
 8009a9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009a9e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009aa2:	4641      	mov	r1, r8
 8009aa4:	1851      	adds	r1, r2, r1
 8009aa6:	6339      	str	r1, [r7, #48]	@ 0x30
 8009aa8:	4649      	mov	r1, r9
 8009aaa:	414b      	adcs	r3, r1
 8009aac:	637b      	str	r3, [r7, #52]	@ 0x34
 8009aae:	f04f 0200 	mov.w	r2, #0
 8009ab2:	f04f 0300 	mov.w	r3, #0
 8009ab6:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009aba:	4659      	mov	r1, fp
 8009abc:	00cb      	lsls	r3, r1, #3
 8009abe:	4651      	mov	r1, sl
 8009ac0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009ac4:	4651      	mov	r1, sl
 8009ac6:	00ca      	lsls	r2, r1, #3
 8009ac8:	4610      	mov	r0, r2
 8009aca:	4619      	mov	r1, r3
 8009acc:	4603      	mov	r3, r0
 8009ace:	4642      	mov	r2, r8
 8009ad0:	189b      	adds	r3, r3, r2
 8009ad2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009ad6:	464b      	mov	r3, r9
 8009ad8:	460a      	mov	r2, r1
 8009ada:	eb42 0303 	adc.w	r3, r2, r3
 8009ade:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009ae2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8009ae6:	2200      	movs	r2, #0
 8009ae8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009aec:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8009af0:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8009af4:	460b      	mov	r3, r1
 8009af6:	18db      	adds	r3, r3, r3
 8009af8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009afa:	4613      	mov	r3, r2
 8009afc:	eb42 0303 	adc.w	r3, r2, r3
 8009b00:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009b02:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009b06:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 8009b0a:	f7fe fb01 	bl	8008110 <__aeabi_uldivmod>
 8009b0e:	4602      	mov	r2, r0
 8009b10:	460b      	mov	r3, r1
 8009b12:	4b0c      	ldr	r3, [pc, #48]	@ (8009b44 <LL_USART_SetBaudRate+0x238>)
 8009b14:	fba3 1302 	umull	r1, r3, r3, r2
 8009b18:	095b      	lsrs	r3, r3, #5
 8009b1a:	2164      	movs	r1, #100	@ 0x64
 8009b1c:	fb01 f303 	mul.w	r3, r1, r3
 8009b20:	1ad3      	subs	r3, r2, r3
 8009b22:	00db      	lsls	r3, r3, #3
 8009b24:	3332      	adds	r3, #50	@ 0x32
 8009b26:	4a07      	ldr	r2, [pc, #28]	@ (8009b44 <LL_USART_SetBaudRate+0x238>)
 8009b28:	fba2 2303 	umull	r2, r3, r2, r3
 8009b2c:	095b      	lsrs	r3, r3, #5
 8009b2e:	b29b      	uxth	r3, r3
 8009b30:	f003 0307 	and.w	r3, r3, #7
 8009b34:	b29b      	uxth	r3, r3
 8009b36:	4423      	add	r3, r4
 8009b38:	b29b      	uxth	r3, r3
 8009b3a:	461a      	mov	r2, r3
 8009b3c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009b40:	609a      	str	r2, [r3, #8]
}
 8009b42:	e108      	b.n	8009d56 <LL_USART_SetBaudRate+0x44a>
 8009b44:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8009b48:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009b4c:	2200      	movs	r2, #0
 8009b4e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009b52:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009b56:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 8009b5a:	4642      	mov	r2, r8
 8009b5c:	464b      	mov	r3, r9
 8009b5e:	1891      	adds	r1, r2, r2
 8009b60:	6239      	str	r1, [r7, #32]
 8009b62:	415b      	adcs	r3, r3
 8009b64:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b66:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009b6a:	4641      	mov	r1, r8
 8009b6c:	1854      	adds	r4, r2, r1
 8009b6e:	4649      	mov	r1, r9
 8009b70:	eb43 0501 	adc.w	r5, r3, r1
 8009b74:	f04f 0200 	mov.w	r2, #0
 8009b78:	f04f 0300 	mov.w	r3, #0
 8009b7c:	00eb      	lsls	r3, r5, #3
 8009b7e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009b82:	00e2      	lsls	r2, r4, #3
 8009b84:	4614      	mov	r4, r2
 8009b86:	461d      	mov	r5, r3
 8009b88:	4643      	mov	r3, r8
 8009b8a:	18e3      	adds	r3, r4, r3
 8009b8c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009b90:	464b      	mov	r3, r9
 8009b92:	eb45 0303 	adc.w	r3, r5, r3
 8009b96:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009b9a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8009b9e:	2200      	movs	r2, #0
 8009ba0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009ba4:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8009ba8:	f04f 0200 	mov.w	r2, #0
 8009bac:	f04f 0300 	mov.w	r3, #0
 8009bb0:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8009bb4:	4629      	mov	r1, r5
 8009bb6:	008b      	lsls	r3, r1, #2
 8009bb8:	4621      	mov	r1, r4
 8009bba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009bbe:	4621      	mov	r1, r4
 8009bc0:	008a      	lsls	r2, r1, #2
 8009bc2:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8009bc6:	f7fe faa3 	bl	8008110 <__aeabi_uldivmod>
 8009bca:	4602      	mov	r2, r0
 8009bcc:	460b      	mov	r3, r1
 8009bce:	4b65      	ldr	r3, [pc, #404]	@ (8009d64 <LL_USART_SetBaudRate+0x458>)
 8009bd0:	fba3 2302 	umull	r2, r3, r3, r2
 8009bd4:	095b      	lsrs	r3, r3, #5
 8009bd6:	b29b      	uxth	r3, r3
 8009bd8:	011b      	lsls	r3, r3, #4
 8009bda:	b29c      	uxth	r4, r3
 8009bdc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009be0:	2200      	movs	r2, #0
 8009be2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009be6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009bea:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 8009bee:	4642      	mov	r2, r8
 8009bf0:	464b      	mov	r3, r9
 8009bf2:	1891      	adds	r1, r2, r2
 8009bf4:	61b9      	str	r1, [r7, #24]
 8009bf6:	415b      	adcs	r3, r3
 8009bf8:	61fb      	str	r3, [r7, #28]
 8009bfa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009bfe:	4641      	mov	r1, r8
 8009c00:	1851      	adds	r1, r2, r1
 8009c02:	6139      	str	r1, [r7, #16]
 8009c04:	4649      	mov	r1, r9
 8009c06:	414b      	adcs	r3, r1
 8009c08:	617b      	str	r3, [r7, #20]
 8009c0a:	f04f 0200 	mov.w	r2, #0
 8009c0e:	f04f 0300 	mov.w	r3, #0
 8009c12:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009c16:	4659      	mov	r1, fp
 8009c18:	00cb      	lsls	r3, r1, #3
 8009c1a:	4651      	mov	r1, sl
 8009c1c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009c20:	4651      	mov	r1, sl
 8009c22:	00ca      	lsls	r2, r1, #3
 8009c24:	4610      	mov	r0, r2
 8009c26:	4619      	mov	r1, r3
 8009c28:	4603      	mov	r3, r0
 8009c2a:	4642      	mov	r2, r8
 8009c2c:	189b      	adds	r3, r3, r2
 8009c2e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009c32:	464b      	mov	r3, r9
 8009c34:	460a      	mov	r2, r1
 8009c36:	eb42 0303 	adc.w	r3, r2, r3
 8009c3a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009c3e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8009c42:	2200      	movs	r2, #0
 8009c44:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009c48:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8009c4c:	f04f 0200 	mov.w	r2, #0
 8009c50:	f04f 0300 	mov.w	r3, #0
 8009c54:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	@ 0x80
 8009c58:	4649      	mov	r1, r9
 8009c5a:	008b      	lsls	r3, r1, #2
 8009c5c:	4641      	mov	r1, r8
 8009c5e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009c62:	4641      	mov	r1, r8
 8009c64:	008a      	lsls	r2, r1, #2
 8009c66:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8009c6a:	f7fe fa51 	bl	8008110 <__aeabi_uldivmod>
 8009c6e:	4602      	mov	r2, r0
 8009c70:	460b      	mov	r3, r1
 8009c72:	4611      	mov	r1, r2
 8009c74:	4b3b      	ldr	r3, [pc, #236]	@ (8009d64 <LL_USART_SetBaudRate+0x458>)
 8009c76:	fba3 2301 	umull	r2, r3, r3, r1
 8009c7a:	095b      	lsrs	r3, r3, #5
 8009c7c:	2264      	movs	r2, #100	@ 0x64
 8009c7e:	fb02 f303 	mul.w	r3, r2, r3
 8009c82:	1acb      	subs	r3, r1, r3
 8009c84:	011b      	lsls	r3, r3, #4
 8009c86:	3332      	adds	r3, #50	@ 0x32
 8009c88:	4a36      	ldr	r2, [pc, #216]	@ (8009d64 <LL_USART_SetBaudRate+0x458>)
 8009c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8009c8e:	095b      	lsrs	r3, r3, #5
 8009c90:	b29b      	uxth	r3, r3
 8009c92:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009c96:	b29b      	uxth	r3, r3
 8009c98:	4423      	add	r3, r4
 8009c9a:	b29c      	uxth	r4, r3
 8009c9c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009ca0:	2200      	movs	r2, #0
 8009ca2:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009ca4:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009ca6:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009caa:	4642      	mov	r2, r8
 8009cac:	464b      	mov	r3, r9
 8009cae:	1891      	adds	r1, r2, r2
 8009cb0:	60b9      	str	r1, [r7, #8]
 8009cb2:	415b      	adcs	r3, r3
 8009cb4:	60fb      	str	r3, [r7, #12]
 8009cb6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009cba:	4641      	mov	r1, r8
 8009cbc:	1851      	adds	r1, r2, r1
 8009cbe:	6039      	str	r1, [r7, #0]
 8009cc0:	4649      	mov	r1, r9
 8009cc2:	414b      	adcs	r3, r1
 8009cc4:	607b      	str	r3, [r7, #4]
 8009cc6:	f04f 0200 	mov.w	r2, #0
 8009cca:	f04f 0300 	mov.w	r3, #0
 8009cce:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009cd2:	4659      	mov	r1, fp
 8009cd4:	00cb      	lsls	r3, r1, #3
 8009cd6:	4651      	mov	r1, sl
 8009cd8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009cdc:	4651      	mov	r1, sl
 8009cde:	00ca      	lsls	r2, r1, #3
 8009ce0:	4610      	mov	r0, r2
 8009ce2:	4619      	mov	r1, r3
 8009ce4:	4603      	mov	r3, r0
 8009ce6:	4642      	mov	r2, r8
 8009ce8:	189b      	adds	r3, r3, r2
 8009cea:	673b      	str	r3, [r7, #112]	@ 0x70
 8009cec:	464b      	mov	r3, r9
 8009cee:	460a      	mov	r2, r1
 8009cf0:	eb42 0303 	adc.w	r3, r2, r3
 8009cf4:	677b      	str	r3, [r7, #116]	@ 0x74
 8009cf6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8009cfa:	2200      	movs	r2, #0
 8009cfc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009cfe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009d00:	f04f 0200 	mov.w	r2, #0
 8009d04:	f04f 0300 	mov.w	r3, #0
 8009d08:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 8009d0c:	4649      	mov	r1, r9
 8009d0e:	008b      	lsls	r3, r1, #2
 8009d10:	4641      	mov	r1, r8
 8009d12:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009d16:	4641      	mov	r1, r8
 8009d18:	008a      	lsls	r2, r1, #2
 8009d1a:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8009d1e:	f7fe f9f7 	bl	8008110 <__aeabi_uldivmod>
 8009d22:	4602      	mov	r2, r0
 8009d24:	460b      	mov	r3, r1
 8009d26:	4b0f      	ldr	r3, [pc, #60]	@ (8009d64 <LL_USART_SetBaudRate+0x458>)
 8009d28:	fba3 1302 	umull	r1, r3, r3, r2
 8009d2c:	095b      	lsrs	r3, r3, #5
 8009d2e:	2164      	movs	r1, #100	@ 0x64
 8009d30:	fb01 f303 	mul.w	r3, r1, r3
 8009d34:	1ad3      	subs	r3, r2, r3
 8009d36:	011b      	lsls	r3, r3, #4
 8009d38:	3332      	adds	r3, #50	@ 0x32
 8009d3a:	4a0a      	ldr	r2, [pc, #40]	@ (8009d64 <LL_USART_SetBaudRate+0x458>)
 8009d3c:	fba2 2303 	umull	r2, r3, r2, r3
 8009d40:	095b      	lsrs	r3, r3, #5
 8009d42:	b29b      	uxth	r3, r3
 8009d44:	f003 030f 	and.w	r3, r3, #15
 8009d48:	b29b      	uxth	r3, r3
 8009d4a:	4423      	add	r3, r4
 8009d4c:	b29b      	uxth	r3, r3
 8009d4e:	461a      	mov	r2, r3
 8009d50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009d54:	609a      	str	r2, [r3, #8]
}
 8009d56:	bf00      	nop
 8009d58:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009d5c:	46bd      	mov	sp, r7
 8009d5e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009d62:	bf00      	nop
 8009d64:	51eb851f 	.word	0x51eb851f

08009d68 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8009d68:	b580      	push	{r7, lr}
 8009d6a:	b088      	sub	sp, #32
 8009d6c:	af00      	add	r7, sp, #0
 8009d6e:	6078      	str	r0, [r7, #4]
 8009d70:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8009d72:	2301      	movs	r3, #1
 8009d74:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8009d76:	2300      	movs	r3, #0
 8009d78:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8009d7a:	6878      	ldr	r0, [r7, #4]
 8009d7c:	f7ff fd8c 	bl	8009898 <LL_USART_IsEnabled>
 8009d80:	4603      	mov	r3, r0
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d149      	bne.n	8009e1a <LL_USART_Init+0xb2>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	68db      	ldr	r3, [r3, #12]
 8009d8a:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8009d8e:	f023 030c 	bic.w	r3, r3, #12
 8009d92:	683a      	ldr	r2, [r7, #0]
 8009d94:	6851      	ldr	r1, [r2, #4]
 8009d96:	683a      	ldr	r2, [r7, #0]
 8009d98:	68d2      	ldr	r2, [r2, #12]
 8009d9a:	4311      	orrs	r1, r2
 8009d9c:	683a      	ldr	r2, [r7, #0]
 8009d9e:	6912      	ldr	r2, [r2, #16]
 8009da0:	4311      	orrs	r1, r2
 8009da2:	683a      	ldr	r2, [r7, #0]
 8009da4:	6992      	ldr	r2, [r2, #24]
 8009da6:	430a      	orrs	r2, r1
 8009da8:	431a      	orrs	r2, r3
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8009dae:	683b      	ldr	r3, [r7, #0]
 8009db0:	689b      	ldr	r3, [r3, #8]
 8009db2:	4619      	mov	r1, r3
 8009db4:	6878      	ldr	r0, [r7, #4]
 8009db6:	f7ff fd83 	bl	80098c0 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8009dba:	683b      	ldr	r3, [r7, #0]
 8009dbc:	695b      	ldr	r3, [r3, #20]
 8009dbe:	4619      	mov	r1, r3
 8009dc0:	6878      	ldr	r0, [r7, #4]
 8009dc2:	f7ff fd90 	bl	80098e6 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8009dc6:	f107 0308 	add.w	r3, r7, #8
 8009dca:	4618      	mov	r0, r3
 8009dcc:	f7ff fc9a 	bl	8009704 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	4a14      	ldr	r2, [pc, #80]	@ (8009e24 <LL_USART_Init+0xbc>)
 8009dd4:	4293      	cmp	r3, r2
 8009dd6:	d102      	bne.n	8009dde <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8009dd8:	697b      	ldr	r3, [r7, #20]
 8009dda:	61bb      	str	r3, [r7, #24]
 8009ddc:	e00c      	b.n	8009df8 <LL_USART_Init+0x90>
    }
    else if (USARTx == USART2)
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	4a11      	ldr	r2, [pc, #68]	@ (8009e28 <LL_USART_Init+0xc0>)
 8009de2:	4293      	cmp	r3, r2
 8009de4:	d102      	bne.n	8009dec <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8009de6:	693b      	ldr	r3, [r7, #16]
 8009de8:	61bb      	str	r3, [r7, #24]
 8009dea:	e005      	b.n	8009df8 <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	4a0f      	ldr	r2, [pc, #60]	@ (8009e2c <LL_USART_Init+0xc4>)
 8009df0:	4293      	cmp	r3, r2
 8009df2:	d101      	bne.n	8009df8 <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8009df4:	697b      	ldr	r3, [r7, #20]
 8009df6:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8009df8:	69bb      	ldr	r3, [r7, #24]
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d00d      	beq.n	8009e1a <LL_USART_Init+0xb2>
        && (USART_InitStruct->BaudRate != 0U))
 8009dfe:	683b      	ldr	r3, [r7, #0]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d009      	beq.n	8009e1a <LL_USART_Init+0xb2>
    {
      status = SUCCESS;
 8009e06:	2300      	movs	r3, #0
 8009e08:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8009e0a:	683b      	ldr	r3, [r7, #0]
 8009e0c:	699a      	ldr	r2, [r3, #24]
 8009e0e:	683b      	ldr	r3, [r7, #0]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	69b9      	ldr	r1, [r7, #24]
 8009e14:	6878      	ldr	r0, [r7, #4]
 8009e16:	f7ff fd79 	bl	800990c <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8009e1a:	7ffb      	ldrb	r3, [r7, #31]
}
 8009e1c:	4618      	mov	r0, r3
 8009e1e:	3720      	adds	r7, #32
 8009e20:	46bd      	mov	sp, r7
 8009e22:	bd80      	pop	{r7, pc}
 8009e24:	40011000 	.word	0x40011000
 8009e28:	40004400 	.word	0x40004400
 8009e2c:	40011400 	.word	0x40011400

08009e30 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8009e30:	b480      	push	{r7}
 8009e32:	b083      	sub	sp, #12
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
 8009e38:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8009e3a:	687a      	ldr	r2, [r7, #4]
 8009e3c:	683b      	ldr	r3, [r7, #0]
 8009e3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e42:	4a07      	ldr	r2, [pc, #28]	@ (8009e60 <LL_InitTick+0x30>)
 8009e44:	3b01      	subs	r3, #1
 8009e46:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8009e48:	4b05      	ldr	r3, [pc, #20]	@ (8009e60 <LL_InitTick+0x30>)
 8009e4a:	2200      	movs	r2, #0
 8009e4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8009e4e:	4b04      	ldr	r3, [pc, #16]	@ (8009e60 <LL_InitTick+0x30>)
 8009e50:	2205      	movs	r2, #5
 8009e52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8009e54:	bf00      	nop
 8009e56:	370c      	adds	r7, #12
 8009e58:	46bd      	mov	sp, r7
 8009e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e5e:	4770      	bx	lr
 8009e60:	e000e010 	.word	0xe000e010

08009e64 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8009e64:	b580      	push	{r7, lr}
 8009e66:	b082      	sub	sp, #8
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8009e6c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8009e70:	6878      	ldr	r0, [r7, #4]
 8009e72:	f7ff ffdd 	bl	8009e30 <LL_InitTick>
}
 8009e76:	bf00      	nop
 8009e78:	3708      	adds	r7, #8
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	bd80      	pop	{r7, pc}
	...

08009e80 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8009e80:	b480      	push	{r7}
 8009e82:	b083      	sub	sp, #12
 8009e84:	af00      	add	r7, sp, #0
 8009e86:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8009e88:	4a04      	ldr	r2, [pc, #16]	@ (8009e9c <LL_SetSystemCoreClock+0x1c>)
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	6013      	str	r3, [r2, #0]
}
 8009e8e:	bf00      	nop
 8009e90:	370c      	adds	r7, #12
 8009e92:	46bd      	mov	sp, r7
 8009e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e98:	4770      	bx	lr
 8009e9a:	bf00      	nop
 8009e9c:	20000000 	.word	0x20000000

08009ea0 <app_main>:
////////////////////////////////////////////////////////////////////////////////
// Public (global) functions
////////////////////////////////////////////////////////////////////////////////

void app_main(void)
{
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b084      	sub	sp, #16
 8009ea4:	af00      	add	r7, sp, #0
    // Fix for bug in IDE generated code.
    LL_RCC_HSI_SetCalibTrimming(64);
#endif

#if CONFIG_FAULT_PRESENT
    wdg_start_init_hdw_wdg();
 8009ea6:	f006 fe27 	bl	8010af8 <wdg_start_init_hdw_wdg>
#endif

#if CONFIG_LWL_PRESENT
    lwl_enable(true);
 8009eaa:	2001      	movs	r0, #1
 8009eac:	f004 fa4e 	bl	800e34c <lwl_enable>

    //
    // Invoke the init API on modules the use it.
    //

    setvbuf(stdout, NULL, _IONBF, 0);
 8009eb0:	4b5d      	ldr	r3, [pc, #372]	@ (800a028 <app_main+0x188>)
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	6898      	ldr	r0, [r3, #8]
 8009eb6:	2300      	movs	r3, #0
 8009eb8:	2202      	movs	r2, #2
 8009eba:	2100      	movs	r1, #0
 8009ebc:	f007 fbea 	bl	8011694 <setvbuf>
    printc("\nInit: Init modules\n");
 8009ec0:	485a      	ldr	r0, [pc, #360]	@ (800a02c <app_main+0x18c>)
 8009ec2:	f001 fa95 	bl	800b3f0 <printc>

    for (idx = 0, mod = mods;
 8009ec6:	2300      	movs	r3, #0
 8009ec8:	60bb      	str	r3, [r7, #8]
 8009eca:	4b59      	ldr	r3, [pc, #356]	@ (800a030 <app_main+0x190>)
 8009ecc:	607b      	str	r3, [r7, #4]
 8009ece:	e045      	b.n	8009f5c <app_main+0xbc>
         idx < ARRAY_SIZE(mods);
         idx++, mod++) {
        if (mod->ops.singleton.mod_get_def_cfg != NULL &&
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	689b      	ldr	r3, [r3, #8]
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d03b      	beq.n	8009f50 <app_main+0xb0>
            mod->cfg_obj != NULL) {
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	699b      	ldr	r3, [r3, #24]
        if (mod->ops.singleton.mod_get_def_cfg != NULL &&
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d037      	beq.n	8009f50 <app_main+0xb0>
            if (mod->instance == MOD_NO_INSTANCE) {
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	685b      	ldr	r3, [r3, #4]
 8009ee4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ee8:	d107      	bne.n	8009efa <app_main+0x5a>
                rc = mod->ops.singleton.mod_get_def_cfg(mod->cfg_obj);
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	689b      	ldr	r3, [r3, #8]
 8009eee:	687a      	ldr	r2, [r7, #4]
 8009ef0:	6992      	ldr	r2, [r2, #24]
 8009ef2:	4610      	mov	r0, r2
 8009ef4:	4798      	blx	r3
 8009ef6:	60f8      	str	r0, [r7, #12]
 8009ef8:	e008      	b.n	8009f0c <app_main+0x6c>
            } else {
                rc = mod->ops.multi_instance.mod_get_def_cfg(mod->instance,
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	689b      	ldr	r3, [r3, #8]
 8009efe:	687a      	ldr	r2, [r7, #4]
 8009f00:	6850      	ldr	r0, [r2, #4]
 8009f02:	687a      	ldr	r2, [r7, #4]
 8009f04:	6992      	ldr	r2, [r2, #24]
 8009f06:	4611      	mov	r1, r2
 8009f08:	4798      	blx	r3
 8009f0a:	60f8      	str	r0, [r7, #12]
                                                             mod->cfg_obj);
            }
            if (rc < 0) {
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	da1e      	bge.n	8009f50 <app_main+0xb0>
                log_error("Default cfg error for %s[%d]: %d\n", mod->name,
 8009f12:	4b48      	ldr	r3, [pc, #288]	@ (800a034 <app_main+0x194>)
 8009f14:	781b      	ldrb	r3, [r3, #0]
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d00b      	beq.n	8009f32 <app_main+0x92>
 8009f1a:	4b47      	ldr	r3, [pc, #284]	@ (800a038 <app_main+0x198>)
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	dd07      	ble.n	8009f32 <app_main+0x92>
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	6819      	ldr	r1, [r3, #0]
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	685a      	ldr	r2, [r3, #4]
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	4843      	ldr	r0, [pc, #268]	@ (800a03c <app_main+0x19c>)
 8009f2e:	f004 f941 	bl	800e1b4 <log_printf>
                          mod->instance, rc);
                INC_SAT_U16(cnts_u16[CNT_INIT_ERR]);
 8009f32:	4b43      	ldr	r3, [pc, #268]	@ (800a040 <app_main+0x1a0>)
 8009f34:	881b      	ldrh	r3, [r3, #0]
 8009f36:	4a42      	ldr	r2, [pc, #264]	@ (800a040 <app_main+0x1a0>)
 8009f38:	8812      	ldrh	r2, [r2, #0]
 8009f3a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8009f3e:	428a      	cmp	r2, r1
 8009f40:	bf14      	ite	ne
 8009f42:	2201      	movne	r2, #1
 8009f44:	2200      	moveq	r2, #0
 8009f46:	b2d2      	uxtb	r2, r2
 8009f48:	4413      	add	r3, r2
 8009f4a:	b29a      	uxth	r2, r3
 8009f4c:	4b3c      	ldr	r3, [pc, #240]	@ (800a040 <app_main+0x1a0>)
 8009f4e:	801a      	strh	r2, [r3, #0]
         idx++, mod++) {
 8009f50:	68bb      	ldr	r3, [r7, #8]
 8009f52:	3301      	adds	r3, #1
 8009f54:	60bb      	str	r3, [r7, #8]
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	331c      	adds	r3, #28
 8009f5a:	607b      	str	r3, [r7, #4]
         idx < ARRAY_SIZE(mods);
 8009f5c:	68bb      	ldr	r3, [r7, #8]
 8009f5e:	2b0c      	cmp	r3, #12
 8009f60:	d9b6      	bls.n	8009ed0 <app_main+0x30>
            }
        }
    }

#if CONFIG_I2C_TYPE == 1 && CONFIG_I2C_3_PRESENT
    tmphm_cfg.i2c_instance_id = I2C_INSTANCE_3;
 8009f62:	4b38      	ldr	r3, [pc, #224]	@ (800a044 <app_main+0x1a4>)
 8009f64:	2201      	movs	r2, #1
 8009f66:	701a      	strb	r2, [r3, #0]
#endif

    for (idx = 0, mod = mods;
 8009f68:	2300      	movs	r3, #0
 8009f6a:	60bb      	str	r3, [r7, #8]
 8009f6c:	4b30      	ldr	r3, [pc, #192]	@ (800a030 <app_main+0x190>)
 8009f6e:	607b      	str	r3, [r7, #4]
 8009f70:	e041      	b.n	8009ff6 <app_main+0x156>
         idx < ARRAY_SIZE(mods);
         idx++, mod++) {
        if (mod->ops.singleton.mod_init != NULL) {
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	68db      	ldr	r3, [r3, #12]
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d037      	beq.n	8009fea <app_main+0x14a>
            if (mod->instance == MOD_NO_INSTANCE) {
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	685b      	ldr	r3, [r3, #4]
 8009f7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f82:	d107      	bne.n	8009f94 <app_main+0xf4>
                rc = mod->ops.singleton.mod_init(mod->cfg_obj);
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	68db      	ldr	r3, [r3, #12]
 8009f88:	687a      	ldr	r2, [r7, #4]
 8009f8a:	6992      	ldr	r2, [r2, #24]
 8009f8c:	4610      	mov	r0, r2
 8009f8e:	4798      	blx	r3
 8009f90:	60f8      	str	r0, [r7, #12]
 8009f92:	e008      	b.n	8009fa6 <app_main+0x106>
            } else {
                rc = mod->ops.multi_instance.mod_init(mod->instance,
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	68db      	ldr	r3, [r3, #12]
 8009f98:	687a      	ldr	r2, [r7, #4]
 8009f9a:	6850      	ldr	r0, [r2, #4]
 8009f9c:	687a      	ldr	r2, [r7, #4]
 8009f9e:	6992      	ldr	r2, [r2, #24]
 8009fa0:	4611      	mov	r1, r2
 8009fa2:	4798      	blx	r3
 8009fa4:	60f8      	str	r0, [r7, #12]
                                                      mod->cfg_obj);
            }
            if (rc < 0) {
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	da1e      	bge.n	8009fea <app_main+0x14a>
                log_error("Init error for %s[%d]: %d\n", mod->name,
 8009fac:	4b21      	ldr	r3, [pc, #132]	@ (800a034 <app_main+0x194>)
 8009fae:	781b      	ldrb	r3, [r3, #0]
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d00b      	beq.n	8009fcc <app_main+0x12c>
 8009fb4:	4b20      	ldr	r3, [pc, #128]	@ (800a038 <app_main+0x198>)
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	dd07      	ble.n	8009fcc <app_main+0x12c>
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	6819      	ldr	r1, [r3, #0]
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	685a      	ldr	r2, [r3, #4]
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	4820      	ldr	r0, [pc, #128]	@ (800a048 <app_main+0x1a8>)
 8009fc8:	f004 f8f4 	bl	800e1b4 <log_printf>
                          mod->instance, rc);
                INC_SAT_U16(cnts_u16[CNT_INIT_ERR]);
 8009fcc:	4b1c      	ldr	r3, [pc, #112]	@ (800a040 <app_main+0x1a0>)
 8009fce:	881b      	ldrh	r3, [r3, #0]
 8009fd0:	4a1b      	ldr	r2, [pc, #108]	@ (800a040 <app_main+0x1a0>)
 8009fd2:	8812      	ldrh	r2, [r2, #0]
 8009fd4:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8009fd8:	428a      	cmp	r2, r1
 8009fda:	bf14      	ite	ne
 8009fdc:	2201      	movne	r2, #1
 8009fde:	2200      	moveq	r2, #0
 8009fe0:	b2d2      	uxtb	r2, r2
 8009fe2:	4413      	add	r3, r2
 8009fe4:	b29a      	uxth	r2, r3
 8009fe6:	4b16      	ldr	r3, [pc, #88]	@ (800a040 <app_main+0x1a0>)
 8009fe8:	801a      	strh	r2, [r3, #0]
         idx++, mod++) {
 8009fea:	68bb      	ldr	r3, [r7, #8]
 8009fec:	3301      	adds	r3, #1
 8009fee:	60bb      	str	r3, [r7, #8]
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	331c      	adds	r3, #28
 8009ff4:	607b      	str	r3, [r7, #4]
         idx < ARRAY_SIZE(mods);
 8009ff6:	68bb      	ldr	r3, [r7, #8]
 8009ff8:	2b0c      	cmp	r3, #12
 8009ffa:	d9ba      	bls.n	8009f72 <app_main+0xd2>

    //
    // Invoke the start API on modules the use it.
    //

    printc("Init: Start modules\n");
 8009ffc:	4813      	ldr	r0, [pc, #76]	@ (800a04c <app_main+0x1ac>)
 8009ffe:	f001 f9f7 	bl	800b3f0 <printc>

    for (idx = 0, mod = mods;
 800a002:	2300      	movs	r3, #0
 800a004:	60bb      	str	r3, [r7, #8]
 800a006:	4b0a      	ldr	r3, [pc, #40]	@ (800a030 <app_main+0x190>)
 800a008:	607b      	str	r3, [r7, #4]
 800a00a:	e04f      	b.n	800a0ac <app_main+0x20c>
         idx < ARRAY_SIZE(mods);
         idx++, mod++) {
        if (mod->ops.singleton.mod_start != NULL) {
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	691b      	ldr	r3, [r3, #16]
 800a010:	2b00      	cmp	r3, #0
 800a012:	d045      	beq.n	800a0a0 <app_main+0x200>
            if (mod->instance == MOD_NO_INSTANCE) {
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	685b      	ldr	r3, [r3, #4]
 800a018:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a01c:	d118      	bne.n	800a050 <app_main+0x1b0>
                rc = mod->ops.singleton.mod_start();
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	691b      	ldr	r3, [r3, #16]
 800a022:	4798      	blx	r3
 800a024:	60f8      	str	r0, [r7, #12]
 800a026:	e01a      	b.n	800a05e <app_main+0x1be>
 800a028:	20000598 	.word	0x20000598
 800a02c:	08012980 	.word	0x08012980
 800a030:	200000a4 	.word	0x200000a4
 800a034:	200003ec 	.word	0x200003ec
 800a038:	20000004 	.word	0x20000004
 800a03c:	08012998 	.word	0x08012998
 800a040:	20000608 	.word	0x20000608
 800a044:	2000063c 	.word	0x2000063c
 800a048:	080129c0 	.word	0x080129c0
 800a04c:	080129e0 	.word	0x080129e0
            } else {
                rc = mod->ops.multi_instance.mod_start(mod->instance);
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	691b      	ldr	r3, [r3, #16]
 800a054:	687a      	ldr	r2, [r7, #4]
 800a056:	6852      	ldr	r2, [r2, #4]
 800a058:	4610      	mov	r0, r2
 800a05a:	4798      	blx	r3
 800a05c:	60f8      	str	r0, [r7, #12]
            }
            if (rc < 0) {
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	2b00      	cmp	r3, #0
 800a062:	da1d      	bge.n	800a0a0 <app_main+0x200>
                log_error("Start error for %s: %d\n", mods->name, rc);
 800a064:	4b5d      	ldr	r3, [pc, #372]	@ (800a1dc <app_main+0x33c>)
 800a066:	781b      	ldrb	r3, [r3, #0]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d00a      	beq.n	800a082 <app_main+0x1e2>
 800a06c:	4b5c      	ldr	r3, [pc, #368]	@ (800a1e0 <app_main+0x340>)
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	2b00      	cmp	r3, #0
 800a072:	dd06      	ble.n	800a082 <app_main+0x1e2>
 800a074:	4b5b      	ldr	r3, [pc, #364]	@ (800a1e4 <app_main+0x344>)
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	68fa      	ldr	r2, [r7, #12]
 800a07a:	4619      	mov	r1, r3
 800a07c:	485a      	ldr	r0, [pc, #360]	@ (800a1e8 <app_main+0x348>)
 800a07e:	f004 f899 	bl	800e1b4 <log_printf>
                INC_SAT_U16(cnts_u16[CNT_START_ERR]);
 800a082:	4b5a      	ldr	r3, [pc, #360]	@ (800a1ec <app_main+0x34c>)
 800a084:	885b      	ldrh	r3, [r3, #2]
 800a086:	4a59      	ldr	r2, [pc, #356]	@ (800a1ec <app_main+0x34c>)
 800a088:	8852      	ldrh	r2, [r2, #2]
 800a08a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800a08e:	428a      	cmp	r2, r1
 800a090:	bf14      	ite	ne
 800a092:	2201      	movne	r2, #1
 800a094:	2200      	moveq	r2, #0
 800a096:	b2d2      	uxtb	r2, r2
 800a098:	4413      	add	r3, r2
 800a09a:	b29a      	uxth	r2, r3
 800a09c:	4b53      	ldr	r3, [pc, #332]	@ (800a1ec <app_main+0x34c>)
 800a09e:	805a      	strh	r2, [r3, #2]
         idx++, mod++) {
 800a0a0:	68bb      	ldr	r3, [r7, #8]
 800a0a2:	3301      	adds	r3, #1
 800a0a4:	60bb      	str	r3, [r7, #8]
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	331c      	adds	r3, #28
 800a0aa:	607b      	str	r3, [r7, #4]
         idx < ARRAY_SIZE(mods);
 800a0ac:	68bb      	ldr	r3, [r7, #8]
 800a0ae:	2b0c      	cmp	r3, #12
 800a0b0:	d9ac      	bls.n	800a00c <app_main+0x16c>
            }
        }
                
    }

    rc = cmd_register(&cmd_info);
 800a0b2:	484f      	ldr	r0, [pc, #316]	@ (800a1f0 <app_main+0x350>)
 800a0b4:	f000 fb72 	bl	800a79c <cmd_register>
 800a0b8:	60f8      	str	r0, [r7, #12]
    if (rc < 0) {
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	da1a      	bge.n	800a0f6 <app_main+0x256>
        log_error("main: cmd_register error %d\n", rc);
 800a0c0:	4b46      	ldr	r3, [pc, #280]	@ (800a1dc <app_main+0x33c>)
 800a0c2:	781b      	ldrb	r3, [r3, #0]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d007      	beq.n	800a0d8 <app_main+0x238>
 800a0c8:	4b45      	ldr	r3, [pc, #276]	@ (800a1e0 <app_main+0x340>)
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	dd03      	ble.n	800a0d8 <app_main+0x238>
 800a0d0:	68f9      	ldr	r1, [r7, #12]
 800a0d2:	4848      	ldr	r0, [pc, #288]	@ (800a1f4 <app_main+0x354>)
 800a0d4:	f004 f86e 	bl	800e1b4 <log_printf>
        INC_SAT_U16(cnts_u16[CNT_START_ERR]);
 800a0d8:	4b44      	ldr	r3, [pc, #272]	@ (800a1ec <app_main+0x34c>)
 800a0da:	885b      	ldrh	r3, [r3, #2]
 800a0dc:	4a43      	ldr	r2, [pc, #268]	@ (800a1ec <app_main+0x34c>)
 800a0de:	8852      	ldrh	r2, [r2, #2]
 800a0e0:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800a0e4:	428a      	cmp	r2, r1
 800a0e6:	bf14      	ite	ne
 800a0e8:	2201      	movne	r2, #1
 800a0ea:	2200      	moveq	r2, #0
 800a0ec:	b2d2      	uxtb	r2, r2
 800a0ee:	4413      	add	r3, r2
 800a0f0:	b29a      	uxth	r2, r3
 800a0f2:	4b3e      	ldr	r3, [pc, #248]	@ (800a1ec <app_main+0x34c>)
 800a0f4:	805a      	strh	r2, [r3, #2]
    }

    stat_dur_init(&stat_loop_dur);
 800a0f6:	4840      	ldr	r0, [pc, #256]	@ (800a1f8 <app_main+0x358>)
 800a0f8:	f004 fb82 	bl	800e800 <stat_dur_init>
    //
    // In the super loop invoke the run API on modules the use it.
    //

#if CONFIG_FAULT_PRESENT
    wdg_init_successful();
 800a0fc:	f006 fd1e 	bl	8010b3c <wdg_init_successful>
    rc = wdg_start_hdw_wdg(CONFIG_WDG_HARD_TIMEOUT_MS);
 800a100:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 800a104:	f006 fd28 	bl	8010b58 <wdg_start_hdw_wdg>
 800a108:	60f8      	str	r0, [r7, #12]
    if (rc < 0) {
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	da1a      	bge.n	800a146 <app_main+0x2a6>
        log_error("main: wdg_start_hdw_wdg error %d\n", rc);
 800a110:	4b32      	ldr	r3, [pc, #200]	@ (800a1dc <app_main+0x33c>)
 800a112:	781b      	ldrb	r3, [r3, #0]
 800a114:	2b00      	cmp	r3, #0
 800a116:	d007      	beq.n	800a128 <app_main+0x288>
 800a118:	4b31      	ldr	r3, [pc, #196]	@ (800a1e0 <app_main+0x340>)
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	dd03      	ble.n	800a128 <app_main+0x288>
 800a120:	68f9      	ldr	r1, [r7, #12]
 800a122:	4836      	ldr	r0, [pc, #216]	@ (800a1fc <app_main+0x35c>)
 800a124:	f004 f846 	bl	800e1b4 <log_printf>
        INC_SAT_U16(cnts_u16[CNT_START_ERR]);
 800a128:	4b30      	ldr	r3, [pc, #192]	@ (800a1ec <app_main+0x34c>)
 800a12a:	885b      	ldrh	r3, [r3, #2]
 800a12c:	4a2f      	ldr	r2, [pc, #188]	@ (800a1ec <app_main+0x34c>)
 800a12e:	8852      	ldrh	r2, [r2, #2]
 800a130:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800a134:	428a      	cmp	r2, r1
 800a136:	bf14      	ite	ne
 800a138:	2201      	movne	r2, #1
 800a13a:	2200      	moveq	r2, #0
 800a13c:	b2d2      	uxtb	r2, r2
 800a13e:	4413      	add	r3, r2
 800a140:	b29a      	uxth	r2, r3
 800a142:	4b2a      	ldr	r3, [pc, #168]	@ (800a1ec <app_main+0x34c>)
 800a144:	805a      	strh	r2, [r3, #2]
    }
#endif

    printc("Init: Enter super loop\n");
 800a146:	482e      	ldr	r0, [pc, #184]	@ (800a200 <app_main+0x360>)
 800a148:	f001 f952 	bl	800b3f0 <printc>
    while (1)
    {
        stat_dur_restart(&stat_loop_dur);
 800a14c:	482a      	ldr	r0, [pc, #168]	@ (800a1f8 <app_main+0x358>)
 800a14e:	f004 fb6b 	bl	800e828 <stat_dur_restart>

        for (idx = 0, mod = mods;
 800a152:	2300      	movs	r3, #0
 800a154:	60bb      	str	r3, [r7, #8]
 800a156:	4b23      	ldr	r3, [pc, #140]	@ (800a1e4 <app_main+0x344>)
 800a158:	607b      	str	r3, [r7, #4]
 800a15a:	e03b      	b.n	800a1d4 <app_main+0x334>
             idx < ARRAY_SIZE(mods);
             idx++, mod++) {
            if (mod->ops.singleton.mod_run != NULL) {
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	695b      	ldr	r3, [r3, #20]
 800a160:	2b00      	cmp	r3, #0
 800a162:	d031      	beq.n	800a1c8 <app_main+0x328>
                if (mod->instance == MOD_NO_INSTANCE) {
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	685b      	ldr	r3, [r3, #4]
 800a168:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a16c:	d104      	bne.n	800a178 <app_main+0x2d8>
                    rc = mod->ops.singleton.mod_run();
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	695b      	ldr	r3, [r3, #20]
 800a172:	4798      	blx	r3
 800a174:	60f8      	str	r0, [r7, #12]
 800a176:	e006      	b.n	800a186 <app_main+0x2e6>
                } else {
                    rc = mod->ops.multi_instance.mod_run(mod->instance);
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	695b      	ldr	r3, [r3, #20]
 800a17c:	687a      	ldr	r2, [r7, #4]
 800a17e:	6852      	ldr	r2, [r2, #4]
 800a180:	4610      	mov	r0, r2
 800a182:	4798      	blx	r3
 800a184:	60f8      	str	r0, [r7, #12]
                }
                if (rc < 0) {
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	2b00      	cmp	r3, #0
 800a18a:	da1d      	bge.n	800a1c8 <app_main+0x328>
                    log_error("Run error for %s: %d\n", mods->name, rc);
 800a18c:	4b13      	ldr	r3, [pc, #76]	@ (800a1dc <app_main+0x33c>)
 800a18e:	781b      	ldrb	r3, [r3, #0]
 800a190:	2b00      	cmp	r3, #0
 800a192:	d00a      	beq.n	800a1aa <app_main+0x30a>
 800a194:	4b12      	ldr	r3, [pc, #72]	@ (800a1e0 <app_main+0x340>)
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	2b00      	cmp	r3, #0
 800a19a:	dd06      	ble.n	800a1aa <app_main+0x30a>
 800a19c:	4b11      	ldr	r3, [pc, #68]	@ (800a1e4 <app_main+0x344>)
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	68fa      	ldr	r2, [r7, #12]
 800a1a2:	4619      	mov	r1, r3
 800a1a4:	4817      	ldr	r0, [pc, #92]	@ (800a204 <app_main+0x364>)
 800a1a6:	f004 f805 	bl	800e1b4 <log_printf>
                    INC_SAT_U16(cnts_u16[CNT_RUN_ERR]);
 800a1aa:	4b10      	ldr	r3, [pc, #64]	@ (800a1ec <app_main+0x34c>)
 800a1ac:	889b      	ldrh	r3, [r3, #4]
 800a1ae:	4a0f      	ldr	r2, [pc, #60]	@ (800a1ec <app_main+0x34c>)
 800a1b0:	8892      	ldrh	r2, [r2, #4]
 800a1b2:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800a1b6:	428a      	cmp	r2, r1
 800a1b8:	bf14      	ite	ne
 800a1ba:	2201      	movne	r2, #1
 800a1bc:	2200      	moveq	r2, #0
 800a1be:	b2d2      	uxtb	r2, r2
 800a1c0:	4413      	add	r3, r2
 800a1c2:	b29a      	uxth	r2, r3
 800a1c4:	4b09      	ldr	r3, [pc, #36]	@ (800a1ec <app_main+0x34c>)
 800a1c6:	809a      	strh	r2, [r3, #4]
             idx++, mod++) {
 800a1c8:	68bb      	ldr	r3, [r7, #8]
 800a1ca:	3301      	adds	r3, #1
 800a1cc:	60bb      	str	r3, [r7, #8]
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	331c      	adds	r3, #28
 800a1d2:	607b      	str	r3, [r7, #4]
             idx < ARRAY_SIZE(mods);
 800a1d4:	68bb      	ldr	r3, [r7, #8]
 800a1d6:	2b0c      	cmp	r3, #12
 800a1d8:	d9c0      	bls.n	800a15c <app_main+0x2bc>
        stat_dur_restart(&stat_loop_dur);
 800a1da:	e7b7      	b.n	800a14c <app_main+0x2ac>
 800a1dc:	200003ec 	.word	0x200003ec
 800a1e0:	20000004 	.word	0x20000004
 800a1e4:	200000a4 	.word	0x200000a4
 800a1e8:	080129f8 	.word	0x080129f8
 800a1ec:	20000608 	.word	0x20000608
 800a1f0:	20000020 	.word	0x20000020
 800a1f4:	08012a18 	.word	0x08012a18
 800a1f8:	20000610 	.word	0x20000610
 800a1fc:	08012a3c 	.word	0x08012a3c
 800a200:	08012a64 	.word	0x08012a64
 800a204:	08012a7c 	.word	0x08012a7c

0800a208 <cmd_main_status>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: main status [clear]
 */
static int32_t cmd_main_status(int32_t argc, const char** argv)
{
 800a208:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a20a:	b087      	sub	sp, #28
 800a20c:	af02      	add	r7, sp, #8
 800a20e:	6078      	str	r0, [r7, #4]
 800a210:	6039      	str	r1, [r7, #0]
    bool clear = false;
 800a212:	2300      	movs	r3, #0
 800a214:	73fb      	strb	r3, [r7, #15]
    bool bad_arg = false;
 800a216:	2300      	movs	r3, #0
 800a218:	73bb      	strb	r3, [r7, #14]

    if (argc == 3) {
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	2b03      	cmp	r3, #3
 800a21e:	d10f      	bne.n	800a240 <cmd_main_status+0x38>
        if (strcasecmp(argv[2], "clear") == 0)
 800a220:	683b      	ldr	r3, [r7, #0]
 800a222:	3308      	adds	r3, #8
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	491d      	ldr	r1, [pc, #116]	@ (800a29c <cmd_main_status+0x94>)
 800a228:	4618      	mov	r0, r3
 800a22a:	f007 fb6b 	bl	8011904 <strcasecmp>
 800a22e:	4603      	mov	r3, r0
 800a230:	2b00      	cmp	r3, #0
 800a232:	d102      	bne.n	800a23a <cmd_main_status+0x32>
            clear = true;
 800a234:	2301      	movs	r3, #1
 800a236:	73fb      	strb	r3, [r7, #15]
 800a238:	e007      	b.n	800a24a <cmd_main_status+0x42>
        else
            bad_arg = true;
 800a23a:	2301      	movs	r3, #1
 800a23c:	73bb      	strb	r3, [r7, #14]
 800a23e:	e004      	b.n	800a24a <cmd_main_status+0x42>
    } else if (argc > 3) {
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	2b03      	cmp	r3, #3
 800a244:	dd01      	ble.n	800a24a <cmd_main_status+0x42>
        bad_arg = true;
 800a246:	2301      	movs	r3, #1
 800a248:	73bb      	strb	r3, [r7, #14]
    }

    if (bad_arg) {
 800a24a:	7bbb      	ldrb	r3, [r7, #14]
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d005      	beq.n	800a25c <cmd_main_status+0x54>
        printc("Invalid arguments\n");
 800a250:	4813      	ldr	r0, [pc, #76]	@ (800a2a0 <cmd_main_status+0x98>)
 800a252:	f001 f8cd 	bl	800b3f0 <printc>
        return MOD_ERR_ARG;
 800a256:	f04f 33ff 	mov.w	r3, #4294967295
 800a25a:	e01a      	b.n	800a292 <cmd_main_status+0x8a>
    }

    printc("Super loop samples=%lu min=%lu ms, max=%lu ms, avg=%lu us\n",
 800a25c:	4b11      	ldr	r3, [pc, #68]	@ (800a2a4 <cmd_main_status+0x9c>)
 800a25e:	695c      	ldr	r4, [r3, #20]
 800a260:	4b10      	ldr	r3, [pc, #64]	@ (800a2a4 <cmd_main_status+0x9c>)
 800a262:	68dd      	ldr	r5, [r3, #12]
 800a264:	4b0f      	ldr	r3, [pc, #60]	@ (800a2a4 <cmd_main_status+0x9c>)
 800a266:	691e      	ldr	r6, [r3, #16]
 800a268:	480e      	ldr	r0, [pc, #56]	@ (800a2a4 <cmd_main_status+0x9c>)
 800a26a:	f004 fb22 	bl	800e8b2 <stat_dur_avg_us>
 800a26e:	4603      	mov	r3, r0
 800a270:	9300      	str	r3, [sp, #0]
 800a272:	4633      	mov	r3, r6
 800a274:	462a      	mov	r2, r5
 800a276:	4621      	mov	r1, r4
 800a278:	480b      	ldr	r0, [pc, #44]	@ (800a2a8 <cmd_main_status+0xa0>)
 800a27a:	f001 f8b9 	bl	800b3f0 <printc>
           stat_loop_dur.samples, stat_loop_dur.min, stat_loop_dur.max,
           stat_dur_avg_us(&stat_loop_dur));

    if (clear) {
 800a27e:	7bfb      	ldrb	r3, [r7, #15]
 800a280:	2b00      	cmp	r3, #0
 800a282:	d005      	beq.n	800a290 <cmd_main_status+0x88>
        printc("Clearing loop stat\n");
 800a284:	4809      	ldr	r0, [pc, #36]	@ (800a2ac <cmd_main_status+0xa4>)
 800a286:	f001 f8b3 	bl	800b3f0 <printc>
        stat_dur_init(&stat_loop_dur);
 800a28a:	4806      	ldr	r0, [pc, #24]	@ (800a2a4 <cmd_main_status+0x9c>)
 800a28c:	f004 fab8 	bl	800e800 <stat_dur_init>
    }
    return 0;
 800a290:	2300      	movs	r3, #0
}
 800a292:	4618      	mov	r0, r3
 800a294:	3714      	adds	r7, #20
 800a296:	46bd      	mov	sp, r7
 800a298:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a29a:	bf00      	nop
 800a29c:	08012a98 	.word	0x08012a98
 800a2a0:	08012aa0 	.word	0x08012aa0
 800a2a4:	20000610 	.word	0x20000610
 800a2a8:	08012ab4 	.word	0x08012ab4
 800a2ac:	08012af0 	.word	0x08012af0

0800a2b0 <blinky_init>:
 * This function initializes the blinky singleton module. Generally, it should
 * not access other modules as they might not have been initialized yet. An
 * exception is the log module.
 */
int32_t blinky_init(struct blinky_cfg* cfg)
{
 800a2b0:	b5b0      	push	{r4, r5, r7, lr}
 800a2b2:	b082      	sub	sp, #8
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	6078      	str	r0, [r7, #4]
    log_debug("In blinky_init()\n");
 800a2b8:	4b10      	ldr	r3, [pc, #64]	@ (800a2fc <blinky_init+0x4c>)
 800a2ba:	781b      	ldrb	r3, [r3, #0]
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d006      	beq.n	800a2ce <blinky_init+0x1e>
 800a2c0:	4b0f      	ldr	r3, [pc, #60]	@ (800a300 <blinky_init+0x50>)
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	2b03      	cmp	r3, #3
 800a2c6:	dd02      	ble.n	800a2ce <blinky_init+0x1e>
 800a2c8:	480e      	ldr	r0, [pc, #56]	@ (800a304 <blinky_init+0x54>)
 800a2ca:	f003 ff73 	bl	800e1b4 <log_printf>

    memset(&state, 0, sizeof(state));
 800a2ce:	2220      	movs	r2, #32
 800a2d0:	2100      	movs	r1, #0
 800a2d2:	480d      	ldr	r0, [pc, #52]	@ (800a308 <blinky_init+0x58>)
 800a2d4:	f007 fb0e 	bl	80118f4 <memset>
    state.tmr_id = -1;
 800a2d8:	4b0b      	ldr	r3, [pc, #44]	@ (800a308 <blinky_init+0x58>)
 800a2da:	f04f 32ff 	mov.w	r2, #4294967295
 800a2de:	61da      	str	r2, [r3, #28]

    state.cfg = *cfg;
 800a2e0:	4a09      	ldr	r2, [pc, #36]	@ (800a308 <blinky_init+0x58>)
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	4614      	mov	r4, r2
 800a2e6:	461d      	mov	r5, r3
 800a2e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a2ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a2ec:	682b      	ldr	r3, [r5, #0]
 800a2ee:	6023      	str	r3, [r4, #0]
    return 0;
 800a2f0:	2300      	movs	r3, #0
}
 800a2f2:	4618      	mov	r0, r3
 800a2f4:	3708      	adds	r7, #8
 800a2f6:	46bd      	mov	sp, r7
 800a2f8:	bdb0      	pop	{r4, r5, r7, pc}
 800a2fa:	bf00      	nop
 800a2fc:	200003ec 	.word	0x200003ec
 800a300:	20000234 	.word	0x20000234
 800a304:	08012bd0 	.word	0x08012bd0
 800a308:	2000064c 	.word	0x2000064c

0800a30c <blinky_start>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * This function starts the blinky singleton module, to enter normal operation.
 */
int32_t blinky_start(void)
{
 800a30c:	b580      	push	{r7, lr}
 800a30e:	b082      	sub	sp, #8
 800a310:	af00      	add	r7, sp, #0
    int32_t result;

    log_debug("In blinky_start()\n");
 800a312:	4b39      	ldr	r3, [pc, #228]	@ (800a3f8 <blinky_start+0xec>)
 800a314:	781b      	ldrb	r3, [r3, #0]
 800a316:	2b00      	cmp	r3, #0
 800a318:	d006      	beq.n	800a328 <blinky_start+0x1c>
 800a31a:	4b38      	ldr	r3, [pc, #224]	@ (800a3fc <blinky_start+0xf0>)
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	2b03      	cmp	r3, #3
 800a320:	dd02      	ble.n	800a328 <blinky_start+0x1c>
 800a322:	4837      	ldr	r0, [pc, #220]	@ (800a400 <blinky_start+0xf4>)
 800a324:	f003 ff46 	bl	800e1b4 <log_printf>
    result = dio_get_num_out();
 800a328:	f001 fc9c 	bl	800bc64 <dio_get_num_out>
 800a32c:	6078      	str	r0, [r7, #4]
    if (result < 0) {
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	2b00      	cmp	r3, #0
 800a332:	da0d      	bge.n	800a350 <blinky_start+0x44>
        log_error("blinky_start: dio error %d\n", result);
 800a334:	4b30      	ldr	r3, [pc, #192]	@ (800a3f8 <blinky_start+0xec>)
 800a336:	781b      	ldrb	r3, [r3, #0]
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d007      	beq.n	800a34c <blinky_start+0x40>
 800a33c:	4b2f      	ldr	r3, [pc, #188]	@ (800a3fc <blinky_start+0xf0>)
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	2b00      	cmp	r3, #0
 800a342:	dd03      	ble.n	800a34c <blinky_start+0x40>
 800a344:	6879      	ldr	r1, [r7, #4]
 800a346:	482f      	ldr	r0, [pc, #188]	@ (800a404 <blinky_start+0xf8>)
 800a348:	f003 ff34 	bl	800e1b4 <log_printf>
        return result;
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	e04f      	b.n	800a3f0 <blinky_start+0xe4>
    }
    else if (state.cfg.dout_idx >= result) {
 800a350:	4b2d      	ldr	r3, [pc, #180]	@ (800a408 <blinky_start+0xfc>)
 800a352:	681a      	ldr	r2, [r3, #0]
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	429a      	cmp	r2, r3
 800a358:	d311      	bcc.n	800a37e <blinky_start+0x72>
        log_error("blinky_start: bad dout_idx %u (>=%d)\n",
 800a35a:	4b27      	ldr	r3, [pc, #156]	@ (800a3f8 <blinky_start+0xec>)
 800a35c:	781b      	ldrb	r3, [r3, #0]
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d00a      	beq.n	800a378 <blinky_start+0x6c>
 800a362:	4b26      	ldr	r3, [pc, #152]	@ (800a3fc <blinky_start+0xf0>)
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	2b00      	cmp	r3, #0
 800a368:	dd06      	ble.n	800a378 <blinky_start+0x6c>
 800a36a:	4b27      	ldr	r3, [pc, #156]	@ (800a408 <blinky_start+0xfc>)
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	687a      	ldr	r2, [r7, #4]
 800a370:	4619      	mov	r1, r3
 800a372:	4826      	ldr	r0, [pc, #152]	@ (800a40c <blinky_start+0x100>)
 800a374:	f003 ff1e 	bl	800e1b4 <log_printf>
                  state.cfg.dout_idx, result);
        return MOD_ERR_ARG;
 800a378:	f04f 33ff 	mov.w	r3, #4294967295
 800a37c:	e038      	b.n	800a3f0 <blinky_start+0xe4>
    }
    state.valid_dio = true;
 800a37e:	4b22      	ldr	r3, [pc, #136]	@ (800a408 <blinky_start+0xfc>)
 800a380:	2201      	movs	r2, #1
 800a382:	755a      	strb	r2, [r3, #21]
    result = cmd_register(&cmd_info);
 800a384:	4822      	ldr	r0, [pc, #136]	@ (800a410 <blinky_start+0x104>)
 800a386:	f000 fa09 	bl	800a79c <cmd_register>
 800a38a:	6078      	str	r0, [r7, #4]
    if (result < 0) {
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	2b00      	cmp	r3, #0
 800a390:	da0d      	bge.n	800a3ae <blinky_start+0xa2>
        log_error("blinky_start: cmd error %d\n", result);
 800a392:	4b19      	ldr	r3, [pc, #100]	@ (800a3f8 <blinky_start+0xec>)
 800a394:	781b      	ldrb	r3, [r3, #0]
 800a396:	2b00      	cmp	r3, #0
 800a398:	d007      	beq.n	800a3aa <blinky_start+0x9e>
 800a39a:	4b18      	ldr	r3, [pc, #96]	@ (800a3fc <blinky_start+0xf0>)
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	dd03      	ble.n	800a3aa <blinky_start+0x9e>
 800a3a2:	6879      	ldr	r1, [r7, #4]
 800a3a4:	481b      	ldr	r0, [pc, #108]	@ (800a414 <blinky_start+0x108>)
 800a3a6:	f003 ff05 	bl	800e1b4 <log_printf>
        return result;
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	e020      	b.n	800a3f0 <blinky_start+0xe4>
    }
    state.tmr_id = tmr_inst_get_cb(0, tmr_cb, 0, TMR_CNTX_BASE_LEVEL);
 800a3ae:	2300      	movs	r3, #0
 800a3b0:	2200      	movs	r2, #0
 800a3b2:	4919      	ldr	r1, [pc, #100]	@ (800a418 <blinky_start+0x10c>)
 800a3b4:	2000      	movs	r0, #0
 800a3b6:	f005 f8b3 	bl	800f520 <tmr_inst_get_cb>
 800a3ba:	4603      	mov	r3, r0
 800a3bc:	4a12      	ldr	r2, [pc, #72]	@ (800a408 <blinky_start+0xfc>)
 800a3be:	61d3      	str	r3, [r2, #28]
    if (state.tmr_id < 0) {
 800a3c0:	4b11      	ldr	r3, [pc, #68]	@ (800a408 <blinky_start+0xfc>)
 800a3c2:	69db      	ldr	r3, [r3, #28]
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	da10      	bge.n	800a3ea <blinky_start+0xde>
        log_error("blinky_start: tmr error %d\n", state.tmr_id);
 800a3c8:	4b0b      	ldr	r3, [pc, #44]	@ (800a3f8 <blinky_start+0xec>)
 800a3ca:	781b      	ldrb	r3, [r3, #0]
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d009      	beq.n	800a3e4 <blinky_start+0xd8>
 800a3d0:	4b0a      	ldr	r3, [pc, #40]	@ (800a3fc <blinky_start+0xf0>)
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	dd05      	ble.n	800a3e4 <blinky_start+0xd8>
 800a3d8:	4b0b      	ldr	r3, [pc, #44]	@ (800a408 <blinky_start+0xfc>)
 800a3da:	69db      	ldr	r3, [r3, #28]
 800a3dc:	4619      	mov	r1, r3
 800a3de:	480f      	ldr	r0, [pc, #60]	@ (800a41c <blinky_start+0x110>)
 800a3e0:	f003 fee8 	bl	800e1b4 <log_printf>
        return state.tmr_id;
 800a3e4:	4b08      	ldr	r3, [pc, #32]	@ (800a408 <blinky_start+0xfc>)
 800a3e6:	69db      	ldr	r3, [r3, #28]
 800a3e8:	e002      	b.n	800a3f0 <blinky_start+0xe4>
    }
    start();
 800a3ea:	f000 f8c3 	bl	800a574 <start>
    return 0;
 800a3ee:	2300      	movs	r3, #0
}
 800a3f0:	4618      	mov	r0, r3
 800a3f2:	3708      	adds	r7, #8
 800a3f4:	46bd      	mov	sp, r7
 800a3f6:	bd80      	pop	{r7, pc}
 800a3f8:	200003ec 	.word	0x200003ec
 800a3fc:	20000234 	.word	0x20000234
 800a400:	08012be8 	.word	0x08012be8
 800a404:	08012c00 	.word	0x08012c00
 800a408:	2000064c 	.word	0x2000064c
 800a40c:	08012c24 	.word	0x08012c24
 800a410:	20000238 	.word	0x20000238
 800a414:	08012c50 	.word	0x08012c50
 800a418:	0800a5b9 	.word	0x0800a5b9
 800a41c:	08012c74 	.word	0x08012c74

0800a420 <blinky_set_code_blinks>:
 * @param[in] num_blinks The number of blinks (set to 0 for no blinks).
 *
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 */
int32_t blinky_set_code_blinks(uint32_t num_blinks)
{
 800a420:	b580      	push	{r7, lr}
 800a422:	b082      	sub	sp, #8
 800a424:	af00      	add	r7, sp, #0
 800a426:	6078      	str	r0, [r7, #4]
    state.cfg.code_num_blinks = num_blinks;
 800a428:	4a04      	ldr	r2, [pc, #16]	@ (800a43c <blinky_set_code_blinks+0x1c>)
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	6053      	str	r3, [r2, #4]
    start();
 800a42e:	f000 f8a1 	bl	800a574 <start>
    return 0;
 800a432:	2300      	movs	r3, #0
}
 800a434:	4618      	mov	r0, r3
 800a436:	3708      	adds	r7, #8
 800a438:	46bd      	mov	sp, r7
 800a43a:	bd80      	pop	{r7, pc}
 800a43c:	2000064c 	.word	0x2000064c

0800a440 <blinky_set_sep_blinks>:
 *                       separator blinks).
 *
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 */
int32_t blinky_set_sep_blinks(uint32_t num_blinks)
{
 800a440:	b580      	push	{r7, lr}
 800a442:	b082      	sub	sp, #8
 800a444:	af00      	add	r7, sp, #0
 800a446:	6078      	str	r0, [r7, #4]
    state.cfg.sep_num_blinks = num_blinks;
 800a448:	4a04      	ldr	r2, [pc, #16]	@ (800a45c <blinky_set_sep_blinks+0x1c>)
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	60d3      	str	r3, [r2, #12]
    start();
 800a44e:	f000 f891 	bl	800a574 <start>
    return 0;
 800a452:	2300      	movs	r3, #0
}
 800a454:	4618      	mov	r0, r3
 800a456:	3708      	adds	r7, #8
 800a458:	46bd      	mov	sp, r7
 800a45a:	bd80      	pop	{r7, pc}
 800a45c:	2000064c 	.word	0x2000064c

0800a460 <blinky_set_code_period>:
 * @param[in] period_ms Period in ms (if set to 0, there will be no code blinks).
 *
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 */
int32_t blinky_set_code_period(uint32_t period_ms)
{
 800a460:	b580      	push	{r7, lr}
 800a462:	b082      	sub	sp, #8
 800a464:	af00      	add	r7, sp, #0
 800a466:	6078      	str	r0, [r7, #4]
    state.cfg.code_period_ms = period_ms;
 800a468:	4a04      	ldr	r2, [pc, #16]	@ (800a47c <blinky_set_code_period+0x1c>)
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	6093      	str	r3, [r2, #8]
    start();
 800a46e:	f000 f881 	bl	800a574 <start>
    return 0;
 800a472:	2300      	movs	r3, #0
}
 800a474:	4618      	mov	r0, r3
 800a476:	3708      	adds	r7, #8
 800a478:	46bd      	mov	sp, r7
 800a47a:	bd80      	pop	{r7, pc}
 800a47c:	2000064c 	.word	0x2000064c

0800a480 <blinky_set_sep_period>:
 *                      blinks).
 *
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 */
int32_t blinky_set_sep_period(uint32_t period_ms)
{
 800a480:	b580      	push	{r7, lr}
 800a482:	b082      	sub	sp, #8
 800a484:	af00      	add	r7, sp, #0
 800a486:	6078      	str	r0, [r7, #4]
    state.cfg.sep_period_ms = period_ms;
 800a488:	4a04      	ldr	r2, [pc, #16]	@ (800a49c <blinky_set_sep_period+0x1c>)
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	6113      	str	r3, [r2, #16]
    start();
 800a48e:	f000 f871 	bl	800a574 <start>
    return 0;
 800a492:	2300      	movs	r3, #0
}
 800a494:	4618      	mov	r0, r3
 800a496:	3708      	adds	r7, #8
 800a498:	46bd      	mov	sp, r7
 800a49a:	bd80      	pop	{r7, pc}
 800a49c:	2000064c 	.word	0x2000064c

0800a4a0 <cmd_blinky_status>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: blinky status
 */
static int32_t cmd_blinky_status(int32_t argc, const char** argv)
{
 800a4a0:	b580      	push	{r7, lr}
 800a4a2:	b084      	sub	sp, #16
 800a4a4:	af02      	add	r7, sp, #8
 800a4a6:	6078      	str	r0, [r7, #4]
 800a4a8:	6039      	str	r1, [r7, #0]
    printc("state=%d blink_counter=%lu tmr_id=%ld\n",
           state.state, state.blink_counter, state.tmr_id);
 800a4aa:	4b0e      	ldr	r3, [pc, #56]	@ (800a4e4 <cmd_blinky_status+0x44>)
 800a4ac:	7d1b      	ldrb	r3, [r3, #20]
    printc("state=%d blink_counter=%lu tmr_id=%ld\n",
 800a4ae:	4619      	mov	r1, r3
 800a4b0:	4b0c      	ldr	r3, [pc, #48]	@ (800a4e4 <cmd_blinky_status+0x44>)
 800a4b2:	699a      	ldr	r2, [r3, #24]
 800a4b4:	4b0b      	ldr	r3, [pc, #44]	@ (800a4e4 <cmd_blinky_status+0x44>)
 800a4b6:	69db      	ldr	r3, [r3, #28]
 800a4b8:	480b      	ldr	r0, [pc, #44]	@ (800a4e8 <cmd_blinky_status+0x48>)
 800a4ba:	f000 ff99 	bl	800b3f0 <printc>
    printc("code-num-blinks=%lu code-period-ms=%lu sep-num-blinks=%lu sep-perioid-ms=%lu\n",
 800a4be:	4b09      	ldr	r3, [pc, #36]	@ (800a4e4 <cmd_blinky_status+0x44>)
 800a4c0:	6859      	ldr	r1, [r3, #4]
 800a4c2:	4b08      	ldr	r3, [pc, #32]	@ (800a4e4 <cmd_blinky_status+0x44>)
 800a4c4:	689a      	ldr	r2, [r3, #8]
 800a4c6:	4b07      	ldr	r3, [pc, #28]	@ (800a4e4 <cmd_blinky_status+0x44>)
 800a4c8:	68d8      	ldr	r0, [r3, #12]
 800a4ca:	4b06      	ldr	r3, [pc, #24]	@ (800a4e4 <cmd_blinky_status+0x44>)
 800a4cc:	691b      	ldr	r3, [r3, #16]
 800a4ce:	9300      	str	r3, [sp, #0]
 800a4d0:	4603      	mov	r3, r0
 800a4d2:	4806      	ldr	r0, [pc, #24]	@ (800a4ec <cmd_blinky_status+0x4c>)
 800a4d4:	f000 ff8c 	bl	800b3f0 <printc>
           state.cfg.code_num_blinks, state.cfg.code_period_ms,
           state.cfg.sep_num_blinks, state.cfg.sep_period_ms);
    return 0;
 800a4d8:	2300      	movs	r3, #0
}
 800a4da:	4618      	mov	r0, r3
 800a4dc:	3708      	adds	r7, #8
 800a4de:	46bd      	mov	sp, r7
 800a4e0:	bd80      	pop	{r7, pc}
 800a4e2:	bf00      	nop
 800a4e4:	2000064c 	.word	0x2000064c
 800a4e8:	08012c98 	.word	0x08012c98
 800a4ec:	08012cc0 	.word	0x08012cc0

0800a4f0 <cmd_blinky_blinks>:
 * Command usage:
 *    blinky blinks num-blinks [period-ms]
 *    blinky sep num-blinks [period-ms]
 */
static int32_t cmd_blinky_blinks(int32_t argc, const char** argv)
{
 800a4f0:	b580      	push	{r7, lr}
 800a4f2:	b088      	sub	sp, #32
 800a4f4:	af00      	add	r7, sp, #0
 800a4f6:	6078      	str	r0, [r7, #4]
 800a4f8:	6039      	str	r1, [r7, #0]
    struct cmd_arg_val arg_vals[2];
    int32_t num_args;

    num_args = cmd_parse_args(argc-2, argv+2, "u[u]", arg_vals);
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	1e98      	subs	r0, r3, #2
 800a4fe:	683b      	ldr	r3, [r7, #0]
 800a500:	f103 0108 	add.w	r1, r3, #8
 800a504:	f107 030c 	add.w	r3, r7, #12
 800a508:	4a18      	ldr	r2, [pc, #96]	@ (800a56c <cmd_blinky_blinks+0x7c>)
 800a50a:	f000 fc61 	bl	800add0 <cmd_parse_args>
 800a50e:	61f8      	str	r0, [r7, #28]
    if (num_args < 0)
 800a510:	69fb      	ldr	r3, [r7, #28]
 800a512:	2b00      	cmp	r3, #0
 800a514:	da02      	bge.n	800a51c <cmd_blinky_blinks+0x2c>
        return MOD_ERR_BAD_CMD;
 800a516:	f06f 0303 	mvn.w	r3, #3
 800a51a:	e023      	b.n	800a564 <cmd_blinky_blinks+0x74>

    if (strcasecmp(argv[1], "blinks") == 0) {
 800a51c:	683b      	ldr	r3, [r7, #0]
 800a51e:	3304      	adds	r3, #4
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	4913      	ldr	r1, [pc, #76]	@ (800a570 <cmd_blinky_blinks+0x80>)
 800a524:	4618      	mov	r0, r3
 800a526:	f007 f9ed 	bl	8011904 <strcasecmp>
 800a52a:	4603      	mov	r3, r0
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d10b      	bne.n	800a548 <cmd_blinky_blinks+0x58>
        blinky_set_code_blinks(arg_vals[0].val.u);
 800a530:	693b      	ldr	r3, [r7, #16]
 800a532:	4618      	mov	r0, r3
 800a534:	f7ff ff74 	bl	800a420 <blinky_set_code_blinks>
        if (num_args >= 2)
 800a538:	69fb      	ldr	r3, [r7, #28]
 800a53a:	2b01      	cmp	r3, #1
 800a53c:	dd0f      	ble.n	800a55e <cmd_blinky_blinks+0x6e>
            blinky_set_code_period(arg_vals[1].val.u);
 800a53e:	69bb      	ldr	r3, [r7, #24]
 800a540:	4618      	mov	r0, r3
 800a542:	f7ff ff8d 	bl	800a460 <blinky_set_code_period>
 800a546:	e00a      	b.n	800a55e <cmd_blinky_blinks+0x6e>
    } else {
        blinky_set_sep_blinks(arg_vals[0].val.u);
 800a548:	693b      	ldr	r3, [r7, #16]
 800a54a:	4618      	mov	r0, r3
 800a54c:	f7ff ff78 	bl	800a440 <blinky_set_sep_blinks>
        if (num_args >= 2)
 800a550:	69fb      	ldr	r3, [r7, #28]
 800a552:	2b01      	cmp	r3, #1
 800a554:	dd03      	ble.n	800a55e <cmd_blinky_blinks+0x6e>
            blinky_set_sep_period(arg_vals[1].val.u);
 800a556:	69bb      	ldr	r3, [r7, #24]
 800a558:	4618      	mov	r0, r3
 800a55a:	f7ff ff91 	bl	800a480 <blinky_set_sep_period>
    }
    start();
 800a55e:	f000 f809 	bl	800a574 <start>
    return 0;
 800a562:	2300      	movs	r3, #0
}
 800a564:	4618      	mov	r0, r3
 800a566:	3720      	adds	r7, #32
 800a568:	46bd      	mov	sp, r7
 800a56a:	bd80      	pop	{r7, pc}
 800a56c:	08012d10 	.word	0x08012d10
 800a570:	08012b34 	.word	0x08012b34

0800a574 <start>:
 *
 * This is called during the initial module start, and after any change of
 * parameters.
 */
void start(void)
{
 800a574:	b580      	push	{r7, lr}
 800a576:	af00      	add	r7, sp, #0
    if (!state.valid_dio || state.tmr_id < 0)
 800a578:	4b0e      	ldr	r3, [pc, #56]	@ (800a5b4 <start+0x40>)
 800a57a:	7d5b      	ldrb	r3, [r3, #21]
 800a57c:	f083 0301 	eor.w	r3, r3, #1
 800a580:	b2db      	uxtb	r3, r3
 800a582:	2b00      	cmp	r3, #0
 800a584:	d114      	bne.n	800a5b0 <start+0x3c>
 800a586:	4b0b      	ldr	r3, [pc, #44]	@ (800a5b4 <start+0x40>)
 800a588:	69db      	ldr	r3, [r3, #28]
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	db10      	blt.n	800a5b0 <start+0x3c>
        return;

    dio_set(state.cfg.dout_idx, false);
 800a58e:	4b09      	ldr	r3, [pc, #36]	@ (800a5b4 <start+0x40>)
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	2100      	movs	r1, #0
 800a594:	4618      	mov	r0, r3
 800a596:	f001 fb13 	bl	800bbc0 <dio_set>
    state.state = STATE_PRE_BLINK_DELAY;
 800a59a:	4b06      	ldr	r3, [pc, #24]	@ (800a5b4 <start+0x40>)
 800a59c:	2203      	movs	r2, #3
 800a59e:	751a      	strb	r2, [r3, #20]
    tmr_inst_start(state.tmr_id, PRE_BLINK_DELAY_MS);
 800a5a0:	4b04      	ldr	r3, [pc, #16]	@ (800a5b4 <start+0x40>)
 800a5a2:	69db      	ldr	r3, [r3, #28]
 800a5a4:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800a5a8:	4618      	mov	r0, r3
 800a5aa:	f004 ffdf 	bl	800f56c <tmr_inst_start>
 800a5ae:	e000      	b.n	800a5b2 <start+0x3e>
        return;
 800a5b0:	bf00      	nop
}
 800a5b2:	bd80      	pop	{r7, pc}
 800a5b4:	2000064c 	.word	0x2000064c

0800a5b8 <tmr_cb>:
 * @param[in] user_data User callback data.
 *
 * @return TMR_CB_NONE
 */
enum tmr_cb_action tmr_cb(int32_t tmr_id, uint32_t user_data)
{
 800a5b8:	b580      	push	{r7, lr}
 800a5ba:	b084      	sub	sp, #16
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	6078      	str	r0, [r7, #4]
 800a5c0:	6039      	str	r1, [r7, #0]
    enum states next_state;
    bool led_on;
    uint32_t next_timer_value;

    switch (state.state) {
 800a5c2:	4b69      	ldr	r3, [pc, #420]	@ (800a768 <tmr_cb+0x1b0>)
 800a5c4:	7d1b      	ldrb	r3, [r3, #20]
 800a5c6:	2b06      	cmp	r3, #6
 800a5c8:	f200 80a7 	bhi.w	800a71a <tmr_cb+0x162>
 800a5cc:	a201      	add	r2, pc, #4	@ (adr r2, 800a5d4 <tmr_cb+0x1c>)
 800a5ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5d2:	bf00      	nop
 800a5d4:	0800a5f1 	.word	0x0800a5f1
 800a5d8:	0800a60b 	.word	0x0800a60b
 800a5dc:	0800a645 	.word	0x0800a645
 800a5e0:	0800a659 	.word	0x0800a659
 800a5e4:	0800a693 	.word	0x0800a693
 800a5e8:	0800a6cd 	.word	0x0800a6cd
 800a5ec:	0800a6e1 	.word	0x0800a6e1
        case STATE_OFF:
            log_error("blinky unexpected tmr_cb in off state\n");
 800a5f0:	4b5e      	ldr	r3, [pc, #376]	@ (800a76c <tmr_cb+0x1b4>)
 800a5f2:	781b      	ldrb	r3, [r3, #0]
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d006      	beq.n	800a606 <tmr_cb+0x4e>
 800a5f8:	4b5d      	ldr	r3, [pc, #372]	@ (800a770 <tmr_cb+0x1b8>)
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	dd02      	ble.n	800a606 <tmr_cb+0x4e>
 800a600:	485c      	ldr	r0, [pc, #368]	@ (800a774 <tmr_cb+0x1bc>)
 800a602:	f003 fdd7 	bl	800e1b4 <log_printf>
            return TMR_CB_NONE;
 800a606:	2300      	movs	r3, #0
 800a608:	e0aa      	b.n	800a760 <tmr_cb+0x1a8>

        case STATE_SEPARATOR_ON:
            if (++state.blink_counter < state.cfg.sep_num_blinks) {
 800a60a:	4b57      	ldr	r3, [pc, #348]	@ (800a768 <tmr_cb+0x1b0>)
 800a60c:	699b      	ldr	r3, [r3, #24]
 800a60e:	3301      	adds	r3, #1
 800a610:	4a55      	ldr	r2, [pc, #340]	@ (800a768 <tmr_cb+0x1b0>)
 800a612:	6193      	str	r3, [r2, #24]
 800a614:	4b54      	ldr	r3, [pc, #336]	@ (800a768 <tmr_cb+0x1b0>)
 800a616:	699a      	ldr	r2, [r3, #24]
 800a618:	4b53      	ldr	r3, [pc, #332]	@ (800a768 <tmr_cb+0x1b0>)
 800a61a:	68db      	ldr	r3, [r3, #12]
 800a61c:	429a      	cmp	r2, r3
 800a61e:	d209      	bcs.n	800a634 <tmr_cb+0x7c>
                next_state = STATE_SEPARATOR_OFF;
 800a620:	2302      	movs	r3, #2
 800a622:	73fb      	strb	r3, [r7, #15]
                led_on = false;
 800a624:	2300      	movs	r3, #0
 800a626:	73bb      	strb	r3, [r7, #14]
                next_timer_value = (state.cfg.sep_period_ms+1)/2;
 800a628:	4b4f      	ldr	r3, [pc, #316]	@ (800a768 <tmr_cb+0x1b0>)
 800a62a:	691b      	ldr	r3, [r3, #16]
 800a62c:	3301      	adds	r3, #1
 800a62e:	085b      	lsrs	r3, r3, #1
 800a630:	60bb      	str	r3, [r7, #8]
            } else {
                next_state = STATE_PRE_BLINK_DELAY;
                led_on = false;
                next_timer_value = PRE_BLINK_DELAY_MS;
            }
            break;
 800a632:	e084      	b.n	800a73e <tmr_cb+0x186>
                next_state = STATE_PRE_BLINK_DELAY;
 800a634:	2303      	movs	r3, #3
 800a636:	73fb      	strb	r3, [r7, #15]
                led_on = false;
 800a638:	2300      	movs	r3, #0
 800a63a:	73bb      	strb	r3, [r7, #14]
                next_timer_value = PRE_BLINK_DELAY_MS;
 800a63c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800a640:	60bb      	str	r3, [r7, #8]
            break;
 800a642:	e07c      	b.n	800a73e <tmr_cb+0x186>

        case STATE_SEPARATOR_OFF:
            next_state = STATE_SEPARATOR_ON;
 800a644:	2301      	movs	r3, #1
 800a646:	73fb      	strb	r3, [r7, #15]
            led_on = true;
 800a648:	2301      	movs	r3, #1
 800a64a:	73bb      	strb	r3, [r7, #14]
            next_timer_value = (state.cfg.sep_period_ms+1)/2;
 800a64c:	4b46      	ldr	r3, [pc, #280]	@ (800a768 <tmr_cb+0x1b0>)
 800a64e:	691b      	ldr	r3, [r3, #16]
 800a650:	3301      	adds	r3, #1
 800a652:	085b      	lsrs	r3, r3, #1
 800a654:	60bb      	str	r3, [r7, #8]
            break;
 800a656:	e072      	b.n	800a73e <tmr_cb+0x186>

        case STATE_PRE_BLINK_DELAY:
            if (state.cfg.code_period_ms > 0 && state.cfg.code_num_blinks > 0) {
 800a658:	4b43      	ldr	r3, [pc, #268]	@ (800a768 <tmr_cb+0x1b0>)
 800a65a:	689b      	ldr	r3, [r3, #8]
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d010      	beq.n	800a682 <tmr_cb+0xca>
 800a660:	4b41      	ldr	r3, [pc, #260]	@ (800a768 <tmr_cb+0x1b0>)
 800a662:	685b      	ldr	r3, [r3, #4]
 800a664:	2b00      	cmp	r3, #0
 800a666:	d00c      	beq.n	800a682 <tmr_cb+0xca>
                next_state = STATE_BLINK_ON;
 800a668:	2304      	movs	r3, #4
 800a66a:	73fb      	strb	r3, [r7, #15]
                led_on = true;
 800a66c:	2301      	movs	r3, #1
 800a66e:	73bb      	strb	r3, [r7, #14]
                next_timer_value = (state.cfg.code_period_ms+1)/2;
 800a670:	4b3d      	ldr	r3, [pc, #244]	@ (800a768 <tmr_cb+0x1b0>)
 800a672:	689b      	ldr	r3, [r3, #8]
 800a674:	3301      	adds	r3, #1
 800a676:	085b      	lsrs	r3, r3, #1
 800a678:	60bb      	str	r3, [r7, #8]
                state.blink_counter = 0;
 800a67a:	4b3b      	ldr	r3, [pc, #236]	@ (800a768 <tmr_cb+0x1b0>)
 800a67c:	2200      	movs	r2, #0
 800a67e:	619a      	str	r2, [r3, #24]
            } else {
                next_state = STATE_POST_BLINK_DELAY;
                led_on = false;
                next_timer_value = POST_BLINK_DELAY_MS;
            }
            break;
 800a680:	e05d      	b.n	800a73e <tmr_cb+0x186>
                next_state = STATE_POST_BLINK_DELAY;
 800a682:	2306      	movs	r3, #6
 800a684:	73fb      	strb	r3, [r7, #15]
                led_on = false;
 800a686:	2300      	movs	r3, #0
 800a688:	73bb      	strb	r3, [r7, #14]
                next_timer_value = POST_BLINK_DELAY_MS;
 800a68a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800a68e:	60bb      	str	r3, [r7, #8]
            break;
 800a690:	e055      	b.n	800a73e <tmr_cb+0x186>

        case STATE_BLINK_ON:
            if (++state.blink_counter < state.cfg.code_num_blinks) {
 800a692:	4b35      	ldr	r3, [pc, #212]	@ (800a768 <tmr_cb+0x1b0>)
 800a694:	699b      	ldr	r3, [r3, #24]
 800a696:	3301      	adds	r3, #1
 800a698:	4a33      	ldr	r2, [pc, #204]	@ (800a768 <tmr_cb+0x1b0>)
 800a69a:	6193      	str	r3, [r2, #24]
 800a69c:	4b32      	ldr	r3, [pc, #200]	@ (800a768 <tmr_cb+0x1b0>)
 800a69e:	699a      	ldr	r2, [r3, #24]
 800a6a0:	4b31      	ldr	r3, [pc, #196]	@ (800a768 <tmr_cb+0x1b0>)
 800a6a2:	685b      	ldr	r3, [r3, #4]
 800a6a4:	429a      	cmp	r2, r3
 800a6a6:	d209      	bcs.n	800a6bc <tmr_cb+0x104>
                next_state = STATE_BLINK_OFF;
 800a6a8:	2305      	movs	r3, #5
 800a6aa:	73fb      	strb	r3, [r7, #15]
                led_on = false;
 800a6ac:	2300      	movs	r3, #0
 800a6ae:	73bb      	strb	r3, [r7, #14]
                next_timer_value = (state.cfg.code_period_ms+1)/2;
 800a6b0:	4b2d      	ldr	r3, [pc, #180]	@ (800a768 <tmr_cb+0x1b0>)
 800a6b2:	689b      	ldr	r3, [r3, #8]
 800a6b4:	3301      	adds	r3, #1
 800a6b6:	085b      	lsrs	r3, r3, #1
 800a6b8:	60bb      	str	r3, [r7, #8]
            } else {
                next_state = STATE_POST_BLINK_DELAY;
                led_on = false;
                next_timer_value = POST_BLINK_DELAY_MS;
            }
            break;
 800a6ba:	e040      	b.n	800a73e <tmr_cb+0x186>
                next_state = STATE_POST_BLINK_DELAY;
 800a6bc:	2306      	movs	r3, #6
 800a6be:	73fb      	strb	r3, [r7, #15]
                led_on = false;
 800a6c0:	2300      	movs	r3, #0
 800a6c2:	73bb      	strb	r3, [r7, #14]
                next_timer_value = POST_BLINK_DELAY_MS;
 800a6c4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800a6c8:	60bb      	str	r3, [r7, #8]
            break;
 800a6ca:	e038      	b.n	800a73e <tmr_cb+0x186>

        case STATE_BLINK_OFF:
            next_state = STATE_BLINK_ON;
 800a6cc:	2304      	movs	r3, #4
 800a6ce:	73fb      	strb	r3, [r7, #15]
            led_on = true;
 800a6d0:	2301      	movs	r3, #1
 800a6d2:	73bb      	strb	r3, [r7, #14]
            next_timer_value = (state.cfg.code_period_ms+1)/2;
 800a6d4:	4b24      	ldr	r3, [pc, #144]	@ (800a768 <tmr_cb+0x1b0>)
 800a6d6:	689b      	ldr	r3, [r3, #8]
 800a6d8:	3301      	adds	r3, #1
 800a6da:	085b      	lsrs	r3, r3, #1
 800a6dc:	60bb      	str	r3, [r7, #8]
            break;
 800a6de:	e02e      	b.n	800a73e <tmr_cb+0x186>

        case STATE_POST_BLINK_DELAY:
            if (state.cfg.sep_period_ms > 0 && state.cfg.sep_num_blinks > 0) {
 800a6e0:	4b21      	ldr	r3, [pc, #132]	@ (800a768 <tmr_cb+0x1b0>)
 800a6e2:	691b      	ldr	r3, [r3, #16]
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d010      	beq.n	800a70a <tmr_cb+0x152>
 800a6e8:	4b1f      	ldr	r3, [pc, #124]	@ (800a768 <tmr_cb+0x1b0>)
 800a6ea:	68db      	ldr	r3, [r3, #12]
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d00c      	beq.n	800a70a <tmr_cb+0x152>
                next_state = STATE_SEPARATOR_ON;
 800a6f0:	2301      	movs	r3, #1
 800a6f2:	73fb      	strb	r3, [r7, #15]
                led_on = true;
 800a6f4:	2301      	movs	r3, #1
 800a6f6:	73bb      	strb	r3, [r7, #14]
                next_timer_value = (state.cfg.sep_period_ms+1)/2;
 800a6f8:	4b1b      	ldr	r3, [pc, #108]	@ (800a768 <tmr_cb+0x1b0>)
 800a6fa:	691b      	ldr	r3, [r3, #16]
 800a6fc:	3301      	adds	r3, #1
 800a6fe:	085b      	lsrs	r3, r3, #1
 800a700:	60bb      	str	r3, [r7, #8]
                state.blink_counter = 0;
 800a702:	4b19      	ldr	r3, [pc, #100]	@ (800a768 <tmr_cb+0x1b0>)
 800a704:	2200      	movs	r2, #0
 800a706:	619a      	str	r2, [r3, #24]
            } else {
                next_state = STATE_PRE_BLINK_DELAY;
                led_on = false;
                next_timer_value = PRE_BLINK_DELAY_MS;
            }
            break;
 800a708:	e019      	b.n	800a73e <tmr_cb+0x186>
                next_state = STATE_PRE_BLINK_DELAY;
 800a70a:	2303      	movs	r3, #3
 800a70c:	73fb      	strb	r3, [r7, #15]
                led_on = false;
 800a70e:	2300      	movs	r3, #0
 800a710:	73bb      	strb	r3, [r7, #14]
                next_timer_value = PRE_BLINK_DELAY_MS;
 800a712:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800a716:	60bb      	str	r3, [r7, #8]
            break;
 800a718:	e011      	b.n	800a73e <tmr_cb+0x186>

        default:
            log_error("blinky unexpected state %d\n", state.state);
 800a71a:	4b14      	ldr	r3, [pc, #80]	@ (800a76c <tmr_cb+0x1b4>)
 800a71c:	781b      	ldrb	r3, [r3, #0]
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d009      	beq.n	800a736 <tmr_cb+0x17e>
 800a722:	4b13      	ldr	r3, [pc, #76]	@ (800a770 <tmr_cb+0x1b8>)
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	2b00      	cmp	r3, #0
 800a728:	dd05      	ble.n	800a736 <tmr_cb+0x17e>
 800a72a:	4b0f      	ldr	r3, [pc, #60]	@ (800a768 <tmr_cb+0x1b0>)
 800a72c:	7d1b      	ldrb	r3, [r3, #20]
 800a72e:	4619      	mov	r1, r3
 800a730:	4811      	ldr	r0, [pc, #68]	@ (800a778 <tmr_cb+0x1c0>)
 800a732:	f003 fd3f 	bl	800e1b4 <log_printf>
            next_state = STATE_OFF;
 800a736:	2300      	movs	r3, #0
 800a738:	73fb      	strb	r3, [r7, #15]
            return TMR_CB_NONE;
 800a73a:	2300      	movs	r3, #0
 800a73c:	e010      	b.n	800a760 <tmr_cb+0x1a8>
    }

    state.state = next_state;
 800a73e:	4a0a      	ldr	r2, [pc, #40]	@ (800a768 <tmr_cb+0x1b0>)
 800a740:	7bfb      	ldrb	r3, [r7, #15]
 800a742:	7513      	strb	r3, [r2, #20]
    dio_set(state.cfg.dout_idx, led_on);
 800a744:	4b08      	ldr	r3, [pc, #32]	@ (800a768 <tmr_cb+0x1b0>)
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	7bba      	ldrb	r2, [r7, #14]
 800a74a:	4611      	mov	r1, r2
 800a74c:	4618      	mov	r0, r3
 800a74e:	f001 fa37 	bl	800bbc0 <dio_set>
    tmr_inst_start(state.tmr_id, next_timer_value);
 800a752:	4b05      	ldr	r3, [pc, #20]	@ (800a768 <tmr_cb+0x1b0>)
 800a754:	69db      	ldr	r3, [r3, #28]
 800a756:	68b9      	ldr	r1, [r7, #8]
 800a758:	4618      	mov	r0, r3
 800a75a:	f004 ff07 	bl	800f56c <tmr_inst_start>
    return TMR_CB_NONE;
 800a75e:	2300      	movs	r3, #0
}
 800a760:	4618      	mov	r0, r3
 800a762:	3710      	adds	r7, #16
 800a764:	46bd      	mov	sp, r7
 800a766:	bd80      	pop	{r7, pc}
 800a768:	2000064c 	.word	0x2000064c
 800a76c:	200003ec 	.word	0x200003ec
 800a770:	20000234 	.word	0x20000234
 800a774:	08012d18 	.word	0x08012d18
 800a778:	08012d44 	.word	0x08012d44

0800a77c <cmd_init>:
 * This function initializes the cmd singleton module. Generally, it should not
 * access other modules as they might not have been initialized yet. An
 * exception is the log module.
 */
int32_t cmd_init(struct cmd_cfg* cfg)
{
 800a77c:	b580      	push	{r7, lr}
 800a77e:	b082      	sub	sp, #8
 800a780:	af00      	add	r7, sp, #0
 800a782:	6078      	str	r0, [r7, #4]
    memset(client_info, 0, sizeof(client_info));
 800a784:	2230      	movs	r2, #48	@ 0x30
 800a786:	2100      	movs	r1, #0
 800a788:	4803      	ldr	r0, [pc, #12]	@ (800a798 <cmd_init+0x1c>)
 800a78a:	f007 f8b3 	bl	80118f4 <memset>
    return 0;
 800a78e:	2300      	movs	r3, #0
}
 800a790:	4618      	mov	r0, r3
 800a792:	3708      	adds	r7, #8
 800a794:	46bd      	mov	sp, r7
 800a796:	bd80      	pop	{r7, pc}
 800a798:	2000066c 	.word	0x2000066c

0800a79c <cmd_register>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * @note This function keeps a copy of the _client_info pointer.
 */
int32_t cmd_register(const struct cmd_client_info* _client_info)
{
 800a79c:	b580      	push	{r7, lr}
 800a79e:	b084      	sub	sp, #16
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	6078      	str	r0, [r7, #4]
    int32_t idx;

    for (idx = 0; idx < MAX_CLIENTS; idx++) {
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	60fb      	str	r3, [r7, #12]
 800a7a8:	e01d      	b.n	800a7e6 <cmd_register+0x4a>
        if (client_info[idx] == NULL ||
 800a7aa:	4a13      	ldr	r2, [pc, #76]	@ (800a7f8 <cmd_register+0x5c>)
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d00d      	beq.n	800a7d2 <cmd_register+0x36>
            strcasecmp(client_info[idx]->name, _client_info->name) == 0) {
 800a7b6:	4a10      	ldr	r2, [pc, #64]	@ (800a7f8 <cmd_register+0x5c>)
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a7be:	681a      	ldr	r2, [r3, #0]
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	4619      	mov	r1, r3
 800a7c6:	4610      	mov	r0, r2
 800a7c8:	f007 f89c 	bl	8011904 <strcasecmp>
 800a7cc:	4603      	mov	r3, r0
        if (client_info[idx] == NULL ||
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d106      	bne.n	800a7e0 <cmd_register+0x44>
            client_info[idx] = _client_info;
 800a7d2:	4909      	ldr	r1, [pc, #36]	@ (800a7f8 <cmd_register+0x5c>)
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	687a      	ldr	r2, [r7, #4]
 800a7d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            return 0;
 800a7dc:	2300      	movs	r3, #0
 800a7de:	e007      	b.n	800a7f0 <cmd_register+0x54>
    for (idx = 0; idx < MAX_CLIENTS; idx++) {
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	3301      	adds	r3, #1
 800a7e4:	60fb      	str	r3, [r7, #12]
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	2b0b      	cmp	r3, #11
 800a7ea:	ddde      	ble.n	800a7aa <cmd_register+0xe>
        }
    }
    return MOD_ERR_RESOURCE;
 800a7ec:	f06f 0301 	mvn.w	r3, #1
}
 800a7f0:	4618      	mov	r0, r3
 800a7f2:	3710      	adds	r7, #16
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	bd80      	pop	{r7, pc}
 800a7f8:	2000066c 	.word	0x2000066c

0800a7fc <cmd_execute>:
 *
 * This function parses the command line and then executes the command,
 * typically by running a command function handler for a client.
 */
int32_t cmd_execute(char* bfr)
{
 800a7fc:	b590      	push	{r4, r7, lr}
 800a7fe:	b097      	sub	sp, #92	@ 0x5c
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
    int32_t num_tokens = 0;
 800a804:	2300      	movs	r3, #0
 800a806:	657b      	str	r3, [r7, #84]	@ 0x54
    const char* tokens[MAX_TOKENS];
    char* p = bfr;
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	653b      	str	r3, [r7, #80]	@ 0x50
    const struct cmd_cmd_info* cci;

    // Tokenize the command line in-place.
    while (1) {
        // Find start of token.
        while (*p && isspace((unsigned char)*p))
 800a80c:	e002      	b.n	800a814 <cmd_execute+0x18>
            p++;
 800a80e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a810:	3301      	adds	r3, #1
 800a812:	653b      	str	r3, [r7, #80]	@ 0x50
        while (*p && isspace((unsigned char)*p))
 800a814:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a816:	781b      	ldrb	r3, [r3, #0]
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d009      	beq.n	800a830 <cmd_execute+0x34>
 800a81c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a81e:	781b      	ldrb	r3, [r3, #0]
 800a820:	3301      	adds	r3, #1
 800a822:	4a91      	ldr	r2, [pc, #580]	@ (800aa68 <cmd_execute+0x26c>)
 800a824:	4413      	add	r3, r2
 800a826:	781b      	ldrb	r3, [r3, #0]
 800a828:	f003 0308 	and.w	r3, r3, #8
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d1ee      	bne.n	800a80e <cmd_execute+0x12>
        if (*p == '\0') {
 800a830:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a832:	781b      	ldrb	r3, [r3, #0]
 800a834:	2b00      	cmp	r3, #0
 800a836:	d02d      	beq.n	800a894 <cmd_execute+0x98>
            // Found end of line.
            break;
        } else {
            if (num_tokens >= MAX_TOKENS) {
 800a838:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a83a:	2b09      	cmp	r3, #9
 800a83c:	dd05      	ble.n	800a84a <cmd_execute+0x4e>
                printc("Too many tokens\n");
 800a83e:	488b      	ldr	r0, [pc, #556]	@ (800aa6c <cmd_execute+0x270>)
 800a840:	f000 fdd6 	bl	800b3f0 <printc>
                return MOD_ERR_BAD_CMD;
 800a844:	f06f 0303 	mvn.w	r3, #3
 800a848:	e2b8      	b.n	800adbc <cmd_execute+0x5c0>
            }
            // Record pointer to token and find its end.
            tokens[num_tokens++] = p;
 800a84a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a84c:	1c5a      	adds	r2, r3, #1
 800a84e:	657a      	str	r2, [r7, #84]	@ 0x54
 800a850:	009b      	lsls	r3, r3, #2
 800a852:	3358      	adds	r3, #88	@ 0x58
 800a854:	443b      	add	r3, r7
 800a856:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a858:	f843 2c4c 	str.w	r2, [r3, #-76]
            while (*p && !isspace((unsigned char)*p))
 800a85c:	e002      	b.n	800a864 <cmd_execute+0x68>
                p++;
 800a85e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a860:	3301      	adds	r3, #1
 800a862:	653b      	str	r3, [r7, #80]	@ 0x50
            while (*p && !isspace((unsigned char)*p))
 800a864:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a866:	781b      	ldrb	r3, [r3, #0]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d009      	beq.n	800a880 <cmd_execute+0x84>
 800a86c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a86e:	781b      	ldrb	r3, [r3, #0]
 800a870:	3301      	adds	r3, #1
 800a872:	4a7d      	ldr	r2, [pc, #500]	@ (800aa68 <cmd_execute+0x26c>)
 800a874:	4413      	add	r3, r2
 800a876:	781b      	ldrb	r3, [r3, #0]
 800a878:	f003 0308 	and.w	r3, r3, #8
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d0ee      	beq.n	800a85e <cmd_execute+0x62>
            if (*p) {
 800a880:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a882:	781b      	ldrb	r3, [r3, #0]
 800a884:	2b00      	cmp	r3, #0
 800a886:	d007      	beq.n	800a898 <cmd_execute+0x9c>
                // Terminate token.
                *p++ = '\0';
 800a888:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a88a:	1c5a      	adds	r2, r3, #1
 800a88c:	653a      	str	r2, [r7, #80]	@ 0x50
 800a88e:	2200      	movs	r2, #0
 800a890:	701a      	strb	r2, [r3, #0]
        while (*p && isspace((unsigned char)*p))
 800a892:	e7bf      	b.n	800a814 <cmd_execute+0x18>
            break;
 800a894:	bf00      	nop
 800a896:	e000      	b.n	800a89a <cmd_execute+0x9e>
            } else {
                // Found end of line.
                break;
 800a898:	bf00      	nop
            }
        }
    }

    // If there are no tokens, nothing to do.
    if (num_tokens == 0)
 800a89a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d101      	bne.n	800a8a4 <cmd_execute+0xa8>
        return 0;
 800a8a0:	2300      	movs	r3, #0
 800a8a2:	e28b      	b.n	800adbc <cmd_execute+0x5c0>

    // Handle wild card commands
    if (strcmp("*", tokens[0]) == 0) {
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	4619      	mov	r1, r3
 800a8a8:	4871      	ldr	r0, [pc, #452]	@ (800aa70 <cmd_execute+0x274>)
 800a8aa:	f7fd fbc9 	bl	8008040 <strcmp>
 800a8ae:	4603      	mov	r3, r0
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d15e      	bne.n	800a972 <cmd_execute+0x176>
        if (num_tokens < 2) {
 800a8b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a8b6:	2b01      	cmp	r3, #1
 800a8b8:	dc05      	bgt.n	800a8c6 <cmd_execute+0xca>
            printc("Wildcard missing command\n");
 800a8ba:	486e      	ldr	r0, [pc, #440]	@ (800aa74 <cmd_execute+0x278>)
 800a8bc:	f000 fd98 	bl	800b3f0 <printc>
            return MOD_ERR_BAD_CMD;
 800a8c0:	f06f 0303 	mvn.w	r3, #3
 800a8c4:	e27a      	b.n	800adbc <cmd_execute+0x5c0>
        } 
        if (strcasecmp(tokens[1], "log") == 0) {
 800a8c6:	693b      	ldr	r3, [r7, #16]
 800a8c8:	496b      	ldr	r1, [pc, #428]	@ (800aa78 <cmd_execute+0x27c>)
 800a8ca:	4618      	mov	r0, r3
 800a8cc:	f007 f81a 	bl	8011904 <strcasecmp>
 800a8d0:	4603      	mov	r3, r0
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d14b      	bne.n	800a96e <cmd_execute+0x172>
            int32_t log_level = 0;
 800a8d6:	2300      	movs	r3, #0
 800a8d8:	647b      	str	r3, [r7, #68]	@ 0x44
            if (num_tokens == 3) {
 800a8da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a8dc:	2b03      	cmp	r3, #3
 800a8de:	d10f      	bne.n	800a900 <cmd_execute+0x104>
                log_level = log_level_int(tokens[2]);
 800a8e0:	697b      	ldr	r3, [r7, #20]
 800a8e2:	4618      	mov	r0, r3
 800a8e4:	f000 fbfe 	bl	800b0e4 <log_level_int>
 800a8e8:	6478      	str	r0, [r7, #68]	@ 0x44
                if (log_level < 0) {
 800a8ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	da10      	bge.n	800a912 <cmd_execute+0x116>
                    printc("Invalid log level: %s\n", tokens[2]);
 800a8f0:	697b      	ldr	r3, [r7, #20]
 800a8f2:	4619      	mov	r1, r3
 800a8f4:	4861      	ldr	r0, [pc, #388]	@ (800aa7c <cmd_execute+0x280>)
 800a8f6:	f000 fd7b 	bl	800b3f0 <printc>
                    return MOD_ERR_ARG;
 800a8fa:	f04f 33ff 	mov.w	r3, #4294967295
 800a8fe:	e25d      	b.n	800adbc <cmd_execute+0x5c0>
                }
            } else if (num_tokens > 3) {
 800a900:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a902:	2b03      	cmp	r3, #3
 800a904:	dd05      	ble.n	800a912 <cmd_execute+0x116>
                printc("Invalid arguments\n");
 800a906:	485e      	ldr	r0, [pc, #376]	@ (800aa80 <cmd_execute+0x284>)
 800a908:	f000 fd72 	bl	800b3f0 <printc>
                return MOD_ERR_ARG;
 800a90c:	f04f 33ff 	mov.w	r3, #4294967295
 800a910:	e254      	b.n	800adbc <cmd_execute+0x5c0>
            }
            for (idx = 0;
 800a912:	2300      	movs	r3, #0
 800a914:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a916:	e021      	b.n	800a95c <cmd_execute+0x160>
                 idx < MAX_CLIENTS && client_info[idx] != NULL;
                 idx++) {
                ci = client_info[idx];
 800a918:	4a5a      	ldr	r2, [pc, #360]	@ (800aa84 <cmd_execute+0x288>)
 800a91a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a91c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a920:	643b      	str	r3, [r7, #64]	@ 0x40
                if (ci->log_level_ptr != NULL) {
 800a922:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a924:	68db      	ldr	r3, [r3, #12]
 800a926:	2b00      	cmp	r3, #0
 800a928:	d015      	beq.n	800a956 <cmd_execute+0x15a>
                    if (num_tokens == 3) {
 800a92a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a92c:	2b03      	cmp	r3, #3
 800a92e:	d104      	bne.n	800a93a <cmd_execute+0x13e>
                        *ci->log_level_ptr = log_level;
 800a930:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a932:	68db      	ldr	r3, [r3, #12]
 800a934:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a936:	601a      	str	r2, [r3, #0]
 800a938:	e00d      	b.n	800a956 <cmd_execute+0x15a>
                    } else {
                        printc("Log level for %s = %s\n", ci->name,
 800a93a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a93c:	681c      	ldr	r4, [r3, #0]
                               log_level_str(*ci->log_level_ptr));
 800a93e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a940:	68db      	ldr	r3, [r3, #12]
                        printc("Log level for %s = %s\n", ci->name,
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	4618      	mov	r0, r3
 800a946:	f000 fbb5 	bl	800b0b4 <log_level_str>
 800a94a:	4603      	mov	r3, r0
 800a94c:	461a      	mov	r2, r3
 800a94e:	4621      	mov	r1, r4
 800a950:	484d      	ldr	r0, [pc, #308]	@ (800aa88 <cmd_execute+0x28c>)
 800a952:	f000 fd4d 	bl	800b3f0 <printc>
                 idx++) {
 800a956:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a958:	3301      	adds	r3, #1
 800a95a:	64fb      	str	r3, [r7, #76]	@ 0x4c
                 idx < MAX_CLIENTS && client_info[idx] != NULL;
 800a95c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a95e:	2b0b      	cmp	r3, #11
 800a960:	dc05      	bgt.n	800a96e <cmd_execute+0x172>
 800a962:	4a48      	ldr	r2, [pc, #288]	@ (800aa84 <cmd_execute+0x288>)
 800a964:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a966:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d1d4      	bne.n	800a918 <cmd_execute+0x11c>
                    }
                }
            }
        }
        return 0;
 800a96e:	2300      	movs	r3, #0
 800a970:	e224      	b.n	800adbc <cmd_execute+0x5c0>
    }

    // Handle top-level help.
    if (strcasecmp("help", tokens[0]) == 0 ||
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	4619      	mov	r1, r3
 800a976:	4845      	ldr	r0, [pc, #276]	@ (800aa8c <cmd_execute+0x290>)
 800a978:	f006 ffc4 	bl	8011904 <strcasecmp>
 800a97c:	4603      	mov	r3, r0
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d007      	beq.n	800a992 <cmd_execute+0x196>
        strcasecmp("?", tokens[0]) == 0) {
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	4619      	mov	r1, r3
 800a986:	4842      	ldr	r0, [pc, #264]	@ (800aa90 <cmd_execute+0x294>)
 800a988:	f006 ffbc 	bl	8011904 <strcasecmp>
 800a98c:	4603      	mov	r3, r0
    if (strcasecmp("help", tokens[0]) == 0 ||
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d166      	bne.n	800aa60 <cmd_execute+0x264>
        for (idx = 0;
 800a992:	2300      	movs	r3, #0
 800a994:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a996:	e054      	b.n	800aa42 <cmd_execute+0x246>
             idx < MAX_CLIENTS && client_info[idx] != NULL;
             idx++) {
            ci = client_info[idx];
 800a998:	4a3a      	ldr	r2, [pc, #232]	@ (800aa84 <cmd_execute+0x288>)
 800a99a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a99c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a9a0:	643b      	str	r3, [r7, #64]	@ 0x40
            if (ci->num_cmds == 0)
 800a9a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a9a4:	685b      	ldr	r3, [r3, #4]
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d047      	beq.n	800aa3a <cmd_execute+0x23e>
                continue;
            printc("%s (", ci->name);
 800a9aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	4619      	mov	r1, r3
 800a9b0:	4838      	ldr	r0, [pc, #224]	@ (800aa94 <cmd_execute+0x298>)
 800a9b2:	f000 fd1d 	bl	800b3f0 <printc>
            for (idx2 = 0; idx2 < ci->num_cmds; idx2++) {
 800a9b6:	2300      	movs	r3, #0
 800a9b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a9ba:	e017      	b.n	800a9ec <cmd_execute+0x1f0>
                cci = &ci->cmds[idx2];
 800a9bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a9be:	6899      	ldr	r1, [r3, #8]
 800a9c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a9c2:	4613      	mov	r3, r2
 800a9c4:	005b      	lsls	r3, r3, #1
 800a9c6:	4413      	add	r3, r2
 800a9c8:	009b      	lsls	r3, r3, #2
 800a9ca:	440b      	add	r3, r1
 800a9cc:	637b      	str	r3, [r7, #52]	@ 0x34
                printc("%s%s", idx2 == 0 ? "" : ", ", cci->name);
 800a9ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d101      	bne.n	800a9d8 <cmd_execute+0x1dc>
 800a9d4:	4930      	ldr	r1, [pc, #192]	@ (800aa98 <cmd_execute+0x29c>)
 800a9d6:	e000      	b.n	800a9da <cmd_execute+0x1de>
 800a9d8:	4930      	ldr	r1, [pc, #192]	@ (800aa9c <cmd_execute+0x2a0>)
 800a9da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	461a      	mov	r2, r3
 800a9e0:	482f      	ldr	r0, [pc, #188]	@ (800aaa0 <cmd_execute+0x2a4>)
 800a9e2:	f000 fd05 	bl	800b3f0 <printc>
            for (idx2 = 0; idx2 < ci->num_cmds; idx2++) {
 800a9e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a9e8:	3301      	adds	r3, #1
 800a9ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a9ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a9ee:	685b      	ldr	r3, [r3, #4]
 800a9f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a9f2:	429a      	cmp	r2, r3
 800a9f4:	dbe2      	blt.n	800a9bc <cmd_execute+0x1c0>
            }
            // If client provided log level, include log command.
            if (ci->log_level_ptr)
 800a9f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a9f8:	68db      	ldr	r3, [r3, #12]
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d00a      	beq.n	800aa14 <cmd_execute+0x218>
                printc("%s%s", idx2 == 0 ? "" : ", ", "log");
 800a9fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d101      	bne.n	800aa08 <cmd_execute+0x20c>
 800aa04:	4b24      	ldr	r3, [pc, #144]	@ (800aa98 <cmd_execute+0x29c>)
 800aa06:	e000      	b.n	800aa0a <cmd_execute+0x20e>
 800aa08:	4b24      	ldr	r3, [pc, #144]	@ (800aa9c <cmd_execute+0x2a0>)
 800aa0a:	4a1b      	ldr	r2, [pc, #108]	@ (800aa78 <cmd_execute+0x27c>)
 800aa0c:	4619      	mov	r1, r3
 800aa0e:	4824      	ldr	r0, [pc, #144]	@ (800aaa0 <cmd_execute+0x2a4>)
 800aa10:	f000 fcee 	bl	800b3f0 <printc>

            // If client provided pm info, include pm command.
            if (ci->num_u16_pms > 0)
 800aa14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa16:	691b      	ldr	r3, [r3, #16]
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	dd0a      	ble.n	800aa32 <cmd_execute+0x236>
                printc("%s%s", idx2 == 0 ? "" : ", ", "pm");
 800aa1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d101      	bne.n	800aa26 <cmd_execute+0x22a>
 800aa22:	4b1d      	ldr	r3, [pc, #116]	@ (800aa98 <cmd_execute+0x29c>)
 800aa24:	e000      	b.n	800aa28 <cmd_execute+0x22c>
 800aa26:	4b1d      	ldr	r3, [pc, #116]	@ (800aa9c <cmd_execute+0x2a0>)
 800aa28:	4a1e      	ldr	r2, [pc, #120]	@ (800aaa4 <cmd_execute+0x2a8>)
 800aa2a:	4619      	mov	r1, r3
 800aa2c:	481c      	ldr	r0, [pc, #112]	@ (800aaa0 <cmd_execute+0x2a4>)
 800aa2e:	f000 fcdf 	bl	800b3f0 <printc>

            printc(")\n");
 800aa32:	481d      	ldr	r0, [pc, #116]	@ (800aaa8 <cmd_execute+0x2ac>)
 800aa34:	f000 fcdc 	bl	800b3f0 <printc>
 800aa38:	e000      	b.n	800aa3c <cmd_execute+0x240>
                continue;
 800aa3a:	bf00      	nop
             idx++) {
 800aa3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa3e:	3301      	adds	r3, #1
 800aa40:	64fb      	str	r3, [r7, #76]	@ 0x4c
             idx < MAX_CLIENTS && client_info[idx] != NULL;
 800aa42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa44:	2b0b      	cmp	r3, #11
 800aa46:	dc05      	bgt.n	800aa54 <cmd_execute+0x258>
 800aa48:	4a0e      	ldr	r2, [pc, #56]	@ (800aa84 <cmd_execute+0x288>)
 800aa4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d1a1      	bne.n	800a998 <cmd_execute+0x19c>
        }
        printc("\nLog levels are: %s\n", LOG_LEVEL_NAMES);
 800aa54:	4915      	ldr	r1, [pc, #84]	@ (800aaac <cmd_execute+0x2b0>)
 800aa56:	4816      	ldr	r0, [pc, #88]	@ (800aab0 <cmd_execute+0x2b4>)
 800aa58:	f000 fcca 	bl	800b3f0 <printc>
        return 0;
 800aa5c:	2300      	movs	r3, #0
 800aa5e:	e1ad      	b.n	800adbc <cmd_execute+0x5c0>
    }

    // Find and execute the command.
    for (idx = 0;
 800aa60:	2300      	movs	r3, #0
 800aa62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800aa64:	e199      	b.n	800ad9a <cmd_execute+0x59e>
 800aa66:	bf00      	nop
 800aa68:	08014f04 	.word	0x08014f04
 800aa6c:	08012d94 	.word	0x08012d94
 800aa70:	08012da8 	.word	0x08012da8
 800aa74:	08012dac 	.word	0x08012dac
 800aa78:	08012dc8 	.word	0x08012dc8
 800aa7c:	08012dcc 	.word	0x08012dcc
 800aa80:	08012de4 	.word	0x08012de4
 800aa84:	2000066c 	.word	0x2000066c
 800aa88:	08012df8 	.word	0x08012df8
 800aa8c:	08012e10 	.word	0x08012e10
 800aa90:	08012e18 	.word	0x08012e18
 800aa94:	08012e1c 	.word	0x08012e1c
 800aa98:	08012e24 	.word	0x08012e24
 800aa9c:	08012e28 	.word	0x08012e28
 800aaa0:	08012e2c 	.word	0x08012e2c
 800aaa4:	08012e34 	.word	0x08012e34
 800aaa8:	08012e38 	.word	0x08012e38
 800aaac:	08012e3c 	.word	0x08012e3c
 800aab0:	08012e68 	.word	0x08012e68
         idx < MAX_CLIENTS && client_info[idx] != NULL;
         idx++) {
        ci = client_info[idx];
 800aab4:	4a99      	ldr	r2, [pc, #612]	@ (800ad1c <cmd_execute+0x520>)
 800aab6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aab8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aabc:	643b      	str	r3, [r7, #64]	@ 0x40
        if (strcasecmp(tokens[0], ci->name) != 0)
 800aabe:	68fa      	ldr	r2, [r7, #12]
 800aac0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	4619      	mov	r1, r3
 800aac6:	4610      	mov	r0, r2
 800aac8:	f006 ff1c 	bl	8011904 <strcasecmp>
 800aacc:	4603      	mov	r3, r0
 800aace:	2b00      	cmp	r3, #0
 800aad0:	f040 815f 	bne.w	800ad92 <cmd_execute+0x596>
            continue;

        // If there is no command, treat it as help.
        if (num_tokens == 1)
 800aad4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800aad6:	2b01      	cmp	r3, #1
 800aad8:	d101      	bne.n	800aade <cmd_execute+0x2e2>
            tokens[1] = "?";
 800aada:	4b91      	ldr	r3, [pc, #580]	@ (800ad20 <cmd_execute+0x524>)
 800aadc:	613b      	str	r3, [r7, #16]

        // Handle help command directly.
        if (strcasecmp(tokens[1], "help") == 0 ||
 800aade:	693b      	ldr	r3, [r7, #16]
 800aae0:	4990      	ldr	r1, [pc, #576]	@ (800ad24 <cmd_execute+0x528>)
 800aae2:	4618      	mov	r0, r3
 800aae4:	f006 ff0e 	bl	8011904 <strcasecmp>
 800aae8:	4603      	mov	r3, r0
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d007      	beq.n	800aafe <cmd_execute+0x302>
            strcasecmp(tokens[1], "?") == 0) {
 800aaee:	693b      	ldr	r3, [r7, #16]
 800aaf0:	498b      	ldr	r1, [pc, #556]	@ (800ad20 <cmd_execute+0x524>)
 800aaf2:	4618      	mov	r0, r3
 800aaf4:	f006 ff06 	bl	8011904 <strcasecmp>
 800aaf8:	4603      	mov	r3, r0
        if (strcasecmp(tokens[1], "help") == 0 ||
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d145      	bne.n	800ab8a <cmd_execute+0x38e>
            log_debug("Handle client help\n");
 800aafe:	4b8a      	ldr	r3, [pc, #552]	@ (800ad28 <cmd_execute+0x52c>)
 800ab00:	781b      	ldrb	r3, [r3, #0]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d006      	beq.n	800ab14 <cmd_execute+0x318>
 800ab06:	4b89      	ldr	r3, [pc, #548]	@ (800ad2c <cmd_execute+0x530>)
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	2b03      	cmp	r3, #3
 800ab0c:	dd02      	ble.n	800ab14 <cmd_execute+0x318>
 800ab0e:	4888      	ldr	r0, [pc, #544]	@ (800ad30 <cmd_execute+0x534>)
 800ab10:	f003 fb50 	bl	800e1b4 <log_printf>
            for (idx2 = 0; idx2 < ci->num_cmds; idx2++) {
 800ab14:	2300      	movs	r3, #0
 800ab16:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ab18:	e014      	b.n	800ab44 <cmd_execute+0x348>
                cci = &ci->cmds[idx2];
 800ab1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab1c:	6899      	ldr	r1, [r3, #8]
 800ab1e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ab20:	4613      	mov	r3, r2
 800ab22:	005b      	lsls	r3, r3, #1
 800ab24:	4413      	add	r3, r2
 800ab26:	009b      	lsls	r3, r3, #2
 800ab28:	440b      	add	r3, r1
 800ab2a:	637b      	str	r3, [r7, #52]	@ 0x34
                printc("%s %s: %s\n", ci->name, cci->name, cci->help);
 800ab2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab2e:	6819      	ldr	r1, [r3, #0]
 800ab30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab32:	681a      	ldr	r2, [r3, #0]
 800ab34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab36:	689b      	ldr	r3, [r3, #8]
 800ab38:	487e      	ldr	r0, [pc, #504]	@ (800ad34 <cmd_execute+0x538>)
 800ab3a:	f000 fc59 	bl	800b3f0 <printc>
            for (idx2 = 0; idx2 < ci->num_cmds; idx2++) {
 800ab3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ab40:	3301      	adds	r3, #1
 800ab42:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ab44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab46:	685b      	ldr	r3, [r3, #4]
 800ab48:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ab4a:	429a      	cmp	r2, r3
 800ab4c:	dbe5      	blt.n	800ab1a <cmd_execute+0x31e>
            }

            // If client provided log level, print help for log command.
            if (ci->log_level_ptr) {
 800ab4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab50:	68db      	ldr	r3, [r3, #12]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d005      	beq.n	800ab62 <cmd_execute+0x366>
                printc("%s log: set or get log level, args: [level]\n",
                       ci->name);
 800ab56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab58:	681b      	ldr	r3, [r3, #0]
                printc("%s log: set or get log level, args: [level]\n",
 800ab5a:	4619      	mov	r1, r3
 800ab5c:	4876      	ldr	r0, [pc, #472]	@ (800ad38 <cmd_execute+0x53c>)
 800ab5e:	f000 fc47 	bl	800b3f0 <printc>
            }

            // If client provided pm info, print help for pm command.
            if (ci->num_u16_pms > 0)
 800ab62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab64:	691b      	ldr	r3, [r3, #16]
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	dd05      	ble.n	800ab76 <cmd_execute+0x37a>
                printc("%s pm: get or clear performance measurements, "
                       "args: [clear]\n", ci->name);
 800ab6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab6c:	681b      	ldr	r3, [r3, #0]
                printc("%s pm: get or clear performance measurements, "
 800ab6e:	4619      	mov	r1, r3
 800ab70:	4872      	ldr	r0, [pc, #456]	@ (800ad3c <cmd_execute+0x540>)
 800ab72:	f000 fc3d 	bl	800b3f0 <printc>

            if (ci->log_level_ptr)
 800ab76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab78:	68db      	ldr	r3, [r3, #12]
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d003      	beq.n	800ab86 <cmd_execute+0x38a>
                printc("\nLog levels are: %s\n", LOG_LEVEL_NAMES);
 800ab7e:	4970      	ldr	r1, [pc, #448]	@ (800ad40 <cmd_execute+0x544>)
 800ab80:	4870      	ldr	r0, [pc, #448]	@ (800ad44 <cmd_execute+0x548>)
 800ab82:	f000 fc35 	bl	800b3f0 <printc>

            return 0;
 800ab86:	2300      	movs	r3, #0
 800ab88:	e118      	b.n	800adbc <cmd_execute+0x5c0>
        }

        // Handle log command directly.
        if (strcasecmp(tokens[1], "log") == 0) {
 800ab8a:	693b      	ldr	r3, [r7, #16]
 800ab8c:	496e      	ldr	r1, [pc, #440]	@ (800ad48 <cmd_execute+0x54c>)
 800ab8e:	4618      	mov	r0, r3
 800ab90:	f006 feb8 	bl	8011904 <strcasecmp>
 800ab94:	4603      	mov	r3, r0
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d136      	bne.n	800ac08 <cmd_execute+0x40c>
            log_debug("Handle command log\n");
 800ab9a:	4b63      	ldr	r3, [pc, #396]	@ (800ad28 <cmd_execute+0x52c>)
 800ab9c:	781b      	ldrb	r3, [r3, #0]
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d006      	beq.n	800abb0 <cmd_execute+0x3b4>
 800aba2:	4b62      	ldr	r3, [pc, #392]	@ (800ad2c <cmd_execute+0x530>)
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	2b03      	cmp	r3, #3
 800aba8:	dd02      	ble.n	800abb0 <cmd_execute+0x3b4>
 800abaa:	4868      	ldr	r0, [pc, #416]	@ (800ad4c <cmd_execute+0x550>)
 800abac:	f003 fb02 	bl	800e1b4 <log_printf>
            if (ci->log_level_ptr) {
 800abb0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800abb2:	68db      	ldr	r3, [r3, #12]
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d025      	beq.n	800ac04 <cmd_execute+0x408>
                if (num_tokens < 3) {
 800abb8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800abba:	2b02      	cmp	r3, #2
 800abbc:	dc0e      	bgt.n	800abdc <cmd_execute+0x3e0>
                    printc("Log level for %s = %s\n", ci->name,
 800abbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800abc0:	681c      	ldr	r4, [r3, #0]
                           log_level_str(*ci->log_level_ptr));
 800abc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800abc4:	68db      	ldr	r3, [r3, #12]
                    printc("Log level for %s = %s\n", ci->name,
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	4618      	mov	r0, r3
 800abca:	f000 fa73 	bl	800b0b4 <log_level_str>
 800abce:	4603      	mov	r3, r0
 800abd0:	461a      	mov	r2, r3
 800abd2:	4621      	mov	r1, r4
 800abd4:	485e      	ldr	r0, [pc, #376]	@ (800ad50 <cmd_execute+0x554>)
 800abd6:	f000 fc0b 	bl	800b3f0 <printc>
 800abda:	e013      	b.n	800ac04 <cmd_execute+0x408>
                } else {
                    int32_t log_level = log_level_int(tokens[2]);
 800abdc:	697b      	ldr	r3, [r7, #20]
 800abde:	4618      	mov	r0, r3
 800abe0:	f000 fa80 	bl	800b0e4 <log_level_int>
 800abe4:	63b8      	str	r0, [r7, #56]	@ 0x38
                    if (log_level < 0) {
 800abe6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abe8:	2b00      	cmp	r3, #0
 800abea:	da07      	bge.n	800abfc <cmd_execute+0x400>
                        printc("Invalid log level: %s\n", tokens[2]);
 800abec:	697b      	ldr	r3, [r7, #20]
 800abee:	4619      	mov	r1, r3
 800abf0:	4858      	ldr	r0, [pc, #352]	@ (800ad54 <cmd_execute+0x558>)
 800abf2:	f000 fbfd 	bl	800b3f0 <printc>
                        return MOD_ERR_ARG;
 800abf6:	f04f 33ff 	mov.w	r3, #4294967295
 800abfa:	e0df      	b.n	800adbc <cmd_execute+0x5c0>
                    }
                    *ci->log_level_ptr = log_level;
 800abfc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800abfe:	68db      	ldr	r3, [r3, #12]
 800ac00:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ac02:	601a      	str	r2, [r3, #0]
                }
            }
            return 0;
 800ac04:	2300      	movs	r3, #0
 800ac06:	e0d9      	b.n	800adbc <cmd_execute+0x5c0>
        }

        // Handle pm command directly.
        if (strcasecmp(tokens[1], "pm") == 0) {
 800ac08:	693b      	ldr	r3, [r7, #16]
 800ac0a:	4953      	ldr	r1, [pc, #332]	@ (800ad58 <cmd_execute+0x55c>)
 800ac0c:	4618      	mov	r0, r3
 800ac0e:	f006 fe79 	bl	8011904 <strcasecmp>
 800ac12:	4603      	mov	r3, r0
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d153      	bne.n	800acc0 <cmd_execute+0x4c4>
            bool clear = ((num_tokens >= 3) &&
 800ac18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ac1a:	2b02      	cmp	r3, #2
 800ac1c:	dd09      	ble.n	800ac32 <cmd_execute+0x436>
                          (strcasecmp(tokens[2], "clear") == 0));
 800ac1e:	697b      	ldr	r3, [r7, #20]
 800ac20:	494e      	ldr	r1, [pc, #312]	@ (800ad5c <cmd_execute+0x560>)
 800ac22:	4618      	mov	r0, r3
 800ac24:	f006 fe6e 	bl	8011904 <strcasecmp>
 800ac28:	4603      	mov	r3, r0
            bool clear = ((num_tokens >= 3) &&
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d101      	bne.n	800ac32 <cmd_execute+0x436>
 800ac2e:	2301      	movs	r3, #1
 800ac30:	e000      	b.n	800ac34 <cmd_execute+0x438>
 800ac32:	2300      	movs	r3, #0
 800ac34:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800ac38:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ac3c:	f003 0301 	and.w	r3, r3, #1
 800ac40:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
            if (ci->num_u16_pms > 0) {
 800ac44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac46:	691b      	ldr	r3, [r3, #16]
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	dd37      	ble.n	800acbc <cmd_execute+0x4c0>
                if (clear)
 800ac4c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d006      	beq.n	800ac62 <cmd_execute+0x466>
                    printc("Clearing performance measurements for %s\n",
                           ci->name);
 800ac54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac56:	681b      	ldr	r3, [r3, #0]
                    printc("Clearing performance measurements for %s\n",
 800ac58:	4619      	mov	r1, r3
 800ac5a:	4841      	ldr	r0, [pc, #260]	@ (800ad60 <cmd_execute+0x564>)
 800ac5c:	f000 fbc8 	bl	800b3f0 <printc>
 800ac60:	e005      	b.n	800ac6e <cmd_execute+0x472>
                else
                    printc("%s:\n", ci->name);
 800ac62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	4619      	mov	r1, r3
 800ac68:	483e      	ldr	r0, [pc, #248]	@ (800ad64 <cmd_execute+0x568>)
 800ac6a:	f000 fbc1 	bl	800b3f0 <printc>
                for (idx2 = 0; idx2 < ci->num_u16_pms; idx2++) {
 800ac6e:	2300      	movs	r3, #0
 800ac70:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ac72:	e01e      	b.n	800acb2 <cmd_execute+0x4b6>
                    if (clear)
 800ac74:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d007      	beq.n	800ac8c <cmd_execute+0x490>
                        ci->u16_pms[idx2] = 0;
 800ac7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac7e:	695a      	ldr	r2, [r3, #20]
 800ac80:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ac82:	005b      	lsls	r3, r3, #1
 800ac84:	4413      	add	r3, r2
 800ac86:	2200      	movs	r2, #0
 800ac88:	801a      	strh	r2, [r3, #0]
 800ac8a:	e00f      	b.n	800acac <cmd_execute+0x4b0>
                    else
                        printc("  %s: %d\n", ci->u16_pm_names[idx2],
 800ac8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac8e:	699a      	ldr	r2, [r3, #24]
 800ac90:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ac92:	009b      	lsls	r3, r3, #2
 800ac94:	4413      	add	r3, r2
 800ac96:	6819      	ldr	r1, [r3, #0]
                               ci->u16_pms[idx2]);
 800ac98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac9a:	695a      	ldr	r2, [r3, #20]
 800ac9c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ac9e:	005b      	lsls	r3, r3, #1
 800aca0:	4413      	add	r3, r2
 800aca2:	881b      	ldrh	r3, [r3, #0]
                        printc("  %s: %d\n", ci->u16_pm_names[idx2],
 800aca4:	461a      	mov	r2, r3
 800aca6:	4830      	ldr	r0, [pc, #192]	@ (800ad68 <cmd_execute+0x56c>)
 800aca8:	f000 fba2 	bl	800b3f0 <printc>
                for (idx2 = 0; idx2 < ci->num_u16_pms; idx2++) {
 800acac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800acae:	3301      	adds	r3, #1
 800acb0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800acb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800acb4:	691b      	ldr	r3, [r3, #16]
 800acb6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800acb8:	429a      	cmp	r2, r3
 800acba:	dbdb      	blt.n	800ac74 <cmd_execute+0x478>
                }
            }
            return 0;
 800acbc:	2300      	movs	r3, #0
 800acbe:	e07d      	b.n	800adbc <cmd_execute+0x5c0>
        }

        // Find the command
        for (idx2 = 0; idx2 < ci->num_cmds; idx2++) {
 800acc0:	2300      	movs	r3, #0
 800acc2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800acc4:	e057      	b.n	800ad76 <cmd_execute+0x57a>
            if (strcasecmp(tokens[1], ci->cmds[idx2].name) == 0) {
 800acc6:	6938      	ldr	r0, [r7, #16]
 800acc8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800acca:	6899      	ldr	r1, [r3, #8]
 800accc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800acce:	4613      	mov	r3, r2
 800acd0:	005b      	lsls	r3, r3, #1
 800acd2:	4413      	add	r3, r2
 800acd4:	009b      	lsls	r3, r3, #2
 800acd6:	440b      	add	r3, r1
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	4619      	mov	r1, r3
 800acdc:	f006 fe12 	bl	8011904 <strcasecmp>
 800ace0:	4603      	mov	r3, r0
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d144      	bne.n	800ad70 <cmd_execute+0x574>
                log_debug("Handle command\n");
 800ace6:	4b10      	ldr	r3, [pc, #64]	@ (800ad28 <cmd_execute+0x52c>)
 800ace8:	781b      	ldrb	r3, [r3, #0]
 800acea:	2b00      	cmp	r3, #0
 800acec:	d006      	beq.n	800acfc <cmd_execute+0x500>
 800acee:	4b0f      	ldr	r3, [pc, #60]	@ (800ad2c <cmd_execute+0x530>)
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	2b03      	cmp	r3, #3
 800acf4:	dd02      	ble.n	800acfc <cmd_execute+0x500>
 800acf6:	481d      	ldr	r0, [pc, #116]	@ (800ad6c <cmd_execute+0x570>)
 800acf8:	f003 fa5c 	bl	800e1b4 <log_printf>
                ci->cmds[idx2].func(num_tokens, tokens);
 800acfc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800acfe:	6899      	ldr	r1, [r3, #8]
 800ad00:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ad02:	4613      	mov	r3, r2
 800ad04:	005b      	lsls	r3, r3, #1
 800ad06:	4413      	add	r3, r2
 800ad08:	009b      	lsls	r3, r3, #2
 800ad0a:	440b      	add	r3, r1
 800ad0c:	685b      	ldr	r3, [r3, #4]
 800ad0e:	f107 020c 	add.w	r2, r7, #12
 800ad12:	4611      	mov	r1, r2
 800ad14:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800ad16:	4798      	blx	r3
                return 0;
 800ad18:	2300      	movs	r3, #0
 800ad1a:	e04f      	b.n	800adbc <cmd_execute+0x5c0>
 800ad1c:	2000066c 	.word	0x2000066c
 800ad20:	08012e18 	.word	0x08012e18
 800ad24:	08012e10 	.word	0x08012e10
 800ad28:	200003ec 	.word	0x200003ec
 800ad2c:	20000254 	.word	0x20000254
 800ad30:	08012e80 	.word	0x08012e80
 800ad34:	08012e9c 	.word	0x08012e9c
 800ad38:	08012ea8 	.word	0x08012ea8
 800ad3c:	08012ed8 	.word	0x08012ed8
 800ad40:	08012e3c 	.word	0x08012e3c
 800ad44:	08012e68 	.word	0x08012e68
 800ad48:	08012dc8 	.word	0x08012dc8
 800ad4c:	08012f18 	.word	0x08012f18
 800ad50:	08012df8 	.word	0x08012df8
 800ad54:	08012dcc 	.word	0x08012dcc
 800ad58:	08012e34 	.word	0x08012e34
 800ad5c:	08012f34 	.word	0x08012f34
 800ad60:	08012f3c 	.word	0x08012f3c
 800ad64:	08012f68 	.word	0x08012f68
 800ad68:	08012f70 	.word	0x08012f70
 800ad6c:	08012f7c 	.word	0x08012f7c
        for (idx2 = 0; idx2 < ci->num_cmds; idx2++) {
 800ad70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad72:	3301      	adds	r3, #1
 800ad74:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ad76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ad78:	685b      	ldr	r3, [r3, #4]
 800ad7a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ad7c:	429a      	cmp	r2, r3
 800ad7e:	dba2      	blt.n	800acc6 <cmd_execute+0x4ca>
            }
        }
        printc("No such command (%s %s)\n", tokens[0], tokens[1]);
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	693a      	ldr	r2, [r7, #16]
 800ad84:	4619      	mov	r1, r3
 800ad86:	480f      	ldr	r0, [pc, #60]	@ (800adc4 <cmd_execute+0x5c8>)
 800ad88:	f000 fb32 	bl	800b3f0 <printc>
        return MOD_ERR_BAD_CMD;
 800ad8c:	f06f 0303 	mvn.w	r3, #3
 800ad90:	e014      	b.n	800adbc <cmd_execute+0x5c0>
            continue;
 800ad92:	bf00      	nop
         idx++) {
 800ad94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ad96:	3301      	adds	r3, #1
 800ad98:	64fb      	str	r3, [r7, #76]	@ 0x4c
         idx < MAX_CLIENTS && client_info[idx] != NULL;
 800ad9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ad9c:	2b0b      	cmp	r3, #11
 800ad9e:	dc06      	bgt.n	800adae <cmd_execute+0x5b2>
 800ada0:	4a09      	ldr	r2, [pc, #36]	@ (800adc8 <cmd_execute+0x5cc>)
 800ada2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ada4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	f47f ae83 	bne.w	800aab4 <cmd_execute+0x2b8>
    }
    printc("No such command (%s)\n", tokens[0]);
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	4619      	mov	r1, r3
 800adb2:	4806      	ldr	r0, [pc, #24]	@ (800adcc <cmd_execute+0x5d0>)
 800adb4:	f000 fb1c 	bl	800b3f0 <printc>
    return MOD_ERR_BAD_CMD;
 800adb8:	f06f 0303 	mvn.w	r3, #3
}
 800adbc:	4618      	mov	r0, r3
 800adbe:	375c      	adds	r7, #92	@ 0x5c
 800adc0:	46bd      	mov	sp, r7
 800adc2:	bd90      	pop	{r4, r7, pc}
 800adc4:	08012f94 	.word	0x08012f94
 800adc8:	2000066c 	.word	0x2000066c
 800adcc:	08012fb0 	.word	0x08012fb0

0800add0 <cmd_parse_args>:
 * @return On success, the number of arguments present (>=0), a "MOD_ERR" value
 *         (<0). See code for details.
 */
int32_t cmd_parse_args(int32_t argc, const char** argv, const char* fmt,
                       struct cmd_arg_val* arg_vals)
{
 800add0:	b580      	push	{r7, lr}
 800add2:	b08c      	sub	sp, #48	@ 0x30
 800add4:	af00      	add	r7, sp, #0
 800add6:	60f8      	str	r0, [r7, #12]
 800add8:	60b9      	str	r1, [r7, #8]
 800adda:	607a      	str	r2, [r7, #4]
 800addc:	603b      	str	r3, [r7, #0]
    int32_t arg_cnt = 0;
 800adde:	2300      	movs	r3, #0
 800ade0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    char* endptr;
    bool opt_args = false;
 800ade2:	2300      	movs	r3, #0
 800ade4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    bool allow_extra_args = false;
 800ade8:	2300      	movs	r3, #0
 800adea:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a

    while (*fmt) {
 800adee:	e132      	b.n	800b056 <cmd_parse_args+0x286>
        if (*fmt == '[') {
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	781b      	ldrb	r3, [r3, #0]
 800adf4:	2b5b      	cmp	r3, #91	@ 0x5b
 800adf6:	d106      	bne.n	800ae06 <cmd_parse_args+0x36>
            opt_args = true;
 800adf8:	2301      	movs	r3, #1
 800adfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
            fmt++;
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	3301      	adds	r3, #1
 800ae02:	607b      	str	r3, [r7, #4]
            continue;
 800ae04:	e127      	b.n	800b056 <cmd_parse_args+0x286>
        }
        if (*fmt == ']') {
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	781b      	ldrb	r3, [r3, #0]
 800ae0a:	2b5d      	cmp	r3, #93	@ 0x5d
 800ae0c:	d103      	bne.n	800ae16 <cmd_parse_args+0x46>
            fmt++;
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	3301      	adds	r3, #1
 800ae12:	607b      	str	r3, [r7, #4]
            continue;
 800ae14:	e11f      	b.n	800b056 <cmd_parse_args+0x286>
        }
        if (*fmt == '+') {
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	781b      	ldrb	r3, [r3, #0]
 800ae1a:	2b2b      	cmp	r3, #43	@ 0x2b
 800ae1c:	d106      	bne.n	800ae2c <cmd_parse_args+0x5c>
            allow_extra_args = true;
 800ae1e:	2301      	movs	r3, #1
 800ae20:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
            fmt++;
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	3301      	adds	r3, #1
 800ae28:	607b      	str	r3, [r7, #4]
            continue;
 800ae2a:	e114      	b.n	800b056 <cmd_parse_args+0x286>
        }
        if (arg_cnt >= argc) {
 800ae2c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	429a      	cmp	r2, r3
 800ae32:	db0b      	blt.n	800ae4c <cmd_parse_args+0x7c>
            if (opt_args) {
 800ae34:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d001      	beq.n	800ae40 <cmd_parse_args+0x70>
                return arg_cnt;
 800ae3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae3e:	e121      	b.n	800b084 <cmd_parse_args+0x2b4>
            }
            printc("Insufficient arguments\n");
 800ae40:	4892      	ldr	r0, [pc, #584]	@ (800b08c <cmd_parse_args+0x2bc>)
 800ae42:	f000 fad5 	bl	800b3f0 <printc>
            return MOD_ERR_BAD_CMD;
 800ae46:	f06f 0303 	mvn.w	r3, #3
 800ae4a:	e11b      	b.n	800b084 <cmd_parse_args+0x2b4>
        }

        // These error conditions should not occur, but we check them for
        // safety.
        if (*argv == NULL || **argv == '\0') {
 800ae4c:	68bb      	ldr	r3, [r7, #8]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d004      	beq.n	800ae5e <cmd_parse_args+0x8e>
 800ae54:	68bb      	ldr	r3, [r7, #8]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	781b      	ldrb	r3, [r3, #0]
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d105      	bne.n	800ae6a <cmd_parse_args+0x9a>
            printc("Invalid empty arguments\n");
 800ae5e:	488c      	ldr	r0, [pc, #560]	@ (800b090 <cmd_parse_args+0x2c0>)
 800ae60:	f000 fac6 	bl	800b3f0 <printc>
            return MOD_ERR_BAD_CMD;
 800ae64:	f06f 0303 	mvn.w	r3, #3
 800ae68:	e10c      	b.n	800b084 <cmd_parse_args+0x2b4>
        }

        switch (*fmt) {
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	781b      	ldrb	r3, [r3, #0]
 800ae6e:	3b66      	subs	r3, #102	@ 0x66
 800ae70:	2b0f      	cmp	r3, #15
 800ae72:	f200 80cf 	bhi.w	800b014 <cmd_parse_args+0x244>
 800ae76:	a201      	add	r2, pc, #4	@ (adr r2, 800ae7c <cmd_parse_args+0xac>)
 800ae78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae7c:	0800af5d 	.word	0x0800af5d
 800ae80:	0800b015 	.word	0x0800b015
 800ae84:	0800b015 	.word	0x0800b015
 800ae88:	0800aebd 	.word	0x0800aebd
 800ae8c:	0800b015 	.word	0x0800b015
 800ae90:	0800b015 	.word	0x0800b015
 800ae94:	0800b015 	.word	0x0800b015
 800ae98:	0800b015 	.word	0x0800b015
 800ae9c:	0800b015 	.word	0x0800b015
 800aea0:	0800b015 	.word	0x0800b015
 800aea4:	0800af21 	.word	0x0800af21
 800aea8:	0800b015 	.word	0x0800b015
 800aeac:	0800b015 	.word	0x0800b015
 800aeb0:	0800af53 	.word	0x0800af53
 800aeb4:	0800b015 	.word	0x0800b015
 800aeb8:	0800aeef 	.word	0x0800aeef
            case 'i':
                arg_vals->val.i = strtol(*argv, &endptr, 0);
 800aebc:	68bb      	ldr	r3, [r7, #8]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	f107 0114 	add.w	r1, r7, #20
 800aec4:	2200      	movs	r2, #0
 800aec6:	4618      	mov	r0, r3
 800aec8:	f006 f8a6 	bl	8011018 <strtol>
 800aecc:	4602      	mov	r2, r0
 800aece:	683b      	ldr	r3, [r7, #0]
 800aed0:	605a      	str	r2, [r3, #4]
                if (*endptr) {
 800aed2:	697b      	ldr	r3, [r7, #20]
 800aed4:	781b      	ldrb	r3, [r3, #0]
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	f000 80a5 	beq.w	800b026 <cmd_parse_args+0x256>
                    printc("Argument '%s' not a valid integer\n", *argv);
 800aedc:	68bb      	ldr	r3, [r7, #8]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	4619      	mov	r1, r3
 800aee2:	486c      	ldr	r0, [pc, #432]	@ (800b094 <cmd_parse_args+0x2c4>)
 800aee4:	f000 fa84 	bl	800b3f0 <printc>
                    return MOD_ERR_ARG;
 800aee8:	f04f 33ff 	mov.w	r3, #4294967295
 800aeec:	e0ca      	b.n	800b084 <cmd_parse_args+0x2b4>
                }
                break;
            case 'u':
                arg_vals->val.u = strtoul(*argv, &endptr, 0);
 800aeee:	68bb      	ldr	r3, [r7, #8]
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	f107 0114 	add.w	r1, r7, #20
 800aef6:	2200      	movs	r2, #0
 800aef8:	4618      	mov	r0, r3
 800aefa:	f006 f905 	bl	8011108 <strtoul>
 800aefe:	4602      	mov	r2, r0
 800af00:	683b      	ldr	r3, [r7, #0]
 800af02:	605a      	str	r2, [r3, #4]
                if (*endptr) {
 800af04:	697b      	ldr	r3, [r7, #20]
 800af06:	781b      	ldrb	r3, [r3, #0]
 800af08:	2b00      	cmp	r3, #0
 800af0a:	f000 808e 	beq.w	800b02a <cmd_parse_args+0x25a>
                    printc("Argument '%s' not a valid unsigned integer\n", *argv);
 800af0e:	68bb      	ldr	r3, [r7, #8]
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	4619      	mov	r1, r3
 800af14:	4860      	ldr	r0, [pc, #384]	@ (800b098 <cmd_parse_args+0x2c8>)
 800af16:	f000 fa6b 	bl	800b3f0 <printc>
                    return MOD_ERR_ARG;
 800af1a:	f04f 33ff 	mov.w	r3, #4294967295
 800af1e:	e0b1      	b.n	800b084 <cmd_parse_args+0x2b4>
                }
                break;
            case 'p':
                arg_vals->val.p = (void*)strtoul(*argv, &endptr, 16);
 800af20:	68bb      	ldr	r3, [r7, #8]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	f107 0114 	add.w	r1, r7, #20
 800af28:	2210      	movs	r2, #16
 800af2a:	4618      	mov	r0, r3
 800af2c:	f006 f8ec 	bl	8011108 <strtoul>
 800af30:	4603      	mov	r3, r0
 800af32:	461a      	mov	r2, r3
 800af34:	683b      	ldr	r3, [r7, #0]
 800af36:	605a      	str	r2, [r3, #4]
                if (*endptr) {
 800af38:	697b      	ldr	r3, [r7, #20]
 800af3a:	781b      	ldrb	r3, [r3, #0]
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d076      	beq.n	800b02e <cmd_parse_args+0x25e>
                    printc("Argument '%s' not a valid pointer\n", *argv);
 800af40:	68bb      	ldr	r3, [r7, #8]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	4619      	mov	r1, r3
 800af46:	4855      	ldr	r0, [pc, #340]	@ (800b09c <cmd_parse_args+0x2cc>)
 800af48:	f000 fa52 	bl	800b3f0 <printc>
                    return MOD_ERR_ARG;
 800af4c:	f04f 33ff 	mov.w	r3, #4294967295
 800af50:	e098      	b.n	800b084 <cmd_parse_args+0x2b4>
                }
                break;
            case 's':
                arg_vals->val.s = *argv;
 800af52:	68bb      	ldr	r3, [r7, #8]
 800af54:	681a      	ldr	r2, [r3, #0]
 800af56:	683b      	ldr	r3, [r7, #0]
 800af58:	605a      	str	r2, [r3, #4]
                break;
 800af5a:	e069      	b.n	800b030 <cmd_parse_args+0x260>
            case 'f': {
                const char* p = *argv;
 800af5c:	68bb      	ldr	r3, [r7, #8]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	627b      	str	r3, [r7, #36]	@ 0x24
                float f = 0.0F;
 800af62:	f04f 0300 	mov.w	r3, #0
 800af66:	623b      	str	r3, [r7, #32]
                float factor = 1.0F;
 800af68:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800af6c:	61fb      	str	r3, [r7, #28]
                bool point_seen = false;
 800af6e:	2300      	movs	r3, #0
 800af70:	76fb      	strb	r3, [r7, #27]

                if (*p == '-') {
 800af72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af74:	781b      	ldrb	r3, [r3, #0]
 800af76:	2b2d      	cmp	r3, #45	@ 0x2d
 800af78:	d13e      	bne.n	800aff8 <cmd_parse_args+0x228>
                    p++;
 800af7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af7c:	3301      	adds	r3, #1
 800af7e:	627b      	str	r3, [r7, #36]	@ 0x24
                    factor = -1.0F;
 800af80:	4b47      	ldr	r3, [pc, #284]	@ (800b0a0 <cmd_parse_args+0x2d0>)
 800af82:	61fb      	str	r3, [r7, #28]
                };
                for (; *p; p++) {
 800af84:	e038      	b.n	800aff8 <cmd_parse_args+0x228>
                    if (*p == '.') {
 800af86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af88:	781b      	ldrb	r3, [r3, #0]
 800af8a:	2b2e      	cmp	r3, #46	@ 0x2e
 800af8c:	d102      	bne.n	800af94 <cmd_parse_args+0x1c4>
                        point_seen = true; 
 800af8e:	2301      	movs	r3, #1
 800af90:	76fb      	strb	r3, [r7, #27]
                        continue;
 800af92:	e02e      	b.n	800aff2 <cmd_parse_args+0x222>
                    }
                    if (!isdigit((int)*p)) {
 800af94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af96:	781b      	ldrb	r3, [r3, #0]
 800af98:	3301      	adds	r3, #1
 800af9a:	4a42      	ldr	r2, [pc, #264]	@ (800b0a4 <cmd_parse_args+0x2d4>)
 800af9c:	4413      	add	r3, r2
 800af9e:	781b      	ldrb	r3, [r3, #0]
 800afa0:	f003 0304 	and.w	r3, r3, #4
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d108      	bne.n	800afba <cmd_parse_args+0x1ea>
                        printc("Argument '%s' not a valid float\n", *argv);
 800afa8:	68bb      	ldr	r3, [r7, #8]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	4619      	mov	r1, r3
 800afae:	483e      	ldr	r0, [pc, #248]	@ (800b0a8 <cmd_parse_args+0x2d8>)
 800afb0:	f000 fa1e 	bl	800b3f0 <printc>
                        return MOD_ERR_ARG;
 800afb4:	f04f 33ff 	mov.w	r3, #4294967295
 800afb8:	e064      	b.n	800b084 <cmd_parse_args+0x2b4>
                    }
                    if (point_seen)
 800afba:	7efb      	ldrb	r3, [r7, #27]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d007      	beq.n	800afd0 <cmd_parse_args+0x200>
                        factor /= 10.0F;
 800afc0:	ed97 7a07 	vldr	s14, [r7, #28]
 800afc4:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 800afc8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800afcc:	edc7 7a07 	vstr	s15, [r7, #28]
                    f = f * 10.0f + (float)(*p - '0');
 800afd0:	edd7 7a08 	vldr	s15, [r7, #32]
 800afd4:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800afd8:	ee27 7a87 	vmul.f32	s14, s15, s14
 800afdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afde:	781b      	ldrb	r3, [r3, #0]
 800afe0:	3b30      	subs	r3, #48	@ 0x30
 800afe2:	ee07 3a90 	vmov	s15, r3
 800afe6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800afea:	ee77 7a27 	vadd.f32	s15, s14, s15
 800afee:	edc7 7a08 	vstr	s15, [r7, #32]
                for (; *p; p++) {
 800aff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aff4:	3301      	adds	r3, #1
 800aff6:	627b      	str	r3, [r7, #36]	@ 0x24
 800aff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800affa:	781b      	ldrb	r3, [r3, #0]
 800affc:	2b00      	cmp	r3, #0
 800affe:	d1c2      	bne.n	800af86 <cmd_parse_args+0x1b6>
                }
                arg_vals->val.f = f * factor;
 800b000:	ed97 7a08 	vldr	s14, [r7, #32]
 800b004:	edd7 7a07 	vldr	s15, [r7, #28]
 800b008:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b00c:	683b      	ldr	r3, [r7, #0]
 800b00e:	edc3 7a01 	vstr	s15, [r3, #4]
                break;
 800b012:	e00d      	b.n	800b030 <cmd_parse_args+0x260>
            }
            default:
                printc("Bad argument format '%c'\n", *fmt);
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	781b      	ldrb	r3, [r3, #0]
 800b018:	4619      	mov	r1, r3
 800b01a:	4824      	ldr	r0, [pc, #144]	@ (800b0ac <cmd_parse_args+0x2dc>)
 800b01c:	f000 f9e8 	bl	800b3f0 <printc>
                return MOD_ERR_ARG;
 800b020:	f04f 33ff 	mov.w	r3, #4294967295
 800b024:	e02e      	b.n	800b084 <cmd_parse_args+0x2b4>
                break;
 800b026:	bf00      	nop
 800b028:	e002      	b.n	800b030 <cmd_parse_args+0x260>
                break;
 800b02a:	bf00      	nop
 800b02c:	e000      	b.n	800b030 <cmd_parse_args+0x260>
                break;
 800b02e:	bf00      	nop
        }
        arg_vals->type = *fmt;
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	781a      	ldrb	r2, [r3, #0]
 800b034:	683b      	ldr	r3, [r7, #0]
 800b036:	701a      	strb	r2, [r3, #0]
        arg_vals++;
 800b038:	683b      	ldr	r3, [r7, #0]
 800b03a:	3308      	adds	r3, #8
 800b03c:	603b      	str	r3, [r7, #0]
        arg_cnt++;
 800b03e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b040:	3301      	adds	r3, #1
 800b042:	62fb      	str	r3, [r7, #44]	@ 0x2c
        argv++;
 800b044:	68bb      	ldr	r3, [r7, #8]
 800b046:	3304      	adds	r3, #4
 800b048:	60bb      	str	r3, [r7, #8]
        fmt++;
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	3301      	adds	r3, #1
 800b04e:	607b      	str	r3, [r7, #4]
        opt_args = false;
 800b050:	2300      	movs	r3, #0
 800b052:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    while (*fmt) {
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	781b      	ldrb	r3, [r3, #0]
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	f47f aec8 	bne.w	800adf0 <cmd_parse_args+0x20>
    }
    if (arg_cnt < argc && (!allow_extra_args)) {
 800b060:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	429a      	cmp	r2, r3
 800b066:	da0c      	bge.n	800b082 <cmd_parse_args+0x2b2>
 800b068:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b06c:	f083 0301 	eor.w	r3, r3, #1
 800b070:	b2db      	uxtb	r3, r3
 800b072:	2b00      	cmp	r3, #0
 800b074:	d005      	beq.n	800b082 <cmd_parse_args+0x2b2>
        printc("Too many arguments\n");
 800b076:	480e      	ldr	r0, [pc, #56]	@ (800b0b0 <cmd_parse_args+0x2e0>)
 800b078:	f000 f9ba 	bl	800b3f0 <printc>
        return MOD_ERR_BAD_CMD;
 800b07c:	f06f 0303 	mvn.w	r3, #3
 800b080:	e000      	b.n	800b084 <cmd_parse_args+0x2b4>
    }
    return arg_cnt;
 800b082:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800b084:	4618      	mov	r0, r3
 800b086:	3730      	adds	r7, #48	@ 0x30
 800b088:	46bd      	mov	sp, r7
 800b08a:	bd80      	pop	{r7, pc}
 800b08c:	08012fc8 	.word	0x08012fc8
 800b090:	08012fe0 	.word	0x08012fe0
 800b094:	08012ffc 	.word	0x08012ffc
 800b098:	08013020 	.word	0x08013020
 800b09c:	0801304c 	.word	0x0801304c
 800b0a0:	bf800000 	.word	0xbf800000
 800b0a4:	08014f04 	.word	0x08014f04
 800b0a8:	08013070 	.word	0x08013070
 800b0ac:	08013094 	.word	0x08013094
 800b0b0:	080130b0 	.word	0x080130b0

0800b0b4 <log_level_str>:
 * @param[in] level The log level as an integer.
 *
 * @return Log level as a string (or "INVALID" on error)
 */
static const char* log_level_str(int32_t level)
{
 800b0b4:	b480      	push	{r7}
 800b0b6:	b083      	sub	sp, #12
 800b0b8:	af00      	add	r7, sp, #0
 800b0ba:	6078      	str	r0, [r7, #4]
    if (level < ARRAY_SIZE(log_level_names))
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	2b05      	cmp	r3, #5
 800b0c0:	d804      	bhi.n	800b0cc <log_level_str+0x18>
        return log_level_names[level];
 800b0c2:	4a06      	ldr	r2, [pc, #24]	@ (800b0dc <log_level_str+0x28>)
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b0ca:	e000      	b.n	800b0ce <log_level_str+0x1a>
    return "INVALID";
 800b0cc:	4b04      	ldr	r3, [pc, #16]	@ (800b0e0 <log_level_str+0x2c>)
}
 800b0ce:	4618      	mov	r0, r3
 800b0d0:	370c      	adds	r7, #12
 800b0d2:	46bd      	mov	sp, r7
 800b0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d8:	4770      	bx	lr
 800b0da:	bf00      	nop
 800b0dc:	20000258 	.word	0x20000258
 800b0e0:	080130c4 	.word	0x080130c4

0800b0e4 <log_level_int>:
 * @param[in] level_name The log level as a string.
 *
 * @return Log level as an int, or -1 on error.
 */
static int32_t log_level_int(const char* level_name)
{
 800b0e4:	b580      	push	{r7, lr}
 800b0e6:	b084      	sub	sp, #16
 800b0e8:	af00      	add	r7, sp, #0
 800b0ea:	6078      	str	r0, [r7, #4]
    int32_t level;
    int32_t rc = -1;
 800b0ec:	f04f 33ff 	mov.w	r3, #4294967295
 800b0f0:	60bb      	str	r3, [r7, #8]

    for (level = 0; level < ARRAY_SIZE(log_level_names); level++) {
 800b0f2:	2300      	movs	r3, #0
 800b0f4:	60fb      	str	r3, [r7, #12]
 800b0f6:	e010      	b.n	800b11a <log_level_int+0x36>
        if (strcasecmp(level_name, log_level_names[level]) == 0) {
 800b0f8:	4a0c      	ldr	r2, [pc, #48]	@ (800b12c <log_level_int+0x48>)
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b100:	4619      	mov	r1, r3
 800b102:	6878      	ldr	r0, [r7, #4]
 800b104:	f006 fbfe 	bl	8011904 <strcasecmp>
 800b108:	4603      	mov	r3, r0
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d102      	bne.n	800b114 <log_level_int+0x30>
            rc = level;
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	60bb      	str	r3, [r7, #8]
            break;
 800b112:	e005      	b.n	800b120 <log_level_int+0x3c>
    for (level = 0; level < ARRAY_SIZE(log_level_names); level++) {
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	3301      	adds	r3, #1
 800b118:	60fb      	str	r3, [r7, #12]
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	2b05      	cmp	r3, #5
 800b11e:	d9eb      	bls.n	800b0f8 <log_level_int+0x14>
        }
    }
    return rc;
 800b120:	68bb      	ldr	r3, [r7, #8]
}
 800b122:	4618      	mov	r0, r3
 800b124:	3710      	adds	r7, #16
 800b126:	46bd      	mov	sp, r7
 800b128:	bd80      	pop	{r7, pc}
 800b12a:	bf00      	nop
 800b12c:	20000258 	.word	0x20000258

0800b130 <console_get_def_cfg>:
 * @param[out] cfg The console configuration with defaults filled in.
 *
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 */
int32_t console_get_def_cfg(struct console_cfg* cfg)
{
 800b130:	b580      	push	{r7, lr}
 800b132:	b082      	sub	sp, #8
 800b134:	af00      	add	r7, sp, #0
 800b136:	6078      	str	r0, [r7, #4]
    if (cfg == NULL)
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d102      	bne.n	800b144 <console_get_def_cfg+0x14>
        return MOD_ERR_ARG;
 800b13e:	f04f 33ff 	mov.w	r3, #4294967295
 800b142:	e008      	b.n	800b156 <console_get_def_cfg+0x26>

    memset(cfg, 0, sizeof(*cfg));
 800b144:	2201      	movs	r2, #1
 800b146:	2100      	movs	r1, #0
 800b148:	6878      	ldr	r0, [r7, #4]
 800b14a:	f006 fbd3 	bl	80118f4 <memset>
    cfg->ttys_instance_id = CONFIG_CONSOLE_DFLT_TTYS_INSTANCE;
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	2200      	movs	r2, #0
 800b152:	701a      	strb	r2, [r3, #0]
    return 0;
 800b154:	2300      	movs	r3, #0
}
 800b156:	4618      	mov	r0, r3
 800b158:	3708      	adds	r7, #8
 800b15a:	46bd      	mov	sp, r7
 800b15c:	bd80      	pop	{r7, pc}
	...

0800b160 <console_init>:
 * This function initializes the console singleton module. Generally, it should
 * not access other modules as they might not have been initialized yet. An
 * exception is the log module.
 */
int32_t console_init(struct console_cfg* cfg)
{
 800b160:	b580      	push	{r7, lr}
 800b162:	b082      	sub	sp, #8
 800b164:	af00      	add	r7, sp, #0
 800b166:	6078      	str	r0, [r7, #4]
    if (cfg == NULL) {
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d102      	bne.n	800b174 <console_init+0x14>
        return MOD_ERR_ARG;
 800b16e:	f04f 33ff 	mov.w	r3, #4294967295
 800b172:	e014      	b.n	800b19e <console_init+0x3e>
    }
    log_debug("In console_init()\n");
 800b174:	4b0c      	ldr	r3, [pc, #48]	@ (800b1a8 <console_init+0x48>)
 800b176:	781b      	ldrb	r3, [r3, #0]
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d006      	beq.n	800b18a <console_init+0x2a>
 800b17c:	4b0b      	ldr	r3, [pc, #44]	@ (800b1ac <console_init+0x4c>)
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	2b03      	cmp	r3, #3
 800b182:	dd02      	ble.n	800b18a <console_init+0x2a>
 800b184:	480a      	ldr	r0, [pc, #40]	@ (800b1b0 <console_init+0x50>)
 800b186:	f003 f815 	bl	800e1b4 <log_printf>
    memset(&state, 0, sizeof(state));
 800b18a:	2264      	movs	r2, #100	@ 0x64
 800b18c:	2100      	movs	r1, #0
 800b18e:	4809      	ldr	r0, [pc, #36]	@ (800b1b4 <console_init+0x54>)
 800b190:	f006 fbb0 	bl	80118f4 <memset>
    state.cfg = *cfg;
 800b194:	4a07      	ldr	r2, [pc, #28]	@ (800b1b4 <console_init+0x54>)
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	781b      	ldrb	r3, [r3, #0]
 800b19a:	7013      	strb	r3, [r2, #0]
    return 0;
 800b19c:	2300      	movs	r3, #0
}
 800b19e:	4618      	mov	r0, r3
 800b1a0:	3708      	adds	r7, #8
 800b1a2:	46bd      	mov	sp, r7
 800b1a4:	bd80      	pop	{r7, pc}
 800b1a6:	bf00      	nop
 800b1a8:	200003ec 	.word	0x200003ec
 800b1ac:	20000270 	.word	0x20000270
 800b1b0:	080130cc 	.word	0x080130cc
 800b1b4:	2000069c 	.word	0x2000069c

0800b1b8 <console_run>:
 * @note This function should not block.
 *
 * This function runs the console singleton module, during normal operation.
 */
int32_t console_run(void)
{
 800b1b8:	b580      	push	{r7, lr}
 800b1ba:	b082      	sub	sp, #8
 800b1bc:	af00      	add	r7, sp, #0
    char c;
    if (!state.first_run_done) {
 800b1be:	4b69      	ldr	r3, [pc, #420]	@ (800b364 <console_run+0x1ac>)
 800b1c0:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 800b1c4:	f083 0301 	eor.w	r3, r3, #1
 800b1c8:	b2db      	uxtb	r3, r3
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d007      	beq.n	800b1de <console_run+0x26>
        state.first_run_done = true;
 800b1ce:	4b65      	ldr	r3, [pc, #404]	@ (800b364 <console_run+0x1ac>)
 800b1d0:	2201      	movs	r2, #1
 800b1d2:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
        printc("%s", PROMPT);
 800b1d6:	4964      	ldr	r1, [pc, #400]	@ (800b368 <console_run+0x1b0>)
 800b1d8:	4864      	ldr	r0, [pc, #400]	@ (800b36c <console_run+0x1b4>)
 800b1da:	f000 f909 	bl	800b3f0 <printc>
    }

    if (state.data_print_bytes_left > 0 && console_tx_idle() == 1) {
 800b1de:	4b61      	ldr	r3, [pc, #388]	@ (800b364 <console_run+0x1ac>)
 800b1e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	f000 80ae 	beq.w	800b344 <console_run+0x18c>
 800b1e8:	f000 f9b2 	bl	800b550 <console_tx_idle>
 800b1ec:	4603      	mov	r3, r0
 800b1ee:	2b01      	cmp	r3, #1
 800b1f0:	f040 80a8 	bne.w	800b344 <console_run+0x18c>
        uint32_t line_byte_ctr = 0;
 800b1f4:	2300      	movs	r3, #0
 800b1f6:	607b      	str	r3, [r7, #4]

        // We always print exactly one line.
        printc("%08lx: ", state.data_print_offset);
 800b1f8:	4b5a      	ldr	r3, [pc, #360]	@ (800b364 <console_run+0x1ac>)
 800b1fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b1fc:	4619      	mov	r1, r3
 800b1fe:	485c      	ldr	r0, [pc, #368]	@ (800b370 <console_run+0x1b8>)
 800b200:	f000 f8f6 	bl	800b3f0 <printc>

        while (state.data_print_bytes_left > 0) {
 800b204:	e019      	b.n	800b23a <console_run+0x82>
            printc("%02x", *((uint8_t*)state.data_print_ptr++));
 800b206:	4b57      	ldr	r3, [pc, #348]	@ (800b364 <console_run+0x1ac>)
 800b208:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b20a:	1c5a      	adds	r2, r3, #1
 800b20c:	4955      	ldr	r1, [pc, #340]	@ (800b364 <console_run+0x1ac>)
 800b20e:	65ca      	str	r2, [r1, #92]	@ 0x5c
 800b210:	781b      	ldrb	r3, [r3, #0]
 800b212:	4619      	mov	r1, r3
 800b214:	4857      	ldr	r0, [pc, #348]	@ (800b374 <console_run+0x1bc>)
 800b216:	f000 f8eb 	bl	800b3f0 <printc>
            state.data_print_bytes_left--;            
 800b21a:	4b52      	ldr	r3, [pc, #328]	@ (800b364 <console_run+0x1ac>)
 800b21c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b21e:	3b01      	subs	r3, #1
 800b220:	4a50      	ldr	r2, [pc, #320]	@ (800b364 <console_run+0x1ac>)
 800b222:	6553      	str	r3, [r2, #84]	@ 0x54
            state.data_print_offset++;
 800b224:	4b4f      	ldr	r3, [pc, #316]	@ (800b364 <console_run+0x1ac>)
 800b226:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b228:	3301      	adds	r3, #1
 800b22a:	4a4e      	ldr	r2, [pc, #312]	@ (800b364 <console_run+0x1ac>)
 800b22c:	6593      	str	r3, [r2, #88]	@ 0x58
            if (++line_byte_ctr == DATA_PRINT_BYTES_PER_LINE)
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	3301      	adds	r3, #1
 800b232:	607b      	str	r3, [r7, #4]
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	2b20      	cmp	r3, #32
 800b238:	d004      	beq.n	800b244 <console_run+0x8c>
        while (state.data_print_bytes_left > 0) {
 800b23a:	4b4a      	ldr	r3, [pc, #296]	@ (800b364 <console_run+0x1ac>)
 800b23c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d1e1      	bne.n	800b206 <console_run+0x4e>
 800b242:	e000      	b.n	800b246 <console_run+0x8e>
                break;
 800b244:	bf00      	nop
        }
        printc("\n");
 800b246:	484c      	ldr	r0, [pc, #304]	@ (800b378 <console_run+0x1c0>)
 800b248:	f000 f8d2 	bl	800b3f0 <printc>
        if (state.data_print_bytes_left == 0)
 800b24c:	4b45      	ldr	r3, [pc, #276]	@ (800b364 <console_run+0x1ac>)
 800b24e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b250:	2b00      	cmp	r3, #0
 800b252:	d103      	bne.n	800b25c <console_run+0xa4>
            printc("%s", PROMPT);
 800b254:	4944      	ldr	r1, [pc, #272]	@ (800b368 <console_run+0x1b0>)
 800b256:	4845      	ldr	r0, [pc, #276]	@ (800b36c <console_run+0x1b4>)
 800b258:	f000 f8ca 	bl	800b3f0 <printc>
        return 0;
 800b25c:	2300      	movs	r3, #0
 800b25e:	e07c      	b.n	800b35a <console_run+0x1a2>
    }

    while (ttys_getc(state.cfg.ttys_instance_id, &c)) {

        // Handle processing completed command line.
        if (c == '\n' || c == '\r') {
 800b260:	78fb      	ldrb	r3, [r7, #3]
 800b262:	2b0a      	cmp	r3, #10
 800b264:	d002      	beq.n	800b26c <console_run+0xb4>
 800b266:	78fb      	ldrb	r3, [r7, #3]
 800b268:	2b0d      	cmp	r3, #13
 800b26a:	d11a      	bne.n	800b2a2 <console_run+0xea>
            state.cmd_bfr[state.num_cmd_bfr_chars] = '\0';
 800b26c:	4b3d      	ldr	r3, [pc, #244]	@ (800b364 <console_run+0x1ac>)
 800b26e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b272:	461a      	mov	r2, r3
 800b274:	4b3b      	ldr	r3, [pc, #236]	@ (800b364 <console_run+0x1ac>)
 800b276:	4413      	add	r3, r2
 800b278:	2200      	movs	r2, #0
 800b27a:	705a      	strb	r2, [r3, #1]
            printc("\n");
 800b27c:	483e      	ldr	r0, [pc, #248]	@ (800b378 <console_run+0x1c0>)
 800b27e:	f000 f8b7 	bl	800b3f0 <printc>
            cmd_execute(state.cmd_bfr);
 800b282:	483e      	ldr	r0, [pc, #248]	@ (800b37c <console_run+0x1c4>)
 800b284:	f7ff faba 	bl	800a7fc <cmd_execute>
            state.num_cmd_bfr_chars = 0;
 800b288:	4b36      	ldr	r3, [pc, #216]	@ (800b364 <console_run+0x1ac>)
 800b28a:	2200      	movs	r2, #0
 800b28c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
            if (state.data_print_bytes_left == 0)
 800b290:	4b34      	ldr	r3, [pc, #208]	@ (800b364 <console_run+0x1ac>)
 800b292:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b294:	2b00      	cmp	r3, #0
 800b296:	d152      	bne.n	800b33e <console_run+0x186>
                printc("%s", PROMPT);
 800b298:	4933      	ldr	r1, [pc, #204]	@ (800b368 <console_run+0x1b0>)
 800b29a:	4834      	ldr	r0, [pc, #208]	@ (800b36c <console_run+0x1b4>)
 800b29c:	f000 f8a8 	bl	800b3f0 <printc>
            continue;
 800b2a0:	e04d      	b.n	800b33e <console_run+0x186>
        }

        // Handle backspace/delete.
        if (c == '\b' || c == '\x7f') {
 800b2a2:	78fb      	ldrb	r3, [r7, #3]
 800b2a4:	2b08      	cmp	r3, #8
 800b2a6:	d002      	beq.n	800b2ae <console_run+0xf6>
 800b2a8:	78fb      	ldrb	r3, [r7, #3]
 800b2aa:	2b7f      	cmp	r3, #127	@ 0x7f
 800b2ac:	d110      	bne.n	800b2d0 <console_run+0x118>
            if (state.num_cmd_bfr_chars > 0) {
 800b2ae:	4b2d      	ldr	r3, [pc, #180]	@ (800b364 <console_run+0x1ac>)
 800b2b0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d044      	beq.n	800b342 <console_run+0x18a>
                // Overwrite last character with a blank.
                printc("\b \b");
 800b2b8:	4831      	ldr	r0, [pc, #196]	@ (800b380 <console_run+0x1c8>)
 800b2ba:	f000 f899 	bl	800b3f0 <printc>
                state.num_cmd_bfr_chars--;
 800b2be:	4b29      	ldr	r3, [pc, #164]	@ (800b364 <console_run+0x1ac>)
 800b2c0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b2c4:	3b01      	subs	r3, #1
 800b2c6:	b29a      	uxth	r2, r3
 800b2c8:	4b26      	ldr	r3, [pc, #152]	@ (800b364 <console_run+0x1ac>)
 800b2ca:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
            }

            continue;
 800b2ce:	e038      	b.n	800b342 <console_run+0x18a>
        }

        // Handle logging on/off toggle.
        if (c == LOG_TOGGLE_CHAR) {
 800b2d0:	78fb      	ldrb	r3, [r7, #3]
 800b2d2:	2b0c      	cmp	r3, #12
 800b2d4:	d10e      	bne.n	800b2f4 <console_run+0x13c>
            log_toggle_active();
 800b2d6:	f002 ff51 	bl	800e17c <log_toggle_active>
            printc("\n<Logging %s>\n", log_is_active() ? "on" : "off");
 800b2da:	f002 ff5f 	bl	800e19c <log_is_active>
 800b2de:	4603      	mov	r3, r0
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d001      	beq.n	800b2e8 <console_run+0x130>
 800b2e4:	4b27      	ldr	r3, [pc, #156]	@ (800b384 <console_run+0x1cc>)
 800b2e6:	e000      	b.n	800b2ea <console_run+0x132>
 800b2e8:	4b27      	ldr	r3, [pc, #156]	@ (800b388 <console_run+0x1d0>)
 800b2ea:	4619      	mov	r1, r3
 800b2ec:	4827      	ldr	r0, [pc, #156]	@ (800b38c <console_run+0x1d4>)
 800b2ee:	f000 f87f 	bl	800b3f0 <printc>
            continue;
 800b2f2:	e027      	b.n	800b344 <console_run+0x18c>
        }

        // Echo the character back.
        if (isprint(c)) {
 800b2f4:	78fb      	ldrb	r3, [r7, #3]
 800b2f6:	3301      	adds	r3, #1
 800b2f8:	4a25      	ldr	r2, [pc, #148]	@ (800b390 <console_run+0x1d8>)
 800b2fa:	4413      	add	r3, r2
 800b2fc:	781b      	ldrb	r3, [r3, #0]
 800b2fe:	f003 0397 	and.w	r3, r3, #151	@ 0x97
 800b302:	2b00      	cmp	r3, #0
 800b304:	d01e      	beq.n	800b344 <console_run+0x18c>
            if (state.num_cmd_bfr_chars < (CONSOLE_CMD_BFR_SIZE-1)) {
 800b306:	4b17      	ldr	r3, [pc, #92]	@ (800b364 <console_run+0x1ac>)
 800b308:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b30c:	2b4e      	cmp	r3, #78	@ 0x4e
 800b30e:	d812      	bhi.n	800b336 <console_run+0x17e>
                state.cmd_bfr[state.num_cmd_bfr_chars++] = c;
 800b310:	4b14      	ldr	r3, [pc, #80]	@ (800b364 <console_run+0x1ac>)
 800b312:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b316:	1c5a      	adds	r2, r3, #1
 800b318:	b291      	uxth	r1, r2
 800b31a:	4a12      	ldr	r2, [pc, #72]	@ (800b364 <console_run+0x1ac>)
 800b31c:	f8a2 1060 	strh.w	r1, [r2, #96]	@ 0x60
 800b320:	4619      	mov	r1, r3
 800b322:	78fa      	ldrb	r2, [r7, #3]
 800b324:	4b0f      	ldr	r3, [pc, #60]	@ (800b364 <console_run+0x1ac>)
 800b326:	440b      	add	r3, r1
 800b328:	705a      	strb	r2, [r3, #1]
                printc("%c", c);
 800b32a:	78fb      	ldrb	r3, [r7, #3]
 800b32c:	4619      	mov	r1, r3
 800b32e:	4819      	ldr	r0, [pc, #100]	@ (800b394 <console_run+0x1dc>)
 800b330:	f000 f85e 	bl	800b3f0 <printc>
            } else {
                // No space in buffer for the character, so ring the bell.
                printc("\a");
            }
            continue;
 800b334:	e006      	b.n	800b344 <console_run+0x18c>
                printc("\a");
 800b336:	4818      	ldr	r0, [pc, #96]	@ (800b398 <console_run+0x1e0>)
 800b338:	f000 f85a 	bl	800b3f0 <printc>
            continue;
 800b33c:	e002      	b.n	800b344 <console_run+0x18c>
            continue;
 800b33e:	bf00      	nop
 800b340:	e000      	b.n	800b344 <console_run+0x18c>
            continue;
 800b342:	bf00      	nop
    while (ttys_getc(state.cfg.ttys_instance_id, &c)) {
 800b344:	4b07      	ldr	r3, [pc, #28]	@ (800b364 <console_run+0x1ac>)
 800b346:	781b      	ldrb	r3, [r3, #0]
 800b348:	1cfa      	adds	r2, r7, #3
 800b34a:	4611      	mov	r1, r2
 800b34c:	4618      	mov	r0, r3
 800b34e:	f004 fe73 	bl	8010038 <ttys_getc>
 800b352:	4603      	mov	r3, r0
 800b354:	2b00      	cmp	r3, #0
 800b356:	d183      	bne.n	800b260 <console_run+0xa8>
        }
            
    }
    return 0;
 800b358:	2300      	movs	r3, #0
}            
 800b35a:	4618      	mov	r0, r3
 800b35c:	3708      	adds	r7, #8
 800b35e:	46bd      	mov	sp, r7
 800b360:	bd80      	pop	{r7, pc}
 800b362:	bf00      	nop
 800b364:	2000069c 	.word	0x2000069c
 800b368:	080130e4 	.word	0x080130e4
 800b36c:	080130e8 	.word	0x080130e8
 800b370:	080130ec 	.word	0x080130ec
 800b374:	080130f4 	.word	0x080130f4
 800b378:	080130fc 	.word	0x080130fc
 800b37c:	2000069d 	.word	0x2000069d
 800b380:	08013100 	.word	0x08013100
 800b384:	08013104 	.word	0x08013104
 800b388:	08013108 	.word	0x08013108
 800b38c:	0801310c 	.word	0x0801310c
 800b390:	08014f04 	.word	0x08014f04
 800b394:	0801311c 	.word	0x0801311c
 800b398:	08013120 	.word	0x08013120

0800b39c <console_data_print>:
 * @param[in] data_ptr  Pointer to start of data.
 *
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 */
int32_t console_data_print(uint8_t* data_ptr, uint32_t num_bytes)
{
 800b39c:	b480      	push	{r7}
 800b39e:	b083      	sub	sp, #12
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	6078      	str	r0, [r7, #4]
 800b3a4:	6039      	str	r1, [r7, #0]
    if (state.data_print_bytes_left != 0)
 800b3a6:	4b0b      	ldr	r3, [pc, #44]	@ (800b3d4 <console_data_print+0x38>)
 800b3a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d002      	beq.n	800b3b4 <console_data_print+0x18>
        return MOD_ERR_BUSY;
 800b3ae:	f06f 030d 	mvn.w	r3, #13
 800b3b2:	e009      	b.n	800b3c8 <console_data_print+0x2c>

    state.data_print_bytes_left = num_bytes;
 800b3b4:	4a07      	ldr	r2, [pc, #28]	@ (800b3d4 <console_data_print+0x38>)
 800b3b6:	683b      	ldr	r3, [r7, #0]
 800b3b8:	6553      	str	r3, [r2, #84]	@ 0x54
    state.data_print_offset = 0;
 800b3ba:	4b06      	ldr	r3, [pc, #24]	@ (800b3d4 <console_data_print+0x38>)
 800b3bc:	2200      	movs	r2, #0
 800b3be:	659a      	str	r2, [r3, #88]	@ 0x58
    state.data_print_ptr = data_ptr;
 800b3c0:	4a04      	ldr	r2, [pc, #16]	@ (800b3d4 <console_data_print+0x38>)
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	65d3      	str	r3, [r2, #92]	@ 0x5c
    return 0;
 800b3c6:	2300      	movs	r3, #0
}
 800b3c8:	4618      	mov	r0, r3
 800b3ca:	370c      	adds	r7, #12
 800b3cc:	46bd      	mov	sp, r7
 800b3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3d2:	4770      	bx	lr
 800b3d4:	2000069c 	.word	0x2000069c

0800b3d8 <console_emit_prompt>:

/*
 * @brief Emit prompt.
 */
void console_emit_prompt(void)
{
 800b3d8:	b580      	push	{r7, lr}
 800b3da:	af00      	add	r7, sp, #0
    printc("%s", PROMPT);
 800b3dc:	4902      	ldr	r1, [pc, #8]	@ (800b3e8 <console_emit_prompt+0x10>)
 800b3de:	4803      	ldr	r0, [pc, #12]	@ (800b3ec <console_emit_prompt+0x14>)
 800b3e0:	f000 f806 	bl	800b3f0 <printc>
}
 800b3e4:	bf00      	nop
 800b3e6:	bd80      	pop	{r7, pc}
 800b3e8:	080130e4 	.word	0x080130e4
 800b3ec:	080130e8 	.word	0x080130e8

0800b3f0 <printc>:
 * @param[in] fmt Format string as in printf.
 *
 * @return Number of characters written as in printf.
 */
int printc(const char* fmt, ...)
{
 800b3f0:	b40f      	push	{r0, r1, r2, r3}
 800b3f2:	b580      	push	{r7, lr}
 800b3f4:	b0c0      	sub	sp, #256	@ 0x100
 800b3f6:	af00      	add	r7, sp, #0
    va_list args;
    char buf[CONFIG_CONSOLE_PRINT_BUF_SIZE];
    int rc;
    int idx;

    va_start(args, fmt);
 800b3f8:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 800b3fc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    rc = vsnprintf(buf, CONFIG_CONSOLE_PRINT_BUF_SIZE, fmt, args);
 800b400:	1d38      	adds	r0, r7, #4
 800b402:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b406:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 800b40a:	21f0      	movs	r1, #240	@ 0xf0
 800b40c:	f006 fa64 	bl	80118d8 <vsniprintf>
 800b410:	f8c7 00f8 	str.w	r0, [r7, #248]	@ 0xf8
    va_end(args);
    for (idx = 0; idx < rc; idx++) {
 800b414:	2300      	movs	r3, #0
 800b416:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800b41a:	e022      	b.n	800b462 <printc+0x72>
        ttys_putc(state.cfg.ttys_instance_id, buf[idx]);
 800b41c:	4b1d      	ldr	r3, [pc, #116]	@ (800b494 <printc+0xa4>)
 800b41e:	7818      	ldrb	r0, [r3, #0]
 800b420:	1d3a      	adds	r2, r7, #4
 800b422:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b426:	4413      	add	r3, r2
 800b428:	781b      	ldrb	r3, [r3, #0]
 800b42a:	4619      	mov	r1, r3
 800b42c:	f004 fd90 	bl	800ff50 <ttys_putc>
        if (buf[idx] == '\0')
 800b430:	1d3a      	adds	r2, r7, #4
 800b432:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b436:	4413      	add	r3, r2
 800b438:	781b      	ldrb	r3, [r3, #0]
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d018      	beq.n	800b470 <printc+0x80>
            break;
        if (buf[idx] == '\n') 
 800b43e:	1d3a      	adds	r2, r7, #4
 800b440:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b444:	4413      	add	r3, r2
 800b446:	781b      	ldrb	r3, [r3, #0]
 800b448:	2b0a      	cmp	r3, #10
 800b44a:	d105      	bne.n	800b458 <printc+0x68>
            ttys_putc(state.cfg.ttys_instance_id, '\r');
 800b44c:	4b11      	ldr	r3, [pc, #68]	@ (800b494 <printc+0xa4>)
 800b44e:	781b      	ldrb	r3, [r3, #0]
 800b450:	210d      	movs	r1, #13
 800b452:	4618      	mov	r0, r3
 800b454:	f004 fd7c 	bl	800ff50 <ttys_putc>
    for (idx = 0; idx < rc; idx++) {
 800b458:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b45c:	3301      	adds	r3, #1
 800b45e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800b462:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 800b466:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800b46a:	429a      	cmp	r2, r3
 800b46c:	dbd6      	blt.n	800b41c <printc+0x2c>
 800b46e:	e000      	b.n	800b472 <printc+0x82>
            break;
 800b470:	bf00      	nop
    }
    if (rc >= CONFIG_CONSOLE_PRINT_BUF_SIZE)
 800b472:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800b476:	2bef      	cmp	r3, #239	@ 0xef
 800b478:	dd02      	ble.n	800b480 <printc+0x90>
        printc("[!]\n");
 800b47a:	4807      	ldr	r0, [pc, #28]	@ (800b498 <printc+0xa8>)
 800b47c:	f7ff ffb8 	bl	800b3f0 <printc>
    return rc;
 800b480:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
}
 800b484:	4618      	mov	r0, r3
 800b486:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800b48a:	46bd      	mov	sp, r7
 800b48c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b490:	b004      	add	sp, #16
 800b492:	4770      	bx	lr
 800b494:	2000069c 	.word	0x2000069c
 800b498:	08013124 	.word	0x08013124

0800b49c <vprintc>:
 * @param[in] args Format arguments as in vprintf.
 *
 * @return Number of characters written as in vprintf.
 */
int vprintc(const char* fmt, va_list args)
{
 800b49c:	b580      	push	{r7, lr}
 800b49e:	b0c0      	sub	sp, #256	@ 0x100
 800b4a0:	af00      	add	r7, sp, #0
 800b4a2:	6078      	str	r0, [r7, #4]
 800b4a4:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 800b4a8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800b4ac:	6019      	str	r1, [r3, #0]
    char buf[CONFIG_CONSOLE_PRINT_BUF_SIZE];
    int rc;
    int idx;

    rc = vsnprintf(buf, CONFIG_CONSOLE_PRINT_BUF_SIZE, fmt, args);
 800b4ae:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 800b4b2:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800b4b6:	f107 0008 	add.w	r0, r7, #8
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	687a      	ldr	r2, [r7, #4]
 800b4be:	21f0      	movs	r1, #240	@ 0xf0
 800b4c0:	f006 fa0a 	bl	80118d8 <vsniprintf>
 800b4c4:	f8c7 00f8 	str.w	r0, [r7, #248]	@ 0xf8
    for (idx = 0; idx < rc; idx++) {
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800b4ce:	e025      	b.n	800b51c <vprintc+0x80>
        ttys_putc(state.cfg.ttys_instance_id, buf[idx]);
 800b4d0:	4b1d      	ldr	r3, [pc, #116]	@ (800b548 <vprintc+0xac>)
 800b4d2:	7818      	ldrb	r0, [r3, #0]
 800b4d4:	f107 0208 	add.w	r2, r7, #8
 800b4d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b4dc:	4413      	add	r3, r2
 800b4de:	781b      	ldrb	r3, [r3, #0]
 800b4e0:	4619      	mov	r1, r3
 800b4e2:	f004 fd35 	bl	800ff50 <ttys_putc>
        if (buf[idx] == '\0')
 800b4e6:	f107 0208 	add.w	r2, r7, #8
 800b4ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b4ee:	4413      	add	r3, r2
 800b4f0:	781b      	ldrb	r3, [r3, #0]
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d019      	beq.n	800b52a <vprintc+0x8e>
            break;
        if (buf[idx] == '\n') 
 800b4f6:	f107 0208 	add.w	r2, r7, #8
 800b4fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b4fe:	4413      	add	r3, r2
 800b500:	781b      	ldrb	r3, [r3, #0]
 800b502:	2b0a      	cmp	r3, #10
 800b504:	d105      	bne.n	800b512 <vprintc+0x76>
            ttys_putc(state.cfg.ttys_instance_id, '\r');
 800b506:	4b10      	ldr	r3, [pc, #64]	@ (800b548 <vprintc+0xac>)
 800b508:	781b      	ldrb	r3, [r3, #0]
 800b50a:	210d      	movs	r1, #13
 800b50c:	4618      	mov	r0, r3
 800b50e:	f004 fd1f 	bl	800ff50 <ttys_putc>
    for (idx = 0; idx < rc; idx++) {
 800b512:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b516:	3301      	adds	r3, #1
 800b518:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800b51c:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 800b520:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800b524:	429a      	cmp	r2, r3
 800b526:	dbd3      	blt.n	800b4d0 <vprintc+0x34>
 800b528:	e000      	b.n	800b52c <vprintc+0x90>
            break;
 800b52a:	bf00      	nop
    }
    if (rc >= CONFIG_CONSOLE_PRINT_BUF_SIZE)
 800b52c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800b530:	2bef      	cmp	r3, #239	@ 0xef
 800b532:	dd02      	ble.n	800b53a <vprintc+0x9e>
        printc("[!]\n");
 800b534:	4805      	ldr	r0, [pc, #20]	@ (800b54c <vprintc+0xb0>)
 800b536:	f7ff ff5b 	bl	800b3f0 <printc>
    return rc;
 800b53a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
}
 800b53e:	4618      	mov	r0, r3
 800b540:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800b544:	46bd      	mov	sp, r7
 800b546:	bd80      	pop	{r7, pc}
 800b548:	2000069c 	.word	0x2000069c
 800b54c:	08013124 	.word	0x08013124

0800b550 <console_tx_idle>:
 * @brief Check if transmitter is idle (tx buffer empty).
 *
 * @return 1 if tx is idle, 0 if not idle, else aa "MOD_ERR" value (<0).
 */
int32_t console_tx_idle(void)
{
 800b550:	b580      	push	{r7, lr}
 800b552:	af00      	add	r7, sp, #0
    return ttys_tx_idle(state.cfg.ttys_instance_id);
 800b554:	4b03      	ldr	r3, [pc, #12]	@ (800b564 <console_tx_idle+0x14>)
 800b556:	781b      	ldrb	r3, [r3, #0]
 800b558:	4618      	mov	r0, r3
 800b55a:	f004 fe05 	bl	8010168 <ttys_tx_idle>
 800b55e:	4603      	mov	r3, r0
}
 800b560:	4618      	mov	r0, r3
 800b562:	bd80      	pop	{r7, pc}
 800b564:	2000069c 	.word	0x2000069c

0800b568 <printc_panic>:
 *
 * This function is exactly like printc() except that characters are output
 * using a "panic" version of ttys_putc(). See that function for more details.
 */
int printc_panic(const char* fmt, ...)
{
 800b568:	b40f      	push	{r0, r1, r2, r3}
 800b56a:	b580      	push	{r7, lr}
 800b56c:	b0c0      	sub	sp, #256	@ 0x100
 800b56e:	af00      	add	r7, sp, #0
    va_list args;
    char buf[CONFIG_CONSOLE_PRINT_BUF_SIZE];
    int rc;
    int idx;

    va_start(args, fmt);
 800b570:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 800b574:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    rc = vsnprintf(buf, CONFIG_CONSOLE_PRINT_BUF_SIZE, fmt, args);
 800b578:	1d38      	adds	r0, r7, #4
 800b57a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b57e:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 800b582:	21f0      	movs	r1, #240	@ 0xf0
 800b584:	f006 f9a8 	bl	80118d8 <vsniprintf>
 800b588:	f8c7 00f8 	str.w	r0, [r7, #248]	@ 0xf8
    va_end(args);
    for (idx = 0; idx < rc; idx++) {
 800b58c:	2300      	movs	r3, #0
 800b58e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800b592:	e022      	b.n	800b5da <printc_panic+0x72>
        ttys_putc_panic(state.cfg.ttys_instance_id, buf[idx]);
 800b594:	4b1d      	ldr	r3, [pc, #116]	@ (800b60c <printc_panic+0xa4>)
 800b596:	7818      	ldrb	r0, [r3, #0]
 800b598:	1d3a      	adds	r2, r7, #4
 800b59a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b59e:	4413      	add	r3, r2
 800b5a0:	781b      	ldrb	r3, [r3, #0]
 800b5a2:	4619      	mov	r1, r3
 800b5a4:	f004 fe12 	bl	80101cc <ttys_putc_panic>
        if (buf[idx] == '\0')
 800b5a8:	1d3a      	adds	r2, r7, #4
 800b5aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b5ae:	4413      	add	r3, r2
 800b5b0:	781b      	ldrb	r3, [r3, #0]
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d018      	beq.n	800b5e8 <printc_panic+0x80>
            break;
        if (buf[idx] == '\n') 
 800b5b6:	1d3a      	adds	r2, r7, #4
 800b5b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b5bc:	4413      	add	r3, r2
 800b5be:	781b      	ldrb	r3, [r3, #0]
 800b5c0:	2b0a      	cmp	r3, #10
 800b5c2:	d105      	bne.n	800b5d0 <printc_panic+0x68>
            ttys_putc_panic(state.cfg.ttys_instance_id, '\r');
 800b5c4:	4b11      	ldr	r3, [pc, #68]	@ (800b60c <printc_panic+0xa4>)
 800b5c6:	781b      	ldrb	r3, [r3, #0]
 800b5c8:	210d      	movs	r1, #13
 800b5ca:	4618      	mov	r0, r3
 800b5cc:	f004 fdfe 	bl	80101cc <ttys_putc_panic>
    for (idx = 0; idx < rc; idx++) {
 800b5d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b5d4:	3301      	adds	r3, #1
 800b5d6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800b5da:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 800b5de:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800b5e2:	429a      	cmp	r2, r3
 800b5e4:	dbd6      	blt.n	800b594 <printc_panic+0x2c>
 800b5e6:	e000      	b.n	800b5ea <printc_panic+0x82>
            break;
 800b5e8:	bf00      	nop
    }
    if (rc >= CONFIG_CONSOLE_PRINT_BUF_SIZE)
 800b5ea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800b5ee:	2bef      	cmp	r3, #239	@ 0xef
 800b5f0:	dd02      	ble.n	800b5f8 <printc_panic+0x90>
        printc_panic("[!]\n");
 800b5f2:	4807      	ldr	r0, [pc, #28]	@ (800b610 <printc_panic+0xa8>)
 800b5f4:	f7ff ffb8 	bl	800b568 <printc_panic>
    return rc;
 800b5f8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
}
 800b5fc:	4618      	mov	r0, r3
 800b5fe:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800b602:	46bd      	mov	sp, r7
 800b604:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b608:	b004      	add	sp, #16
 800b60a:	4770      	bx	lr
 800b60c:	2000069c 	.word	0x2000069c
 800b610:	08013124 	.word	0x08013124

0800b614 <LL_GPIO_SetPinMode>:
{
 800b614:	b480      	push	{r7}
 800b616:	b089      	sub	sp, #36	@ 0x24
 800b618:	af00      	add	r7, sp, #0
 800b61a:	60f8      	str	r0, [r7, #12]
 800b61c:	60b9      	str	r1, [r7, #8]
 800b61e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	681a      	ldr	r2, [r3, #0]
 800b624:	68bb      	ldr	r3, [r7, #8]
 800b626:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b628:	697b      	ldr	r3, [r7, #20]
 800b62a:	fa93 f3a3 	rbit	r3, r3
 800b62e:	613b      	str	r3, [r7, #16]
  return result;
 800b630:	693b      	ldr	r3, [r7, #16]
 800b632:	fab3 f383 	clz	r3, r3
 800b636:	b2db      	uxtb	r3, r3
 800b638:	005b      	lsls	r3, r3, #1
 800b63a:	2103      	movs	r1, #3
 800b63c:	fa01 f303 	lsl.w	r3, r1, r3
 800b640:	43db      	mvns	r3, r3
 800b642:	401a      	ands	r2, r3
 800b644:	68bb      	ldr	r3, [r7, #8]
 800b646:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b648:	69fb      	ldr	r3, [r7, #28]
 800b64a:	fa93 f3a3 	rbit	r3, r3
 800b64e:	61bb      	str	r3, [r7, #24]
  return result;
 800b650:	69bb      	ldr	r3, [r7, #24]
 800b652:	fab3 f383 	clz	r3, r3
 800b656:	b2db      	uxtb	r3, r3
 800b658:	005b      	lsls	r3, r3, #1
 800b65a:	6879      	ldr	r1, [r7, #4]
 800b65c:	fa01 f303 	lsl.w	r3, r1, r3
 800b660:	431a      	orrs	r2, r3
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	601a      	str	r2, [r3, #0]
}
 800b666:	bf00      	nop
 800b668:	3724      	adds	r7, #36	@ 0x24
 800b66a:	46bd      	mov	sp, r7
 800b66c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b670:	4770      	bx	lr

0800b672 <LL_GPIO_GetPinMode>:
{
 800b672:	b480      	push	{r7}
 800b674:	b087      	sub	sp, #28
 800b676:	af00      	add	r7, sp, #0
 800b678:	6078      	str	r0, [r7, #4]
 800b67a:	6039      	str	r1, [r7, #0]
  return (uint32_t)(READ_BIT(GPIOx->MODER,
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	681a      	ldr	r2, [r3, #0]
 800b680:	683b      	ldr	r3, [r7, #0]
 800b682:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	fa93 f3a3 	rbit	r3, r3
 800b68a:	60bb      	str	r3, [r7, #8]
  return result;
 800b68c:	68bb      	ldr	r3, [r7, #8]
 800b68e:	fab3 f383 	clz	r3, r3
 800b692:	b2db      	uxtb	r3, r3
 800b694:	005b      	lsls	r3, r3, #1
 800b696:	2103      	movs	r1, #3
 800b698:	fa01 f303 	lsl.w	r3, r1, r3
 800b69c:	401a      	ands	r2, r3
 800b69e:	683b      	ldr	r3, [r7, #0]
 800b6a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b6a2:	697b      	ldr	r3, [r7, #20]
 800b6a4:	fa93 f3a3 	rbit	r3, r3
 800b6a8:	613b      	str	r3, [r7, #16]
  return result;
 800b6aa:	693b      	ldr	r3, [r7, #16]
                             (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) * 2U));
 800b6ac:	fab3 f383 	clz	r3, r3
 800b6b0:	b2db      	uxtb	r3, r3
 800b6b2:	005b      	lsls	r3, r3, #1
  return (uint32_t)(READ_BIT(GPIOx->MODER,
 800b6b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b6b8:	4618      	mov	r0, r3
 800b6ba:	371c      	adds	r7, #28
 800b6bc:	46bd      	mov	sp, r7
 800b6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c2:	4770      	bx	lr

0800b6c4 <LL_GPIO_SetPinOutputType>:
{
 800b6c4:	b480      	push	{r7}
 800b6c6:	b085      	sub	sp, #20
 800b6c8:	af00      	add	r7, sp, #0
 800b6ca:	60f8      	str	r0, [r7, #12]
 800b6cc:	60b9      	str	r1, [r7, #8]
 800b6ce:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	685a      	ldr	r2, [r3, #4]
 800b6d4:	68bb      	ldr	r3, [r7, #8]
 800b6d6:	43db      	mvns	r3, r3
 800b6d8:	401a      	ands	r2, r3
 800b6da:	68bb      	ldr	r3, [r7, #8]
 800b6dc:	6879      	ldr	r1, [r7, #4]
 800b6de:	fb01 f303 	mul.w	r3, r1, r3
 800b6e2:	431a      	orrs	r2, r3
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	605a      	str	r2, [r3, #4]
}
 800b6e8:	bf00      	nop
 800b6ea:	3714      	adds	r7, #20
 800b6ec:	46bd      	mov	sp, r7
 800b6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f2:	4770      	bx	lr

0800b6f4 <LL_GPIO_GetPinOutputType>:
{
 800b6f4:	b480      	push	{r7}
 800b6f6:	b085      	sub	sp, #20
 800b6f8:	af00      	add	r7, sp, #0
 800b6fa:	6078      	str	r0, [r7, #4]
 800b6fc:	6039      	str	r1, [r7, #0]
  return (uint32_t)(READ_BIT(GPIOx->OTYPER, Pin) >> POSITION_VAL(Pin));
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	685a      	ldr	r2, [r3, #4]
 800b702:	683b      	ldr	r3, [r7, #0]
 800b704:	4013      	ands	r3, r2
 800b706:	683a      	ldr	r2, [r7, #0]
 800b708:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b70a:	68fa      	ldr	r2, [r7, #12]
 800b70c:	fa92 f2a2 	rbit	r2, r2
 800b710:	60ba      	str	r2, [r7, #8]
  return result;
 800b712:	68ba      	ldr	r2, [r7, #8]
 800b714:	fab2 f282 	clz	r2, r2
 800b718:	b2d2      	uxtb	r2, r2
 800b71a:	40d3      	lsrs	r3, r2
}
 800b71c:	4618      	mov	r0, r3
 800b71e:	3714      	adds	r7, #20
 800b720:	46bd      	mov	sp, r7
 800b722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b726:	4770      	bx	lr

0800b728 <LL_GPIO_SetPinSpeed>:
{
 800b728:	b480      	push	{r7}
 800b72a:	b089      	sub	sp, #36	@ 0x24
 800b72c:	af00      	add	r7, sp, #0
 800b72e:	60f8      	str	r0, [r7, #12]
 800b730:	60b9      	str	r1, [r7, #8]
 800b732:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	689a      	ldr	r2, [r3, #8]
 800b738:	68bb      	ldr	r3, [r7, #8]
 800b73a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b73c:	697b      	ldr	r3, [r7, #20]
 800b73e:	fa93 f3a3 	rbit	r3, r3
 800b742:	613b      	str	r3, [r7, #16]
  return result;
 800b744:	693b      	ldr	r3, [r7, #16]
 800b746:	fab3 f383 	clz	r3, r3
 800b74a:	b2db      	uxtb	r3, r3
 800b74c:	005b      	lsls	r3, r3, #1
 800b74e:	2103      	movs	r1, #3
 800b750:	fa01 f303 	lsl.w	r3, r1, r3
 800b754:	43db      	mvns	r3, r3
 800b756:	401a      	ands	r2, r3
 800b758:	68bb      	ldr	r3, [r7, #8]
 800b75a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b75c:	69fb      	ldr	r3, [r7, #28]
 800b75e:	fa93 f3a3 	rbit	r3, r3
 800b762:	61bb      	str	r3, [r7, #24]
  return result;
 800b764:	69bb      	ldr	r3, [r7, #24]
 800b766:	fab3 f383 	clz	r3, r3
 800b76a:	b2db      	uxtb	r3, r3
 800b76c:	005b      	lsls	r3, r3, #1
 800b76e:	6879      	ldr	r1, [r7, #4]
 800b770:	fa01 f303 	lsl.w	r3, r1, r3
 800b774:	431a      	orrs	r2, r3
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	609a      	str	r2, [r3, #8]
}
 800b77a:	bf00      	nop
 800b77c:	3724      	adds	r7, #36	@ 0x24
 800b77e:	46bd      	mov	sp, r7
 800b780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b784:	4770      	bx	lr

0800b786 <LL_GPIO_GetPinSpeed>:
{
 800b786:	b480      	push	{r7}
 800b788:	b087      	sub	sp, #28
 800b78a:	af00      	add	r7, sp, #0
 800b78c:	6078      	str	r0, [r7, #4]
 800b78e:	6039      	str	r1, [r7, #0]
  return (uint32_t)(READ_BIT(GPIOx->OSPEEDR,
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	689a      	ldr	r2, [r3, #8]
 800b794:	683b      	ldr	r3, [r7, #0]
 800b796:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	fa93 f3a3 	rbit	r3, r3
 800b79e:	60bb      	str	r3, [r7, #8]
  return result;
 800b7a0:	68bb      	ldr	r3, [r7, #8]
 800b7a2:	fab3 f383 	clz	r3, r3
 800b7a6:	b2db      	uxtb	r3, r3
 800b7a8:	005b      	lsls	r3, r3, #1
 800b7aa:	2103      	movs	r1, #3
 800b7ac:	fa01 f303 	lsl.w	r3, r1, r3
 800b7b0:	401a      	ands	r2, r3
 800b7b2:	683b      	ldr	r3, [r7, #0]
 800b7b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b7b6:	697b      	ldr	r3, [r7, #20]
 800b7b8:	fa93 f3a3 	rbit	r3, r3
 800b7bc:	613b      	str	r3, [r7, #16]
  return result;
 800b7be:	693b      	ldr	r3, [r7, #16]
                             (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) * 2U));
 800b7c0:	fab3 f383 	clz	r3, r3
 800b7c4:	b2db      	uxtb	r3, r3
 800b7c6:	005b      	lsls	r3, r3, #1
  return (uint32_t)(READ_BIT(GPIOx->OSPEEDR,
 800b7c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b7cc:	4618      	mov	r0, r3
 800b7ce:	371c      	adds	r7, #28
 800b7d0:	46bd      	mov	sp, r7
 800b7d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7d6:	4770      	bx	lr

0800b7d8 <LL_GPIO_SetPinPull>:
{
 800b7d8:	b480      	push	{r7}
 800b7da:	b089      	sub	sp, #36	@ 0x24
 800b7dc:	af00      	add	r7, sp, #0
 800b7de:	60f8      	str	r0, [r7, #12]
 800b7e0:	60b9      	str	r1, [r7, #8]
 800b7e2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	68da      	ldr	r2, [r3, #12]
 800b7e8:	68bb      	ldr	r3, [r7, #8]
 800b7ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b7ec:	697b      	ldr	r3, [r7, #20]
 800b7ee:	fa93 f3a3 	rbit	r3, r3
 800b7f2:	613b      	str	r3, [r7, #16]
  return result;
 800b7f4:	693b      	ldr	r3, [r7, #16]
 800b7f6:	fab3 f383 	clz	r3, r3
 800b7fa:	b2db      	uxtb	r3, r3
 800b7fc:	005b      	lsls	r3, r3, #1
 800b7fe:	2103      	movs	r1, #3
 800b800:	fa01 f303 	lsl.w	r3, r1, r3
 800b804:	43db      	mvns	r3, r3
 800b806:	401a      	ands	r2, r3
 800b808:	68bb      	ldr	r3, [r7, #8]
 800b80a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b80c:	69fb      	ldr	r3, [r7, #28]
 800b80e:	fa93 f3a3 	rbit	r3, r3
 800b812:	61bb      	str	r3, [r7, #24]
  return result;
 800b814:	69bb      	ldr	r3, [r7, #24]
 800b816:	fab3 f383 	clz	r3, r3
 800b81a:	b2db      	uxtb	r3, r3
 800b81c:	005b      	lsls	r3, r3, #1
 800b81e:	6879      	ldr	r1, [r7, #4]
 800b820:	fa01 f303 	lsl.w	r3, r1, r3
 800b824:	431a      	orrs	r2, r3
 800b826:	68fb      	ldr	r3, [r7, #12]
 800b828:	60da      	str	r2, [r3, #12]
}
 800b82a:	bf00      	nop
 800b82c:	3724      	adds	r7, #36	@ 0x24
 800b82e:	46bd      	mov	sp, r7
 800b830:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b834:	4770      	bx	lr

0800b836 <LL_GPIO_GetPinPull>:
{
 800b836:	b480      	push	{r7}
 800b838:	b087      	sub	sp, #28
 800b83a:	af00      	add	r7, sp, #0
 800b83c:	6078      	str	r0, [r7, #4]
 800b83e:	6039      	str	r1, [r7, #0]
  return (uint32_t)(READ_BIT(GPIOx->PUPDR,
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	68da      	ldr	r2, [r3, #12]
 800b844:	683b      	ldr	r3, [r7, #0]
 800b846:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	fa93 f3a3 	rbit	r3, r3
 800b84e:	60bb      	str	r3, [r7, #8]
  return result;
 800b850:	68bb      	ldr	r3, [r7, #8]
 800b852:	fab3 f383 	clz	r3, r3
 800b856:	b2db      	uxtb	r3, r3
 800b858:	005b      	lsls	r3, r3, #1
 800b85a:	2103      	movs	r1, #3
 800b85c:	fa01 f303 	lsl.w	r3, r1, r3
 800b860:	401a      	ands	r2, r3
 800b862:	683b      	ldr	r3, [r7, #0]
 800b864:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b866:	697b      	ldr	r3, [r7, #20]
 800b868:	fa93 f3a3 	rbit	r3, r3
 800b86c:	613b      	str	r3, [r7, #16]
  return result;
 800b86e:	693b      	ldr	r3, [r7, #16]
                             (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) * 2U));
 800b870:	fab3 f383 	clz	r3, r3
 800b874:	b2db      	uxtb	r3, r3
 800b876:	005b      	lsls	r3, r3, #1
  return (uint32_t)(READ_BIT(GPIOx->PUPDR,
 800b878:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b87c:	4618      	mov	r0, r3
 800b87e:	371c      	adds	r7, #28
 800b880:	46bd      	mov	sp, r7
 800b882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b886:	4770      	bx	lr

0800b888 <LL_GPIO_GetAFPin_0_7>:
{
 800b888:	b480      	push	{r7}
 800b88a:	b087      	sub	sp, #28
 800b88c:	af00      	add	r7, sp, #0
 800b88e:	6078      	str	r0, [r7, #4]
 800b890:	6039      	str	r1, [r7, #0]
  return (uint32_t)(READ_BIT(GPIOx->AFR[0],
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	6a1a      	ldr	r2, [r3, #32]
 800b896:	683b      	ldr	r3, [r7, #0]
 800b898:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	fa93 f3a3 	rbit	r3, r3
 800b8a0:	60bb      	str	r3, [r7, #8]
  return result;
 800b8a2:	68bb      	ldr	r3, [r7, #8]
 800b8a4:	fab3 f383 	clz	r3, r3
 800b8a8:	b2db      	uxtb	r3, r3
 800b8aa:	009b      	lsls	r3, r3, #2
 800b8ac:	210f      	movs	r1, #15
 800b8ae:	fa01 f303 	lsl.w	r3, r1, r3
 800b8b2:	401a      	ands	r2, r3
 800b8b4:	683b      	ldr	r3, [r7, #0]
 800b8b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b8b8:	697b      	ldr	r3, [r7, #20]
 800b8ba:	fa93 f3a3 	rbit	r3, r3
 800b8be:	613b      	str	r3, [r7, #16]
  return result;
 800b8c0:	693b      	ldr	r3, [r7, #16]
                             (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U))) >> (POSITION_VAL(Pin) * 4U));
 800b8c2:	fab3 f383 	clz	r3, r3
 800b8c6:	b2db      	uxtb	r3, r3
 800b8c8:	009b      	lsls	r3, r3, #2
  return (uint32_t)(READ_BIT(GPIOx->AFR[0],
 800b8ca:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b8ce:	4618      	mov	r0, r3
 800b8d0:	371c      	adds	r7, #28
 800b8d2:	46bd      	mov	sp, r7
 800b8d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8d8:	4770      	bx	lr

0800b8da <LL_GPIO_GetAFPin_8_15>:
{
 800b8da:	b480      	push	{r7}
 800b8dc:	b087      	sub	sp, #28
 800b8de:	af00      	add	r7, sp, #0
 800b8e0:	6078      	str	r0, [r7, #4]
 800b8e2:	6039      	str	r1, [r7, #0]
  return (uint32_t)(READ_BIT(GPIOx->AFR[1],
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b8e8:	683b      	ldr	r3, [r7, #0]
 800b8ea:	0a1b      	lsrs	r3, r3, #8
 800b8ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b8ee:	68fb      	ldr	r3, [r7, #12]
 800b8f0:	fa93 f3a3 	rbit	r3, r3
 800b8f4:	60bb      	str	r3, [r7, #8]
  return result;
 800b8f6:	68bb      	ldr	r3, [r7, #8]
 800b8f8:	fab3 f383 	clz	r3, r3
 800b8fc:	b2db      	uxtb	r3, r3
 800b8fe:	009b      	lsls	r3, r3, #2
 800b900:	210f      	movs	r1, #15
 800b902:	fa01 f303 	lsl.w	r3, r1, r3
 800b906:	401a      	ands	r2, r3
                             (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U))) >> (POSITION_VAL(Pin >> 8U) * 4U));
 800b908:	683b      	ldr	r3, [r7, #0]
 800b90a:	0a1b      	lsrs	r3, r3, #8
 800b90c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b90e:	697b      	ldr	r3, [r7, #20]
 800b910:	fa93 f3a3 	rbit	r3, r3
 800b914:	613b      	str	r3, [r7, #16]
  return result;
 800b916:	693b      	ldr	r3, [r7, #16]
 800b918:	fab3 f383 	clz	r3, r3
 800b91c:	b2db      	uxtb	r3, r3
 800b91e:	009b      	lsls	r3, r3, #2
  return (uint32_t)(READ_BIT(GPIOx->AFR[1],
 800b920:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b924:	4618      	mov	r0, r3
 800b926:	371c      	adds	r7, #28
 800b928:	46bd      	mov	sp, r7
 800b92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b92e:	4770      	bx	lr

0800b930 <LL_GPIO_IsInputPinSet>:
{
 800b930:	b480      	push	{r7}
 800b932:	b083      	sub	sp, #12
 800b934:	af00      	add	r7, sp, #0
 800b936:	6078      	str	r0, [r7, #4]
 800b938:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	691a      	ldr	r2, [r3, #16]
 800b93e:	683b      	ldr	r3, [r7, #0]
 800b940:	4013      	ands	r3, r2
 800b942:	683a      	ldr	r2, [r7, #0]
 800b944:	429a      	cmp	r2, r3
 800b946:	bf0c      	ite	eq
 800b948:	2301      	moveq	r3, #1
 800b94a:	2300      	movne	r3, #0
 800b94c:	b2db      	uxtb	r3, r3
}
 800b94e:	4618      	mov	r0, r3
 800b950:	370c      	adds	r7, #12
 800b952:	46bd      	mov	sp, r7
 800b954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b958:	4770      	bx	lr

0800b95a <LL_GPIO_IsOutputPinSet>:
{
 800b95a:	b480      	push	{r7}
 800b95c:	b083      	sub	sp, #12
 800b95e:	af00      	add	r7, sp, #0
 800b960:	6078      	str	r0, [r7, #4]
 800b962:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->ODR, PinMask) == (PinMask));
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	695a      	ldr	r2, [r3, #20]
 800b968:	683b      	ldr	r3, [r7, #0]
 800b96a:	4013      	ands	r3, r2
 800b96c:	683a      	ldr	r2, [r7, #0]
 800b96e:	429a      	cmp	r2, r3
 800b970:	bf0c      	ite	eq
 800b972:	2301      	moveq	r3, #1
 800b974:	2300      	movne	r3, #0
 800b976:	b2db      	uxtb	r3, r3
}
 800b978:	4618      	mov	r0, r3
 800b97a:	370c      	adds	r7, #12
 800b97c:	46bd      	mov	sp, r7
 800b97e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b982:	4770      	bx	lr

0800b984 <LL_GPIO_SetOutputPin>:
{
 800b984:	b480      	push	{r7}
 800b986:	b083      	sub	sp, #12
 800b988:	af00      	add	r7, sp, #0
 800b98a:	6078      	str	r0, [r7, #4]
 800b98c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	683a      	ldr	r2, [r7, #0]
 800b992:	619a      	str	r2, [r3, #24]
}
 800b994:	bf00      	nop
 800b996:	370c      	adds	r7, #12
 800b998:	46bd      	mov	sp, r7
 800b99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b99e:	4770      	bx	lr

0800b9a0 <LL_GPIO_ResetOutputPin>:
{
 800b9a0:	b480      	push	{r7}
 800b9a2:	b083      	sub	sp, #12
 800b9a4:	af00      	add	r7, sp, #0
 800b9a6:	6078      	str	r0, [r7, #4]
 800b9a8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800b9aa:	683b      	ldr	r3, [r7, #0]
 800b9ac:	041a      	lsls	r2, r3, #16
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	619a      	str	r2, [r3, #24]
}
 800b9b2:	bf00      	nop
 800b9b4:	370c      	adds	r7, #12
 800b9b6:	46bd      	mov	sp, r7
 800b9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9bc:	4770      	bx	lr
	...

0800b9c0 <dio_init>:
 * This function initializes the dio singleton module. Generally, it should not
 * access other modules as they might not have been initialized yet. An
 * exception is the log module.
 */
int32_t dio_init(struct dio_cfg* _cfg)
{
 800b9c0:	b580      	push	{r7, lr}
 800b9c2:	b086      	sub	sp, #24
 800b9c4:	af00      	add	r7, sp, #0
 800b9c6:	6078      	str	r0, [r7, #4]
    uint32_t idx;
    const struct dio_in_info* dii;
    const struct dio_out_info* doi;

    cfg = _cfg;
 800b9c8:	4a33      	ldr	r2, [pc, #204]	@ (800ba98 <dio_init+0xd8>)
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	6013      	str	r3, [r2, #0]

    for (idx = 0; idx < cfg->num_inputs; idx++) {
 800b9ce:	2300      	movs	r3, #0
 800b9d0:	617b      	str	r3, [r7, #20]
 800b9d2:	e01d      	b.n	800ba10 <dio_init+0x50>
        dii = &cfg->inputs[idx];
 800b9d4:	4b30      	ldr	r3, [pc, #192]	@ (800ba98 <dio_init+0xd8>)
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	6859      	ldr	r1, [r3, #4]
 800b9da:	697a      	ldr	r2, [r7, #20]
 800b9dc:	4613      	mov	r3, r2
 800b9de:	009b      	lsls	r3, r3, #2
 800b9e0:	4413      	add	r3, r2
 800b9e2:	009b      	lsls	r3, r3, #2
 800b9e4:	440b      	add	r3, r1
 800b9e6:	60fb      	str	r3, [r7, #12]
        LL_GPIO_SetPinPull(dii->port, dii->pin, dii->pull);
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	6858      	ldr	r0, [r3, #4]
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	6899      	ldr	r1, [r3, #8]
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	68db      	ldr	r3, [r3, #12]
 800b9f4:	461a      	mov	r2, r3
 800b9f6:	f7ff feef 	bl	800b7d8 <LL_GPIO_SetPinPull>
        LL_GPIO_SetPinMode(dii->port, dii->pin, LL_GPIO_MODE_INPUT);
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	6858      	ldr	r0, [r3, #4]
 800b9fe:	68fb      	ldr	r3, [r7, #12]
 800ba00:	689b      	ldr	r3, [r3, #8]
 800ba02:	2200      	movs	r2, #0
 800ba04:	4619      	mov	r1, r3
 800ba06:	f7ff fe05 	bl	800b614 <LL_GPIO_SetPinMode>
    for (idx = 0; idx < cfg->num_inputs; idx++) {
 800ba0a:	697b      	ldr	r3, [r7, #20]
 800ba0c:	3301      	adds	r3, #1
 800ba0e:	617b      	str	r3, [r7, #20]
 800ba10:	4b21      	ldr	r3, [pc, #132]	@ (800ba98 <dio_init+0xd8>)
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	697a      	ldr	r2, [r7, #20]
 800ba18:	429a      	cmp	r2, r3
 800ba1a:	d3db      	bcc.n	800b9d4 <dio_init+0x14>
    }
    for (idx = 0; idx < cfg->num_outputs; idx++) {
 800ba1c:	2300      	movs	r3, #0
 800ba1e:	617b      	str	r3, [r7, #20]
 800ba20:	e02f      	b.n	800ba82 <dio_init+0xc2>
        doi = &cfg->outputs[idx];
 800ba22:	4b1d      	ldr	r3, [pc, #116]	@ (800ba98 <dio_init+0xd8>)
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	68d9      	ldr	r1, [r3, #12]
 800ba28:	697a      	ldr	r2, [r7, #20]
 800ba2a:	4613      	mov	r3, r2
 800ba2c:	00db      	lsls	r3, r3, #3
 800ba2e:	1a9b      	subs	r3, r3, r2
 800ba30:	009b      	lsls	r3, r3, #2
 800ba32:	440b      	add	r3, r1
 800ba34:	613b      	str	r3, [r7, #16]
        LL_GPIO_SetPinSpeed(doi->port, doi->pin, doi->speed);
 800ba36:	693b      	ldr	r3, [r7, #16]
 800ba38:	6858      	ldr	r0, [r3, #4]
 800ba3a:	693b      	ldr	r3, [r7, #16]
 800ba3c:	6899      	ldr	r1, [r3, #8]
 800ba3e:	693b      	ldr	r3, [r7, #16]
 800ba40:	695b      	ldr	r3, [r3, #20]
 800ba42:	461a      	mov	r2, r3
 800ba44:	f7ff fe70 	bl	800b728 <LL_GPIO_SetPinSpeed>
        LL_GPIO_SetPinOutputType(doi->port, doi->pin,  doi->output_type);
 800ba48:	693b      	ldr	r3, [r7, #16]
 800ba4a:	6858      	ldr	r0, [r3, #4]
 800ba4c:	693b      	ldr	r3, [r7, #16]
 800ba4e:	6899      	ldr	r1, [r3, #8]
 800ba50:	693b      	ldr	r3, [r7, #16]
 800ba52:	699b      	ldr	r3, [r3, #24]
 800ba54:	461a      	mov	r2, r3
 800ba56:	f7ff fe35 	bl	800b6c4 <LL_GPIO_SetPinOutputType>
        LL_GPIO_SetPinPull(doi->port, doi->pin, doi->pull);
 800ba5a:	693b      	ldr	r3, [r7, #16]
 800ba5c:	6858      	ldr	r0, [r3, #4]
 800ba5e:	693b      	ldr	r3, [r7, #16]
 800ba60:	6899      	ldr	r1, [r3, #8]
 800ba62:	693b      	ldr	r3, [r7, #16]
 800ba64:	68db      	ldr	r3, [r3, #12]
 800ba66:	461a      	mov	r2, r3
 800ba68:	f7ff feb6 	bl	800b7d8 <LL_GPIO_SetPinPull>
        LL_GPIO_SetPinMode(doi->port, doi->pin, LL_GPIO_MODE_OUTPUT);
 800ba6c:	693b      	ldr	r3, [r7, #16]
 800ba6e:	6858      	ldr	r0, [r3, #4]
 800ba70:	693b      	ldr	r3, [r7, #16]
 800ba72:	689b      	ldr	r3, [r3, #8]
 800ba74:	2201      	movs	r2, #1
 800ba76:	4619      	mov	r1, r3
 800ba78:	f7ff fdcc 	bl	800b614 <LL_GPIO_SetPinMode>
    for (idx = 0; idx < cfg->num_outputs; idx++) {
 800ba7c:	697b      	ldr	r3, [r7, #20]
 800ba7e:	3301      	adds	r3, #1
 800ba80:	617b      	str	r3, [r7, #20]
 800ba82:	4b05      	ldr	r3, [pc, #20]	@ (800ba98 <dio_init+0xd8>)
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	689b      	ldr	r3, [r3, #8]
 800ba88:	697a      	ldr	r2, [r7, #20]
 800ba8a:	429a      	cmp	r2, r3
 800ba8c:	d3c9      	bcc.n	800ba22 <dio_init+0x62>
    }
    return 0;
 800ba8e:	2300      	movs	r3, #0
}
 800ba90:	4618      	mov	r0, r3
 800ba92:	3718      	adds	r7, #24
 800ba94:	46bd      	mov	sp, r7
 800ba96:	bd80      	pop	{r7, pc}
 800ba98:	20000700 	.word	0x20000700

0800ba9c <dio_start>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * This function starts the dio singleton module, to enter normal operation.
 */
int32_t dio_start(void)
{
 800ba9c:	b580      	push	{r7, lr}
 800ba9e:	b082      	sub	sp, #8
 800baa0:	af00      	add	r7, sp, #0
    int32_t result;

    result = cmd_register(&cmd_info);
 800baa2:	480d      	ldr	r0, [pc, #52]	@ (800bad8 <dio_start+0x3c>)
 800baa4:	f7fe fe7a 	bl	800a79c <cmd_register>
 800baa8:	6078      	str	r0, [r7, #4]
    if (result < 0) {
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	2b00      	cmp	r3, #0
 800baae:	da0d      	bge.n	800bacc <dio_start+0x30>
        log_error("dio_start: cmd error %d\n", result);
 800bab0:	4b0a      	ldr	r3, [pc, #40]	@ (800badc <dio_start+0x40>)
 800bab2:	781b      	ldrb	r3, [r3, #0]
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d007      	beq.n	800bac8 <dio_start+0x2c>
 800bab8:	4b09      	ldr	r3, [pc, #36]	@ (800bae0 <dio_start+0x44>)
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	2b00      	cmp	r3, #0
 800babe:	dd03      	ble.n	800bac8 <dio_start+0x2c>
 800bac0:	6879      	ldr	r1, [r7, #4]
 800bac2:	4808      	ldr	r0, [pc, #32]	@ (800bae4 <dio_start+0x48>)
 800bac4:	f002 fb76 	bl	800e1b4 <log_printf>
        return result;
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	e000      	b.n	800bace <dio_start+0x32>
    }
    return 0;
 800bacc:	2300      	movs	r3, #0
}
 800bace:	4618      	mov	r0, r3
 800bad0:	3708      	adds	r7, #8
 800bad2:	46bd      	mov	sp, r7
 800bad4:	bd80      	pop	{r7, pc}
 800bad6:	bf00      	nop
 800bad8:	2000029c 	.word	0x2000029c
 800badc:	200003ec 	.word	0x200003ec
 800bae0:	20000298 	.word	0x20000298
 800bae4:	08013228 	.word	0x08013228

0800bae8 <dio_get>:
 *
 * @return Input state (0/1), else a "MOD_ERR" value (< 0). See code for
 *         details.
 */
int32_t dio_get(uint32_t din_idx)
{
 800bae8:	b580      	push	{r7, lr}
 800baea:	b082      	sub	sp, #8
 800baec:	af00      	add	r7, sp, #0
 800baee:	6078      	str	r0, [r7, #4]
    if (din_idx >= cfg->num_inputs)
 800baf0:	4b17      	ldr	r3, [pc, #92]	@ (800bb50 <dio_get+0x68>)
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	687a      	ldr	r2, [r7, #4]
 800baf8:	429a      	cmp	r2, r3
 800bafa:	d302      	bcc.n	800bb02 <dio_get+0x1a>
        return MOD_ERR_ARG;
 800bafc:	f04f 33ff 	mov.w	r3, #4294967295
 800bb00:	e021      	b.n	800bb46 <dio_get+0x5e>
    return LL_GPIO_IsInputPinSet(cfg->inputs[din_idx].port,
 800bb02:	4b13      	ldr	r3, [pc, #76]	@ (800bb50 <dio_get+0x68>)
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	6859      	ldr	r1, [r3, #4]
 800bb08:	687a      	ldr	r2, [r7, #4]
 800bb0a:	4613      	mov	r3, r2
 800bb0c:	009b      	lsls	r3, r3, #2
 800bb0e:	4413      	add	r3, r2
 800bb10:	009b      	lsls	r3, r3, #2
 800bb12:	440b      	add	r3, r1
 800bb14:	6858      	ldr	r0, [r3, #4]
                                 cfg->inputs[din_idx].pin) ^
 800bb16:	4b0e      	ldr	r3, [pc, #56]	@ (800bb50 <dio_get+0x68>)
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	6859      	ldr	r1, [r3, #4]
 800bb1c:	687a      	ldr	r2, [r7, #4]
 800bb1e:	4613      	mov	r3, r2
 800bb20:	009b      	lsls	r3, r3, #2
 800bb22:	4413      	add	r3, r2
 800bb24:	009b      	lsls	r3, r3, #2
 800bb26:	440b      	add	r3, r1
 800bb28:	689b      	ldr	r3, [r3, #8]
    return LL_GPIO_IsInputPinSet(cfg->inputs[din_idx].port,
 800bb2a:	4619      	mov	r1, r3
 800bb2c:	f7ff ff00 	bl	800b930 <LL_GPIO_IsInputPinSet>
        cfg->inputs[din_idx].invert;
 800bb30:	4b07      	ldr	r3, [pc, #28]	@ (800bb50 <dio_get+0x68>)
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	6859      	ldr	r1, [r3, #4]
 800bb36:	687a      	ldr	r2, [r7, #4]
 800bb38:	4613      	mov	r3, r2
 800bb3a:	009b      	lsls	r3, r3, #2
 800bb3c:	4413      	add	r3, r2
 800bb3e:	009b      	lsls	r3, r3, #2
 800bb40:	440b      	add	r3, r1
 800bb42:	7c1b      	ldrb	r3, [r3, #16]
                                 cfg->inputs[din_idx].pin) ^
 800bb44:	4043      	eors	r3, r0
}
 800bb46:	4618      	mov	r0, r3
 800bb48:	3708      	adds	r7, #8
 800bb4a:	46bd      	mov	sp, r7
 800bb4c:	bd80      	pop	{r7, pc}
 800bb4e:	bf00      	nop
 800bb50:	20000700 	.word	0x20000700

0800bb54 <dio_get_out>:
 *
 * @return Output state (0/1), else a "MOD_ERR" value (< 0). See code for
 *         details.
 */
int32_t dio_get_out(uint32_t dout_idx)
{
 800bb54:	b580      	push	{r7, lr}
 800bb56:	b082      	sub	sp, #8
 800bb58:	af00      	add	r7, sp, #0
 800bb5a:	6078      	str	r0, [r7, #4]
    if (dout_idx >= cfg->num_outputs)
 800bb5c:	4b17      	ldr	r3, [pc, #92]	@ (800bbbc <dio_get_out+0x68>)
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	689b      	ldr	r3, [r3, #8]
 800bb62:	687a      	ldr	r2, [r7, #4]
 800bb64:	429a      	cmp	r2, r3
 800bb66:	d302      	bcc.n	800bb6e <dio_get_out+0x1a>
        return MOD_ERR_ARG;
 800bb68:	f04f 33ff 	mov.w	r3, #4294967295
 800bb6c:	e021      	b.n	800bbb2 <dio_get_out+0x5e>

    return LL_GPIO_IsOutputPinSet(cfg->outputs[dout_idx].port,
 800bb6e:	4b13      	ldr	r3, [pc, #76]	@ (800bbbc <dio_get_out+0x68>)
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	68d9      	ldr	r1, [r3, #12]
 800bb74:	687a      	ldr	r2, [r7, #4]
 800bb76:	4613      	mov	r3, r2
 800bb78:	00db      	lsls	r3, r3, #3
 800bb7a:	1a9b      	subs	r3, r3, r2
 800bb7c:	009b      	lsls	r3, r3, #2
 800bb7e:	440b      	add	r3, r1
 800bb80:	6858      	ldr	r0, [r3, #4]
                                  cfg->outputs[dout_idx].pin) ^
 800bb82:	4b0e      	ldr	r3, [pc, #56]	@ (800bbbc <dio_get_out+0x68>)
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	68d9      	ldr	r1, [r3, #12]
 800bb88:	687a      	ldr	r2, [r7, #4]
 800bb8a:	4613      	mov	r3, r2
 800bb8c:	00db      	lsls	r3, r3, #3
 800bb8e:	1a9b      	subs	r3, r3, r2
 800bb90:	009b      	lsls	r3, r3, #2
 800bb92:	440b      	add	r3, r1
 800bb94:	689b      	ldr	r3, [r3, #8]
    return LL_GPIO_IsOutputPinSet(cfg->outputs[dout_idx].port,
 800bb96:	4619      	mov	r1, r3
 800bb98:	f7ff fedf 	bl	800b95a <LL_GPIO_IsOutputPinSet>
        cfg->outputs[dout_idx].invert;
 800bb9c:	4b07      	ldr	r3, [pc, #28]	@ (800bbbc <dio_get_out+0x68>)
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	68d9      	ldr	r1, [r3, #12]
 800bba2:	687a      	ldr	r2, [r7, #4]
 800bba4:	4613      	mov	r3, r2
 800bba6:	00db      	lsls	r3, r3, #3
 800bba8:	1a9b      	subs	r3, r3, r2
 800bbaa:	009b      	lsls	r3, r3, #2
 800bbac:	440b      	add	r3, r1
 800bbae:	7c1b      	ldrb	r3, [r3, #16]
                                  cfg->outputs[dout_idx].pin) ^
 800bbb0:	4043      	eors	r3, r0
}
 800bbb2:	4618      	mov	r0, r3
 800bbb4:	3708      	adds	r7, #8
 800bbb6:	46bd      	mov	sp, r7
 800bbb8:	bd80      	pop	{r7, pc}
 800bbba:	bf00      	nop
 800bbbc:	20000700 	.word	0x20000700

0800bbc0 <dio_set>:
 * @param[in] value Output value 0/1.
 *
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 */
int32_t dio_set(uint32_t dout_idx, uint32_t value)
{
 800bbc0:	b580      	push	{r7, lr}
 800bbc2:	b082      	sub	sp, #8
 800bbc4:	af00      	add	r7, sp, #0
 800bbc6:	6078      	str	r0, [r7, #4]
 800bbc8:	6039      	str	r1, [r7, #0]
    if (dout_idx >= cfg->num_outputs)
 800bbca:	4b25      	ldr	r3, [pc, #148]	@ (800bc60 <dio_set+0xa0>)
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	689b      	ldr	r3, [r3, #8]
 800bbd0:	687a      	ldr	r2, [r7, #4]
 800bbd2:	429a      	cmp	r2, r3
 800bbd4:	d302      	bcc.n	800bbdc <dio_set+0x1c>
        return MOD_ERR_ARG;
 800bbd6:	f04f 33ff 	mov.w	r3, #4294967295
 800bbda:	e03d      	b.n	800bc58 <dio_set+0x98>
    if (value ^ cfg->outputs[dout_idx].invert) {
 800bbdc:	4b20      	ldr	r3, [pc, #128]	@ (800bc60 <dio_set+0xa0>)
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	68d9      	ldr	r1, [r3, #12]
 800bbe2:	687a      	ldr	r2, [r7, #4]
 800bbe4:	4613      	mov	r3, r2
 800bbe6:	00db      	lsls	r3, r3, #3
 800bbe8:	1a9b      	subs	r3, r3, r2
 800bbea:	009b      	lsls	r3, r3, #2
 800bbec:	440b      	add	r3, r1
 800bbee:	7c1b      	ldrb	r3, [r3, #16]
 800bbf0:	461a      	mov	r2, r3
 800bbf2:	683b      	ldr	r3, [r7, #0]
 800bbf4:	4293      	cmp	r3, r2
 800bbf6:	d017      	beq.n	800bc28 <dio_set+0x68>
        LL_GPIO_SetOutputPin(cfg->outputs[dout_idx].port,
 800bbf8:	4b19      	ldr	r3, [pc, #100]	@ (800bc60 <dio_set+0xa0>)
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	68d9      	ldr	r1, [r3, #12]
 800bbfe:	687a      	ldr	r2, [r7, #4]
 800bc00:	4613      	mov	r3, r2
 800bc02:	00db      	lsls	r3, r3, #3
 800bc04:	1a9b      	subs	r3, r3, r2
 800bc06:	009b      	lsls	r3, r3, #2
 800bc08:	440b      	add	r3, r1
 800bc0a:	6858      	ldr	r0, [r3, #4]
                             cfg->outputs[dout_idx].pin);
 800bc0c:	4b14      	ldr	r3, [pc, #80]	@ (800bc60 <dio_set+0xa0>)
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	68d9      	ldr	r1, [r3, #12]
 800bc12:	687a      	ldr	r2, [r7, #4]
 800bc14:	4613      	mov	r3, r2
 800bc16:	00db      	lsls	r3, r3, #3
 800bc18:	1a9b      	subs	r3, r3, r2
 800bc1a:	009b      	lsls	r3, r3, #2
 800bc1c:	440b      	add	r3, r1
 800bc1e:	689b      	ldr	r3, [r3, #8]
        LL_GPIO_SetOutputPin(cfg->outputs[dout_idx].port,
 800bc20:	4619      	mov	r1, r3
 800bc22:	f7ff feaf 	bl	800b984 <LL_GPIO_SetOutputPin>
 800bc26:	e016      	b.n	800bc56 <dio_set+0x96>
    } else {
        LL_GPIO_ResetOutputPin(cfg->outputs[dout_idx].port,
 800bc28:	4b0d      	ldr	r3, [pc, #52]	@ (800bc60 <dio_set+0xa0>)
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	68d9      	ldr	r1, [r3, #12]
 800bc2e:	687a      	ldr	r2, [r7, #4]
 800bc30:	4613      	mov	r3, r2
 800bc32:	00db      	lsls	r3, r3, #3
 800bc34:	1a9b      	subs	r3, r3, r2
 800bc36:	009b      	lsls	r3, r3, #2
 800bc38:	440b      	add	r3, r1
 800bc3a:	6858      	ldr	r0, [r3, #4]
                               cfg->outputs[dout_idx].pin);
 800bc3c:	4b08      	ldr	r3, [pc, #32]	@ (800bc60 <dio_set+0xa0>)
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	68d9      	ldr	r1, [r3, #12]
 800bc42:	687a      	ldr	r2, [r7, #4]
 800bc44:	4613      	mov	r3, r2
 800bc46:	00db      	lsls	r3, r3, #3
 800bc48:	1a9b      	subs	r3, r3, r2
 800bc4a:	009b      	lsls	r3, r3, #2
 800bc4c:	440b      	add	r3, r1
 800bc4e:	689b      	ldr	r3, [r3, #8]
        LL_GPIO_ResetOutputPin(cfg->outputs[dout_idx].port,
 800bc50:	4619      	mov	r1, r3
 800bc52:	f7ff fea5 	bl	800b9a0 <LL_GPIO_ResetOutputPin>
    }
    return 0;
 800bc56:	2300      	movs	r3, #0
}
 800bc58:	4618      	mov	r0, r3
 800bc5a:	3708      	adds	r7, #8
 800bc5c:	46bd      	mov	sp, r7
 800bc5e:	bd80      	pop	{r7, pc}
 800bc60:	20000700 	.word	0x20000700

0800bc64 <dio_get_num_out>:
 *
 * @return Return number of outputs (non-negative) for success, else a "MOD_ERR"
 *         value. See code for details.
 */
int32_t dio_get_num_out(void)
{
 800bc64:	b480      	push	{r7}
 800bc66:	af00      	add	r7, sp, #0
    return cfg == NULL ? MOD_ERR_RESOURCE : cfg->num_outputs;
 800bc68:	4b07      	ldr	r3, [pc, #28]	@ (800bc88 <dio_get_num_out+0x24>)
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	d003      	beq.n	800bc78 <dio_get_num_out+0x14>
 800bc70:	4b05      	ldr	r3, [pc, #20]	@ (800bc88 <dio_get_num_out+0x24>)
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	689b      	ldr	r3, [r3, #8]
 800bc76:	e001      	b.n	800bc7c <dio_get_num_out+0x18>
 800bc78:	f06f 0301 	mvn.w	r3, #1
}
 800bc7c:	4618      	mov	r0, r3
 800bc7e:	46bd      	mov	sp, r7
 800bc80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc84:	4770      	bx	lr
 800bc86:	bf00      	nop
 800bc88:	20000700 	.word	0x20000700

0800bc8c <cmd_dio_status>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: dio status [port <port-letter>]
 */
static int32_t cmd_dio_status(int32_t argc, const char** argv)
{
 800bc8c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bc90:	b091      	sub	sp, #68	@ 0x44
 800bc92:	af06      	add	r7, sp, #24
 800bc94:	60f8      	str	r0, [r7, #12]
 800bc96:	60b9      	str	r1, [r7, #8]
    int32_t idx;

    if (argc == 4 && strcasecmp(argv[2], "port") == 0) {
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	2b04      	cmp	r3, #4
 800bc9c:	f040 80e7 	bne.w	800be6e <cmd_dio_status+0x1e2>
 800bca0:	68bb      	ldr	r3, [r7, #8]
 800bca2:	3308      	adds	r3, #8
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	499c      	ldr	r1, [pc, #624]	@ (800bf18 <cmd_dio_status+0x28c>)
 800bca8:	4618      	mov	r0, r3
 800bcaa:	f005 fe2b 	bl	8011904 <strcasecmp>
 800bcae:	4603      	mov	r3, r0
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	f040 80dc 	bne.w	800be6e <cmd_dio_status+0x1e2>
        const char* port_name_param = argv[3];
 800bcb6:	68bb      	ldr	r3, [r7, #8]
 800bcb8:	68db      	ldr	r3, [r3, #12]
 800bcba:	61fb      	str	r3, [r7, #28]
        if (strlen(port_name_param) != 1) {
 800bcbc:	69f8      	ldr	r0, [r7, #28]
 800bcbe:	f7fc f9c9 	bl	8008054 <strlen>
 800bcc2:	4603      	mov	r3, r0
 800bcc4:	2b01      	cmp	r3, #1
 800bcc6:	d006      	beq.n	800bcd6 <cmd_dio_status+0x4a>
            printc("Invalid port '%s'\n", port_name_param);
 800bcc8:	69f9      	ldr	r1, [r7, #28]
 800bcca:	4894      	ldr	r0, [pc, #592]	@ (800bf1c <cmd_dio_status+0x290>)
 800bccc:	f7ff fb90 	bl	800b3f0 <printc>
            return MOD_ERR_ARG;
 800bcd0:	f04f 33ff 	mov.w	r3, #4294967295
 800bcd4:	e11b      	b.n	800bf0e <cmd_dio_status+0x282>
        }
        for (idx = 0; idx < ARRAY_SIZE(ports_info); idx++) {
 800bcd6:	2300      	movs	r3, #0
 800bcd8:	627b      	str	r3, [r7, #36]	@ 0x24
 800bcda:	e0b9      	b.n	800be50 <cmd_dio_status+0x1c4>
            struct port_info* port_info = &ports_info[idx];
 800bcdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcde:	011b      	lsls	r3, r3, #4
 800bce0:	4a8f      	ldr	r2, [pc, #572]	@ (800bf20 <cmd_dio_status+0x294>)
 800bce2:	4413      	add	r3, r2
 800bce4:	61bb      	str	r3, [r7, #24]
            uint32_t pin_idx;
            if (port_info->port_name != toupper(port_name_param[0]))
 800bce6:	69bb      	ldr	r3, [r7, #24]
 800bce8:	791b      	ldrb	r3, [r3, #4]
 800bcea:	4619      	mov	r1, r3
 800bcec:	69fb      	ldr	r3, [r7, #28]
 800bcee:	781b      	ldrb	r3, [r3, #0]
 800bcf0:	75fb      	strb	r3, [r7, #23]
 800bcf2:	7dfb      	ldrb	r3, [r7, #23]
 800bcf4:	3301      	adds	r3, #1
 800bcf6:	4a8b      	ldr	r2, [pc, #556]	@ (800bf24 <cmd_dio_status+0x298>)
 800bcf8:	4413      	add	r3, r2
 800bcfa:	781b      	ldrb	r3, [r3, #0]
 800bcfc:	f003 0303 	and.w	r3, r3, #3
 800bd00:	2b02      	cmp	r3, #2
 800bd02:	d102      	bne.n	800bd0a <cmd_dio_status+0x7e>
 800bd04:	7dfb      	ldrb	r3, [r7, #23]
 800bd06:	3b20      	subs	r3, #32
 800bd08:	e000      	b.n	800bd0c <cmd_dio_status+0x80>
 800bd0a:	7dfb      	ldrb	r3, [r7, #23]
 800bd0c:	428b      	cmp	r3, r1
 800bd0e:	f040 809b 	bne.w	800be48 <cmd_dio_status+0x1bc>
                continue;
            printc("Port %c:", port_info->port_name);
 800bd12:	69bb      	ldr	r3, [r7, #24]
 800bd14:	791b      	ldrb	r3, [r3, #4]
 800bd16:	4619      	mov	r1, r3
 800bd18:	4883      	ldr	r0, [pc, #524]	@ (800bf28 <cmd_dio_status+0x29c>)
 800bd1a:	f7ff fb69 	bl	800b3f0 <printc>
            if (!READ_BIT(*(port_info->clk_enable_reg_addr),
 800bd1e:	69bb      	ldr	r3, [r7, #24]
 800bd20:	68db      	ldr	r3, [r3, #12]
 800bd22:	681a      	ldr	r2, [r3, #0]
 800bd24:	69bb      	ldr	r3, [r7, #24]
 800bd26:	689b      	ldr	r3, [r3, #8]
 800bd28:	4013      	ands	r3, r2
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d104      	bne.n	800bd38 <cmd_dio_status+0xac>
                          port_info->clk_enable_mask)) {
                printc(" Clock not enabled\n");
 800bd2e:	487f      	ldr	r0, [pc, #508]	@ (800bf2c <cmd_dio_status+0x2a0>)
 800bd30:	f7ff fb5e 	bl	800b3f0 <printc>
                return 0;
 800bd34:	2300      	movs	r3, #0
 800bd36:	e0ea      	b.n	800bf0e <cmd_dio_status+0x282>
            }
            printc("\nPin In Out Mode AF OT PS PU\n"
 800bd38:	487d      	ldr	r0, [pc, #500]	@ (800bf30 <cmd_dio_status+0x2a4>)
 800bd3a:	f7ff fb59 	bl	800b3f0 <printc>
                     "--- -- --- ---- -- -- -- --\n");
            for (pin_idx = 0; pin_idx < 16; pin_idx++) {
 800bd3e:	2300      	movs	r3, #0
 800bd40:	623b      	str	r3, [r7, #32]
 800bd42:	e07a      	b.n	800be3a <cmd_dio_status+0x1ae>
                printc("%3lu %2lu %3lu %4s %2lu %2s %2s %2s\n",
 800bd44:	69bb      	ldr	r3, [r7, #24]
 800bd46:	681a      	ldr	r2, [r3, #0]
                       pin_idx, 
                       LL_GPIO_IsInputPinSet(port_info->gpio_port,
                                             1 << pin_idx),
 800bd48:	2101      	movs	r1, #1
 800bd4a:	6a3b      	ldr	r3, [r7, #32]
 800bd4c:	fa01 f303 	lsl.w	r3, r1, r3
                printc("%3lu %2lu %3lu %4s %2lu %2s %2s %2s\n",
 800bd50:	4619      	mov	r1, r3
 800bd52:	4610      	mov	r0, r2
 800bd54:	f7ff fdec 	bl	800b930 <LL_GPIO_IsInputPinSet>
 800bd58:	4680      	mov	r8, r0
 800bd5a:	69bb      	ldr	r3, [r7, #24]
 800bd5c:	681a      	ldr	r2, [r3, #0]
                       LL_GPIO_IsOutputPinSet(port_info->gpio_port,
                                              1 << pin_idx),
 800bd5e:	2101      	movs	r1, #1
 800bd60:	6a3b      	ldr	r3, [r7, #32]
 800bd62:	fa01 f303 	lsl.w	r3, r1, r3
                printc("%3lu %2lu %3lu %4s %2lu %2s %2s %2s\n",
 800bd66:	4619      	mov	r1, r3
 800bd68:	4610      	mov	r0, r2
 800bd6a:	f7ff fdf6 	bl	800b95a <LL_GPIO_IsOutputPinSet>
 800bd6e:	4681      	mov	r9, r0
 800bd70:	69bb      	ldr	r3, [r7, #24]
 800bd72:	681a      	ldr	r2, [r3, #0]
                       gpio_pin_mode_to_str(LL_GPIO_GetPinMode(
                                                port_info->gpio_port,
                                                1 << pin_idx)),
 800bd74:	2101      	movs	r1, #1
 800bd76:	6a3b      	ldr	r3, [r7, #32]
 800bd78:	fa01 f303 	lsl.w	r3, r1, r3
                printc("%3lu %2lu %3lu %4s %2lu %2s %2s %2s\n",
 800bd7c:	4619      	mov	r1, r3
 800bd7e:	4610      	mov	r0, r2
 800bd80:	f7ff fc77 	bl	800b672 <LL_GPIO_GetPinMode>
 800bd84:	4603      	mov	r3, r0
 800bd86:	4618      	mov	r0, r3
 800bd88:	f000 fa6c 	bl	800c264 <gpio_pin_mode_to_str>
 800bd8c:	4605      	mov	r5, r0
 800bd8e:	6a3b      	ldr	r3, [r7, #32]
 800bd90:	2b07      	cmp	r3, #7
 800bd92:	d80b      	bhi.n	800bdac <cmd_dio_status+0x120>
#if CONFIG_DIO_TYPE == 3
                       0LU,
#else
                       pin_idx <= 7 ?
                       LL_GPIO_GetAFPin_0_7(port_info->gpio_port,
 800bd94:	69bb      	ldr	r3, [r7, #24]
 800bd96:	681a      	ldr	r2, [r3, #0]
                                            1 << pin_idx) :
 800bd98:	2101      	movs	r1, #1
 800bd9a:	6a3b      	ldr	r3, [r7, #32]
 800bd9c:	fa01 f303 	lsl.w	r3, r1, r3
                       LL_GPIO_GetAFPin_0_7(port_info->gpio_port,
 800bda0:	4619      	mov	r1, r3
 800bda2:	4610      	mov	r0, r2
 800bda4:	f7ff fd70 	bl	800b888 <LL_GPIO_GetAFPin_0_7>
 800bda8:	4604      	mov	r4, r0
 800bdaa:	e00a      	b.n	800bdc2 <cmd_dio_status+0x136>
                       LL_GPIO_GetAFPin_8_15(port_info->gpio_port,
 800bdac:	69bb      	ldr	r3, [r7, #24]
 800bdae:	681a      	ldr	r2, [r3, #0]
                                             1 << pin_idx),
 800bdb0:	2101      	movs	r1, #1
 800bdb2:	6a3b      	ldr	r3, [r7, #32]
 800bdb4:	fa01 f303 	lsl.w	r3, r1, r3
                       LL_GPIO_GetAFPin_8_15(port_info->gpio_port,
 800bdb8:	4619      	mov	r1, r3
 800bdba:	4610      	mov	r0, r2
 800bdbc:	f7ff fd8d 	bl	800b8da <LL_GPIO_GetAFPin_8_15>
 800bdc0:	4604      	mov	r4, r0
                printc("%3lu %2lu %3lu %4s %2lu %2s %2s %2s\n",
 800bdc2:	69bb      	ldr	r3, [r7, #24]
 800bdc4:	681a      	ldr	r2, [r3, #0]
#endif
                       gpio_output_type_to_str(LL_GPIO_GetPinOutputType(
                                                   port_info->gpio_port,
                                                   1 << pin_idx)),
 800bdc6:	2101      	movs	r1, #1
 800bdc8:	6a3b      	ldr	r3, [r7, #32]
 800bdca:	fa01 f303 	lsl.w	r3, r1, r3
                printc("%3lu %2lu %3lu %4s %2lu %2s %2s %2s\n",
 800bdce:	4619      	mov	r1, r3
 800bdd0:	4610      	mov	r0, r2
 800bdd2:	f7ff fc8f 	bl	800b6f4 <LL_GPIO_GetPinOutputType>
 800bdd6:	4603      	mov	r3, r0
 800bdd8:	4618      	mov	r0, r3
 800bdda:	f000 fa75 	bl	800c2c8 <gpio_output_type_to_str>
 800bdde:	4606      	mov	r6, r0
 800bde0:	69bb      	ldr	r3, [r7, #24]
 800bde2:	681a      	ldr	r2, [r3, #0]
                       gpio_pin_speed_to_str(LL_GPIO_GetPinSpeed(
                                                 port_info->gpio_port,
                                                 1 << pin_idx)),
 800bde4:	2101      	movs	r1, #1
 800bde6:	6a3b      	ldr	r3, [r7, #32]
 800bde8:	fa01 f303 	lsl.w	r3, r1, r3
                printc("%3lu %2lu %3lu %4s %2lu %2s %2s %2s\n",
 800bdec:	4619      	mov	r1, r3
 800bdee:	4610      	mov	r0, r2
 800bdf0:	f7ff fcc9 	bl	800b786 <LL_GPIO_GetPinSpeed>
 800bdf4:	4603      	mov	r3, r0
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	f000 fa86 	bl	800c308 <gpio_pin_speed_to_str>
 800bdfc:	6078      	str	r0, [r7, #4]
 800bdfe:	69bb      	ldr	r3, [r7, #24]
 800be00:	681a      	ldr	r2, [r3, #0]
                       gpio_pull_to_str(LL_GPIO_GetPinPull(
                                            port_info->gpio_port,
                                            1 << pin_idx)));
 800be02:	2101      	movs	r1, #1
 800be04:	6a3b      	ldr	r3, [r7, #32]
 800be06:	fa01 f303 	lsl.w	r3, r1, r3
                printc("%3lu %2lu %3lu %4s %2lu %2s %2s %2s\n",
 800be0a:	4619      	mov	r1, r3
 800be0c:	4610      	mov	r0, r2
 800be0e:	f7ff fd12 	bl	800b836 <LL_GPIO_GetPinPull>
 800be12:	4603      	mov	r3, r0
 800be14:	4618      	mov	r0, r3
 800be16:	f000 faa9 	bl	800c36c <gpio_pull_to_str>
 800be1a:	4603      	mov	r3, r0
 800be1c:	9304      	str	r3, [sp, #16]
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	9303      	str	r3, [sp, #12]
 800be22:	9602      	str	r6, [sp, #8]
 800be24:	9401      	str	r4, [sp, #4]
 800be26:	9500      	str	r5, [sp, #0]
 800be28:	464b      	mov	r3, r9
 800be2a:	4642      	mov	r2, r8
 800be2c:	6a39      	ldr	r1, [r7, #32]
 800be2e:	4841      	ldr	r0, [pc, #260]	@ (800bf34 <cmd_dio_status+0x2a8>)
 800be30:	f7ff fade 	bl	800b3f0 <printc>
            for (pin_idx = 0; pin_idx < 16; pin_idx++) {
 800be34:	6a3b      	ldr	r3, [r7, #32]
 800be36:	3301      	adds	r3, #1
 800be38:	623b      	str	r3, [r7, #32]
 800be3a:	6a3b      	ldr	r3, [r7, #32]
 800be3c:	2b0f      	cmp	r3, #15
 800be3e:	d981      	bls.n	800bd44 <cmd_dio_status+0xb8>
            }
            idx = -1;
 800be40:	f04f 33ff 	mov.w	r3, #4294967295
 800be44:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800be46:	e007      	b.n	800be58 <cmd_dio_status+0x1cc>
                continue;
 800be48:	bf00      	nop
        for (idx = 0; idx < ARRAY_SIZE(ports_info); idx++) {
 800be4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be4c:	3301      	adds	r3, #1
 800be4e:	627b      	str	r3, [r7, #36]	@ 0x24
 800be50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be52:	2b05      	cmp	r3, #5
 800be54:	f67f af42 	bls.w	800bcdc <cmd_dio_status+0x50>
        }
        if (idx >= 0) {
 800be58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	db05      	blt.n	800be6a <cmd_dio_status+0x1de>
            printc("Invalid port\n");
 800be5e:	4836      	ldr	r0, [pc, #216]	@ (800bf38 <cmd_dio_status+0x2ac>)
 800be60:	f7ff fac6 	bl	800b3f0 <printc>
            return MOD_ERR_ARG;
 800be64:	f04f 33ff 	mov.w	r3, #4294967295
 800be68:	e051      	b.n	800bf0e <cmd_dio_status+0x282>
        }
        return 0;
 800be6a:	2300      	movs	r3, #0
 800be6c:	e04f      	b.n	800bf0e <cmd_dio_status+0x282>
    }
    else if (argc != 2) {
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	2b02      	cmp	r3, #2
 800be72:	d005      	beq.n	800be80 <cmd_dio_status+0x1f4>
        printc("Invalid arguments\n");
 800be74:	4831      	ldr	r0, [pc, #196]	@ (800bf3c <cmd_dio_status+0x2b0>)
 800be76:	f7ff fabb 	bl	800b3f0 <printc>
        return MOD_ERR_ARG;
 800be7a:	f04f 33ff 	mov.w	r3, #4294967295
 800be7e:	e046      	b.n	800bf0e <cmd_dio_status+0x282>
    }
    printc("Inputs:\n");
 800be80:	482f      	ldr	r0, [pc, #188]	@ (800bf40 <cmd_dio_status+0x2b4>)
 800be82:	f7ff fab5 	bl	800b3f0 <printc>
    for (idx = 0; idx < cfg->num_inputs; idx++)
 800be86:	2300      	movs	r3, #0
 800be88:	627b      	str	r3, [r7, #36]	@ 0x24
 800be8a:	e016      	b.n	800beba <cmd_dio_status+0x22e>
        printc("  %2lu: %s = %ld\n", idx, cfg->inputs[idx].name, dio_get(idx));
 800be8c:	4b2d      	ldr	r3, [pc, #180]	@ (800bf44 <cmd_dio_status+0x2b8>)
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	6859      	ldr	r1, [r3, #4]
 800be92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800be94:	4613      	mov	r3, r2
 800be96:	009b      	lsls	r3, r3, #2
 800be98:	4413      	add	r3, r2
 800be9a:	009b      	lsls	r3, r3, #2
 800be9c:	440b      	add	r3, r1
 800be9e:	681c      	ldr	r4, [r3, #0]
 800bea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bea2:	4618      	mov	r0, r3
 800bea4:	f7ff fe20 	bl	800bae8 <dio_get>
 800bea8:	4603      	mov	r3, r0
 800beaa:	4622      	mov	r2, r4
 800beac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800beae:	4826      	ldr	r0, [pc, #152]	@ (800bf48 <cmd_dio_status+0x2bc>)
 800beb0:	f7ff fa9e 	bl	800b3f0 <printc>
    for (idx = 0; idx < cfg->num_inputs; idx++)
 800beb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800beb6:	3301      	adds	r3, #1
 800beb8:	627b      	str	r3, [r7, #36]	@ 0x24
 800beba:	4b22      	ldr	r3, [pc, #136]	@ (800bf44 <cmd_dio_status+0x2b8>)
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	681a      	ldr	r2, [r3, #0]
 800bec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bec2:	429a      	cmp	r2, r3
 800bec4:	d8e2      	bhi.n	800be8c <cmd_dio_status+0x200>
    

    printc("Outputs:\n");
 800bec6:	4821      	ldr	r0, [pc, #132]	@ (800bf4c <cmd_dio_status+0x2c0>)
 800bec8:	f7ff fa92 	bl	800b3f0 <printc>
    for (idx = 0; idx < cfg->num_outputs; idx++)
 800becc:	2300      	movs	r3, #0
 800bece:	627b      	str	r3, [r7, #36]	@ 0x24
 800bed0:	e016      	b.n	800bf00 <cmd_dio_status+0x274>
        printc("  %2lu: %s = %ld\n", idx, cfg->outputs[idx].name,
 800bed2:	4b1c      	ldr	r3, [pc, #112]	@ (800bf44 <cmd_dio_status+0x2b8>)
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	68d9      	ldr	r1, [r3, #12]
 800bed8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800beda:	4613      	mov	r3, r2
 800bedc:	00db      	lsls	r3, r3, #3
 800bede:	1a9b      	subs	r3, r3, r2
 800bee0:	009b      	lsls	r3, r3, #2
 800bee2:	440b      	add	r3, r1
 800bee4:	681c      	ldr	r4, [r3, #0]
 800bee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bee8:	4618      	mov	r0, r3
 800beea:	f7ff fe33 	bl	800bb54 <dio_get_out>
 800beee:	4603      	mov	r3, r0
 800bef0:	4622      	mov	r2, r4
 800bef2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bef4:	4814      	ldr	r0, [pc, #80]	@ (800bf48 <cmd_dio_status+0x2bc>)
 800bef6:	f7ff fa7b 	bl	800b3f0 <printc>
    for (idx = 0; idx < cfg->num_outputs; idx++)
 800befa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800befc:	3301      	adds	r3, #1
 800befe:	627b      	str	r3, [r7, #36]	@ 0x24
 800bf00:	4b10      	ldr	r3, [pc, #64]	@ (800bf44 <cmd_dio_status+0x2b8>)
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	689a      	ldr	r2, [r3, #8]
 800bf06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf08:	429a      	cmp	r2, r3
 800bf0a:	d8e2      	bhi.n	800bed2 <cmd_dio_status+0x246>
               dio_get_out(idx));

    return 0;
 800bf0c:	2300      	movs	r3, #0
}
 800bf0e:	4618      	mov	r0, r3
 800bf10:	372c      	adds	r7, #44	@ 0x2c
 800bf12:	46bd      	mov	sp, r7
 800bf14:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bf18:	08013274 	.word	0x08013274
 800bf1c:	0801327c 	.word	0x0801327c
 800bf20:	200002b8 	.word	0x200002b8
 800bf24:	08014f04 	.word	0x08014f04
 800bf28:	08013290 	.word	0x08013290
 800bf2c:	0801329c 	.word	0x0801329c
 800bf30:	080132b0 	.word	0x080132b0
 800bf34:	080132ec 	.word	0x080132ec
 800bf38:	08013314 	.word	0x08013314
 800bf3c:	08013324 	.word	0x08013324
 800bf40:	08013338 	.word	0x08013338
 800bf44:	20000700 	.word	0x20000700
 800bf48:	08013344 	.word	0x08013344
 800bf4c:	08013358 	.word	0x08013358

0800bf50 <cmd_dio_get>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: dio get <input-name>
 */
static int32_t cmd_dio_get(int32_t argc, const char** argv)
{
 800bf50:	b590      	push	{r4, r7, lr}
 800bf52:	b087      	sub	sp, #28
 800bf54:	af00      	add	r7, sp, #0
 800bf56:	6078      	str	r0, [r7, #4]
 800bf58:	6039      	str	r1, [r7, #0]
    uint32_t idx;
    struct cmd_arg_val arg_vals[1];

    if (cmd_parse_args(argc-2, argv+2, "s", arg_vals) != 1)
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	1e98      	subs	r0, r3, #2
 800bf5e:	683b      	ldr	r3, [r7, #0]
 800bf60:	f103 0108 	add.w	r1, r3, #8
 800bf64:	f107 030c 	add.w	r3, r7, #12
 800bf68:	4a43      	ldr	r2, [pc, #268]	@ (800c078 <cmd_dio_get+0x128>)
 800bf6a:	f7fe ff31 	bl	800add0 <cmd_parse_args>
 800bf6e:	4603      	mov	r3, r0
 800bf70:	2b01      	cmp	r3, #1
 800bf72:	d002      	beq.n	800bf7a <cmd_dio_get+0x2a>
        return MOD_ERR_BAD_CMD;
 800bf74:	f06f 0303 	mvn.w	r3, #3
 800bf78:	e07a      	b.n	800c070 <cmd_dio_get+0x120>

    for (idx = 0; idx < cfg->num_inputs; idx++)
 800bf7a:	2300      	movs	r3, #0
 800bf7c:	617b      	str	r3, [r7, #20]
 800bf7e:	e013      	b.n	800bfa8 <cmd_dio_get+0x58>
        if (strcasecmp(arg_vals[0].val.s, cfg->inputs[idx].name) == 0)
 800bf80:	6938      	ldr	r0, [r7, #16]
 800bf82:	4b3e      	ldr	r3, [pc, #248]	@ (800c07c <cmd_dio_get+0x12c>)
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	6859      	ldr	r1, [r3, #4]
 800bf88:	697a      	ldr	r2, [r7, #20]
 800bf8a:	4613      	mov	r3, r2
 800bf8c:	009b      	lsls	r3, r3, #2
 800bf8e:	4413      	add	r3, r2
 800bf90:	009b      	lsls	r3, r3, #2
 800bf92:	440b      	add	r3, r1
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	4619      	mov	r1, r3
 800bf98:	f005 fcb4 	bl	8011904 <strcasecmp>
 800bf9c:	4603      	mov	r3, r0
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d009      	beq.n	800bfb6 <cmd_dio_get+0x66>
    for (idx = 0; idx < cfg->num_inputs; idx++)
 800bfa2:	697b      	ldr	r3, [r7, #20]
 800bfa4:	3301      	adds	r3, #1
 800bfa6:	617b      	str	r3, [r7, #20]
 800bfa8:	4b34      	ldr	r3, [pc, #208]	@ (800c07c <cmd_dio_get+0x12c>)
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	697a      	ldr	r2, [r7, #20]
 800bfb0:	429a      	cmp	r2, r3
 800bfb2:	d3e5      	bcc.n	800bf80 <cmd_dio_get+0x30>
 800bfb4:	e000      	b.n	800bfb8 <cmd_dio_get+0x68>
            break;
 800bfb6:	bf00      	nop
    if (idx < cfg->num_inputs) {
 800bfb8:	4b30      	ldr	r3, [pc, #192]	@ (800c07c <cmd_dio_get+0x12c>)
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	697a      	ldr	r2, [r7, #20]
 800bfc0:	429a      	cmp	r2, r3
 800bfc2:	d214      	bcs.n	800bfee <cmd_dio_get+0x9e>
        printc("%s = %ld\n", cfg->inputs[idx].name, dio_get(idx));
 800bfc4:	4b2d      	ldr	r3, [pc, #180]	@ (800c07c <cmd_dio_get+0x12c>)
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	6859      	ldr	r1, [r3, #4]
 800bfca:	697a      	ldr	r2, [r7, #20]
 800bfcc:	4613      	mov	r3, r2
 800bfce:	009b      	lsls	r3, r3, #2
 800bfd0:	4413      	add	r3, r2
 800bfd2:	009b      	lsls	r3, r3, #2
 800bfd4:	440b      	add	r3, r1
 800bfd6:	681c      	ldr	r4, [r3, #0]
 800bfd8:	6978      	ldr	r0, [r7, #20]
 800bfda:	f7ff fd85 	bl	800bae8 <dio_get>
 800bfde:	4603      	mov	r3, r0
 800bfe0:	461a      	mov	r2, r3
 800bfe2:	4621      	mov	r1, r4
 800bfe4:	4826      	ldr	r0, [pc, #152]	@ (800c080 <cmd_dio_get+0x130>)
 800bfe6:	f7ff fa03 	bl	800b3f0 <printc>
        return 0;
 800bfea:	2300      	movs	r3, #0
 800bfec:	e040      	b.n	800c070 <cmd_dio_get+0x120>
    }

    for (idx = 0; idx < cfg->num_outputs; idx++)
 800bfee:	2300      	movs	r3, #0
 800bff0:	617b      	str	r3, [r7, #20]
 800bff2:	e013      	b.n	800c01c <cmd_dio_get+0xcc>
        if (strcasecmp(arg_vals[0].val.s, cfg->outputs[idx].name) == 0)
 800bff4:	6938      	ldr	r0, [r7, #16]
 800bff6:	4b21      	ldr	r3, [pc, #132]	@ (800c07c <cmd_dio_get+0x12c>)
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	68d9      	ldr	r1, [r3, #12]
 800bffc:	697a      	ldr	r2, [r7, #20]
 800bffe:	4613      	mov	r3, r2
 800c000:	00db      	lsls	r3, r3, #3
 800c002:	1a9b      	subs	r3, r3, r2
 800c004:	009b      	lsls	r3, r3, #2
 800c006:	440b      	add	r3, r1
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	4619      	mov	r1, r3
 800c00c:	f005 fc7a 	bl	8011904 <strcasecmp>
 800c010:	4603      	mov	r3, r0
 800c012:	2b00      	cmp	r3, #0
 800c014:	d009      	beq.n	800c02a <cmd_dio_get+0xda>
    for (idx = 0; idx < cfg->num_outputs; idx++)
 800c016:	697b      	ldr	r3, [r7, #20]
 800c018:	3301      	adds	r3, #1
 800c01a:	617b      	str	r3, [r7, #20]
 800c01c:	4b17      	ldr	r3, [pc, #92]	@ (800c07c <cmd_dio_get+0x12c>)
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	689b      	ldr	r3, [r3, #8]
 800c022:	697a      	ldr	r2, [r7, #20]
 800c024:	429a      	cmp	r2, r3
 800c026:	d3e5      	bcc.n	800bff4 <cmd_dio_get+0xa4>
 800c028:	e000      	b.n	800c02c <cmd_dio_get+0xdc>
            break;
 800c02a:	bf00      	nop
    if (idx < cfg->num_outputs) {
 800c02c:	4b13      	ldr	r3, [pc, #76]	@ (800c07c <cmd_dio_get+0x12c>)
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	689b      	ldr	r3, [r3, #8]
 800c032:	697a      	ldr	r2, [r7, #20]
 800c034:	429a      	cmp	r2, r3
 800c036:	d214      	bcs.n	800c062 <cmd_dio_get+0x112>
        printc("%s %ld\n", cfg->outputs[idx].name, dio_get_out(idx));
 800c038:	4b10      	ldr	r3, [pc, #64]	@ (800c07c <cmd_dio_get+0x12c>)
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	68d9      	ldr	r1, [r3, #12]
 800c03e:	697a      	ldr	r2, [r7, #20]
 800c040:	4613      	mov	r3, r2
 800c042:	00db      	lsls	r3, r3, #3
 800c044:	1a9b      	subs	r3, r3, r2
 800c046:	009b      	lsls	r3, r3, #2
 800c048:	440b      	add	r3, r1
 800c04a:	681c      	ldr	r4, [r3, #0]
 800c04c:	6978      	ldr	r0, [r7, #20]
 800c04e:	f7ff fd81 	bl	800bb54 <dio_get_out>
 800c052:	4603      	mov	r3, r0
 800c054:	461a      	mov	r2, r3
 800c056:	4621      	mov	r1, r4
 800c058:	480a      	ldr	r0, [pc, #40]	@ (800c084 <cmd_dio_get+0x134>)
 800c05a:	f7ff f9c9 	bl	800b3f0 <printc>
        return 0;
 800c05e:	2300      	movs	r3, #0
 800c060:	e006      	b.n	800c070 <cmd_dio_get+0x120>
    }
    printc("Invalid dio input/output name '%s'\n", arg_vals[0].val.s);
 800c062:	693b      	ldr	r3, [r7, #16]
 800c064:	4619      	mov	r1, r3
 800c066:	4808      	ldr	r0, [pc, #32]	@ (800c088 <cmd_dio_get+0x138>)
 800c068:	f7ff f9c2 	bl	800b3f0 <printc>
    return MOD_ERR_ARG;
 800c06c:	f04f 33ff 	mov.w	r3, #4294967295
}
 800c070:	4618      	mov	r0, r3
 800c072:	371c      	adds	r7, #28
 800c074:	46bd      	mov	sp, r7
 800c076:	bd90      	pop	{r4, r7, pc}
 800c078:	08013364 	.word	0x08013364
 800c07c:	20000700 	.word	0x20000700
 800c080:	08013368 	.word	0x08013368
 800c084:	08013374 	.word	0x08013374
 800c088:	0801337c 	.word	0x0801337c

0800c08c <cmd_dio_set>:
 *
 * Command usage: dio set <output-name> {0|1}
 *                dio set <port-letter> <pin-number> {0|1}
 */
static int32_t cmd_dio_set(int32_t argc, const char** argv)
{
 800c08c:	b580      	push	{r7, lr}
 800c08e:	b08e      	sub	sp, #56	@ 0x38
 800c090:	af00      	add	r7, sp, #0
 800c092:	6078      	str	r0, [r7, #4]
 800c094:	6039      	str	r1, [r7, #0]
    struct cmd_arg_val arg_vals[3];
    const char* port_name_param;
    uint32_t pin_num_param;
    uint32_t value_param;

    if (argc == 5) {
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	2b05      	cmp	r3, #5
 800c09a:	d16f      	bne.n	800c17c <cmd_dio_set+0xf0>
        // dio set <port-letter> <pin-number> {0|1}
        if (cmd_parse_args(argc-2, argv+2, "suu", arg_vals) != 3)
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	1e98      	subs	r0, r3, #2
 800c0a0:	683b      	ldr	r3, [r7, #0]
 800c0a2:	f103 0108 	add.w	r1, r3, #8
 800c0a6:	f107 0308 	add.w	r3, r7, #8
 800c0aa:	4a64      	ldr	r2, [pc, #400]	@ (800c23c <cmd_dio_set+0x1b0>)
 800c0ac:	f7fe fe90 	bl	800add0 <cmd_parse_args>
 800c0b0:	4603      	mov	r3, r0
 800c0b2:	2b03      	cmp	r3, #3
 800c0b4:	d002      	beq.n	800c0bc <cmd_dio_set+0x30>
            return MOD_ERR_BAD_CMD;
 800c0b6:	f06f 0303 	mvn.w	r3, #3
 800c0ba:	e0bb      	b.n	800c234 <cmd_dio_set+0x1a8>

        port_name_param = arg_vals[0].val.s;
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	62fb      	str	r3, [r7, #44]	@ 0x2c
        pin_num_param = arg_vals[1].val.u;
 800c0c0:	697b      	ldr	r3, [r7, #20]
 800c0c2:	62bb      	str	r3, [r7, #40]	@ 0x28
        value_param = arg_vals[2].val.u;
 800c0c4:	69fb      	ldr	r3, [r7, #28]
 800c0c6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (pin_num_param > MAX_PIN_NUM) {
 800c0c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0ca:	2b0f      	cmp	r3, #15
 800c0cc:	d905      	bls.n	800c0da <cmd_dio_set+0x4e>
            printc("Invalid pin\n");
 800c0ce:	485c      	ldr	r0, [pc, #368]	@ (800c240 <cmd_dio_set+0x1b4>)
 800c0d0:	f7ff f98e 	bl	800b3f0 <printc>
            return MOD_ERR_ARG;
 800c0d4:	f04f 33ff 	mov.w	r3, #4294967295
 800c0d8:	e0ac      	b.n	800c234 <cmd_dio_set+0x1a8>
        }
        pin_num_param = 1 << pin_num_param;
 800c0da:	2201      	movs	r2, #1
 800c0dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0de:	fa02 f303 	lsl.w	r3, r2, r3
 800c0e2:	62bb      	str	r3, [r7, #40]	@ 0x28

        for (idx = 0; idx < ARRAY_SIZE(ports_info); idx++) {
 800c0e4:	2300      	movs	r3, #0
 800c0e6:	637b      	str	r3, [r7, #52]	@ 0x34
 800c0e8:	e03b      	b.n	800c162 <cmd_dio_set+0xd6>
            struct port_info* port_info = &ports_info[idx];
 800c0ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c0ec:	011b      	lsls	r3, r3, #4
 800c0ee:	4a55      	ldr	r2, [pc, #340]	@ (800c244 <cmd_dio_set+0x1b8>)
 800c0f0:	4413      	add	r3, r2
 800c0f2:	627b      	str	r3, [r7, #36]	@ 0x24
            if (port_info->port_name != toupper(port_name_param[0]))
 800c0f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0f6:	791b      	ldrb	r3, [r3, #4]
 800c0f8:	4619      	mov	r1, r3
 800c0fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0fc:	781b      	ldrb	r3, [r3, #0]
 800c0fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c102:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800c106:	3301      	adds	r3, #1
 800c108:	4a4f      	ldr	r2, [pc, #316]	@ (800c248 <cmd_dio_set+0x1bc>)
 800c10a:	4413      	add	r3, r2
 800c10c:	781b      	ldrb	r3, [r3, #0]
 800c10e:	f003 0303 	and.w	r3, r3, #3
 800c112:	2b02      	cmp	r3, #2
 800c114:	d103      	bne.n	800c11e <cmd_dio_set+0x92>
 800c116:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800c11a:	3b20      	subs	r3, #32
 800c11c:	e001      	b.n	800c122 <cmd_dio_set+0x96>
 800c11e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800c122:	428b      	cmp	r3, r1
 800c124:	d119      	bne.n	800c15a <cmd_dio_set+0xce>
                continue;
            if (value_param == 1) {
 800c126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c128:	2b01      	cmp	r3, #1
 800c12a:	d106      	bne.n	800c13a <cmd_dio_set+0xae>
                LL_GPIO_SetOutputPin(port_info->gpio_port, pin_num_param);
 800c12c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c132:	4618      	mov	r0, r3
 800c134:	f7ff fc26 	bl	800b984 <LL_GPIO_SetOutputPin>
                LL_GPIO_ResetOutputPin(port_info->gpio_port, pin_num_param);
            } else {
                printc("Invalid value\n");
                return MOD_ERR_ARG;
            }
            break;
 800c138:	e016      	b.n	800c168 <cmd_dio_set+0xdc>
            } else if (value_param == 0) {
 800c13a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d106      	bne.n	800c14e <cmd_dio_set+0xc2>
                LL_GPIO_ResetOutputPin(port_info->gpio_port, pin_num_param);
 800c140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c146:	4618      	mov	r0, r3
 800c148:	f7ff fc2a 	bl	800b9a0 <LL_GPIO_ResetOutputPin>
            break;
 800c14c:	e00c      	b.n	800c168 <cmd_dio_set+0xdc>
                printc("Invalid value\n");
 800c14e:	483f      	ldr	r0, [pc, #252]	@ (800c24c <cmd_dio_set+0x1c0>)
 800c150:	f7ff f94e 	bl	800b3f0 <printc>
                return MOD_ERR_ARG;
 800c154:	f04f 33ff 	mov.w	r3, #4294967295
 800c158:	e06c      	b.n	800c234 <cmd_dio_set+0x1a8>
                continue;
 800c15a:	bf00      	nop
        for (idx = 0; idx < ARRAY_SIZE(ports_info); idx++) {
 800c15c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c15e:	3301      	adds	r3, #1
 800c160:	637b      	str	r3, [r7, #52]	@ 0x34
 800c162:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c164:	2b05      	cmp	r3, #5
 800c166:	d9c0      	bls.n	800c0ea <cmd_dio_set+0x5e>
        }
        if (idx >= ARRAY_SIZE(ports_info)) {
 800c168:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c16a:	2b05      	cmp	r3, #5
 800c16c:	d961      	bls.n	800c232 <cmd_dio_set+0x1a6>
            printc("Invalid port '%s'\n", port_name_param);
 800c16e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c170:	4837      	ldr	r0, [pc, #220]	@ (800c250 <cmd_dio_set+0x1c4>)
 800c172:	f7ff f93d 	bl	800b3f0 <printc>
            return MOD_ERR_ARG;
 800c176:	f04f 33ff 	mov.w	r3, #4294967295
 800c17a:	e05b      	b.n	800c234 <cmd_dio_set+0x1a8>
        }
    } else if (argc == 4) {
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	2b04      	cmp	r3, #4
 800c180:	d151      	bne.n	800c226 <cmd_dio_set+0x19a>
        // dio set <output-name> {0|1}
        if (cmd_parse_args(argc-2, argv+2, "su", arg_vals) != 2)
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	1e98      	subs	r0, r3, #2
 800c186:	683b      	ldr	r3, [r7, #0]
 800c188:	f103 0108 	add.w	r1, r3, #8
 800c18c:	f107 0308 	add.w	r3, r7, #8
 800c190:	4a30      	ldr	r2, [pc, #192]	@ (800c254 <cmd_dio_set+0x1c8>)
 800c192:	f7fe fe1d 	bl	800add0 <cmd_parse_args>
 800c196:	4603      	mov	r3, r0
 800c198:	2b02      	cmp	r3, #2
 800c19a:	d002      	beq.n	800c1a2 <cmd_dio_set+0x116>
            return MOD_ERR_BAD_CMD;
 800c19c:	f06f 0303 	mvn.w	r3, #3
 800c1a0:	e048      	b.n	800c234 <cmd_dio_set+0x1a8>

        for (idx = 0; idx < cfg->num_outputs; idx++)
 800c1a2:	2300      	movs	r3, #0
 800c1a4:	637b      	str	r3, [r7, #52]	@ 0x34
 800c1a6:	e013      	b.n	800c1d0 <cmd_dio_set+0x144>
            if (strcasecmp(arg_vals[0].val.s, cfg->outputs[idx].name) == 0)
 800c1a8:	68f8      	ldr	r0, [r7, #12]
 800c1aa:	4b2b      	ldr	r3, [pc, #172]	@ (800c258 <cmd_dio_set+0x1cc>)
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	68d9      	ldr	r1, [r3, #12]
 800c1b0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c1b2:	4613      	mov	r3, r2
 800c1b4:	00db      	lsls	r3, r3, #3
 800c1b6:	1a9b      	subs	r3, r3, r2
 800c1b8:	009b      	lsls	r3, r3, #2
 800c1ba:	440b      	add	r3, r1
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	4619      	mov	r1, r3
 800c1c0:	f005 fba0 	bl	8011904 <strcasecmp>
 800c1c4:	4603      	mov	r3, r0
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d009      	beq.n	800c1de <cmd_dio_set+0x152>
        for (idx = 0; idx < cfg->num_outputs; idx++)
 800c1ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c1cc:	3301      	adds	r3, #1
 800c1ce:	637b      	str	r3, [r7, #52]	@ 0x34
 800c1d0:	4b21      	ldr	r3, [pc, #132]	@ (800c258 <cmd_dio_set+0x1cc>)
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	689a      	ldr	r2, [r3, #8]
 800c1d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c1d8:	429a      	cmp	r2, r3
 800c1da:	d8e5      	bhi.n	800c1a8 <cmd_dio_set+0x11c>
 800c1dc:	e000      	b.n	800c1e0 <cmd_dio_set+0x154>
                break;
 800c1de:	bf00      	nop
        if (idx >= cfg->num_outputs) {
 800c1e0:	4b1d      	ldr	r3, [pc, #116]	@ (800c258 <cmd_dio_set+0x1cc>)
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	689a      	ldr	r2, [r3, #8]
 800c1e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c1e8:	429a      	cmp	r2, r3
 800c1ea:	d807      	bhi.n	800c1fc <cmd_dio_set+0x170>
            printc("Invalid dio name '%s'\n", arg_vals[0].val.s);
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	4619      	mov	r1, r3
 800c1f0:	481a      	ldr	r0, [pc, #104]	@ (800c25c <cmd_dio_set+0x1d0>)
 800c1f2:	f7ff f8fd 	bl	800b3f0 <printc>
            return MOD_ERR_ARG;
 800c1f6:	f04f 33ff 	mov.w	r3, #4294967295
 800c1fa:	e01b      	b.n	800c234 <cmd_dio_set+0x1a8>
        }
        value_param = arg_vals[1].val.u;
 800c1fc:	697b      	ldr	r3, [r7, #20]
 800c1fe:	633b      	str	r3, [r7, #48]	@ 0x30
        if (value_param != 0 && value_param != 1) {
 800c200:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c202:	2b00      	cmp	r3, #0
 800c204:	d008      	beq.n	800c218 <cmd_dio_set+0x18c>
 800c206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c208:	2b01      	cmp	r3, #1
 800c20a:	d005      	beq.n	800c218 <cmd_dio_set+0x18c>
            printc("Invalid value\n");
 800c20c:	480f      	ldr	r0, [pc, #60]	@ (800c24c <cmd_dio_set+0x1c0>)
 800c20e:	f7ff f8ef 	bl	800b3f0 <printc>
            return MOD_ERR_ARG;
 800c212:	f04f 33ff 	mov.w	r3, #4294967295
 800c216:	e00d      	b.n	800c234 <cmd_dio_set+0x1a8>
        }
        return dio_set(idx, value_param);
 800c218:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c21a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c21c:	4618      	mov	r0, r3
 800c21e:	f7ff fccf 	bl	800bbc0 <dio_set>
 800c222:	4603      	mov	r3, r0
 800c224:	e006      	b.n	800c234 <cmd_dio_set+0x1a8>
    }
    else {
        printc("Invalid arguments\n");
 800c226:	480e      	ldr	r0, [pc, #56]	@ (800c260 <cmd_dio_set+0x1d4>)
 800c228:	f7ff f8e2 	bl	800b3f0 <printc>
        return MOD_ERR_ARG;
 800c22c:	f04f 33ff 	mov.w	r3, #4294967295
 800c230:	e000      	b.n	800c234 <cmd_dio_set+0x1a8>
    }
    return 0;
 800c232:	2300      	movs	r3, #0
}
 800c234:	4618      	mov	r0, r3
 800c236:	3738      	adds	r7, #56	@ 0x38
 800c238:	46bd      	mov	sp, r7
 800c23a:	bd80      	pop	{r7, pc}
 800c23c:	080133a0 	.word	0x080133a0
 800c240:	080133a4 	.word	0x080133a4
 800c244:	200002b8 	.word	0x200002b8
 800c248:	08014f04 	.word	0x08014f04
 800c24c:	080133b4 	.word	0x080133b4
 800c250:	0801327c 	.word	0x0801327c
 800c254:	080133c4 	.word	0x080133c4
 800c258:	20000700 	.word	0x20000700
 800c25c:	080133c8 	.word	0x080133c8
 800c260:	08013324 	.word	0x08013324

0800c264 <gpio_pin_mode_to_str>:
 * @param[in] mode Bit-field value.
 *
 * @return String form of bit-field.
 */
static const char* gpio_pin_mode_to_str(uint32_t mode)
{
 800c264:	b480      	push	{r7}
 800c266:	b085      	sub	sp, #20
 800c268:	af00      	add	r7, sp, #0
 800c26a:	6078      	str	r0, [r7, #4]
    const char* str = "?  ";
 800c26c:	4b11      	ldr	r3, [pc, #68]	@ (800c2b4 <gpio_pin_mode_to_str+0x50>)
 800c26e:	60fb      	str	r3, [r7, #12]
    switch (mode) {
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	2b03      	cmp	r3, #3
 800c274:	d816      	bhi.n	800c2a4 <gpio_pin_mode_to_str+0x40>
 800c276:	a201      	add	r2, pc, #4	@ (adr r2, 800c27c <gpio_pin_mode_to_str+0x18>)
 800c278:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c27c:	0800c28d 	.word	0x0800c28d
 800c280:	0800c293 	.word	0x0800c293
 800c284:	0800c299 	.word	0x0800c299
 800c288:	0800c29f 	.word	0x0800c29f
        case LL_GPIO_MODE_INPUT:
            str = "In ";
 800c28c:	4b0a      	ldr	r3, [pc, #40]	@ (800c2b8 <gpio_pin_mode_to_str+0x54>)
 800c28e:	60fb      	str	r3, [r7, #12]
            break;
 800c290:	e008      	b.n	800c2a4 <gpio_pin_mode_to_str+0x40>
        case LL_GPIO_MODE_OUTPUT:
            str = "Out";
 800c292:	4b0a      	ldr	r3, [pc, #40]	@ (800c2bc <gpio_pin_mode_to_str+0x58>)
 800c294:	60fb      	str	r3, [r7, #12]
            break;
 800c296:	e005      	b.n	800c2a4 <gpio_pin_mode_to_str+0x40>
        case LL_GPIO_MODE_ALTERNATE:
            str = "Alt";
 800c298:	4b09      	ldr	r3, [pc, #36]	@ (800c2c0 <gpio_pin_mode_to_str+0x5c>)
 800c29a:	60fb      	str	r3, [r7, #12]
            break;
 800c29c:	e002      	b.n	800c2a4 <gpio_pin_mode_to_str+0x40>
        case LL_GPIO_MODE_ANALOG:
            str = "Ana";
 800c29e:	4b09      	ldr	r3, [pc, #36]	@ (800c2c4 <gpio_pin_mode_to_str+0x60>)
 800c2a0:	60fb      	str	r3, [r7, #12]
            break;
 800c2a2:	bf00      	nop
    }
    return str;
 800c2a4:	68fb      	ldr	r3, [r7, #12]
}
 800c2a6:	4618      	mov	r0, r3
 800c2a8:	3714      	adds	r7, #20
 800c2aa:	46bd      	mov	sp, r7
 800c2ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2b0:	4770      	bx	lr
 800c2b2:	bf00      	nop
 800c2b4:	080133e0 	.word	0x080133e0
 800c2b8:	080133e4 	.word	0x080133e4
 800c2bc:	080133e8 	.word	0x080133e8
 800c2c0:	080133ec 	.word	0x080133ec
 800c2c4:	080133f0 	.word	0x080133f0

0800c2c8 <gpio_output_type_to_str>:
 * @param[in] mode Bit-field value.
 *
 * @return String form of bit-field.
 */
static const char* gpio_output_type_to_str(uint32_t mode)
{
 800c2c8:	b480      	push	{r7}
 800c2ca:	b085      	sub	sp, #20
 800c2cc:	af00      	add	r7, sp, #0
 800c2ce:	6078      	str	r0, [r7, #4]
    const char* str = "? ";
 800c2d0:	4b0a      	ldr	r3, [pc, #40]	@ (800c2fc <gpio_output_type_to_str+0x34>)
 800c2d2:	60fb      	str	r3, [r7, #12]
    switch (mode) {
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d003      	beq.n	800c2e2 <gpio_output_type_to_str+0x1a>
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	2b01      	cmp	r3, #1
 800c2de:	d003      	beq.n	800c2e8 <gpio_output_type_to_str+0x20>
 800c2e0:	e005      	b.n	800c2ee <gpio_output_type_to_str+0x26>
        case LL_GPIO_OUTPUT_PUSHPULL:
            str = "PP";
 800c2e2:	4b07      	ldr	r3, [pc, #28]	@ (800c300 <gpio_output_type_to_str+0x38>)
 800c2e4:	60fb      	str	r3, [r7, #12]
            break;
 800c2e6:	e002      	b.n	800c2ee <gpio_output_type_to_str+0x26>
        case LL_GPIO_OUTPUT_OPENDRAIN:
            str = "OD";
 800c2e8:	4b06      	ldr	r3, [pc, #24]	@ (800c304 <gpio_output_type_to_str+0x3c>)
 800c2ea:	60fb      	str	r3, [r7, #12]
            break;
 800c2ec:	bf00      	nop
    }
    return str;
 800c2ee:	68fb      	ldr	r3, [r7, #12]
}
 800c2f0:	4618      	mov	r0, r3
 800c2f2:	3714      	adds	r7, #20
 800c2f4:	46bd      	mov	sp, r7
 800c2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2fa:	4770      	bx	lr
 800c2fc:	080133f4 	.word	0x080133f4
 800c300:	080133f8 	.word	0x080133f8
 800c304:	080133fc 	.word	0x080133fc

0800c308 <gpio_pin_speed_to_str>:
 * @param[in] mode Bit-field value.
 *
 * @return String form of bit-field.
 */
static const char* gpio_pin_speed_to_str(uint32_t mode)
{
 800c308:	b480      	push	{r7}
 800c30a:	b085      	sub	sp, #20
 800c30c:	af00      	add	r7, sp, #0
 800c30e:	6078      	str	r0, [r7, #4]
    const char* str = "? ";
 800c310:	4b11      	ldr	r3, [pc, #68]	@ (800c358 <gpio_pin_speed_to_str+0x50>)
 800c312:	60fb      	str	r3, [r7, #12]
    switch (mode) {
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	2b03      	cmp	r3, #3
 800c318:	d816      	bhi.n	800c348 <gpio_pin_speed_to_str+0x40>
 800c31a:	a201      	add	r2, pc, #4	@ (adr r2, 800c320 <gpio_pin_speed_to_str+0x18>)
 800c31c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c320:	0800c331 	.word	0x0800c331
 800c324:	0800c337 	.word	0x0800c337
 800c328:	0800c33d 	.word	0x0800c33d
 800c32c:	0800c343 	.word	0x0800c343
        case LL_GPIO_SPEED_FREQ_LOW:
            str = "Lo";
 800c330:	4b0a      	ldr	r3, [pc, #40]	@ (800c35c <gpio_pin_speed_to_str+0x54>)
 800c332:	60fb      	str	r3, [r7, #12]
            break;
 800c334:	e008      	b.n	800c348 <gpio_pin_speed_to_str+0x40>
        case LL_GPIO_SPEED_FREQ_MEDIUM:
            str = "Me";
 800c336:	4b0a      	ldr	r3, [pc, #40]	@ (800c360 <gpio_pin_speed_to_str+0x58>)
 800c338:	60fb      	str	r3, [r7, #12]
            break;
 800c33a:	e005      	b.n	800c348 <gpio_pin_speed_to_str+0x40>
        case LL_GPIO_SPEED_FREQ_HIGH:
            str = "Hi";
 800c33c:	4b09      	ldr	r3, [pc, #36]	@ (800c364 <gpio_pin_speed_to_str+0x5c>)
 800c33e:	60fb      	str	r3, [r7, #12]
            break;
 800c340:	e002      	b.n	800c348 <gpio_pin_speed_to_str+0x40>
#if CONFIG_DIO_TYPE != 3
        case LL_GPIO_SPEED_FREQ_VERY_HIGH:
            str = "VH";
 800c342:	4b09      	ldr	r3, [pc, #36]	@ (800c368 <gpio_pin_speed_to_str+0x60>)
 800c344:	60fb      	str	r3, [r7, #12]
            break;
 800c346:	bf00      	nop
#endif
    }
    return str;
 800c348:	68fb      	ldr	r3, [r7, #12]
}
 800c34a:	4618      	mov	r0, r3
 800c34c:	3714      	adds	r7, #20
 800c34e:	46bd      	mov	sp, r7
 800c350:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c354:	4770      	bx	lr
 800c356:	bf00      	nop
 800c358:	080133f4 	.word	0x080133f4
 800c35c:	08013400 	.word	0x08013400
 800c360:	08013404 	.word	0x08013404
 800c364:	08013408 	.word	0x08013408
 800c368:	0801340c 	.word	0x0801340c

0800c36c <gpio_pull_to_str>:
 * @param[in] mode Bit-field value.
 *
 * @return String form of bit-field.
 */
static const char* gpio_pull_to_str(uint32_t mode)
{
 800c36c:	b480      	push	{r7}
 800c36e:	b085      	sub	sp, #20
 800c370:	af00      	add	r7, sp, #0
 800c372:	6078      	str	r0, [r7, #4]
    const char* str = "? ";
 800c374:	4b0f      	ldr	r3, [pc, #60]	@ (800c3b4 <gpio_pull_to_str+0x48>)
 800c376:	60fb      	str	r3, [r7, #12]
    switch (mode) {
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	2b02      	cmp	r3, #2
 800c37c:	d00f      	beq.n	800c39e <gpio_pull_to_str+0x32>
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	2b02      	cmp	r3, #2
 800c382:	d80f      	bhi.n	800c3a4 <gpio_pull_to_str+0x38>
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	2b00      	cmp	r3, #0
 800c388:	d003      	beq.n	800c392 <gpio_pull_to_str+0x26>
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	2b01      	cmp	r3, #1
 800c38e:	d003      	beq.n	800c398 <gpio_pull_to_str+0x2c>
 800c390:	e008      	b.n	800c3a4 <gpio_pull_to_str+0x38>
#if CONFIG_DIO_TYPE != 3
        case LL_GPIO_PULL_NO:
            str = "No";
 800c392:	4b09      	ldr	r3, [pc, #36]	@ (800c3b8 <gpio_pull_to_str+0x4c>)
 800c394:	60fb      	str	r3, [r7, #12]
            break;
 800c396:	e005      	b.n	800c3a4 <gpio_pull_to_str+0x38>
#endif
        case LL_GPIO_PULL_UP:
            str = "Up";
 800c398:	4b08      	ldr	r3, [pc, #32]	@ (800c3bc <gpio_pull_to_str+0x50>)
 800c39a:	60fb      	str	r3, [r7, #12]
            break;
 800c39c:	e002      	b.n	800c3a4 <gpio_pull_to_str+0x38>
        case LL_GPIO_PULL_DOWN:
            str = "Dn";
 800c39e:	4b08      	ldr	r3, [pc, #32]	@ (800c3c0 <gpio_pull_to_str+0x54>)
 800c3a0:	60fb      	str	r3, [r7, #12]
            break;
 800c3a2:	bf00      	nop
    }
    return str;
 800c3a4:	68fb      	ldr	r3, [r7, #12]
}
 800c3a6:	4618      	mov	r0, r3
 800c3a8:	3714      	adds	r7, #20
 800c3aa:	46bd      	mov	sp, r7
 800c3ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3b0:	4770      	bx	lr
 800c3b2:	bf00      	nop
 800c3b4:	080133f4 	.word	0x080133f4
 800c3b8:	08013410 	.word	0x08013410
 800c3bc:	08013414 	.word	0x08013414
 800c3c0:	08013418 	.word	0x08013418

0800c3c4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800c3c4:	b480      	push	{r7}
 800c3c6:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800c3c8:	f3bf 8f4f 	dsb	sy
}
 800c3cc:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800c3ce:	4b06      	ldr	r3, [pc, #24]	@ (800c3e8 <__NVIC_SystemReset+0x24>)
 800c3d0:	68db      	ldr	r3, [r3, #12]
 800c3d2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800c3d6:	4904      	ldr	r1, [pc, #16]	@ (800c3e8 <__NVIC_SystemReset+0x24>)
 800c3d8:	4b04      	ldr	r3, [pc, #16]	@ (800c3ec <__NVIC_SystemReset+0x28>)
 800c3da:	4313      	orrs	r3, r2
 800c3dc:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800c3de:	f3bf 8f4f 	dsb	sy
}
 800c3e2:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800c3e4:	bf00      	nop
 800c3e6:	e7fd      	b.n	800c3e4 <__NVIC_SystemReset+0x20>
 800c3e8:	e000ed00 	.word	0xe000ed00
 800c3ec:	05fa0004 	.word	0x05fa0004

0800c3f0 <ARM_MPU_Enable>:
    
/** Enable the MPU.
* \param MPU_Control Default access permissions for unconfigured regions.
*/
__STATIC_INLINE void ARM_MPU_Enable(uint32_t MPU_Control)
{
 800c3f0:	b480      	push	{r7}
 800c3f2:	b083      	sub	sp, #12
 800c3f4:	af00      	add	r7, sp, #0
 800c3f6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("dsb 0xF":::"memory");
 800c3f8:	f3bf 8f4f 	dsb	sy
}
 800c3fc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800c3fe:	f3bf 8f6f 	isb	sy
}
 800c402:	bf00      	nop
  __DSB();
  __ISB();
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 800c404:	4a08      	ldr	r2, [pc, #32]	@ (800c428 <ARM_MPU_Enable+0x38>)
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	f043 0301 	orr.w	r3, r3, #1
 800c40c:	6053      	str	r3, [r2, #4]
#ifdef SCB_SHCSR_MEMFAULTENA_Msk
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800c40e:	4b07      	ldr	r3, [pc, #28]	@ (800c42c <ARM_MPU_Enable+0x3c>)
 800c410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c412:	4a06      	ldr	r2, [pc, #24]	@ (800c42c <ARM_MPU_Enable+0x3c>)
 800c414:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c418:	6253      	str	r3, [r2, #36]	@ 0x24
#endif
}
 800c41a:	bf00      	nop
 800c41c:	370c      	adds	r7, #12
 800c41e:	46bd      	mov	sp, r7
 800c420:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c424:	4770      	bx	lr
 800c426:	bf00      	nop
 800c428:	e000ed90 	.word	0xe000ed90
 800c42c:	e000ed00 	.word	0xe000ed00

0800c430 <ARM_MPU_Disable>:

/** Disable the MPU.
*/
__STATIC_INLINE void ARM_MPU_Disable(void)
{
 800c430:	b480      	push	{r7}
 800c432:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800c434:	f3bf 8f4f 	dsb	sy
}
 800c438:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800c43a:	f3bf 8f6f 	isb	sy
}
 800c43e:	bf00      	nop
  __DSB();
  __ISB();
#ifdef SCB_SHCSR_MEMFAULTENA_Msk
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800c440:	4b08      	ldr	r3, [pc, #32]	@ (800c464 <ARM_MPU_Disable+0x34>)
 800c442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c444:	4a07      	ldr	r2, [pc, #28]	@ (800c464 <ARM_MPU_Disable+0x34>)
 800c446:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c44a:	6253      	str	r3, [r2, #36]	@ 0x24
#endif
  MPU->CTRL  &= ~MPU_CTRL_ENABLE_Msk;
 800c44c:	4b06      	ldr	r3, [pc, #24]	@ (800c468 <ARM_MPU_Disable+0x38>)
 800c44e:	685b      	ldr	r3, [r3, #4]
 800c450:	4a05      	ldr	r2, [pc, #20]	@ (800c468 <ARM_MPU_Disable+0x38>)
 800c452:	f023 0301 	bic.w	r3, r3, #1
 800c456:	6053      	str	r3, [r2, #4]
}
 800c458:	bf00      	nop
 800c45a:	46bd      	mov	sp, r7
 800c45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c460:	4770      	bx	lr
 800c462:	bf00      	nop
 800c464:	e000ed00 	.word	0xe000ed00
 800c468:	e000ed90 	.word	0xe000ed90

0800c46c <LL_MPU_ConfigRegion>:
  *         @arg @ref LL_MPU_ACCESS_CACHEABLE or @ref LL_MPU_ACCESS_NOT_CACHEABLE
  *         @arg @ref LL_MPU_ACCESS_BUFFERABLE or @ref LL_MPU_ACCESS_NOT_BUFFERABLE
  * @retval None
  */
__STATIC_INLINE void LL_MPU_ConfigRegion(uint32_t Region, uint32_t SubRegionDisable, uint32_t Address, uint32_t Attributes)
{
 800c46c:	b480      	push	{r7}
 800c46e:	b085      	sub	sp, #20
 800c470:	af00      	add	r7, sp, #0
 800c472:	60f8      	str	r0, [r7, #12]
 800c474:	60b9      	str	r1, [r7, #8]
 800c476:	607a      	str	r2, [r7, #4]
 800c478:	603b      	str	r3, [r7, #0]
  /* Set Region number */
  WRITE_REG(MPU->RNR, Region);
 800c47a:	4a0b      	ldr	r2, [pc, #44]	@ (800c4a8 <LL_MPU_ConfigRegion+0x3c>)
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	6093      	str	r3, [r2, #8]
  /* Set base address */
  WRITE_REG(MPU->RBAR, (Address & 0xFFFFFFE0U));
 800c480:	4a09      	ldr	r2, [pc, #36]	@ (800c4a8 <LL_MPU_ConfigRegion+0x3c>)
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	f023 031f 	bic.w	r3, r3, #31
 800c488:	60d3      	str	r3, [r2, #12]
  /* Configure MPU */
  WRITE_REG(MPU->RASR, (MPU_RASR_ENABLE_Msk | Attributes | SubRegionDisable << MPU_RASR_SRD_Pos));
 800c48a:	68bb      	ldr	r3, [r7, #8]
 800c48c:	021a      	lsls	r2, r3, #8
 800c48e:	683b      	ldr	r3, [r7, #0]
 800c490:	4313      	orrs	r3, r2
 800c492:	4a05      	ldr	r2, [pc, #20]	@ (800c4a8 <LL_MPU_ConfigRegion+0x3c>)
 800c494:	f043 0301 	orr.w	r3, r3, #1
 800c498:	6113      	str	r3, [r2, #16]
}
 800c49a:	bf00      	nop
 800c49c:	3714      	adds	r7, #20
 800c49e:	46bd      	mov	sp, r7
 800c4a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4a4:	4770      	bx	lr
 800c4a6:	bf00      	nop
 800c4a8:	e000ed90 	.word	0xe000ed90

0800c4ac <fault_init>:
 *
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 */
int32_t fault_init(struct fault_cfg* cfg)
{
 800c4ac:	b580      	push	{r7, lr}
 800c4ae:	b082      	sub	sp, #8
 800c4b0:	af00      	add	r7, sp, #0
 800c4b2:	6078      	str	r0, [r7, #4]
    fault_get_rcc_csr();
 800c4b4:	f000 f8d0 	bl	800c658 <fault_get_rcc_csr>
    // A future feature would be to detect a reset due to the hardware watchdog
    // and if true, save the LWL buffer at this time. This would require the LWL
    // buffer to be preserved during early initialization, which might be best
    // done by putting it in its own section (vs being in .data/.bss).

    return 0;
 800c4b8:	2300      	movs	r3, #0
}
 800c4ba:	4618      	mov	r0, r3
 800c4bc:	3708      	adds	r7, #8
 800c4be:	46bd      	mov	sp, r7
 800c4c0:	bd80      	pop	{r7, pc}
	...

0800c4c4 <fault_start>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * This function starts the fault singleton module, to enter normal operation.
 */
int32_t fault_start(void)
{
 800c4c4:	b580      	push	{r7, lr}
 800c4c6:	b082      	sub	sp, #8
 800c4c8:	af00      	add	r7, sp, #0
    int32_t rc;
    uint32_t* sp;

    rc = cmd_register(&cmd_info);
 800c4ca:	4823      	ldr	r0, [pc, #140]	@ (800c558 <fault_start+0x94>)
 800c4cc:	f7fe f966 	bl	800a79c <cmd_register>
 800c4d0:	6038      	str	r0, [r7, #0]
    if (rc < 0) {
 800c4d2:	683b      	ldr	r3, [r7, #0]
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	da0d      	bge.n	800c4f4 <fault_start+0x30>
        log_error("fault_start: cmd_register error %d\n", rc);
 800c4d8:	4b20      	ldr	r3, [pc, #128]	@ (800c55c <fault_start+0x98>)
 800c4da:	781b      	ldrb	r3, [r3, #0]
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d007      	beq.n	800c4f0 <fault_start+0x2c>
 800c4e0:	4b1f      	ldr	r3, [pc, #124]	@ (800c560 <fault_start+0x9c>)
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	dd03      	ble.n	800c4f0 <fault_start+0x2c>
 800c4e8:	6839      	ldr	r1, [r7, #0]
 800c4ea:	481e      	ldr	r0, [pc, #120]	@ (800c564 <fault_start+0xa0>)
 800c4ec:	f001 fe62 	bl	800e1b4 <log_printf>
        return rc;
 800c4f0:	683b      	ldr	r3, [r7, #0]
 800c4f2:	e02d      	b.n	800c550 <fault_start+0x8c>
    }

    rc = wdg_register_triggered_cb(wdg_triggered_handler);
 800c4f4:	481c      	ldr	r0, [pc, #112]	@ (800c568 <fault_start+0xa4>)
 800c4f6:	f004 faef 	bl	8010ad8 <wdg_register_triggered_cb>
 800c4fa:	6038      	str	r0, [r7, #0]
    if (rc != 0) {
 800c4fc:	683b      	ldr	r3, [r7, #0]
 800c4fe:	2b00      	cmp	r3, #0
 800c500:	d00d      	beq.n	800c51e <fault_start+0x5a>
        log_error("fault_start: wdg_register_triggered_cb returns %ld\n", rc);
 800c502:	4b16      	ldr	r3, [pc, #88]	@ (800c55c <fault_start+0x98>)
 800c504:	781b      	ldrb	r3, [r3, #0]
 800c506:	2b00      	cmp	r3, #0
 800c508:	d007      	beq.n	800c51a <fault_start+0x56>
 800c50a:	4b15      	ldr	r3, [pc, #84]	@ (800c560 <fault_start+0x9c>)
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	2b00      	cmp	r3, #0
 800c510:	dd03      	ble.n	800c51a <fault_start+0x56>
 800c512:	6839      	ldr	r1, [r7, #0]
 800c514:	4815      	ldr	r0, [pc, #84]	@ (800c56c <fault_start+0xa8>)
 800c516:	f001 fe4d 	bl	800e1b4 <log_printf>
        return rc;
 800c51a:	683b      	ldr	r3, [r7, #0]
 800c51c:	e018      	b.n	800c550 <fault_start+0x8c>
    // completeness even though it isn't necessary.
    //
    // The stack pointer points to the last word written, so we first decrement
    // it to get to the next word to write.

    __ASM volatile("MOV  %0, sp" : "=r" (sp) : : "memory");
 800c51e:	466b      	mov	r3, sp
 800c520:	607b      	str	r3, [r7, #4]
    sp--;
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	3b04      	subs	r3, #4
 800c526:	607b      	str	r3, [r7, #4]
    while (sp >= &_s_stack_guard)
 800c528:	e004      	b.n	800c534 <fault_start+0x70>
        *sp-- = STACK_INIT_PATTERN;
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	1f1a      	subs	r2, r3, #4
 800c52e:	607a      	str	r2, [r7, #4]
 800c530:	4a0f      	ldr	r2, [pc, #60]	@ (800c570 <fault_start+0xac>)
 800c532:	601a      	str	r2, [r3, #0]
    while (sp >= &_s_stack_guard)
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	4a0f      	ldr	r2, [pc, #60]	@ (800c574 <fault_start+0xb0>)
 800c538:	4293      	cmp	r3, r2
 800c53a:	d2f6      	bcs.n	800c52a <fault_start+0x66>
    //   + LL_MPU_ACCESS_NOT_CACHEABLE, meaning not cachable (really doesn't
    //     matter).
    //   + LL_MPU_ACCESS_NOT_BUFFERABLE, meaning not bufferable (really doesn't
    //     matter).

    LL_MPU_ConfigRegion(0, 0, (uint32_t)(&_s_stack_guard),
 800c53c:	4a0d      	ldr	r2, [pc, #52]	@ (800c574 <fault_start+0xb0>)
 800c53e:	4b0e      	ldr	r3, [pc, #56]	@ (800c578 <fault_start+0xb4>)
 800c540:	2100      	movs	r1, #0
 800c542:	2000      	movs	r0, #0
 800c544:	f7ff ff92 	bl	800c46c <LL_MPU_ConfigRegion>
    // - PRIVDEFENA = 1, meaning the default memory map is used if there is no
    //   MPU region.
    // - HFNMIENA = 1, meaning MPU is used for even high priority exception
    //   handlers.

    ARM_MPU_Enable(MPU_CTRL_PRIVDEFENA_Msk|MPU_CTRL_HFNMIENA_Msk);
 800c548:	2006      	movs	r0, #6
 800c54a:	f7ff ff51 	bl	800c3f0 <ARM_MPU_Enable>

    ARM_MPU_Enable(MPU_CTRL_PRIVDEFENA_Msk|MPU_CTRL_HFNMIENA_Msk);

#endif

    return 0;
 800c54e:	2300      	movs	r3, #0
}
 800c550:	4618      	mov	r0, r3
 800c552:	3708      	adds	r7, #8
 800c554:	46bd      	mov	sp, r7
 800c556:	bd80      	pop	{r7, pc}
 800c558:	20000340 	.word	0x20000340
 800c55c:	200003ec 	.word	0x200003ec
 800c560:	20000318 	.word	0x20000318
 800c564:	080134dc 	.word	0x080134dc
 800c568:	0800c869 	.word	0x0800c869
 800c56c:	08013508 	.word	0x08013508
 800c570:	cafebadd 	.word	0xcafebadd
 800c574:	20001940 	.word	0x20001940
 800c578:	16040008 	.word	0x16040008

0800c57c <fault_detected>:
 * stack pointer (after saving the original value) before calling another
 * function.  We also save the current value of lr, which is often just after
 * the call to this function.
 */
void fault_detected(enum fault_type fault_type, uint32_t fault_param)
{
 800c57c:	b580      	push	{r7, lr}
 800c57e:	b082      	sub	sp, #8
 800c580:	af00      	add	r7, sp, #0
 800c582:	4603      	mov	r3, r0
 800c584:	6039      	str	r1, [r7, #0]
 800c586:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsid i" : : : "memory");
 800c588:	b672      	cpsid	i
}
 800c58a:	bf00      	nop
    // Panic mode.
    CRIT_START();
    wdg_feed_hdw();
 800c58c:	f004 fb3c 	bl	8010c08 <wdg_feed_hdw>

    // Disable MPU to avoid another fault (shouldn't be necessary)
    ARM_MPU_Disable();
 800c590:	f7ff ff4e 	bl	800c430 <ARM_MPU_Disable>

    // Start to collect fault data.
    fault_data_buf.fault_type = fault_type;
 800c594:	79fb      	ldrb	r3, [r7, #7]
 800c596:	4a0c      	ldr	r2, [pc, #48]	@ (800c5c8 <fault_detected+0x4c>)
 800c598:	6093      	str	r3, [r2, #8]
    fault_data_buf.fault_param = fault_param;
 800c59a:	4a0b      	ldr	r2, [pc, #44]	@ (800c5c8 <fault_detected+0x4c>)
 800c59c:	683b      	ldr	r3, [r7, #0]
 800c59e:	60d3      	str	r3, [r2, #12]
    memset(&fault_data_buf.excpt_stk_r0, 0, EXCPT_STK_BYTES);
 800c5a0:	2220      	movs	r2, #32
 800c5a2:	2100      	movs	r1, #0
 800c5a4:	4809      	ldr	r0, [pc, #36]	@ (800c5cc <fault_detected+0x50>)
 800c5a6:	f005 f9a5 	bl	80118f4 <memset>
    __ASM volatile("MOV  %0, lr" : "=r" (fault_data_buf.lr) : : "memory");
 800c5aa:	4673      	mov	r3, lr
 800c5ac:	4a06      	ldr	r2, [pc, #24]	@ (800c5c8 <fault_detected+0x4c>)
 800c5ae:	6353      	str	r3, [r2, #52]	@ 0x34
    __ASM volatile("MOV  %0, sp" : "=r" (fault_data_buf.sp) : : "memory");
 800c5b0:	466b      	mov	r3, sp
 800c5b2:	4a05      	ldr	r2, [pc, #20]	@ (800c5c8 <fault_detected+0x4c>)
 800c5b4:	6313      	str	r3, [r2, #48]	@ 0x30
    __ASM volatile("MOV  sp, %0" : : "r" (&_estack) : "memory");
 800c5b6:	4b06      	ldr	r3, [pc, #24]	@ (800c5d0 <fault_detected+0x54>)
 800c5b8:	469d      	mov	sp, r3
    fault_common_handler();
 800c5ba:	f000 f871 	bl	800c6a0 <fault_common_handler>
}
 800c5be:	bf00      	nop
 800c5c0:	3708      	adds	r7, #8
 800c5c2:	46bd      	mov	sp, r7
 800c5c4:	bd80      	pop	{r7, pc}
 800c5c6:	bf00      	nop
 800c5c8:	20000704 	.word	0x20000704
 800c5cc:	20000714 	.word	0x20000714
 800c5d0:	20018000 	.word	0x20018000

0800c5d4 <fault_exception_handler>:
 *
 *     Infinite_Loop:
 *         b    Infinite_Loop
 */
void fault_exception_handler(uint32_t sp)
{
 800c5d4:	b580      	push	{r7, lr}
 800c5d6:	b084      	sub	sp, #16
 800c5d8:	af00      	add	r7, sp, #0
 800c5da:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 800c5dc:	b672      	cpsid	i
}
 800c5de:	bf00      	nop
    // Panic mode.
    CRIT_START();
    wdg_feed_hdw();
 800c5e0:	f004 fb12 	bl	8010c08 <wdg_feed_hdw>

    // Disable MPU to avoid another fault (shouldn't be necessary)
    ARM_MPU_Disable();
 800c5e4:	f7ff ff24 	bl	800c430 <ARM_MPU_Disable>

    // Start to collect fault data.
    fault_data_buf.fault_type = FAULT_TYPE_EXCEPTION;
 800c5e8:	4b17      	ldr	r3, [pc, #92]	@ (800c648 <fault_exception_handler+0x74>)
 800c5ea:	2202      	movs	r2, #2
 800c5ec:	609a      	str	r2, [r3, #8]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c5ee:	f3ef 8305 	mrs	r3, IPSR
 800c5f2:	60fb      	str	r3, [r7, #12]
  return(result);
 800c5f4:	68fb      	ldr	r3, [r7, #12]
    fault_data_buf.fault_param = __get_IPSR();
 800c5f6:	4a14      	ldr	r2, [pc, #80]	@ (800c648 <fault_exception_handler+0x74>)
 800c5f8:	60d3      	str	r3, [r2, #12]
    __ASM volatile("MOV  %0, lr" : "=r" (fault_data_buf.lr) : : "memory");
 800c5fa:	4673      	mov	r3, lr
 800c5fc:	4a12      	ldr	r2, [pc, #72]	@ (800c648 <fault_exception_handler+0x74>)
 800c5fe:	6353      	str	r3, [r2, #52]	@ 0x34
    fault_data_buf.sp = sp;
 800c600:	4a11      	ldr	r2, [pc, #68]	@ (800c648 <fault_exception_handler+0x74>)
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	6313      	str	r3, [r2, #48]	@ 0x30

    if (((sp & 0x7) == 0) &&
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	f003 0307 	and.w	r3, r3, #7
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d10f      	bne.n	800c630 <fault_exception_handler+0x5c>
        (sp >= (uint32_t)&_sdata) &&
 800c610:	4a0e      	ldr	r2, [pc, #56]	@ (800c64c <fault_exception_handler+0x78>)
    if (((sp & 0x7) == 0) &&
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	4293      	cmp	r3, r2
 800c616:	d30b      	bcc.n	800c630 <fault_exception_handler+0x5c>
        ((sp + EXCPT_STK_BYTES + 4) <= (uint32_t)&_estack)) {
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	3324      	adds	r3, #36	@ 0x24
 800c61c:	4a0c      	ldr	r2, [pc, #48]	@ (800c650 <fault_exception_handler+0x7c>)
        (sp >= (uint32_t)&_sdata) &&
 800c61e:	4293      	cmp	r3, r2
 800c620:	d806      	bhi.n	800c630 <fault_exception_handler+0x5c>
        memcpy(&fault_data_buf.excpt_stk_r0, (uint8_t*)sp, EXCPT_STK_BYTES);
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	2220      	movs	r2, #32
 800c626:	4619      	mov	r1, r3
 800c628:	480a      	ldr	r0, [pc, #40]	@ (800c654 <fault_exception_handler+0x80>)
 800c62a:	f005 fa0d 	bl	8011a48 <memcpy>
 800c62e:	e004      	b.n	800c63a <fault_exception_handler+0x66>
    } else {
        memset(&fault_data_buf.excpt_stk_r0, 0, EXCPT_STK_BYTES);
 800c630:	2220      	movs	r2, #32
 800c632:	2100      	movs	r1, #0
 800c634:	4807      	ldr	r0, [pc, #28]	@ (800c654 <fault_exception_handler+0x80>)
 800c636:	f005 f95d 	bl	80118f4 <memset>
    }
    fault_common_handler();
 800c63a:	f000 f831 	bl	800c6a0 <fault_common_handler>
}
 800c63e:	bf00      	nop
 800c640:	3710      	adds	r7, #16
 800c642:	46bd      	mov	sp, r7
 800c644:	bd80      	pop	{r7, pc}
 800c646:	bf00      	nop
 800c648:	20000704 	.word	0x20000704
 800c64c:	20000000 	.word	0x20000000
 800c650:	20018000 	.word	0x20018000
 800c654:	20000714 	.word	0x20000714

0800c658 <fault_get_rcc_csr>:

uint32_t fault_get_rcc_csr(void)
{
 800c658:	b480      	push	{r7}
 800c65a:	af00      	add	r7, sp, #0
    if (!got_rcc_csr) {
 800c65c:	4b0d      	ldr	r3, [pc, #52]	@ (800c694 <fault_get_rcc_csr+0x3c>)
 800c65e:	781b      	ldrb	r3, [r3, #0]
 800c660:	f083 0301 	eor.w	r3, r3, #1
 800c664:	b2db      	uxtb	r3, r3
 800c666:	2b00      	cmp	r3, #0
 800c668:	d00c      	beq.n	800c684 <fault_get_rcc_csr+0x2c>
        got_rcc_csr = true;
 800c66a:	4b0a      	ldr	r3, [pc, #40]	@ (800c694 <fault_get_rcc_csr+0x3c>)
 800c66c:	2201      	movs	r2, #1
 800c66e:	701a      	strb	r2, [r3, #0]
        rcc_csr = RCC->CSR;
 800c670:	4b09      	ldr	r3, [pc, #36]	@ (800c698 <fault_get_rcc_csr+0x40>)
 800c672:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c674:	4a09      	ldr	r2, [pc, #36]	@ (800c69c <fault_get_rcc_csr+0x44>)
 800c676:	6013      	str	r3, [r2, #0]
        RCC->CSR |= RCC_CSR_RMVF_Msk;
 800c678:	4b07      	ldr	r3, [pc, #28]	@ (800c698 <fault_get_rcc_csr+0x40>)
 800c67a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c67c:	4a06      	ldr	r2, [pc, #24]	@ (800c698 <fault_get_rcc_csr+0x40>)
 800c67e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c682:	6753      	str	r3, [r2, #116]	@ 0x74
    }
    return rcc_csr;
 800c684:	4b05      	ldr	r3, [pc, #20]	@ (800c69c <fault_get_rcc_csr+0x44>)
 800c686:	681b      	ldr	r3, [r3, #0]
}
 800c688:	4618      	mov	r0, r3
 800c68a:	46bd      	mov	sp, r7
 800c68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c690:	4770      	bx	lr
 800c692:	bf00      	nop
 800c694:	20000760 	.word	0x20000760
 800c698:	40023800 	.word	0x40023800
 800c69c:	2000075c 	.word	0x2000075c

0800c6a0 <fault_common_handler>:
 * @brief Common fault handling.
 *
 * @note This function will not return.
 */
static void fault_common_handler()
{
 800c6a0:	b580      	push	{r7, lr}
 800c6a2:	b086      	sub	sp, #24
 800c6a4:	af00      	add	r7, sp, #0
    uint8_t* lwl_data;
    uint32_t lwl_num_bytes;
    struct end_marker end;

    lwl_enable(false);
 800c6a6:	2000      	movs	r0, #0
 800c6a8:	f001 fe50 	bl	800e34c <lwl_enable>
    printc_panic("\nFault type=%lu param=%lu\n", fault_data_buf.fault_type,
 800c6ac:	4b2a      	ldr	r3, [pc, #168]	@ (800c758 <fault_common_handler+0xb8>)
 800c6ae:	689b      	ldr	r3, [r3, #8]
 800c6b0:	4a29      	ldr	r2, [pc, #164]	@ (800c758 <fault_common_handler+0xb8>)
 800c6b2:	68d2      	ldr	r2, [r2, #12]
 800c6b4:	4619      	mov	r1, r3
 800c6b6:	4829      	ldr	r0, [pc, #164]	@ (800c75c <fault_common_handler+0xbc>)
 800c6b8:	f7fe ff56 	bl	800b568 <printc_panic>
                 fault_data_buf.fault_param);

    // Populate data buffer and then record it.
    fault_data_buf.magic = MOD_MAGIC_FAULT;
 800c6bc:	4b26      	ldr	r3, [pc, #152]	@ (800c758 <fault_common_handler+0xb8>)
 800c6be:	4a28      	ldr	r2, [pc, #160]	@ (800c760 <fault_common_handler+0xc0>)
 800c6c0:	601a      	str	r2, [r3, #0]
    fault_data_buf.num_section_bytes = sizeof(fault_data_buf);
 800c6c2:	4b25      	ldr	r3, [pc, #148]	@ (800c758 <fault_common_handler+0xb8>)
 800c6c4:	2258      	movs	r2, #88	@ 0x58
 800c6c6:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c6c8:	f3ef 8305 	mrs	r3, IPSR
 800c6cc:	613b      	str	r3, [r7, #16]
  return(result);
 800c6ce:	693b      	ldr	r3, [r7, #16]
    fault_data_buf.ipsr = __get_IPSR();
 800c6d0:	4a21      	ldr	r2, [pc, #132]	@ (800c758 <fault_common_handler+0xb8>)
 800c6d2:	6393      	str	r3, [r2, #56]	@ 0x38
    fault_data_buf.icsr = SCB->ICSR;
 800c6d4:	4b23      	ldr	r3, [pc, #140]	@ (800c764 <fault_common_handler+0xc4>)
 800c6d6:	685b      	ldr	r3, [r3, #4]
 800c6d8:	4a1f      	ldr	r2, [pc, #124]	@ (800c758 <fault_common_handler+0xb8>)
 800c6da:	63d3      	str	r3, [r2, #60]	@ 0x3c
    fault_data_buf.shcsr =  SCB->SHCSR;
 800c6dc:	4b21      	ldr	r3, [pc, #132]	@ (800c764 <fault_common_handler+0xc4>)
 800c6de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c6e0:	4a1d      	ldr	r2, [pc, #116]	@ (800c758 <fault_common_handler+0xb8>)
 800c6e2:	6413      	str	r3, [r2, #64]	@ 0x40
    fault_data_buf.cfsr =  SCB->CFSR;
 800c6e4:	4b1f      	ldr	r3, [pc, #124]	@ (800c764 <fault_common_handler+0xc4>)
 800c6e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c6e8:	4a1b      	ldr	r2, [pc, #108]	@ (800c758 <fault_common_handler+0xb8>)
 800c6ea:	6453      	str	r3, [r2, #68]	@ 0x44
    fault_data_buf.hfsr =  SCB->HFSR;
 800c6ec:	4b1d      	ldr	r3, [pc, #116]	@ (800c764 <fault_common_handler+0xc4>)
 800c6ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c6f0:	4a19      	ldr	r2, [pc, #100]	@ (800c758 <fault_common_handler+0xb8>)
 800c6f2:	6493      	str	r3, [r2, #72]	@ 0x48
    fault_data_buf.mmfar =  SCB->MMFAR;
 800c6f4:	4b1b      	ldr	r3, [pc, #108]	@ (800c764 <fault_common_handler+0xc4>)
 800c6f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c6f8:	4a17      	ldr	r2, [pc, #92]	@ (800c758 <fault_common_handler+0xb8>)
 800c6fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
    fault_data_buf.bfar =  SCB->BFAR;
 800c6fc:	4b19      	ldr	r3, [pc, #100]	@ (800c764 <fault_common_handler+0xc4>)
 800c6fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c700:	4a15      	ldr	r2, [pc, #84]	@ (800c758 <fault_common_handler+0xb8>)
 800c702:	6513      	str	r3, [r2, #80]	@ 0x50
    fault_data_buf.tick_ms = tmr_get_ms();
 800c704:	f002 feb4 	bl	800f470 <tmr_get_ms>
 800c708:	4603      	mov	r3, r0
 800c70a:	4a13      	ldr	r2, [pc, #76]	@ (800c758 <fault_common_handler+0xb8>)
 800c70c:	6553      	str	r3, [r2, #84]	@ 0x54

    // Record the MCU data.
    record_fault_data(0, (uint8_t*)&fault_data_buf, sizeof(fault_data_buf));
 800c70e:	2258      	movs	r2, #88	@ 0x58
 800c710:	4911      	ldr	r1, [pc, #68]	@ (800c758 <fault_common_handler+0xb8>)
 800c712:	2000      	movs	r0, #0
 800c714:	f000 f82a 	bl	800c76c <record_fault_data>

    // Record the LWL buffer.
    lwl_data = lwl_get_buffer(&lwl_num_bytes);
 800c718:	f107 030c 	add.w	r3, r7, #12
 800c71c:	4618      	mov	r0, r3
 800c71e:	f001 fe25 	bl	800e36c <lwl_get_buffer>
 800c722:	6178      	str	r0, [r7, #20]
    record_fault_data(sizeof(fault_data_buf), lwl_data, lwl_num_bytes);
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	461a      	mov	r2, r3
 800c728:	6979      	ldr	r1, [r7, #20]
 800c72a:	2058      	movs	r0, #88	@ 0x58
 800c72c:	f000 f81e 	bl	800c76c <record_fault_data>

    // Record end marker.
    memset(&end, 0, sizeof(end));
 800c730:	1d3b      	adds	r3, r7, #4
 800c732:	2208      	movs	r2, #8
 800c734:	2100      	movs	r1, #0
 800c736:	4618      	mov	r0, r3
 800c738:	f005 f8dc 	bl	80118f4 <memset>
    end.magic = MOD_MAGIC_END;
 800c73c:	4b0a      	ldr	r3, [pc, #40]	@ (800c768 <fault_common_handler+0xc8>)
 800c73e:	607b      	str	r3, [r7, #4]
    end.num_section_bytes = sizeof(end);
 800c740:	2308      	movs	r3, #8
 800c742:	60bb      	str	r3, [r7, #8]

    record_fault_data(sizeof(fault_data_buf) + lwl_num_bytes, (uint8_t*)&end,
 800c744:	68fb      	ldr	r3, [r7, #12]
 800c746:	3358      	adds	r3, #88	@ 0x58
 800c748:	1d39      	adds	r1, r7, #4
 800c74a:	2208      	movs	r2, #8
 800c74c:	4618      	mov	r0, r3
 800c74e:	f000 f80d 	bl	800c76c <record_fault_data>
                      sizeof(end));

    // Reset system - this function will not return.
    NVIC_SystemReset();
 800c752:	f7ff fe37 	bl	800c3c4 <__NVIC_SystemReset>
 800c756:	bf00      	nop
 800c758:	20000704 	.word	0x20000704
 800c75c:	08013544 	.word	0x08013544
 800c760:	dead0001 	.word	0xdead0001
 800c764:	e000ed00 	.word	0xe000ed00
 800c768:	c0da0001 	.word	0xc0da0001

0800c76c <record_fault_data>:
 * @note As we are in a panic, we tend to just ignore return codes and keep
 *       going.
 */
static void record_fault_data(uint32_t data_offset, uint8_t* data_addr,
                              uint32_t num_bytes)
{
 800c76c:	b580      	push	{r7, lr}
 800c76e:	b088      	sub	sp, #32
 800c770:	af00      	add	r7, sp, #0
 800c772:	60f8      	str	r0, [r7, #12]
 800c774:	60b9      	str	r1, [r7, #8]
 800c776:	607a      	str	r2, [r7, #4]
#if CONFIG_FAULT_PANIC_TO_FLASH
    {
        static bool do_flash;
        int32_t rc;
        
        if (data_offset == 0) {
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d109      	bne.n	800c792 <record_fault_data+0x26>
            do_flash = ((struct fault_data*)FLASH_PANIC_DATA_ADDR)->magic !=
 800c77e:	4b32      	ldr	r3, [pc, #200]	@ (800c848 <record_fault_data+0xdc>)
 800c780:	681b      	ldr	r3, [r3, #0]
 800c782:	4a32      	ldr	r2, [pc, #200]	@ (800c84c <record_fault_data+0xe0>)
 800c784:	4293      	cmp	r3, r2
 800c786:	bf14      	ite	ne
 800c788:	2301      	movne	r3, #1
 800c78a:	2300      	moveq	r3, #0
 800c78c:	b2da      	uxtb	r2, r3
 800c78e:	4b30      	ldr	r3, [pc, #192]	@ (800c850 <record_fault_data+0xe4>)
 800c790:	701a      	strb	r2, [r3, #0]
                MOD_MAGIC_FAULT;
        }
        if (do_flash) {
 800c792:	4b2f      	ldr	r3, [pc, #188]	@ (800c850 <record_fault_data+0xe4>)
 800c794:	781b      	ldrb	r3, [r3, #0]
 800c796:	2b00      	cmp	r3, #0
 800c798:	d01f      	beq.n	800c7da <record_fault_data+0x6e>
            if (data_offset == 0) {
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d10a      	bne.n	800c7b6 <record_fault_data+0x4a>
                rc = flash_panic_erase_page((uint32_t*)FLASH_PANIC_DATA_ADDR);
 800c7a0:	4829      	ldr	r0, [pc, #164]	@ (800c848 <record_fault_data+0xdc>)
 800c7a2:	f000 f9ab 	bl	800cafc <flash_panic_erase_page>
 800c7a6:	6178      	str	r0, [r7, #20]
                if (rc != 0)
 800c7a8:	697b      	ldr	r3, [r7, #20]
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d003      	beq.n	800c7b6 <record_fault_data+0x4a>
                    printc_panic("flash_panic_erase_page returns %ld\n", rc);
 800c7ae:	6979      	ldr	r1, [r7, #20]
 800c7b0:	4828      	ldr	r0, [pc, #160]	@ (800c854 <record_fault_data+0xe8>)
 800c7b2:	f7fe fed9 	bl	800b568 <printc_panic>
            }
            rc = flash_panic_write((uint32_t*)(FLASH_PANIC_DATA_ADDR +
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 800c7bc:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800c7c0:	687a      	ldr	r2, [r7, #4]
 800c7c2:	68b9      	ldr	r1, [r7, #8]
 800c7c4:	4618      	mov	r0, r3
 800c7c6:	f000 f9ef 	bl	800cba8 <flash_panic_write>
 800c7ca:	6178      	str	r0, [r7, #20]
                                               data_offset),
                                   (uint32_t*)data_addr, num_bytes);
            if (rc != 0)
 800c7cc:	697b      	ldr	r3, [r7, #20]
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d003      	beq.n	800c7da <record_fault_data+0x6e>
                printc_panic("flash_panic_write returns %ld\n", rc);
 800c7d2:	6979      	ldr	r1, [r7, #20]
 800c7d4:	4820      	ldr	r0, [pc, #128]	@ (800c858 <record_fault_data+0xec>)
 800c7d6:	f7fe fec7 	bl	800b568 <printc_panic>
    }
#endif

#if CONFIG_FAULT_PANIC_TO_CONSOLE
    {
        const int bytes_per_line = 32;
 800c7da:	2320      	movs	r3, #32
 800c7dc:	613b      	str	r3, [r7, #16]
        uint32_t line_byte_ctr = 0;
 800c7de:	2300      	movs	r3, #0
 800c7e0:	61fb      	str	r3, [r7, #28]
        uint32_t idx;

        for (idx = 0; idx < num_bytes; idx++) {
 800c7e2:	2300      	movs	r3, #0
 800c7e4:	61bb      	str	r3, [r7, #24]
 800c7e6:	e020      	b.n	800c82a <record_fault_data+0xbe>
            if (line_byte_ctr == 0)
 800c7e8:	69fb      	ldr	r3, [r7, #28]
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d103      	bne.n	800c7f6 <record_fault_data+0x8a>
                printc_panic("%08x: ", (unsigned int)data_offset);
 800c7ee:	68f9      	ldr	r1, [r7, #12]
 800c7f0:	481a      	ldr	r0, [pc, #104]	@ (800c85c <record_fault_data+0xf0>)
 800c7f2:	f7fe feb9 	bl	800b568 <printc_panic>
            printc_panic("%02x", (unsigned)*data_addr++);
 800c7f6:	68bb      	ldr	r3, [r7, #8]
 800c7f8:	1c5a      	adds	r2, r3, #1
 800c7fa:	60ba      	str	r2, [r7, #8]
 800c7fc:	781b      	ldrb	r3, [r3, #0]
 800c7fe:	4619      	mov	r1, r3
 800c800:	4817      	ldr	r0, [pc, #92]	@ (800c860 <record_fault_data+0xf4>)
 800c802:	f7fe feb1 	bl	800b568 <printc_panic>
            data_offset++;
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	3301      	adds	r3, #1
 800c80a:	60fb      	str	r3, [r7, #12]
            if (++line_byte_ctr >= bytes_per_line) {
 800c80c:	69fb      	ldr	r3, [r7, #28]
 800c80e:	3301      	adds	r3, #1
 800c810:	61fb      	str	r3, [r7, #28]
 800c812:	693b      	ldr	r3, [r7, #16]
 800c814:	69fa      	ldr	r2, [r7, #28]
 800c816:	429a      	cmp	r2, r3
 800c818:	d304      	bcc.n	800c824 <record_fault_data+0xb8>
                printc_panic("\n");
 800c81a:	4812      	ldr	r0, [pc, #72]	@ (800c864 <record_fault_data+0xf8>)
 800c81c:	f7fe fea4 	bl	800b568 <printc_panic>
                line_byte_ctr = 0;
 800c820:	2300      	movs	r3, #0
 800c822:	61fb      	str	r3, [r7, #28]
        for (idx = 0; idx < num_bytes; idx++) {
 800c824:	69bb      	ldr	r3, [r7, #24]
 800c826:	3301      	adds	r3, #1
 800c828:	61bb      	str	r3, [r7, #24]
 800c82a:	69ba      	ldr	r2, [r7, #24]
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	429a      	cmp	r2, r3
 800c830:	d3da      	bcc.n	800c7e8 <record_fault_data+0x7c>
            }
        }
        if (line_byte_ctr != 0)
 800c832:	69fb      	ldr	r3, [r7, #28]
 800c834:	2b00      	cmp	r3, #0
 800c836:	d002      	beq.n	800c83e <record_fault_data+0xd2>
            printc_panic("\n");
 800c838:	480a      	ldr	r0, [pc, #40]	@ (800c864 <record_fault_data+0xf8>)
 800c83a:	f7fe fe95 	bl	800b568 <printc_panic>
    }
#endif

}
 800c83e:	bf00      	nop
 800c840:	3720      	adds	r7, #32
 800c842:	46bd      	mov	sp, r7
 800c844:	bd80      	pop	{r7, pc}
 800c846:	bf00      	nop
 800c848:	08004000 	.word	0x08004000
 800c84c:	dead0001 	.word	0xdead0001
 800c850:	20000761 	.word	0x20000761
 800c854:	08013560 	.word	0x08013560
 800c858:	08013584 	.word	0x08013584
 800c85c:	080135a4 	.word	0x080135a4
 800c860:	080135ac 	.word	0x080135ac
 800c864:	080135b4 	.word	0x080135b4

0800c868 <wdg_triggered_handler>:
 * @param[in] wdg_client_id The watchdog client that triggered.
 *
 * @note This function will not return.
 */
static void wdg_triggered_handler(uint32_t wdg_client_id)
{
 800c868:	b580      	push	{r7, lr}
 800c86a:	b082      	sub	sp, #8
 800c86c:	af00      	add	r7, sp, #0
 800c86e:	6078      	str	r0, [r7, #4]
    fault_detected(FAULT_TYPE_WDG, wdg_client_id);
 800c870:	6879      	ldr	r1, [r7, #4]
 800c872:	2001      	movs	r0, #1
 800c874:	f7ff fe82 	bl	800c57c <fault_detected>
}
 800c878:	bf00      	nop
 800c87a:	3708      	adds	r7, #8
 800c87c:	46bd      	mov	sp, r7
 800c87e:	bd80      	pop	{r7, pc}

0800c880 <cmd_fault_data>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: fault data [erase]
 */
static int32_t cmd_fault_data(int32_t argc, const char** argv)
{
 800c880:	b580      	push	{r7, lr}
 800c882:	b084      	sub	sp, #16
 800c884:	af00      	add	r7, sp, #0
 800c886:	6078      	str	r0, [r7, #4]
 800c888:	6039      	str	r1, [r7, #0]
    int32_t rc = 0;
 800c88a:	2300      	movs	r3, #0
 800c88c:	60fb      	str	r3, [r7, #12]

    if (argc > 3 || (argc == 3 && strcasecmp(argv[2], "erase") != 0)) {
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	2b03      	cmp	r3, #3
 800c892:	dc0c      	bgt.n	800c8ae <cmd_fault_data+0x2e>
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	2b03      	cmp	r3, #3
 800c898:	d10f      	bne.n	800c8ba <cmd_fault_data+0x3a>
 800c89a:	683b      	ldr	r3, [r7, #0]
 800c89c:	3308      	adds	r3, #8
 800c89e:	681b      	ldr	r3, [r3, #0]
 800c8a0:	4917      	ldr	r1, [pc, #92]	@ (800c900 <cmd_fault_data+0x80>)
 800c8a2:	4618      	mov	r0, r3
 800c8a4:	f005 f82e 	bl	8011904 <strcasecmp>
 800c8a8:	4603      	mov	r3, r0
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d005      	beq.n	800c8ba <cmd_fault_data+0x3a>
        printc("Invalid command arguments\n");
 800c8ae:	4815      	ldr	r0, [pc, #84]	@ (800c904 <cmd_fault_data+0x84>)
 800c8b0:	f7fe fd9e 	bl	800b3f0 <printc>
        return MOD_ERR_BAD_CMD;
 800c8b4:	f06f 0303 	mvn.w	r3, #3
 800c8b8:	e01e      	b.n	800c8f8 <cmd_fault_data+0x78>
    }

    if (argc == 3) {
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	2b03      	cmp	r3, #3
 800c8be:	d10a      	bne.n	800c8d6 <cmd_fault_data+0x56>
        rc = flash_panic_erase_page((uint32_t*)FLASH_PANIC_DATA_ADDR);
 800c8c0:	4811      	ldr	r0, [pc, #68]	@ (800c908 <cmd_fault_data+0x88>)
 800c8c2:	f000 f91b 	bl	800cafc <flash_panic_erase_page>
 800c8c6:	60f8      	str	r0, [r7, #12]
        if (rc != 0)
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d013      	beq.n	800c8f6 <cmd_fault_data+0x76>
            printc("Flash erase fails\n");
 800c8ce:	480f      	ldr	r0, [pc, #60]	@ (800c90c <cmd_fault_data+0x8c>)
 800c8d0:	f7fe fd8e 	bl	800b3f0 <printc>
 800c8d4:	e00f      	b.n	800c8f6 <cmd_fault_data+0x76>
    } else {
        uint32_t num_bytes;
        lwl_get_buffer(&num_bytes);
 800c8d6:	f107 0308 	add.w	r3, r7, #8
 800c8da:	4618      	mov	r0, r3
 800c8dc:	f001 fd46 	bl	800e36c <lwl_get_buffer>
        num_bytes += sizeof(fault_data_buf);
 800c8e0:	68bb      	ldr	r3, [r7, #8]
 800c8e2:	3358      	adds	r3, #88	@ 0x58
 800c8e4:	60bb      	str	r3, [r7, #8]
        num_bytes += sizeof(struct end_marker);
 800c8e6:	68bb      	ldr	r3, [r7, #8]
 800c8e8:	3308      	adds	r3, #8
 800c8ea:	60bb      	str	r3, [r7, #8]
        console_data_print((uint8_t*)FLASH_PANIC_DATA_ADDR, num_bytes);
 800c8ec:	68bb      	ldr	r3, [r7, #8]
 800c8ee:	4619      	mov	r1, r3
 800c8f0:	4805      	ldr	r0, [pc, #20]	@ (800c908 <cmd_fault_data+0x88>)
 800c8f2:	f7fe fd53 	bl	800b39c <console_data_print>
    }
    return rc;
 800c8f6:	68fb      	ldr	r3, [r7, #12]
}
 800c8f8:	4618      	mov	r0, r3
 800c8fa:	3710      	adds	r7, #16
 800c8fc:	46bd      	mov	sp, r7
 800c8fe:	bd80      	pop	{r7, pc}
 800c900:	080135b8 	.word	0x080135b8
 800c904:	080135c0 	.word	0x080135c0
 800c908:	08004000 	.word	0x08004000
 800c90c:	080135dc 	.word	0x080135dc

0800c910 <cmd_fault_status>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: fault status
 */
static int32_t cmd_fault_status(int32_t argc, const char** argv)
{
 800c910:	b580      	push	{r7, lr}
 800c912:	b084      	sub	sp, #16
 800c914:	af00      	add	r7, sp, #0
 800c916:	6078      	str	r0, [r7, #4]
 800c918:	6039      	str	r1, [r7, #0]
          { "BOR", RCC_CSR_BORRSTF_Msk},
      };
    uint32_t* sp;
    uint32_t idx;

    printc("Stack: 0x%08lx -> 0x%08lx (%lu bytes)\n",
 800c91a:	4924      	ldr	r1, [pc, #144]	@ (800c9ac <cmd_fault_status+0x9c>)
 800c91c:	4824      	ldr	r0, [pc, #144]	@ (800c9b0 <cmd_fault_status+0xa0>)
           (uint32_t)&_estack,
           (uint32_t)&_e_stack_guard,
           (uint32_t)((&_estack - &_e_stack_guard) * sizeof(uint32_t)));
 800c91e:	4a23      	ldr	r2, [pc, #140]	@ (800c9ac <cmd_fault_status+0x9c>)
 800c920:	4b23      	ldr	r3, [pc, #140]	@ (800c9b0 <cmd_fault_status+0xa0>)
 800c922:	1ad3      	subs	r3, r2, r3
    printc("Stack: 0x%08lx -> 0x%08lx (%lu bytes)\n",
 800c924:	4602      	mov	r2, r0
 800c926:	4823      	ldr	r0, [pc, #140]	@ (800c9b4 <cmd_fault_status+0xa4>)
 800c928:	f7fe fd62 	bl	800b3f0 <printc>
    sp = &_e_stack_guard;
 800c92c:	4b20      	ldr	r3, [pc, #128]	@ (800c9b0 <cmd_fault_status+0xa0>)
 800c92e:	60fb      	str	r3, [r7, #12]
    while (sp < &_estack && *sp == STACK_INIT_PATTERN)
 800c930:	e002      	b.n	800c938 <cmd_fault_status+0x28>
        sp++;
 800c932:	68fb      	ldr	r3, [r7, #12]
 800c934:	3304      	adds	r3, #4
 800c936:	60fb      	str	r3, [r7, #12]
    while (sp < &_estack && *sp == STACK_INIT_PATTERN)
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	4a1c      	ldr	r2, [pc, #112]	@ (800c9ac <cmd_fault_status+0x9c>)
 800c93c:	4293      	cmp	r3, r2
 800c93e:	d204      	bcs.n	800c94a <cmd_fault_status+0x3a>
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	4a1c      	ldr	r2, [pc, #112]	@ (800c9b8 <cmd_fault_status+0xa8>)
 800c946:	4293      	cmp	r3, r2
 800c948:	d0f3      	beq.n	800c932 <cmd_fault_status+0x22>
    printc("Stack usage: 0x%08lx -> 0x%08lx (%lu bytes)\n",
 800c94a:	4818      	ldr	r0, [pc, #96]	@ (800c9ac <cmd_fault_status+0x9c>)
 800c94c:	68fa      	ldr	r2, [r7, #12]
           (uint32_t)&_estack, (uint32_t)sp,
           (uint32_t)((&_estack - sp) * sizeof(uint32_t)));
 800c94e:	4917      	ldr	r1, [pc, #92]	@ (800c9ac <cmd_fault_status+0x9c>)
 800c950:	68fb      	ldr	r3, [r7, #12]
 800c952:	1acb      	subs	r3, r1, r3
    printc("Stack usage: 0x%08lx -> 0x%08lx (%lu bytes)\n",
 800c954:	4601      	mov	r1, r0
 800c956:	4819      	ldr	r0, [pc, #100]	@ (800c9bc <cmd_fault_status+0xac>)
 800c958:	f7fe fd4a 	bl	800b3f0 <printc>
    printc("CSR: Poweron=0x%08lx Current=0x%08lx\n", rcc_csr,
 800c95c:	4b18      	ldr	r3, [pc, #96]	@ (800c9c0 <cmd_fault_status+0xb0>)
 800c95e:	681b      	ldr	r3, [r3, #0]
           RCC->CSR);
 800c960:	4a18      	ldr	r2, [pc, #96]	@ (800c9c4 <cmd_fault_status+0xb4>)
 800c962:	6f52      	ldr	r2, [r2, #116]	@ 0x74
    printc("CSR: Poweron=0x%08lx Current=0x%08lx\n", rcc_csr,
 800c964:	4619      	mov	r1, r3
 800c966:	4818      	ldr	r0, [pc, #96]	@ (800c9c8 <cmd_fault_status+0xb8>)
 800c968:	f7fe fd42 	bl	800b3f0 <printc>
    for (idx = 0; idx < ARRAY_SIZE(reset_info); idx++) {
 800c96c:	2300      	movs	r3, #0
 800c96e:	60bb      	str	r3, [r7, #8]
 800c970:	e014      	b.n	800c99c <cmd_fault_status+0x8c>
        if (rcc_csr & reset_info[idx].csr_bit_mask) {
 800c972:	4a16      	ldr	r2, [pc, #88]	@ (800c9cc <cmd_fault_status+0xbc>)
 800c974:	68bb      	ldr	r3, [r7, #8]
 800c976:	00db      	lsls	r3, r3, #3
 800c978:	4413      	add	r3, r2
 800c97a:	685a      	ldr	r2, [r3, #4]
 800c97c:	4b10      	ldr	r3, [pc, #64]	@ (800c9c0 <cmd_fault_status+0xb0>)
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	4013      	ands	r3, r2
 800c982:	2b00      	cmp	r3, #0
 800c984:	d007      	beq.n	800c996 <cmd_fault_status+0x86>
            printc("     %s reset bit set in CSR at power on.\n",
                   reset_info[idx].bit_name);
 800c986:	4a11      	ldr	r2, [pc, #68]	@ (800c9cc <cmd_fault_status+0xbc>)
 800c988:	68bb      	ldr	r3, [r7, #8]
 800c98a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
            printc("     %s reset bit set in CSR at power on.\n",
 800c98e:	4619      	mov	r1, r3
 800c990:	480f      	ldr	r0, [pc, #60]	@ (800c9d0 <cmd_fault_status+0xc0>)
 800c992:	f7fe fd2d 	bl	800b3f0 <printc>
    for (idx = 0; idx < ARRAY_SIZE(reset_info); idx++) {
 800c996:	68bb      	ldr	r3, [r7, #8]
 800c998:	3301      	adds	r3, #1
 800c99a:	60bb      	str	r3, [r7, #8]
 800c99c:	68bb      	ldr	r3, [r7, #8]
 800c99e:	2b06      	cmp	r3, #6
 800c9a0:	d9e7      	bls.n	800c972 <cmd_fault_status+0x62>
        }
    }

    return 0;
 800c9a2:	2300      	movs	r3, #0
}
 800c9a4:	4618      	mov	r0, r3
 800c9a6:	3710      	adds	r7, #16
 800c9a8:	46bd      	mov	sp, r7
 800c9aa:	bd80      	pop	{r7, pc}
 800c9ac:	20018000 	.word	0x20018000
 800c9b0:	20001960 	.word	0x20001960
 800c9b4:	080135f0 	.word	0x080135f0
 800c9b8:	cafebadd 	.word	0xcafebadd
 800c9bc:	08013618 	.word	0x08013618
 800c9c0:	2000075c 	.word	0x2000075c
 800c9c4:	40023800 	.word	0x40023800
 800c9c8:	08013648 	.word	0x08013648
 800c9cc:	08014e94 	.word	0x08014e94
 800c9d0:	08013670 	.word	0x08013670

0800c9d4 <cmd_fault_test>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: fault test [<op> [<arg>]]
 */
static int32_t cmd_fault_test(int32_t argc, const char** argv)
{
 800c9d4:	b580      	push	{r7, lr}
 800c9d6:	b088      	sub	sp, #32
 800c9d8:	af00      	add	r7, sp, #0
 800c9da:	6078      	str	r0, [r7, #4]
 800c9dc:	6039      	str	r1, [r7, #0]
    int32_t num_args;
    struct cmd_arg_val arg_vals[2];

    // Handle help case.
    if (argc == 2) {
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	2b02      	cmp	r3, #2
 800c9e2:	d104      	bne.n	800c9ee <cmd_fault_test+0x1a>
        printc("Test operations and param(s) are as follows:\n"
 800c9e4:	4829      	ldr	r0, [pc, #164]	@ (800ca8c <cmd_fault_test+0xb8>)
 800c9e6:	f7fe fd03 	bl	800b3f0 <printc>
               "  Report fault: usage: fault test report <type> <param>\n"
               "  Stack overflow: usage: fault test stack\n"
               "  Bad pointer: usage: fault test ptr\n"
            );
        return 0;
 800c9ea:	2300      	movs	r3, #0
 800c9ec:	e04a      	b.n	800ca84 <cmd_fault_test+0xb0>
    }

    if (strcasecmp(argv[2], "report") == 0) {
 800c9ee:	683b      	ldr	r3, [r7, #0]
 800c9f0:	3308      	adds	r3, #8
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	4926      	ldr	r1, [pc, #152]	@ (800ca90 <cmd_fault_test+0xbc>)
 800c9f6:	4618      	mov	r0, r3
 800c9f8:	f004 ff84 	bl	8011904 <strcasecmp>
 800c9fc:	4603      	mov	r3, r0
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d118      	bne.n	800ca34 <cmd_fault_test+0x60>
        num_args = cmd_parse_args(argc-3, argv+3, "ui", arg_vals);
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	1ed8      	subs	r0, r3, #3
 800ca06:	683b      	ldr	r3, [r7, #0]
 800ca08:	f103 010c 	add.w	r1, r3, #12
 800ca0c:	f107 030c 	add.w	r3, r7, #12
 800ca10:	4a20      	ldr	r2, [pc, #128]	@ (800ca94 <cmd_fault_test+0xc0>)
 800ca12:	f7fe f9dd 	bl	800add0 <cmd_parse_args>
 800ca16:	61f8      	str	r0, [r7, #28]
        if (num_args != 2) {
 800ca18:	69fb      	ldr	r3, [r7, #28]
 800ca1a:	2b02      	cmp	r3, #2
 800ca1c:	d002      	beq.n	800ca24 <cmd_fault_test+0x50>
            return MOD_ERR_BAD_CMD;
 800ca1e:	f06f 0303 	mvn.w	r3, #3
 800ca22:	e02f      	b.n	800ca84 <cmd_fault_test+0xb0>
        }
        fault_detected(arg_vals[0].val.u, arg_vals[1].val.i);
 800ca24:	693b      	ldr	r3, [r7, #16]
 800ca26:	b2db      	uxtb	r3, r3
 800ca28:	69ba      	ldr	r2, [r7, #24]
 800ca2a:	4611      	mov	r1, r2
 800ca2c:	4618      	mov	r0, r3
 800ca2e:	f7ff fda5 	bl	800c57c <fault_detected>
 800ca32:	e026      	b.n	800ca82 <cmd_fault_test+0xae>
    } else if (strcasecmp(argv[2], "stack") == 0) {
 800ca34:	683b      	ldr	r3, [r7, #0]
 800ca36:	3308      	adds	r3, #8
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	4917      	ldr	r1, [pc, #92]	@ (800ca98 <cmd_fault_test+0xc4>)
 800ca3c:	4618      	mov	r0, r3
 800ca3e:	f004 ff61 	bl	8011904 <strcasecmp>
 800ca42:	4603      	mov	r3, r0
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	d102      	bne.n	800ca4e <cmd_fault_test+0x7a>
        test_overflow_stack();
 800ca48:	f000 f82c 	bl	800caa4 <test_overflow_stack>
 800ca4c:	e019      	b.n	800ca82 <cmd_fault_test+0xae>
    } else if (strcasecmp(argv[2], "ptr") == 0) {
 800ca4e:	683b      	ldr	r3, [r7, #0]
 800ca50:	3308      	adds	r3, #8
 800ca52:	681b      	ldr	r3, [r3, #0]
 800ca54:	4911      	ldr	r1, [pc, #68]	@ (800ca9c <cmd_fault_test+0xc8>)
 800ca56:	4618      	mov	r0, r3
 800ca58:	f004 ff54 	bl	8011904 <strcasecmp>
 800ca5c:	4603      	mov	r3, r0
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	d105      	bne.n	800ca6e <cmd_fault_test+0x9a>
        *((uint32_t*)0xffffffff) = 0xbad;
 800ca62:	f04f 33ff 	mov.w	r3, #4294967295
 800ca66:	f640 32ad 	movw	r2, #2989	@ 0xbad
 800ca6a:	601a      	str	r2, [r3, #0]
 800ca6c:	e009      	b.n	800ca82 <cmd_fault_test+0xae>
    } else {
        printc("Invalid test '%s'\n", argv[2]);
 800ca6e:	683b      	ldr	r3, [r7, #0]
 800ca70:	3308      	adds	r3, #8
 800ca72:	681b      	ldr	r3, [r3, #0]
 800ca74:	4619      	mov	r1, r3
 800ca76:	480a      	ldr	r0, [pc, #40]	@ (800caa0 <cmd_fault_test+0xcc>)
 800ca78:	f7fe fcba 	bl	800b3f0 <printc>
        return MOD_ERR_BAD_CMD;
 800ca7c:	f06f 0303 	mvn.w	r3, #3
 800ca80:	e000      	b.n	800ca84 <cmd_fault_test+0xb0>
    }
    return 0;
 800ca82:	2300      	movs	r3, #0
}
 800ca84:	4618      	mov	r0, r3
 800ca86:	3720      	adds	r7, #32
 800ca88:	46bd      	mov	sp, r7
 800ca8a:	bd80      	pop	{r7, pc}
 800ca8c:	0801369c 	.word	0x0801369c
 800ca90:	08013754 	.word	0x08013754
 800ca94:	0801375c 	.word	0x0801375c
 800ca98:	08013760 	.word	0x08013760
 800ca9c:	08013768 	.word	0x08013768
 800caa0:	0801376c 	.word	0x0801376c

0800caa4 <test_overflow_stack>:

#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Winfinite-recursion"
static void test_overflow_stack(void){
 800caa4:	b580      	push	{r7, lr}
 800caa6:	af00      	add	r7, sp, #0
    test_overflow_stack();
 800caa8:	f7ff fffc 	bl	800caa4 <test_overflow_stack>
}
 800caac:	bf00      	nop
 800caae:	bd80      	pop	{r7, pc}

0800cab0 <flash_start>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * This function starts the flash singleton module, to enter normal operation.
 */
int32_t flash_start(void)
{
 800cab0:	b580      	push	{r7, lr}
 800cab2:	b082      	sub	sp, #8
 800cab4:	af00      	add	r7, sp, #0
    int32_t rc;

    rc = cmd_register(&cmd_info);
 800cab6:	480d      	ldr	r0, [pc, #52]	@ (800caec <flash_start+0x3c>)
 800cab8:	f7fd fe70 	bl	800a79c <cmd_register>
 800cabc:	6078      	str	r0, [r7, #4]
    if (rc < 0) {
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	da0d      	bge.n	800cae0 <flash_start+0x30>
        log_error("flash_start: cmd error %d\n", rc);
 800cac4:	4b0a      	ldr	r3, [pc, #40]	@ (800caf0 <flash_start+0x40>)
 800cac6:	781b      	ldrb	r3, [r3, #0]
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d007      	beq.n	800cadc <flash_start+0x2c>
 800cacc:	4b09      	ldr	r3, [pc, #36]	@ (800caf4 <flash_start+0x44>)
 800cace:	681b      	ldr	r3, [r3, #0]
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	dd03      	ble.n	800cadc <flash_start+0x2c>
 800cad4:	6879      	ldr	r1, [r7, #4]
 800cad6:	4808      	ldr	r0, [pc, #32]	@ (800caf8 <flash_start+0x48>)
 800cad8:	f001 fb6c 	bl	800e1b4 <log_printf>
        return rc;
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	e000      	b.n	800cae2 <flash_start+0x32>
    }

    return 0;
 800cae0:	2300      	movs	r3, #0
}
 800cae2:	4618      	mov	r0, r3
 800cae4:	3708      	adds	r7, #8
 800cae6:	46bd      	mov	sp, r7
 800cae8:	bd80      	pop	{r7, pc}
 800caea:	bf00      	nop
 800caec:	20000378 	.word	0x20000378
 800caf0:	200003ec 	.word	0x200003ec
 800caf4:	2000035c 	.word	0x2000035c
 800caf8:	0801380c 	.word	0x0801380c

0800cafc <flash_panic_erase_page>:
 * @note This function is to be used in panic conditions - it will block until
 *       the operation is complete. The assumption is the hardware watchdog
 *       will trigger if this function gets stuck.
 */
int32_t flash_panic_erase_page(uint32_t* start_addr)
{
 800cafc:	b580      	push	{r7, lr}
 800cafe:	b084      	sub	sp, #16
 800cb00:	af00      	add	r7, sp, #0
 800cb02:	6078      	str	r0, [r7, #4]
    int32_t page_num = addr_to_page_num(start_addr);
 800cb04:	6878      	ldr	r0, [r7, #4]
 800cb06:	f000 f959 	bl	800cdbc <addr_to_page_num>
 800cb0a:	60f8      	str	r0, [r7, #12]
    if (page_num < 0)
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	da01      	bge.n	800cb16 <flash_panic_erase_page+0x1a>
        return page_num;
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	e03a      	b.n	800cb8c <flash_panic_erase_page+0x90>

    log_debug("flash panic erase start_addr=0x%08x page_num=%ld\n",
 800cb16:	4b1f      	ldr	r3, [pc, #124]	@ (800cb94 <flash_panic_erase_page+0x98>)
 800cb18:	781b      	ldrb	r3, [r3, #0]
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	d009      	beq.n	800cb32 <flash_panic_erase_page+0x36>
 800cb1e:	4b1e      	ldr	r3, [pc, #120]	@ (800cb98 <flash_panic_erase_page+0x9c>)
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	2b03      	cmp	r3, #3
 800cb24:	dd05      	ble.n	800cb32 <flash_panic_erase_page+0x36>
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	68fa      	ldr	r2, [r7, #12]
 800cb2a:	4619      	mov	r1, r3
 800cb2c:	481b      	ldr	r0, [pc, #108]	@ (800cb9c <flash_panic_erase_page+0xa0>)
 800cb2e:	f001 fb41 	bl	800e1b4 <log_printf>
              (unsigned)start_addr, page_num);

    // Check that no flash main memory operation is ongoing.
    if (FLASH_SR & FLASH_SR_BSY_Msk)
 800cb32:	4b1b      	ldr	r3, [pc, #108]	@ (800cba0 <flash_panic_erase_page+0xa4>)
 800cb34:	68db      	ldr	r3, [r3, #12]
 800cb36:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	d002      	beq.n	800cb44 <flash_panic_erase_page+0x48>
        return MOD_ERR_BUSY;
 800cb3e:	f06f 030d 	mvn.w	r3, #13
 800cb42:	e023      	b.n	800cb8c <flash_panic_erase_page+0x90>

    flash_panic_op_start();
 800cb44:	f000 f8a2 	bl	800cc8c <flash_panic_op_start>
    FLASH_CR |= FLASH_CR_PER_Msk;

#elif CONFIG_FLASH_TYPE == 2 // Example: STM32F401xE

    // Select the SER bit and sector in FLASH->CR;
    FLASH_CR = (FLASH_CR & (~FLASH_CR_SNB_Msk)) |
 800cb48:	4b15      	ldr	r3, [pc, #84]	@ (800cba0 <flash_panic_erase_page+0xa4>)
 800cb4a:	691b      	ldr	r3, [r3, #16]
 800cb4c:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
        ((page_num << FLASH_CR_SNB_Pos) | FLASH_CR_SER_Msk);
 800cb50:	68fa      	ldr	r2, [r7, #12]
 800cb52:	00d2      	lsls	r2, r2, #3
    FLASH_CR = (FLASH_CR & (~FLASH_CR_SNB_Msk)) |
 800cb54:	4313      	orrs	r3, r2
 800cb56:	4a12      	ldr	r2, [pc, #72]	@ (800cba0 <flash_panic_erase_page+0xa4>)
 800cb58:	f043 0302 	orr.w	r3, r3, #2
 800cb5c:	6113      	str	r3, [r2, #16]
#else
    #error Unknown procesor
#endif

    // Start the erase.
    FLASH_CR |= FLASH_CR_STRT_Msk;
 800cb5e:	4b10      	ldr	r3, [pc, #64]	@ (800cba0 <flash_panic_erase_page+0xa4>)
 800cb60:	691b      	ldr	r3, [r3, #16]
 800cb62:	4a0f      	ldr	r2, [pc, #60]	@ (800cba0 <flash_panic_erase_page+0xa4>)
 800cb64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800cb68:	6113      	str	r3, [r2, #16]

    // Wait for BSY bit to be cleared in FLASH->SR.
    while (FLASH_SR & FLASH_SR_BSY_Msk) {}
 800cb6a:	bf00      	nop
 800cb6c:	4b0c      	ldr	r3, [pc, #48]	@ (800cba0 <flash_panic_erase_page+0xa4>)
 800cb6e:	68db      	ldr	r3, [r3, #12]
 800cb70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800cb74:	2b00      	cmp	r3, #0
 800cb76:	d1f9      	bne.n	800cb6c <flash_panic_erase_page+0x70>

    flash_panic_op_complete();
 800cb78:	f000 f8d0 	bl	800cd1c <flash_panic_op_complete>

    if (last_op_error_mask != 0)
 800cb7c:	4b09      	ldr	r3, [pc, #36]	@ (800cba4 <flash_panic_erase_page+0xa8>)
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	2b00      	cmp	r3, #0
 800cb82:	d002      	beq.n	800cb8a <flash_panic_erase_page+0x8e>
        return MOD_ERR_PERIPH;
 800cb84:	f06f 0306 	mvn.w	r3, #6
 800cb88:	e000      	b.n	800cb8c <flash_panic_erase_page+0x90>

    return 0;
 800cb8a:	2300      	movs	r3, #0
}
 800cb8c:	4618      	mov	r0, r3
 800cb8e:	3710      	adds	r7, #16
 800cb90:	46bd      	mov	sp, r7
 800cb92:	bd80      	pop	{r7, pc}
 800cb94:	200003ec 	.word	0x200003ec
 800cb98:	2000035c 	.word	0x2000035c
 800cb9c:	0801382c 	.word	0x0801382c
 800cba0:	40023c00 	.word	0x40023c00
 800cba4:	20000764 	.word	0x20000764

0800cba8 <flash_panic_write>:
 *       the operation is complete. The assumption is the hardware watchdog
 *       will trigger if this function gets stuck.
 */
int32_t flash_panic_write(uint32_t* flash_addr, uint32_t* data,
                          uint32_t data_len)
{
 800cba8:	b580      	push	{r7, lr}
 800cbaa:	b084      	sub	sp, #16
 800cbac:	af00      	add	r7, sp, #0
 800cbae:	60f8      	str	r0, [r7, #12]
 800cbb0:	60b9      	str	r1, [r7, #8]
 800cbb2:	607a      	str	r2, [r7, #4]
    if ((((uint32_t)flash_addr) & FLASH_WRITE_BYTES_MASK) ||
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	f003 0307 	and.w	r3, r3, #7
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	d109      	bne.n	800cbd2 <flash_panic_write+0x2a>
        (((uint32_t)data) & 0x3) ||
 800cbbe:	68bb      	ldr	r3, [r7, #8]
 800cbc0:	f003 0303 	and.w	r3, r3, #3
    if ((((uint32_t)flash_addr) & FLASH_WRITE_BYTES_MASK) ||
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d104      	bne.n	800cbd2 <flash_panic_write+0x2a>
        (data_len & FLASH_WRITE_BYTES_MASK))
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	f003 0307 	and.w	r3, r3, #7
        (((uint32_t)data) & 0x3) ||
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d002      	beq.n	800cbd8 <flash_panic_write+0x30>
        return MOD_ERR_ARG;
 800cbd2:	f04f 33ff 	mov.w	r3, #4294967295
 800cbd6:	e038      	b.n	800cc4a <flash_panic_write+0xa2>

    // Check that no flash main memory operation is ongoing.
    if (FLASH_SR & FLASH_SR_BSY_Msk)
 800cbd8:	4b1e      	ldr	r3, [pc, #120]	@ (800cc54 <flash_panic_write+0xac>)
 800cbda:	68db      	ldr	r3, [r3, #12]
 800cbdc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d002      	beq.n	800cbea <flash_panic_write+0x42>
        return MOD_ERR_BUSY;
 800cbe4:	f06f 030d 	mvn.w	r3, #13
 800cbe8:	e02f      	b.n	800cc4a <flash_panic_write+0xa2>
        // A write is in progress - not expected.
        if (FLASH_SR & FLASH_SR_WDW_Msk)
            return MOD_ERR_PERIPH;
    #endif

    flash_panic_op_start();
 800cbea:	f000 f84f 	bl	800cc8c <flash_panic_op_start>

    // Set the program bit.
    FLASH_CR |= FLASH_CR_PG_Msk;
 800cbee:	4b19      	ldr	r3, [pc, #100]	@ (800cc54 <flash_panic_write+0xac>)
 800cbf0:	691b      	ldr	r3, [r3, #16]
 800cbf2:	4a18      	ldr	r2, [pc, #96]	@ (800cc54 <flash_panic_write+0xac>)
 800cbf4:	f043 0301 	orr.w	r3, r3, #1
 800cbf8:	6113      	str	r3, [r2, #16]

    for (; data_len > 0; data_len -= CONFIG_FLASH_WRITE_BYTES) {
 800cbfa:	e019      	b.n	800cc30 <flash_panic_write+0x88>
        // Write the data to flash.
        *flash_addr++ = *data++;
 800cbfc:	68ba      	ldr	r2, [r7, #8]
 800cbfe:	1d13      	adds	r3, r2, #4
 800cc00:	60bb      	str	r3, [r7, #8]
 800cc02:	68fb      	ldr	r3, [r7, #12]
 800cc04:	1d19      	adds	r1, r3, #4
 800cc06:	60f9      	str	r1, [r7, #12]
 800cc08:	6812      	ldr	r2, [r2, #0]
 800cc0a:	601a      	str	r2, [r3, #0]
        *flash_addr++ = *data++;
 800cc0c:	68ba      	ldr	r2, [r7, #8]
 800cc0e:	1d13      	adds	r3, r2, #4
 800cc10:	60bb      	str	r3, [r7, #8]
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	1d19      	adds	r1, r3, #4
 800cc16:	60f9      	str	r1, [r7, #12]
 800cc18:	6812      	ldr	r2, [r2, #0]
 800cc1a:	601a      	str	r2, [r3, #0]
            *flash_addr++ = *data++;
            *flash_addr++ = *data++;
        #endif

        // Wait until busy is cleared.
        while (FLASH_SR & FLASH_SR_BSY_Msk) {}
 800cc1c:	bf00      	nop
 800cc1e:	4b0d      	ldr	r3, [pc, #52]	@ (800cc54 <flash_panic_write+0xac>)
 800cc20:	68db      	ldr	r3, [r3, #12]
 800cc22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d1f9      	bne.n	800cc1e <flash_panic_write+0x76>
    for (; data_len > 0; data_len -= CONFIG_FLASH_WRITE_BYTES) {
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	3b08      	subs	r3, #8
 800cc2e:	607b      	str	r3, [r7, #4]
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	d1e2      	bne.n	800cbfc <flash_panic_write+0x54>
        #endif

        // Since EOP interrupts are not enabled, we don't check/clear it.
    }

    flash_panic_op_complete();
 800cc36:	f000 f871 	bl	800cd1c <flash_panic_op_complete>

    if (last_op_error_mask != 0)
 800cc3a:	4b07      	ldr	r3, [pc, #28]	@ (800cc58 <flash_panic_write+0xb0>)
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d002      	beq.n	800cc48 <flash_panic_write+0xa0>
        return MOD_ERR_PERIPH;
 800cc42:	f06f 0306 	mvn.w	r3, #6
 800cc46:	e000      	b.n	800cc4a <flash_panic_write+0xa2>

    return 0;
 800cc48:	2300      	movs	r3, #0
}
 800cc4a:	4618      	mov	r0, r3
 800cc4c:	3710      	adds	r7, #16
 800cc4e:	46bd      	mov	sp, r7
 800cc50:	bd80      	pop	{r7, pc}
 800cc52:	bf00      	nop
 800cc54:	40023c00 	.word	0x40023c00
 800cc58:	20000764 	.word	0x20000764

0800cc5c <flash_unlock>:

/*
 * @brief Unlock flash so it can be erased or written.
 */
static void flash_unlock(void)
{
 800cc5c:	b480      	push	{r7}
 800cc5e:	af00      	add	r7, sp, #0
    if (FLASH_CR & FLASH_CR_LOCK_Msk) {
 800cc60:	4b07      	ldr	r3, [pc, #28]	@ (800cc80 <flash_unlock+0x24>)
 800cc62:	691b      	ldr	r3, [r3, #16]
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	da05      	bge.n	800cc74 <flash_unlock+0x18>
        FLASH->KEYR = FLASH_KEY1;
 800cc68:	4b05      	ldr	r3, [pc, #20]	@ (800cc80 <flash_unlock+0x24>)
 800cc6a:	4a06      	ldr	r2, [pc, #24]	@ (800cc84 <flash_unlock+0x28>)
 800cc6c:	605a      	str	r2, [r3, #4]
        FLASH->KEYR = FLASH_KEY2;
 800cc6e:	4b04      	ldr	r3, [pc, #16]	@ (800cc80 <flash_unlock+0x24>)
 800cc70:	4a05      	ldr	r2, [pc, #20]	@ (800cc88 <flash_unlock+0x2c>)
 800cc72:	605a      	str	r2, [r3, #4]
    }
}
 800cc74:	bf00      	nop
 800cc76:	46bd      	mov	sp, r7
 800cc78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc7c:	4770      	bx	lr
 800cc7e:	bf00      	nop
 800cc80:	40023c00 	.word	0x40023c00
 800cc84:	45670123 	.word	0x45670123
 800cc88:	cdef89ab 	.word	0xcdef89ab

0800cc8c <flash_panic_op_start>:
 * @brief Panic operations start.
 *
 * Prepares flash for erase/write operations.
 */
static void flash_panic_op_start(void)
{
 800cc8c:	b580      	push	{r7, lr}
 800cc8e:	af00      	add	r7, sp, #0
    flash_unlock();
 800cc90:	f7ff ffe4 	bl	800cc5c <flash_unlock>

    // Clear all error flags from a previous operation.
    FLASH_SR |= FLASH_SR & FLASH_ERR_MASK;
 800cc94:	4b1d      	ldr	r3, [pc, #116]	@ (800cd0c <flash_panic_op_start+0x80>)
 800cc96:	68db      	ldr	r3, [r3, #12]
 800cc98:	f403 72f8 	and.w	r2, r3, #496	@ 0x1f0
 800cc9c:	4b1b      	ldr	r3, [pc, #108]	@ (800cd0c <flash_panic_op_start+0x80>)
 800cc9e:	68db      	ldr	r3, [r3, #12]
 800cca0:	491a      	ldr	r1, [pc, #104]	@ (800cd0c <flash_panic_op_start+0x80>)
 800cca2:	4313      	orrs	r3, r2
 800cca4:	60cb      	str	r3, [r1, #12]
    last_op_error_mask = 0;
 800cca6:	4b1a      	ldr	r3, [pc, #104]	@ (800cd10 <flash_panic_op_start+0x84>)
 800cca8:	2200      	movs	r2, #0
 800ccaa:	601a      	str	r2, [r3, #0]

    // Clear all commands bits from a previous operation.
    FLASH_CR &= ~FLASH_CR_CMD_MASK;
 800ccac:	4b17      	ldr	r3, [pc, #92]	@ (800cd0c <flash_panic_op_start+0x80>)
 800ccae:	691b      	ldr	r3, [r3, #16]
 800ccb0:	4a16      	ldr	r2, [pc, #88]	@ (800cd0c <flash_panic_op_start+0x80>)
 800ccb2:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 800ccb6:	f023 0307 	bic.w	r3, r3, #7
 800ccba:	6113      	str	r3, [r2, #16]
    }

#elif CONFIG_FLASH_TYPE != 3

    // Disable instruction and/or data caching.
    if ((FLASH->ACR & FLASH_ACR_ICEN_Msk) != 0) {
 800ccbc:	4b13      	ldr	r3, [pc, #76]	@ (800cd0c <flash_panic_op_start+0x80>)
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	d008      	beq.n	800ccda <flash_panic_op_start+0x4e>
        FLASH->ACR &= ~FLASH_ACR_ICEN_Msk;
 800ccc8:	4b10      	ldr	r3, [pc, #64]	@ (800cd0c <flash_panic_op_start+0x80>)
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	4a0f      	ldr	r2, [pc, #60]	@ (800cd0c <flash_panic_op_start+0x80>)
 800ccce:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ccd2:	6013      	str	r3, [r2, #0]
        disabled_icache = true;
 800ccd4:	4b0f      	ldr	r3, [pc, #60]	@ (800cd14 <flash_panic_op_start+0x88>)
 800ccd6:	2201      	movs	r2, #1
 800ccd8:	701a      	strb	r2, [r3, #0]
    }
    if ((FLASH->ACR & FLASH_ACR_DCEN_Msk) != 0) {
 800ccda:	4b0c      	ldr	r3, [pc, #48]	@ (800cd0c <flash_panic_op_start+0x80>)
 800ccdc:	681b      	ldr	r3, [r3, #0]
 800ccde:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d008      	beq.n	800ccf8 <flash_panic_op_start+0x6c>
        FLASH->ACR &= ~FLASH_ACR_DCEN_Msk;
 800cce6:	4b09      	ldr	r3, [pc, #36]	@ (800cd0c <flash_panic_op_start+0x80>)
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	4a08      	ldr	r2, [pc, #32]	@ (800cd0c <flash_panic_op_start+0x80>)
 800ccec:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ccf0:	6013      	str	r3, [r2, #0]
        disabled_dcache = true;
 800ccf2:	4b09      	ldr	r3, [pc, #36]	@ (800cd18 <flash_panic_op_start+0x8c>)
 800ccf4:	2201      	movs	r2, #1
 800ccf6:	701a      	strb	r2, [r3, #0]
#endif

#if CONFIG_FLASH_TYPE == 2

    // Set up flash for 32-bit programming.
    FLASH->CR = (FLASH->CR & ~FLASH_CR_PSIZE_Msk) |
 800ccf8:	4b04      	ldr	r3, [pc, #16]	@ (800cd0c <flash_panic_op_start+0x80>)
 800ccfa:	691b      	ldr	r3, [r3, #16]
 800ccfc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cd00:	4a02      	ldr	r2, [pc, #8]	@ (800cd0c <flash_panic_op_start+0x80>)
 800cd02:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800cd06:	6113      	str	r3, [r2, #16]
        (2 << FLASH_CR_PSIZE_Pos);

#endif
}
 800cd08:	bf00      	nop
 800cd0a:	bd80      	pop	{r7, pc}
 800cd0c:	40023c00 	.word	0x40023c00
 800cd10:	20000764 	.word	0x20000764
 800cd14:	20000762 	.word	0x20000762
 800cd18:	20000763 	.word	0x20000763

0800cd1c <flash_panic_op_complete>:
 *
 * Restores flash after erase/write operations (should only be called after
 * calling flash_panic_op_start()).
 */
static void flash_panic_op_complete(void)
{
 800cd1c:	b480      	push	{r7}
 800cd1e:	af00      	add	r7, sp, #0
    // Save the error flags, and then clear them.
    last_op_error_mask = FLASH_SR & FLASH_ERR_MASK;
 800cd20:	4b22      	ldr	r3, [pc, #136]	@ (800cdac <flash_panic_op_complete+0x90>)
 800cd22:	68db      	ldr	r3, [r3, #12]
 800cd24:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800cd28:	4a21      	ldr	r2, [pc, #132]	@ (800cdb0 <flash_panic_op_complete+0x94>)
 800cd2a:	6013      	str	r3, [r2, #0]
    FLASH_SR |= last_op_error_mask;
 800cd2c:	4b1f      	ldr	r3, [pc, #124]	@ (800cdac <flash_panic_op_complete+0x90>)
 800cd2e:	68da      	ldr	r2, [r3, #12]
 800cd30:	4b1f      	ldr	r3, [pc, #124]	@ (800cdb0 <flash_panic_op_complete+0x94>)
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	491d      	ldr	r1, [pc, #116]	@ (800cdac <flash_panic_op_complete+0x90>)
 800cd36:	4313      	orrs	r3, r2
 800cd38:	60cb      	str	r3, [r1, #12]

    // Clear all commands bits from the operation.
    FLASH_CR &= ~FLASH_CR_CMD_MASK;
 800cd3a:	4b1c      	ldr	r3, [pc, #112]	@ (800cdac <flash_panic_op_complete+0x90>)
 800cd3c:	691b      	ldr	r3, [r3, #16]
 800cd3e:	4a1b      	ldr	r2, [pc, #108]	@ (800cdac <flash_panic_op_complete+0x90>)
 800cd40:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 800cd44:	f023 0307 	bic.w	r3, r3, #7
 800cd48:	6113      	str	r3, [r2, #16]
        ICACHE->CR |= ICACHE_CR_EN_Msk;

#elif CONFIG_FLASH_TYPE != 3

    // Flush instruction cache and re-enable if needed.
    FLASH->ACR |= FLASH_ACR_ICRST_Msk;
 800cd4a:	4b18      	ldr	r3, [pc, #96]	@ (800cdac <flash_panic_op_complete+0x90>)
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	4a17      	ldr	r2, [pc, #92]	@ (800cdac <flash_panic_op_complete+0x90>)
 800cd50:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800cd54:	6013      	str	r3, [r2, #0]
    FLASH->ACR &= ~FLASH_ACR_ICRST_Msk;
 800cd56:	4b15      	ldr	r3, [pc, #84]	@ (800cdac <flash_panic_op_complete+0x90>)
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	4a14      	ldr	r2, [pc, #80]	@ (800cdac <flash_panic_op_complete+0x90>)
 800cd5c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800cd60:	6013      	str	r3, [r2, #0]

    if (disabled_icache)
 800cd62:	4b14      	ldr	r3, [pc, #80]	@ (800cdb4 <flash_panic_op_complete+0x98>)
 800cd64:	781b      	ldrb	r3, [r3, #0]
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d005      	beq.n	800cd76 <flash_panic_op_complete+0x5a>
        FLASH->ACR |= FLASH_ACR_ICEN_Msk;
 800cd6a:	4b10      	ldr	r3, [pc, #64]	@ (800cdac <flash_panic_op_complete+0x90>)
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	4a0f      	ldr	r2, [pc, #60]	@ (800cdac <flash_panic_op_complete+0x90>)
 800cd70:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800cd74:	6013      	str	r3, [r2, #0]

    // Flush data cache and re-enable if needed.
    FLASH->ACR |= FLASH_ACR_DCRST_Msk;
 800cd76:	4b0d      	ldr	r3, [pc, #52]	@ (800cdac <flash_panic_op_complete+0x90>)
 800cd78:	681b      	ldr	r3, [r3, #0]
 800cd7a:	4a0c      	ldr	r2, [pc, #48]	@ (800cdac <flash_panic_op_complete+0x90>)
 800cd7c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800cd80:	6013      	str	r3, [r2, #0]
    FLASH->ACR &= ~FLASH_ACR_DCRST_Msk;
 800cd82:	4b0a      	ldr	r3, [pc, #40]	@ (800cdac <flash_panic_op_complete+0x90>)
 800cd84:	681b      	ldr	r3, [r3, #0]
 800cd86:	4a09      	ldr	r2, [pc, #36]	@ (800cdac <flash_panic_op_complete+0x90>)
 800cd88:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cd8c:	6013      	str	r3, [r2, #0]

    if (disabled_dcache)
 800cd8e:	4b0a      	ldr	r3, [pc, #40]	@ (800cdb8 <flash_panic_op_complete+0x9c>)
 800cd90:	781b      	ldrb	r3, [r3, #0]
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	d005      	beq.n	800cda2 <flash_panic_op_complete+0x86>
        FLASH->ACR |= FLASH_ACR_DCEN_Msk;
 800cd96:	4b05      	ldr	r3, [pc, #20]	@ (800cdac <flash_panic_op_complete+0x90>)
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	4a04      	ldr	r2, [pc, #16]	@ (800cdac <flash_panic_op_complete+0x90>)
 800cd9c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800cda0:	6013      	str	r3, [r2, #0]

#endif
}
 800cda2:	bf00      	nop
 800cda4:	46bd      	mov	sp, r7
 800cda6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdaa:	4770      	bx	lr
 800cdac:	40023c00 	.word	0x40023c00
 800cdb0:	20000764 	.word	0x20000764
 800cdb4:	20000762 	.word	0x20000762
 800cdb8:	20000763 	.word	0x20000763

0800cdbc <addr_to_page_num>:
 * @param[in] addr Flash address of page.
 *
 * @return Page number (>=0) if a valid address, else a "MOD_ERR" value (<0).
 */
static int32_t addr_to_page_num(uint32_t* addr)
{
 800cdbc:	b480      	push	{r7}
 800cdbe:	b085      	sub	sp, #20
 800cdc0:	af00      	add	r7, sp, #0
 800cdc2:	6078      	str	r0, [r7, #4]
        0x08010000,
        0x08020000,
        0x08040000,
        0x08060000,
    };
    for (page_num = 0; page_num <= ARRAY_SIZE(sector_addr); page_num++) {
 800cdc4:	2300      	movs	r3, #0
 800cdc6:	60fb      	str	r3, [r7, #12]
 800cdc8:	e00b      	b.n	800cde2 <addr_to_page_num+0x26>
        if ((uint32_t)addr == sector_addr[page_num])
 800cdca:	4a0b      	ldr	r2, [pc, #44]	@ (800cdf8 <addr_to_page_num+0x3c>)
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	429a      	cmp	r2, r3
 800cdd6:	d101      	bne.n	800cddc <addr_to_page_num+0x20>
            return page_num;
 800cdd8:	68fb      	ldr	r3, [r7, #12]
 800cdda:	e007      	b.n	800cdec <addr_to_page_num+0x30>
    for (page_num = 0; page_num <= ARRAY_SIZE(sector_addr); page_num++) {
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	3301      	adds	r3, #1
 800cde0:	60fb      	str	r3, [r7, #12]
 800cde2:	68fb      	ldr	r3, [r7, #12]
 800cde4:	2b08      	cmp	r3, #8
 800cde6:	d9f0      	bls.n	800cdca <addr_to_page_num+0xe>
    }
    return MOD_ERR_ARG;
 800cde8:	f04f 33ff 	mov.w	r3, #4294967295

#endif
}
 800cdec:	4618      	mov	r0, r3
 800cdee:	3714      	adds	r7, #20
 800cdf0:	46bd      	mov	sp, r7
 800cdf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdf6:	4770      	bx	lr
 800cdf8:	08014ecc 	.word	0x08014ecc

0800cdfc <cmd_flash_erase>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: flash e addr
 */
static int32_t cmd_flash_erase(int32_t argc, const char** argv)
{
 800cdfc:	b580      	push	{r7, lr}
 800cdfe:	b086      	sub	sp, #24
 800ce00:	af00      	add	r7, sp, #0
 800ce02:	6078      	str	r0, [r7, #4]
 800ce04:	6039      	str	r1, [r7, #0]
    int32_t rc;
    struct cmd_arg_val arg_vals[1];

    rc = cmd_parse_args(argc-2, argv+2, "p", arg_vals);
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	1e98      	subs	r0, r3, #2
 800ce0a:	683b      	ldr	r3, [r7, #0]
 800ce0c:	f103 0108 	add.w	r1, r3, #8
 800ce10:	f107 030c 	add.w	r3, r7, #12
 800ce14:	4a0b      	ldr	r2, [pc, #44]	@ (800ce44 <cmd_flash_erase+0x48>)
 800ce16:	f7fd ffdb 	bl	800add0 <cmd_parse_args>
 800ce1a:	6178      	str	r0, [r7, #20]
    if (rc != 1)
 800ce1c:	697b      	ldr	r3, [r7, #20]
 800ce1e:	2b01      	cmp	r3, #1
 800ce20:	d001      	beq.n	800ce26 <cmd_flash_erase+0x2a>
        return rc;
 800ce22:	697b      	ldr	r3, [r7, #20]
 800ce24:	e009      	b.n	800ce3a <cmd_flash_erase+0x3e>

    rc = flash_panic_erase_page(arg_vals[0].val.p);
 800ce26:	693b      	ldr	r3, [r7, #16]
 800ce28:	4618      	mov	r0, r3
 800ce2a:	f7ff fe67 	bl	800cafc <flash_panic_erase_page>
 800ce2e:	6178      	str	r0, [r7, #20]
    printc("rc=%ld\n", rc);
 800ce30:	6979      	ldr	r1, [r7, #20]
 800ce32:	4805      	ldr	r0, [pc, #20]	@ (800ce48 <cmd_flash_erase+0x4c>)
 800ce34:	f7fe fadc 	bl	800b3f0 <printc>
    return rc;
 800ce38:	697b      	ldr	r3, [r7, #20]
}
 800ce3a:	4618      	mov	r0, r3
 800ce3c:	3718      	adds	r7, #24
 800ce3e:	46bd      	mov	sp, r7
 800ce40:	bd80      	pop	{r7, pc}
 800ce42:	bf00      	nop
 800ce44:	08013864 	.word	0x08013864
 800ce48:	08013868 	.word	0x08013868

0800ce4c <cmd_flash_write>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: flash w addr value(32) ...
 */
static int32_t cmd_flash_write(int32_t argc, const char** argv)
{
 800ce4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce50:	b08d      	sub	sp, #52	@ 0x34
 800ce52:	af00      	add	r7, sp, #0
 800ce54:	60f8      	str	r0, [r7, #12]
 800ce56:	60b9      	str	r1, [r7, #8]
 800ce58:	466b      	mov	r3, sp
 800ce5a:	461e      	mov	r6, r3

    const int NUM_WORDS = CONFIG_FLASH_WRITE_BYTES / 4;
 800ce5c:	2302      	movs	r3, #2
 800ce5e:	62bb      	str	r3, [r7, #40]	@ 0x28
    int32_t num_args;
    struct cmd_arg_val arg_vals[NUM_WORDS + 1];
 800ce60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce62:	627b      	str	r3, [r7, #36]	@ 0x24
 800ce64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce66:	3301      	adds	r3, #1
 800ce68:	2200      	movs	r2, #0
 800ce6a:	603b      	str	r3, [r7, #0]
 800ce6c:	607a      	str	r2, [r7, #4]
 800ce6e:	f04f 0200 	mov.w	r2, #0
 800ce72:	f04f 0300 	mov.w	r3, #0
 800ce76:	6879      	ldr	r1, [r7, #4]
 800ce78:	018b      	lsls	r3, r1, #6
 800ce7a:	6839      	ldr	r1, [r7, #0]
 800ce7c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800ce80:	6839      	ldr	r1, [r7, #0]
 800ce82:	018a      	lsls	r2, r1, #6
 800ce84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce86:	3301      	adds	r3, #1
 800ce88:	2200      	movs	r2, #0
 800ce8a:	469a      	mov	sl, r3
 800ce8c:	4693      	mov	fp, r2
 800ce8e:	f04f 0200 	mov.w	r2, #0
 800ce92:	f04f 0300 	mov.w	r3, #0
 800ce96:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800ce9a:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800ce9e:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800cea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cea4:	3301      	adds	r3, #1
 800cea6:	00db      	lsls	r3, r3, #3
 800cea8:	3307      	adds	r3, #7
 800ceaa:	08db      	lsrs	r3, r3, #3
 800ceac:	00db      	lsls	r3, r3, #3
 800ceae:	ebad 0d03 	sub.w	sp, sp, r3
 800ceb2:	466b      	mov	r3, sp
 800ceb4:	3303      	adds	r3, #3
 800ceb6:	089b      	lsrs	r3, r3, #2
 800ceb8:	009b      	lsls	r3, r3, #2
 800ceba:	623b      	str	r3, [r7, #32]
    uint32_t data[NUM_WORDS];
 800cebc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cebe:	3b01      	subs	r3, #1
 800cec0:	61fb      	str	r3, [r7, #28]
 800cec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cec4:	2200      	movs	r2, #0
 800cec6:	4698      	mov	r8, r3
 800cec8:	4691      	mov	r9, r2
 800ceca:	f04f 0200 	mov.w	r2, #0
 800cece:	f04f 0300 	mov.w	r3, #0
 800ced2:	ea4f 1349 	mov.w	r3, r9, lsl #5
 800ced6:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 800ceda:	ea4f 1248 	mov.w	r2, r8, lsl #5
 800cede:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cee0:	2200      	movs	r2, #0
 800cee2:	461c      	mov	r4, r3
 800cee4:	4615      	mov	r5, r2
 800cee6:	f04f 0200 	mov.w	r2, #0
 800ceea:	f04f 0300 	mov.w	r3, #0
 800ceee:	016b      	lsls	r3, r5, #5
 800cef0:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 800cef4:	0162      	lsls	r2, r4, #5
 800cef6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cef8:	009b      	lsls	r3, r3, #2
 800cefa:	3307      	adds	r3, #7
 800cefc:	08db      	lsrs	r3, r3, #3
 800cefe:	00db      	lsls	r3, r3, #3
 800cf00:	ebad 0d03 	sub.w	sp, sp, r3
 800cf04:	466b      	mov	r3, sp
 800cf06:	3303      	adds	r3, #3
 800cf08:	089b      	lsrs	r3, r3, #2
 800cf0a:	009b      	lsls	r3, r3, #2
 800cf0c:	61bb      	str	r3, [r7, #24]
    int idx;
    int32_t rc;

    num_args = cmd_parse_args(argc-2, argv+2, "puu[uu]", arg_vals);
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	1e98      	subs	r0, r3, #2
 800cf12:	68bb      	ldr	r3, [r7, #8]
 800cf14:	f103 0108 	add.w	r1, r3, #8
 800cf18:	6a3b      	ldr	r3, [r7, #32]
 800cf1a:	4a1d      	ldr	r2, [pc, #116]	@ (800cf90 <cmd_flash_write+0x144>)
 800cf1c:	f7fd ff58 	bl	800add0 <cmd_parse_args>
 800cf20:	6178      	str	r0, [r7, #20]
    if (num_args != (NUM_WORDS + 1)) {
 800cf22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf24:	3301      	adds	r3, #1
 800cf26:	697a      	ldr	r2, [r7, #20]
 800cf28:	429a      	cmp	r2, r3
 800cf2a:	d005      	beq.n	800cf38 <cmd_flash_write+0xec>
        printc("Must specify %d data words\n", NUM_WORDS);
 800cf2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cf2e:	4819      	ldr	r0, [pc, #100]	@ (800cf94 <cmd_flash_write+0x148>)
 800cf30:	f7fe fa5e 	bl	800b3f0 <printc>
        return num_args;
 800cf34:	697b      	ldr	r3, [r7, #20]
 800cf36:	e024      	b.n	800cf82 <cmd_flash_write+0x136>
    }
    num_args--;
 800cf38:	697b      	ldr	r3, [r7, #20]
 800cf3a:	3b01      	subs	r3, #1
 800cf3c:	617b      	str	r3, [r7, #20]
    for (idx = 0; idx < num_args; idx++)
 800cf3e:	2300      	movs	r3, #0
 800cf40:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cf42:	e00c      	b.n	800cf5e <cmd_flash_write+0x112>
        data[idx] = arg_vals[idx+1].val.u;
 800cf44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf46:	3301      	adds	r3, #1
 800cf48:	6a3a      	ldr	r2, [r7, #32]
 800cf4a:	00db      	lsls	r3, r3, #3
 800cf4c:	4413      	add	r3, r2
 800cf4e:	6859      	ldr	r1, [r3, #4]
 800cf50:	69bb      	ldr	r3, [r7, #24]
 800cf52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cf54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (idx = 0; idx < num_args; idx++)
 800cf58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf5a:	3301      	adds	r3, #1
 800cf5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cf5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cf60:	697b      	ldr	r3, [r7, #20]
 800cf62:	429a      	cmp	r2, r3
 800cf64:	dbee      	blt.n	800cf44 <cmd_flash_write+0xf8>
    rc = flash_panic_write(arg_vals[0].val.p, data,
 800cf66:	6a3b      	ldr	r3, [r7, #32]
 800cf68:	6858      	ldr	r0, [r3, #4]
 800cf6a:	697b      	ldr	r3, [r7, #20]
 800cf6c:	009b      	lsls	r3, r3, #2
 800cf6e:	461a      	mov	r2, r3
 800cf70:	69b9      	ldr	r1, [r7, #24]
 800cf72:	f7ff fe19 	bl	800cba8 <flash_panic_write>
 800cf76:	6138      	str	r0, [r7, #16]
                           num_args * sizeof(uint32_t));
    printc("rc=%ld\n", rc);
 800cf78:	6939      	ldr	r1, [r7, #16]
 800cf7a:	4807      	ldr	r0, [pc, #28]	@ (800cf98 <cmd_flash_write+0x14c>)
 800cf7c:	f7fe fa38 	bl	800b3f0 <printc>
    return rc;
 800cf80:	693b      	ldr	r3, [r7, #16]
 800cf82:	46b5      	mov	sp, r6
}
 800cf84:	4618      	mov	r0, r3
 800cf86:	3734      	adds	r7, #52	@ 0x34
 800cf88:	46bd      	mov	sp, r7
 800cf8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf8e:	bf00      	nop
 800cf90:	08013870 	.word	0x08013870
 800cf94:	08013878 	.word	0x08013878
 800cf98:	08013868 	.word	0x08013868

0800cf9c <__NVIC_GetPriorityGrouping>:
{
 800cf9c:	b480      	push	{r7}
 800cf9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800cfa0:	4b04      	ldr	r3, [pc, #16]	@ (800cfb4 <__NVIC_GetPriorityGrouping+0x18>)
 800cfa2:	68db      	ldr	r3, [r3, #12]
 800cfa4:	0a1b      	lsrs	r3, r3, #8
 800cfa6:	f003 0307 	and.w	r3, r3, #7
}
 800cfaa:	4618      	mov	r0, r3
 800cfac:	46bd      	mov	sp, r7
 800cfae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfb2:	4770      	bx	lr
 800cfb4:	e000ed00 	.word	0xe000ed00

0800cfb8 <__NVIC_EnableIRQ>:
{
 800cfb8:	b480      	push	{r7}
 800cfba:	b083      	sub	sp, #12
 800cfbc:	af00      	add	r7, sp, #0
 800cfbe:	4603      	mov	r3, r0
 800cfc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800cfc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	db0b      	blt.n	800cfe2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800cfca:	79fb      	ldrb	r3, [r7, #7]
 800cfcc:	f003 021f 	and.w	r2, r3, #31
 800cfd0:	4907      	ldr	r1, [pc, #28]	@ (800cff0 <__NVIC_EnableIRQ+0x38>)
 800cfd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cfd6:	095b      	lsrs	r3, r3, #5
 800cfd8:	2001      	movs	r0, #1
 800cfda:	fa00 f202 	lsl.w	r2, r0, r2
 800cfde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800cfe2:	bf00      	nop
 800cfe4:	370c      	adds	r7, #12
 800cfe6:	46bd      	mov	sp, r7
 800cfe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfec:	4770      	bx	lr
 800cfee:	bf00      	nop
 800cff0:	e000e100 	.word	0xe000e100

0800cff4 <__NVIC_DisableIRQ>:
{
 800cff4:	b480      	push	{r7}
 800cff6:	b083      	sub	sp, #12
 800cff8:	af00      	add	r7, sp, #0
 800cffa:	4603      	mov	r3, r0
 800cffc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800cffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d002:	2b00      	cmp	r3, #0
 800d004:	db12      	blt.n	800d02c <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800d006:	79fb      	ldrb	r3, [r7, #7]
 800d008:	f003 021f 	and.w	r2, r3, #31
 800d00c:	490a      	ldr	r1, [pc, #40]	@ (800d038 <__NVIC_DisableIRQ+0x44>)
 800d00e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d012:	095b      	lsrs	r3, r3, #5
 800d014:	2001      	movs	r0, #1
 800d016:	fa00 f202 	lsl.w	r2, r0, r2
 800d01a:	3320      	adds	r3, #32
 800d01c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800d020:	f3bf 8f4f 	dsb	sy
}
 800d024:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800d026:	f3bf 8f6f 	isb	sy
}
 800d02a:	bf00      	nop
}
 800d02c:	bf00      	nop
 800d02e:	370c      	adds	r7, #12
 800d030:	46bd      	mov	sp, r7
 800d032:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d036:	4770      	bx	lr
 800d038:	e000e100 	.word	0xe000e100

0800d03c <__NVIC_SetPriority>:
{
 800d03c:	b480      	push	{r7}
 800d03e:	b083      	sub	sp, #12
 800d040:	af00      	add	r7, sp, #0
 800d042:	4603      	mov	r3, r0
 800d044:	6039      	str	r1, [r7, #0]
 800d046:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800d048:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	db0a      	blt.n	800d066 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d050:	683b      	ldr	r3, [r7, #0]
 800d052:	b2da      	uxtb	r2, r3
 800d054:	490c      	ldr	r1, [pc, #48]	@ (800d088 <__NVIC_SetPriority+0x4c>)
 800d056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d05a:	0112      	lsls	r2, r2, #4
 800d05c:	b2d2      	uxtb	r2, r2
 800d05e:	440b      	add	r3, r1
 800d060:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800d064:	e00a      	b.n	800d07c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d066:	683b      	ldr	r3, [r7, #0]
 800d068:	b2da      	uxtb	r2, r3
 800d06a:	4908      	ldr	r1, [pc, #32]	@ (800d08c <__NVIC_SetPriority+0x50>)
 800d06c:	79fb      	ldrb	r3, [r7, #7]
 800d06e:	f003 030f 	and.w	r3, r3, #15
 800d072:	3b04      	subs	r3, #4
 800d074:	0112      	lsls	r2, r2, #4
 800d076:	b2d2      	uxtb	r2, r2
 800d078:	440b      	add	r3, r1
 800d07a:	761a      	strb	r2, [r3, #24]
}
 800d07c:	bf00      	nop
 800d07e:	370c      	adds	r7, #12
 800d080:	46bd      	mov	sp, r7
 800d082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d086:	4770      	bx	lr
 800d088:	e000e100 	.word	0xe000e100
 800d08c:	e000ed00 	.word	0xe000ed00

0800d090 <NVIC_EncodePriority>:
{
 800d090:	b480      	push	{r7}
 800d092:	b089      	sub	sp, #36	@ 0x24
 800d094:	af00      	add	r7, sp, #0
 800d096:	60f8      	str	r0, [r7, #12]
 800d098:	60b9      	str	r1, [r7, #8]
 800d09a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	f003 0307 	and.w	r3, r3, #7
 800d0a2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800d0a4:	69fb      	ldr	r3, [r7, #28]
 800d0a6:	f1c3 0307 	rsb	r3, r3, #7
 800d0aa:	2b04      	cmp	r3, #4
 800d0ac:	bf28      	it	cs
 800d0ae:	2304      	movcs	r3, #4
 800d0b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800d0b2:	69fb      	ldr	r3, [r7, #28]
 800d0b4:	3304      	adds	r3, #4
 800d0b6:	2b06      	cmp	r3, #6
 800d0b8:	d902      	bls.n	800d0c0 <NVIC_EncodePriority+0x30>
 800d0ba:	69fb      	ldr	r3, [r7, #28]
 800d0bc:	3b03      	subs	r3, #3
 800d0be:	e000      	b.n	800d0c2 <NVIC_EncodePriority+0x32>
 800d0c0:	2300      	movs	r3, #0
 800d0c2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800d0c4:	f04f 32ff 	mov.w	r2, #4294967295
 800d0c8:	69bb      	ldr	r3, [r7, #24]
 800d0ca:	fa02 f303 	lsl.w	r3, r2, r3
 800d0ce:	43da      	mvns	r2, r3
 800d0d0:	68bb      	ldr	r3, [r7, #8]
 800d0d2:	401a      	ands	r2, r3
 800d0d4:	697b      	ldr	r3, [r7, #20]
 800d0d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800d0d8:	f04f 31ff 	mov.w	r1, #4294967295
 800d0dc:	697b      	ldr	r3, [r7, #20]
 800d0de:	fa01 f303 	lsl.w	r3, r1, r3
 800d0e2:	43d9      	mvns	r1, r3
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800d0e8:	4313      	orrs	r3, r2
}
 800d0ea:	4618      	mov	r0, r3
 800d0ec:	3724      	adds	r7, #36	@ 0x24
 800d0ee:	46bd      	mov	sp, r7
 800d0f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0f4:	4770      	bx	lr

0800d0f6 <LL_I2C_Enable>:
{
 800d0f6:	b480      	push	{r7}
 800d0f8:	b083      	sub	sp, #12
 800d0fa:	af00      	add	r7, sp, #0
 800d0fc:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	681b      	ldr	r3, [r3, #0]
 800d102:	f043 0201 	orr.w	r2, r3, #1
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	601a      	str	r2, [r3, #0]
}
 800d10a:	bf00      	nop
 800d10c:	370c      	adds	r7, #12
 800d10e:	46bd      	mov	sp, r7
 800d110:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d114:	4770      	bx	lr

0800d116 <LL_I2C_Disable>:
{
 800d116:	b480      	push	{r7}
 800d118:	b083      	sub	sp, #12
 800d11a:	af00      	add	r7, sp, #0
 800d11c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	f023 0201 	bic.w	r2, r3, #1
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	601a      	str	r2, [r3, #0]
}
 800d12a:	bf00      	nop
 800d12c:	370c      	adds	r7, #12
 800d12e:	46bd      	mov	sp, r7
 800d130:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d134:	4770      	bx	lr

0800d136 <LL_I2C_DisableIT_BUF>:
{
 800d136:	b480      	push	{r7}
 800d138:	b083      	sub	sp, #12
 800d13a:	af00      	add	r7, sp, #0
 800d13c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR2, I2C_CR2_ITBUFEN);
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	685b      	ldr	r3, [r3, #4]
 800d142:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	605a      	str	r2, [r3, #4]
}
 800d14a:	bf00      	nop
 800d14c:	370c      	adds	r7, #12
 800d14e:	46bd      	mov	sp, r7
 800d150:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d154:	4770      	bx	lr

0800d156 <LL_I2C_EnableIT_ERR>:
{
 800d156:	b480      	push	{r7}
 800d158:	b083      	sub	sp, #12
 800d15a:	af00      	add	r7, sp, #0
 800d15c:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_ITERREN);
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	685b      	ldr	r3, [r3, #4]
 800d162:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	605a      	str	r2, [r3, #4]
}
 800d16a:	bf00      	nop
 800d16c:	370c      	adds	r7, #12
 800d16e:	46bd      	mov	sp, r7
 800d170:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d174:	4770      	bx	lr

0800d176 <LL_I2C_IsActiveFlag_BUSY>:
{
 800d176:	b480      	push	{r7}
 800d178:	b083      	sub	sp, #12
 800d17a:	af00      	add	r7, sp, #0
 800d17c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->SR2, I2C_SR2_BUSY) == (I2C_SR2_BUSY));
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	699b      	ldr	r3, [r3, #24]
 800d182:	f003 0302 	and.w	r3, r3, #2
 800d186:	2b02      	cmp	r3, #2
 800d188:	bf0c      	ite	eq
 800d18a:	2301      	moveq	r3, #1
 800d18c:	2300      	movne	r3, #0
 800d18e:	b2db      	uxtb	r3, r3
}
 800d190:	4618      	mov	r0, r3
 800d192:	370c      	adds	r7, #12
 800d194:	46bd      	mov	sp, r7
 800d196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d19a:	4770      	bx	lr

0800d19c <LL_I2C_AcknowledgeNextData>:
{
 800d19c:	b480      	push	{r7}
 800d19e:	b083      	sub	sp, #12
 800d1a0:	af00      	add	r7, sp, #0
 800d1a2:	6078      	str	r0, [r7, #4]
 800d1a4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ACK, TypeAcknowledge);
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800d1ae:	683b      	ldr	r3, [r7, #0]
 800d1b0:	431a      	orrs	r2, r3
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	601a      	str	r2, [r3, #0]
}
 800d1b6:	bf00      	nop
 800d1b8:	370c      	adds	r7, #12
 800d1ba:	46bd      	mov	sp, r7
 800d1bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1c0:	4770      	bx	lr

0800d1c2 <LL_I2C_GenerateStartCondition>:
  * @rmtoll CR1          START         LL_I2C_GenerateStartCondition
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_GenerateStartCondition(I2C_TypeDef *I2Cx)
{
 800d1c2:	b480      	push	{r7}
 800d1c4:	b083      	sub	sp, #12
 800d1c6:	af00      	add	r7, sp, #0
 800d1c8:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_START);
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	681b      	ldr	r3, [r3, #0]
 800d1ce:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	601a      	str	r2, [r3, #0]
}
 800d1d6:	bf00      	nop
 800d1d8:	370c      	adds	r7, #12
 800d1da:	46bd      	mov	sp, r7
 800d1dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1e0:	4770      	bx	lr

0800d1e2 <LL_I2C_GenerateStopCondition>:
  * @rmtoll CR1          STOP          LL_I2C_GenerateStopCondition
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_GenerateStopCondition(I2C_TypeDef *I2Cx)
{
 800d1e2:	b480      	push	{r7}
 800d1e4:	b083      	sub	sp, #12
 800d1e6:	af00      	add	r7, sp, #0
 800d1e8:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_STOP);
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	601a      	str	r2, [r3, #0]
}
 800d1f6:	bf00      	nop
 800d1f8:	370c      	adds	r7, #12
 800d1fa:	46bd      	mov	sp, r7
 800d1fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d200:	4770      	bx	lr

0800d202 <LL_I2C_EnableBitPOS>:
  * @rmtoll CR1          POS           LL_I2C_EnableBitPOS
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableBitPOS(I2C_TypeDef *I2Cx)
{
 800d202:	b480      	push	{r7}
 800d204:	b083      	sub	sp, #12
 800d206:	af00      	add	r7, sp, #0
 800d208:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_POS);
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	681b      	ldr	r3, [r3, #0]
 800d20e:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	601a      	str	r2, [r3, #0]
}
 800d216:	bf00      	nop
 800d218:	370c      	adds	r7, #12
 800d21a:	46bd      	mov	sp, r7
 800d21c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d220:	4770      	bx	lr

0800d222 <LL_I2C_DisableBitPOS>:
  * @rmtoll CR1          POS           LL_I2C_DisableBitPOS
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableBitPOS(I2C_TypeDef *I2Cx)
{
 800d222:	b480      	push	{r7}
 800d224:	b083      	sub	sp, #12
 800d226:	af00      	add	r7, sp, #0
 800d228:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_POS);
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	681b      	ldr	r3, [r3, #0]
 800d22e:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	601a      	str	r2, [r3, #0]
}
 800d236:	bf00      	nop
 800d238:	370c      	adds	r7, #12
 800d23a:	46bd      	mov	sp, r7
 800d23c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d240:	4770      	bx	lr

0800d242 <i2c_get_def_cfg>:
 * @param[in] instance_id Identifies the i2c instance.
 * @param[out] cfg The i2c configuration with defaults filled in.
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 */
int32_t i2c_get_def_cfg(enum i2c_instance_id instance_id, struct i2c_cfg* cfg)
{
 800d242:	b480      	push	{r7}
 800d244:	b083      	sub	sp, #12
 800d246:	af00      	add	r7, sp, #0
 800d248:	4603      	mov	r3, r0
 800d24a:	6039      	str	r1, [r7, #0]
 800d24c:	71fb      	strb	r3, [r7, #7]
    cfg->transaction_guard_time_ms = CONFIG_I2C_DFLT_TRANS_GUARD_TIME_MS;
 800d24e:	683b      	ldr	r3, [r7, #0]
 800d250:	2264      	movs	r2, #100	@ 0x64
 800d252:	601a      	str	r2, [r3, #0]
    return 0;
 800d254:	2300      	movs	r3, #0
}
 800d256:	4618      	mov	r0, r3
 800d258:	370c      	adds	r7, #12
 800d25a:	46bd      	mov	sp, r7
 800d25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d260:	4770      	bx	lr
	...

0800d264 <i2c_init>:
 * This function initializes a i2c module instance. Generally, it should not
 * access other modules as they might not have been initialized yet.  An
 * exception is the log module.
 */
int32_t i2c_init(enum i2c_instance_id instance_id, struct i2c_cfg* cfg)
{
 800d264:	b580      	push	{r7, lr}
 800d266:	b084      	sub	sp, #16
 800d268:	af00      	add	r7, sp, #0
 800d26a:	4603      	mov	r3, r0
 800d26c:	6039      	str	r1, [r7, #0]
 800d26e:	71fb      	strb	r3, [r7, #7]
    struct i2c_state* st;

    if (instance_id >= I2C_NUM_INSTANCES)
 800d270:	79fb      	ldrb	r3, [r7, #7]
 800d272:	2b01      	cmp	r3, #1
 800d274:	d902      	bls.n	800d27c <i2c_init+0x18>
        return MOD_ERR_BAD_INSTANCE;
 800d276:	f06f 0305 	mvn.w	r3, #5
 800d27a:	e025      	b.n	800d2c8 <i2c_init+0x64>

    if (cfg == NULL)
 800d27c:	683b      	ldr	r3, [r7, #0]
 800d27e:	2b00      	cmp	r3, #0
 800d280:	d102      	bne.n	800d288 <i2c_init+0x24>
        return MOD_ERR_ARG;
 800d282:	f04f 33ff 	mov.w	r3, #4294967295
 800d286:	e01f      	b.n	800d2c8 <i2c_init+0x64>

    st = &i2c_states[instance_id];
 800d288:	79fb      	ldrb	r3, [r7, #7]
 800d28a:	015b      	lsls	r3, r3, #5
 800d28c:	4a10      	ldr	r2, [pc, #64]	@ (800d2d0 <i2c_init+0x6c>)
 800d28e:	4413      	add	r3, r2
 800d290:	60fb      	str	r3, [r7, #12]
    memset(st, 0, sizeof(*st));
 800d292:	2220      	movs	r2, #32
 800d294:	2100      	movs	r1, #0
 800d296:	68f8      	ldr	r0, [r7, #12]
 800d298:	f004 fb2c 	bl	80118f4 <memset>
    st->cfg = *cfg;
 800d29c:	68fb      	ldr	r3, [r7, #12]
 800d29e:	683a      	ldr	r2, [r7, #0]
 800d2a0:	6812      	ldr	r2, [r2, #0]
 800d2a2:	601a      	str	r2, [r3, #0]

    switch (instance_id) {
 800d2a4:	79fb      	ldrb	r3, [r7, #7]
 800d2a6:	2b00      	cmp	r3, #0
 800d2a8:	d002      	beq.n	800d2b0 <i2c_init+0x4c>
 800d2aa:	2b01      	cmp	r3, #1
 800d2ac:	d004      	beq.n	800d2b8 <i2c_init+0x54>
 800d2ae:	e007      	b.n	800d2c0 <i2c_init+0x5c>

#if CONFIG_I2C_1_PRESENT
        case I2C_INSTANCE_1:
            st->i2c_reg_base = I2C1;
 800d2b0:	68fb      	ldr	r3, [r7, #12]
 800d2b2:	4a08      	ldr	r2, [pc, #32]	@ (800d2d4 <i2c_init+0x70>)
 800d2b4:	605a      	str	r2, [r3, #4]
            break;
 800d2b6:	e006      	b.n	800d2c6 <i2c_init+0x62>
            break;
#endif

#if CONFIG_I2C_3_PRESENT
        case I2C_INSTANCE_3:
            st->i2c_reg_base = I2C3;
 800d2b8:	68fb      	ldr	r3, [r7, #12]
 800d2ba:	4a07      	ldr	r2, [pc, #28]	@ (800d2d8 <i2c_init+0x74>)
 800d2bc:	605a      	str	r2, [r3, #4]
            break;
 800d2be:	e002      	b.n	800d2c6 <i2c_init+0x62>
#endif

        default:
            return MOD_ERR_BAD_INSTANCE;
 800d2c0:	f06f 0305 	mvn.w	r3, #5
 800d2c4:	e000      	b.n	800d2c8 <i2c_init+0x64>
    }
    return 0;
 800d2c6:	2300      	movs	r3, #0
}
 800d2c8:	4618      	mov	r0, r3
 800d2ca:	3710      	adds	r7, #16
 800d2cc:	46bd      	mov	sp, r7
 800d2ce:	bd80      	pop	{r7, pc}
 800d2d0:	20000768 	.word	0x20000768
 800d2d4:	40005400 	.word	0x40005400
 800d2d8:	40005c00 	.word	0x40005c00

0800d2dc <i2c_start>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * This function starts a i2c module instance, to enter normal operation.
 */
int32_t i2c_start(enum i2c_instance_id instance_id)
{
 800d2dc:	b580      	push	{r7, lr}
 800d2de:	b086      	sub	sp, #24
 800d2e0:	af00      	add	r7, sp, #0
 800d2e2:	4603      	mov	r3, r0
 800d2e4:	71fb      	strb	r3, [r7, #7]
    struct i2c_state* st;
    IRQn_Type evt_irq_type;
    IRQn_Type err_irq_type;
    int32_t result;

    if (instance_id >= I2C_NUM_INSTANCES ||
 800d2e6:	79fb      	ldrb	r3, [r7, #7]
 800d2e8:	2b01      	cmp	r3, #1
 800d2ea:	d807      	bhi.n	800d2fc <i2c_start+0x20>
        i2c_states[instance_id].i2c_reg_base == NULL)
 800d2ec:	79fb      	ldrb	r3, [r7, #7]
 800d2ee:	4a40      	ldr	r2, [pc, #256]	@ (800d3f0 <i2c_start+0x114>)
 800d2f0:	015b      	lsls	r3, r3, #5
 800d2f2:	4413      	add	r3, r2
 800d2f4:	3304      	adds	r3, #4
 800d2f6:	681b      	ldr	r3, [r3, #0]
    if (instance_id >= I2C_NUM_INSTANCES ||
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d102      	bne.n	800d302 <i2c_start+0x26>
        return MOD_ERR_BAD_INSTANCE;
 800d2fc:	f06f 0305 	mvn.w	r3, #5
 800d300:	e072      	b.n	800d3e8 <i2c_start+0x10c>

    result = cmd_register(&cmd_info);
 800d302:	483c      	ldr	r0, [pc, #240]	@ (800d3f4 <i2c_start+0x118>)
 800d304:	f7fd fa4a 	bl	800a79c <cmd_register>
 800d308:	6138      	str	r0, [r7, #16]
    if (result < 0) {
 800d30a:	693b      	ldr	r3, [r7, #16]
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	da0d      	bge.n	800d32c <i2c_start+0x50>
        log_error("i2c_start: cmd error %d\n", result);
 800d310:	4b39      	ldr	r3, [pc, #228]	@ (800d3f8 <i2c_start+0x11c>)
 800d312:	781b      	ldrb	r3, [r3, #0]
 800d314:	2b00      	cmp	r3, #0
 800d316:	d007      	beq.n	800d328 <i2c_start+0x4c>
 800d318:	4b38      	ldr	r3, [pc, #224]	@ (800d3fc <i2c_start+0x120>)
 800d31a:	681b      	ldr	r3, [r3, #0]
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	dd03      	ble.n	800d328 <i2c_start+0x4c>
 800d320:	6939      	ldr	r1, [r7, #16]
 800d322:	4837      	ldr	r0, [pc, #220]	@ (800d400 <i2c_start+0x124>)
 800d324:	f000 ff46 	bl	800e1b4 <log_printf>
        return result;
 800d328:	693b      	ldr	r3, [r7, #16]
 800d32a:	e05d      	b.n	800d3e8 <i2c_start+0x10c>
    }

    st = &i2c_states[instance_id];
 800d32c:	79fb      	ldrb	r3, [r7, #7]
 800d32e:	015b      	lsls	r3, r3, #5
 800d330:	4a2f      	ldr	r2, [pc, #188]	@ (800d3f0 <i2c_start+0x114>)
 800d332:	4413      	add	r3, r2
 800d334:	60fb      	str	r3, [r7, #12]

    st->guard_tmr_id = tmr_inst_get_cb(0, tmr_callback, (uint32_t)instance_id,
 800d336:	79fa      	ldrb	r2, [r7, #7]
 800d338:	2300      	movs	r3, #0
 800d33a:	4932      	ldr	r1, [pc, #200]	@ (800d404 <i2c_start+0x128>)
 800d33c:	2000      	movs	r0, #0
 800d33e:	f002 f8ef 	bl	800f520 <tmr_inst_get_cb>
 800d342:	4602      	mov	r2, r0
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	609a      	str	r2, [r3, #8]
                                       TMR_CNTX_BASE_LEVEL);
    if (st->guard_tmr_id < 0)
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	689b      	ldr	r3, [r3, #8]
 800d34c:	2b00      	cmp	r3, #0
 800d34e:	da02      	bge.n	800d356 <i2c_start+0x7a>
        return st->guard_tmr_id;
 800d350:	68fb      	ldr	r3, [r7, #12]
 800d352:	689b      	ldr	r3, [r3, #8]
 800d354:	e048      	b.n	800d3e8 <i2c_start+0x10c>

    LL_I2C_Disable(st->i2c_reg_base);
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	685b      	ldr	r3, [r3, #4]
 800d35a:	4618      	mov	r0, r3
 800d35c:	f7ff fedb 	bl	800d116 <LL_I2C_Disable>
    DISABLE_ALL_INTERRUPTS(st);
 800d360:	68fb      	ldr	r3, [r7, #12]
 800d362:	685b      	ldr	r3, [r3, #4]
 800d364:	685a      	ldr	r2, [r3, #4]
 800d366:	68fb      	ldr	r3, [r7, #12]
 800d368:	685b      	ldr	r3, [r3, #4]
 800d36a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800d36e:	605a      	str	r2, [r3, #4]

    switch (instance_id) {
 800d370:	79fb      	ldrb	r3, [r7, #7]
 800d372:	2b00      	cmp	r3, #0
 800d374:	d002      	beq.n	800d37c <i2c_start+0xa0>
 800d376:	2b01      	cmp	r3, #1
 800d378:	d005      	beq.n	800d386 <i2c_start+0xaa>
 800d37a:	e009      	b.n	800d390 <i2c_start+0xb4>
#if CONFIG_I2C_1_PRESENT
        case I2C_INSTANCE_1:
            evt_irq_type = I2C1_EV_IRQn;
 800d37c:	231f      	movs	r3, #31
 800d37e:	75fb      	strb	r3, [r7, #23]
            err_irq_type = I2C1_ER_IRQn;
 800d380:	2320      	movs	r3, #32
 800d382:	75bb      	strb	r3, [r7, #22]
            break;
 800d384:	e007      	b.n	800d396 <i2c_start+0xba>
            break;
#endif

#if CONFIG_I2C_3_PRESENT
        case I2C_INSTANCE_3:
            evt_irq_type = I2C3_EV_IRQn;
 800d386:	2348      	movs	r3, #72	@ 0x48
 800d388:	75fb      	strb	r3, [r7, #23]
            err_irq_type = I2C3_ER_IRQn;
 800d38a:	2349      	movs	r3, #73	@ 0x49
 800d38c:	75bb      	strb	r3, [r7, #22]
            break;
 800d38e:	e002      	b.n	800d396 <i2c_start+0xba>
#endif

        default:
            return MOD_ERR_BAD_INSTANCE;
 800d390:	f06f 0305 	mvn.w	r3, #5
 800d394:	e028      	b.n	800d3e8 <i2c_start+0x10c>
    }
    NVIC_SetPriority(evt_irq_type,
 800d396:	f7ff fe01 	bl	800cf9c <__NVIC_GetPriorityGrouping>
 800d39a:	4603      	mov	r3, r0
 800d39c:	2200      	movs	r2, #0
 800d39e:	2100      	movs	r1, #0
 800d3a0:	4618      	mov	r0, r3
 800d3a2:	f7ff fe75 	bl	800d090 <NVIC_EncodePriority>
 800d3a6:	4602      	mov	r2, r0
 800d3a8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d3ac:	4611      	mov	r1, r2
 800d3ae:	4618      	mov	r0, r3
 800d3b0:	f7ff fe44 	bl	800d03c <__NVIC_SetPriority>
                     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
    NVIC_EnableIRQ(evt_irq_type);
 800d3b4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d3b8:	4618      	mov	r0, r3
 800d3ba:	f7ff fdfd 	bl	800cfb8 <__NVIC_EnableIRQ>
    NVIC_SetPriority(err_irq_type,
 800d3be:	f7ff fded 	bl	800cf9c <__NVIC_GetPriorityGrouping>
 800d3c2:	4603      	mov	r3, r0
 800d3c4:	2200      	movs	r2, #0
 800d3c6:	2100      	movs	r1, #0
 800d3c8:	4618      	mov	r0, r3
 800d3ca:	f7ff fe61 	bl	800d090 <NVIC_EncodePriority>
 800d3ce:	4602      	mov	r2, r0
 800d3d0:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800d3d4:	4611      	mov	r1, r2
 800d3d6:	4618      	mov	r0, r3
 800d3d8:	f7ff fe30 	bl	800d03c <__NVIC_SetPriority>
                     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
    NVIC_EnableIRQ(err_irq_type);
 800d3dc:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800d3e0:	4618      	mov	r0, r3
 800d3e2:	f7ff fde9 	bl	800cfb8 <__NVIC_EnableIRQ>

    return 0;
 800d3e6:	2300      	movs	r3, #0
}
 800d3e8:	4618      	mov	r0, r3
 800d3ea:	3718      	adds	r7, #24
 800d3ec:	46bd      	mov	sp, r7
 800d3ee:	bd80      	pop	{r7, pc}
 800d3f0:	20000768 	.word	0x20000768
 800d3f4:	200003d0 	.word	0x200003d0
 800d3f8:	200003ec 	.word	0x200003ec
 800d3fc:	20000394 	.word	0x20000394
 800d400:	0801398c 	.word	0x0801398c
 800d404:	0800da35 	.word	0x0800da35

0800d408 <i2c_reserve>:
 * @param[in] instance_id Identifies the i2c instance.
 *
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 */
int32_t i2c_reserve(enum i2c_instance_id instance_id)
{
 800d408:	b480      	push	{r7}
 800d40a:	b083      	sub	sp, #12
 800d40c:	af00      	add	r7, sp, #0
 800d40e:	4603      	mov	r3, r0
 800d410:	71fb      	strb	r3, [r7, #7]
    if (instance_id >= I2C_NUM_INSTANCES ||
 800d412:	79fb      	ldrb	r3, [r7, #7]
 800d414:	2b01      	cmp	r3, #1
 800d416:	d807      	bhi.n	800d428 <i2c_reserve+0x20>
        i2c_states[instance_id].i2c_reg_base == NULL)
 800d418:	79fb      	ldrb	r3, [r7, #7]
 800d41a:	4a19      	ldr	r2, [pc, #100]	@ (800d480 <i2c_reserve+0x78>)
 800d41c:	015b      	lsls	r3, r3, #5
 800d41e:	4413      	add	r3, r2
 800d420:	3304      	adds	r3, #4
 800d422:	681b      	ldr	r3, [r3, #0]
    if (instance_id >= I2C_NUM_INSTANCES ||
 800d424:	2b00      	cmp	r3, #0
 800d426:	d102      	bne.n	800d42e <i2c_reserve+0x26>
        return MOD_ERR_BAD_INSTANCE;
 800d428:	f06f 0305 	mvn.w	r3, #5
 800d42c:	e021      	b.n	800d472 <i2c_reserve+0x6a>
    if (i2c_states[instance_id].reserved) {
 800d42e:	79fb      	ldrb	r3, [r7, #7]
 800d430:	4a13      	ldr	r2, [pc, #76]	@ (800d480 <i2c_reserve+0x78>)
 800d432:	015b      	lsls	r3, r3, #5
 800d434:	4413      	add	r3, r2
 800d436:	331a      	adds	r3, #26
 800d438:	781b      	ldrb	r3, [r3, #0]
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	d011      	beq.n	800d462 <i2c_reserve+0x5a>
        INC_SAT_U16(cnts_u16[CNT_RESERVE_FAIL]);
 800d43e:	4b11      	ldr	r3, [pc, #68]	@ (800d484 <i2c_reserve+0x7c>)
 800d440:	881b      	ldrh	r3, [r3, #0]
 800d442:	4a10      	ldr	r2, [pc, #64]	@ (800d484 <i2c_reserve+0x7c>)
 800d444:	8812      	ldrh	r2, [r2, #0]
 800d446:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800d44a:	428a      	cmp	r2, r1
 800d44c:	bf14      	ite	ne
 800d44e:	2201      	movne	r2, #1
 800d450:	2200      	moveq	r2, #0
 800d452:	b2d2      	uxtb	r2, r2
 800d454:	4413      	add	r3, r2
 800d456:	b29a      	uxth	r2, r3
 800d458:	4b0a      	ldr	r3, [pc, #40]	@ (800d484 <i2c_reserve+0x7c>)
 800d45a:	801a      	strh	r2, [r3, #0]
        return MOD_ERR_RESOURCE;
 800d45c:	f06f 0301 	mvn.w	r3, #1
 800d460:	e007      	b.n	800d472 <i2c_reserve+0x6a>
    } else {
        i2c_states[instance_id].reserved = true;
 800d462:	79fb      	ldrb	r3, [r7, #7]
 800d464:	4a06      	ldr	r2, [pc, #24]	@ (800d480 <i2c_reserve+0x78>)
 800d466:	015b      	lsls	r3, r3, #5
 800d468:	4413      	add	r3, r2
 800d46a:	331a      	adds	r3, #26
 800d46c:	2201      	movs	r2, #1
 800d46e:	701a      	strb	r2, [r3, #0]
    }
    return 0;
 800d470:	2300      	movs	r3, #0
}
 800d472:	4618      	mov	r0, r3
 800d474:	370c      	adds	r7, #12
 800d476:	46bd      	mov	sp, r7
 800d478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d47c:	4770      	bx	lr
 800d47e:	bf00      	nop
 800d480:	20000768 	.word	0x20000768
 800d484:	200007a8 	.word	0x200007a8

0800d488 <i2c_release>:
 * @param[in] instance_id Identifies the i2c instance.
 *
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 */
int32_t i2c_release(enum i2c_instance_id instance_id)
{
 800d488:	b480      	push	{r7}
 800d48a:	b083      	sub	sp, #12
 800d48c:	af00      	add	r7, sp, #0
 800d48e:	4603      	mov	r3, r0
 800d490:	71fb      	strb	r3, [r7, #7]
    if (instance_id >= I2C_NUM_INSTANCES ||
 800d492:	79fb      	ldrb	r3, [r7, #7]
 800d494:	2b01      	cmp	r3, #1
 800d496:	d807      	bhi.n	800d4a8 <i2c_release+0x20>
        i2c_states[instance_id].i2c_reg_base == NULL)
 800d498:	79fb      	ldrb	r3, [r7, #7]
 800d49a:	4a0c      	ldr	r2, [pc, #48]	@ (800d4cc <i2c_release+0x44>)
 800d49c:	015b      	lsls	r3, r3, #5
 800d49e:	4413      	add	r3, r2
 800d4a0:	3304      	adds	r3, #4
 800d4a2:	681b      	ldr	r3, [r3, #0]
    if (instance_id >= I2C_NUM_INSTANCES ||
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	d102      	bne.n	800d4ae <i2c_release+0x26>
        return MOD_ERR_BAD_INSTANCE;
 800d4a8:	f06f 0305 	mvn.w	r3, #5
 800d4ac:	e007      	b.n	800d4be <i2c_release+0x36>
    i2c_states[instance_id].reserved = false;
 800d4ae:	79fb      	ldrb	r3, [r7, #7]
 800d4b0:	4a06      	ldr	r2, [pc, #24]	@ (800d4cc <i2c_release+0x44>)
 800d4b2:	015b      	lsls	r3, r3, #5
 800d4b4:	4413      	add	r3, r2
 800d4b6:	331a      	adds	r3, #26
 800d4b8:	2200      	movs	r2, #0
 800d4ba:	701a      	strb	r2, [r3, #0]
    return 0;
 800d4bc:	2300      	movs	r3, #0
}
 800d4be:	4618      	mov	r0, r3
 800d4c0:	370c      	adds	r7, #12
 800d4c2:	46bd      	mov	sp, r7
 800d4c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4c8:	4770      	bx	lr
 800d4ca:	bf00      	nop
 800d4cc:	20000768 	.word	0x20000768

0800d4d0 <i2c_write>:
 * @note In case of a return value of MOD_ERR_PERIPH, use i2c_get_error() to
 *       get more detailed error information.
 */
int32_t i2c_write(enum i2c_instance_id instance_id, uint32_t dest_addr,
                  uint8_t* msg_bfr, uint32_t msg_len)
{
 800d4d0:	b580      	push	{r7, lr}
 800d4d2:	b086      	sub	sp, #24
 800d4d4:	af02      	add	r7, sp, #8
 800d4d6:	60b9      	str	r1, [r7, #8]
 800d4d8:	607a      	str	r2, [r7, #4]
 800d4da:	603b      	str	r3, [r7, #0]
 800d4dc:	4603      	mov	r3, r0
 800d4de:	73fb      	strb	r3, [r7, #15]
    return start_op(instance_id, dest_addr, msg_bfr, msg_len,
 800d4e0:	7bf8      	ldrb	r0, [r7, #15]
 800d4e2:	2301      	movs	r3, #1
 800d4e4:	9300      	str	r3, [sp, #0]
 800d4e6:	683b      	ldr	r3, [r7, #0]
 800d4e8:	687a      	ldr	r2, [r7, #4]
 800d4ea:	68b9      	ldr	r1, [r7, #8]
 800d4ec:	f000 f8b8 	bl	800d660 <start_op>
 800d4f0:	4603      	mov	r3, r0
                    STATE_MSTR_WR_GEN_START);
}
 800d4f2:	4618      	mov	r0, r3
 800d4f4:	3710      	adds	r7, #16
 800d4f6:	46bd      	mov	sp, r7
 800d4f8:	bd80      	pop	{r7, pc}

0800d4fa <i2c_read>:
 * @note In case of a return value of MOD_ERR_PERIPH, use i2c_get_error() to
 *       get more detailed error information.
 */
int32_t i2c_read(enum i2c_instance_id instance_id, uint32_t dest_addr,
                 uint8_t* msg_bfr, uint32_t msg_len)
{
 800d4fa:	b580      	push	{r7, lr}
 800d4fc:	b086      	sub	sp, #24
 800d4fe:	af02      	add	r7, sp, #8
 800d500:	60b9      	str	r1, [r7, #8]
 800d502:	607a      	str	r2, [r7, #4]
 800d504:	603b      	str	r3, [r7, #0]
 800d506:	4603      	mov	r3, r0
 800d508:	73fb      	strb	r3, [r7, #15]
    return start_op(instance_id, dest_addr, msg_bfr, msg_len,
 800d50a:	7bf8      	ldrb	r0, [r7, #15]
 800d50c:	2304      	movs	r3, #4
 800d50e:	9300      	str	r3, [sp, #0]
 800d510:	683b      	ldr	r3, [r7, #0]
 800d512:	687a      	ldr	r2, [r7, #4]
 800d514:	68b9      	ldr	r1, [r7, #8]
 800d516:	f000 f8a3 	bl	800d660 <start_op>
 800d51a:	4603      	mov	r3, r0
                    STATE_MSTR_RD_GEN_START);
}
 800d51c:	4618      	mov	r0, r3
 800d51e:	3710      	adds	r7, #16
 800d520:	46bd      	mov	sp, r7
 800d522:	bd80      	pop	{r7, pc}

0800d524 <i2c_get_error>:
 * @param[in] instance_id Identifies the i2c instance.
 *
 * @return I2C error code (enum i2c_errors).
 */
enum i2c_errors i2c_get_error(enum i2c_instance_id instance_id)
{
 800d524:	b480      	push	{r7}
 800d526:	b083      	sub	sp, #12
 800d528:	af00      	add	r7, sp, #0
 800d52a:	4603      	mov	r3, r0
 800d52c:	71fb      	strb	r3, [r7, #7]
   if (instance_id >= I2C_NUM_INSTANCES ||
 800d52e:	79fb      	ldrb	r3, [r7, #7]
 800d530:	2b01      	cmp	r3, #1
 800d532:	d807      	bhi.n	800d544 <i2c_get_error+0x20>
        i2c_states[instance_id].i2c_reg_base == NULL)
 800d534:	79fb      	ldrb	r3, [r7, #7]
 800d536:	4a0a      	ldr	r2, [pc, #40]	@ (800d560 <i2c_get_error+0x3c>)
 800d538:	015b      	lsls	r3, r3, #5
 800d53a:	4413      	add	r3, r2
 800d53c:	3304      	adds	r3, #4
 800d53e:	681b      	ldr	r3, [r3, #0]
   if (instance_id >= I2C_NUM_INSTANCES ||
 800d540:	2b00      	cmp	r3, #0
 800d542:	d101      	bne.n	800d548 <i2c_get_error+0x24>
       return I2C_ERR_INVALID_INSTANCE;
 800d544:	2301      	movs	r3, #1
 800d546:	e005      	b.n	800d554 <i2c_get_error+0x30>

   return i2c_states[instance_id].last_op_error;
 800d548:	79fb      	ldrb	r3, [r7, #7]
 800d54a:	4a05      	ldr	r2, [pc, #20]	@ (800d560 <i2c_get_error+0x3c>)
 800d54c:	015b      	lsls	r3, r3, #5
 800d54e:	4413      	add	r3, r2
 800d550:	331c      	adds	r3, #28
 800d552:	781b      	ldrb	r3, [r3, #0]
}
 800d554:	4618      	mov	r0, r3
 800d556:	370c      	adds	r7, #12
 800d558:	46bd      	mov	sp, r7
 800d55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d55e:	4770      	bx	lr
 800d560:	20000768 	.word	0x20000768

0800d564 <i2c_get_op_status>:
 *         details.
 *
 * @note Instance should be held reserved until operation status is obtained.
 */
int32_t i2c_get_op_status(enum i2c_instance_id instance_id)
{
 800d564:	b480      	push	{r7}
 800d566:	b085      	sub	sp, #20
 800d568:	af00      	add	r7, sp, #0
 800d56a:	4603      	mov	r3, r0
 800d56c:	71fb      	strb	r3, [r7, #7]
    struct i2c_state* st;
    int32_t rc;

    if (instance_id >= I2C_NUM_INSTANCES)
 800d56e:	79fb      	ldrb	r3, [r7, #7]
 800d570:	2b01      	cmp	r3, #1
 800d572:	d902      	bls.n	800d57a <i2c_get_op_status+0x16>
        return MOD_ERR_BAD_INSTANCE;
 800d574:	f06f 0305 	mvn.w	r3, #5
 800d578:	e021      	b.n	800d5be <i2c_get_op_status+0x5a>

    st = &i2c_states[instance_id];
 800d57a:	79fb      	ldrb	r3, [r7, #7]
 800d57c:	015b      	lsls	r3, r3, #5
 800d57e:	4a13      	ldr	r2, [pc, #76]	@ (800d5cc <i2c_get_op_status+0x68>)
 800d580:	4413      	add	r3, r2
 800d582:	60bb      	str	r3, [r7, #8]
    if (!st->reserved)
 800d584:	68bb      	ldr	r3, [r7, #8]
 800d586:	7e9b      	ldrb	r3, [r3, #26]
 800d588:	f083 0301 	eor.w	r3, r3, #1
 800d58c:	b2db      	uxtb	r3, r3
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d003      	beq.n	800d59a <i2c_get_op_status+0x36>
        rc = MOD_ERR_NOT_RESERVED;
 800d592:	f06f 0307 	mvn.w	r3, #7
 800d596:	60fb      	str	r3, [r7, #12]
 800d598:	e010      	b.n	800d5bc <i2c_get_op_status+0x58>
    else if (st->state == STATE_IDLE)
 800d59a:	68bb      	ldr	r3, [r7, #8]
 800d59c:	7edb      	ldrb	r3, [r3, #27]
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d109      	bne.n	800d5b6 <i2c_get_op_status+0x52>
        rc = st->last_op_error == I2C_ERR_NONE ? 0 : MOD_ERR_PERIPH;
 800d5a2:	68bb      	ldr	r3, [r7, #8]
 800d5a4:	7f1b      	ldrb	r3, [r3, #28]
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	d101      	bne.n	800d5ae <i2c_get_op_status+0x4a>
 800d5aa:	2300      	movs	r3, #0
 800d5ac:	e001      	b.n	800d5b2 <i2c_get_op_status+0x4e>
 800d5ae:	f06f 0306 	mvn.w	r3, #6
 800d5b2:	60fb      	str	r3, [r7, #12]
 800d5b4:	e002      	b.n	800d5bc <i2c_get_op_status+0x58>
    else
        rc = MOD_ERR_OP_IN_PROG;
 800d5b6:	f06f 0308 	mvn.w	r3, #8
 800d5ba:	60fb      	str	r3, [r7, #12]
    return rc;
 800d5bc:	68fb      	ldr	r3, [r7, #12]
}
 800d5be:	4618      	mov	r0, r3
 800d5c0:	3714      	adds	r7, #20
 800d5c2:	46bd      	mov	sp, r7
 800d5c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5c8:	4770      	bx	lr
 800d5ca:	bf00      	nop
 800d5cc:	20000768 	.word	0x20000768

0800d5d0 <i2c_bus_busy>:
 * @param[in] instance_id Identifies the i2c instance.
 *
 * @return 0 if not busy, 1 if busy, else a "MOD_ERR" value (< 0).
 */
int32_t i2c_bus_busy(enum i2c_instance_id instance_id)
{
 800d5d0:	b580      	push	{r7, lr}
 800d5d2:	b082      	sub	sp, #8
 800d5d4:	af00      	add	r7, sp, #0
 800d5d6:	4603      	mov	r3, r0
 800d5d8:	71fb      	strb	r3, [r7, #7]
   if (instance_id >= I2C_NUM_INSTANCES ||
 800d5da:	79fb      	ldrb	r3, [r7, #7]
 800d5dc:	2b01      	cmp	r3, #1
 800d5de:	d807      	bhi.n	800d5f0 <i2c_bus_busy+0x20>
        i2c_states[instance_id].i2c_reg_base == NULL)
 800d5e0:	79fb      	ldrb	r3, [r7, #7]
 800d5e2:	4a0c      	ldr	r2, [pc, #48]	@ (800d614 <i2c_bus_busy+0x44>)
 800d5e4:	015b      	lsls	r3, r3, #5
 800d5e6:	4413      	add	r3, r2
 800d5e8:	3304      	adds	r3, #4
 800d5ea:	681b      	ldr	r3, [r3, #0]
   if (instance_id >= I2C_NUM_INSTANCES ||
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	d102      	bne.n	800d5f6 <i2c_bus_busy+0x26>
        return MOD_ERR_BAD_INSTANCE;
 800d5f0:	f06f 0305 	mvn.w	r3, #5
 800d5f4:	e009      	b.n	800d60a <i2c_bus_busy+0x3a>

   return LL_I2C_IsActiveFlag_BUSY(i2c_states[instance_id].i2c_reg_base);
 800d5f6:	79fb      	ldrb	r3, [r7, #7]
 800d5f8:	4a06      	ldr	r2, [pc, #24]	@ (800d614 <i2c_bus_busy+0x44>)
 800d5fa:	015b      	lsls	r3, r3, #5
 800d5fc:	4413      	add	r3, r2
 800d5fe:	3304      	adds	r3, #4
 800d600:	681b      	ldr	r3, [r3, #0]
 800d602:	4618      	mov	r0, r3
 800d604:	f7ff fdb7 	bl	800d176 <LL_I2C_IsActiveFlag_BUSY>
 800d608:	4603      	mov	r3, r0
}
 800d60a:	4618      	mov	r0, r3
 800d60c:	3708      	adds	r7, #8
 800d60e:	46bd      	mov	sp, r7
 800d610:	bd80      	pop	{r7, pc}
 800d612:	bf00      	nop
 800d614:	20000768 	.word	0x20000768

0800d618 <I2C1_EV_IRQHandler>:

#if CONFIG_I2C_1_PRESENT

void I2C1_EV_IRQHandler(void)
{
 800d618:	b580      	push	{r7, lr}
 800d61a:	af00      	add	r7, sp, #0
    i2c_interrupt(I2C_INSTANCE_1, INTER_TYPE_EVT, I2C1_EV_IRQn);
 800d61c:	221f      	movs	r2, #31
 800d61e:	2100      	movs	r1, #0
 800d620:	2000      	movs	r0, #0
 800d622:	f000 f8bb 	bl	800d79c <i2c_interrupt>
}
 800d626:	bf00      	nop
 800d628:	bd80      	pop	{r7, pc}

0800d62a <I2C1_ER_IRQHandler>:

void I2C1_ER_IRQHandler(void)
{
 800d62a:	b580      	push	{r7, lr}
 800d62c:	af00      	add	r7, sp, #0
    i2c_interrupt(I2C_INSTANCE_1, INTER_TYPE_ERR, I2C1_ER_IRQn);
 800d62e:	2220      	movs	r2, #32
 800d630:	2101      	movs	r1, #1
 800d632:	2000      	movs	r0, #0
 800d634:	f000 f8b2 	bl	800d79c <i2c_interrupt>
}
 800d638:	bf00      	nop
 800d63a:	bd80      	pop	{r7, pc}

0800d63c <I2C3_EV_IRQHandler>:
#endif

#if CONFIG_I2C_3_PRESENT

void I2C3_EV_IRQHandler(void)
{
 800d63c:	b580      	push	{r7, lr}
 800d63e:	af00      	add	r7, sp, #0
    i2c_interrupt(I2C_INSTANCE_3, INTER_TYPE_EVT, I2C3_EV_IRQn);
 800d640:	2248      	movs	r2, #72	@ 0x48
 800d642:	2100      	movs	r1, #0
 800d644:	2001      	movs	r0, #1
 800d646:	f000 f8a9 	bl	800d79c <i2c_interrupt>
}
 800d64a:	bf00      	nop
 800d64c:	bd80      	pop	{r7, pc}

0800d64e <I2C3_ER_IRQHandler>:

void I2C3_ER_IRQHandler(void)
{
 800d64e:	b580      	push	{r7, lr}
 800d650:	af00      	add	r7, sp, #0
    i2c_interrupt(I2C_INSTANCE_3, INTER_TYPE_ERR, I2C3_ER_IRQn);
 800d652:	2249      	movs	r2, #73	@ 0x49
 800d654:	2101      	movs	r1, #1
 800d656:	2001      	movs	r0, #1
 800d658:	f000 f8a0 	bl	800d79c <i2c_interrupt>
}
 800d65c:	bf00      	nop
 800d65e:	bd80      	pop	{r7, pc}

0800d660 <start_op>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 */
static int32_t start_op(enum i2c_instance_id instance_id, uint32_t dest_addr,
                        uint8_t* msg_bfr, uint32_t msg_len,
                        enum states init_state)
{
 800d660:	b580      	push	{r7, lr}
 800d662:	b086      	sub	sp, #24
 800d664:	af00      	add	r7, sp, #0
 800d666:	60b9      	str	r1, [r7, #8]
 800d668:	607a      	str	r2, [r7, #4]
 800d66a:	603b      	str	r3, [r7, #0]
 800d66c:	4603      	mov	r3, r0
 800d66e:	73fb      	strb	r3, [r7, #15]
    struct i2c_state* st;

    log_verbose("op_start state=%d msg_len=%d dest_addr=0x%02x\n", init_state,
 800d670:	4b45      	ldr	r3, [pc, #276]	@ (800d788 <start_op+0x128>)
 800d672:	781b      	ldrb	r3, [r3, #0]
 800d674:	2b00      	cmp	r3, #0
 800d676:	d00a      	beq.n	800d68e <start_op+0x2e>
 800d678:	4b44      	ldr	r3, [pc, #272]	@ (800d78c <start_op+0x12c>)
 800d67a:	681b      	ldr	r3, [r3, #0]
 800d67c:	2b04      	cmp	r3, #4
 800d67e:	dd06      	ble.n	800d68e <start_op+0x2e>
 800d680:	f897 1020 	ldrb.w	r1, [r7, #32]
 800d684:	68bb      	ldr	r3, [r7, #8]
 800d686:	683a      	ldr	r2, [r7, #0]
 800d688:	4841      	ldr	r0, [pc, #260]	@ (800d790 <start_op+0x130>)
 800d68a:	f000 fd93 	bl	800e1b4 <log_printf>
                msg_len, dest_addr);

    if (instance_id >= I2C_NUM_INSTANCES ||
 800d68e:	7bfb      	ldrb	r3, [r7, #15]
 800d690:	2b01      	cmp	r3, #1
 800d692:	d807      	bhi.n	800d6a4 <start_op+0x44>
        i2c_states[instance_id].i2c_reg_base == NULL)
 800d694:	7bfb      	ldrb	r3, [r7, #15]
 800d696:	4a3f      	ldr	r2, [pc, #252]	@ (800d794 <start_op+0x134>)
 800d698:	015b      	lsls	r3, r3, #5
 800d69a:	4413      	add	r3, r2
 800d69c:	3304      	adds	r3, #4
 800d69e:	681b      	ldr	r3, [r3, #0]
    if (instance_id >= I2C_NUM_INSTANCES ||
 800d6a0:	2b00      	cmp	r3, #0
 800d6a2:	d102      	bne.n	800d6aa <start_op+0x4a>
        return MOD_ERR_BAD_INSTANCE;
 800d6a4:	f06f 0305 	mvn.w	r3, #5
 800d6a8:	e06a      	b.n	800d780 <start_op+0x120>

    st = &i2c_states[instance_id];
 800d6aa:	7bfb      	ldrb	r3, [r7, #15]
 800d6ac:	015b      	lsls	r3, r3, #5
 800d6ae:	4a39      	ldr	r2, [pc, #228]	@ (800d794 <start_op+0x134>)
 800d6b0:	4413      	add	r3, r2
 800d6b2:	617b      	str	r3, [r7, #20]
    if (!st->reserved)
 800d6b4:	697b      	ldr	r3, [r7, #20]
 800d6b6:	7e9b      	ldrb	r3, [r3, #26]
 800d6b8:	f083 0301 	eor.w	r3, r3, #1
 800d6bc:	b2db      	uxtb	r3, r3
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d002      	beq.n	800d6c8 <start_op+0x68>
        return MOD_ERR_NOT_RESERVED;
 800d6c2:	f06f 0307 	mvn.w	r3, #7
 800d6c6:	e05b      	b.n	800d780 <start_op+0x120>

    if (st->state != STATE_IDLE)
 800d6c8:	697b      	ldr	r3, [r7, #20]
 800d6ca:	7edb      	ldrb	r3, [r3, #27]
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d002      	beq.n	800d6d6 <start_op+0x76>
        return MOD_ERR_STATE;
 800d6d0:	f06f 0302 	mvn.w	r3, #2
 800d6d4:	e054      	b.n	800d780 <start_op+0x120>

    if (LL_I2C_IsActiveFlag_BUSY(st->i2c_reg_base)) {
 800d6d6:	697b      	ldr	r3, [r7, #20]
 800d6d8:	685b      	ldr	r3, [r3, #4]
 800d6da:	4618      	mov	r0, r3
 800d6dc:	f7ff fd4b 	bl	800d176 <LL_I2C_IsActiveFlag_BUSY>
 800d6e0:	4603      	mov	r3, r0
 800d6e2:	2b00      	cmp	r3, #0
 800d6e4:	d017      	beq.n	800d716 <start_op+0xb6>
        INC_SAT_U16(cnts_u16[CNT_BUS_BUSY]);
 800d6e6:	4b2c      	ldr	r3, [pc, #176]	@ (800d798 <start_op+0x138>)
 800d6e8:	885b      	ldrh	r3, [r3, #2]
 800d6ea:	4a2b      	ldr	r2, [pc, #172]	@ (800d798 <start_op+0x138>)
 800d6ec:	8852      	ldrh	r2, [r2, #2]
 800d6ee:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800d6f2:	428a      	cmp	r2, r1
 800d6f4:	bf14      	ite	ne
 800d6f6:	2201      	movne	r2, #1
 800d6f8:	2200      	moveq	r2, #0
 800d6fa:	b2d2      	uxtb	r2, r2
 800d6fc:	4413      	add	r3, r2
 800d6fe:	b29a      	uxth	r2, r3
 800d700:	4b25      	ldr	r3, [pc, #148]	@ (800d798 <start_op+0x138>)
 800d702:	805a      	strh	r2, [r3, #2]
        st->last_op_error = I2C_ERR_BUS_BUSY;
 800d704:	697b      	ldr	r3, [r7, #20]
 800d706:	2202      	movs	r2, #2
 800d708:	771a      	strb	r2, [r3, #28]
        st->last_op_error_state = STATE_IDLE;
 800d70a:	697b      	ldr	r3, [r7, #20]
 800d70c:	2200      	movs	r2, #0
 800d70e:	775a      	strb	r2, [r3, #29]
        return MOD_ERR_PERIPH;
 800d710:	f06f 0306 	mvn.w	r3, #6
 800d714:	e034      	b.n	800d780 <start_op+0x120>
    }

    tmr_inst_start(st->guard_tmr_id, 100);
 800d716:	697b      	ldr	r3, [r7, #20]
 800d718:	689b      	ldr	r3, [r3, #8]
 800d71a:	2164      	movs	r1, #100	@ 0x64
 800d71c:	4618      	mov	r0, r3
 800d71e:	f001 ff25 	bl	800f56c <tmr_inst_start>

    st->dest_addr = dest_addr;
 800d722:	68bb      	ldr	r3, [r7, #8]
 800d724:	b29a      	uxth	r2, r3
 800d726:	697b      	ldr	r3, [r7, #20]
 800d728:	831a      	strh	r2, [r3, #24]
    st->msg_bfr = msg_bfr;
 800d72a:	697b      	ldr	r3, [r7, #20]
 800d72c:	687a      	ldr	r2, [r7, #4]
 800d72e:	60da      	str	r2, [r3, #12]
    st->msg_len = msg_len;
 800d730:	697b      	ldr	r3, [r7, #20]
 800d732:	683a      	ldr	r2, [r7, #0]
 800d734:	611a      	str	r2, [r3, #16]
    st->msg_bytes_xferred = 0;
 800d736:	697b      	ldr	r3, [r7, #20]
 800d738:	2200      	movs	r2, #0
 800d73a:	615a      	str	r2, [r3, #20]

    st->last_op_error = I2C_ERR_NONE;
 800d73c:	697b      	ldr	r3, [r7, #20]
 800d73e:	2200      	movs	r2, #0
 800d740:	771a      	strb	r2, [r3, #28]
    st->last_op_error_state = STATE_IDLE;
 800d742:	697b      	ldr	r3, [r7, #20]
 800d744:	2200      	movs	r2, #0
 800d746:	775a      	strb	r2, [r3, #29]

    st->state = init_state;
 800d748:	697b      	ldr	r3, [r7, #20]
 800d74a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800d74e:	76da      	strb	r2, [r3, #27]

    LL_I2C_Enable(st->i2c_reg_base);
 800d750:	697b      	ldr	r3, [r7, #20]
 800d752:	685b      	ldr	r3, [r3, #4]
 800d754:	4618      	mov	r0, r3
 800d756:	f7ff fcce 	bl	800d0f6 <LL_I2C_Enable>
    LL_I2C_DisableBitPOS(st->i2c_reg_base);
 800d75a:	697b      	ldr	r3, [r7, #20]
 800d75c:	685b      	ldr	r3, [r3, #4]
 800d75e:	4618      	mov	r0, r3
 800d760:	f7ff fd5f 	bl	800d222 <LL_I2C_DisableBitPOS>
    LL_I2C_GenerateStartCondition(st->i2c_reg_base);
 800d764:	697b      	ldr	r3, [r7, #20]
 800d766:	685b      	ldr	r3, [r3, #4]
 800d768:	4618      	mov	r0, r3
 800d76a:	f7ff fd2a 	bl	800d1c2 <LL_I2C_GenerateStartCondition>

    ENABLE_ALL_INTERRUPTS(st);
 800d76e:	697b      	ldr	r3, [r7, #20]
 800d770:	685b      	ldr	r3, [r3, #4]
 800d772:	685a      	ldr	r2, [r3, #4]
 800d774:	697b      	ldr	r3, [r7, #20]
 800d776:	685b      	ldr	r3, [r3, #4]
 800d778:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 800d77c:	605a      	str	r2, [r3, #4]

    return 0;
 800d77e:	2300      	movs	r3, #0
}
 800d780:	4618      	mov	r0, r3
 800d782:	3718      	adds	r7, #24
 800d784:	46bd      	mov	sp, r7
 800d786:	bd80      	pop	{r7, pc}
 800d788:	200003ec 	.word	0x200003ec
 800d78c:	20000394 	.word	0x20000394
 800d790:	080139ac 	.word	0x080139ac
 800d794:	20000768 	.word	0x20000768
 800d798:	200007a8 	.word	0x200007a8

0800d79c <i2c_interrupt>:
 */
__attribute__((unused)) 
static void i2c_interrupt(enum i2c_instance_id instance_id,
                          enum interrupt_type inter_type,
                          IRQn_Type irq_type)
{
 800d79c:	b580      	push	{r7, lr}
 800d79e:	b086      	sub	sp, #24
 800d7a0:	af00      	add	r7, sp, #0
 800d7a2:	4603      	mov	r3, r0
 800d7a4:	71fb      	strb	r3, [r7, #7]
 800d7a6:	460b      	mov	r3, r1
 800d7a8:	71bb      	strb	r3, [r7, #6]
 800d7aa:	4613      	mov	r3, r2
 800d7ac:	717b      	strb	r3, [r7, #5]
    struct i2c_state* st;
    uint16_t sr1;

    if (instance_id >= I2C_NUM_INSTANCES)
 800d7ae:	79fb      	ldrb	r3, [r7, #7]
 800d7b0:	2b01      	cmp	r3, #1
 800d7b2:	f200 8132 	bhi.w	800da1a <i2c_interrupt+0x27e>
        return;

    st = &i2c_states[instance_id];
 800d7b6:	79fb      	ldrb	r3, [r7, #7]
 800d7b8:	015b      	lsls	r3, r3, #5
 800d7ba:	4a9a      	ldr	r2, [pc, #616]	@ (800da24 <i2c_interrupt+0x288>)
 800d7bc:	4413      	add	r3, r2
 800d7be:	60fb      	str	r3, [r7, #12]

    // If instance is not initialized, we should not get an interrupt, but for
    // safety just disable it.

    if (st->i2c_reg_base == NULL) {
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	685b      	ldr	r3, [r3, #4]
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	d105      	bne.n	800d7d4 <i2c_interrupt+0x38>
        NVIC_DisableIRQ(irq_type);
 800d7c8:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800d7cc:	4618      	mov	r0, r3
 800d7ce:	f7ff fc11 	bl	800cff4 <__NVIC_DisableIRQ>
        return;
 800d7d2:	e123      	b.n	800da1c <i2c_interrupt+0x280>
    }
    sr1 = st->i2c_reg_base->SR1;
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	685b      	ldr	r3, [r3, #4]
 800d7d8:	695b      	ldr	r3, [r3, #20]
 800d7da:	817b      	strh	r3, [r7, #10]

    log_verbose("i2c_interrupt state=%d xferred=%lu sr1=0x%04x\n", st->state,
 800d7dc:	4b92      	ldr	r3, [pc, #584]	@ (800da28 <i2c_interrupt+0x28c>)
 800d7de:	781b      	ldrb	r3, [r3, #0]
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	d00c      	beq.n	800d7fe <i2c_interrupt+0x62>
 800d7e4:	4b91      	ldr	r3, [pc, #580]	@ (800da2c <i2c_interrupt+0x290>)
 800d7e6:	681b      	ldr	r3, [r3, #0]
 800d7e8:	2b04      	cmp	r3, #4
 800d7ea:	dd08      	ble.n	800d7fe <i2c_interrupt+0x62>
 800d7ec:	68fb      	ldr	r3, [r7, #12]
 800d7ee:	7edb      	ldrb	r3, [r3, #27]
 800d7f0:	4619      	mov	r1, r3
 800d7f2:	68fb      	ldr	r3, [r7, #12]
 800d7f4:	695a      	ldr	r2, [r3, #20]
 800d7f6:	897b      	ldrh	r3, [r7, #10]
 800d7f8:	488d      	ldr	r0, [pc, #564]	@ (800da30 <i2c_interrupt+0x294>)
 800d7fa:	f000 fcdb 	bl	800e1b4 <log_printf>
                st->msg_bytes_xferred, sr1);

    if (inter_type == INTER_TYPE_EVT)
 800d7fe:	79bb      	ldrb	r3, [r7, #6]
 800d800:	2b00      	cmp	r3, #0
 800d802:	f040 80cd 	bne.w	800d9a0 <i2c_interrupt+0x204>
    {
        uint32_t sr1_handled_mask = 0;
 800d806:	2300      	movs	r3, #0
 800d808:	617b      	str	r3, [r7, #20]

        switch (st->state) {
 800d80a:	68fb      	ldr	r3, [r7, #12]
 800d80c:	7edb      	ldrb	r3, [r3, #27]
 800d80e:	3b01      	subs	r3, #1
 800d810:	2b05      	cmp	r3, #5
 800d812:	f200 80b0 	bhi.w	800d976 <i2c_interrupt+0x1da>
 800d816:	a201      	add	r2, pc, #4	@ (adr r2, 800d81c <i2c_interrupt+0x80>)
 800d818:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d81c:	0800d835 	.word	0x0800d835
 800d820:	0800d859 	.word	0x0800d859
 800d824:	0800d8b9 	.word	0x0800d8b9
 800d828:	0800d917 	.word	0x0800d917
 800d82c:	0800d93b 	.word	0x0800d93b
 800d830:	0800d951 	.word	0x0800d951
            case STATE_MSTR_WR_GEN_START:
                if (sr1 & LL_I2C_SR1_SB) {
 800d834:	897b      	ldrh	r3, [r7, #10]
 800d836:	f003 0301 	and.w	r3, r3, #1
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d009      	beq.n	800d852 <i2c_interrupt+0xb6>
                    // SB is cleared by reading SR1 followed by writing address
                    // to DR.

                    st->i2c_reg_base->DR = st->dest_addr << 1;
 800d83e:	68fb      	ldr	r3, [r7, #12]
 800d840:	8b1b      	ldrh	r3, [r3, #24]
 800d842:	461a      	mov	r2, r3
 800d844:	68fb      	ldr	r3, [r7, #12]
 800d846:	685b      	ldr	r3, [r3, #4]
 800d848:	0052      	lsls	r2, r2, #1
 800d84a:	611a      	str	r2, [r3, #16]
                    st->state = STATE_MSTR_WR_SENDING_ADDR;
 800d84c:	68fb      	ldr	r3, [r7, #12]
 800d84e:	2202      	movs	r2, #2
 800d850:	76da      	strb	r2, [r3, #27]
                }
                sr1_handled_mask = LL_I2C_SR1_SB;
 800d852:	2301      	movs	r3, #1
 800d854:	617b      	str	r3, [r7, #20]
                break;
 800d856:	e091      	b.n	800d97c <i2c_interrupt+0x1e0>

            case STATE_MSTR_WR_SENDING_ADDR:
                sr1_handled_mask = LL_I2C_SR1_ADDR;
 800d858:	2302      	movs	r3, #2
 800d85a:	617b      	str	r3, [r7, #20]
                if (sr1 & LL_I2C_SR1_ADDR) {
 800d85c:	897b      	ldrh	r3, [r7, #10]
 800d85e:	f003 0302 	and.w	r3, r3, #2
 800d862:	2b00      	cmp	r3, #0
 800d864:	f000 8089 	beq.w	800d97a <i2c_interrupt+0x1de>
                    // Clear ADDR flag (SR1 already read).
                    (void)st->i2c_reg_base->SR2;
 800d868:	68fb      	ldr	r3, [r7, #12]
 800d86a:	685b      	ldr	r3, [r3, #4]
 800d86c:	699b      	ldr	r3, [r3, #24]

                    // We either check these bits, or want to ignore them.
                    sr1_handled_mask |= LL_I2C_SR1_TXE | LL_I2C_SR1_BTF;
 800d86e:	697b      	ldr	r3, [r7, #20]
 800d870:	f043 0384 	orr.w	r3, r3, #132	@ 0x84
 800d874:	617b      	str	r3, [r7, #20]

                    if (st->msg_len == 0) {
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	691b      	ldr	r3, [r3, #16]
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	d107      	bne.n	800d88e <i2c_interrupt+0xf2>
                        st->state = STATE_IDLE;
 800d87e:	68fb      	ldr	r3, [r7, #12]
 800d880:	2200      	movs	r2, #0
 800d882:	76da      	strb	r2, [r3, #27]
                        op_stop_success(st, true);
 800d884:	2101      	movs	r1, #1
 800d886:	68f8      	ldr	r0, [r7, #12]
 800d888:	f000 fa26 	bl	800dcd8 <op_stop_success>
                            st->i2c_reg_base->DR =
                                st->msg_bfr[st->msg_bytes_xferred++];
                        }
                    }
                }
                break;
 800d88c:	e075      	b.n	800d97a <i2c_interrupt+0x1de>
                        st->state = STATE_MSTR_WR_SENDING_DATA;
 800d88e:	68fb      	ldr	r3, [r7, #12]
 800d890:	2203      	movs	r2, #3
 800d892:	76da      	strb	r2, [r3, #27]
                        if (sr1 & (LL_I2C_SR1_TXE | LL_I2C_SR1_BTF)) {
 800d894:	897b      	ldrh	r3, [r7, #10]
 800d896:	f003 0384 	and.w	r3, r3, #132	@ 0x84
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	d06d      	beq.n	800d97a <i2c_interrupt+0x1de>
                                st->msg_bfr[st->msg_bytes_xferred++];
 800d89e:	68fb      	ldr	r3, [r7, #12]
 800d8a0:	68da      	ldr	r2, [r3, #12]
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	695b      	ldr	r3, [r3, #20]
 800d8a6:	1c58      	adds	r0, r3, #1
 800d8a8:	68f9      	ldr	r1, [r7, #12]
 800d8aa:	6148      	str	r0, [r1, #20]
 800d8ac:	4413      	add	r3, r2
 800d8ae:	781a      	ldrb	r2, [r3, #0]
                            st->i2c_reg_base->DR =
 800d8b0:	68fb      	ldr	r3, [r7, #12]
 800d8b2:	685b      	ldr	r3, [r3, #4]
 800d8b4:	611a      	str	r2, [r3, #16]
                break;
 800d8b6:	e060      	b.n	800d97a <i2c_interrupt+0x1de>

            case STATE_MSTR_WR_SENDING_DATA:
                if (sr1 & (LL_I2C_SR1_TXE | LL_I2C_SR1_BTF)) {
 800d8b8:	897b      	ldrh	r3, [r7, #10]
 800d8ba:	f003 0384 	and.w	r3, r3, #132	@ 0x84
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	d026      	beq.n	800d910 <i2c_interrupt+0x174>
                    if (st->msg_bytes_xferred < st->msg_len) {
 800d8c2:	68fb      	ldr	r3, [r7, #12]
 800d8c4:	695a      	ldr	r2, [r3, #20]
 800d8c6:	68fb      	ldr	r3, [r7, #12]
 800d8c8:	691b      	ldr	r3, [r3, #16]
 800d8ca:	429a      	cmp	r2, r3
 800d8cc:	d20c      	bcs.n	800d8e8 <i2c_interrupt+0x14c>
                        st->i2c_reg_base->DR =
                            st->msg_bfr[st->msg_bytes_xferred++];
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	68da      	ldr	r2, [r3, #12]
 800d8d2:	68fb      	ldr	r3, [r7, #12]
 800d8d4:	695b      	ldr	r3, [r3, #20]
 800d8d6:	1c58      	adds	r0, r3, #1
 800d8d8:	68f9      	ldr	r1, [r7, #12]
 800d8da:	6148      	str	r0, [r1, #20]
 800d8dc:	4413      	add	r3, r2
 800d8de:	781a      	ldrb	r2, [r3, #0]
                        st->i2c_reg_base->DR =
 800d8e0:	68fb      	ldr	r3, [r7, #12]
 800d8e2:	685b      	ldr	r3, [r3, #4]
 800d8e4:	611a      	str	r2, [r3, #16]
 800d8e6:	e013      	b.n	800d910 <i2c_interrupt+0x174>

                        // No more bytes to write. We wait until we get BTF, to
                        // ensure we detect any errors (e.g. NACK) for the last
                        // transmitted byte.

                        if (sr1 & LL_I2C_SR1_BTF) {
 800d8e8:	897b      	ldrh	r3, [r7, #10]
 800d8ea:	f003 0304 	and.w	r3, r3, #4
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	d009      	beq.n	800d906 <i2c_interrupt+0x16a>
                            op_stop_success(st, true);
 800d8f2:	2101      	movs	r1, #1
 800d8f4:	68f8      	ldr	r0, [r7, #12]
 800d8f6:	f000 f9ef 	bl	800dcd8 <op_stop_success>
                            LL_I2C_EnableIT_ERR(st->i2c_reg_base); // TODO TMP
 800d8fa:	68fb      	ldr	r3, [r7, #12]
 800d8fc:	685b      	ldr	r3, [r3, #4]
 800d8fe:	4618      	mov	r0, r3
 800d900:	f7ff fc29 	bl	800d156 <LL_I2C_EnableIT_ERR>
 800d904:	e004      	b.n	800d910 <i2c_interrupt+0x174>
                        } else {
                            // Prevent further TXE interrupts.
                            LL_I2C_DisableIT_BUF(st->i2c_reg_base);
 800d906:	68fb      	ldr	r3, [r7, #12]
 800d908:	685b      	ldr	r3, [r3, #4]
 800d90a:	4618      	mov	r0, r3
 800d90c:	f7ff fc13 	bl	800d136 <LL_I2C_DisableIT_BUF>
                        }
                    }
                }
                sr1_handled_mask = LL_I2C_SR1_TXE | LL_I2C_SR1_BTF;
 800d910:	2384      	movs	r3, #132	@ 0x84
 800d912:	617b      	str	r3, [r7, #20]
                break;
 800d914:	e032      	b.n	800d97c <i2c_interrupt+0x1e0>

            case STATE_MSTR_RD_GEN_START:
                if (sr1 & LL_I2C_SR1_SB) {
 800d916:	897b      	ldrh	r3, [r7, #10]
 800d918:	f003 0301 	and.w	r3, r3, #1
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d009      	beq.n	800d934 <i2c_interrupt+0x198>

                    // SB is cleared by reading SR1 followed by writing address
                    // to DR.

                    st->i2c_reg_base->DR = (st->dest_addr << 1) + 1;
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	8b1b      	ldrh	r3, [r3, #24]
 800d924:	005b      	lsls	r3, r3, #1
 800d926:	1c5a      	adds	r2, r3, #1
 800d928:	68fb      	ldr	r3, [r7, #12]
 800d92a:	685b      	ldr	r3, [r3, #4]
 800d92c:	611a      	str	r2, [r3, #16]
                    st->state = STATE_MSTR_RD_SENDING_ADDR;
 800d92e:	68fb      	ldr	r3, [r7, #12]
 800d930:	2205      	movs	r2, #5
 800d932:	76da      	strb	r2, [r3, #27]
                }
                sr1_handled_mask = LL_I2C_SR1_SB;
 800d934:	2301      	movs	r3, #1
 800d936:	617b      	str	r3, [r7, #20]
                break;
 800d938:	e020      	b.n	800d97c <i2c_interrupt+0x1e0>

            case STATE_MSTR_RD_SENDING_ADDR:
                if (sr1 & LL_I2C_SR1_ADDR) {
 800d93a:	897b      	ldrh	r3, [r7, #10]
 800d93c:	f003 0302 	and.w	r3, r3, #2
 800d940:	2b00      	cmp	r3, #0
 800d942:	d002      	beq.n	800d94a <i2c_interrupt+0x1ae>
                    handle_receive_addr(st);
 800d944:	68f8      	ldr	r0, [r7, #12]
 800d946:	f000 f8ab 	bl	800daa0 <handle_receive_addr>
                }
                sr1_handled_mask = LL_I2C_SR1_ADDR;
 800d94a:	2302      	movs	r3, #2
 800d94c:	617b      	str	r3, [r7, #20]
                break;
 800d94e:	e015      	b.n	800d97c <i2c_interrupt+0x1e0>

            case STATE_MSTR_RD_READING_DATA:
                if (sr1 & (I2C_SR1_RXNE)) {
 800d950:	897b      	ldrh	r3, [r7, #10]
 800d952:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d956:	2b00      	cmp	r3, #0
 800d958:	d002      	beq.n	800d960 <i2c_interrupt+0x1c4>
                    handle_receive_rxne(st);
 800d95a:	68f8      	ldr	r0, [r7, #12]
 800d95c:	f000 f8f0 	bl	800db40 <handle_receive_rxne>
                }
                if (sr1 & (I2C_SR1_BTF)) {
 800d960:	897b      	ldrh	r3, [r7, #10]
 800d962:	f003 0304 	and.w	r3, r3, #4
 800d966:	2b00      	cmp	r3, #0
 800d968:	d002      	beq.n	800d970 <i2c_interrupt+0x1d4>
                    handle_receive_btf(st);
 800d96a:	68f8      	ldr	r0, [r7, #12]
 800d96c:	f000 f93a 	bl	800dbe4 <handle_receive_btf>
                }
                sr1_handled_mask = LL_I2C_SR1_RXNE | LL_I2C_SR1_BTF;
 800d970:	2344      	movs	r3, #68	@ 0x44
 800d972:	617b      	str	r3, [r7, #20]
                break;
 800d974:	e002      	b.n	800d97c <i2c_interrupt+0x1e0>

            default:
                break;
 800d976:	bf00      	nop
 800d978:	e000      	b.n	800d97c <i2c_interrupt+0x1e0>
                break;
 800d97a:	bf00      	nop
        }

        // Check for unexpected events.
        sr1 &= ~sr1_handled_mask;
 800d97c:	697b      	ldr	r3, [r7, #20]
 800d97e:	b29b      	uxth	r3, r3
 800d980:	43db      	mvns	r3, r3
 800d982:	b29a      	uxth	r2, r3
 800d984:	897b      	ldrh	r3, [r7, #10]
 800d986:	4013      	ands	r3, r2
 800d988:	817b      	strh	r3, [r7, #10]
        if (sr1 & INTERRUPT_EVT_MASK)
 800d98a:	897b      	ldrh	r3, [r7, #10]
 800d98c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800d990:	2b00      	cmp	r3, #0
 800d992:	d043      	beq.n	800da1c <i2c_interrupt+0x280>
            op_stop_fail(st, I2C_ERR_INTR_UNEXPECT, CNT_INTR_UNEXPECT);
 800d994:	2207      	movs	r2, #7
 800d996:	2108      	movs	r1, #8
 800d998:	68f8      	ldr	r0, [r7, #12]
 800d99a:	f000 f9d9 	bl	800dd50 <op_stop_fail>
 800d99e:	e03d      	b.n	800da1c <i2c_interrupt+0x280>

    } else if (inter_type == INTER_TYPE_ERR) {
 800d9a0:	79bb      	ldrb	r3, [r7, #6]
 800d9a2:	2b01      	cmp	r3, #1
 800d9a4:	d13a      	bne.n	800da1c <i2c_interrupt+0x280>
        enum i2c_errors i2c_error = I2C_ERR_INTR_UNEXPECT;
 800d9a6:	2308      	movs	r3, #8
 800d9a8:	74fb      	strb	r3, [r7, #19]
        enum i2c_u16_pms pm_ctr = NUM_U16_PMS;
 800d9aa:	2308      	movs	r3, #8
 800d9ac:	74bb      	strb	r3, [r7, #18]

        // Clear errors.
        st->i2c_reg_base->SR1 &= ~(sr1 & INTERRUPT_ERR_MASK);
 800d9ae:	68fb      	ldr	r3, [r7, #12]
 800d9b0:	685b      	ldr	r3, [r3, #4]
 800d9b2:	6959      	ldr	r1, [r3, #20]
 800d9b4:	897b      	ldrh	r3, [r7, #10]
 800d9b6:	f403 435f 	and.w	r3, r3, #57088	@ 0xdf00
 800d9ba:	43da      	mvns	r2, r3
 800d9bc:	68fb      	ldr	r3, [r7, #12]
 800d9be:	685b      	ldr	r3, [r3, #4]
 800d9c0:	400a      	ands	r2, r1
 800d9c2:	615a      	str	r2, [r3, #20]

        // Record and report error.
        if (sr1 & I2C_SR1_TIMEOUT) {
 800d9c4:	897b      	ldrh	r3, [r7, #10]
 800d9c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d003      	beq.n	800d9d6 <i2c_interrupt+0x23a>
            pm_ctr = CNT_TIMEOUT;
 800d9ce:	2304      	movs	r3, #4
 800d9d0:	74bb      	strb	r3, [r7, #18]
            i2c_error = I2C_ERR_TIMEOUT;
 800d9d2:	2305      	movs	r3, #5
 800d9d4:	74fb      	strb	r3, [r7, #19]
        }
        if (sr1 & I2C_SR1_PECERR) {
 800d9d6:	897b      	ldrh	r3, [r7, #10]
 800d9d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	d003      	beq.n	800d9e8 <i2c_interrupt+0x24c>
            pm_ctr = CNT_PEC_ERR;
 800d9e0:	2303      	movs	r3, #3
 800d9e2:	74bb      	strb	r3, [r7, #18]
            i2c_error = I2C_ERR_PEC;
 800d9e4:	2304      	movs	r3, #4
 800d9e6:	74fb      	strb	r3, [r7, #19]
        }
        if (sr1 & I2C_SR1_AF) {
 800d9e8:	897b      	ldrh	r3, [r7, #10]
 800d9ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d9ee:	2b00      	cmp	r3, #0
 800d9f0:	d003      	beq.n	800d9fa <i2c_interrupt+0x25e>
            pm_ctr = CNT_ACK_FAIL;
 800d9f2:	2305      	movs	r3, #5
 800d9f4:	74bb      	strb	r3, [r7, #18]
            i2c_error = I2C_ERR_ACK_FAIL;
 800d9f6:	2306      	movs	r3, #6
 800d9f8:	74fb      	strb	r3, [r7, #19]
        }
        if (sr1 & I2C_SR1_BERR) {
 800d9fa:	897b      	ldrh	r3, [r7, #10]
 800d9fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800da00:	2b00      	cmp	r3, #0
 800da02:	d003      	beq.n	800da0c <i2c_interrupt+0x270>
            pm_ctr = CNT_BUS_ERR;
 800da04:	2306      	movs	r3, #6
 800da06:	74bb      	strb	r3, [r7, #18]
            i2c_error = I2C_ERR_BUS_ERR;
 800da08:	2307      	movs	r3, #7
 800da0a:	74fb      	strb	r3, [r7, #19]
        }
        op_stop_fail(st, i2c_error, pm_ctr);
 800da0c:	7cba      	ldrb	r2, [r7, #18]
 800da0e:	7cfb      	ldrb	r3, [r7, #19]
 800da10:	4619      	mov	r1, r3
 800da12:	68f8      	ldr	r0, [r7, #12]
 800da14:	f000 f99c 	bl	800dd50 <op_stop_fail>
 800da18:	e000      	b.n	800da1c <i2c_interrupt+0x280>
        return;
 800da1a:	bf00      	nop
    }
}
 800da1c:	3718      	adds	r7, #24
 800da1e:	46bd      	mov	sp, r7
 800da20:	bd80      	pop	{r7, pc}
 800da22:	bf00      	nop
 800da24:	20000768 	.word	0x20000768
 800da28:	200003ec 	.word	0x200003ec
 800da2c:	20000394 	.word	0x20000394
 800da30:	080139e4 	.word	0x080139e4

0800da34 <tmr_callback>:
 * @param[in] user_data User data for the timer (is i2c instance).
 *
 * @return Timer disposition (always TMR_CB_NONE since timers are one-shot).
 */
static enum tmr_cb_action tmr_callback(int32_t tmr_id, uint32_t user_data)
{
 800da34:	b580      	push	{r7, lr}
 800da36:	b084      	sub	sp, #16
 800da38:	af00      	add	r7, sp, #0
 800da3a:	6078      	str	r0, [r7, #4]
 800da3c:	6039      	str	r1, [r7, #0]
    struct i2c_state* st;
    enum i2c_instance_id instance_id = (enum i2c_instance_id)user_data;
 800da3e:	683b      	ldr	r3, [r7, #0]
 800da40:	73fb      	strb	r3, [r7, #15]

    log_verbose("i2c tmr_callback\n");
 800da42:	4b13      	ldr	r3, [pc, #76]	@ (800da90 <tmr_callback+0x5c>)
 800da44:	781b      	ldrb	r3, [r3, #0]
 800da46:	2b00      	cmp	r3, #0
 800da48:	d006      	beq.n	800da58 <tmr_callback+0x24>
 800da4a:	4b12      	ldr	r3, [pc, #72]	@ (800da94 <tmr_callback+0x60>)
 800da4c:	681b      	ldr	r3, [r3, #0]
 800da4e:	2b04      	cmp	r3, #4
 800da50:	dd02      	ble.n	800da58 <tmr_callback+0x24>
 800da52:	4811      	ldr	r0, [pc, #68]	@ (800da98 <tmr_callback+0x64>)
 800da54:	f000 fbae 	bl	800e1b4 <log_printf>
    if (instance_id >= I2C_NUM_INSTANCES ||
 800da58:	7bfb      	ldrb	r3, [r7, #15]
 800da5a:	2b01      	cmp	r3, #1
 800da5c:	d807      	bhi.n	800da6e <tmr_callback+0x3a>
        i2c_states[instance_id].i2c_reg_base == NULL)
 800da5e:	7bfb      	ldrb	r3, [r7, #15]
 800da60:	4a0e      	ldr	r2, [pc, #56]	@ (800da9c <tmr_callback+0x68>)
 800da62:	015b      	lsls	r3, r3, #5
 800da64:	4413      	add	r3, r2
 800da66:	3304      	adds	r3, #4
 800da68:	681b      	ldr	r3, [r3, #0]
    if (instance_id >= I2C_NUM_INSTANCES ||
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d101      	bne.n	800da72 <tmr_callback+0x3e>
        return TMR_CB_NONE;
 800da6e:	2300      	movs	r3, #0
 800da70:	e00a      	b.n	800da88 <tmr_callback+0x54>

    st = &i2c_states[instance_id];
 800da72:	7bfb      	ldrb	r3, [r7, #15]
 800da74:	015b      	lsls	r3, r3, #5
 800da76:	4a09      	ldr	r2, [pc, #36]	@ (800da9c <tmr_callback+0x68>)
 800da78:	4413      	add	r3, r2
 800da7a:	60bb      	str	r3, [r7, #8]
    op_stop_fail(st, I2C_ERR_GUARD_TMR, CNT_GUARD_TMR);
 800da7c:	2202      	movs	r2, #2
 800da7e:	2103      	movs	r1, #3
 800da80:	68b8      	ldr	r0, [r7, #8]
 800da82:	f000 f965 	bl	800dd50 <op_stop_fail>

    return TMR_CB_NONE;
 800da86:	2300      	movs	r3, #0
}
 800da88:	4618      	mov	r0, r3
 800da8a:	3710      	adds	r7, #16
 800da8c:	46bd      	mov	sp, r7
 800da8e:	bd80      	pop	{r7, pc}
 800da90:	200003ec 	.word	0x200003ec
 800da94:	20000394 	.word	0x20000394
 800da98:	08013a1c 	.word	0x08013a1c
 800da9c:	20000768 	.word	0x20000768

0800daa0 <handle_receive_addr>:
 * @brief Handle receive ADDR event.
 *
 * @param[in] st Pointer to struct st_state.
 */
static void handle_receive_addr(struct i2c_state* st)
{
 800daa0:	b580      	push	{r7, lr}
 800daa2:	b082      	sub	sp, #8
 800daa4:	af00      	add	r7, sp, #0
 800daa6:	6078      	str	r0, [r7, #4]
    switch (st->msg_len) {
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	691b      	ldr	r3, [r3, #16]
 800daac:	2b02      	cmp	r3, #2
 800daae:	d01d      	beq.n	800daec <handle_receive_addr+0x4c>
 800dab0:	2b02      	cmp	r3, #2
 800dab2:	d82a      	bhi.n	800db0a <handle_receive_addr+0x6a>
 800dab4:	2b00      	cmp	r3, #0
 800dab6:	d002      	beq.n	800dabe <handle_receive_addr+0x1e>
 800dab8:	2b01      	cmp	r3, #1
 800daba:	d008      	beq.n	800dace <handle_receive_addr+0x2e>
 800dabc:	e025      	b.n	800db0a <handle_receive_addr+0x6a>
        case 0:
            // A zero byte receive is really just a "ping" of the address,
            // so if we get an ADDR event, we are done.

            // Clear ADDR flag (SR1 already read).
            (void)st->i2c_reg_base->SR2;
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	685b      	ldr	r3, [r3, #4]
 800dac2:	699b      	ldr	r3, [r3, #24]

            op_stop_success(st, true);
 800dac4:	2101      	movs	r1, #1
 800dac6:	6878      	ldr	r0, [r7, #4]
 800dac8:	f000 f906 	bl	800dcd8 <op_stop_success>
            break;
 800dacc:	e02d      	b.n	800db2a <handle_receive_addr+0x8a>

        case 1:
            LL_I2C_AcknowledgeNextData(st->i2c_reg_base, LL_I2C_NACK);
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	685b      	ldr	r3, [r3, #4]
 800dad2:	2100      	movs	r1, #0
 800dad4:	4618      	mov	r0, r3
 800dad6:	f7ff fb61 	bl	800d19c <LL_I2C_AcknowledgeNextData>

            // Clear ADDR flag (SR1 already read).
            (void)st->i2c_reg_base->SR2;
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	685b      	ldr	r3, [r3, #4]
 800dade:	699b      	ldr	r3, [r3, #24]

            LL_I2C_GenerateStopCondition(st->i2c_reg_base);
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	685b      	ldr	r3, [r3, #4]
 800dae4:	4618      	mov	r0, r3
 800dae6:	f7ff fb7c 	bl	800d1e2 <LL_I2C_GenerateStopCondition>
            break;
 800daea:	e01e      	b.n	800db2a <handle_receive_addr+0x8a>

        case 2:
            LL_I2C_AcknowledgeNextData(st->i2c_reg_base, LL_I2C_NACK);
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	685b      	ldr	r3, [r3, #4]
 800daf0:	2100      	movs	r1, #0
 800daf2:	4618      	mov	r0, r3
 800daf4:	f7ff fb52 	bl	800d19c <LL_I2C_AcknowledgeNextData>
            LL_I2C_EnableBitPOS(st->i2c_reg_base);
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	685b      	ldr	r3, [r3, #4]
 800dafc:	4618      	mov	r0, r3
 800dafe:	f7ff fb80 	bl	800d202 <LL_I2C_EnableBitPOS>

            // Clear ADDR flag (SR1 already read).
            (void)st->i2c_reg_base->SR2;
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	685b      	ldr	r3, [r3, #4]
 800db06:	699b      	ldr	r3, [r3, #24]
            break;
 800db08:	e00f      	b.n	800db2a <handle_receive_addr+0x8a>

        default:
            LL_I2C_AcknowledgeNextData(st->i2c_reg_base, LL_I2C_ACK);
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	685b      	ldr	r3, [r3, #4]
 800db0e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800db12:	4618      	mov	r0, r3
 800db14:	f7ff fb42 	bl	800d19c <LL_I2C_AcknowledgeNextData>
            LL_I2C_DisableBitPOS(st->i2c_reg_base);
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	685b      	ldr	r3, [r3, #4]
 800db1c:	4618      	mov	r0, r3
 800db1e:	f7ff fb80 	bl	800d222 <LL_I2C_DisableBitPOS>

            // Clear ADDR flag (SR1 already read).
            (void)st->i2c_reg_base->SR2;
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	685b      	ldr	r3, [r3, #4]
 800db26:	699b      	ldr	r3, [r3, #24]
            break;
 800db28:	bf00      	nop
    }
    if (st->msg_len != 0)
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	691b      	ldr	r3, [r3, #16]
 800db2e:	2b00      	cmp	r3, #0
 800db30:	d002      	beq.n	800db38 <handle_receive_addr+0x98>
        st->state = STATE_MSTR_RD_READING_DATA;
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	2206      	movs	r2, #6
 800db36:	76da      	strb	r2, [r3, #27]
}
 800db38:	bf00      	nop
 800db3a:	3708      	adds	r7, #8
 800db3c:	46bd      	mov	sp, r7
 800db3e:	bd80      	pop	{r7, pc}

0800db40 <handle_receive_rxne>:
 * @brief Handle receive RXNE event.
 *
 * @param[in] st Pointer to struct st_state.
 */
static void handle_receive_rxne(struct i2c_state* st)
{
 800db40:	b590      	push	{r4, r7, lr}
 800db42:	b083      	sub	sp, #12
 800db44:	af00      	add	r7, sp, #0
 800db46:	6078      	str	r0, [r7, #4]
    log_verbose("handle rxne left=%lu\n", st->msg_len - st->msg_bytes_xferred);
 800db48:	4b23      	ldr	r3, [pc, #140]	@ (800dbd8 <handle_receive_rxne+0x98>)
 800db4a:	781b      	ldrb	r3, [r3, #0]
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	d00c      	beq.n	800db6a <handle_receive_rxne+0x2a>
 800db50:	4b22      	ldr	r3, [pc, #136]	@ (800dbdc <handle_receive_rxne+0x9c>)
 800db52:	681b      	ldr	r3, [r3, #0]
 800db54:	2b04      	cmp	r3, #4
 800db56:	dd08      	ble.n	800db6a <handle_receive_rxne+0x2a>
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	691a      	ldr	r2, [r3, #16]
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	695b      	ldr	r3, [r3, #20]
 800db60:	1ad3      	subs	r3, r2, r3
 800db62:	4619      	mov	r1, r3
 800db64:	481e      	ldr	r0, [pc, #120]	@ (800dbe0 <handle_receive_rxne+0xa0>)
 800db66:	f000 fb25 	bl	800e1b4 <log_printf>
    switch (st->msg_len - st->msg_bytes_xferred) {
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	691a      	ldr	r2, [r3, #16]
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	695b      	ldr	r3, [r3, #20]
 800db72:	1ad3      	subs	r3, r2, r3
 800db74:	2b01      	cmp	r3, #1
 800db76:	d005      	beq.n	800db84 <handle_receive_rxne+0x44>
 800db78:	2b00      	cmp	r3, #0
 800db7a:	d01b      	beq.n	800dbb4 <handle_receive_rxne+0x74>
 800db7c:	3b02      	subs	r3, #2
 800db7e:	2b01      	cmp	r3, #1
 800db80:	d818      	bhi.n	800dbb4 <handle_receive_rxne+0x74>
 800db82:	e011      	b.n	800dba8 <handle_receive_rxne+0x68>
        case 1:
            // Seems like this case should never happen.
            st->msg_bfr[st->msg_bytes_xferred++] = st->i2c_reg_base->DR;
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	685b      	ldr	r3, [r3, #4]
 800db88:	691c      	ldr	r4, [r3, #16]
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	68da      	ldr	r2, [r3, #12]
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	695b      	ldr	r3, [r3, #20]
 800db92:	1c58      	adds	r0, r3, #1
 800db94:	6879      	ldr	r1, [r7, #4]
 800db96:	6148      	str	r0, [r1, #20]
 800db98:	4413      	add	r3, r2
 800db9a:	b2e2      	uxtb	r2, r4
 800db9c:	701a      	strb	r2, [r3, #0]
            op_stop_success(st, true);
 800db9e:	2101      	movs	r1, #1
 800dba0:	6878      	ldr	r0, [r7, #4]
 800dba2:	f000 f899 	bl	800dcd8 <op_stop_success>
            break;
 800dba6:	e013      	b.n	800dbd0 <handle_receive_rxne+0x90>
        case 3:
            // At this point, we only use BTF, to force byte queuing in the
            // device, per the reference manual. Note that stopping the
            // interrupt will not stop the RXNE bit from being set in SR1.

            LL_I2C_DisableIT_BUF(st->i2c_reg_base);
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	685b      	ldr	r3, [r3, #4]
 800dbac:	4618      	mov	r0, r3
 800dbae:	f7ff fac2 	bl	800d136 <LL_I2C_DisableIT_BUF>
            break;
 800dbb2:	e00d      	b.n	800dbd0 <handle_receive_rxne+0x90>

        default:
            st->msg_bfr[st->msg_bytes_xferred++] = st->i2c_reg_base->DR;
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	685b      	ldr	r3, [r3, #4]
 800dbb8:	691c      	ldr	r4, [r3, #16]
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	68da      	ldr	r2, [r3, #12]
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	695b      	ldr	r3, [r3, #20]
 800dbc2:	1c58      	adds	r0, r3, #1
 800dbc4:	6879      	ldr	r1, [r7, #4]
 800dbc6:	6148      	str	r0, [r1, #20]
 800dbc8:	4413      	add	r3, r2
 800dbca:	b2e2      	uxtb	r2, r4
 800dbcc:	701a      	strb	r2, [r3, #0]
            break;
 800dbce:	bf00      	nop
    }
}
 800dbd0:	bf00      	nop
 800dbd2:	370c      	adds	r7, #12
 800dbd4:	46bd      	mov	sp, r7
 800dbd6:	bd90      	pop	{r4, r7, pc}
 800dbd8:	200003ec 	.word	0x200003ec
 800dbdc:	20000394 	.word	0x20000394
 800dbe0:	08013a34 	.word	0x08013a34

0800dbe4 <handle_receive_btf>:
 * @brief Handle receive BTF event.
 *
 * @param[in] st Pointer to struct st_state.
 */
static void handle_receive_btf(struct i2c_state* st)
{
 800dbe4:	b590      	push	{r4, r7, lr}
 800dbe6:	b083      	sub	sp, #12
 800dbe8:	af00      	add	r7, sp, #0
 800dbea:	6078      	str	r0, [r7, #4]
    log_verbose("handle btf left=%lu\n", st->msg_len - st->msg_bytes_xferred);
 800dbec:	4b37      	ldr	r3, [pc, #220]	@ (800dccc <handle_receive_btf+0xe8>)
 800dbee:	781b      	ldrb	r3, [r3, #0]
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	d00c      	beq.n	800dc0e <handle_receive_btf+0x2a>
 800dbf4:	4b36      	ldr	r3, [pc, #216]	@ (800dcd0 <handle_receive_btf+0xec>)
 800dbf6:	681b      	ldr	r3, [r3, #0]
 800dbf8:	2b04      	cmp	r3, #4
 800dbfa:	dd08      	ble.n	800dc0e <handle_receive_btf+0x2a>
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	691a      	ldr	r2, [r3, #16]
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	695b      	ldr	r3, [r3, #20]
 800dc04:	1ad3      	subs	r3, r2, r3
 800dc06:	4619      	mov	r1, r3
 800dc08:	4832      	ldr	r0, [pc, #200]	@ (800dcd4 <handle_receive_btf+0xf0>)
 800dc0a:	f000 fad3 	bl	800e1b4 <log_printf>
    switch (st->msg_len - st->msg_bytes_xferred) {
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	691a      	ldr	r2, [r3, #16]
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	695b      	ldr	r3, [r3, #20]
 800dc16:	1ad3      	subs	r3, r2, r3
 800dc18:	2b03      	cmp	r3, #3
 800dc1a:	d030      	beq.n	800dc7e <handle_receive_btf+0x9a>
 800dc1c:	2b03      	cmp	r3, #3
 800dc1e:	d842      	bhi.n	800dca6 <handle_receive_btf+0xc2>
 800dc20:	2b01      	cmp	r3, #1
 800dc22:	d902      	bls.n	800dc2a <handle_receive_btf+0x46>
 800dc24:	2b02      	cmp	r3, #2
 800dc26:	d006      	beq.n	800dc36 <handle_receive_btf+0x52>
 800dc28:	e03d      	b.n	800dca6 <handle_receive_btf+0xc2>
        case 0:
        case 1:
            op_stop_fail(st, I2C_ERR_INTR_UNEXPECT, CNT_INTR_UNEXPECT);
 800dc2a:	2207      	movs	r2, #7
 800dc2c:	2108      	movs	r1, #8
 800dc2e:	6878      	ldr	r0, [r7, #4]
 800dc30:	f000 f88e 	bl	800dd50 <op_stop_fail>
            break;
 800dc34:	e045      	b.n	800dcc2 <handle_receive_btf+0xde>

        case 2:
            LL_I2C_GenerateStopCondition(st->i2c_reg_base);
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	685b      	ldr	r3, [r3, #4]
 800dc3a:	4618      	mov	r0, r3
 800dc3c:	f7ff fad1 	bl	800d1e2 <LL_I2C_GenerateStopCondition>
            st->msg_bfr[st->msg_bytes_xferred++] = st->i2c_reg_base->DR;
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	685b      	ldr	r3, [r3, #4]
 800dc44:	691c      	ldr	r4, [r3, #16]
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	68da      	ldr	r2, [r3, #12]
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	695b      	ldr	r3, [r3, #20]
 800dc4e:	1c58      	adds	r0, r3, #1
 800dc50:	6879      	ldr	r1, [r7, #4]
 800dc52:	6148      	str	r0, [r1, #20]
 800dc54:	4413      	add	r3, r2
 800dc56:	b2e2      	uxtb	r2, r4
 800dc58:	701a      	strb	r2, [r3, #0]
            st->msg_bfr[st->msg_bytes_xferred++] = st->i2c_reg_base->DR;
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	685b      	ldr	r3, [r3, #4]
 800dc5e:	691c      	ldr	r4, [r3, #16]
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	68da      	ldr	r2, [r3, #12]
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	695b      	ldr	r3, [r3, #20]
 800dc68:	1c58      	adds	r0, r3, #1
 800dc6a:	6879      	ldr	r1, [r7, #4]
 800dc6c:	6148      	str	r0, [r1, #20]
 800dc6e:	4413      	add	r3, r2
 800dc70:	b2e2      	uxtb	r2, r4
 800dc72:	701a      	strb	r2, [r3, #0]
            op_stop_success(st, false);
 800dc74:	2100      	movs	r1, #0
 800dc76:	6878      	ldr	r0, [r7, #4]
 800dc78:	f000 f82e 	bl	800dcd8 <op_stop_success>
            break;
 800dc7c:	e021      	b.n	800dcc2 <handle_receive_btf+0xde>

        case 3:
            LL_I2C_AcknowledgeNextData(st->i2c_reg_base, LL_I2C_NACK);
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	685b      	ldr	r3, [r3, #4]
 800dc82:	2100      	movs	r1, #0
 800dc84:	4618      	mov	r0, r3
 800dc86:	f7ff fa89 	bl	800d19c <LL_I2C_AcknowledgeNextData>
            st->msg_bfr[st->msg_bytes_xferred++] = st->i2c_reg_base->DR;
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	685b      	ldr	r3, [r3, #4]
 800dc8e:	691c      	ldr	r4, [r3, #16]
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	68da      	ldr	r2, [r3, #12]
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	695b      	ldr	r3, [r3, #20]
 800dc98:	1c58      	adds	r0, r3, #1
 800dc9a:	6879      	ldr	r1, [r7, #4]
 800dc9c:	6148      	str	r0, [r1, #20]
 800dc9e:	4413      	add	r3, r2
 800dca0:	b2e2      	uxtb	r2, r4
 800dca2:	701a      	strb	r2, [r3, #0]
            break;
 800dca4:	e00d      	b.n	800dcc2 <handle_receive_btf+0xde>

        default:
            st->msg_bfr[st->msg_bytes_xferred++] = st->i2c_reg_base->DR;
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	685b      	ldr	r3, [r3, #4]
 800dcaa:	691c      	ldr	r4, [r3, #16]
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	68da      	ldr	r2, [r3, #12]
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	695b      	ldr	r3, [r3, #20]
 800dcb4:	1c58      	adds	r0, r3, #1
 800dcb6:	6879      	ldr	r1, [r7, #4]
 800dcb8:	6148      	str	r0, [r1, #20]
 800dcba:	4413      	add	r3, r2
 800dcbc:	b2e2      	uxtb	r2, r4
 800dcbe:	701a      	strb	r2, [r3, #0]
            break;
 800dcc0:	bf00      	nop
    }
}
 800dcc2:	bf00      	nop
 800dcc4:	370c      	adds	r7, #12
 800dcc6:	46bd      	mov	sp, r7
 800dcc8:	bd90      	pop	{r4, r7, pc}
 800dcca:	bf00      	nop
 800dccc:	200003ec 	.word	0x200003ec
 800dcd0:	20000394 	.word	0x20000394
 800dcd4:	08013a50 	.word	0x08013a50

0800dcd8 <op_stop_success>:
 * @brief Send stop and handle successful operation.
 *
 * @param[in] st Pointer to struct st_state.
 */
static void op_stop_success(struct i2c_state* st, bool set_stop)
{
 800dcd8:	b580      	push	{r7, lr}
 800dcda:	b082      	sub	sp, #8
 800dcdc:	af00      	add	r7, sp, #0
 800dcde:	6078      	str	r0, [r7, #4]
 800dce0:	460b      	mov	r3, r1
 800dce2:	70fb      	strb	r3, [r7, #3]
    log_verbose("op_stop_success state=%d\n", st->state);
 800dce4:	4b17      	ldr	r3, [pc, #92]	@ (800dd44 <op_stop_success+0x6c>)
 800dce6:	781b      	ldrb	r3, [r3, #0]
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	d009      	beq.n	800dd00 <op_stop_success+0x28>
 800dcec:	4b16      	ldr	r3, [pc, #88]	@ (800dd48 <op_stop_success+0x70>)
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	2b04      	cmp	r3, #4
 800dcf2:	dd05      	ble.n	800dd00 <op_stop_success+0x28>
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	7edb      	ldrb	r3, [r3, #27]
 800dcf8:	4619      	mov	r1, r3
 800dcfa:	4814      	ldr	r0, [pc, #80]	@ (800dd4c <op_stop_success+0x74>)
 800dcfc:	f000 fa5a 	bl	800e1b4 <log_printf>
    DISABLE_ALL_INTERRUPTS(st);
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	685b      	ldr	r3, [r3, #4]
 800dd04:	685a      	ldr	r2, [r3, #4]
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	685b      	ldr	r3, [r3, #4]
 800dd0a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800dd0e:	605a      	str	r2, [r3, #4]
    if (set_stop)
 800dd10:	78fb      	ldrb	r3, [r7, #3]
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	d004      	beq.n	800dd20 <op_stop_success+0x48>
        LL_I2C_GenerateStopCondition(st->i2c_reg_base);
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	685b      	ldr	r3, [r3, #4]
 800dd1a:	4618      	mov	r0, r3
 800dd1c:	f7ff fa61 	bl	800d1e2 <LL_I2C_GenerateStopCondition>
    tmr_inst_start(st->guard_tmr_id, 0);
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	689b      	ldr	r3, [r3, #8]
 800dd24:	2100      	movs	r1, #0
 800dd26:	4618      	mov	r0, r3
 800dd28:	f001 fc20 	bl	800f56c <tmr_inst_start>
    LL_I2C_Disable(st->i2c_reg_base);
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	685b      	ldr	r3, [r3, #4]
 800dd30:	4618      	mov	r0, r3
 800dd32:	f7ff f9f0 	bl	800d116 <LL_I2C_Disable>
    st->state = STATE_IDLE;
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	2200      	movs	r2, #0
 800dd3a:	76da      	strb	r2, [r3, #27]
}
 800dd3c:	bf00      	nop
 800dd3e:	3708      	adds	r7, #8
 800dd40:	46bd      	mov	sp, r7
 800dd42:	bd80      	pop	{r7, pc}
 800dd44:	200003ec 	.word	0x200003ec
 800dd48:	20000394 	.word	0x20000394
 800dd4c:	08013a6c 	.word	0x08013a6c

0800dd50 <op_stop_fail>:
 * @param[in] st Pointer to struct st_state.
 * @param[in] error The I2C-level error.
 */
static void op_stop_fail(struct i2c_state* st, enum i2c_errors error,
                         enum i2c_u16_pms pm)
{
 800dd50:	b580      	push	{r7, lr}
 800dd52:	b082      	sub	sp, #8
 800dd54:	af00      	add	r7, sp, #0
 800dd56:	6078      	str	r0, [r7, #4]
 800dd58:	460b      	mov	r3, r1
 800dd5a:	70fb      	strb	r3, [r7, #3]
 800dd5c:	4613      	mov	r3, r2
 800dd5e:	70bb      	strb	r3, [r7, #2]
    // The recovery actions are not clear, for example whether we should be
    // clearing CR1 PE. We just do it.
    log_verbose("op_stop_fail state=%d error=%d pm=%d\n", st->state, error, pm);
 800dd60:	4b29      	ldr	r3, [pc, #164]	@ (800de08 <op_stop_fail+0xb8>)
 800dd62:	781b      	ldrb	r3, [r3, #0]
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	d00b      	beq.n	800dd80 <op_stop_fail+0x30>
 800dd68:	4b28      	ldr	r3, [pc, #160]	@ (800de0c <op_stop_fail+0xbc>)
 800dd6a:	681b      	ldr	r3, [r3, #0]
 800dd6c:	2b04      	cmp	r3, #4
 800dd6e:	dd07      	ble.n	800dd80 <op_stop_fail+0x30>
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	7edb      	ldrb	r3, [r3, #27]
 800dd74:	4619      	mov	r1, r3
 800dd76:	78fa      	ldrb	r2, [r7, #3]
 800dd78:	78bb      	ldrb	r3, [r7, #2]
 800dd7a:	4825      	ldr	r0, [pc, #148]	@ (800de10 <op_stop_fail+0xc0>)
 800dd7c:	f000 fa1a 	bl	800e1b4 <log_printf>
    DISABLE_ALL_INTERRUPTS(st);
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	685b      	ldr	r3, [r3, #4]
 800dd84:	685a      	ldr	r2, [r3, #4]
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	685b      	ldr	r3, [r3, #4]
 800dd8a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800dd8e:	605a      	str	r2, [r3, #4]
    LL_I2C_GenerateStopCondition(st->i2c_reg_base);
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	685b      	ldr	r3, [r3, #4]
 800dd94:	4618      	mov	r0, r3
 800dd96:	f7ff fa24 	bl	800d1e2 <LL_I2C_GenerateStopCondition>
    tmr_inst_start(st->guard_tmr_id, 0);
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	689b      	ldr	r3, [r3, #8]
 800dd9e:	2100      	movs	r1, #0
 800dda0:	4618      	mov	r0, r3
 800dda2:	f001 fbe3 	bl	800f56c <tmr_inst_start>
    LL_I2C_Disable(st->i2c_reg_base);
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	685b      	ldr	r3, [r3, #4]
 800ddaa:	4618      	mov	r0, r3
 800ddac:	f7ff f9b3 	bl	800d116 <LL_I2C_Disable>

    // Only record the first error in a transaction.
    if (st->last_op_error == I2C_ERR_NONE) {
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	7f1b      	ldrb	r3, [r3, #28]
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	d106      	bne.n	800ddc6 <op_stop_fail+0x76>
        st->last_op_error = error;
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	78fa      	ldrb	r2, [r7, #3]
 800ddbc:	771a      	strb	r2, [r3, #28]
        st->last_op_error_state = st->state;
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	7eda      	ldrb	r2, [r3, #27]
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	775a      	strb	r2, [r3, #29]
    }
    if (pm < NUM_U16_PMS)
 800ddc6:	78bb      	ldrb	r3, [r7, #2]
 800ddc8:	2b07      	cmp	r3, #7
 800ddca:	d815      	bhi.n	800ddf8 <op_stop_fail+0xa8>
        INC_SAT_U16(cnts_u16[pm]);
 800ddcc:	78bb      	ldrb	r3, [r7, #2]
 800ddce:	4a11      	ldr	r2, [pc, #68]	@ (800de14 <op_stop_fail+0xc4>)
 800ddd0:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800ddd4:	78bb      	ldrb	r3, [r7, #2]
 800ddd6:	490f      	ldr	r1, [pc, #60]	@ (800de14 <op_stop_fail+0xc4>)
 800ddd8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800dddc:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800dde0:	428b      	cmp	r3, r1
 800dde2:	bf14      	ite	ne
 800dde4:	2301      	movne	r3, #1
 800dde6:	2300      	moveq	r3, #0
 800dde8:	b2db      	uxtb	r3, r3
 800ddea:	4619      	mov	r1, r3
 800ddec:	78bb      	ldrb	r3, [r7, #2]
 800ddee:	440a      	add	r2, r1
 800ddf0:	b291      	uxth	r1, r2
 800ddf2:	4a08      	ldr	r2, [pc, #32]	@ (800de14 <op_stop_fail+0xc4>)
 800ddf4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    st->state = STATE_IDLE;
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	2200      	movs	r2, #0
 800ddfc:	76da      	strb	r2, [r3, #27]
}
 800ddfe:	bf00      	nop
 800de00:	3708      	adds	r7, #8
 800de02:	46bd      	mov	sp, r7
 800de04:	bd80      	pop	{r7, pc}
 800de06:	bf00      	nop
 800de08:	200003ec 	.word	0x200003ec
 800de0c:	20000394 	.word	0x20000394
 800de10:	08013a8c 	.word	0x08013a8c
 800de14:	200007a8 	.word	0x200007a8

0800de18 <cmd_i2c_status>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: i2c status
 */
static int32_t cmd_i2c_status(int32_t argc, const char** argv)
{
 800de18:	b5f0      	push	{r4, r5, r6, r7, lr}
 800de1a:	b08b      	sub	sp, #44	@ 0x2c
 800de1c:	af06      	add	r7, sp, #24
 800de1e:	6078      	str	r0, [r7, #4]
 800de20:	6039      	str	r1, [r7, #0]
    uint32_t idx;
    struct i2c_state* st;

    printc("   Rsr Sta Dest Msg Byte I2C Err  Register\n"
 800de22:	481b      	ldr	r0, [pc, #108]	@ (800de90 <cmd_i2c_status+0x78>)
 800de24:	f7fd fae4 	bl	800b3f0 <printc>
           "ID vrd te  Addr Len Xfrd Err Sta  BaseAddr\n"
           "-- --- --- ---- --- ---- --- --- ----------\n");
    for (idx = 0, st = i2c_states; idx < I2C_NUM_INSTANCES; idx++, st++) {
 800de28:	2300      	movs	r3, #0
 800de2a:	60fb      	str	r3, [r7, #12]
 800de2c:	4b19      	ldr	r3, [pc, #100]	@ (800de94 <cmd_i2c_status+0x7c>)
 800de2e:	60bb      	str	r3, [r7, #8]
 800de30:	e026      	b.n	800de80 <cmd_i2c_status+0x68>
        printc("%2lu %3d %3d 0x%02x %3lu %4lu %3d %3d %10p\n",
               idx, st->reserved, st->state, st->dest_addr, st->msg_len,
 800de32:	68bb      	ldr	r3, [r7, #8]
 800de34:	7e9b      	ldrb	r3, [r3, #26]
        printc("%2lu %3d %3d 0x%02x %3lu %4lu %3d %3d %10p\n",
 800de36:	461e      	mov	r6, r3
               idx, st->reserved, st->state, st->dest_addr, st->msg_len,
 800de38:	68bb      	ldr	r3, [r7, #8]
 800de3a:	7edb      	ldrb	r3, [r3, #27]
        printc("%2lu %3d %3d 0x%02x %3lu %4lu %3d %3d %10p\n",
 800de3c:	469c      	mov	ip, r3
               idx, st->reserved, st->state, st->dest_addr, st->msg_len,
 800de3e:	68bb      	ldr	r3, [r7, #8]
 800de40:	8b1b      	ldrh	r3, [r3, #24]
        printc("%2lu %3d %3d 0x%02x %3lu %4lu %3d %3d %10p\n",
 800de42:	4618      	mov	r0, r3
 800de44:	68bb      	ldr	r3, [r7, #8]
 800de46:	691b      	ldr	r3, [r3, #16]
 800de48:	68ba      	ldr	r2, [r7, #8]
 800de4a:	6952      	ldr	r2, [r2, #20]
               st->msg_bytes_xferred, st->last_op_error,
 800de4c:	68b9      	ldr	r1, [r7, #8]
 800de4e:	7f09      	ldrb	r1, [r1, #28]
        printc("%2lu %3d %3d 0x%02x %3lu %4lu %3d %3d %10p\n",
 800de50:	460c      	mov	r4, r1
               st->last_op_error_state, st->i2c_reg_base);
 800de52:	68b9      	ldr	r1, [r7, #8]
 800de54:	7f49      	ldrb	r1, [r1, #29]
        printc("%2lu %3d %3d 0x%02x %3lu %4lu %3d %3d %10p\n",
 800de56:	460d      	mov	r5, r1
 800de58:	68b9      	ldr	r1, [r7, #8]
 800de5a:	6849      	ldr	r1, [r1, #4]
 800de5c:	9105      	str	r1, [sp, #20]
 800de5e:	9504      	str	r5, [sp, #16]
 800de60:	9403      	str	r4, [sp, #12]
 800de62:	9202      	str	r2, [sp, #8]
 800de64:	9301      	str	r3, [sp, #4]
 800de66:	9000      	str	r0, [sp, #0]
 800de68:	4663      	mov	r3, ip
 800de6a:	4632      	mov	r2, r6
 800de6c:	68f9      	ldr	r1, [r7, #12]
 800de6e:	480a      	ldr	r0, [pc, #40]	@ (800de98 <cmd_i2c_status+0x80>)
 800de70:	f7fd fabe 	bl	800b3f0 <printc>
    for (idx = 0, st = i2c_states; idx < I2C_NUM_INSTANCES; idx++, st++) {
 800de74:	68fb      	ldr	r3, [r7, #12]
 800de76:	3301      	adds	r3, #1
 800de78:	60fb      	str	r3, [r7, #12]
 800de7a:	68bb      	ldr	r3, [r7, #8]
 800de7c:	3320      	adds	r3, #32
 800de7e:	60bb      	str	r3, [r7, #8]
 800de80:	68fb      	ldr	r3, [r7, #12]
 800de82:	2b01      	cmp	r3, #1
 800de84:	d9d5      	bls.n	800de32 <cmd_i2c_status+0x1a>
    }
    return 0;
 800de86:	2300      	movs	r3, #0
}
 800de88:	4618      	mov	r0, r3
 800de8a:	3714      	adds	r7, #20
 800de8c:	46bd      	mov	sp, r7
 800de8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800de90:	08013ab8 	.word	0x08013ab8
 800de94:	20000768 	.word	0x20000768
 800de98:	08013b3c 	.word	0x08013b3c

0800de9c <cmd_i2c_test>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: i2c test [<op> [<arg>]]
 */
static int32_t cmd_i2c_test(int32_t argc, const char** argv)
{
 800de9c:	b590      	push	{r4, r7, lr}
 800de9e:	b091      	sub	sp, #68	@ 0x44
 800dea0:	af00      	add	r7, sp, #0
 800dea2:	6078      	str	r0, [r7, #4]
 800dea4:	6039      	str	r1, [r7, #0]
    struct cmd_arg_val arg_vals[5];
    int32_t rc = 0;
 800dea6:	2300      	movs	r3, #0
 800dea8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    int32_t idx;
#define MAX_MSG_LEN 7
    static uint32_t msg_len;
    enum i2c_instance_id instance_id = 0;
 800deaa:	2300      	movs	r3, #0
 800deac:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    static uint8_t msg_bfr[MAX_MSG_LEN];

    // Handle help case.
    if (argc == 2) {
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	2b02      	cmp	r3, #2
 800deb4:	d10a      	bne.n	800decc <cmd_i2c_test+0x30>
        printc("Test operations and param(s) are as follows:\n"
 800deb6:	4898      	ldr	r0, [pc, #608]	@ (800e118 <cmd_i2c_test+0x27c>)
 800deb8:	f7fd fa9a 	bl	800b3f0 <printc>
               "  Reserve I2C, usage: i2c test reserve <instance-id>\n"
               "  Release I2C, usage: i2c test reserve <instance-id>\n");
        printc("  Start write, usage: i2c test write <instance-id> <addr> [<bytes> ...]\n"
 800debc:	4897      	ldr	r0, [pc, #604]	@ (800e11c <cmd_i2c_test+0x280>)
 800debe:	f7fd fa97 	bl	800b3f0 <printc>
               "  Start read, usage: i2c test read <instance-id> <addr> <num-bytes>\n"
               "  Get op status/error, usage: i2c test status <instance-id>\n");
        printc("  Bus busy, usage: i2c test busy <instance-id>\n"
 800dec2:	4897      	ldr	r0, [pc, #604]	@ (800e120 <cmd_i2c_test+0x284>)
 800dec4:	f7fd fa94 	bl	800b3f0 <printc>
               "  Print msg buffer, usage: i2c test msg <instance-id>\n");
        return 0;
 800dec8:	2300      	movs	r3, #0
 800deca:	e121      	b.n	800e110 <cmd_i2c_test+0x274>
    }

    // Get instance ID (except for msg option).
    if (strcasecmp(argv[2], "msg") != 0) {
 800decc:	683b      	ldr	r3, [r7, #0]
 800dece:	3308      	adds	r3, #8
 800ded0:	681b      	ldr	r3, [r3, #0]
 800ded2:	4994      	ldr	r1, [pc, #592]	@ (800e124 <cmd_i2c_test+0x288>)
 800ded4:	4618      	mov	r0, r3
 800ded6:	f003 fd15 	bl	8011904 <strcasecmp>
 800deda:	4603      	mov	r3, r0
 800dedc:	2b00      	cmp	r3, #0
 800dede:	d028      	beq.n	800df32 <cmd_i2c_test+0x96>
        if (cmd_parse_args(argc-3, argv+3, "u+", arg_vals) != 1) {
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	1ed8      	subs	r0, r3, #3
 800dee4:	683b      	ldr	r3, [r7, #0]
 800dee6:	f103 010c 	add.w	r1, r3, #12
 800deea:	f107 030c 	add.w	r3, r7, #12
 800deee:	4a8e      	ldr	r2, [pc, #568]	@ (800e128 <cmd_i2c_test+0x28c>)
 800def0:	f7fc ff6e 	bl	800add0 <cmd_parse_args>
 800def4:	4603      	mov	r3, r0
 800def6:	2b01      	cmp	r3, #1
 800def8:	d005      	beq.n	800df06 <cmd_i2c_test+0x6a>
            printc("Can't get instance ID\n");
 800defa:	488c      	ldr	r0, [pc, #560]	@ (800e12c <cmd_i2c_test+0x290>)
 800defc:	f7fd fa78 	bl	800b3f0 <printc>
            return MOD_ERR_BAD_CMD;
 800df00:	f06f 0303 	mvn.w	r3, #3
 800df04:	e104      	b.n	800e110 <cmd_i2c_test+0x274>
        }

        instance_id = (enum i2c_instance_id)arg_vals[0].val.u;
 800df06:	693b      	ldr	r3, [r7, #16]
 800df08:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        if (instance_id >= I2C_NUM_INSTANCES ||
 800df0c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800df10:	2b01      	cmp	r3, #1
 800df12:	d808      	bhi.n	800df26 <cmd_i2c_test+0x8a>
            i2c_states[instance_id].i2c_reg_base == NULL) {
 800df14:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800df18:	4a85      	ldr	r2, [pc, #532]	@ (800e130 <cmd_i2c_test+0x294>)
 800df1a:	015b      	lsls	r3, r3, #5
 800df1c:	4413      	add	r3, r2
 800df1e:	3304      	adds	r3, #4
 800df20:	681b      	ldr	r3, [r3, #0]
        if (instance_id >= I2C_NUM_INSTANCES ||
 800df22:	2b00      	cmp	r3, #0
 800df24:	d105      	bne.n	800df32 <cmd_i2c_test+0x96>
            printc("Bad instance\n");
 800df26:	4883      	ldr	r0, [pc, #524]	@ (800e134 <cmd_i2c_test+0x298>)
 800df28:	f7fd fa62 	bl	800b3f0 <printc>
            return MOD_ERR_BAD_INSTANCE;
 800df2c:	f06f 0305 	mvn.w	r3, #5
 800df30:	e0ee      	b.n	800e110 <cmd_i2c_test+0x274>
        }
    }

    if (strcasecmp(argv[2], "reserve") == 0) {
 800df32:	683b      	ldr	r3, [r7, #0]
 800df34:	3308      	adds	r3, #8
 800df36:	681b      	ldr	r3, [r3, #0]
 800df38:	497f      	ldr	r1, [pc, #508]	@ (800e138 <cmd_i2c_test+0x29c>)
 800df3a:	4618      	mov	r0, r3
 800df3c:	f003 fce2 	bl	8011904 <strcasecmp>
 800df40:	4603      	mov	r3, r0
 800df42:	2b00      	cmp	r3, #0
 800df44:	d106      	bne.n	800df54 <cmd_i2c_test+0xb8>
        rc = i2c_reserve(instance_id);
 800df46:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800df4a:	4618      	mov	r0, r3
 800df4c:	f7ff fa5c 	bl	800d408 <i2c_reserve>
 800df50:	63f8      	str	r0, [r7, #60]	@ 0x3c
 800df52:	e0d8      	b.n	800e106 <cmd_i2c_test+0x26a>
    } else if (strcasecmp(argv[2], "release") == 0) {
 800df54:	683b      	ldr	r3, [r7, #0]
 800df56:	3308      	adds	r3, #8
 800df58:	681b      	ldr	r3, [r3, #0]
 800df5a:	4978      	ldr	r1, [pc, #480]	@ (800e13c <cmd_i2c_test+0x2a0>)
 800df5c:	4618      	mov	r0, r3
 800df5e:	f003 fcd1 	bl	8011904 <strcasecmp>
 800df62:	4603      	mov	r3, r0
 800df64:	2b00      	cmp	r3, #0
 800df66:	d106      	bne.n	800df76 <cmd_i2c_test+0xda>
        rc = i2c_release(instance_id);
 800df68:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800df6c:	4618      	mov	r0, r3
 800df6e:	f7ff fa8b 	bl	800d488 <i2c_release>
 800df72:	63f8      	str	r0, [r7, #60]	@ 0x3c
 800df74:	e0c7      	b.n	800e106 <cmd_i2c_test+0x26a>
    } else if (strcasecmp(argv[2], "write") == 0) {
 800df76:	683b      	ldr	r3, [r7, #0]
 800df78:	3308      	adds	r3, #8
 800df7a:	681b      	ldr	r3, [r3, #0]
 800df7c:	4970      	ldr	r1, [pc, #448]	@ (800e140 <cmd_i2c_test+0x2a4>)
 800df7e:	4618      	mov	r0, r3
 800df80:	f003 fcc0 	bl	8011904 <strcasecmp>
 800df84:	4603      	mov	r3, r0
 800df86:	2b00      	cmp	r3, #0
 800df88:	d12f      	bne.n	800dfea <cmd_i2c_test+0x14e>
        rc = cmd_parse_args(argc-4, argv+4, "u[u[u[u[u]]]]", arg_vals);
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	1f18      	subs	r0, r3, #4
 800df8e:	683b      	ldr	r3, [r7, #0]
 800df90:	f103 0110 	add.w	r1, r3, #16
 800df94:	f107 030c 	add.w	r3, r7, #12
 800df98:	4a6a      	ldr	r2, [pc, #424]	@ (800e144 <cmd_i2c_test+0x2a8>)
 800df9a:	f7fc ff19 	bl	800add0 <cmd_parse_args>
 800df9e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        if (rc < 1) {
 800dfa0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dfa2:	2b00      	cmp	r3, #0
 800dfa4:	dc02      	bgt.n	800dfac <cmd_i2c_test+0x110>
            return MOD_ERR_BAD_CMD;
 800dfa6:	f06f 0303 	mvn.w	r3, #3
 800dfaa:	e0b1      	b.n	800e110 <cmd_i2c_test+0x274>
        }
        for (idx = 1; idx < rc; idx++)
 800dfac:	2301      	movs	r3, #1
 800dfae:	63bb      	str	r3, [r7, #56]	@ 0x38
 800dfb0:	e00d      	b.n	800dfce <cmd_i2c_test+0x132>
            msg_bfr[idx-1] = arg_vals[idx].val.u;
 800dfb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dfb4:	00db      	lsls	r3, r3, #3
 800dfb6:	3340      	adds	r3, #64	@ 0x40
 800dfb8:	443b      	add	r3, r7
 800dfba:	f853 2c30 	ldr.w	r2, [r3, #-48]
 800dfbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dfc0:	3b01      	subs	r3, #1
 800dfc2:	b2d1      	uxtb	r1, r2
 800dfc4:	4a60      	ldr	r2, [pc, #384]	@ (800e148 <cmd_i2c_test+0x2ac>)
 800dfc6:	54d1      	strb	r1, [r2, r3]
        for (idx = 1; idx < rc; idx++)
 800dfc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dfca:	3301      	adds	r3, #1
 800dfcc:	63bb      	str	r3, [r7, #56]	@ 0x38
 800dfce:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800dfd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dfd2:	429a      	cmp	r2, r3
 800dfd4:	dbed      	blt.n	800dfb2 <cmd_i2c_test+0x116>
        rc = i2c_write(instance_id, arg_vals[0].val.u, msg_bfr, rc-1);
 800dfd6:	6939      	ldr	r1, [r7, #16]
 800dfd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dfda:	3b01      	subs	r3, #1
 800dfdc:	f897 0037 	ldrb.w	r0, [r7, #55]	@ 0x37
 800dfe0:	4a59      	ldr	r2, [pc, #356]	@ (800e148 <cmd_i2c_test+0x2ac>)
 800dfe2:	f7ff fa75 	bl	800d4d0 <i2c_write>
 800dfe6:	63f8      	str	r0, [r7, #60]	@ 0x3c
 800dfe8:	e08d      	b.n	800e106 <cmd_i2c_test+0x26a>
    } else if (strcasecmp(argv[2], "read") == 0) {
 800dfea:	683b      	ldr	r3, [r7, #0]
 800dfec:	3308      	adds	r3, #8
 800dfee:	681b      	ldr	r3, [r3, #0]
 800dff0:	4956      	ldr	r1, [pc, #344]	@ (800e14c <cmd_i2c_test+0x2b0>)
 800dff2:	4618      	mov	r0, r3
 800dff4:	f003 fc86 	bl	8011904 <strcasecmp>
 800dff8:	4603      	mov	r3, r0
 800dffa:	2b00      	cmp	r3, #0
 800dffc:	d12b      	bne.n	800e056 <cmd_i2c_test+0x1ba>
        rc = cmd_parse_args(argc-4, argv+4, "uu", arg_vals);
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	1f18      	subs	r0, r3, #4
 800e002:	683b      	ldr	r3, [r7, #0]
 800e004:	f103 0110 	add.w	r1, r3, #16
 800e008:	f107 030c 	add.w	r3, r7, #12
 800e00c:	4a50      	ldr	r2, [pc, #320]	@ (800e150 <cmd_i2c_test+0x2b4>)
 800e00e:	f7fc fedf 	bl	800add0 <cmd_parse_args>
 800e012:	63f8      	str	r0, [r7, #60]	@ 0x3c
        if (rc < 2) {
 800e014:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e016:	2b01      	cmp	r3, #1
 800e018:	dc06      	bgt.n	800e028 <cmd_i2c_test+0x18c>
            printc("Invalid command rc=%ld\n", rc);
 800e01a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e01c:	484d      	ldr	r0, [pc, #308]	@ (800e154 <cmd_i2c_test+0x2b8>)
 800e01e:	f7fd f9e7 	bl	800b3f0 <printc>
            return MOD_ERR_BAD_CMD;
 800e022:	f06f 0303 	mvn.w	r3, #3
 800e026:	e073      	b.n	800e110 <cmd_i2c_test+0x274>
        }
        if (arg_vals[1].val.u > MAX_MSG_LEN) {
 800e028:	69bb      	ldr	r3, [r7, #24]
 800e02a:	2b07      	cmp	r3, #7
 800e02c:	d906      	bls.n	800e03c <cmd_i2c_test+0x1a0>
            printc("Message length limited to %d\n", MAX_MSG_LEN);
 800e02e:	2107      	movs	r1, #7
 800e030:	4849      	ldr	r0, [pc, #292]	@ (800e158 <cmd_i2c_test+0x2bc>)
 800e032:	f7fd f9dd 	bl	800b3f0 <printc>
            return MOD_ERR_ARG;
 800e036:	f04f 33ff 	mov.w	r3, #4294967295
 800e03a:	e069      	b.n	800e110 <cmd_i2c_test+0x274>
        }
        msg_len = arg_vals[1].val.u;
 800e03c:	69bb      	ldr	r3, [r7, #24]
 800e03e:	4a47      	ldr	r2, [pc, #284]	@ (800e15c <cmd_i2c_test+0x2c0>)
 800e040:	6013      	str	r3, [r2, #0]
        rc = i2c_read(instance_id, arg_vals[0].val.u, msg_bfr, msg_len);
 800e042:	6939      	ldr	r1, [r7, #16]
 800e044:	4b45      	ldr	r3, [pc, #276]	@ (800e15c <cmd_i2c_test+0x2c0>)
 800e046:	681b      	ldr	r3, [r3, #0]
 800e048:	f897 0037 	ldrb.w	r0, [r7, #55]	@ 0x37
 800e04c:	4a3e      	ldr	r2, [pc, #248]	@ (800e148 <cmd_i2c_test+0x2ac>)
 800e04e:	f7ff fa54 	bl	800d4fa <i2c_read>
 800e052:	63f8      	str	r0, [r7, #60]	@ 0x3c
 800e054:	e057      	b.n	800e106 <cmd_i2c_test+0x26a>
    } else if (strcasecmp(argv[2], "status") == 0) {
 800e056:	683b      	ldr	r3, [r7, #0]
 800e058:	3308      	adds	r3, #8
 800e05a:	681b      	ldr	r3, [r3, #0]
 800e05c:	4940      	ldr	r1, [pc, #256]	@ (800e160 <cmd_i2c_test+0x2c4>)
 800e05e:	4618      	mov	r0, r3
 800e060:	f003 fc50 	bl	8011904 <strcasecmp>
 800e064:	4603      	mov	r3, r0
 800e066:	2b00      	cmp	r3, #0
 800e068:	d111      	bne.n	800e08e <cmd_i2c_test+0x1f2>
        printc("op_status=%ld error=%d\n", i2c_get_op_status(instance_id),
 800e06a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e06e:	4618      	mov	r0, r3
 800e070:	f7ff fa78 	bl	800d564 <i2c_get_op_status>
 800e074:	4604      	mov	r4, r0
               i2c_get_error(instance_id));
 800e076:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e07a:	4618      	mov	r0, r3
 800e07c:	f7ff fa52 	bl	800d524 <i2c_get_error>
 800e080:	4603      	mov	r3, r0
        printc("op_status=%ld error=%d\n", i2c_get_op_status(instance_id),
 800e082:	461a      	mov	r2, r3
 800e084:	4621      	mov	r1, r4
 800e086:	4837      	ldr	r0, [pc, #220]	@ (800e164 <cmd_i2c_test+0x2c8>)
 800e088:	f7fd f9b2 	bl	800b3f0 <printc>
        goto done;
 800e08c:	e03f      	b.n	800e10e <cmd_i2c_test+0x272>
    } else if (strcasecmp(argv[2], "busy") == 0) {
 800e08e:	683b      	ldr	r3, [r7, #0]
 800e090:	3308      	adds	r3, #8
 800e092:	681b      	ldr	r3, [r3, #0]
 800e094:	4934      	ldr	r1, [pc, #208]	@ (800e168 <cmd_i2c_test+0x2cc>)
 800e096:	4618      	mov	r0, r3
 800e098:	f003 fc34 	bl	8011904 <strcasecmp>
 800e09c:	4603      	mov	r3, r0
 800e09e:	2b00      	cmp	r3, #0
 800e0a0:	d106      	bne.n	800e0b0 <cmd_i2c_test+0x214>
        rc = i2c_bus_busy(instance_id);
 800e0a2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e0a6:	4618      	mov	r0, r3
 800e0a8:	f7ff fa92 	bl	800d5d0 <i2c_bus_busy>
 800e0ac:	63f8      	str	r0, [r7, #60]	@ 0x3c
 800e0ae:	e02a      	b.n	800e106 <cmd_i2c_test+0x26a>
    } else if (strcasecmp(argv[2], "msg") == 0) {
 800e0b0:	683b      	ldr	r3, [r7, #0]
 800e0b2:	3308      	adds	r3, #8
 800e0b4:	681b      	ldr	r3, [r3, #0]
 800e0b6:	491b      	ldr	r1, [pc, #108]	@ (800e124 <cmd_i2c_test+0x288>)
 800e0b8:	4618      	mov	r0, r3
 800e0ba:	f003 fc23 	bl	8011904 <strcasecmp>
 800e0be:	4603      	mov	r3, r0
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d116      	bne.n	800e0f2 <cmd_i2c_test+0x256>
        for (idx = 0; idx < msg_len; idx++)
 800e0c4:	2300      	movs	r3, #0
 800e0c6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e0c8:	e00a      	b.n	800e0e0 <cmd_i2c_test+0x244>
            printc("%02x ", msg_bfr[idx]);
 800e0ca:	4a1f      	ldr	r2, [pc, #124]	@ (800e148 <cmd_i2c_test+0x2ac>)
 800e0cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0ce:	4413      	add	r3, r2
 800e0d0:	781b      	ldrb	r3, [r3, #0]
 800e0d2:	4619      	mov	r1, r3
 800e0d4:	4825      	ldr	r0, [pc, #148]	@ (800e16c <cmd_i2c_test+0x2d0>)
 800e0d6:	f7fd f98b 	bl	800b3f0 <printc>
        for (idx = 0; idx < msg_len; idx++)
 800e0da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0dc:	3301      	adds	r3, #1
 800e0de:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e0e0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e0e2:	4b1e      	ldr	r3, [pc, #120]	@ (800e15c <cmd_i2c_test+0x2c0>)
 800e0e4:	681b      	ldr	r3, [r3, #0]
 800e0e6:	429a      	cmp	r2, r3
 800e0e8:	d3ef      	bcc.n	800e0ca <cmd_i2c_test+0x22e>
        printc("\n");
 800e0ea:	4821      	ldr	r0, [pc, #132]	@ (800e170 <cmd_i2c_test+0x2d4>)
 800e0ec:	f7fd f980 	bl	800b3f0 <printc>
 800e0f0:	e009      	b.n	800e106 <cmd_i2c_test+0x26a>
    } else {
        printc("Invalid operation '%s'\n", argv[2]);
 800e0f2:	683b      	ldr	r3, [r7, #0]
 800e0f4:	3308      	adds	r3, #8
 800e0f6:	681b      	ldr	r3, [r3, #0]
 800e0f8:	4619      	mov	r1, r3
 800e0fa:	481e      	ldr	r0, [pc, #120]	@ (800e174 <cmd_i2c_test+0x2d8>)
 800e0fc:	f7fd f978 	bl	800b3f0 <printc>
        return MOD_ERR_BAD_CMD;
 800e100:	f06f 0303 	mvn.w	r3, #3
 800e104:	e004      	b.n	800e110 <cmd_i2c_test+0x274>
    }
    printc("Return code %ld\n", rc);
 800e106:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e108:	481b      	ldr	r0, [pc, #108]	@ (800e178 <cmd_i2c_test+0x2dc>)
 800e10a:	f7fd f971 	bl	800b3f0 <printc>
done:
    return 0;
 800e10e:	2300      	movs	r3, #0
}
 800e110:	4618      	mov	r0, r3
 800e112:	3744      	adds	r7, #68	@ 0x44
 800e114:	46bd      	mov	sp, r7
 800e116:	bd90      	pop	{r4, r7, pc}
 800e118:	08013b68 	.word	0x08013b68
 800e11c:	08013c00 	.word	0x08013c00
 800e120:	08013ccc 	.word	0x08013ccc
 800e124:	08013d34 	.word	0x08013d34
 800e128:	08013d38 	.word	0x08013d38
 800e12c:	08013d3c 	.word	0x08013d3c
 800e130:	20000768 	.word	0x20000768
 800e134:	08013d54 	.word	0x08013d54
 800e138:	08013d64 	.word	0x08013d64
 800e13c:	08013d6c 	.word	0x08013d6c
 800e140:	08013d74 	.word	0x08013d74
 800e144:	08013d7c 	.word	0x08013d7c
 800e148:	200007b8 	.word	0x200007b8
 800e14c:	08013d8c 	.word	0x08013d8c
 800e150:	08013d94 	.word	0x08013d94
 800e154:	08013d98 	.word	0x08013d98
 800e158:	08013db0 	.word	0x08013db0
 800e15c:	200007c0 	.word	0x200007c0
 800e160:	08013910 	.word	0x08013910
 800e164:	08013dd0 	.word	0x08013dd0
 800e168:	08013de8 	.word	0x08013de8
 800e16c:	08013df0 	.word	0x08013df0
 800e170:	08013df8 	.word	0x08013df8
 800e174:	08013dfc 	.word	0x08013dfc
 800e178:	08013e14 	.word	0x08013e14

0800e17c <log_toggle_active>:

/*
 * @brief Toggle state of "log active".
 */
void log_toggle_active(void)
{
 800e17c:	b480      	push	{r7}
 800e17e:	af00      	add	r7, sp, #0
    _log_active = _log_active ? false : true;
 800e180:	4b05      	ldr	r3, [pc, #20]	@ (800e198 <log_toggle_active+0x1c>)
 800e182:	781b      	ldrb	r3, [r3, #0]
 800e184:	f083 0301 	eor.w	r3, r3, #1
 800e188:	b2da      	uxtb	r2, r3
 800e18a:	4b03      	ldr	r3, [pc, #12]	@ (800e198 <log_toggle_active+0x1c>)
 800e18c:	701a      	strb	r2, [r3, #0]
}
 800e18e:	bf00      	nop
 800e190:	46bd      	mov	sp, r7
 800e192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e196:	4770      	bx	lr
 800e198:	200003ec 	.word	0x200003ec

0800e19c <log_is_active>:
 * @return Value of log active.
 *
 * Each output line starts with a ms resolution timestamp (relative time).
 */
bool log_is_active(void)
{
 800e19c:	b480      	push	{r7}
 800e19e:	af00      	add	r7, sp, #0
    return _log_active;
 800e1a0:	4b03      	ldr	r3, [pc, #12]	@ (800e1b0 <log_is_active+0x14>)
 800e1a2:	781b      	ldrb	r3, [r3, #0]
}
 800e1a4:	4618      	mov	r0, r3
 800e1a6:	46bd      	mov	sp, r7
 800e1a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1ac:	4770      	bx	lr
 800e1ae:	bf00      	nop
 800e1b0:	200003ec 	.word	0x200003ec

0800e1b4 <log_printf>:
 * @param[in] fmt Format string
 *
 * Each output line starts with a ms resolution timestamp (relative time).
 */
void log_printf(const char* fmt, ...)
{
 800e1b4:	b40f      	push	{r0, r1, r2, r3}
 800e1b6:	b580      	push	{r7, lr}
 800e1b8:	b082      	sub	sp, #8
 800e1ba:	af00      	add	r7, sp, #0
    va_list args;
    uint32_t ms = tmr_get_ms();
 800e1bc:	f001 f958 	bl	800f470 <tmr_get_ms>
 800e1c0:	6078      	str	r0, [r7, #4]

    printc("%lu.%03lu ", ms / 1000U, ms % 1000U);
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	4a0f      	ldr	r2, [pc, #60]	@ (800e204 <log_printf+0x50>)
 800e1c6:	fba2 2303 	umull	r2, r3, r2, r3
 800e1ca:	0999      	lsrs	r1, r3, #6
 800e1cc:	687a      	ldr	r2, [r7, #4]
 800e1ce:	4b0d      	ldr	r3, [pc, #52]	@ (800e204 <log_printf+0x50>)
 800e1d0:	fba3 0302 	umull	r0, r3, r3, r2
 800e1d4:	099b      	lsrs	r3, r3, #6
 800e1d6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800e1da:	fb00 f303 	mul.w	r3, r0, r3
 800e1de:	1ad3      	subs	r3, r2, r3
 800e1e0:	461a      	mov	r2, r3
 800e1e2:	4809      	ldr	r0, [pc, #36]	@ (800e208 <log_printf+0x54>)
 800e1e4:	f7fd f904 	bl	800b3f0 <printc>
    va_start(args, fmt);
 800e1e8:	f107 0314 	add.w	r3, r7, #20
 800e1ec:	603b      	str	r3, [r7, #0]
    vprintc(fmt, args);
 800e1ee:	6839      	ldr	r1, [r7, #0]
 800e1f0:	6938      	ldr	r0, [r7, #16]
 800e1f2:	f7fd f953 	bl	800b49c <vprintc>
    va_end(args);
}
 800e1f6:	bf00      	nop
 800e1f8:	3708      	adds	r7, #8
 800e1fa:	46bd      	mov	sp, r7
 800e1fc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e200:	b004      	add	sp, #16
 800e202:	4770      	bx	lr
 800e204:	10624dd3 	.word	0x10624dd3
 800e208:	08013e28 	.word	0x08013e28

0800e20c <lwl_start>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * This function starts the lwl singleton module, to enter normal operation.
 */
int32_t lwl_start(void)
{
 800e20c:	b580      	push	{r7, lr}
 800e20e:	b082      	sub	sp, #8
 800e210:	af00      	add	r7, sp, #0
    int32_t rc = cmd_register(&cmd_info);
 800e212:	480d      	ldr	r0, [pc, #52]	@ (800e248 <lwl_start+0x3c>)
 800e214:	f7fc fac2 	bl	800a79c <cmd_register>
 800e218:	6078      	str	r0, [r7, #4]
    if (rc < 0) {
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	da0d      	bge.n	800e23c <lwl_start+0x30>
        log_error("lwl_start: cmd error %d\n", rc);
 800e220:	4b0a      	ldr	r3, [pc, #40]	@ (800e24c <lwl_start+0x40>)
 800e222:	781b      	ldrb	r3, [r3, #0]
 800e224:	2b00      	cmp	r3, #0
 800e226:	d007      	beq.n	800e238 <lwl_start+0x2c>
 800e228:	4b09      	ldr	r3, [pc, #36]	@ (800e250 <lwl_start+0x44>)
 800e22a:	681b      	ldr	r3, [r3, #0]
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	dd03      	ble.n	800e238 <lwl_start+0x2c>
 800e230:	6879      	ldr	r1, [r7, #4]
 800e232:	4808      	ldr	r0, [pc, #32]	@ (800e254 <lwl_start+0x48>)
 800e234:	f7ff ffbe 	bl	800e1b4 <log_printf>
        return rc;
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	e000      	b.n	800e23e <lwl_start+0x32>
    }
    return 0;
 800e23c:	2300      	movs	r3, #0
}
 800e23e:	4618      	mov	r0, r3
 800e240:	3708      	adds	r7, #8
 800e242:	46bd      	mov	sp, r7
 800e244:	bd80      	pop	{r7, pc}
 800e246:	bf00      	nop
 800e248:	20000424 	.word	0x20000424
 800e24c:	200003ec 	.word	0x200003ec
 800e250:	200003f0 	.word	0x200003f0
 800e254:	08013e94 	.word	0x08013e94

0800e258 <lwl_rec>:
 *
 * @param[in] id The log ID.
 * @param[in] num_arg_bytes The number of argument bytes (0 if no arguments).
 */
void lwl_rec(uint8_t id, int32_t num_arg_bytes, ...)
{
 800e258:	b40e      	push	{r1, r2, r3}
 800e25a:	b480      	push	{r7}
 800e25c:	b088      	sub	sp, #32
 800e25e:	af00      	add	r7, sp, #0
 800e260:	4603      	mov	r3, r0
 800e262:	71fb      	strb	r3, [r7, #7]
    CRIT_STATE_VAR;
    va_list ap;
    uint32_t put_idx;

    va_start(ap, num_arg_bytes);
 800e264:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800e268:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e26a:	f3ef 8310 	mrs	r3, PRIMASK
 800e26e:	613b      	str	r3, [r7, #16]
  return(result);
 800e270:	693b      	ldr	r3, [r7, #16]

    CRIT_BEGIN_NEST();
 800e272:	61bb      	str	r3, [r7, #24]
 800e274:	2301      	movs	r3, #1
 800e276:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e278:	697b      	ldr	r3, [r7, #20]
 800e27a:	f383 8810 	msr	PRIMASK, r3
}
 800e27e:	bf00      	nop
    if (lwl_off_cnt != 0 && --lwl_off_cnt == 0)
 800e280:	4b2e      	ldr	r3, [pc, #184]	@ (800e33c <lwl_rec+0xe4>)
 800e282:	681b      	ldr	r3, [r3, #0]
 800e284:	2b00      	cmp	r3, #0
 800e286:	d00b      	beq.n	800e2a0 <lwl_rec+0x48>
 800e288:	4b2c      	ldr	r3, [pc, #176]	@ (800e33c <lwl_rec+0xe4>)
 800e28a:	681b      	ldr	r3, [r3, #0]
 800e28c:	3b01      	subs	r3, #1
 800e28e:	4a2b      	ldr	r2, [pc, #172]	@ (800e33c <lwl_rec+0xe4>)
 800e290:	6013      	str	r3, [r2, #0]
 800e292:	4b2a      	ldr	r3, [pc, #168]	@ (800e33c <lwl_rec+0xe4>)
 800e294:	681b      	ldr	r3, [r3, #0]
 800e296:	2b00      	cmp	r3, #0
 800e298:	d102      	bne.n	800e2a0 <lwl_rec+0x48>
        _lwl_active = false;
 800e29a:	4b29      	ldr	r3, [pc, #164]	@ (800e340 <lwl_rec+0xe8>)
 800e29c:	2200      	movs	r2, #0
 800e29e:	701a      	strb	r2, [r3, #0]
    put_idx = lwl_data.put_idx % LWL_BUF_SIZE;
 800e2a0:	4b28      	ldr	r3, [pc, #160]	@ (800e344 <lwl_rec+0xec>)
 800e2a2:	68da      	ldr	r2, [r3, #12]
 800e2a4:	0913      	lsrs	r3, r2, #4
 800e2a6:	4928      	ldr	r1, [pc, #160]	@ (800e348 <lwl_rec+0xf0>)
 800e2a8:	fba1 1303 	umull	r1, r3, r1, r3
 800e2ac:	0899      	lsrs	r1, r3, #2
 800e2ae:	460b      	mov	r3, r1
 800e2b0:	019b      	lsls	r3, r3, #6
 800e2b2:	1a5b      	subs	r3, r3, r1
 800e2b4:	011b      	lsls	r3, r3, #4
 800e2b6:	1ad3      	subs	r3, r2, r3
 800e2b8:	61fb      	str	r3, [r7, #28]
    lwl_data.put_idx = (put_idx + 1 + num_arg_bytes) % LWL_BUF_SIZE;
 800e2ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e2bc:	69fb      	ldr	r3, [r7, #28]
 800e2be:	4413      	add	r3, r2
 800e2c0:	1c59      	adds	r1, r3, #1
 800e2c2:	090b      	lsrs	r3, r1, #4
 800e2c4:	4a20      	ldr	r2, [pc, #128]	@ (800e348 <lwl_rec+0xf0>)
 800e2c6:	fba2 2303 	umull	r2, r3, r2, r3
 800e2ca:	089a      	lsrs	r2, r3, #2
 800e2cc:	4613      	mov	r3, r2
 800e2ce:	019b      	lsls	r3, r3, #6
 800e2d0:	1a9b      	subs	r3, r3, r2
 800e2d2:	011b      	lsls	r3, r3, #4
 800e2d4:	1aca      	subs	r2, r1, r3
 800e2d6:	4b1b      	ldr	r3, [pc, #108]	@ (800e344 <lwl_rec+0xec>)
 800e2d8:	60da      	str	r2, [r3, #12]
    // argument bytes have been written, such that the buffer would contain
    // invalid data.
    //
    // For now we play it safe.

    lwl_data.buf[put_idx] = id;
 800e2da:	4a1a      	ldr	r2, [pc, #104]	@ (800e344 <lwl_rec+0xec>)
 800e2dc:	69fb      	ldr	r3, [r7, #28]
 800e2de:	4413      	add	r3, r2
 800e2e0:	3310      	adds	r3, #16
 800e2e2:	79fa      	ldrb	r2, [r7, #7]
 800e2e4:	701a      	strb	r2, [r3, #0]
    while (num_arg_bytes-- > 0) {
 800e2e6:	e017      	b.n	800e318 <lwl_rec+0xc0>
        put_idx = (put_idx + 1) % LWL_BUF_SIZE;
 800e2e8:	69fb      	ldr	r3, [r7, #28]
 800e2ea:	1c5a      	adds	r2, r3, #1
 800e2ec:	0913      	lsrs	r3, r2, #4
 800e2ee:	4916      	ldr	r1, [pc, #88]	@ (800e348 <lwl_rec+0xf0>)
 800e2f0:	fba1 1303 	umull	r1, r3, r1, r3
 800e2f4:	0899      	lsrs	r1, r3, #2
 800e2f6:	460b      	mov	r3, r1
 800e2f8:	019b      	lsls	r3, r3, #6
 800e2fa:	1a5b      	subs	r3, r3, r1
 800e2fc:	011b      	lsls	r3, r3, #4
 800e2fe:	1ad3      	subs	r3, r2, r3
 800e300:	61fb      	str	r3, [r7, #28]
        lwl_data.buf[put_idx] = (uint8_t)va_arg(ap, unsigned);
 800e302:	68bb      	ldr	r3, [r7, #8]
 800e304:	1d1a      	adds	r2, r3, #4
 800e306:	60ba      	str	r2, [r7, #8]
 800e308:	681b      	ldr	r3, [r3, #0]
 800e30a:	b2d9      	uxtb	r1, r3
 800e30c:	4a0d      	ldr	r2, [pc, #52]	@ (800e344 <lwl_rec+0xec>)
 800e30e:	69fb      	ldr	r3, [r7, #28]
 800e310:	4413      	add	r3, r2
 800e312:	3310      	adds	r3, #16
 800e314:	460a      	mov	r2, r1
 800e316:	701a      	strb	r2, [r3, #0]
    while (num_arg_bytes-- > 0) {
 800e318:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e31a:	1e5a      	subs	r2, r3, #1
 800e31c:	627a      	str	r2, [r7, #36]	@ 0x24
 800e31e:	2b00      	cmp	r3, #0
 800e320:	dce2      	bgt.n	800e2e8 <lwl_rec+0x90>
 800e322:	69bb      	ldr	r3, [r7, #24]
 800e324:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e326:	68fb      	ldr	r3, [r7, #12]
 800e328:	f383 8810 	msr	PRIMASK, r3
}
 800e32c:	bf00      	nop
    }
    CRIT_END_NEST();
}
 800e32e:	bf00      	nop
 800e330:	3720      	adds	r7, #32
 800e332:	46bd      	mov	sp, r7
 800e334:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e338:	b003      	add	sp, #12
 800e33a:	4770      	bx	lr
 800e33c:	20000bc8 	.word	0x20000bc8
 800e340:	20000bc4 	.word	0x20000bc4
 800e344:	200007c4 	.word	0x200007c4
 800e348:	10410411 	.word	0x10410411

0800e34c <lwl_enable>:
 * @brief Enable/disable lightweight logs.
 *
 * @param[in] on Enable/disable.
 */
void lwl_enable(bool on)
{
 800e34c:	b480      	push	{r7}
 800e34e:	b083      	sub	sp, #12
 800e350:	af00      	add	r7, sp, #0
 800e352:	4603      	mov	r3, r0
 800e354:	71fb      	strb	r3, [r7, #7]
    _lwl_active = on;
 800e356:	4a04      	ldr	r2, [pc, #16]	@ (800e368 <lwl_enable+0x1c>)
 800e358:	79fb      	ldrb	r3, [r7, #7]
 800e35a:	7013      	strb	r3, [r2, #0]
}
 800e35c:	bf00      	nop
 800e35e:	370c      	adds	r7, #12
 800e360:	46bd      	mov	sp, r7
 800e362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e366:	4770      	bx	lr
 800e368:	20000bc4 	.word	0x20000bc4

0800e36c <lwl_get_buffer>:
 * @param[out] len Number of data bytes.
 *
 * @return Address of buffer.
 */
uint8_t* lwl_get_buffer(uint32_t* len)
{
 800e36c:	b580      	push	{r7, lr}
 800e36e:	b082      	sub	sp, #8
 800e370:	af00      	add	r7, sp, #0
 800e372:	6078      	str	r0, [r7, #4]
    prepare_data_for_output();
 800e374:	f000 f80c 	bl	800e390 <prepare_data_for_output>
    *len = sizeof(lwl_data);
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800e37e:	601a      	str	r2, [r3, #0]
    return (uint8_t*)&lwl_data;
 800e380:	4b02      	ldr	r3, [pc, #8]	@ (800e38c <lwl_get_buffer+0x20>)
}
 800e382:	4618      	mov	r0, r3
 800e384:	3708      	adds	r7, #8
 800e386:	46bd      	mov	sp, r7
 800e388:	bd80      	pop	{r7, pc}
 800e38a:	bf00      	nop
 800e38c:	200007c4 	.word	0x200007c4

0800e390 <prepare_data_for_output>:

/*
 * @brief Prepare data to be output.
 */
static void prepare_data_for_output(void)
{
 800e390:	b480      	push	{r7}
 800e392:	af00      	add	r7, sp, #0
    lwl_data.magic = MOD_MAGIC_LWL;
 800e394:	4b07      	ldr	r3, [pc, #28]	@ (800e3b4 <prepare_data_for_output+0x24>)
 800e396:	4a08      	ldr	r2, [pc, #32]	@ (800e3b8 <prepare_data_for_output+0x28>)
 800e398:	601a      	str	r2, [r3, #0]
    lwl_data.num_section_bytes = sizeof(lwl_data);
 800e39a:	4b06      	ldr	r3, [pc, #24]	@ (800e3b4 <prepare_data_for_output+0x24>)
 800e39c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800e3a0:	605a      	str	r2, [r3, #4]
    lwl_data.buf_size = LWL_BUF_SIZE;
 800e3a2:	4b04      	ldr	r3, [pc, #16]	@ (800e3b4 <prepare_data_for_output+0x24>)
 800e3a4:	f44f 727c 	mov.w	r2, #1008	@ 0x3f0
 800e3a8:	609a      	str	r2, [r3, #8]
}
 800e3aa:	bf00      	nop
 800e3ac:	46bd      	mov	sp, r7
 800e3ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3b2:	4770      	bx	lr
 800e3b4:	200007c4 	.word	0x200007c4
 800e3b8:	f00d0001 	.word	0xf00d0001

0800e3bc <cmd_lwl_status>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: lwl status
 */
static int32_t cmd_lwl_status(int32_t argc, const char** argv)
{
 800e3bc:	b580      	push	{r7, lr}
 800e3be:	b082      	sub	sp, #8
 800e3c0:	af00      	add	r7, sp, #0
 800e3c2:	6078      	str	r0, [r7, #4]
 800e3c4:	6039      	str	r1, [r7, #0]
    printc("on=%d put_idx=%lu\n", _lwl_active, lwl_data.put_idx);
 800e3c6:	4b07      	ldr	r3, [pc, #28]	@ (800e3e4 <cmd_lwl_status+0x28>)
 800e3c8:	781b      	ldrb	r3, [r3, #0]
 800e3ca:	4619      	mov	r1, r3
 800e3cc:	4b06      	ldr	r3, [pc, #24]	@ (800e3e8 <cmd_lwl_status+0x2c>)
 800e3ce:	68db      	ldr	r3, [r3, #12]
 800e3d0:	461a      	mov	r2, r3
 800e3d2:	4806      	ldr	r0, [pc, #24]	@ (800e3ec <cmd_lwl_status+0x30>)
 800e3d4:	f7fd f80c 	bl	800b3f0 <printc>
    return 0;
 800e3d8:	2300      	movs	r3, #0
}
 800e3da:	4618      	mov	r0, r3
 800e3dc:	3708      	adds	r7, #8
 800e3de:	46bd      	mov	sp, r7
 800e3e0:	bd80      	pop	{r7, pc}
 800e3e2:	bf00      	nop
 800e3e4:	20000bc4 	.word	0x20000bc4
 800e3e8:	200007c4 	.word	0x200007c4
 800e3ec:	08013eb4 	.word	0x08013eb4

0800e3f0 <cmd_lwl_test>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: lwl test
 */
static int32_t cmd_lwl_test(int32_t argc, const char** argv)
{
 800e3f0:	b580      	push	{r7, lr}
 800e3f2:	b088      	sub	sp, #32
 800e3f4:	af06      	add	r7, sp, #24
 800e3f6:	6078      	str	r0, [r7, #4]
 800e3f8:	6039      	str	r1, [r7, #0]
    LWL("test 1", 0);
 800e3fa:	4b1e      	ldr	r3, [pc, #120]	@ (800e474 <cmd_lwl_test+0x84>)
 800e3fc:	781b      	ldrb	r3, [r3, #0]
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d003      	beq.n	800e40a <cmd_lwl_test+0x1a>
 800e402:	2100      	movs	r1, #0
 800e404:	2001      	movs	r0, #1
 800e406:	f7ff ff27 	bl	800e258 <lwl_rec>
    LWL("test 2 %d", 1, LWL_1(10));
 800e40a:	4b1a      	ldr	r3, [pc, #104]	@ (800e474 <cmd_lwl_test+0x84>)
 800e40c:	781b      	ldrb	r3, [r3, #0]
 800e40e:	2b00      	cmp	r3, #0
 800e410:	d004      	beq.n	800e41c <cmd_lwl_test+0x2c>
 800e412:	220a      	movs	r2, #10
 800e414:	2101      	movs	r1, #1
 800e416:	2002      	movs	r0, #2
 800e418:	f7ff ff1e 	bl	800e258 <lwl_rec>
    LWL("test 3 %d %d", 3, LWL_1(10), LWL_2(1000));
 800e41c:	4b15      	ldr	r3, [pc, #84]	@ (800e474 <cmd_lwl_test+0x84>)
 800e41e:	781b      	ldrb	r3, [r3, #0]
 800e420:	2b00      	cmp	r3, #0
 800e422:	d008      	beq.n	800e436 <cmd_lwl_test+0x46>
 800e424:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800e428:	9300      	str	r3, [sp, #0]
 800e42a:	2303      	movs	r3, #3
 800e42c:	220a      	movs	r2, #10
 800e42e:	2103      	movs	r1, #3
 800e430:	2003      	movs	r0, #3
 800e432:	f7ff ff11 	bl	800e258 <lwl_rec>
    LWL("test 4 %d %d %d", 7, LWL_1(10), LWL_2(1000), LWL_4(100000));
 800e436:	4b0f      	ldr	r3, [pc, #60]	@ (800e474 <cmd_lwl_test+0x84>)
 800e438:	781b      	ldrb	r3, [r3, #0]
 800e43a:	2b00      	cmp	r3, #0
 800e43c:	d011      	beq.n	800e462 <cmd_lwl_test+0x72>
 800e43e:	4b0e      	ldr	r3, [pc, #56]	@ (800e478 <cmd_lwl_test+0x88>)
 800e440:	9304      	str	r3, [sp, #16]
 800e442:	f44f 73c3 	mov.w	r3, #390	@ 0x186
 800e446:	9303      	str	r3, [sp, #12]
 800e448:	2301      	movs	r3, #1
 800e44a:	9302      	str	r3, [sp, #8]
 800e44c:	2300      	movs	r3, #0
 800e44e:	9301      	str	r3, [sp, #4]
 800e450:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800e454:	9300      	str	r3, [sp, #0]
 800e456:	2303      	movs	r3, #3
 800e458:	220a      	movs	r2, #10
 800e45a:	2107      	movs	r1, #7
 800e45c:	2004      	movs	r0, #4
 800e45e:	f7ff fefb 	bl	800e258 <lwl_rec>

    lwl_enable(false);
 800e462:	2000      	movs	r0, #0
 800e464:	f7ff ff72 	bl	800e34c <lwl_enable>
    return 0;
 800e468:	2300      	movs	r3, #0
}
 800e46a:	4618      	mov	r0, r3
 800e46c:	3708      	adds	r7, #8
 800e46e:	46bd      	mov	sp, r7
 800e470:	bd80      	pop	{r7, pc}
 800e472:	bf00      	nop
 800e474:	20000bc4 	.word	0x20000bc4
 800e478:	000186a0 	.word	0x000186a0

0800e47c <cmd_lwl_enable>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: lwl on {0|1}
 */
static int32_t cmd_lwl_enable(int32_t argc, const char** argv)
{
 800e47c:	b580      	push	{r7, lr}
 800e47e:	b084      	sub	sp, #16
 800e480:	af00      	add	r7, sp, #0
 800e482:	6078      	str	r0, [r7, #4]
 800e484:	6039      	str	r1, [r7, #0]
    struct cmd_arg_val arg_vals[1];

    if (argc != 3)
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	2b03      	cmp	r3, #3
 800e48a:	d005      	beq.n	800e498 <cmd_lwl_enable+0x1c>
    {
        printc("Invalid arguments\n");
 800e48c:	4811      	ldr	r0, [pc, #68]	@ (800e4d4 <cmd_lwl_enable+0x58>)
 800e48e:	f7fc ffaf 	bl	800b3f0 <printc>
        return MOD_ERR_ARG;
 800e492:	f04f 33ff 	mov.w	r3, #4294967295
 800e496:	e019      	b.n	800e4cc <cmd_lwl_enable+0x50>
    }
        
    if (cmd_parse_args(argc-2, argv+2, "u", arg_vals) != 1)
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	1e98      	subs	r0, r3, #2
 800e49c:	683b      	ldr	r3, [r7, #0]
 800e49e:	f103 0108 	add.w	r1, r3, #8
 800e4a2:	f107 0308 	add.w	r3, r7, #8
 800e4a6:	4a0c      	ldr	r2, [pc, #48]	@ (800e4d8 <cmd_lwl_enable+0x5c>)
 800e4a8:	f7fc fc92 	bl	800add0 <cmd_parse_args>
 800e4ac:	4603      	mov	r3, r0
 800e4ae:	2b01      	cmp	r3, #1
 800e4b0:	d002      	beq.n	800e4b8 <cmd_lwl_enable+0x3c>
            return MOD_ERR_BAD_CMD;
 800e4b2:	f06f 0303 	mvn.w	r3, #3
 800e4b6:	e009      	b.n	800e4cc <cmd_lwl_enable+0x50>

    lwl_enable(arg_vals[0].val.u != 0);
 800e4b8:	68fb      	ldr	r3, [r7, #12]
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	bf14      	ite	ne
 800e4be:	2301      	movne	r3, #1
 800e4c0:	2300      	moveq	r3, #0
 800e4c2:	b2db      	uxtb	r3, r3
 800e4c4:	4618      	mov	r0, r3
 800e4c6:	f7ff ff41 	bl	800e34c <lwl_enable>

    return 0;
 800e4ca:	2300      	movs	r3, #0
}
 800e4cc:	4618      	mov	r0, r3
 800e4ce:	3710      	adds	r7, #16
 800e4d0:	46bd      	mov	sp, r7
 800e4d2:	bd80      	pop	{r7, pc}
 800e4d4:	08013ec8 	.word	0x08013ec8
 800e4d8:	08013edc 	.word	0x08013edc

0800e4dc <cmd_lwl_dump>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: lwl dump
 */
static int32_t cmd_lwl_dump(int32_t argc, const char** argv)
{
 800e4dc:	b580      	push	{r7, lr}
 800e4de:	b082      	sub	sp, #8
 800e4e0:	af00      	add	r7, sp, #0
 800e4e2:	6078      	str	r0, [r7, #4]
 800e4e4:	6039      	str	r1, [r7, #0]
    prepare_data_for_output();
 800e4e6:	f7ff ff53 	bl	800e390 <prepare_data_for_output>
    console_data_print((uint8_t*)&lwl_data, sizeof(lwl_data));
 800e4ea:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800e4ee:	4804      	ldr	r0, [pc, #16]	@ (800e500 <cmd_lwl_dump+0x24>)
 800e4f0:	f7fc ff54 	bl	800b39c <console_data_print>
    return 0;
 800e4f4:	2300      	movs	r3, #0
}
 800e4f6:	4618      	mov	r0, r3
 800e4f8:	3708      	adds	r7, #8
 800e4fa:	46bd      	mov	sp, r7
 800e4fc:	bd80      	pop	{r7, pc}
 800e4fe:	bf00      	nop
 800e500:	200007c4 	.word	0x200007c4

0800e504 <mem_start>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * This function starts the mem singleton module, to enter normal operation.
 */
int32_t mem_start(void)
{
 800e504:	b580      	push	{r7, lr}
 800e506:	b082      	sub	sp, #8
 800e508:	af00      	add	r7, sp, #0
    int32_t result;

    log_debug("In mem_start()\n");
 800e50a:	4b12      	ldr	r3, [pc, #72]	@ (800e554 <mem_start+0x50>)
 800e50c:	781b      	ldrb	r3, [r3, #0]
 800e50e:	2b00      	cmp	r3, #0
 800e510:	d006      	beq.n	800e520 <mem_start+0x1c>
 800e512:	4b11      	ldr	r3, [pc, #68]	@ (800e558 <mem_start+0x54>)
 800e514:	681b      	ldr	r3, [r3, #0]
 800e516:	2b03      	cmp	r3, #3
 800e518:	dd02      	ble.n	800e520 <mem_start+0x1c>
 800e51a:	4810      	ldr	r0, [pc, #64]	@ (800e55c <mem_start+0x58>)
 800e51c:	f7ff fe4a 	bl	800e1b4 <log_printf>
    result = cmd_register(&cmd_info);
 800e520:	480f      	ldr	r0, [pc, #60]	@ (800e560 <mem_start+0x5c>)
 800e522:	f7fc f93b 	bl	800a79c <cmd_register>
 800e526:	6078      	str	r0, [r7, #4]
    if (result < 0) {
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	da0d      	bge.n	800e54a <mem_start+0x46>
        log_error("mem_start: cmd error %d\n", result);
 800e52e:	4b09      	ldr	r3, [pc, #36]	@ (800e554 <mem_start+0x50>)
 800e530:	781b      	ldrb	r3, [r3, #0]
 800e532:	2b00      	cmp	r3, #0
 800e534:	d007      	beq.n	800e546 <mem_start+0x42>
 800e536:	4b08      	ldr	r3, [pc, #32]	@ (800e558 <mem_start+0x54>)
 800e538:	681b      	ldr	r3, [r3, #0]
 800e53a:	2b00      	cmp	r3, #0
 800e53c:	dd03      	ble.n	800e546 <mem_start+0x42>
 800e53e:	6879      	ldr	r1, [r7, #4]
 800e540:	4808      	ldr	r0, [pc, #32]	@ (800e564 <mem_start+0x60>)
 800e542:	f7ff fe37 	bl	800e1b4 <log_printf>
        return result;
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	e000      	b.n	800e54c <mem_start+0x48>
    }
    return 0;
 800e54a:	2300      	movs	r3, #0
}
 800e54c:	4618      	mov	r0, r3
 800e54e:	3708      	adds	r7, #8
 800e550:	46bd      	mov	sp, r7
 800e552:	bd80      	pop	{r7, pc}
 800e554:	200003ec 	.word	0x200003ec
 800e558:	20000458 	.word	0x20000458
 800e55c:	08013f60 	.word	0x08013f60
 800e560:	2000045c 	.word	0x2000045c
 800e564:	08013f78 	.word	0x08013f78

0800e568 <mem_run>:

int32_t mem_run(void)
{
 800e568:	b580      	push	{r7, lr}
 800e56a:	b082      	sub	sp, #8
 800e56c:	af00      	add	r7, sp, #0
    if (read_cmd_count > 0 && console_tx_idle() == 1) {
 800e56e:	4b2f      	ldr	r3, [pc, #188]	@ (800e62c <mem_run+0xc4>)
 800e570:	881b      	ldrh	r3, [r3, #0]
 800e572:	2b00      	cmp	r3, #0
 800e574:	d055      	beq.n	800e622 <mem_run+0xba>
 800e576:	f7fc ffeb 	bl	800b550 <console_tx_idle>
 800e57a:	4603      	mov	r3, r0
 800e57c:	2b01      	cmp	r3, #1
 800e57e:	d150      	bne.n	800e622 <mem_run+0xba>
        int32_t line_item_ctr = 0;
 800e580:	2300      	movs	r3, #0
 800e582:	607b      	str	r3, [r7, #4]

        // We always print exactly one line.
        printc("%08x:", (unsigned)read_cmd_data_ptr);
 800e584:	4b2a      	ldr	r3, [pc, #168]	@ (800e630 <mem_run+0xc8>)
 800e586:	681b      	ldr	r3, [r3, #0]
 800e588:	4619      	mov	r1, r3
 800e58a:	482a      	ldr	r0, [pc, #168]	@ (800e634 <mem_run+0xcc>)
 800e58c:	f7fc ff30 	bl	800b3f0 <printc>

        while (read_cmd_count > 0) {
 800e590:	e038      	b.n	800e604 <mem_run+0x9c>
            read_cmd_count--;
 800e592:	4b26      	ldr	r3, [pc, #152]	@ (800e62c <mem_run+0xc4>)
 800e594:	881b      	ldrh	r3, [r3, #0]
 800e596:	3b01      	subs	r3, #1
 800e598:	b29a      	uxth	r2, r3
 800e59a:	4b24      	ldr	r3, [pc, #144]	@ (800e62c <mem_run+0xc4>)
 800e59c:	801a      	strh	r2, [r3, #0]
            switch (read_cmd_unit_size) {
 800e59e:	4b26      	ldr	r3, [pc, #152]	@ (800e638 <mem_run+0xd0>)
 800e5a0:	881b      	ldrh	r3, [r3, #0]
 800e5a2:	2b04      	cmp	r3, #4
 800e5a4:	d016      	beq.n	800e5d4 <mem_run+0x6c>
 800e5a6:	2b04      	cmp	r3, #4
 800e5a8:	dc1c      	bgt.n	800e5e4 <mem_run+0x7c>
 800e5aa:	2b01      	cmp	r3, #1
 800e5ac:	d002      	beq.n	800e5b4 <mem_run+0x4c>
 800e5ae:	2b02      	cmp	r3, #2
 800e5b0:	d008      	beq.n	800e5c4 <mem_run+0x5c>
 800e5b2:	e017      	b.n	800e5e4 <mem_run+0x7c>
                case 1:
                    printc(" %02x", *((uint8_t*)read_cmd_data_ptr));
 800e5b4:	4b1e      	ldr	r3, [pc, #120]	@ (800e630 <mem_run+0xc8>)
 800e5b6:	681b      	ldr	r3, [r3, #0]
 800e5b8:	781b      	ldrb	r3, [r3, #0]
 800e5ba:	4619      	mov	r1, r3
 800e5bc:	481f      	ldr	r0, [pc, #124]	@ (800e63c <mem_run+0xd4>)
 800e5be:	f7fc ff17 	bl	800b3f0 <printc>
                    break;
 800e5c2:	e00f      	b.n	800e5e4 <mem_run+0x7c>
                case 2:
                    printc(" %04x", *((uint16_t*)read_cmd_data_ptr));
 800e5c4:	4b1a      	ldr	r3, [pc, #104]	@ (800e630 <mem_run+0xc8>)
 800e5c6:	681b      	ldr	r3, [r3, #0]
 800e5c8:	881b      	ldrh	r3, [r3, #0]
 800e5ca:	4619      	mov	r1, r3
 800e5cc:	481c      	ldr	r0, [pc, #112]	@ (800e640 <mem_run+0xd8>)
 800e5ce:	f7fc ff0f 	bl	800b3f0 <printc>
                    break;
 800e5d2:	e007      	b.n	800e5e4 <mem_run+0x7c>
                case 4:
                    printc(" %08lx", *((uint32_t*)read_cmd_data_ptr));
 800e5d4:	4b16      	ldr	r3, [pc, #88]	@ (800e630 <mem_run+0xc8>)
 800e5d6:	681b      	ldr	r3, [r3, #0]
 800e5d8:	681b      	ldr	r3, [r3, #0]
 800e5da:	4619      	mov	r1, r3
 800e5dc:	4819      	ldr	r0, [pc, #100]	@ (800e644 <mem_run+0xdc>)
 800e5de:	f7fc ff07 	bl	800b3f0 <printc>
                    break;
 800e5e2:	bf00      	nop
            }
            read_cmd_data_ptr += read_cmd_unit_size;
 800e5e4:	4b12      	ldr	r3, [pc, #72]	@ (800e630 <mem_run+0xc8>)
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	4a13      	ldr	r2, [pc, #76]	@ (800e638 <mem_run+0xd0>)
 800e5ea:	8812      	ldrh	r2, [r2, #0]
 800e5ec:	4413      	add	r3, r2
 800e5ee:	4a10      	ldr	r2, [pc, #64]	@ (800e630 <mem_run+0xc8>)
 800e5f0:	6013      	str	r3, [r2, #0]
            if (++line_item_ctr == read_cmd_items_per_line)
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	3301      	adds	r3, #1
 800e5f6:	607b      	str	r3, [r7, #4]
 800e5f8:	4b13      	ldr	r3, [pc, #76]	@ (800e648 <mem_run+0xe0>)
 800e5fa:	881b      	ldrh	r3, [r3, #0]
 800e5fc:	461a      	mov	r2, r3
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	4293      	cmp	r3, r2
 800e602:	d004      	beq.n	800e60e <mem_run+0xa6>
        while (read_cmd_count > 0) {
 800e604:	4b09      	ldr	r3, [pc, #36]	@ (800e62c <mem_run+0xc4>)
 800e606:	881b      	ldrh	r3, [r3, #0]
 800e608:	2b00      	cmp	r3, #0
 800e60a:	d1c2      	bne.n	800e592 <mem_run+0x2a>
 800e60c:	e000      	b.n	800e610 <mem_run+0xa8>
                break;
 800e60e:	bf00      	nop
        }
        printc("\n");
 800e610:	480e      	ldr	r0, [pc, #56]	@ (800e64c <mem_run+0xe4>)
 800e612:	f7fc feed 	bl	800b3f0 <printc>
        if (read_cmd_count == 0)
 800e616:	4b05      	ldr	r3, [pc, #20]	@ (800e62c <mem_run+0xc4>)
 800e618:	881b      	ldrh	r3, [r3, #0]
 800e61a:	2b00      	cmp	r3, #0
 800e61c:	d101      	bne.n	800e622 <mem_run+0xba>
            console_emit_prompt();
 800e61e:	f7fc fedb 	bl	800b3d8 <console_emit_prompt>
    }
    return 0;
 800e622:	2300      	movs	r3, #0
}
 800e624:	4618      	mov	r0, r3
 800e626:	3708      	adds	r7, #8
 800e628:	46bd      	mov	sp, r7
 800e62a:	bd80      	pop	{r7, pc}
 800e62c:	20000bce 	.word	0x20000bce
 800e630:	20000bd4 	.word	0x20000bd4
 800e634:	08013f98 	.word	0x08013f98
 800e638:	20000bcc 	.word	0x20000bcc
 800e63c:	08013fa0 	.word	0x08013fa0
 800e640:	08013fa8 	.word	0x08013fa8
 800e644:	08013fb0 	.word	0x08013fb0
 800e648:	20000bd0 	.word	0x20000bd0
 800e64c:	08013fb8 	.word	0x08013fb8

0800e650 <cmd_mem_read>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: mem r addr [count [data-unit-size]]
 */
static int32_t cmd_mem_read(int32_t argc, const char** argv)
{
 800e650:	b580      	push	{r7, lr}
 800e652:	b08a      	sub	sp, #40	@ 0x28
 800e654:	af00      	add	r7, sp, #0
 800e656:	6078      	str	r0, [r7, #4]
 800e658:	6039      	str	r1, [r7, #0]
    int32_t num_args;
    struct cmd_arg_val arg_vals[3];

    if (read_cmd_count != 0)
 800e65a:	4b2e      	ldr	r3, [pc, #184]	@ (800e714 <cmd_mem_read+0xc4>)
 800e65c:	881b      	ldrh	r3, [r3, #0]
 800e65e:	2b00      	cmp	r3, #0
 800e660:	d002      	beq.n	800e668 <cmd_mem_read+0x18>
        return MOD_ERR_BUSY;
 800e662:	f06f 030d 	mvn.w	r3, #13
 800e666:	e050      	b.n	800e70a <cmd_mem_read+0xba>

    read_cmd_count = 1;
 800e668:	4b2a      	ldr	r3, [pc, #168]	@ (800e714 <cmd_mem_read+0xc4>)
 800e66a:	2201      	movs	r2, #1
 800e66c:	801a      	strh	r2, [r3, #0]
    read_cmd_unit_size = 4;
 800e66e:	4b2a      	ldr	r3, [pc, #168]	@ (800e718 <cmd_mem_read+0xc8>)
 800e670:	2204      	movs	r2, #4
 800e672:	801a      	strh	r2, [r3, #0]
    
    num_args = cmd_parse_args(argc-2, argv+2, "p[u[u]]", arg_vals);
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	1e98      	subs	r0, r3, #2
 800e678:	683b      	ldr	r3, [r7, #0]
 800e67a:	f103 0108 	add.w	r1, r3, #8
 800e67e:	f107 030c 	add.w	r3, r7, #12
 800e682:	4a26      	ldr	r2, [pc, #152]	@ (800e71c <cmd_mem_read+0xcc>)
 800e684:	f7fc fba4 	bl	800add0 <cmd_parse_args>
 800e688:	6278      	str	r0, [r7, #36]	@ 0x24
    if (num_args >= 2) {
 800e68a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e68c:	2b01      	cmp	r3, #1
 800e68e:	dd03      	ble.n	800e698 <cmd_mem_read+0x48>
        read_cmd_count = arg_vals[1].val.u;
 800e690:	69bb      	ldr	r3, [r7, #24]
 800e692:	b29a      	uxth	r2, r3
 800e694:	4b1f      	ldr	r3, [pc, #124]	@ (800e714 <cmd_mem_read+0xc4>)
 800e696:	801a      	strh	r2, [r3, #0]
    }
    if (num_args >= 3) {
 800e698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e69a:	2b02      	cmp	r3, #2
 800e69c:	dd03      	ble.n	800e6a6 <cmd_mem_read+0x56>
        read_cmd_unit_size = arg_vals[2].val.u;
 800e69e:	6a3b      	ldr	r3, [r7, #32]
 800e6a0:	b29a      	uxth	r2, r3
 800e6a2:	4b1d      	ldr	r3, [pc, #116]	@ (800e718 <cmd_mem_read+0xc8>)
 800e6a4:	801a      	strh	r2, [r3, #0]
    }
    if (num_args < 1 || num_args > 3) {
 800e6a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	dd02      	ble.n	800e6b2 <cmd_mem_read+0x62>
 800e6ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6ae:	2b03      	cmp	r3, #3
 800e6b0:	dd04      	ble.n	800e6bc <cmd_mem_read+0x6c>
        read_cmd_count = 0;
 800e6b2:	4b18      	ldr	r3, [pc, #96]	@ (800e714 <cmd_mem_read+0xc4>)
 800e6b4:	2200      	movs	r2, #0
 800e6b6:	801a      	strh	r2, [r3, #0]
        return num_args;
 800e6b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6ba:	e026      	b.n	800e70a <cmd_mem_read+0xba>
    }

    switch (read_cmd_unit_size) {
 800e6bc:	4b16      	ldr	r3, [pc, #88]	@ (800e718 <cmd_mem_read+0xc8>)
 800e6be:	881b      	ldrh	r3, [r3, #0]
 800e6c0:	2b04      	cmp	r3, #4
 800e6c2:	d00e      	beq.n	800e6e2 <cmd_mem_read+0x92>
 800e6c4:	2b04      	cmp	r3, #4
 800e6c6:	dc10      	bgt.n	800e6ea <cmd_mem_read+0x9a>
 800e6c8:	2b01      	cmp	r3, #1
 800e6ca:	d002      	beq.n	800e6d2 <cmd_mem_read+0x82>
 800e6cc:	2b02      	cmp	r3, #2
 800e6ce:	d004      	beq.n	800e6da <cmd_mem_read+0x8a>
 800e6d0:	e00b      	b.n	800e6ea <cmd_mem_read+0x9a>
        case 1:
            read_cmd_items_per_line = 16;
 800e6d2:	4b13      	ldr	r3, [pc, #76]	@ (800e720 <cmd_mem_read+0xd0>)
 800e6d4:	2210      	movs	r2, #16
 800e6d6:	801a      	strh	r2, [r3, #0]
            break;
 800e6d8:	e013      	b.n	800e702 <cmd_mem_read+0xb2>
        case 2:
            read_cmd_items_per_line = 8;
 800e6da:	4b11      	ldr	r3, [pc, #68]	@ (800e720 <cmd_mem_read+0xd0>)
 800e6dc:	2208      	movs	r2, #8
 800e6de:	801a      	strh	r2, [r3, #0]
            break;
 800e6e0:	e00f      	b.n	800e702 <cmd_mem_read+0xb2>
        case 4:
            read_cmd_items_per_line = 4;
 800e6e2:	4b0f      	ldr	r3, [pc, #60]	@ (800e720 <cmd_mem_read+0xd0>)
 800e6e4:	2204      	movs	r2, #4
 800e6e6:	801a      	strh	r2, [r3, #0]
            break;
 800e6e8:	e00b      	b.n	800e702 <cmd_mem_read+0xb2>
        default:
            printc("Invalid data unit size %u\n", read_cmd_unit_size);
 800e6ea:	4b0b      	ldr	r3, [pc, #44]	@ (800e718 <cmd_mem_read+0xc8>)
 800e6ec:	881b      	ldrh	r3, [r3, #0]
 800e6ee:	4619      	mov	r1, r3
 800e6f0:	480c      	ldr	r0, [pc, #48]	@ (800e724 <cmd_mem_read+0xd4>)
 800e6f2:	f7fc fe7d 	bl	800b3f0 <printc>
            read_cmd_count = 0;
 800e6f6:	4b07      	ldr	r3, [pc, #28]	@ (800e714 <cmd_mem_read+0xc4>)
 800e6f8:	2200      	movs	r2, #0
 800e6fa:	801a      	strh	r2, [r3, #0]
            return MOD_ERR_ARG;
 800e6fc:	f04f 33ff 	mov.w	r3, #4294967295
 800e700:	e003      	b.n	800e70a <cmd_mem_read+0xba>
    }
    read_cmd_data_ptr = arg_vals[0].val.p8;
 800e702:	693b      	ldr	r3, [r7, #16]
 800e704:	4a08      	ldr	r2, [pc, #32]	@ (800e728 <cmd_mem_read+0xd8>)
 800e706:	6013      	str	r3, [r2, #0]
    return 0;
 800e708:	2300      	movs	r3, #0
}
 800e70a:	4618      	mov	r0, r3
 800e70c:	3728      	adds	r7, #40	@ 0x28
 800e70e:	46bd      	mov	sp, r7
 800e710:	bd80      	pop	{r7, pc}
 800e712:	bf00      	nop
 800e714:	20000bce 	.word	0x20000bce
 800e718:	20000bcc 	.word	0x20000bcc
 800e71c:	08013fbc 	.word	0x08013fbc
 800e720:	20000bd0 	.word	0x20000bd0
 800e724:	08013fc4 	.word	0x08013fc4
 800e728:	20000bd4 	.word	0x20000bd4

0800e72c <cmd_mem_write>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: mem w addr <data-unit-size> value ...
 */
static int32_t cmd_mem_write(int32_t argc, const char** argv)
{
 800e72c:	b580      	push	{r7, lr}
 800e72e:	b092      	sub	sp, #72	@ 0x48
 800e730:	af00      	add	r7, sp, #0
 800e732:	6078      	str	r0, [r7, #4]
 800e734:	6039      	str	r1, [r7, #0]
    int32_t num_args;
    struct cmd_arg_val arg_vals[6];
    uint32_t unit_size;
    int32_t val_arg_idx;

    num_args = cmd_parse_args(argc-2, argv+2, "puu[u[u[u]]]", arg_vals);
 800e736:	687b      	ldr	r3, [r7, #4]
 800e738:	1e98      	subs	r0, r3, #2
 800e73a:	683b      	ldr	r3, [r7, #0]
 800e73c:	f103 0108 	add.w	r1, r3, #8
 800e740:	f107 030c 	add.w	r3, r7, #12
 800e744:	4a2c      	ldr	r2, [pc, #176]	@ (800e7f8 <cmd_mem_write+0xcc>)
 800e746:	f7fc fb43 	bl	800add0 <cmd_parse_args>
 800e74a:	6438      	str	r0, [r7, #64]	@ 0x40
    if (num_args < 3)
 800e74c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e74e:	2b02      	cmp	r3, #2
 800e750:	dc01      	bgt.n	800e756 <cmd_mem_write+0x2a>
        return num_args;
 800e752:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e754:	e04c      	b.n	800e7f0 <cmd_mem_write+0xc4>
    unit_size = arg_vals[1].val.u;
 800e756:	69bb      	ldr	r3, [r7, #24]
 800e758:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (unit_size != 1 && unit_size != 2 && unit_size != 4) {
 800e75a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e75c:	2b01      	cmp	r3, #1
 800e75e:	d00c      	beq.n	800e77a <cmd_mem_write+0x4e>
 800e760:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e762:	2b02      	cmp	r3, #2
 800e764:	d009      	beq.n	800e77a <cmd_mem_write+0x4e>
 800e766:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e768:	2b04      	cmp	r3, #4
 800e76a:	d006      	beq.n	800e77a <cmd_mem_write+0x4e>
        printc("Invalid data unit_size %lu\n", unit_size);
 800e76c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e76e:	4823      	ldr	r0, [pc, #140]	@ (800e7fc <cmd_mem_write+0xd0>)
 800e770:	f7fc fe3e 	bl	800b3f0 <printc>
        return MOD_ERR_ARG;
 800e774:	f04f 33ff 	mov.w	r3, #4294967295
 800e778:	e03a      	b.n	800e7f0 <cmd_mem_write+0xc4>
    }
    val_arg_idx = 2;
 800e77a:	2302      	movs	r3, #2
 800e77c:	647b      	str	r3, [r7, #68]	@ 0x44
    while (val_arg_idx < num_args) {
 800e77e:	e032      	b.n	800e7e6 <cmd_mem_write+0xba>
        switch (unit_size) {
 800e780:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e782:	2b04      	cmp	r3, #4
 800e784:	d021      	beq.n	800e7ca <cmd_mem_write+0x9e>
 800e786:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e788:	2b04      	cmp	r3, #4
 800e78a:	d829      	bhi.n	800e7e0 <cmd_mem_write+0xb4>
 800e78c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e78e:	2b01      	cmp	r3, #1
 800e790:	d003      	beq.n	800e79a <cmd_mem_write+0x6e>
 800e792:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e794:	2b02      	cmp	r3, #2
 800e796:	d00c      	beq.n	800e7b2 <cmd_mem_write+0x86>
 800e798:	e022      	b.n	800e7e0 <cmd_mem_write+0xb4>
            case 1:
                *arg_vals[0].val.p8++ = (uint8_t)arg_vals[val_arg_idx].val.u;
 800e79a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e79c:	00db      	lsls	r3, r3, #3
 800e79e:	3348      	adds	r3, #72	@ 0x48
 800e7a0:	443b      	add	r3, r7
 800e7a2:	f853 1c38 	ldr.w	r1, [r3, #-56]
 800e7a6:	693b      	ldr	r3, [r7, #16]
 800e7a8:	1c5a      	adds	r2, r3, #1
 800e7aa:	613a      	str	r2, [r7, #16]
 800e7ac:	b2ca      	uxtb	r2, r1
 800e7ae:	701a      	strb	r2, [r3, #0]
                break;
 800e7b0:	e016      	b.n	800e7e0 <cmd_mem_write+0xb4>
            case 2:
                *arg_vals[0].val.p16++ = (uint16_t)arg_vals[val_arg_idx].val.u;
 800e7b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e7b4:	00db      	lsls	r3, r3, #3
 800e7b6:	3348      	adds	r3, #72	@ 0x48
 800e7b8:	443b      	add	r3, r7
 800e7ba:	f853 1c38 	ldr.w	r1, [r3, #-56]
 800e7be:	693b      	ldr	r3, [r7, #16]
 800e7c0:	1c9a      	adds	r2, r3, #2
 800e7c2:	613a      	str	r2, [r7, #16]
 800e7c4:	b28a      	uxth	r2, r1
 800e7c6:	801a      	strh	r2, [r3, #0]
                break;
 800e7c8:	e00a      	b.n	800e7e0 <cmd_mem_write+0xb4>
            case 4:
                *arg_vals[0].val.p32++ = (uint32_t)arg_vals[val_arg_idx].val.u;
 800e7ca:	693a      	ldr	r2, [r7, #16]
 800e7cc:	1d13      	adds	r3, r2, #4
 800e7ce:	613b      	str	r3, [r7, #16]
 800e7d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e7d2:	00db      	lsls	r3, r3, #3
 800e7d4:	3348      	adds	r3, #72	@ 0x48
 800e7d6:	443b      	add	r3, r7
 800e7d8:	f853 3c38 	ldr.w	r3, [r3, #-56]
 800e7dc:	6013      	str	r3, [r2, #0]
                break;
 800e7de:	bf00      	nop
        }
        val_arg_idx++;
 800e7e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e7e2:	3301      	adds	r3, #1
 800e7e4:	647b      	str	r3, [r7, #68]	@ 0x44
    while (val_arg_idx < num_args) {
 800e7e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e7e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e7ea:	429a      	cmp	r2, r3
 800e7ec:	dbc8      	blt.n	800e780 <cmd_mem_write+0x54>
    }
    return 0;
 800e7ee:	2300      	movs	r3, #0
}
 800e7f0:	4618      	mov	r0, r3
 800e7f2:	3748      	adds	r7, #72	@ 0x48
 800e7f4:	46bd      	mov	sp, r7
 800e7f6:	bd80      	pop	{r7, pc}
 800e7f8:	08013fe0 	.word	0x08013fe0
 800e7fc:	08013ff0 	.word	0x08013ff0

0800e800 <stat_dur_init>:
 * @brief Initializize time duration statistic.
 *
 * @param[in] stat Time duration statistic.
 */
void stat_dur_init(struct stat_dur* stat)
{
 800e800:	b580      	push	{r7, lr}
 800e802:	b082      	sub	sp, #8
 800e804:	af00      	add	r7, sp, #0
 800e806:	6078      	str	r0, [r7, #4]
    memset(stat, 0, sizeof(*stat));
 800e808:	2220      	movs	r2, #32
 800e80a:	2100      	movs	r1, #0
 800e80c:	6878      	ldr	r0, [r7, #4]
 800e80e:	f003 f871 	bl	80118f4 <memset>
    stat->min = UINT32_MAX;
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	f04f 32ff 	mov.w	r2, #4294967295
 800e818:	60da      	str	r2, [r3, #12]
    stat->max = 0;
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	2200      	movs	r2, #0
 800e81e:	611a      	str	r2, [r3, #16]
}
 800e820:	bf00      	nop
 800e822:	3708      	adds	r7, #8
 800e824:	46bd      	mov	sp, r7
 800e826:	bd80      	pop	{r7, pc}

0800e828 <stat_dur_restart>:
 * duration to be measured by simply calling this function at one location in
 * the loop.  This method ensures that no time is lost between ending a
 * measurement, and starting the next one.
 */
void stat_dur_restart(struct stat_dur* stat)
{
 800e828:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800e82c:	b084      	sub	sp, #16
 800e82e:	af00      	add	r7, sp, #0
 800e830:	6078      	str	r0, [r7, #4]
    uint32_t now_ms;
    uint32_t dur;

    if (stat->samples == UINT32_MAX)
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	695b      	ldr	r3, [r3, #20]
 800e836:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e83a:	d035      	beq.n	800e8a8 <stat_dur_restart+0x80>
        return;

    now_ms = tmr_get_ms();
 800e83c:	f000 fe18 	bl	800f470 <tmr_get_ms>
 800e840:	60f8      	str	r0, [r7, #12]

    if (stat->started) {
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	7e1b      	ldrb	r3, [r3, #24]
 800e846:	2b00      	cmp	r3, #0
 800e848:	d027      	beq.n	800e89a <stat_dur_restart+0x72>
        dur = now_ms - stat->start_ms;
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	689b      	ldr	r3, [r3, #8]
 800e84e:	68fa      	ldr	r2, [r7, #12]
 800e850:	1ad3      	subs	r3, r2, r3
 800e852:	60bb      	str	r3, [r7, #8]
        stat->accum_ms += dur;
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e85a:	68b9      	ldr	r1, [r7, #8]
 800e85c:	2000      	movs	r0, #0
 800e85e:	460c      	mov	r4, r1
 800e860:	4605      	mov	r5, r0
 800e862:	eb12 0804 	adds.w	r8, r2, r4
 800e866:	eb43 0905 	adc.w	r9, r3, r5
 800e86a:	687b      	ldr	r3, [r7, #4]
 800e86c:	e9c3 8900 	strd	r8, r9, [r3]
        stat->samples++;
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	695b      	ldr	r3, [r3, #20]
 800e874:	1c5a      	adds	r2, r3, #1
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	615a      	str	r2, [r3, #20]
        if (dur > stat->max)
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	691b      	ldr	r3, [r3, #16]
 800e87e:	68ba      	ldr	r2, [r7, #8]
 800e880:	429a      	cmp	r2, r3
 800e882:	d902      	bls.n	800e88a <stat_dur_restart+0x62>
            stat->max = dur;
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	68ba      	ldr	r2, [r7, #8]
 800e888:	611a      	str	r2, [r3, #16]
        if (dur < stat->min)
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	68db      	ldr	r3, [r3, #12]
 800e88e:	68ba      	ldr	r2, [r7, #8]
 800e890:	429a      	cmp	r2, r3
 800e892:	d202      	bcs.n	800e89a <stat_dur_restart+0x72>
            stat->min = dur;
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	68ba      	ldr	r2, [r7, #8]
 800e898:	60da      	str	r2, [r3, #12]
    }

    stat->started = true;
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	2201      	movs	r2, #1
 800e89e:	761a      	strb	r2, [r3, #24]
    stat->start_ms = now_ms;
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	68fa      	ldr	r2, [r7, #12]
 800e8a4:	609a      	str	r2, [r3, #8]
 800e8a6:	e000      	b.n	800e8aa <stat_dur_restart+0x82>
        return;
 800e8a8:	bf00      	nop
}
 800e8aa:	3710      	adds	r7, #16
 800e8ac:	46bd      	mov	sp, r7
 800e8ae:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

0800e8b2 <stat_dur_avg_us>:
 * @param[in] stat Time duration statistic.
 *
 * @return Average duration in us (0 if there are no samples).
 */
uint32_t stat_dur_avg_us(struct stat_dur* stat)
{
 800e8b2:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e8b6:	b084      	sub	sp, #16
 800e8b8:	af00      	add	r7, sp, #0
 800e8ba:	60f8      	str	r0, [r7, #12]
    if (stat->samples == 0)
 800e8bc:	68f9      	ldr	r1, [r7, #12]
 800e8be:	6949      	ldr	r1, [r1, #20]
 800e8c0:	2900      	cmp	r1, #0
 800e8c2:	d101      	bne.n	800e8c8 <stat_dur_avg_us+0x16>
        return 0;
 800e8c4:	2300      	movs	r3, #0
 800e8c6:	e03b      	b.n	800e940 <stat_dur_avg_us+0x8e>
    return (stat->accum_ms * 1000) / stat->samples;
 800e8c8:	68f9      	ldr	r1, [r7, #12]
 800e8ca:	e9d1 4500 	ldrd	r4, r5, [r1]
 800e8ce:	4620      	mov	r0, r4
 800e8d0:	4629      	mov	r1, r5
 800e8d2:	f04f 0a00 	mov.w	sl, #0
 800e8d6:	f04f 0b00 	mov.w	fp, #0
 800e8da:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 800e8de:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 800e8e2:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 800e8e6:	4650      	mov	r0, sl
 800e8e8:	4659      	mov	r1, fp
 800e8ea:	1b02      	subs	r2, r0, r4
 800e8ec:	eb61 0305 	sbc.w	r3, r1, r5
 800e8f0:	f04f 0000 	mov.w	r0, #0
 800e8f4:	f04f 0100 	mov.w	r1, #0
 800e8f8:	0099      	lsls	r1, r3, #2
 800e8fa:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 800e8fe:	0090      	lsls	r0, r2, #2
 800e900:	4602      	mov	r2, r0
 800e902:	460b      	mov	r3, r1
 800e904:	eb12 0804 	adds.w	r8, r2, r4
 800e908:	eb43 0905 	adc.w	r9, r3, r5
 800e90c:	f04f 0200 	mov.w	r2, #0
 800e910:	f04f 0300 	mov.w	r3, #0
 800e914:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800e918:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800e91c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800e920:	4690      	mov	r8, r2
 800e922:	4699      	mov	r9, r3
 800e924:	4640      	mov	r0, r8
 800e926:	4649      	mov	r1, r9
 800e928:	68fb      	ldr	r3, [r7, #12]
 800e92a:	695b      	ldr	r3, [r3, #20]
 800e92c:	2200      	movs	r2, #0
 800e92e:	603b      	str	r3, [r7, #0]
 800e930:	607a      	str	r2, [r7, #4]
 800e932:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e936:	f7f9 fbeb 	bl	8008110 <__aeabi_uldivmod>
 800e93a:	4602      	mov	r2, r0
 800e93c:	460b      	mov	r3, r1
 800e93e:	4613      	mov	r3, r2
}
 800e940:	4618      	mov	r0, r3
 800e942:	3710      	adds	r7, #16
 800e944:	46bd      	mov	sp, r7
 800e946:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800e94a <tmphm_get_def_cfg>:
 * @param[in] instance_id Identifies the tmphm instance.
 * @param[out] cfg The tmphm configuration with defaults filled in.
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 */
int32_t tmphm_get_def_cfg(enum tmphm_instance_id instance_id, struct tmphm_cfg* cfg)
{
 800e94a:	b480      	push	{r7}
 800e94c:	b083      	sub	sp, #12
 800e94e:	af00      	add	r7, sp, #0
 800e950:	4603      	mov	r3, r0
 800e952:	6039      	str	r1, [r7, #0]
 800e954:	71fb      	strb	r3, [r7, #7]
    if (instance_id == TMPHM_INSTANCE_1) {
 800e956:	79fb      	ldrb	r3, [r7, #7]
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d10e      	bne.n	800e97a <tmphm_get_def_cfg+0x30>
        cfg->i2c_instance_id = CONFIG_TMPHM_1_DFLT_I2C_INSTANCE;
 800e95c:	683b      	ldr	r3, [r7, #0]
 800e95e:	2201      	movs	r2, #1
 800e960:	701a      	strb	r2, [r3, #0]
        cfg->i2c_addr = CONFIG_TMPHM_1_DFLT_I2C_ADDR;
 800e962:	683b      	ldr	r3, [r7, #0]
 800e964:	2244      	movs	r2, #68	@ 0x44
 800e966:	605a      	str	r2, [r3, #4]
    } else {
        return MOD_ERR_ARG;
    }
    cfg->sample_time_ms = CONFIG_TMPHM_DFLT_SAMPLE_TIME_MS;
 800e968:	683b      	ldr	r3, [r7, #0]
 800e96a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800e96e:	609a      	str	r2, [r3, #8]
    cfg->meas_time_ms = CONFIG_TMPHM_DFLT_MEAS_TIME_MS;
 800e970:	683b      	ldr	r3, [r7, #0]
 800e972:	2211      	movs	r2, #17
 800e974:	60da      	str	r2, [r3, #12]
    return 0;
 800e976:	2300      	movs	r3, #0
 800e978:	e001      	b.n	800e97e <tmphm_get_def_cfg+0x34>
        return MOD_ERR_ARG;
 800e97a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800e97e:	4618      	mov	r0, r3
 800e980:	370c      	adds	r7, #12
 800e982:	46bd      	mov	sp, r7
 800e984:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e988:	4770      	bx	lr
	...

0800e98c <tmphm_init>:
 * This function initializes a tmphm module instance. Generally, it should not
 * access other modules as they might not have been initialized yet.  An
 * exception is the log module.
 */
int32_t tmphm_init(enum tmphm_instance_id instance_id, struct tmphm_cfg* cfg)
{
 800e98c:	b490      	push	{r4, r7}
 800e98e:	b082      	sub	sp, #8
 800e990:	af00      	add	r7, sp, #0
 800e992:	4603      	mov	r3, r0
 800e994:	6039      	str	r1, [r7, #0]
 800e996:	71fb      	strb	r3, [r7, #7]
    if (instance_id >= TMPHM_NUM_INSTANCES)
 800e998:	79fb      	ldrb	r3, [r7, #7]
 800e99a:	2b00      	cmp	r3, #0
 800e99c:	d002      	beq.n	800e9a4 <tmphm_init+0x18>
        return MOD_ERR_BAD_INSTANCE;
 800e99e:	f06f 0305 	mvn.w	r3, #5
 800e9a2:	e00c      	b.n	800e9be <tmphm_init+0x32>

    tmphm_states[instance_id].cfg = *cfg;
 800e9a4:	79fa      	ldrb	r2, [r7, #7]
 800e9a6:	4908      	ldr	r1, [pc, #32]	@ (800e9c8 <tmphm_init+0x3c>)
 800e9a8:	4613      	mov	r3, r2
 800e9aa:	009b      	lsls	r3, r3, #2
 800e9ac:	4413      	add	r3, r2
 800e9ae:	00db      	lsls	r3, r3, #3
 800e9b0:	18ca      	adds	r2, r1, r3
 800e9b2:	683b      	ldr	r3, [r7, #0]
 800e9b4:	4614      	mov	r4, r2
 800e9b6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e9b8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    return 0;
 800e9bc:	2300      	movs	r3, #0
}
 800e9be:	4618      	mov	r0, r3
 800e9c0:	3708      	adds	r7, #8
 800e9c2:	46bd      	mov	sp, r7
 800e9c4:	bc90      	pop	{r4, r7}
 800e9c6:	4770      	bx	lr
 800e9c8:	20000bd8 	.word	0x20000bd8

0800e9cc <tmphm_start>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * This function starts a tmphm module instance, to enter normal operation.
 */
int32_t tmphm_start(enum tmphm_instance_id instance_id)
{
 800e9cc:	b580      	push	{r7, lr}
 800e9ce:	b084      	sub	sp, #16
 800e9d0:	af00      	add	r7, sp, #0
 800e9d2:	4603      	mov	r3, r0
 800e9d4:	71fb      	strb	r3, [r7, #7]
    struct tmphm_state* st;
    int32_t rc;

    if (instance_id >= TMPHM_NUM_INSTANCES)
 800e9d6:	79fb      	ldrb	r3, [r7, #7]
 800e9d8:	2b00      	cmp	r3, #0
 800e9da:	d002      	beq.n	800e9e2 <tmphm_start+0x16>
        return MOD_ERR_BAD_INSTANCE;
 800e9dc:	f06f 0305 	mvn.w	r3, #5
 800e9e0:	e045      	b.n	800ea6e <tmphm_start+0xa2>

    rc = cmd_register(&cmd_info);
 800e9e2:	4825      	ldr	r0, [pc, #148]	@ (800ea78 <tmphm_start+0xac>)
 800e9e4:	f7fb feda 	bl	800a79c <cmd_register>
 800e9e8:	60f8      	str	r0, [r7, #12]
    if (rc < 0) {
 800e9ea:	68fb      	ldr	r3, [r7, #12]
 800e9ec:	2b00      	cmp	r3, #0
 800e9ee:	da0d      	bge.n	800ea0c <tmphm_start+0x40>
        log_error("tmphm_start: cmd error %d\n", rc);
 800e9f0:	4b22      	ldr	r3, [pc, #136]	@ (800ea7c <tmphm_start+0xb0>)
 800e9f2:	781b      	ldrb	r3, [r3, #0]
 800e9f4:	2b00      	cmp	r3, #0
 800e9f6:	d007      	beq.n	800ea08 <tmphm_start+0x3c>
 800e9f8:	4b21      	ldr	r3, [pc, #132]	@ (800ea80 <tmphm_start+0xb4>)
 800e9fa:	681b      	ldr	r3, [r3, #0]
 800e9fc:	2b00      	cmp	r3, #0
 800e9fe:	dd03      	ble.n	800ea08 <tmphm_start+0x3c>
 800ea00:	68f9      	ldr	r1, [r7, #12]
 800ea02:	4820      	ldr	r0, [pc, #128]	@ (800ea84 <tmphm_start+0xb8>)
 800ea04:	f7ff fbd6 	bl	800e1b4 <log_printf>
        return rc;
 800ea08:	68fb      	ldr	r3, [r7, #12]
 800ea0a:	e030      	b.n	800ea6e <tmphm_start+0xa2>
    }

    st = &tmphm_states[instance_id];
 800ea0c:	79fa      	ldrb	r2, [r7, #7]
 800ea0e:	4613      	mov	r3, r2
 800ea10:	009b      	lsls	r3, r3, #2
 800ea12:	4413      	add	r3, r2
 800ea14:	00db      	lsls	r3, r3, #3
 800ea16:	4a1c      	ldr	r2, [pc, #112]	@ (800ea88 <tmphm_start+0xbc>)
 800ea18:	4413      	add	r3, r2
 800ea1a:	60bb      	str	r3, [r7, #8]

    st->tmr_id = tmr_inst_get_cb(st->cfg.sample_time_ms, tmr_callback,
 800ea1c:	68bb      	ldr	r3, [r7, #8]
 800ea1e:	6898      	ldr	r0, [r3, #8]
 800ea20:	79fa      	ldrb	r2, [r7, #7]
 800ea22:	2300      	movs	r3, #0
 800ea24:	4919      	ldr	r1, [pc, #100]	@ (800ea8c <tmphm_start+0xc0>)
 800ea26:	f000 fd7b 	bl	800f520 <tmr_inst_get_cb>
 800ea2a:	4602      	mov	r2, r0
 800ea2c:	68bb      	ldr	r3, [r7, #8]
 800ea2e:	615a      	str	r2, [r3, #20]
                                 (uint32_t)instance_id, TMR_CNTX_BASE_LEVEL);
    if (st->tmr_id < 0)
 800ea30:	68bb      	ldr	r3, [r7, #8]
 800ea32:	695b      	ldr	r3, [r3, #20]
 800ea34:	2b00      	cmp	r3, #0
 800ea36:	da02      	bge.n	800ea3e <tmphm_start+0x72>
        return st->tmr_id;
 800ea38:	68bb      	ldr	r3, [r7, #8]
 800ea3a:	695b      	ldr	r3, [r3, #20]
 800ea3c:	e017      	b.n	800ea6e <tmphm_start+0xa2>

    #if CONFIG_TMPHM_WDG_MS > 0 && defined CONFIG_TMPHM_WDG_ID

    rc = wdg_register(CONFIG_TMPHM_WDG_ID, CONFIG_TMPHM_WDG_MS);
 800ea3e:	f241 3188 	movw	r1, #5000	@ 0x1388
 800ea42:	2000      	movs	r0, #0
 800ea44:	f002 f80e 	bl	8010a64 <wdg_register>
 800ea48:	60f8      	str	r0, [r7, #12]
    if (rc < 0) {
 800ea4a:	68fb      	ldr	r3, [r7, #12]
 800ea4c:	2b00      	cmp	r3, #0
 800ea4e:	da0d      	bge.n	800ea6c <tmphm_start+0xa0>
        log_error("tmphm_start: wdg error %d\n", rc);
 800ea50:	4b0a      	ldr	r3, [pc, #40]	@ (800ea7c <tmphm_start+0xb0>)
 800ea52:	781b      	ldrb	r3, [r3, #0]
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	d007      	beq.n	800ea68 <tmphm_start+0x9c>
 800ea58:	4b09      	ldr	r3, [pc, #36]	@ (800ea80 <tmphm_start+0xb4>)
 800ea5a:	681b      	ldr	r3, [r3, #0]
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	dd03      	ble.n	800ea68 <tmphm_start+0x9c>
 800ea60:	68f9      	ldr	r1, [r7, #12]
 800ea62:	480b      	ldr	r0, [pc, #44]	@ (800ea90 <tmphm_start+0xc4>)
 800ea64:	f7ff fba6 	bl	800e1b4 <log_printf>
        return rc;
 800ea68:	68fb      	ldr	r3, [r7, #12]
 800ea6a:	e000      	b.n	800ea6e <tmphm_start+0xa2>
    }
    
    #endif

    return 0;
 800ea6c:	2300      	movs	r3, #0
}
 800ea6e:	4618      	mov	r0, r3
 800ea70:	3710      	adds	r7, #16
 800ea72:	46bd      	mov	sp, r7
 800ea74:	bd80      	pop	{r7, pc}
 800ea76:	bf00      	nop
 800ea78:	200004b0 	.word	0x200004b0
 800ea7c:	200003ec 	.word	0x200003ec
 800ea80:	20000478 	.word	0x20000478
 800ea84:	080140fc 	.word	0x080140fc
 800ea88:	20000bd8 	.word	0x20000bd8
 800ea8c:	0800eec9 	.word	0x0800eec9
 800ea90:	0801411c 	.word	0x0801411c

0800ea94 <tmphm_run>:
 * @note This function should not block.
 *
 * This function runs a tmphm module instance, during normal operation.
 */
int32_t tmphm_run(enum tmphm_instance_id instance_id)
{
 800ea94:	b580      	push	{r7, lr}
 800ea96:	b08a      	sub	sp, #40	@ 0x28
 800ea98:	af02      	add	r7, sp, #8
 800ea9a:	4603      	mov	r3, r0
 800ea9c:	71fb      	strb	r3, [r7, #7]
    struct tmphm_state* st;
    int32_t rc;

    if (instance_id >= TMPHM_NUM_INSTANCES)
 800ea9e:	79fb      	ldrb	r3, [r7, #7]
 800eaa0:	2b00      	cmp	r3, #0
 800eaa2:	d002      	beq.n	800eaaa <tmphm_run+0x16>
        return MOD_ERR_BAD_INSTANCE;
 800eaa4:	f06f 0305 	mvn.w	r3, #5
 800eaa8:	e1c2      	b.n	800ee30 <tmphm_run+0x39c>

    st = &tmphm_states[instance_id];
 800eaaa:	79fa      	ldrb	r2, [r7, #7]
 800eaac:	4613      	mov	r3, r2
 800eaae:	009b      	lsls	r3, r3, #2
 800eab0:	4413      	add	r3, r2
 800eab2:	00db      	lsls	r3, r3, #3
 800eab4:	4a96      	ldr	r2, [pc, #600]	@ (800ed10 <tmphm_run+0x27c>)
 800eab6:	4413      	add	r3, r2
 800eab8:	61fb      	str	r3, [r7, #28]

    switch (st->state) {
 800eaba:	69fb      	ldr	r3, [r7, #28]
 800eabc:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800eac0:	2b04      	cmp	r3, #4
 800eac2:	f200 81b4 	bhi.w	800ee2e <tmphm_run+0x39a>
 800eac6:	a201      	add	r2, pc, #4	@ (adr r2, 800eacc <tmphm_run+0x38>)
 800eac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eacc:	0800ee2f 	.word	0x0800ee2f
 800ead0:	0800eae1 	.word	0x0800eae1
 800ead4:	0800eb79 	.word	0x0800eb79
 800ead8:	0800ec01 	.word	0x0800ec01
 800eadc:	0800ec95 	.word	0x0800ec95
        case STATE_IDLE:
            break;

        case STATE_RESERVE_I2C:
            rc = i2c_reserve(st->cfg.i2c_instance_id);
 800eae0:	69fb      	ldr	r3, [r7, #28]
 800eae2:	781b      	ldrb	r3, [r3, #0]
 800eae4:	4618      	mov	r0, r3
 800eae6:	f7fe fc8f 	bl	800d408 <i2c_reserve>
 800eaea:	61b8      	str	r0, [r7, #24]
            if (rc == 0) {
 800eaec:	69bb      	ldr	r3, [r7, #24]
 800eaee:	2b00      	cmp	r3, #0
 800eaf0:	d132      	bne.n	800eb58 <tmphm_run+0xc4>
                memcpy(st->msg_bfr, sensor_i2c_cmd, sizeof(sensor_i2c_cmd));
 800eaf2:	69fb      	ldr	r3, [r7, #28]
 800eaf4:	3320      	adds	r3, #32
 800eaf6:	4987      	ldr	r1, [pc, #540]	@ (800ed14 <tmphm_run+0x280>)
 800eaf8:	461a      	mov	r2, r3
 800eafa:	460b      	mov	r3, r1
 800eafc:	881b      	ldrh	r3, [r3, #0]
 800eafe:	8013      	strh	r3, [r2, #0]
                rc = i2c_write(st->cfg.i2c_instance_id, st->cfg.i2c_addr, st->msg_bfr,
 800eb00:	69fb      	ldr	r3, [r7, #28]
 800eb02:	7818      	ldrb	r0, [r3, #0]
 800eb04:	69fb      	ldr	r3, [r7, #28]
 800eb06:	6859      	ldr	r1, [r3, #4]
 800eb08:	69fb      	ldr	r3, [r7, #28]
 800eb0a:	f103 0220 	add.w	r2, r3, #32
 800eb0e:	2302      	movs	r3, #2
 800eb10:	f7fe fcde 	bl	800d4d0 <i2c_write>
 800eb14:	61b8      	str	r0, [r7, #24]
                               sizeof(sensor_i2c_cmd));
                if (rc == 0) {
 800eb16:	69bb      	ldr	r3, [r7, #24]
 800eb18:	2b00      	cmp	r3, #0
 800eb1a:	d104      	bne.n	800eb26 <tmphm_run+0x92>
                    st->state = STATE_WRITE_MEAS_CMD;
 800eb1c:	69fb      	ldr	r3, [r7, #28]
 800eb1e:	2202      	movs	r2, #2
 800eb20:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
                    st->state = STATE_IDLE;
                }
            } else {
                INC_SAT_U16(cnts_u16[CNT_RESERVE_FAIL]);
            }
            break;
 800eb24:	e183      	b.n	800ee2e <tmphm_run+0x39a>
                    INC_SAT_U16(cnts_u16[CNT_WRITE_INIT_FAIL]);
 800eb26:	4b7c      	ldr	r3, [pc, #496]	@ (800ed18 <tmphm_run+0x284>)
 800eb28:	885b      	ldrh	r3, [r3, #2]
 800eb2a:	4a7b      	ldr	r2, [pc, #492]	@ (800ed18 <tmphm_run+0x284>)
 800eb2c:	8852      	ldrh	r2, [r2, #2]
 800eb2e:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800eb32:	428a      	cmp	r2, r1
 800eb34:	bf14      	ite	ne
 800eb36:	2201      	movne	r2, #1
 800eb38:	2200      	moveq	r2, #0
 800eb3a:	b2d2      	uxtb	r2, r2
 800eb3c:	4413      	add	r3, r2
 800eb3e:	b29a      	uxth	r2, r3
 800eb40:	4b75      	ldr	r3, [pc, #468]	@ (800ed18 <tmphm_run+0x284>)
 800eb42:	805a      	strh	r2, [r3, #2]
                    i2c_release(st->cfg.i2c_instance_id);
 800eb44:	69fb      	ldr	r3, [r7, #28]
 800eb46:	781b      	ldrb	r3, [r3, #0]
 800eb48:	4618      	mov	r0, r3
 800eb4a:	f7fe fc9d 	bl	800d488 <i2c_release>
                    st->state = STATE_IDLE;
 800eb4e:	69fb      	ldr	r3, [r7, #28]
 800eb50:	2200      	movs	r2, #0
 800eb52:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
            break;
 800eb56:	e16a      	b.n	800ee2e <tmphm_run+0x39a>
                INC_SAT_U16(cnts_u16[CNT_RESERVE_FAIL]);
 800eb58:	4b6f      	ldr	r3, [pc, #444]	@ (800ed18 <tmphm_run+0x284>)
 800eb5a:	881b      	ldrh	r3, [r3, #0]
 800eb5c:	4a6e      	ldr	r2, [pc, #440]	@ (800ed18 <tmphm_run+0x284>)
 800eb5e:	8812      	ldrh	r2, [r2, #0]
 800eb60:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800eb64:	428a      	cmp	r2, r1
 800eb66:	bf14      	ite	ne
 800eb68:	2201      	movne	r2, #1
 800eb6a:	2200      	moveq	r2, #0
 800eb6c:	b2d2      	uxtb	r2, r2
 800eb6e:	4413      	add	r3, r2
 800eb70:	b29a      	uxth	r2, r3
 800eb72:	4b69      	ldr	r3, [pc, #420]	@ (800ed18 <tmphm_run+0x284>)
 800eb74:	801a      	strh	r2, [r3, #0]
            break;
 800eb76:	e15a      	b.n	800ee2e <tmphm_run+0x39a>

        case STATE_WRITE_MEAS_CMD:
            rc = i2c_get_op_status(st->cfg.i2c_instance_id);
 800eb78:	69fb      	ldr	r3, [r7, #28]
 800eb7a:	781b      	ldrb	r3, [r3, #0]
 800eb7c:	4618      	mov	r0, r3
 800eb7e:	f7fe fcf1 	bl	800d564 <i2c_get_op_status>
 800eb82:	61b8      	str	r0, [r7, #24]
            if (rc != MOD_ERR_OP_IN_PROG) {
 800eb84:	69bb      	ldr	r3, [r7, #24]
 800eb86:	f113 0f09 	cmn.w	r3, #9
 800eb8a:	f000 814b 	beq.w	800ee24 <tmphm_run+0x390>
                if (rc == 0) {
 800eb8e:	69bb      	ldr	r3, [r7, #24]
 800eb90:	2b00      	cmp	r3, #0
 800eb92:	d109      	bne.n	800eba8 <tmphm_run+0x114>
                    st->i2c_op_start_ms = tmr_get_ms();
 800eb94:	f000 fc6c 	bl	800f470 <tmr_get_ms>
 800eb98:	4602      	mov	r2, r0
 800eb9a:	69fb      	ldr	r3, [r7, #28]
 800eb9c:	619a      	str	r2, [r3, #24]
                    st->state = STATE_WAIT_MEAS;
 800eb9e:	69fb      	ldr	r3, [r7, #28]
 800eba0:	2203      	movs	r2, #3
 800eba2:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
                    INC_SAT_U16(cnts_u16[CNT_WRITE_OP_FAIL]);
                    i2c_release(st->cfg.i2c_instance_id);
                    st->state = STATE_IDLE;
                }
            }
            break;
 800eba6:	e13d      	b.n	800ee24 <tmphm_run+0x390>
                    LWL("i2c_get_op_status() for tmphm fails rc=%d", 4, LWL_4(rc));
 800eba8:	4b5c      	ldr	r3, [pc, #368]	@ (800ed1c <tmphm_run+0x288>)
 800ebaa:	781b      	ldrb	r3, [r3, #0]
 800ebac:	2b00      	cmp	r3, #0
 800ebae:	d00e      	beq.n	800ebce <tmphm_run+0x13a>
 800ebb0:	69bb      	ldr	r3, [r7, #24]
 800ebb2:	0e19      	lsrs	r1, r3, #24
 800ebb4:	69bb      	ldr	r3, [r7, #24]
 800ebb6:	0c18      	lsrs	r0, r3, #16
 800ebb8:	69bb      	ldr	r3, [r7, #24]
 800ebba:	0a1b      	lsrs	r3, r3, #8
 800ebbc:	69ba      	ldr	r2, [r7, #24]
 800ebbe:	9201      	str	r2, [sp, #4]
 800ebc0:	9300      	str	r3, [sp, #0]
 800ebc2:	4603      	mov	r3, r0
 800ebc4:	460a      	mov	r2, r1
 800ebc6:	2104      	movs	r1, #4
 800ebc8:	2014      	movs	r0, #20
 800ebca:	f7ff fb45 	bl	800e258 <lwl_rec>
                    INC_SAT_U16(cnts_u16[CNT_WRITE_OP_FAIL]);
 800ebce:	4b52      	ldr	r3, [pc, #328]	@ (800ed18 <tmphm_run+0x284>)
 800ebd0:	889b      	ldrh	r3, [r3, #4]
 800ebd2:	4a51      	ldr	r2, [pc, #324]	@ (800ed18 <tmphm_run+0x284>)
 800ebd4:	8892      	ldrh	r2, [r2, #4]
 800ebd6:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800ebda:	428a      	cmp	r2, r1
 800ebdc:	bf14      	ite	ne
 800ebde:	2201      	movne	r2, #1
 800ebe0:	2200      	moveq	r2, #0
 800ebe2:	b2d2      	uxtb	r2, r2
 800ebe4:	4413      	add	r3, r2
 800ebe6:	b29a      	uxth	r2, r3
 800ebe8:	4b4b      	ldr	r3, [pc, #300]	@ (800ed18 <tmphm_run+0x284>)
 800ebea:	809a      	strh	r2, [r3, #4]
                    i2c_release(st->cfg.i2c_instance_id);
 800ebec:	69fb      	ldr	r3, [r7, #28]
 800ebee:	781b      	ldrb	r3, [r3, #0]
 800ebf0:	4618      	mov	r0, r3
 800ebf2:	f7fe fc49 	bl	800d488 <i2c_release>
                    st->state = STATE_IDLE;
 800ebf6:	69fb      	ldr	r3, [r7, #28]
 800ebf8:	2200      	movs	r2, #0
 800ebfa:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
            break;
 800ebfe:	e111      	b.n	800ee24 <tmphm_run+0x390>

        case STATE_WAIT_MEAS:
            if (tmr_get_ms() - st->i2c_op_start_ms >= st->cfg.meas_time_ms) {
 800ec00:	f000 fc36 	bl	800f470 <tmr_get_ms>
 800ec04:	4602      	mov	r2, r0
 800ec06:	69fb      	ldr	r3, [r7, #28]
 800ec08:	699b      	ldr	r3, [r3, #24]
 800ec0a:	1ad2      	subs	r2, r2, r3
 800ec0c:	69fb      	ldr	r3, [r7, #28]
 800ec0e:	68db      	ldr	r3, [r3, #12]
 800ec10:	429a      	cmp	r2, r3
 800ec12:	f0c0 8109 	bcc.w	800ee28 <tmphm_run+0x394>
                rc = i2c_read(st->cfg.i2c_instance_id, st->cfg.i2c_addr,
 800ec16:	69fb      	ldr	r3, [r7, #28]
 800ec18:	7818      	ldrb	r0, [r3, #0]
 800ec1a:	69fb      	ldr	r3, [r7, #28]
 800ec1c:	6859      	ldr	r1, [r3, #4]
                              st->msg_bfr, I2C_MSG_BFR_LEN);
 800ec1e:	69fb      	ldr	r3, [r7, #28]
 800ec20:	f103 0220 	add.w	r2, r3, #32
                rc = i2c_read(st->cfg.i2c_instance_id, st->cfg.i2c_addr,
 800ec24:	2306      	movs	r3, #6
 800ec26:	f7fe fc68 	bl	800d4fa <i2c_read>
 800ec2a:	61b8      	str	r0, [r7, #24]
                if (rc == 0) {
 800ec2c:	69bb      	ldr	r3, [r7, #24]
 800ec2e:	2b00      	cmp	r3, #0
 800ec30:	d104      	bne.n	800ec3c <tmphm_run+0x1a8>
                    st->state = STATE_READ_MEAS_VALUE;
 800ec32:	69fb      	ldr	r3, [r7, #28]
 800ec34:	2204      	movs	r2, #4
 800ec36:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
                    INC_SAT_U16(cnts_u16[CNT_READ_INIT_FAIL]);
                    i2c_release(st->cfg.i2c_instance_id);
                    st->state = STATE_IDLE;
                }
            }
            break;
 800ec3a:	e0f5      	b.n	800ee28 <tmphm_run+0x394>
                    LWL("i2c_read() for tmphm fails rc=%d", 4, LWL_4(rc));
 800ec3c:	4b37      	ldr	r3, [pc, #220]	@ (800ed1c <tmphm_run+0x288>)
 800ec3e:	781b      	ldrb	r3, [r3, #0]
 800ec40:	2b00      	cmp	r3, #0
 800ec42:	d00e      	beq.n	800ec62 <tmphm_run+0x1ce>
 800ec44:	69bb      	ldr	r3, [r7, #24]
 800ec46:	0e19      	lsrs	r1, r3, #24
 800ec48:	69bb      	ldr	r3, [r7, #24]
 800ec4a:	0c18      	lsrs	r0, r3, #16
 800ec4c:	69bb      	ldr	r3, [r7, #24]
 800ec4e:	0a1b      	lsrs	r3, r3, #8
 800ec50:	69ba      	ldr	r2, [r7, #24]
 800ec52:	9201      	str	r2, [sp, #4]
 800ec54:	9300      	str	r3, [sp, #0]
 800ec56:	4603      	mov	r3, r0
 800ec58:	460a      	mov	r2, r1
 800ec5a:	2104      	movs	r1, #4
 800ec5c:	2015      	movs	r0, #21
 800ec5e:	f7ff fafb 	bl	800e258 <lwl_rec>
                    INC_SAT_U16(cnts_u16[CNT_READ_INIT_FAIL]);
 800ec62:	4b2d      	ldr	r3, [pc, #180]	@ (800ed18 <tmphm_run+0x284>)
 800ec64:	88db      	ldrh	r3, [r3, #6]
 800ec66:	4a2c      	ldr	r2, [pc, #176]	@ (800ed18 <tmphm_run+0x284>)
 800ec68:	88d2      	ldrh	r2, [r2, #6]
 800ec6a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800ec6e:	428a      	cmp	r2, r1
 800ec70:	bf14      	ite	ne
 800ec72:	2201      	movne	r2, #1
 800ec74:	2200      	moveq	r2, #0
 800ec76:	b2d2      	uxtb	r2, r2
 800ec78:	4413      	add	r3, r2
 800ec7a:	b29a      	uxth	r2, r3
 800ec7c:	4b26      	ldr	r3, [pc, #152]	@ (800ed18 <tmphm_run+0x284>)
 800ec7e:	80da      	strh	r2, [r3, #6]
                    i2c_release(st->cfg.i2c_instance_id);
 800ec80:	69fb      	ldr	r3, [r7, #28]
 800ec82:	781b      	ldrb	r3, [r3, #0]
 800ec84:	4618      	mov	r0, r3
 800ec86:	f7fe fbff 	bl	800d488 <i2c_release>
                    st->state = STATE_IDLE;
 800ec8a:	69fb      	ldr	r3, [r7, #28]
 800ec8c:	2200      	movs	r2, #0
 800ec8e:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
            break;
 800ec92:	e0c9      	b.n	800ee28 <tmphm_run+0x394>

        case STATE_READ_MEAS_VALUE:
            rc = i2c_get_op_status(st->cfg.i2c_instance_id);
 800ec94:	69fb      	ldr	r3, [r7, #28]
 800ec96:	781b      	ldrb	r3, [r3, #0]
 800ec98:	4618      	mov	r0, r3
 800ec9a:	f7fe fc63 	bl	800d564 <i2c_get_op_status>
 800ec9e:	61b8      	str	r0, [r7, #24]
            if (rc != MOD_ERR_OP_IN_PROG) {
 800eca0:	69bb      	ldr	r3, [r7, #24]
 800eca2:	f113 0f09 	cmn.w	r3, #9
 800eca6:	f000 80c1 	beq.w	800ee2c <tmphm_run+0x398>
                if (rc == 0) {
 800ecaa:	69bb      	ldr	r3, [r7, #24]
 800ecac:	2b00      	cmp	r3, #0
 800ecae:	f040 808d 	bne.w	800edcc <tmphm_run+0x338>
                    const uint32_t divisor = 65535;
 800ecb2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ecb6:	617b      	str	r3, [r7, #20]
                    uint8_t* msg = st->msg_bfr;
 800ecb8:	69fb      	ldr	r3, [r7, #28]
 800ecba:	3320      	adds	r3, #32
 800ecbc:	613b      	str	r3, [r7, #16]

                    if (crc8(&msg[0], 2) != msg[2] ||
 800ecbe:	2102      	movs	r1, #2
 800ecc0:	6938      	ldr	r0, [r7, #16]
 800ecc2:	f000 fad9 	bl	800f278 <crc8>
 800ecc6:	4603      	mov	r3, r0
 800ecc8:	461a      	mov	r2, r3
 800ecca:	693b      	ldr	r3, [r7, #16]
 800eccc:	3302      	adds	r3, #2
 800ecce:	781b      	ldrb	r3, [r3, #0]
 800ecd0:	429a      	cmp	r2, r3
 800ecd2:	d10c      	bne.n	800ecee <tmphm_run+0x25a>
                        crc8(&msg[3], 2) != msg[5]) {
 800ecd4:	693b      	ldr	r3, [r7, #16]
 800ecd6:	3303      	adds	r3, #3
 800ecd8:	2102      	movs	r1, #2
 800ecda:	4618      	mov	r0, r3
 800ecdc:	f000 facc 	bl	800f278 <crc8>
 800ece0:	4603      	mov	r3, r0
 800ece2:	461a      	mov	r2, r3
 800ece4:	693b      	ldr	r3, [r7, #16]
 800ece6:	3305      	adds	r3, #5
 800ece8:	781b      	ldrb	r3, [r3, #0]
                    if (crc8(&msg[0], 2) != msg[2] ||
 800ecea:	429a      	cmp	r2, r3
 800ecec:	d018      	beq.n	800ed20 <tmphm_run+0x28c>
                        INC_SAT_U16(cnts_u16[CNT_CRC_FAIL]);
 800ecee:	4b0a      	ldr	r3, [pc, #40]	@ (800ed18 <tmphm_run+0x284>)
 800ecf0:	899b      	ldrh	r3, [r3, #12]
 800ecf2:	4a09      	ldr	r2, [pc, #36]	@ (800ed18 <tmphm_run+0x284>)
 800ecf4:	8992      	ldrh	r2, [r2, #12]
 800ecf6:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800ecfa:	428a      	cmp	r2, r1
 800ecfc:	bf14      	ite	ne
 800ecfe:	2201      	movne	r2, #1
 800ed00:	2200      	moveq	r2, #0
 800ed02:	b2d2      	uxtb	r2, r2
 800ed04:	4413      	add	r3, r2
 800ed06:	b29a      	uxth	r2, r3
 800ed08:	4b03      	ldr	r3, [pc, #12]	@ (800ed18 <tmphm_run+0x284>)
 800ed0a:	819a      	strh	r2, [r3, #12]
 800ed0c:	e080      	b.n	800ee10 <tmphm_run+0x37c>
 800ed0e:	bf00      	nop
 800ed10:	20000bd8 	.word	0x20000bd8
 800ed14:	08014eec 	.word	0x08014eec
 800ed18:	20000c00 	.word	0x20000c00
 800ed1c:	20000bc4 	.word	0x20000bc4
                    } else {
                        LWL("Got good tmphm measurement", 0);
 800ed20:	4b45      	ldr	r3, [pc, #276]	@ (800ee38 <tmphm_run+0x3a4>)
 800ed22:	781b      	ldrb	r3, [r3, #0]
 800ed24:	2b00      	cmp	r3, #0
 800ed26:	d003      	beq.n	800ed30 <tmphm_run+0x29c>
 800ed28:	2100      	movs	r1, #0
 800ed2a:	2016      	movs	r0, #22
 800ed2c:	f7ff fa94 	bl	800e258 <lwl_rec>
                        wdg_feed(CONFIG_TMPHM_WDG_ID);
 800ed30:	2000      	movs	r0, #0
 800ed32:	f001 feb7 	bl	8010aa4 <wdg_feed>
                        int32_t temp = (msg[0] << 8) + msg[1];
 800ed36:	693b      	ldr	r3, [r7, #16]
 800ed38:	781b      	ldrb	r3, [r3, #0]
 800ed3a:	021b      	lsls	r3, r3, #8
 800ed3c:	693a      	ldr	r2, [r7, #16]
 800ed3e:	3201      	adds	r2, #1
 800ed40:	7812      	ldrb	r2, [r2, #0]
 800ed42:	4413      	add	r3, r2
 800ed44:	60fb      	str	r3, [r7, #12]
                        uint32_t hum = (msg[3] << 8) + msg[4];
 800ed46:	693b      	ldr	r3, [r7, #16]
 800ed48:	3303      	adds	r3, #3
 800ed4a:	781b      	ldrb	r3, [r3, #0]
 800ed4c:	021b      	lsls	r3, r3, #8
 800ed4e:	693a      	ldr	r2, [r7, #16]
 800ed50:	3204      	adds	r2, #4
 800ed52:	7812      	ldrb	r2, [r2, #0]
 800ed54:	4413      	add	r3, r2
 800ed56:	60bb      	str	r3, [r7, #8]
                        temp = -450 +
                            (1750 * temp + divisor/2) / divisor;
 800ed58:	68fb      	ldr	r3, [r7, #12]
 800ed5a:	f240 62d6 	movw	r2, #1750	@ 0x6d6
 800ed5e:	fb02 f303 	mul.w	r3, r2, r3
 800ed62:	461a      	mov	r2, r3
 800ed64:	697b      	ldr	r3, [r7, #20]
 800ed66:	085b      	lsrs	r3, r3, #1
 800ed68:	441a      	add	r2, r3
 800ed6a:	697b      	ldr	r3, [r7, #20]
 800ed6c:	fbb2 f3f3 	udiv	r3, r2, r3
                        temp = -450 +
 800ed70:	f5a3 73e1 	sub.w	r3, r3, #450	@ 0x1c2
 800ed74:	60fb      	str	r3, [r7, #12]
                        hum = (1000 * hum + divisor/2) / divisor;
 800ed76:	68bb      	ldr	r3, [r7, #8]
 800ed78:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800ed7c:	fb03 f202 	mul.w	r2, r3, r2
 800ed80:	697b      	ldr	r3, [r7, #20]
 800ed82:	085b      	lsrs	r3, r3, #1
 800ed84:	441a      	add	r2, r3
 800ed86:	697b      	ldr	r3, [r7, #20]
 800ed88:	fbb2 f3f3 	udiv	r3, r2, r3
 800ed8c:	60bb      	str	r3, [r7, #8]
                        st->last_meas.temp_deg_c_x10 = temp;
 800ed8e:	68fb      	ldr	r3, [r7, #12]
 800ed90:	b21a      	sxth	r2, r3
 800ed92:	69fb      	ldr	r3, [r7, #28]
 800ed94:	821a      	strh	r2, [r3, #16]
                        st->last_meas.rh_percent_x10 = hum;
 800ed96:	68bb      	ldr	r3, [r7, #8]
 800ed98:	b29a      	uxth	r2, r3
 800ed9a:	69fb      	ldr	r3, [r7, #28]
 800ed9c:	825a      	strh	r2, [r3, #18]
                        st->last_meas_ms = tmr_get_ms();
 800ed9e:	f000 fb67 	bl	800f470 <tmr_get_ms>
 800eda2:	4602      	mov	r2, r0
 800eda4:	69fb      	ldr	r3, [r7, #28]
 800eda6:	61da      	str	r2, [r3, #28]
                        st->got_meas = true;
 800eda8:	69fb      	ldr	r3, [r7, #28]
 800edaa:	2201      	movs	r2, #1
 800edac:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
                        log_info("temp=%ld degC*10 hum=%d %%*10\n",
 800edb0:	4b22      	ldr	r3, [pc, #136]	@ (800ee3c <tmphm_run+0x3a8>)
 800edb2:	781b      	ldrb	r3, [r3, #0]
 800edb4:	2b00      	cmp	r3, #0
 800edb6:	d02b      	beq.n	800ee10 <tmphm_run+0x37c>
 800edb8:	4b21      	ldr	r3, [pc, #132]	@ (800ee40 <tmphm_run+0x3ac>)
 800edba:	681b      	ldr	r3, [r3, #0]
 800edbc:	2b02      	cmp	r3, #2
 800edbe:	dd27      	ble.n	800ee10 <tmphm_run+0x37c>
 800edc0:	68ba      	ldr	r2, [r7, #8]
 800edc2:	68f9      	ldr	r1, [r7, #12]
 800edc4:	481f      	ldr	r0, [pc, #124]	@ (800ee44 <tmphm_run+0x3b0>)
 800edc6:	f7ff f9f5 	bl	800e1b4 <log_printf>
 800edca:	e021      	b.n	800ee10 <tmphm_run+0x37c>
                                 temp, hum);
                    }
                    
                } else {
                    LWL("i2c_get_op_status() for tmphm fails rc=%d", 4, LWL_4(rc));
 800edcc:	4b1a      	ldr	r3, [pc, #104]	@ (800ee38 <tmphm_run+0x3a4>)
 800edce:	781b      	ldrb	r3, [r3, #0]
 800edd0:	2b00      	cmp	r3, #0
 800edd2:	d00e      	beq.n	800edf2 <tmphm_run+0x35e>
 800edd4:	69bb      	ldr	r3, [r7, #24]
 800edd6:	0e19      	lsrs	r1, r3, #24
 800edd8:	69bb      	ldr	r3, [r7, #24]
 800edda:	0c18      	lsrs	r0, r3, #16
 800eddc:	69bb      	ldr	r3, [r7, #24]
 800edde:	0a1b      	lsrs	r3, r3, #8
 800ede0:	69ba      	ldr	r2, [r7, #24]
 800ede2:	9201      	str	r2, [sp, #4]
 800ede4:	9300      	str	r3, [sp, #0]
 800ede6:	4603      	mov	r3, r0
 800ede8:	460a      	mov	r2, r1
 800edea:	2104      	movs	r1, #4
 800edec:	2017      	movs	r0, #23
 800edee:	f7ff fa33 	bl	800e258 <lwl_rec>
                    INC_SAT_U16(cnts_u16[CNT_READ_OP_FAIL]);
 800edf2:	4b15      	ldr	r3, [pc, #84]	@ (800ee48 <tmphm_run+0x3b4>)
 800edf4:	891b      	ldrh	r3, [r3, #8]
 800edf6:	4a14      	ldr	r2, [pc, #80]	@ (800ee48 <tmphm_run+0x3b4>)
 800edf8:	8912      	ldrh	r2, [r2, #8]
 800edfa:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800edfe:	428a      	cmp	r2, r1
 800ee00:	bf14      	ite	ne
 800ee02:	2201      	movne	r2, #1
 800ee04:	2200      	moveq	r2, #0
 800ee06:	b2d2      	uxtb	r2, r2
 800ee08:	4413      	add	r3, r2
 800ee0a:	b29a      	uxth	r2, r3
 800ee0c:	4b0e      	ldr	r3, [pc, #56]	@ (800ee48 <tmphm_run+0x3b4>)
 800ee0e:	811a      	strh	r2, [r3, #8]
                }
                i2c_release(st->cfg.i2c_instance_id);
 800ee10:	69fb      	ldr	r3, [r7, #28]
 800ee12:	781b      	ldrb	r3, [r3, #0]
 800ee14:	4618      	mov	r0, r3
 800ee16:	f7fe fb37 	bl	800d488 <i2c_release>
                st->state = STATE_IDLE;
 800ee1a:	69fb      	ldr	r3, [r7, #28]
 800ee1c:	2200      	movs	r2, #0
 800ee1e:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
            }
            break;
 800ee22:	e003      	b.n	800ee2c <tmphm_run+0x398>
            break;
 800ee24:	bf00      	nop
 800ee26:	e002      	b.n	800ee2e <tmphm_run+0x39a>
            break;
 800ee28:	bf00      	nop
 800ee2a:	e000      	b.n	800ee2e <tmphm_run+0x39a>
            break;
 800ee2c:	bf00      	nop
    }
    return 0;
 800ee2e:	2300      	movs	r3, #0
}
 800ee30:	4618      	mov	r0, r3
 800ee32:	3720      	adds	r7, #32
 800ee34:	46bd      	mov	sp, r7
 800ee36:	bd80      	pop	{r7, pc}
 800ee38:	20000bc4 	.word	0x20000bc4
 800ee3c:	200003ec 	.word	0x200003ec
 800ee40:	20000478 	.word	0x20000478
 800ee44:	0801413c 	.word	0x0801413c
 800ee48:	20000c00 	.word	0x20000c00

0800ee4c <tmphm_get_last_meas>:
 *                 
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 */
int32_t tmphm_get_last_meas(enum tmphm_instance_id instance_id,
                            struct tmphm_meas* meas, uint32_t* meas_age_ms)
{
 800ee4c:	b580      	push	{r7, lr}
 800ee4e:	b086      	sub	sp, #24
 800ee50:	af00      	add	r7, sp, #0
 800ee52:	4603      	mov	r3, r0
 800ee54:	60b9      	str	r1, [r7, #8]
 800ee56:	607a      	str	r2, [r7, #4]
 800ee58:	73fb      	strb	r3, [r7, #15]
    struct tmphm_state* st;

    if (instance_id >= TMPHM_NUM_INSTANCES)
 800ee5a:	7bfb      	ldrb	r3, [r7, #15]
 800ee5c:	2b00      	cmp	r3, #0
 800ee5e:	d002      	beq.n	800ee66 <tmphm_get_last_meas+0x1a>
        return MOD_ERR_BAD_INSTANCE;
 800ee60:	f06f 0305 	mvn.w	r3, #5
 800ee64:	e029      	b.n	800eeba <tmphm_get_last_meas+0x6e>
    if (meas == NULL)
 800ee66:	68bb      	ldr	r3, [r7, #8]
 800ee68:	2b00      	cmp	r3, #0
 800ee6a:	d102      	bne.n	800ee72 <tmphm_get_last_meas+0x26>
        return MOD_ERR_ARG;
 800ee6c:	f04f 33ff 	mov.w	r3, #4294967295
 800ee70:	e023      	b.n	800eeba <tmphm_get_last_meas+0x6e>

    st = &tmphm_states[instance_id];
 800ee72:	7bfa      	ldrb	r2, [r7, #15]
 800ee74:	4613      	mov	r3, r2
 800ee76:	009b      	lsls	r3, r3, #2
 800ee78:	4413      	add	r3, r2
 800ee7a:	00db      	lsls	r3, r3, #3
 800ee7c:	4a11      	ldr	r2, [pc, #68]	@ (800eec4 <tmphm_get_last_meas+0x78>)
 800ee7e:	4413      	add	r3, r2
 800ee80:	617b      	str	r3, [r7, #20]
    if (!st->got_meas)
 800ee82:	697b      	ldr	r3, [r7, #20]
 800ee84:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800ee88:	f083 0301 	eor.w	r3, r3, #1
 800ee8c:	b2db      	uxtb	r3, r3
 800ee8e:	2b00      	cmp	r3, #0
 800ee90:	d002      	beq.n	800ee98 <tmphm_get_last_meas+0x4c>
        return MOD_ERR_UNAVAIL;
 800ee92:	f06f 0309 	mvn.w	r3, #9
 800ee96:	e010      	b.n	800eeba <tmphm_get_last_meas+0x6e>

    *meas = st->last_meas;
 800ee98:	68ba      	ldr	r2, [r7, #8]
 800ee9a:	697b      	ldr	r3, [r7, #20]
 800ee9c:	3310      	adds	r3, #16
 800ee9e:	6818      	ldr	r0, [r3, #0]
 800eea0:	6010      	str	r0, [r2, #0]
    if (meas_age_ms != NULL)
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	2b00      	cmp	r3, #0
 800eea6:	d007      	beq.n	800eeb8 <tmphm_get_last_meas+0x6c>
        *meas_age_ms = tmr_get_ms() - st->last_meas_ms;
 800eea8:	f000 fae2 	bl	800f470 <tmr_get_ms>
 800eeac:	4602      	mov	r2, r0
 800eeae:	697b      	ldr	r3, [r7, #20]
 800eeb0:	69db      	ldr	r3, [r3, #28]
 800eeb2:	1ad2      	subs	r2, r2, r3
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	601a      	str	r2, [r3, #0]

    return 0;
 800eeb8:	2300      	movs	r3, #0
}
 800eeba:	4618      	mov	r0, r3
 800eebc:	3718      	adds	r7, #24
 800eebe:	46bd      	mov	sp, r7
 800eec0:	bd80      	pop	{r7, pc}
 800eec2:	bf00      	nop
 800eec4:	20000bd8 	.word	0x20000bd8

0800eec8 <tmr_callback>:
////////////////////////////////////////////////////////////////////////////////
// Private (static) functions
////////////////////////////////////////////////////////////////////////////////

static enum tmr_cb_action tmr_callback(int32_t tmr_id, uint32_t user_data)
{
 800eec8:	b580      	push	{r7, lr}
 800eeca:	b084      	sub	sp, #16
 800eecc:	af00      	add	r7, sp, #0
 800eece:	6078      	str	r0, [r7, #4]
 800eed0:	6039      	str	r1, [r7, #0]
    enum tmphm_instance_id instance_id = (enum tmphm_instance_id)user_data;
 800eed2:	683b      	ldr	r3, [r7, #0]
 800eed4:	73fb      	strb	r3, [r7, #15]
    struct tmphm_state* st;

    log_verbose("tmr_callback(tmr_id=%d user_data=%lu)\n", tmr_id, user_data);
 800eed6:	4b26      	ldr	r3, [pc, #152]	@ (800ef70 <tmr_callback+0xa8>)
 800eed8:	781b      	ldrb	r3, [r3, #0]
 800eeda:	2b00      	cmp	r3, #0
 800eedc:	d008      	beq.n	800eef0 <tmr_callback+0x28>
 800eede:	4b25      	ldr	r3, [pc, #148]	@ (800ef74 <tmr_callback+0xac>)
 800eee0:	681b      	ldr	r3, [r3, #0]
 800eee2:	2b04      	cmp	r3, #4
 800eee4:	dd04      	ble.n	800eef0 <tmr_callback+0x28>
 800eee6:	683a      	ldr	r2, [r7, #0]
 800eee8:	6879      	ldr	r1, [r7, #4]
 800eeea:	4823      	ldr	r0, [pc, #140]	@ (800ef78 <tmr_callback+0xb0>)
 800eeec:	f7ff f962 	bl	800e1b4 <log_printf>
    if (instance_id >= TMPHM_NUM_INSTANCES)
 800eef0:	7bfb      	ldrb	r3, [r7, #15]
 800eef2:	2b00      	cmp	r3, #0
 800eef4:	d001      	beq.n	800eefa <tmr_callback+0x32>
        return TMR_CB_RESTART;
 800eef6:	2301      	movs	r3, #1
 800eef8:	e035      	b.n	800ef66 <tmr_callback+0x9e>

    st = &tmphm_states[instance_id];
 800eefa:	7bfa      	ldrb	r2, [r7, #15]
 800eefc:	4613      	mov	r3, r2
 800eefe:	009b      	lsls	r3, r3, #2
 800ef00:	4413      	add	r3, r2
 800ef02:	00db      	lsls	r3, r3, #3
 800ef04:	4a1d      	ldr	r2, [pc, #116]	@ (800ef7c <tmr_callback+0xb4>)
 800ef06:	4413      	add	r3, r2
 800ef08:	60bb      	str	r3, [r7, #8]
    if (st->state == STATE_IDLE) {
 800ef0a:	68bb      	ldr	r3, [r7, #8]
 800ef0c:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800ef10:	2b00      	cmp	r3, #0
 800ef12:	d10c      	bne.n	800ef2e <tmr_callback+0x66>
        st->state = STATE_RESERVE_I2C;
 800ef14:	68bb      	ldr	r3, [r7, #8]
 800ef16:	2201      	movs	r2, #1
 800ef18:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
        LWL("Start tmphm measurement", 0);
 800ef1c:	4b18      	ldr	r3, [pc, #96]	@ (800ef80 <tmr_callback+0xb8>)
 800ef1e:	781b      	ldrb	r3, [r3, #0]
 800ef20:	2b00      	cmp	r3, #0
 800ef22:	d01f      	beq.n	800ef64 <tmr_callback+0x9c>
 800ef24:	2100      	movs	r1, #0
 800ef26:	2018      	movs	r0, #24
 800ef28:	f7ff f996 	bl	800e258 <lwl_rec>
 800ef2c:	e01a      	b.n	800ef64 <tmr_callback+0x9c>
    } else {
        LWL("Start tmphm measurement fails due to state %d", 1, LWL_1(st->state));
 800ef2e:	4b14      	ldr	r3, [pc, #80]	@ (800ef80 <tmr_callback+0xb8>)
 800ef30:	781b      	ldrb	r3, [r3, #0]
 800ef32:	2b00      	cmp	r3, #0
 800ef34:	d007      	beq.n	800ef46 <tmr_callback+0x7e>
 800ef36:	68bb      	ldr	r3, [r7, #8]
 800ef38:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800ef3c:	461a      	mov	r2, r3
 800ef3e:	2101      	movs	r1, #1
 800ef40:	2019      	movs	r0, #25
 800ef42:	f7ff f989 	bl	800e258 <lwl_rec>
        INC_SAT_U16(cnts_u16[CNT_TASK_OVERRUN]);
 800ef46:	4b0f      	ldr	r3, [pc, #60]	@ (800ef84 <tmr_callback+0xbc>)
 800ef48:	895b      	ldrh	r3, [r3, #10]
 800ef4a:	4a0e      	ldr	r2, [pc, #56]	@ (800ef84 <tmr_callback+0xbc>)
 800ef4c:	8952      	ldrh	r2, [r2, #10]
 800ef4e:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800ef52:	428a      	cmp	r2, r1
 800ef54:	bf14      	ite	ne
 800ef56:	2201      	movne	r2, #1
 800ef58:	2200      	moveq	r2, #0
 800ef5a:	b2d2      	uxtb	r2, r2
 800ef5c:	4413      	add	r3, r2
 800ef5e:	b29a      	uxth	r2, r3
 800ef60:	4b08      	ldr	r3, [pc, #32]	@ (800ef84 <tmr_callback+0xbc>)
 800ef62:	815a      	strh	r2, [r3, #10]
    }
    return TMR_CB_RESTART;
 800ef64:	2301      	movs	r3, #1
}
 800ef66:	4618      	mov	r0, r3
 800ef68:	3710      	adds	r7, #16
 800ef6a:	46bd      	mov	sp, r7
 800ef6c:	bd80      	pop	{r7, pc}
 800ef6e:	bf00      	nop
 800ef70:	200003ec 	.word	0x200003ec
 800ef74:	20000478 	.word	0x20000478
 800ef78:	08014160 	.word	0x08014160
 800ef7c:	20000bd8 	.word	0x20000bd8
 800ef80:	20000bc4 	.word	0x20000bc4
 800ef84:	20000c00 	.word	0x20000c00

0800ef88 <cmd_tmphm_status>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: tmphm status
 */
static int32_t cmd_tmphm_status(int32_t argc, const char** argv)
{
 800ef88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ef8c:	b08a      	sub	sp, #40	@ 0x28
 800ef8e:	af04      	add	r7, sp, #16
 800ef90:	6078      	str	r0, [r7, #4]
 800ef92:	6039      	str	r1, [r7, #0]
    uint32_t instance_id;

    for (instance_id = 0; instance_id < TMPHM_NUM_INSTANCES; instance_id++)
 800ef94:	2300      	movs	r3, #0
 800ef96:	617b      	str	r3, [r7, #20]
 800ef98:	e03c      	b.n	800f014 <cmd_tmphm_status+0x8c>
    {
        uint32_t idx;
        struct tmphm_state* st;
        st = &tmphm_states[instance_id];
 800ef9a:	697a      	ldr	r2, [r7, #20]
 800ef9c:	4613      	mov	r3, r2
 800ef9e:	009b      	lsls	r3, r3, #2
 800efa0:	4413      	add	r3, r2
 800efa2:	00db      	lsls	r3, r3, #3
 800efa4:	4a20      	ldr	r2, [pc, #128]	@ (800f028 <cmd_tmphm_status+0xa0>)
 800efa6:	4413      	add	r3, r2
 800efa8:	60fb      	str	r3, [r7, #12]

        printc("         Got  Last Last Meas Meas\n"
 800efaa:	4820      	ldr	r0, [pc, #128]	@ (800f02c <cmd_tmphm_status+0xa4>)
 800efac:	f7fc fa20 	bl	800b3f0 <printc>
               "ID State Meas Temp Hum  Age  Time\n"
               "-- ----- ---- ---- ---- ---- ----\n");
        for (idx = 0, st = tmphm_states;
 800efb0:	2300      	movs	r3, #0
 800efb2:	613b      	str	r3, [r7, #16]
 800efb4:	4b1c      	ldr	r3, [pc, #112]	@ (800f028 <cmd_tmphm_status+0xa0>)
 800efb6:	60fb      	str	r3, [r7, #12]
 800efb8:	e026      	b.n	800f008 <cmd_tmphm_status+0x80>
             idx < TMPHM_NUM_INSTANCES;
             idx++, st++) {
            printc("%2lu %5d %4d %4u %4u %4lu %4lu\n", idx, st->state,
 800efba:	68fb      	ldr	r3, [r7, #12]
 800efbc:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800efc0:	461e      	mov	r6, r3
                   st->got_meas, st->last_meas.temp_deg_c_x10,
 800efc2:	68fb      	ldr	r3, [r7, #12]
 800efc4:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
            printc("%2lu %5d %4d %4u %4u %4lu %4lu\n", idx, st->state,
 800efc8:	4698      	mov	r8, r3
                   st->got_meas, st->last_meas.temp_deg_c_x10,
 800efca:	68fb      	ldr	r3, [r7, #12]
 800efcc:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
            printc("%2lu %5d %4d %4u %4u %4lu %4lu\n", idx, st->state,
 800efd0:	461c      	mov	r4, r3
                   st->last_meas.rh_percent_x10,
 800efd2:	68fb      	ldr	r3, [r7, #12]
 800efd4:	8a5b      	ldrh	r3, [r3, #18]
            printc("%2lu %5d %4d %4u %4u %4lu %4lu\n", idx, st->state,
 800efd6:	461d      	mov	r5, r3
                   tmr_get_ms() - st->last_meas_ms, st->cfg.meas_time_ms);
 800efd8:	f000 fa4a 	bl	800f470 <tmr_get_ms>
 800efdc:	4602      	mov	r2, r0
 800efde:	68fb      	ldr	r3, [r7, #12]
 800efe0:	69db      	ldr	r3, [r3, #28]
            printc("%2lu %5d %4d %4u %4u %4lu %4lu\n", idx, st->state,
 800efe2:	1ad3      	subs	r3, r2, r3
 800efe4:	68fa      	ldr	r2, [r7, #12]
 800efe6:	68d2      	ldr	r2, [r2, #12]
 800efe8:	9203      	str	r2, [sp, #12]
 800efea:	9302      	str	r3, [sp, #8]
 800efec:	9501      	str	r5, [sp, #4]
 800efee:	9400      	str	r4, [sp, #0]
 800eff0:	4643      	mov	r3, r8
 800eff2:	4632      	mov	r2, r6
 800eff4:	6939      	ldr	r1, [r7, #16]
 800eff6:	480e      	ldr	r0, [pc, #56]	@ (800f030 <cmd_tmphm_status+0xa8>)
 800eff8:	f7fc f9fa 	bl	800b3f0 <printc>
             idx++, st++) {
 800effc:	693b      	ldr	r3, [r7, #16]
 800effe:	3301      	adds	r3, #1
 800f000:	613b      	str	r3, [r7, #16]
 800f002:	68fb      	ldr	r3, [r7, #12]
 800f004:	3328      	adds	r3, #40	@ 0x28
 800f006:	60fb      	str	r3, [r7, #12]
             idx < TMPHM_NUM_INSTANCES;
 800f008:	693b      	ldr	r3, [r7, #16]
 800f00a:	2b00      	cmp	r3, #0
 800f00c:	d0d5      	beq.n	800efba <cmd_tmphm_status+0x32>
    for (instance_id = 0; instance_id < TMPHM_NUM_INSTANCES; instance_id++)
 800f00e:	697b      	ldr	r3, [r7, #20]
 800f010:	3301      	adds	r3, #1
 800f012:	617b      	str	r3, [r7, #20]
 800f014:	697b      	ldr	r3, [r7, #20]
 800f016:	2b00      	cmp	r3, #0
 800f018:	d0bf      	beq.n	800ef9a <cmd_tmphm_status+0x12>
        }
    }
    return 0;
 800f01a:	2300      	movs	r3, #0
}
 800f01c:	4618      	mov	r0, r3
 800f01e:	3718      	adds	r7, #24
 800f020:	46bd      	mov	sp, r7
 800f022:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f026:	bf00      	nop
 800f028:	20000bd8 	.word	0x20000bd8
 800f02c:	08014190 	.word	0x08014190
 800f030:	080141f8 	.word	0x080141f8

0800f034 <cmd_tmphm_test>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: tmphm test [<op> [<arg>]]
 */
static int32_t cmd_tmphm_test(int32_t argc, const char** argv)
{
 800f034:	b5b0      	push	{r4, r5, r7, lr}
 800f036:	b092      	sub	sp, #72	@ 0x48
 800f038:	af02      	add	r7, sp, #8
 800f03a:	6078      	str	r0, [r7, #4]
 800f03c:	6039      	str	r1, [r7, #0]
    struct cmd_arg_val arg_vals[4];
    int32_t rc;
    uint32_t idx;
    enum tmphm_instance_id instance_id = 0;
 800f03e:	2300      	movs	r3, #0
 800f040:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

    // Handle help case.
    if (argc == 2) {
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	2b02      	cmp	r3, #2
 800f048:	d104      	bne.n	800f054 <cmd_tmphm_test+0x20>
        printc("Test operations and param(s) are as follows:\n"
 800f04a:	487c      	ldr	r0, [pc, #496]	@ (800f23c <cmd_tmphm_test+0x208>)
 800f04c:	f7fc f9d0 	bl	800b3f0 <printc>
               "  Get last meas, usage: tmphm test lastmeas <instance-id>\n"
               "  Set meas time, usage: tmphm test meastime <instance-id> <time-ms>\n"
               "  Test crc8, usage: tmphm test crc8 byte1 ... (up to 4 bytes)\n"
            );
        return 0;
 800f050:	2300      	movs	r3, #0
 800f052:	e0ee      	b.n	800f232 <cmd_tmphm_test+0x1fe>
    }

    if (argc < 3) {
 800f054:	687b      	ldr	r3, [r7, #4]
 800f056:	2b02      	cmp	r3, #2
 800f058:	dc02      	bgt.n	800f060 <cmd_tmphm_test+0x2c>
        return MOD_ERR_BAD_CMD;
 800f05a:	f06f 0303 	mvn.w	r3, #3
 800f05e:	e0e8      	b.n	800f232 <cmd_tmphm_test+0x1fe>
    }

    // Get instance ID (except for msg option).
    if (strcasecmp(argv[2], "crc8") != 0) {
 800f060:	683b      	ldr	r3, [r7, #0]
 800f062:	3308      	adds	r3, #8
 800f064:	681b      	ldr	r3, [r3, #0]
 800f066:	4976      	ldr	r1, [pc, #472]	@ (800f240 <cmd_tmphm_test+0x20c>)
 800f068:	4618      	mov	r0, r3
 800f06a:	f002 fc4b 	bl	8011904 <strcasecmp>
 800f06e:	4603      	mov	r3, r0
 800f070:	2b00      	cmp	r3, #0
 800f072:	d01d      	beq.n	800f0b0 <cmd_tmphm_test+0x7c>
        rc = cmd_parse_args(argc-3, argv+3, "u+", arg_vals);
 800f074:	687b      	ldr	r3, [r7, #4]
 800f076:	1ed8      	subs	r0, r3, #3
 800f078:	683b      	ldr	r3, [r7, #0]
 800f07a:	f103 010c 	add.w	r1, r3, #12
 800f07e:	f107 0314 	add.w	r3, r7, #20
 800f082:	4a70      	ldr	r2, [pc, #448]	@ (800f244 <cmd_tmphm_test+0x210>)
 800f084:	f7fb fea4 	bl	800add0 <cmd_parse_args>
 800f088:	6378      	str	r0, [r7, #52]	@ 0x34
        if (rc < 1)
 800f08a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f08c:	2b00      	cmp	r3, #0
 800f08e:	dc02      	bgt.n	800f096 <cmd_tmphm_test+0x62>
            return MOD_ERR_BAD_CMD;
 800f090:	f06f 0303 	mvn.w	r3, #3
 800f094:	e0cd      	b.n	800f232 <cmd_tmphm_test+0x1fe>
        instance_id = (enum i2c_instance_id)arg_vals[0].val.u;
 800f096:	69bb      	ldr	r3, [r7, #24]
 800f098:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
        if (instance_id >= TMPHM_NUM_INSTANCES) {
 800f09c:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	d005      	beq.n	800f0b0 <cmd_tmphm_test+0x7c>
            printc("Bad instance\n");
 800f0a4:	4868      	ldr	r0, [pc, #416]	@ (800f248 <cmd_tmphm_test+0x214>)
 800f0a6:	f7fc f9a3 	bl	800b3f0 <printc>
            return MOD_ERR_BAD_INSTANCE;
 800f0aa:	f06f 0305 	mvn.w	r3, #5
 800f0ae:	e0c0      	b.n	800f232 <cmd_tmphm_test+0x1fe>
        }
    }

    if (strcasecmp(argv[2], "lastmeas") == 0) {
 800f0b0:	683b      	ldr	r3, [r7, #0]
 800f0b2:	3308      	adds	r3, #8
 800f0b4:	681b      	ldr	r3, [r3, #0]
 800f0b6:	4965      	ldr	r1, [pc, #404]	@ (800f24c <cmd_tmphm_test+0x218>)
 800f0b8:	4618      	mov	r0, r3
 800f0ba:	f002 fc23 	bl	8011904 <strcasecmp>
 800f0be:	4603      	mov	r3, r0
 800f0c0:	2b00      	cmp	r3, #0
 800f0c2:	d147      	bne.n	800f154 <cmd_tmphm_test+0x120>
        struct tmphm_meas meas;
        uint32_t meas_age_ms;
        rc = tmphm_get_last_meas(instance_id, &meas, &meas_age_ms);
 800f0c4:	f107 020c 	add.w	r2, r7, #12
 800f0c8:	f107 0110 	add.w	r1, r7, #16
 800f0cc:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800f0d0:	4618      	mov	r0, r3
 800f0d2:	f7ff febb 	bl	800ee4c <tmphm_get_last_meas>
 800f0d6:	6378      	str	r0, [r7, #52]	@ 0x34
        if (rc == 0)
 800f0d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f0da:	2b00      	cmp	r3, #0
 800f0dc:	d135      	bne.n	800f14a <cmd_tmphm_test+0x116>
            printf("Temp=%d.%d C Hum=%u.%u %% age=%lu ms\n",
                   meas.temp_deg_c_x10 / 10,
 800f0de:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
            printf("Temp=%d.%d C Hum=%u.%u %% age=%lu ms\n",
 800f0e2:	4a5b      	ldr	r2, [pc, #364]	@ (800f250 <cmd_tmphm_test+0x21c>)
 800f0e4:	fb82 1203 	smull	r1, r2, r2, r3
 800f0e8:	1092      	asrs	r2, r2, #2
 800f0ea:	17db      	asrs	r3, r3, #31
 800f0ec:	1ad3      	subs	r3, r2, r3
 800f0ee:	b21b      	sxth	r3, r3
 800f0f0:	4618      	mov	r0, r3
                   meas.temp_deg_c_x10 % 10,
 800f0f2:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
            printf("Temp=%d.%d C Hum=%u.%u %% age=%lu ms\n",
 800f0f6:	4b56      	ldr	r3, [pc, #344]	@ (800f250 <cmd_tmphm_test+0x21c>)
 800f0f8:	fb83 1302 	smull	r1, r3, r3, r2
 800f0fc:	1099      	asrs	r1, r3, #2
 800f0fe:	17d3      	asrs	r3, r2, #31
 800f100:	1ac9      	subs	r1, r1, r3
 800f102:	460b      	mov	r3, r1
 800f104:	009b      	lsls	r3, r3, #2
 800f106:	440b      	add	r3, r1
 800f108:	005b      	lsls	r3, r3, #1
 800f10a:	1ad3      	subs	r3, r2, r3
 800f10c:	b21b      	sxth	r3, r3
 800f10e:	461c      	mov	r4, r3
                   meas.rh_percent_x10 / 10,
 800f110:	8a7b      	ldrh	r3, [r7, #18]
            printf("Temp=%d.%d C Hum=%u.%u %% age=%lu ms\n",
 800f112:	4a50      	ldr	r2, [pc, #320]	@ (800f254 <cmd_tmphm_test+0x220>)
 800f114:	fba2 2303 	umull	r2, r3, r2, r3
 800f118:	08db      	lsrs	r3, r3, #3
 800f11a:	b29b      	uxth	r3, r3
 800f11c:	461d      	mov	r5, r3
                   meas.rh_percent_x10 % 10,
 800f11e:	8a7a      	ldrh	r2, [r7, #18]
            printf("Temp=%d.%d C Hum=%u.%u %% age=%lu ms\n",
 800f120:	4b4c      	ldr	r3, [pc, #304]	@ (800f254 <cmd_tmphm_test+0x220>)
 800f122:	fba3 1302 	umull	r1, r3, r3, r2
 800f126:	08d9      	lsrs	r1, r3, #3
 800f128:	460b      	mov	r3, r1
 800f12a:	009b      	lsls	r3, r3, #2
 800f12c:	440b      	add	r3, r1
 800f12e:	005b      	lsls	r3, r3, #1
 800f130:	1ad3      	subs	r3, r2, r3
 800f132:	b29b      	uxth	r3, r3
 800f134:	461a      	mov	r2, r3
 800f136:	68fb      	ldr	r3, [r7, #12]
 800f138:	9301      	str	r3, [sp, #4]
 800f13a:	9200      	str	r2, [sp, #0]
 800f13c:	462b      	mov	r3, r5
 800f13e:	4622      	mov	r2, r4
 800f140:	4601      	mov	r1, r0
 800f142:	4845      	ldr	r0, [pc, #276]	@ (800f258 <cmd_tmphm_test+0x224>)
 800f144:	f002 fa7c 	bl	8011640 <iprintf>
 800f148:	e072      	b.n	800f230 <cmd_tmphm_test+0x1fc>
                   meas_age_ms);
        else
            printf("tmphm_get_last_meas fails rc=%ld\n", rc);
 800f14a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800f14c:	4843      	ldr	r0, [pc, #268]	@ (800f25c <cmd_tmphm_test+0x228>)
 800f14e:	f002 fa77 	bl	8011640 <iprintf>
 800f152:	e06d      	b.n	800f230 <cmd_tmphm_test+0x1fc>
    } else if (strcasecmp(argv[2], "meastime") == 0) {
 800f154:	683b      	ldr	r3, [r7, #0]
 800f156:	3308      	adds	r3, #8
 800f158:	681b      	ldr	r3, [r3, #0]
 800f15a:	4941      	ldr	r1, [pc, #260]	@ (800f260 <cmd_tmphm_test+0x22c>)
 800f15c:	4618      	mov	r0, r3
 800f15e:	f002 fbd1 	bl	8011904 <strcasecmp>
 800f162:	4603      	mov	r3, r0
 800f164:	2b00      	cmp	r3, #0
 800f166:	d11c      	bne.n	800f1a2 <cmd_tmphm_test+0x16e>
        rc = cmd_parse_args(argc-4, argv+4, "u", arg_vals);
 800f168:	687b      	ldr	r3, [r7, #4]
 800f16a:	1f18      	subs	r0, r3, #4
 800f16c:	683b      	ldr	r3, [r7, #0]
 800f16e:	f103 0110 	add.w	r1, r3, #16
 800f172:	f107 0314 	add.w	r3, r7, #20
 800f176:	4a3b      	ldr	r2, [pc, #236]	@ (800f264 <cmd_tmphm_test+0x230>)
 800f178:	f7fb fe2a 	bl	800add0 <cmd_parse_args>
 800f17c:	6378      	str	r0, [r7, #52]	@ 0x34
        if (rc != 1) {
 800f17e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f180:	2b01      	cmp	r3, #1
 800f182:	d002      	beq.n	800f18a <cmd_tmphm_test+0x156>
            return MOD_ERR_BAD_CMD;
 800f184:	f06f 0303 	mvn.w	r3, #3
 800f188:	e053      	b.n	800f232 <cmd_tmphm_test+0x1fe>
        }
        tmphm_states[instance_id].cfg.meas_time_ms = arg_vals[0].val.u;
 800f18a:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800f18e:	69b9      	ldr	r1, [r7, #24]
 800f190:	4835      	ldr	r0, [pc, #212]	@ (800f268 <cmd_tmphm_test+0x234>)
 800f192:	4613      	mov	r3, r2
 800f194:	009b      	lsls	r3, r3, #2
 800f196:	4413      	add	r3, r2
 800f198:	00db      	lsls	r3, r3, #3
 800f19a:	4403      	add	r3, r0
 800f19c:	330c      	adds	r3, #12
 800f19e:	6019      	str	r1, [r3, #0]
 800f1a0:	e046      	b.n	800f230 <cmd_tmphm_test+0x1fc>
    } else if (strcasecmp(argv[2], "crc8") == 0) {
 800f1a2:	683b      	ldr	r3, [r7, #0]
 800f1a4:	3308      	adds	r3, #8
 800f1a6:	681b      	ldr	r3, [r3, #0]
 800f1a8:	4925      	ldr	r1, [pc, #148]	@ (800f240 <cmd_tmphm_test+0x20c>)
 800f1aa:	4618      	mov	r0, r3
 800f1ac:	f002 fbaa 	bl	8011904 <strcasecmp>
 800f1b0:	4603      	mov	r3, r0
 800f1b2:	2b00      	cmp	r3, #0
 800f1b4:	d132      	bne.n	800f21c <cmd_tmphm_test+0x1e8>
        uint8_t data[4];

        rc = cmd_parse_args(argc-3, argv+3, "u[u[u[u]]]", arg_vals);
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	1ed8      	subs	r0, r3, #3
 800f1ba:	683b      	ldr	r3, [r7, #0]
 800f1bc:	f103 010c 	add.w	r1, r3, #12
 800f1c0:	f107 0314 	add.w	r3, r7, #20
 800f1c4:	4a29      	ldr	r2, [pc, #164]	@ (800f26c <cmd_tmphm_test+0x238>)
 800f1c6:	f7fb fe03 	bl	800add0 <cmd_parse_args>
 800f1ca:	6378      	str	r0, [r7, #52]	@ 0x34
        if (rc < 1) {
 800f1cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f1ce:	2b00      	cmp	r3, #0
 800f1d0:	dc02      	bgt.n	800f1d8 <cmd_tmphm_test+0x1a4>
            return MOD_ERR_BAD_CMD;
 800f1d2:	f06f 0303 	mvn.w	r3, #3
 800f1d6:	e02c      	b.n	800f232 <cmd_tmphm_test+0x1fe>
        }
        for (idx = 0; idx < 4; idx++)
 800f1d8:	2300      	movs	r3, #0
 800f1da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f1dc:	e00f      	b.n	800f1fe <cmd_tmphm_test+0x1ca>
            data[idx] = (uint8_t)arg_vals[idx].val.u;
 800f1de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f1e0:	00db      	lsls	r3, r3, #3
 800f1e2:	3340      	adds	r3, #64	@ 0x40
 800f1e4:	443b      	add	r3, r7
 800f1e6:	f853 3c28 	ldr.w	r3, [r3, #-40]
 800f1ea:	b2d9      	uxtb	r1, r3
 800f1ec:	f107 0208 	add.w	r2, r7, #8
 800f1f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f1f2:	4413      	add	r3, r2
 800f1f4:	460a      	mov	r2, r1
 800f1f6:	701a      	strb	r2, [r3, #0]
        for (idx = 0; idx < 4; idx++)
 800f1f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f1fa:	3301      	adds	r3, #1
 800f1fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f1fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f200:	2b03      	cmp	r3, #3
 800f202:	d9ec      	bls.n	800f1de <cmd_tmphm_test+0x1aa>

        printc("crc8: 0x%02x\n", crc8(data, rc));
 800f204:	f107 0308 	add.w	r3, r7, #8
 800f208:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800f20a:	4618      	mov	r0, r3
 800f20c:	f000 f834 	bl	800f278 <crc8>
 800f210:	4603      	mov	r3, r0
 800f212:	4619      	mov	r1, r3
 800f214:	4816      	ldr	r0, [pc, #88]	@ (800f270 <cmd_tmphm_test+0x23c>)
 800f216:	f7fc f8eb 	bl	800b3f0 <printc>
 800f21a:	e009      	b.n	800f230 <cmd_tmphm_test+0x1fc>
    } else {
        printc("Invalid operation '%s'\n", argv[2]);
 800f21c:	683b      	ldr	r3, [r7, #0]
 800f21e:	3308      	adds	r3, #8
 800f220:	681b      	ldr	r3, [r3, #0]
 800f222:	4619      	mov	r1, r3
 800f224:	4813      	ldr	r0, [pc, #76]	@ (800f274 <cmd_tmphm_test+0x240>)
 800f226:	f7fc f8e3 	bl	800b3f0 <printc>
        return MOD_ERR_BAD_CMD;
 800f22a:	f06f 0303 	mvn.w	r3, #3
 800f22e:	e000      	b.n	800f232 <cmd_tmphm_test+0x1fe>
    }

    return 0;
 800f230:	2300      	movs	r3, #0
}
 800f232:	4618      	mov	r0, r3
 800f234:	3740      	adds	r7, #64	@ 0x40
 800f236:	46bd      	mov	sp, r7
 800f238:	bdb0      	pop	{r4, r5, r7, pc}
 800f23a:	bf00      	nop
 800f23c:	08014218 	.word	0x08014218
 800f240:	08014304 	.word	0x08014304
 800f244:	0801430c 	.word	0x0801430c
 800f248:	08014310 	.word	0x08014310
 800f24c:	08014320 	.word	0x08014320
 800f250:	66666667 	.word	0x66666667
 800f254:	cccccccd 	.word	0xcccccccd
 800f258:	0801432c 	.word	0x0801432c
 800f25c:	08014354 	.word	0x08014354
 800f260:	08014378 	.word	0x08014378
 800f264:	08014384 	.word	0x08014384
 800f268:	20000bd8 	.word	0x20000bd8
 800f26c:	08014388 	.word	0x08014388
 800f270:	08014394 	.word	0x08014394
 800f274:	080143a4 	.word	0x080143a4

0800f278 <crc8>:
 * code, or something very similar to it, on the web.
 *
 */

static uint8_t crc8(const uint8_t *data, int len)
{
 800f278:	b480      	push	{r7}
 800f27a:	b087      	sub	sp, #28
 800f27c:	af00      	add	r7, sp, #0
 800f27e:	6078      	str	r0, [r7, #4]
 800f280:	6039      	str	r1, [r7, #0]
    //   "normal" representation
    // - Initialization: 0xff.
    // - Final XOR: 0x00 (i.e. none).
    // - Example: 0xbeef => 0x92.
    //
    const uint8_t polynomial = 0x31;
 800f282:	2331      	movs	r3, #49	@ 0x31
 800f284:	72fb      	strb	r3, [r7, #11]
    uint8_t crc = 0xff;
 800f286:	23ff      	movs	r3, #255	@ 0xff
 800f288:	75fb      	strb	r3, [r7, #23]
    uint32_t idx1;
    uint32_t idx2;

    for (idx1 = len; idx1 > 0; idx1--)
 800f28a:	683b      	ldr	r3, [r7, #0]
 800f28c:	613b      	str	r3, [r7, #16]
 800f28e:	e023      	b.n	800f2d8 <crc8+0x60>
    {
        crc ^= *data++;
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	1c5a      	adds	r2, r3, #1
 800f294:	607a      	str	r2, [r7, #4]
 800f296:	781a      	ldrb	r2, [r3, #0]
 800f298:	7dfb      	ldrb	r3, [r7, #23]
 800f29a:	4053      	eors	r3, r2
 800f29c:	75fb      	strb	r3, [r7, #23]
        for (idx2 = 8; idx2 > 0; idx2--)
 800f29e:	2308      	movs	r3, #8
 800f2a0:	60fb      	str	r3, [r7, #12]
 800f2a2:	e013      	b.n	800f2cc <crc8+0x54>
        {
            crc = (crc & 0x80) ? (crc << 1) ^ polynomial : (crc << 1);
 800f2a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f2a8:	2b00      	cmp	r3, #0
 800f2aa:	da08      	bge.n	800f2be <crc8+0x46>
 800f2ac:	7dfb      	ldrb	r3, [r7, #23]
 800f2ae:	005b      	lsls	r3, r3, #1
 800f2b0:	b25a      	sxtb	r2, r3
 800f2b2:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800f2b6:	4053      	eors	r3, r2
 800f2b8:	b25b      	sxtb	r3, r3
 800f2ba:	b2db      	uxtb	r3, r3
 800f2bc:	e002      	b.n	800f2c4 <crc8+0x4c>
 800f2be:	7dfb      	ldrb	r3, [r7, #23]
 800f2c0:	005b      	lsls	r3, r3, #1
 800f2c2:	b2db      	uxtb	r3, r3
 800f2c4:	75fb      	strb	r3, [r7, #23]
        for (idx2 = 8; idx2 > 0; idx2--)
 800f2c6:	68fb      	ldr	r3, [r7, #12]
 800f2c8:	3b01      	subs	r3, #1
 800f2ca:	60fb      	str	r3, [r7, #12]
 800f2cc:	68fb      	ldr	r3, [r7, #12]
 800f2ce:	2b00      	cmp	r3, #0
 800f2d0:	d1e8      	bne.n	800f2a4 <crc8+0x2c>
    for (idx1 = len; idx1 > 0; idx1--)
 800f2d2:	693b      	ldr	r3, [r7, #16]
 800f2d4:	3b01      	subs	r3, #1
 800f2d6:	613b      	str	r3, [r7, #16]
 800f2d8:	693b      	ldr	r3, [r7, #16]
 800f2da:	2b00      	cmp	r3, #0
 800f2dc:	d1d8      	bne.n	800f290 <crc8+0x18>
        }
    }
    return crc;
 800f2de:	7dfb      	ldrb	r3, [r7, #23]
}
 800f2e0:	4618      	mov	r0, r3
 800f2e2:	371c      	adds	r7, #28
 800f2e4:	46bd      	mov	sp, r7
 800f2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2ea:	4770      	bx	lr

0800f2ec <LL_SYSTICK_EnableIT>:
{
 800f2ec:	b480      	push	{r7}
 800f2ee:	af00      	add	r7, sp, #0
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 800f2f0:	4b05      	ldr	r3, [pc, #20]	@ (800f308 <LL_SYSTICK_EnableIT+0x1c>)
 800f2f2:	681b      	ldr	r3, [r3, #0]
 800f2f4:	4a04      	ldr	r2, [pc, #16]	@ (800f308 <LL_SYSTICK_EnableIT+0x1c>)
 800f2f6:	f043 0302 	orr.w	r3, r3, #2
 800f2fa:	6013      	str	r3, [r2, #0]
}
 800f2fc:	bf00      	nop
 800f2fe:	46bd      	mov	sp, r7
 800f300:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f304:	4770      	bx	lr
 800f306:	bf00      	nop
 800f308:	e000e010 	.word	0xe000e010

0800f30c <tmr_init>:
 * This function initializes the tmr singleton module. Generally, it should not
 * access other modules as they might not have been initialized yet. An
 * exception is the log module.
 */
int32_t tmr_init(struct tmr_cfg* cfg)
{
 800f30c:	b580      	push	{r7, lr}
 800f30e:	b082      	sub	sp, #8
 800f310:	af00      	add	r7, sp, #0
 800f312:	6078      	str	r0, [r7, #4]
    log_debug("In tmr_init()\n");
 800f314:	4b0b      	ldr	r3, [pc, #44]	@ (800f344 <tmr_init+0x38>)
 800f316:	781b      	ldrb	r3, [r3, #0]
 800f318:	2b00      	cmp	r3, #0
 800f31a:	d006      	beq.n	800f32a <tmr_init+0x1e>
 800f31c:	4b0a      	ldr	r3, [pc, #40]	@ (800f348 <tmr_init+0x3c>)
 800f31e:	681b      	ldr	r3, [r3, #0]
 800f320:	2b03      	cmp	r3, #3
 800f322:	dd02      	ble.n	800f32a <tmr_init+0x1e>
 800f324:	4809      	ldr	r0, [pc, #36]	@ (800f34c <tmr_init+0x40>)
 800f326:	f7fe ff45 	bl	800e1b4 <log_printf>
    memset(&tmr_info, 0, sizeof(tmr_info));
    memset(&tmrs, 0, sizeof(tmrs));
 800f32a:	22c8      	movs	r2, #200	@ 0xc8
 800f32c:	2100      	movs	r1, #0
 800f32e:	4808      	ldr	r0, [pc, #32]	@ (800f350 <tmr_init+0x44>)
 800f330:	f002 fae0 	bl	80118f4 <memset>
    // - The system tick timer/counter counts (SysTick->LOAD + 1) counts for
    //   each system tick.
    // - Thus, each timer/counter tick is SYSTICK_NS/(SysTick->LOAD + 1) ns per
    //   system tick. Call this factor N.

    LL_SYSTICK_EnableIT();
 800f334:	f7ff ffda 	bl	800f2ec <LL_SYSTICK_EnableIT>
    return 0;
 800f338:	2300      	movs	r3, #0
}
 800f33a:	4618      	mov	r0, r3
 800f33c:	3708      	adds	r7, #8
 800f33e:	46bd      	mov	sp, r7
 800f340:	bd80      	pop	{r7, pc}
 800f342:	bf00      	nop
 800f344:	200003ec 	.word	0x200003ec
 800f348:	200004e4 	.word	0x200004e4
 800f34c:	08014444 	.word	0x08014444
 800f350:	20000c1c 	.word	0x20000c1c

0800f354 <tmr_start>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * This function starts the tmr singleton module, to enter normal operation.
 */
int32_t tmr_start(void)
{
 800f354:	b580      	push	{r7, lr}
 800f356:	b082      	sub	sp, #8
 800f358:	af00      	add	r7, sp, #0
    int32_t result;

    log_debug("In tmr_start()\n");
 800f35a:	4b12      	ldr	r3, [pc, #72]	@ (800f3a4 <tmr_start+0x50>)
 800f35c:	781b      	ldrb	r3, [r3, #0]
 800f35e:	2b00      	cmp	r3, #0
 800f360:	d006      	beq.n	800f370 <tmr_start+0x1c>
 800f362:	4b11      	ldr	r3, [pc, #68]	@ (800f3a8 <tmr_start+0x54>)
 800f364:	681b      	ldr	r3, [r3, #0]
 800f366:	2b03      	cmp	r3, #3
 800f368:	dd02      	ble.n	800f370 <tmr_start+0x1c>
 800f36a:	4810      	ldr	r0, [pc, #64]	@ (800f3ac <tmr_start+0x58>)
 800f36c:	f7fe ff22 	bl	800e1b4 <log_printf>
    result = cmd_register(&cmd_info);
 800f370:	480f      	ldr	r0, [pc, #60]	@ (800f3b0 <tmr_start+0x5c>)
 800f372:	f7fb fa13 	bl	800a79c <cmd_register>
 800f376:	6078      	str	r0, [r7, #4]
    if (result < 0) {
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	da0d      	bge.n	800f39a <tmr_start+0x46>
        log_error("tmr_start: cmd error %d\n", result);
 800f37e:	4b09      	ldr	r3, [pc, #36]	@ (800f3a4 <tmr_start+0x50>)
 800f380:	781b      	ldrb	r3, [r3, #0]
 800f382:	2b00      	cmp	r3, #0
 800f384:	d007      	beq.n	800f396 <tmr_start+0x42>
 800f386:	4b08      	ldr	r3, [pc, #32]	@ (800f3a8 <tmr_start+0x54>)
 800f388:	681b      	ldr	r3, [r3, #0]
 800f38a:	2b00      	cmp	r3, #0
 800f38c:	dd03      	ble.n	800f396 <tmr_start+0x42>
 800f38e:	6879      	ldr	r1, [r7, #4]
 800f390:	4808      	ldr	r0, [pc, #32]	@ (800f3b4 <tmr_start+0x60>)
 800f392:	f7fe ff0f 	bl	800e1b4 <log_printf>
        return result;
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	e000      	b.n	800f39c <tmr_start+0x48>
    }
    return 0;
 800f39a:	2300      	movs	r3, #0
}
 800f39c:	4618      	mov	r0, r3
 800f39e:	3708      	adds	r7, #8
 800f3a0:	46bd      	mov	sp, r7
 800f3a2:	bd80      	pop	{r7, pc}
 800f3a4:	200003ec 	.word	0x200003ec
 800f3a8:	200004e4 	.word	0x200004e4
 800f3ac:	08014458 	.word	0x08014458
 800f3b0:	200004e8 	.word	0x200004e8
 800f3b4:	08014470 	.word	0x08014470

0800f3b8 <tmr_run>:
 *
 * This function runs the tmr singleton module, during normal operation.  It
 * checks for expired timers, and runs the callback function.
 */
int32_t tmr_run(void)
{
 800f3b8:	b580      	push	{r7, lr}
 800f3ba:	b086      	sub	sp, #24
 800f3bc:	af00      	add	r7, sp, #0
    static uint32_t last_ms = 0;
    int32_t idx;
    uint32_t now_ms = tmr_get_ms();
 800f3be:	f000 f857 	bl	800f470 <tmr_get_ms>
 800f3c2:	6138      	str	r0, [r7, #16]

    // Fast exit if time has not changed.
    if (now_ms == last_ms)
 800f3c4:	4b28      	ldr	r3, [pc, #160]	@ (800f468 <tmr_run+0xb0>)
 800f3c6:	681b      	ldr	r3, [r3, #0]
 800f3c8:	693a      	ldr	r2, [r7, #16]
 800f3ca:	429a      	cmp	r2, r3
 800f3cc:	d101      	bne.n	800f3d2 <tmr_run+0x1a>
        return 0;
 800f3ce:	2300      	movs	r3, #0
 800f3d0:	e046      	b.n	800f460 <tmr_run+0xa8>

    last_ms = now_ms;
 800f3d2:	4a25      	ldr	r2, [pc, #148]	@ (800f468 <tmr_run+0xb0>)
 800f3d4:	693b      	ldr	r3, [r7, #16]
 800f3d6:	6013      	str	r3, [r2, #0]
    for (idx = 0; idx < TMR_NUM_INST; idx++) {
 800f3d8:	2300      	movs	r3, #0
 800f3da:	617b      	str	r3, [r7, #20]
 800f3dc:	e03c      	b.n	800f458 <tmr_run+0xa0>
        struct tmr_inst_info* ti = &tmrs[idx];
 800f3de:	697a      	ldr	r2, [r7, #20]
 800f3e0:	4613      	mov	r3, r2
 800f3e2:	009b      	lsls	r3, r3, #2
 800f3e4:	4413      	add	r3, r2
 800f3e6:	009b      	lsls	r3, r3, #2
 800f3e8:	4a20      	ldr	r2, [pc, #128]	@ (800f46c <tmr_run+0xb4>)
 800f3ea:	4413      	add	r3, r2
 800f3ec:	60fb      	str	r3, [r7, #12]
        if (ti->cb_cntx == TMR_CNTX_BASE_LEVEL && ti->state == TMR_RUNNING) {
 800f3ee:	68fb      	ldr	r3, [r7, #12]
 800f3f0:	7c5b      	ldrb	r3, [r3, #17]
 800f3f2:	2b00      	cmp	r3, #0
 800f3f4:	d12d      	bne.n	800f452 <tmr_run+0x9a>
 800f3f6:	68fb      	ldr	r3, [r7, #12]
 800f3f8:	7c1b      	ldrb	r3, [r3, #16]
 800f3fa:	2b02      	cmp	r3, #2
 800f3fc:	d129      	bne.n	800f452 <tmr_run+0x9a>
            if (now_ms - ti->start_time >= ti->period_ms) {
 800f3fe:	68fb      	ldr	r3, [r7, #12]
 800f400:	685b      	ldr	r3, [r3, #4]
 800f402:	693a      	ldr	r2, [r7, #16]
 800f404:	1ad2      	subs	r2, r2, r3
 800f406:	68fb      	ldr	r3, [r7, #12]
 800f408:	681b      	ldr	r3, [r3, #0]
 800f40a:	429a      	cmp	r2, r3
 800f40c:	d321      	bcc.n	800f452 <tmr_run+0x9a>
                // Save period in case user changes it in handler.
                uint32_t save_period_ms = ti->period_ms;
 800f40e:	68fb      	ldr	r3, [r7, #12]
 800f410:	681b      	ldr	r3, [r3, #0]
 800f412:	60bb      	str	r3, [r7, #8]
                ti->state = TMR_EXPIRED;
 800f414:	68fb      	ldr	r3, [r7, #12]
 800f416:	2203      	movs	r2, #3
 800f418:	741a      	strb	r2, [r3, #16]
                if (ti->cb_func != NULL) {
 800f41a:	68fb      	ldr	r3, [r7, #12]
 800f41c:	689b      	ldr	r3, [r3, #8]
 800f41e:	2b00      	cmp	r3, #0
 800f420:	d017      	beq.n	800f452 <tmr_run+0x9a>
                    enum tmr_cb_action result =
                        ti->cb_func(idx, ti->cb_user_data);
 800f422:	68fb      	ldr	r3, [r7, #12]
 800f424:	689b      	ldr	r3, [r3, #8]
 800f426:	68fa      	ldr	r2, [r7, #12]
 800f428:	68d2      	ldr	r2, [r2, #12]
 800f42a:	4611      	mov	r1, r2
 800f42c:	6978      	ldr	r0, [r7, #20]
 800f42e:	4798      	blx	r3
 800f430:	4603      	mov	r3, r0
 800f432:	71fb      	strb	r3, [r7, #7]
                    now_ms = tmr_get_ms();
 800f434:	f000 f81c 	bl	800f470 <tmr_get_ms>
 800f438:	6138      	str	r0, [r7, #16]
                    if (result == TMR_CB_RESTART) {
 800f43a:	79fb      	ldrb	r3, [r7, #7]
 800f43c:	2b01      	cmp	r3, #1
 800f43e:	d108      	bne.n	800f452 <tmr_run+0x9a>
                        ti->state = TMR_RUNNING;
 800f440:	68fb      	ldr	r3, [r7, #12]
 800f442:	2202      	movs	r2, #2
 800f444:	741a      	strb	r2, [r3, #16]
                        ti->start_time += save_period_ms;
 800f446:	68fb      	ldr	r3, [r7, #12]
 800f448:	685a      	ldr	r2, [r3, #4]
 800f44a:	68bb      	ldr	r3, [r7, #8]
 800f44c:	441a      	add	r2, r3
 800f44e:	68fb      	ldr	r3, [r7, #12]
 800f450:	605a      	str	r2, [r3, #4]
    for (idx = 0; idx < TMR_NUM_INST; idx++) {
 800f452:	697b      	ldr	r3, [r7, #20]
 800f454:	3301      	adds	r3, #1
 800f456:	617b      	str	r3, [r7, #20]
 800f458:	697b      	ldr	r3, [r7, #20]
 800f45a:	2b09      	cmp	r3, #9
 800f45c:	ddbf      	ble.n	800f3de <tmr_run+0x26>
                    }
                }
            }
        }
    }
    return 0;
 800f45e:	2300      	movs	r3, #0
}
 800f460:	4618      	mov	r0, r3
 800f462:	3718      	adds	r7, #24
 800f464:	46bd      	mov	sp, r7
 800f466:	bd80      	pop	{r7, pc}
 800f468:	20000ce4 	.word	0x20000ce4
 800f46c:	20000c1c 	.word	0x20000c1c

0800f470 <tmr_get_ms>:
 * @brief Get system tick counter.
 *
 * @return System tick value.
 */
uint32_t tmr_get_ms(void)
{
 800f470:	b480      	push	{r7}
 800f472:	af00      	add	r7, sp, #0
    return tick_ms_ctr;
 800f474:	4b03      	ldr	r3, [pc, #12]	@ (800f484 <tmr_get_ms+0x14>)
 800f476:	681b      	ldr	r3, [r3, #0]
}
 800f478:	4618      	mov	r0, r3
 800f47a:	46bd      	mov	sp, r7
 800f47c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f480:	4770      	bx	lr
 800f482:	bf00      	nop
 800f484:	20000c10 	.word	0x20000c10

0800f488 <tmr_inst_get>:
 *
 * Since no callback function is provided, the user should poll the state of
 * the timer instance, to check if it has expired.
 */
int32_t tmr_inst_get(uint32_t ms)
{
 800f488:	b580      	push	{r7, lr}
 800f48a:	b084      	sub	sp, #16
 800f48c:	af00      	add	r7, sp, #0
 800f48e:	6078      	str	r0, [r7, #4]
    uint32_t idx;

    for (idx = 0; idx < TMR_NUM_INST; idx++) {
 800f490:	2300      	movs	r3, #0
 800f492:	60fb      	str	r3, [r7, #12]
 800f494:	e028      	b.n	800f4e8 <tmr_inst_get+0x60>
        struct tmr_inst_info* ti = &tmrs[idx];
 800f496:	68fa      	ldr	r2, [r7, #12]
 800f498:	4613      	mov	r3, r2
 800f49a:	009b      	lsls	r3, r3, #2
 800f49c:	4413      	add	r3, r2
 800f49e:	009b      	lsls	r3, r3, #2
 800f4a0:	4a1b      	ldr	r2, [pc, #108]	@ (800f510 <tmr_inst_get+0x88>)
 800f4a2:	4413      	add	r3, r2
 800f4a4:	60bb      	str	r3, [r7, #8]
        if (ti->state == TMR_UNUSED) {
 800f4a6:	68bb      	ldr	r3, [r7, #8]
 800f4a8:	7c1b      	ldrb	r3, [r3, #16]
 800f4aa:	2b00      	cmp	r3, #0
 800f4ac:	d119      	bne.n	800f4e2 <tmr_inst_get+0x5a>
            ti->period_ms = ms;
 800f4ae:	68bb      	ldr	r3, [r7, #8]
 800f4b0:	687a      	ldr	r2, [r7, #4]
 800f4b2:	601a      	str	r2, [r3, #0]
            if (ms == 0) {
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	2b00      	cmp	r3, #0
 800f4b8:	d103      	bne.n	800f4c2 <tmr_inst_get+0x3a>
                ti->state = TMR_STOPPED;
 800f4ba:	68bb      	ldr	r3, [r7, #8]
 800f4bc:	2201      	movs	r2, #1
 800f4be:	741a      	strb	r2, [r3, #16]
 800f4c0:	e007      	b.n	800f4d2 <tmr_inst_get+0x4a>
            } else {
                ti->start_time = tmr_get_ms();
 800f4c2:	f7ff ffd5 	bl	800f470 <tmr_get_ms>
 800f4c6:	4602      	mov	r2, r0
 800f4c8:	68bb      	ldr	r3, [r7, #8]
 800f4ca:	605a      	str	r2, [r3, #4]
                ti->state = TMR_RUNNING;
 800f4cc:	68bb      	ldr	r3, [r7, #8]
 800f4ce:	2202      	movs	r2, #2
 800f4d0:	741a      	strb	r2, [r3, #16]
            }
            ti->cb_func = NULL;
 800f4d2:	68bb      	ldr	r3, [r7, #8]
 800f4d4:	2200      	movs	r2, #0
 800f4d6:	609a      	str	r2, [r3, #8]
            ti->cb_user_data = 0;
 800f4d8:	68bb      	ldr	r3, [r7, #8]
 800f4da:	2200      	movs	r2, #0
 800f4dc:	60da      	str	r2, [r3, #12]
            return idx;
 800f4de:	68fb      	ldr	r3, [r7, #12]
 800f4e0:	e012      	b.n	800f508 <tmr_inst_get+0x80>
    for (idx = 0; idx < TMR_NUM_INST; idx++) {
 800f4e2:	68fb      	ldr	r3, [r7, #12]
 800f4e4:	3301      	adds	r3, #1
 800f4e6:	60fb      	str	r3, [r7, #12]
 800f4e8:	68fb      	ldr	r3, [r7, #12]
 800f4ea:	2b09      	cmp	r3, #9
 800f4ec:	d9d3      	bls.n	800f496 <tmr_inst_get+0xe>
        }
    }
    // Out of timers.
    log_error("Out of timers\n");
 800f4ee:	4b09      	ldr	r3, [pc, #36]	@ (800f514 <tmr_inst_get+0x8c>)
 800f4f0:	781b      	ldrb	r3, [r3, #0]
 800f4f2:	2b00      	cmp	r3, #0
 800f4f4:	d006      	beq.n	800f504 <tmr_inst_get+0x7c>
 800f4f6:	4b08      	ldr	r3, [pc, #32]	@ (800f518 <tmr_inst_get+0x90>)
 800f4f8:	681b      	ldr	r3, [r3, #0]
 800f4fa:	2b00      	cmp	r3, #0
 800f4fc:	dd02      	ble.n	800f504 <tmr_inst_get+0x7c>
 800f4fe:	4807      	ldr	r0, [pc, #28]	@ (800f51c <tmr_inst_get+0x94>)
 800f500:	f7fe fe58 	bl	800e1b4 <log_printf>
    return MOD_ERR_RESOURCE;
 800f504:	f06f 0301 	mvn.w	r3, #1
}
 800f508:	4618      	mov	r0, r3
 800f50a:	3710      	adds	r7, #16
 800f50c:	46bd      	mov	sp, r7
 800f50e:	bd80      	pop	{r7, pc}
 800f510:	20000c1c 	.word	0x20000c1c
 800f514:	200003ec 	.word	0x200003ec
 800f518:	200004e4 	.word	0x200004e4
 800f51c:	08014490 	.word	0x08014490

0800f520 <tmr_inst_get_cb>:
 * and put in the TMR_RUNNING state. Otherwise, it is put in the TMR_STOPPED
 * state.
 */
int32_t tmr_inst_get_cb(uint32_t ms, tmr_cb_func cb_func, uint32_t cb_user_data,
                        enum tmr_cb_cntx cb_cntx)
{
 800f520:	b580      	push	{r7, lr}
 800f522:	b086      	sub	sp, #24
 800f524:	af00      	add	r7, sp, #0
 800f526:	60f8      	str	r0, [r7, #12]
 800f528:	60b9      	str	r1, [r7, #8]
 800f52a:	607a      	str	r2, [r7, #4]
 800f52c:	70fb      	strb	r3, [r7, #3]
    int32_t tmr_id;

    tmr_id = tmr_inst_get(ms);
 800f52e:	68f8      	ldr	r0, [r7, #12]
 800f530:	f7ff ffaa 	bl	800f488 <tmr_inst_get>
 800f534:	6178      	str	r0, [r7, #20]
    if (tmr_id >= 0) {
 800f536:	697b      	ldr	r3, [r7, #20]
 800f538:	2b00      	cmp	r3, #0
 800f53a:	db10      	blt.n	800f55e <tmr_inst_get_cb+0x3e>
        struct tmr_inst_info* ti = &tmrs[tmr_id];
 800f53c:	697a      	ldr	r2, [r7, #20]
 800f53e:	4613      	mov	r3, r2
 800f540:	009b      	lsls	r3, r3, #2
 800f542:	4413      	add	r3, r2
 800f544:	009b      	lsls	r3, r3, #2
 800f546:	4a08      	ldr	r2, [pc, #32]	@ (800f568 <tmr_inst_get_cb+0x48>)
 800f548:	4413      	add	r3, r2
 800f54a:	613b      	str	r3, [r7, #16]
        ti->cb_cntx = cb_cntx;
 800f54c:	693b      	ldr	r3, [r7, #16]
 800f54e:	78fa      	ldrb	r2, [r7, #3]
 800f550:	745a      	strb	r2, [r3, #17]
        ti->cb_func = cb_func;
 800f552:	693b      	ldr	r3, [r7, #16]
 800f554:	68ba      	ldr	r2, [r7, #8]
 800f556:	609a      	str	r2, [r3, #8]
        ti->cb_user_data = cb_user_data;
 800f558:	693b      	ldr	r3, [r7, #16]
 800f55a:	687a      	ldr	r2, [r7, #4]
 800f55c:	60da      	str	r2, [r3, #12]
    }
    return tmr_id;
 800f55e:	697b      	ldr	r3, [r7, #20]
}
 800f560:	4618      	mov	r0, r3
 800f562:	3718      	adds	r7, #24
 800f564:	46bd      	mov	sp, r7
 800f566:	bd80      	pop	{r7, pc}
 800f568:	20000c1c 	.word	0x20000c1c

0800f56c <tmr_inst_start>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * If the timer is already running, it will be restarted.
 */
int32_t tmr_inst_start(int32_t tmr_id, uint32_t ms)
{
 800f56c:	b580      	push	{r7, lr}
 800f56e:	b084      	sub	sp, #16
 800f570:	af00      	add	r7, sp, #0
 800f572:	6078      	str	r0, [r7, #4]
 800f574:	6039      	str	r1, [r7, #0]
    int32_t rc;

    if (tmr_id >= 0 && tmr_id < TMR_NUM_INST) {
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	2b00      	cmp	r3, #0
 800f57a:	db27      	blt.n	800f5cc <tmr_inst_start+0x60>
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	2b09      	cmp	r3, #9
 800f580:	dc24      	bgt.n	800f5cc <tmr_inst_start+0x60>
        struct tmr_inst_info* ti = &tmrs[tmr_id];
 800f582:	687a      	ldr	r2, [r7, #4]
 800f584:	4613      	mov	r3, r2
 800f586:	009b      	lsls	r3, r3, #2
 800f588:	4413      	add	r3, r2
 800f58a:	009b      	lsls	r3, r3, #2
 800f58c:	4a13      	ldr	r2, [pc, #76]	@ (800f5dc <tmr_inst_start+0x70>)
 800f58e:	4413      	add	r3, r2
 800f590:	60bb      	str	r3, [r7, #8]
        if (ti->state != TMR_UNUSED) {
 800f592:	68bb      	ldr	r3, [r7, #8]
 800f594:	7c1b      	ldrb	r3, [r3, #16]
 800f596:	2b00      	cmp	r3, #0
 800f598:	d014      	beq.n	800f5c4 <tmr_inst_start+0x58>
            ti->period_ms = ms;
 800f59a:	68bb      	ldr	r3, [r7, #8]
 800f59c:	683a      	ldr	r2, [r7, #0]
 800f59e:	601a      	str	r2, [r3, #0]
            if (ms == 0) {
 800f5a0:	683b      	ldr	r3, [r7, #0]
 800f5a2:	2b00      	cmp	r3, #0
 800f5a4:	d103      	bne.n	800f5ae <tmr_inst_start+0x42>
                ti->state = TMR_STOPPED;
 800f5a6:	68bb      	ldr	r3, [r7, #8]
 800f5a8:	2201      	movs	r2, #1
 800f5aa:	741a      	strb	r2, [r3, #16]
 800f5ac:	e007      	b.n	800f5be <tmr_inst_start+0x52>
            } else {
                ti->start_time = tmr_get_ms();
 800f5ae:	f7ff ff5f 	bl	800f470 <tmr_get_ms>
 800f5b2:	4602      	mov	r2, r0
 800f5b4:	68bb      	ldr	r3, [r7, #8]
 800f5b6:	605a      	str	r2, [r3, #4]
                ti->state = TMR_RUNNING;
 800f5b8:	68bb      	ldr	r3, [r7, #8]
 800f5ba:	2202      	movs	r2, #2
 800f5bc:	741a      	strb	r2, [r3, #16]
            }
            rc = 0;
 800f5be:	2300      	movs	r3, #0
 800f5c0:	60fb      	str	r3, [r7, #12]
    if (tmr_id >= 0 && tmr_id < TMR_NUM_INST) {
 800f5c2:	e006      	b.n	800f5d2 <tmr_inst_start+0x66>
        } else {
            rc = MOD_ERR_STATE;
 800f5c4:	f06f 0302 	mvn.w	r3, #2
 800f5c8:	60fb      	str	r3, [r7, #12]
    if (tmr_id >= 0 && tmr_id < TMR_NUM_INST) {
 800f5ca:	e002      	b.n	800f5d2 <tmr_inst_start+0x66>
        }
    } else {
        rc = MOD_ERR_ARG;
 800f5cc:	f04f 33ff 	mov.w	r3, #4294967295
 800f5d0:	60fb      	str	r3, [r7, #12]
    }
    return rc;
 800f5d2:	68fb      	ldr	r3, [r7, #12]
}
 800f5d4:	4618      	mov	r0, r3
 800f5d6:	3710      	adds	r7, #16
 800f5d8:	46bd      	mov	sp, r7
 800f5da:	bd80      	pop	{r7, pc}
 800f5dc:	20000c1c 	.word	0x20000c1c

0800f5e0 <tmr_inst_release>:
 * @param[in] tmr_id Timer ID (returned by tmr_inst_get/tmr_inst_get_cb).
 *
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 */
int32_t tmr_inst_release(int32_t tmr_id)
{
 800f5e0:	b480      	push	{r7}
 800f5e2:	b083      	sub	sp, #12
 800f5e4:	af00      	add	r7, sp, #0
 800f5e6:	6078      	str	r0, [r7, #4]
    if (tmr_id >= 0 && tmr_id < TMR_NUM_INST) {
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	2b00      	cmp	r3, #0
 800f5ec:	db0e      	blt.n	800f60c <tmr_inst_release+0x2c>
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	2b09      	cmp	r3, #9
 800f5f2:	dc0b      	bgt.n	800f60c <tmr_inst_release+0x2c>
        tmrs[tmr_id].state = TMR_UNUSED;
 800f5f4:	4909      	ldr	r1, [pc, #36]	@ (800f61c <tmr_inst_release+0x3c>)
 800f5f6:	687a      	ldr	r2, [r7, #4]
 800f5f8:	4613      	mov	r3, r2
 800f5fa:	009b      	lsls	r3, r3, #2
 800f5fc:	4413      	add	r3, r2
 800f5fe:	009b      	lsls	r3, r3, #2
 800f600:	440b      	add	r3, r1
 800f602:	3310      	adds	r3, #16
 800f604:	2200      	movs	r2, #0
 800f606:	701a      	strb	r2, [r3, #0]
        return 0;
 800f608:	2300      	movs	r3, #0
 800f60a:	e001      	b.n	800f610 <tmr_inst_release+0x30>
    }
    return MOD_ERR_ARG;
 800f60c:	f04f 33ff 	mov.w	r3, #4294967295
}
 800f610:	4618      	mov	r0, r3
 800f612:	370c      	adds	r7, #12
 800f614:	46bd      	mov	sp, r7
 800f616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f61a:	4770      	bx	lr
 800f61c:	20000c1c 	.word	0x20000c1c

0800f620 <tmr_inst_is_expired>:
 *
 * @return Expiration state (0/1), else a "MOD_ERR" value (< 0). See code for
 *         details.
 */
int32_t tmr_inst_is_expired(int32_t tmr_id)
{
 800f620:	b480      	push	{r7}
 800f622:	b083      	sub	sp, #12
 800f624:	af00      	add	r7, sp, #0
 800f626:	6078      	str	r0, [r7, #4]
    if (tmr_id >= 0 && tmr_id < TMR_NUM_INST)
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	2b00      	cmp	r3, #0
 800f62c:	db11      	blt.n	800f652 <tmr_inst_is_expired+0x32>
 800f62e:	687b      	ldr	r3, [r7, #4]
 800f630:	2b09      	cmp	r3, #9
 800f632:	dc0e      	bgt.n	800f652 <tmr_inst_is_expired+0x32>
        return tmrs[tmr_id].state == TMR_EXPIRED;
 800f634:	490b      	ldr	r1, [pc, #44]	@ (800f664 <tmr_inst_is_expired+0x44>)
 800f636:	687a      	ldr	r2, [r7, #4]
 800f638:	4613      	mov	r3, r2
 800f63a:	009b      	lsls	r3, r3, #2
 800f63c:	4413      	add	r3, r2
 800f63e:	009b      	lsls	r3, r3, #2
 800f640:	440b      	add	r3, r1
 800f642:	3310      	adds	r3, #16
 800f644:	781b      	ldrb	r3, [r3, #0]
 800f646:	2b03      	cmp	r3, #3
 800f648:	bf0c      	ite	eq
 800f64a:	2301      	moveq	r3, #1
 800f64c:	2300      	movne	r3, #0
 800f64e:	b2db      	uxtb	r3, r3
 800f650:	e001      	b.n	800f656 <tmr_inst_is_expired+0x36>
    return MOD_ERR_ARG;
 800f652:	f04f 33ff 	mov.w	r3, #4294967295
}
 800f656:	4618      	mov	r0, r3
 800f658:	370c      	adds	r7, #12
 800f65a:	46bd      	mov	sp, r7
 800f65c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f660:	4770      	bx	lr
 800f662:	bf00      	nop
 800f664:	20000c1c 	.word	0x20000c1c

0800f668 <SysTick_Handler>:
 *
 * This function is called from the SysTick_Handler(). It must be a public
 * function so it can be called externally, but is not really a part of the API.
 */
void SysTick_Handler(void)
{
 800f668:	b580      	push	{r7, lr}
 800f66a:	b086      	sub	sp, #24
 800f66c:	af02      	add	r7, sp, #8
    uint32_t idx;

    tick_ms_ctr++;
 800f66e:	4b44      	ldr	r3, [pc, #272]	@ (800f780 <SysTick_Handler+0x118>)
 800f670:	681b      	ldr	r3, [r3, #0]
 800f672:	3301      	adds	r3, #1
 800f674:	4a42      	ldr	r2, [pc, #264]	@ (800f780 <SysTick_Handler+0x118>)
 800f676:	6013      	str	r3, [r2, #0]
    if (++uptime_ctr_ms == 1000) {
 800f678:	4b42      	ldr	r3, [pc, #264]	@ (800f784 <SysTick_Handler+0x11c>)
 800f67a:	681b      	ldr	r3, [r3, #0]
 800f67c:	3301      	adds	r3, #1
 800f67e:	4a41      	ldr	r2, [pc, #260]	@ (800f784 <SysTick_Handler+0x11c>)
 800f680:	6013      	str	r3, [r2, #0]
 800f682:	4b40      	ldr	r3, [pc, #256]	@ (800f784 <SysTick_Handler+0x11c>)
 800f684:	681b      	ldr	r3, [r3, #0]
 800f686:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800f68a:	d11e      	bne.n	800f6ca <SysTick_Handler+0x62>
        uptime_ctr_ms = 0;
 800f68c:	4b3d      	ldr	r3, [pc, #244]	@ (800f784 <SysTick_Handler+0x11c>)
 800f68e:	2200      	movs	r2, #0
 800f690:	601a      	str	r2, [r3, #0]
        uptime_ctr_sec++;
 800f692:	4b3d      	ldr	r3, [pc, #244]	@ (800f788 <SysTick_Handler+0x120>)
 800f694:	681b      	ldr	r3, [r3, #0]
 800f696:	3301      	adds	r3, #1
 800f698:	4a3b      	ldr	r2, [pc, #236]	@ (800f788 <SysTick_Handler+0x120>)
 800f69a:	6013      	str	r3, [r2, #0]
        LWL("Uptime seconds %u", 4, LWL_4(uptime_ctr_sec));
 800f69c:	4b3b      	ldr	r3, [pc, #236]	@ (800f78c <SysTick_Handler+0x124>)
 800f69e:	781b      	ldrb	r3, [r3, #0]
 800f6a0:	2b00      	cmp	r3, #0
 800f6a2:	d012      	beq.n	800f6ca <SysTick_Handler+0x62>
 800f6a4:	4b38      	ldr	r3, [pc, #224]	@ (800f788 <SysTick_Handler+0x120>)
 800f6a6:	681b      	ldr	r3, [r3, #0]
 800f6a8:	0e19      	lsrs	r1, r3, #24
 800f6aa:	4b37      	ldr	r3, [pc, #220]	@ (800f788 <SysTick_Handler+0x120>)
 800f6ac:	681b      	ldr	r3, [r3, #0]
 800f6ae:	0c18      	lsrs	r0, r3, #16
 800f6b0:	4b35      	ldr	r3, [pc, #212]	@ (800f788 <SysTick_Handler+0x120>)
 800f6b2:	681b      	ldr	r3, [r3, #0]
 800f6b4:	0a1b      	lsrs	r3, r3, #8
 800f6b6:	4a34      	ldr	r2, [pc, #208]	@ (800f788 <SysTick_Handler+0x120>)
 800f6b8:	6812      	ldr	r2, [r2, #0]
 800f6ba:	9201      	str	r2, [sp, #4]
 800f6bc:	9300      	str	r3, [sp, #0]
 800f6be:	4603      	mov	r3, r0
 800f6c0:	460a      	mov	r2, r1
 800f6c2:	2104      	movs	r1, #4
 800f6c4:	200a      	movs	r0, #10
 800f6c6:	f7fe fdc7 	bl	800e258 <lwl_rec>
    }

    if ((tick_ms_ctr % 100) == 0)
 800f6ca:	4b2d      	ldr	r3, [pc, #180]	@ (800f780 <SysTick_Handler+0x118>)
 800f6cc:	681a      	ldr	r2, [r3, #0]
 800f6ce:	4b30      	ldr	r3, [pc, #192]	@ (800f790 <SysTick_Handler+0x128>)
 800f6d0:	fba3 1302 	umull	r1, r3, r3, r2
 800f6d4:	095b      	lsrs	r3, r3, #5
 800f6d6:	2164      	movs	r1, #100	@ 0x64
 800f6d8:	fb01 f303 	mul.w	r3, r1, r3
 800f6dc:	1ad3      	subs	r3, r2, r3
 800f6de:	2b00      	cmp	r3, #0
 800f6e0:	d107      	bne.n	800f6f2 <SysTick_Handler+0x8a>
        LWL("Tick 100 ms", 0);
 800f6e2:	4b2a      	ldr	r3, [pc, #168]	@ (800f78c <SysTick_Handler+0x124>)
 800f6e4:	781b      	ldrb	r3, [r3, #0]
 800f6e6:	2b00      	cmp	r3, #0
 800f6e8:	d003      	beq.n	800f6f2 <SysTick_Handler+0x8a>
 800f6ea:	2100      	movs	r1, #0
 800f6ec:	200b      	movs	r0, #11
 800f6ee:	f7fe fdb3 	bl	800e258 <lwl_rec>

    for (idx = 0; idx < TMR_NUM_INST; idx++) {
 800f6f2:	2300      	movs	r3, #0
 800f6f4:	60fb      	str	r3, [r7, #12]
 800f6f6:	e03a      	b.n	800f76e <SysTick_Handler+0x106>
        struct tmr_inst_info* ti = &tmrs[idx];
 800f6f8:	68fa      	ldr	r2, [r7, #12]
 800f6fa:	4613      	mov	r3, r2
 800f6fc:	009b      	lsls	r3, r3, #2
 800f6fe:	4413      	add	r3, r2
 800f700:	009b      	lsls	r3, r3, #2
 800f702:	4a24      	ldr	r2, [pc, #144]	@ (800f794 <SysTick_Handler+0x12c>)
 800f704:	4413      	add	r3, r2
 800f706:	60bb      	str	r3, [r7, #8]
        if (ti->cb_cntx == TMR_CNTX_INTERRUPT && ti->state == TMR_RUNNING) {
 800f708:	68bb      	ldr	r3, [r7, #8]
 800f70a:	7c5b      	ldrb	r3, [r3, #17]
 800f70c:	2b01      	cmp	r3, #1
 800f70e:	d12b      	bne.n	800f768 <SysTick_Handler+0x100>
 800f710:	68bb      	ldr	r3, [r7, #8]
 800f712:	7c1b      	ldrb	r3, [r3, #16]
 800f714:	2b02      	cmp	r3, #2
 800f716:	d127      	bne.n	800f768 <SysTick_Handler+0x100>
            if (tick_ms_ctr - ti->start_time >= ti->period_ms) {
 800f718:	4b19      	ldr	r3, [pc, #100]	@ (800f780 <SysTick_Handler+0x118>)
 800f71a:	681a      	ldr	r2, [r3, #0]
 800f71c:	68bb      	ldr	r3, [r7, #8]
 800f71e:	685b      	ldr	r3, [r3, #4]
 800f720:	1ad2      	subs	r2, r2, r3
 800f722:	68bb      	ldr	r3, [r7, #8]
 800f724:	681b      	ldr	r3, [r3, #0]
 800f726:	429a      	cmp	r2, r3
 800f728:	d31e      	bcc.n	800f768 <SysTick_Handler+0x100>
                // Save period in case user changes it in handler.
                uint32_t save_period_ms = ti->period_ms;
 800f72a:	68bb      	ldr	r3, [r7, #8]
 800f72c:	681b      	ldr	r3, [r3, #0]
 800f72e:	607b      	str	r3, [r7, #4]
                ti->state = TMR_EXPIRED;
 800f730:	68bb      	ldr	r3, [r7, #8]
 800f732:	2203      	movs	r2, #3
 800f734:	741a      	strb	r2, [r3, #16]
                if (ti->cb_func != NULL) {
 800f736:	68bb      	ldr	r3, [r7, #8]
 800f738:	689b      	ldr	r3, [r3, #8]
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	d014      	beq.n	800f768 <SysTick_Handler+0x100>
                    enum tmr_cb_action result =
                        ti->cb_func(idx, ti->cb_user_data);
 800f73e:	68bb      	ldr	r3, [r7, #8]
 800f740:	689b      	ldr	r3, [r3, #8]
 800f742:	68f8      	ldr	r0, [r7, #12]
 800f744:	68ba      	ldr	r2, [r7, #8]
 800f746:	68d2      	ldr	r2, [r2, #12]
 800f748:	4611      	mov	r1, r2
 800f74a:	4798      	blx	r3
 800f74c:	4603      	mov	r3, r0
 800f74e:	70fb      	strb	r3, [r7, #3]
                    if (result == TMR_CB_RESTART) {
 800f750:	78fb      	ldrb	r3, [r7, #3]
 800f752:	2b01      	cmp	r3, #1
 800f754:	d108      	bne.n	800f768 <SysTick_Handler+0x100>
                        ti->state = TMR_RUNNING;
 800f756:	68bb      	ldr	r3, [r7, #8]
 800f758:	2202      	movs	r2, #2
 800f75a:	741a      	strb	r2, [r3, #16]
                        ti->start_time += save_period_ms;
 800f75c:	68bb      	ldr	r3, [r7, #8]
 800f75e:	685a      	ldr	r2, [r3, #4]
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	441a      	add	r2, r3
 800f764:	68bb      	ldr	r3, [r7, #8]
 800f766:	605a      	str	r2, [r3, #4]
    for (idx = 0; idx < TMR_NUM_INST; idx++) {
 800f768:	68fb      	ldr	r3, [r7, #12]
 800f76a:	3301      	adds	r3, #1
 800f76c:	60fb      	str	r3, [r7, #12]
 800f76e:	68fb      	ldr	r3, [r7, #12]
 800f770:	2b09      	cmp	r3, #9
 800f772:	d9c1      	bls.n	800f6f8 <SysTick_Handler+0x90>
                    }
                }
            }
        }
    }
}
 800f774:	bf00      	nop
 800f776:	bf00      	nop
 800f778:	3710      	adds	r7, #16
 800f77a:	46bd      	mov	sp, r7
 800f77c:	bd80      	pop	{r7, pc}
 800f77e:	bf00      	nop
 800f780:	20000c10 	.word	0x20000c10
 800f784:	20000c14 	.word	0x20000c14
 800f788:	20000c18 	.word	0x20000c18
 800f78c:	20000bc4 	.word	0x20000bc4
 800f790:	51eb851f 	.word	0x51eb851f
 800f794:	20000c1c 	.word	0x20000c1c

0800f798 <tmr_state_str>:
 * @param[in] state Timer instance state enum.
 *
 * @return String corresponding to enum value.
 */
static const char* tmr_state_str(enum tmr_state state)
{
 800f798:	b480      	push	{r7}
 800f79a:	b085      	sub	sp, #20
 800f79c:	af00      	add	r7, sp, #0
 800f79e:	4603      	mov	r3, r0
 800f7a0:	71fb      	strb	r3, [r7, #7]
    const char* rc;

    switch (state) {
 800f7a2:	79fb      	ldrb	r3, [r7, #7]
 800f7a4:	2b03      	cmp	r3, #3
 800f7a6:	d817      	bhi.n	800f7d8 <tmr_state_str+0x40>
 800f7a8:	a201      	add	r2, pc, #4	@ (adr r2, 800f7b0 <tmr_state_str+0x18>)
 800f7aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f7ae:	bf00      	nop
 800f7b0:	0800f7c1 	.word	0x0800f7c1
 800f7b4:	0800f7c7 	.word	0x0800f7c7
 800f7b8:	0800f7cd 	.word	0x0800f7cd
 800f7bc:	0800f7d3 	.word	0x0800f7d3
        case TMR_UNUSED:
            rc = "unused";
 800f7c0:	4b0a      	ldr	r3, [pc, #40]	@ (800f7ec <tmr_state_str+0x54>)
 800f7c2:	60fb      	str	r3, [r7, #12]
            break;
 800f7c4:	e00b      	b.n	800f7de <tmr_state_str+0x46>
        case TMR_STOPPED:
            rc = "stopped";
 800f7c6:	4b0a      	ldr	r3, [pc, #40]	@ (800f7f0 <tmr_state_str+0x58>)
 800f7c8:	60fb      	str	r3, [r7, #12]
            break;
 800f7ca:	e008      	b.n	800f7de <tmr_state_str+0x46>
        case TMR_RUNNING:
            rc = "running";
 800f7cc:	4b09      	ldr	r3, [pc, #36]	@ (800f7f4 <tmr_state_str+0x5c>)
 800f7ce:	60fb      	str	r3, [r7, #12]
            break;
 800f7d0:	e005      	b.n	800f7de <tmr_state_str+0x46>
        case TMR_EXPIRED:
            rc = "expired";
 800f7d2:	4b09      	ldr	r3, [pc, #36]	@ (800f7f8 <tmr_state_str+0x60>)
 800f7d4:	60fb      	str	r3, [r7, #12]
            break;
 800f7d6:	e002      	b.n	800f7de <tmr_state_str+0x46>
        default:
            rc = "invalid";
 800f7d8:	4b08      	ldr	r3, [pc, #32]	@ (800f7fc <tmr_state_str+0x64>)
 800f7da:	60fb      	str	r3, [r7, #12]
            break;
 800f7dc:	bf00      	nop
    }
    return rc;
 800f7de:	68fb      	ldr	r3, [r7, #12]
}
 800f7e0:	4618      	mov	r0, r3
 800f7e2:	3714      	adds	r7, #20
 800f7e4:	46bd      	mov	sp, r7
 800f7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7ea:	4770      	bx	lr
 800f7ec:	080144d8 	.word	0x080144d8
 800f7f0:	080144e0 	.word	0x080144e0
 800f7f4:	080144e8 	.word	0x080144e8
 800f7f8:	080144f0 	.word	0x080144f0
 800f7fc:	080144f8 	.word	0x080144f8

0800f800 <cmd_tmr_status>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: tmr status
 */
static int32_t cmd_tmr_status(int32_t argc, const char** argv)
{
 800f800:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f802:	b08d      	sub	sp, #52	@ 0x34
 800f804:	af04      	add	r7, sp, #16
 800f806:	60f8      	str	r0, [r7, #12]
 800f808:	60b9      	str	r1, [r7, #8]
    uint32_t idx;
    uint32_t now_ms = tmr_get_ms();
 800f80a:	f7ff fe31 	bl	800f470 <tmr_get_ms>
 800f80e:	61b8      	str	r0, [r7, #24]
    uint32_t sec = uptime_ctr_sec;
 800f810:	4b44      	ldr	r3, [pc, #272]	@ (800f924 <cmd_tmr_status+0x124>)
 800f812:	681b      	ldr	r3, [r3, #0]
 800f814:	617b      	str	r3, [r7, #20]

    static const uint32_t sec_per_day = 24 * 3600;
    static const uint32_t sec_per_hour = 3600;
    static const uint32_t sec_per_min = 60;

    printc("Up time: %lud %luh %lum %lus\n",
 800f816:	4b44      	ldr	r3, [pc, #272]	@ (800f928 <cmd_tmr_status+0x128>)
 800f818:	681b      	ldr	r3, [r3, #0]
 800f81a:	697a      	ldr	r2, [r7, #20]
 800f81c:	fbb2 f0f3 	udiv	r0, r2, r3
           sec / sec_per_day,
           (sec % sec_per_day) / sec_per_hour,
 800f820:	4b41      	ldr	r3, [pc, #260]	@ (800f928 <cmd_tmr_status+0x128>)
 800f822:	681a      	ldr	r2, [r3, #0]
 800f824:	697b      	ldr	r3, [r7, #20]
 800f826:	fbb3 f1f2 	udiv	r1, r3, r2
 800f82a:	fb01 f202 	mul.w	r2, r1, r2
 800f82e:	1a9a      	subs	r2, r3, r2
    printc("Up time: %lud %luh %lum %lus\n",
 800f830:	4b3e      	ldr	r3, [pc, #248]	@ (800f92c <cmd_tmr_status+0x12c>)
 800f832:	681b      	ldr	r3, [r3, #0]
 800f834:	fbb2 f4f3 	udiv	r4, r2, r3
           (sec % sec_per_hour) / sec_per_min,
 800f838:	4b3c      	ldr	r3, [pc, #240]	@ (800f92c <cmd_tmr_status+0x12c>)
 800f83a:	681a      	ldr	r2, [r3, #0]
 800f83c:	697b      	ldr	r3, [r7, #20]
 800f83e:	fbb3 f1f2 	udiv	r1, r3, r2
 800f842:	fb01 f202 	mul.w	r2, r1, r2
 800f846:	1a9a      	subs	r2, r3, r2
    printc("Up time: %lud %luh %lum %lus\n",
 800f848:	4b39      	ldr	r3, [pc, #228]	@ (800f930 <cmd_tmr_status+0x130>)
 800f84a:	681b      	ldr	r3, [r3, #0]
 800f84c:	fbb2 f5f3 	udiv	r5, r2, r3
 800f850:	4b37      	ldr	r3, [pc, #220]	@ (800f930 <cmd_tmr_status+0x130>)
 800f852:	681a      	ldr	r2, [r3, #0]
 800f854:	697b      	ldr	r3, [r7, #20]
 800f856:	fbb3 f1f2 	udiv	r1, r3, r2
 800f85a:	fb01 f202 	mul.w	r2, r1, r2
 800f85e:	1a9b      	subs	r3, r3, r2
 800f860:	9300      	str	r3, [sp, #0]
 800f862:	462b      	mov	r3, r5
 800f864:	4622      	mov	r2, r4
 800f866:	4601      	mov	r1, r0
 800f868:	4832      	ldr	r0, [pc, #200]	@ (800f934 <cmd_tmr_status+0x134>)
 800f86a:	f7fb fdc1 	bl	800b3f0 <printc>
           (sec % sec_per_min));
           
    printc("SysTick: CTRL=0x%08lx LOAD=%lu VAL=%lu\n",
           SysTick->CTRL, SysTick->LOAD, SysTick->VAL);
 800f86e:	4b32      	ldr	r3, [pc, #200]	@ (800f938 <cmd_tmr_status+0x138>)
 800f870:	6819      	ldr	r1, [r3, #0]
 800f872:	4b31      	ldr	r3, [pc, #196]	@ (800f938 <cmd_tmr_status+0x138>)
 800f874:	685a      	ldr	r2, [r3, #4]
 800f876:	4b30      	ldr	r3, [pc, #192]	@ (800f938 <cmd_tmr_status+0x138>)
 800f878:	689b      	ldr	r3, [r3, #8]
    printc("SysTick: CTRL=0x%08lx LOAD=%lu VAL=%lu\n",
 800f87a:	4830      	ldr	r0, [pc, #192]	@ (800f93c <cmd_tmr_status+0x13c>)
 800f87c:	f7fb fdb8 	bl	800b3f0 <printc>

    printc("Current millisecond tmr=%lu\n\n", now_ms);
 800f880:	69b9      	ldr	r1, [r7, #24]
 800f882:	482f      	ldr	r0, [pc, #188]	@ (800f940 <cmd_tmr_status+0x140>)
 800f884:	f7fb fdb4 	bl	800b3f0 <printc>

    printc("ID   Period   Start time Time left  CB User data  State\n");
 800f888:	482e      	ldr	r0, [pc, #184]	@ (800f944 <cmd_tmr_status+0x144>)
 800f88a:	f7fb fdb1 	bl	800b3f0 <printc>
    printc("-- ---------- ---------- ---------- -- ---------- ------\n");
 800f88e:	482e      	ldr	r0, [pc, #184]	@ (800f948 <cmd_tmr_status+0x148>)
 800f890:	f7fb fdae 	bl	800b3f0 <printc>
    for (idx = 0; idx < TMR_NUM_INST; idx++) {
 800f894:	2300      	movs	r3, #0
 800f896:	61fb      	str	r3, [r7, #28]
 800f898:	e03c      	b.n	800f914 <cmd_tmr_status+0x114>
        struct tmr_inst_info* ti = &tmrs[idx];
 800f89a:	69fa      	ldr	r2, [r7, #28]
 800f89c:	4613      	mov	r3, r2
 800f89e:	009b      	lsls	r3, r3, #2
 800f8a0:	4413      	add	r3, r2
 800f8a2:	009b      	lsls	r3, r3, #2
 800f8a4:	4a29      	ldr	r2, [pc, #164]	@ (800f94c <cmd_tmr_status+0x14c>)
 800f8a6:	4413      	add	r3, r2
 800f8a8:	613b      	str	r3, [r7, #16]
        if (ti->state == TMR_UNUSED)
 800f8aa:	693b      	ldr	r3, [r7, #16]
 800f8ac:	7c1b      	ldrb	r3, [r3, #16]
 800f8ae:	2b00      	cmp	r3, #0
 800f8b0:	d02c      	beq.n	800f90c <cmd_tmr_status+0x10c>
            continue;
        printc("%2lu %10lu %10lu %10lu %2s %10lu %s\n", idx, ti->period_ms,
 800f8b2:	693b      	ldr	r3, [r7, #16]
 800f8b4:	681b      	ldr	r3, [r3, #0]
 800f8b6:	607b      	str	r3, [r7, #4]
 800f8b8:	693b      	ldr	r3, [r7, #16]
 800f8ba:	685b      	ldr	r3, [r3, #4]
 800f8bc:	603b      	str	r3, [r7, #0]
               ti->start_time,
               ti->state == TMR_RUNNING ? 
 800f8be:	693b      	ldr	r3, [r7, #16]
 800f8c0:	7c1b      	ldrb	r3, [r3, #16]
        printc("%2lu %10lu %10lu %10lu %2s %10lu %s\n", idx, ti->period_ms,
 800f8c2:	2b02      	cmp	r3, #2
 800f8c4:	d107      	bne.n	800f8d6 <cmd_tmr_status+0xd6>
               ti->period_ms - (now_ms - ti->start_time) : 0,
 800f8c6:	693b      	ldr	r3, [r7, #16]
 800f8c8:	681a      	ldr	r2, [r3, #0]
 800f8ca:	693b      	ldr	r3, [r7, #16]
 800f8cc:	6859      	ldr	r1, [r3, #4]
 800f8ce:	69bb      	ldr	r3, [r7, #24]
 800f8d0:	1acb      	subs	r3, r1, r3
        printc("%2lu %10lu %10lu %10lu %2s %10lu %s\n", idx, ti->period_ms,
 800f8d2:	18d4      	adds	r4, r2, r3
 800f8d4:	e000      	b.n	800f8d8 <cmd_tmr_status+0xd8>
 800f8d6:	2400      	movs	r4, #0
               ti->cb_func == NULL ? "N" : "Y",
 800f8d8:	693b      	ldr	r3, [r7, #16]
 800f8da:	689b      	ldr	r3, [r3, #8]
        printc("%2lu %10lu %10lu %10lu %2s %10lu %s\n", idx, ti->period_ms,
 800f8dc:	2b00      	cmp	r3, #0
 800f8de:	d101      	bne.n	800f8e4 <cmd_tmr_status+0xe4>
 800f8e0:	4d1b      	ldr	r5, [pc, #108]	@ (800f950 <cmd_tmr_status+0x150>)
 800f8e2:	e000      	b.n	800f8e6 <cmd_tmr_status+0xe6>
 800f8e4:	4d1b      	ldr	r5, [pc, #108]	@ (800f954 <cmd_tmr_status+0x154>)
 800f8e6:	693b      	ldr	r3, [r7, #16]
 800f8e8:	68de      	ldr	r6, [r3, #12]
 800f8ea:	693b      	ldr	r3, [r7, #16]
 800f8ec:	7c1b      	ldrb	r3, [r3, #16]
 800f8ee:	4618      	mov	r0, r3
 800f8f0:	f7ff ff52 	bl	800f798 <tmr_state_str>
 800f8f4:	4603      	mov	r3, r0
 800f8f6:	9303      	str	r3, [sp, #12]
 800f8f8:	9602      	str	r6, [sp, #8]
 800f8fa:	9501      	str	r5, [sp, #4]
 800f8fc:	9400      	str	r4, [sp, #0]
 800f8fe:	683b      	ldr	r3, [r7, #0]
 800f900:	687a      	ldr	r2, [r7, #4]
 800f902:	69f9      	ldr	r1, [r7, #28]
 800f904:	4814      	ldr	r0, [pc, #80]	@ (800f958 <cmd_tmr_status+0x158>)
 800f906:	f7fb fd73 	bl	800b3f0 <printc>
 800f90a:	e000      	b.n	800f90e <cmd_tmr_status+0x10e>
            continue;
 800f90c:	bf00      	nop
    for (idx = 0; idx < TMR_NUM_INST; idx++) {
 800f90e:	69fb      	ldr	r3, [r7, #28]
 800f910:	3301      	adds	r3, #1
 800f912:	61fb      	str	r3, [r7, #28]
 800f914:	69fb      	ldr	r3, [r7, #28]
 800f916:	2b09      	cmp	r3, #9
 800f918:	d9bf      	bls.n	800f89a <cmd_tmr_status+0x9a>
               ti->cb_user_data,
               tmr_state_str(ti->state));
    }
    return 0;
 800f91a:	2300      	movs	r3, #0
}
 800f91c:	4618      	mov	r0, r3
 800f91e:	3724      	adds	r7, #36	@ 0x24
 800f920:	46bd      	mov	sp, r7
 800f922:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f924:	20000c18 	.word	0x20000c18
 800f928:	08014ef0 	.word	0x08014ef0
 800f92c:	08014ef4 	.word	0x08014ef4
 800f930:	08014ef8 	.word	0x08014ef8
 800f934:	08014500 	.word	0x08014500
 800f938:	e000e010 	.word	0xe000e010
 800f93c:	08014520 	.word	0x08014520
 800f940:	08014548 	.word	0x08014548
 800f944:	08014568 	.word	0x08014568
 800f948:	080145a4 	.word	0x080145a4
 800f94c:	20000c1c 	.word	0x20000c1c
 800f950:	080145e0 	.word	0x080145e0
 800f954:	080145e4 	.word	0x080145e4
 800f958:	080145e8 	.word	0x080145e8

0800f95c <cmd_tmr_test>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: tmr test [<op> [<arg1> [<arg2>]]]
 */
static int32_t cmd_tmr_test(int32_t argc, const char** argv)
{
 800f95c:	b580      	push	{r7, lr}
 800f95e:	b08a      	sub	sp, #40	@ 0x28
 800f960:	af00      	add	r7, sp, #0
 800f962:	6078      	str	r0, [r7, #4]
 800f964:	6039      	str	r1, [r7, #0]
    struct cmd_arg_val arg_vals[2];
    uint32_t param1;
    uint32_t param2 = 0;
 800f966:	2300      	movs	r3, #0
 800f968:	627b      	str	r3, [r7, #36]	@ 0x24
    int32_t rc;

    // Handle help case.
    if (argc == 2) {
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	2b02      	cmp	r3, #2
 800f96e:	d104      	bne.n	800f97a <cmd_tmr_test+0x1e>
        printc("Test operations and param(s) are as follows:\n"
 800f970:	4855      	ldr	r0, [pc, #340]	@ (800fac8 <cmd_tmr_test+0x16c>)
 800f972:	f7fb fd3d 	bl	800b3f0 <printc>
               "  Get a non-callback tmr, usage: tmr test get <ms>\n"
               "  Get a callback tmr, usage: tmr test get_cb <ms> <cb-user-data>\n"
               "  Start a tmr, usage: tmr test start <tmr-id> <ms>\n"
               "  Release a tmr, usage: tmr test release <tmr-id>\n"
               "  Check if expired, usage: tmr test is_expired <tmr-id>\n");
        return 0;
 800f976:	2300      	movs	r3, #0
 800f978:	e0a2      	b.n	800fac0 <cmd_tmr_test+0x164>
    }

    if (argc < 4) {
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	2b03      	cmp	r3, #3
 800f97e:	dc05      	bgt.n	800f98c <cmd_tmr_test+0x30>
        printc("Insufficent arguments\n");
 800f980:	4852      	ldr	r0, [pc, #328]	@ (800facc <cmd_tmr_test+0x170>)
 800f982:	f7fb fd35 	bl	800b3f0 <printc>
        return MOD_ERR_BAD_CMD;
 800f986:	f06f 0303 	mvn.w	r3, #3
 800f98a:	e099      	b.n	800fac0 <cmd_tmr_test+0x164>
    }

    // Initial argument checking.
    if (strcasecmp(argv[2], "get_cb") == 0 ||
 800f98c:	683b      	ldr	r3, [r7, #0]
 800f98e:	3308      	adds	r3, #8
 800f990:	681b      	ldr	r3, [r3, #0]
 800f992:	494f      	ldr	r1, [pc, #316]	@ (800fad0 <cmd_tmr_test+0x174>)
 800f994:	4618      	mov	r0, r3
 800f996:	f001 ffb5 	bl	8011904 <strcasecmp>
 800f99a:	4603      	mov	r3, r0
 800f99c:	2b00      	cmp	r3, #0
 800f99e:	d009      	beq.n	800f9b4 <cmd_tmr_test+0x58>
        strcasecmp(argv[2], "start") == 0) {
 800f9a0:	683b      	ldr	r3, [r7, #0]
 800f9a2:	3308      	adds	r3, #8
 800f9a4:	681b      	ldr	r3, [r3, #0]
 800f9a6:	494b      	ldr	r1, [pc, #300]	@ (800fad4 <cmd_tmr_test+0x178>)
 800f9a8:	4618      	mov	r0, r3
 800f9aa:	f001 ffab 	bl	8011904 <strcasecmp>
 800f9ae:	4603      	mov	r3, r0
    if (strcasecmp(argv[2], "get_cb") == 0 ||
 800f9b0:	2b00      	cmp	r3, #0
 800f9b2:	d112      	bne.n	800f9da <cmd_tmr_test+0x7e>
        if (cmd_parse_args(argc-3, argv+3, "uu", arg_vals) != 2)
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	1ed8      	subs	r0, r3, #3
 800f9b8:	683b      	ldr	r3, [r7, #0]
 800f9ba:	f103 010c 	add.w	r1, r3, #12
 800f9be:	f107 030c 	add.w	r3, r7, #12
 800f9c2:	4a45      	ldr	r2, [pc, #276]	@ (800fad8 <cmd_tmr_test+0x17c>)
 800f9c4:	f7fb fa04 	bl	800add0 <cmd_parse_args>
 800f9c8:	4603      	mov	r3, r0
 800f9ca:	2b02      	cmp	r3, #2
 800f9cc:	d002      	beq.n	800f9d4 <cmd_tmr_test+0x78>
            return MOD_ERR_BAD_CMD;
 800f9ce:	f06f 0303 	mvn.w	r3, #3
 800f9d2:	e075      	b.n	800fac0 <cmd_tmr_test+0x164>
        param2 = arg_vals[1].val.u;
 800f9d4:	69bb      	ldr	r3, [r7, #24]
 800f9d6:	627b      	str	r3, [r7, #36]	@ 0x24
 800f9d8:	e00f      	b.n	800f9fa <cmd_tmr_test+0x9e>
    } else {
        if (cmd_parse_args(argc-3, argv+3, "u", arg_vals) != 1)
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	1ed8      	subs	r0, r3, #3
 800f9de:	683b      	ldr	r3, [r7, #0]
 800f9e0:	f103 010c 	add.w	r1, r3, #12
 800f9e4:	f107 030c 	add.w	r3, r7, #12
 800f9e8:	4a3c      	ldr	r2, [pc, #240]	@ (800fadc <cmd_tmr_test+0x180>)
 800f9ea:	f7fb f9f1 	bl	800add0 <cmd_parse_args>
 800f9ee:	4603      	mov	r3, r0
 800f9f0:	2b01      	cmp	r3, #1
 800f9f2:	d002      	beq.n	800f9fa <cmd_tmr_test+0x9e>
            return MOD_ERR_BAD_CMD;
 800f9f4:	f06f 0303 	mvn.w	r3, #3
 800f9f8:	e062      	b.n	800fac0 <cmd_tmr_test+0x164>
    }
    param1 = arg_vals[0].val.u;
 800f9fa:	693b      	ldr	r3, [r7, #16]
 800f9fc:	61fb      	str	r3, [r7, #28]

    if (strcasecmp(argv[2], "get") == 0) {
 800f9fe:	683b      	ldr	r3, [r7, #0]
 800fa00:	3308      	adds	r3, #8
 800fa02:	681b      	ldr	r3, [r3, #0]
 800fa04:	4936      	ldr	r1, [pc, #216]	@ (800fae0 <cmd_tmr_test+0x184>)
 800fa06:	4618      	mov	r0, r3
 800fa08:	f001 ff7c 	bl	8011904 <strcasecmp>
 800fa0c:	4603      	mov	r3, r0
 800fa0e:	2b00      	cmp	r3, #0
 800fa10:	d104      	bne.n	800fa1c <cmd_tmr_test+0xc0>
        // command: tmr test get <ms>
        rc = tmr_inst_get(param1);
 800fa12:	69f8      	ldr	r0, [r7, #28]
 800fa14:	f7ff fd38 	bl	800f488 <tmr_inst_get>
 800fa18:	6238      	str	r0, [r7, #32]
 800fa1a:	e04c      	b.n	800fab6 <cmd_tmr_test+0x15a>
    } else if (strcasecmp(argv[2], "get_cb") == 0) {
 800fa1c:	683b      	ldr	r3, [r7, #0]
 800fa1e:	3308      	adds	r3, #8
 800fa20:	681b      	ldr	r3, [r3, #0]
 800fa22:	492b      	ldr	r1, [pc, #172]	@ (800fad0 <cmd_tmr_test+0x174>)
 800fa24:	4618      	mov	r0, r3
 800fa26:	f001 ff6d 	bl	8011904 <strcasecmp>
 800fa2a:	4603      	mov	r3, r0
 800fa2c:	2b00      	cmp	r3, #0
 800fa2e:	d107      	bne.n	800fa40 <cmd_tmr_test+0xe4>
        // command: tmr test get_cb <ms> <cb_user_data>
        rc = tmr_inst_get_cb(param1, test_cb_func, param2, false);
 800fa30:	2300      	movs	r3, #0
 800fa32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fa34:	492b      	ldr	r1, [pc, #172]	@ (800fae4 <cmd_tmr_test+0x188>)
 800fa36:	69f8      	ldr	r0, [r7, #28]
 800fa38:	f7ff fd72 	bl	800f520 <tmr_inst_get_cb>
 800fa3c:	6238      	str	r0, [r7, #32]
 800fa3e:	e03a      	b.n	800fab6 <cmd_tmr_test+0x15a>
    } else if (strcasecmp(argv[2], "start") == 0) {
 800fa40:	683b      	ldr	r3, [r7, #0]
 800fa42:	3308      	adds	r3, #8
 800fa44:	681b      	ldr	r3, [r3, #0]
 800fa46:	4923      	ldr	r1, [pc, #140]	@ (800fad4 <cmd_tmr_test+0x178>)
 800fa48:	4618      	mov	r0, r3
 800fa4a:	f001 ff5b 	bl	8011904 <strcasecmp>
 800fa4e:	4603      	mov	r3, r0
 800fa50:	2b00      	cmp	r3, #0
 800fa52:	d106      	bne.n	800fa62 <cmd_tmr_test+0x106>
        // command: tmr test start <id> <ms>
        rc = tmr_inst_start(param1, param2);
 800fa54:	69fb      	ldr	r3, [r7, #28]
 800fa56:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800fa58:	4618      	mov	r0, r3
 800fa5a:	f7ff fd87 	bl	800f56c <tmr_inst_start>
 800fa5e:	6238      	str	r0, [r7, #32]
 800fa60:	e029      	b.n	800fab6 <cmd_tmr_test+0x15a>
    } else if (strcasecmp(argv[2], "release") == 0) {
 800fa62:	683b      	ldr	r3, [r7, #0]
 800fa64:	3308      	adds	r3, #8
 800fa66:	681b      	ldr	r3, [r3, #0]
 800fa68:	491f      	ldr	r1, [pc, #124]	@ (800fae8 <cmd_tmr_test+0x18c>)
 800fa6a:	4618      	mov	r0, r3
 800fa6c:	f001 ff4a 	bl	8011904 <strcasecmp>
 800fa70:	4603      	mov	r3, r0
 800fa72:	2b00      	cmp	r3, #0
 800fa74:	d105      	bne.n	800fa82 <cmd_tmr_test+0x126>
        // command: tmr test release <id>
        rc = tmr_inst_release(param1);
 800fa76:	69fb      	ldr	r3, [r7, #28]
 800fa78:	4618      	mov	r0, r3
 800fa7a:	f7ff fdb1 	bl	800f5e0 <tmr_inst_release>
 800fa7e:	6238      	str	r0, [r7, #32]
 800fa80:	e019      	b.n	800fab6 <cmd_tmr_test+0x15a>
    } else if (strcasecmp(argv[2], "is_expired") == 0) {
 800fa82:	683b      	ldr	r3, [r7, #0]
 800fa84:	3308      	adds	r3, #8
 800fa86:	681b      	ldr	r3, [r3, #0]
 800fa88:	4918      	ldr	r1, [pc, #96]	@ (800faec <cmd_tmr_test+0x190>)
 800fa8a:	4618      	mov	r0, r3
 800fa8c:	f001 ff3a 	bl	8011904 <strcasecmp>
 800fa90:	4603      	mov	r3, r0
 800fa92:	2b00      	cmp	r3, #0
 800fa94:	d105      	bne.n	800faa2 <cmd_tmr_test+0x146>
        // command: tmr test is_expired <id>
        rc = tmr_inst_is_expired(param1);
 800fa96:	69fb      	ldr	r3, [r7, #28]
 800fa98:	4618      	mov	r0, r3
 800fa9a:	f7ff fdc1 	bl	800f620 <tmr_inst_is_expired>
 800fa9e:	6238      	str	r0, [r7, #32]
 800faa0:	e009      	b.n	800fab6 <cmd_tmr_test+0x15a>
    } else {
        printc("Invalid operation '%s'\n", argv[2]);
 800faa2:	683b      	ldr	r3, [r7, #0]
 800faa4:	3308      	adds	r3, #8
 800faa6:	681b      	ldr	r3, [r3, #0]
 800faa8:	4619      	mov	r1, r3
 800faaa:	4811      	ldr	r0, [pc, #68]	@ (800faf0 <cmd_tmr_test+0x194>)
 800faac:	f7fb fca0 	bl	800b3f0 <printc>
        return MOD_ERR_BAD_CMD;
 800fab0:	f06f 0303 	mvn.w	r3, #3
 800fab4:	e004      	b.n	800fac0 <cmd_tmr_test+0x164>
    }
    printc("Operation returns %ld\n", rc);
 800fab6:	6a39      	ldr	r1, [r7, #32]
 800fab8:	480e      	ldr	r0, [pc, #56]	@ (800faf4 <cmd_tmr_test+0x198>)
 800faba:	f7fb fc99 	bl	800b3f0 <printc>
    return 0;
 800fabe:	2300      	movs	r3, #0
}
 800fac0:	4618      	mov	r0, r3
 800fac2:	3728      	adds	r7, #40	@ 0x28
 800fac4:	46bd      	mov	sp, r7
 800fac6:	bd80      	pop	{r7, pc}
 800fac8:	08014610 	.word	0x08014610
 800facc:	08014750 	.word	0x08014750
 800fad0:	08014768 	.word	0x08014768
 800fad4:	08014770 	.word	0x08014770
 800fad8:	08014778 	.word	0x08014778
 800fadc:	0801477c 	.word	0x0801477c
 800fae0:	08014780 	.word	0x08014780
 800fae4:	0800faf9 	.word	0x0800faf9
 800fae8:	08014784 	.word	0x08014784
 800faec:	0801478c 	.word	0x0801478c
 800faf0:	08014798 	.word	0x08014798
 800faf4:	080147b0 	.word	0x080147b0

0800faf8 <test_cb_func>:
 * @param[in] user_data User callback data.
 *
 * @return TMR_CB_RESTART or TMR_CB_NONE based on test logic.
 */
static enum tmr_cb_action test_cb_func(int32_t tmr_id, uint32_t user_data)
{
 800faf8:	b580      	push	{r7, lr}
 800fafa:	b082      	sub	sp, #8
 800fafc:	af00      	add	r7, sp, #0
 800fafe:	6078      	str	r0, [r7, #4]
 800fb00:	6039      	str	r1, [r7, #0]
    log_debug("test_cb_func(tmr_id=%d user_data=%lu\n",
 800fb02:	4b0b      	ldr	r3, [pc, #44]	@ (800fb30 <test_cb_func+0x38>)
 800fb04:	781b      	ldrb	r3, [r3, #0]
 800fb06:	2b00      	cmp	r3, #0
 800fb08:	d008      	beq.n	800fb1c <test_cb_func+0x24>
 800fb0a:	4b0a      	ldr	r3, [pc, #40]	@ (800fb34 <test_cb_func+0x3c>)
 800fb0c:	681b      	ldr	r3, [r3, #0]
 800fb0e:	2b03      	cmp	r3, #3
 800fb10:	dd04      	ble.n	800fb1c <test_cb_func+0x24>
 800fb12:	683a      	ldr	r2, [r7, #0]
 800fb14:	6879      	ldr	r1, [r7, #4]
 800fb16:	4808      	ldr	r0, [pc, #32]	@ (800fb38 <test_cb_func+0x40>)
 800fb18:	f7fe fb4c 	bl	800e1b4 <log_printf>
              tmr_id, user_data);
    return user_data == 0 ? TMR_CB_RESTART : TMR_CB_NONE;
 800fb1c:	683b      	ldr	r3, [r7, #0]
 800fb1e:	2b00      	cmp	r3, #0
 800fb20:	bf0c      	ite	eq
 800fb22:	2301      	moveq	r3, #1
 800fb24:	2300      	movne	r3, #0
 800fb26:	b2db      	uxtb	r3, r3
}
 800fb28:	4618      	mov	r0, r3
 800fb2a:	3708      	adds	r7, #8
 800fb2c:	46bd      	mov	sp, r7
 800fb2e:	bd80      	pop	{r7, pc}
 800fb30:	200003ec 	.word	0x200003ec
 800fb34:	200004e4 	.word	0x200004e4
 800fb38:	080147c8 	.word	0x080147c8

0800fb3c <__NVIC_GetPriorityGrouping>:
{
 800fb3c:	b480      	push	{r7}
 800fb3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800fb40:	4b04      	ldr	r3, [pc, #16]	@ (800fb54 <__NVIC_GetPriorityGrouping+0x18>)
 800fb42:	68db      	ldr	r3, [r3, #12]
 800fb44:	0a1b      	lsrs	r3, r3, #8
 800fb46:	f003 0307 	and.w	r3, r3, #7
}
 800fb4a:	4618      	mov	r0, r3
 800fb4c:	46bd      	mov	sp, r7
 800fb4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb52:	4770      	bx	lr
 800fb54:	e000ed00 	.word	0xe000ed00

0800fb58 <__NVIC_EnableIRQ>:
{
 800fb58:	b480      	push	{r7}
 800fb5a:	b083      	sub	sp, #12
 800fb5c:	af00      	add	r7, sp, #0
 800fb5e:	4603      	mov	r3, r0
 800fb60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800fb62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fb66:	2b00      	cmp	r3, #0
 800fb68:	db0b      	blt.n	800fb82 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800fb6a:	79fb      	ldrb	r3, [r7, #7]
 800fb6c:	f003 021f 	and.w	r2, r3, #31
 800fb70:	4907      	ldr	r1, [pc, #28]	@ (800fb90 <__NVIC_EnableIRQ+0x38>)
 800fb72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fb76:	095b      	lsrs	r3, r3, #5
 800fb78:	2001      	movs	r0, #1
 800fb7a:	fa00 f202 	lsl.w	r2, r0, r2
 800fb7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800fb82:	bf00      	nop
 800fb84:	370c      	adds	r7, #12
 800fb86:	46bd      	mov	sp, r7
 800fb88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb8c:	4770      	bx	lr
 800fb8e:	bf00      	nop
 800fb90:	e000e100 	.word	0xe000e100

0800fb94 <__NVIC_DisableIRQ>:
{
 800fb94:	b480      	push	{r7}
 800fb96:	b083      	sub	sp, #12
 800fb98:	af00      	add	r7, sp, #0
 800fb9a:	4603      	mov	r3, r0
 800fb9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800fb9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fba2:	2b00      	cmp	r3, #0
 800fba4:	db12      	blt.n	800fbcc <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800fba6:	79fb      	ldrb	r3, [r7, #7]
 800fba8:	f003 021f 	and.w	r2, r3, #31
 800fbac:	490a      	ldr	r1, [pc, #40]	@ (800fbd8 <__NVIC_DisableIRQ+0x44>)
 800fbae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fbb2:	095b      	lsrs	r3, r3, #5
 800fbb4:	2001      	movs	r0, #1
 800fbb6:	fa00 f202 	lsl.w	r2, r0, r2
 800fbba:	3320      	adds	r3, #32
 800fbbc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800fbc0:	f3bf 8f4f 	dsb	sy
}
 800fbc4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800fbc6:	f3bf 8f6f 	isb	sy
}
 800fbca:	bf00      	nop
}
 800fbcc:	bf00      	nop
 800fbce:	370c      	adds	r7, #12
 800fbd0:	46bd      	mov	sp, r7
 800fbd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbd6:	4770      	bx	lr
 800fbd8:	e000e100 	.word	0xe000e100

0800fbdc <__NVIC_SetPriority>:
{
 800fbdc:	b480      	push	{r7}
 800fbde:	b083      	sub	sp, #12
 800fbe0:	af00      	add	r7, sp, #0
 800fbe2:	4603      	mov	r3, r0
 800fbe4:	6039      	str	r1, [r7, #0]
 800fbe6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800fbe8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fbec:	2b00      	cmp	r3, #0
 800fbee:	db0a      	blt.n	800fc06 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800fbf0:	683b      	ldr	r3, [r7, #0]
 800fbf2:	b2da      	uxtb	r2, r3
 800fbf4:	490c      	ldr	r1, [pc, #48]	@ (800fc28 <__NVIC_SetPriority+0x4c>)
 800fbf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fbfa:	0112      	lsls	r2, r2, #4
 800fbfc:	b2d2      	uxtb	r2, r2
 800fbfe:	440b      	add	r3, r1
 800fc00:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800fc04:	e00a      	b.n	800fc1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800fc06:	683b      	ldr	r3, [r7, #0]
 800fc08:	b2da      	uxtb	r2, r3
 800fc0a:	4908      	ldr	r1, [pc, #32]	@ (800fc2c <__NVIC_SetPriority+0x50>)
 800fc0c:	79fb      	ldrb	r3, [r7, #7]
 800fc0e:	f003 030f 	and.w	r3, r3, #15
 800fc12:	3b04      	subs	r3, #4
 800fc14:	0112      	lsls	r2, r2, #4
 800fc16:	b2d2      	uxtb	r2, r2
 800fc18:	440b      	add	r3, r1
 800fc1a:	761a      	strb	r2, [r3, #24]
}
 800fc1c:	bf00      	nop
 800fc1e:	370c      	adds	r7, #12
 800fc20:	46bd      	mov	sp, r7
 800fc22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc26:	4770      	bx	lr
 800fc28:	e000e100 	.word	0xe000e100
 800fc2c:	e000ed00 	.word	0xe000ed00

0800fc30 <NVIC_EncodePriority>:
{
 800fc30:	b480      	push	{r7}
 800fc32:	b089      	sub	sp, #36	@ 0x24
 800fc34:	af00      	add	r7, sp, #0
 800fc36:	60f8      	str	r0, [r7, #12]
 800fc38:	60b9      	str	r1, [r7, #8]
 800fc3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800fc3c:	68fb      	ldr	r3, [r7, #12]
 800fc3e:	f003 0307 	and.w	r3, r3, #7
 800fc42:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800fc44:	69fb      	ldr	r3, [r7, #28]
 800fc46:	f1c3 0307 	rsb	r3, r3, #7
 800fc4a:	2b04      	cmp	r3, #4
 800fc4c:	bf28      	it	cs
 800fc4e:	2304      	movcs	r3, #4
 800fc50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800fc52:	69fb      	ldr	r3, [r7, #28]
 800fc54:	3304      	adds	r3, #4
 800fc56:	2b06      	cmp	r3, #6
 800fc58:	d902      	bls.n	800fc60 <NVIC_EncodePriority+0x30>
 800fc5a:	69fb      	ldr	r3, [r7, #28]
 800fc5c:	3b03      	subs	r3, #3
 800fc5e:	e000      	b.n	800fc62 <NVIC_EncodePriority+0x32>
 800fc60:	2300      	movs	r3, #0
 800fc62:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800fc64:	f04f 32ff 	mov.w	r2, #4294967295
 800fc68:	69bb      	ldr	r3, [r7, #24]
 800fc6a:	fa02 f303 	lsl.w	r3, r2, r3
 800fc6e:	43da      	mvns	r2, r3
 800fc70:	68bb      	ldr	r3, [r7, #8]
 800fc72:	401a      	ands	r2, r3
 800fc74:	697b      	ldr	r3, [r7, #20]
 800fc76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800fc78:	f04f 31ff 	mov.w	r1, #4294967295
 800fc7c:	697b      	ldr	r3, [r7, #20]
 800fc7e:	fa01 f303 	lsl.w	r3, r1, r3
 800fc82:	43d9      	mvns	r1, r3
 800fc84:	687b      	ldr	r3, [r7, #4]
 800fc86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800fc88:	4313      	orrs	r3, r2
}
 800fc8a:	4618      	mov	r0, r3
 800fc8c:	3724      	adds	r7, #36	@ 0x24
 800fc8e:	46bd      	mov	sp, r7
 800fc90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc94:	4770      	bx	lr

0800fc96 <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 800fc96:	b480      	push	{r7}
 800fc98:	b089      	sub	sp, #36	@ 0x24
 800fc9a:	af00      	add	r7, sp, #0
 800fc9c:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 800fc9e:	687b      	ldr	r3, [r7, #4]
 800fca0:	330c      	adds	r3, #12
 800fca2:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fca4:	68fb      	ldr	r3, [r7, #12]
 800fca6:	e853 3f00 	ldrex	r3, [r3]
 800fcaa:	60bb      	str	r3, [r7, #8]
   return(result);
 800fcac:	68bb      	ldr	r3, [r7, #8]
 800fcae:	f043 0320 	orr.w	r3, r3, #32
 800fcb2:	61fb      	str	r3, [r7, #28]
 800fcb4:	687b      	ldr	r3, [r7, #4]
 800fcb6:	330c      	adds	r3, #12
 800fcb8:	69fa      	ldr	r2, [r7, #28]
 800fcba:	61ba      	str	r2, [r7, #24]
 800fcbc:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fcbe:	6979      	ldr	r1, [r7, #20]
 800fcc0:	69ba      	ldr	r2, [r7, #24]
 800fcc2:	e841 2300 	strex	r3, r2, [r1]
 800fcc6:	613b      	str	r3, [r7, #16]
   return(result);
 800fcc8:	693b      	ldr	r3, [r7, #16]
 800fcca:	2b00      	cmp	r3, #0
 800fccc:	d1e7      	bne.n	800fc9e <LL_USART_EnableIT_RXNE+0x8>
}
 800fcce:	bf00      	nop
 800fcd0:	bf00      	nop
 800fcd2:	3724      	adds	r7, #36	@ 0x24
 800fcd4:	46bd      	mov	sp, r7
 800fcd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcda:	4770      	bx	lr

0800fcdc <LL_USART_EnableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_EnableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_TXE(USART_TypeDef *USARTx)
{
 800fcdc:	b480      	push	{r7}
 800fcde:	b089      	sub	sp, #36	@ 0x24
 800fce0:	af00      	add	r7, sp, #0
 800fce2:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE);
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	330c      	adds	r3, #12
 800fce8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fcea:	68fb      	ldr	r3, [r7, #12]
 800fcec:	e853 3f00 	ldrex	r3, [r3]
 800fcf0:	60bb      	str	r3, [r7, #8]
   return(result);
 800fcf2:	68bb      	ldr	r3, [r7, #8]
 800fcf4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fcf8:	61fb      	str	r3, [r7, #28]
 800fcfa:	687b      	ldr	r3, [r7, #4]
 800fcfc:	330c      	adds	r3, #12
 800fcfe:	69fa      	ldr	r2, [r7, #28]
 800fd00:	61ba      	str	r2, [r7, #24]
 800fd02:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd04:	6979      	ldr	r1, [r7, #20]
 800fd06:	69ba      	ldr	r2, [r7, #24]
 800fd08:	e841 2300 	strex	r3, r2, [r1]
 800fd0c:	613b      	str	r3, [r7, #16]
   return(result);
 800fd0e:	693b      	ldr	r3, [r7, #16]
 800fd10:	2b00      	cmp	r3, #0
 800fd12:	d1e7      	bne.n	800fce4 <LL_USART_EnableIT_TXE+0x8>
}
 800fd14:	bf00      	nop
 800fd16:	bf00      	nop
 800fd18:	3724      	adds	r7, #36	@ 0x24
 800fd1a:	46bd      	mov	sp, r7
 800fd1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd20:	4770      	bx	lr

0800fd22 <LL_USART_DisableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_DisableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_TXE(USART_TypeDef *USARTx)
{
 800fd22:	b480      	push	{r7}
 800fd24:	b089      	sub	sp, #36	@ 0x24
 800fd26:	af00      	add	r7, sp, #0
 800fd28:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	330c      	adds	r3, #12
 800fd2e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd30:	68fb      	ldr	r3, [r7, #12]
 800fd32:	e853 3f00 	ldrex	r3, [r3]
 800fd36:	60bb      	str	r3, [r7, #8]
   return(result);
 800fd38:	68bb      	ldr	r3, [r7, #8]
 800fd3a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fd3e:	61fb      	str	r3, [r7, #28]
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	330c      	adds	r3, #12
 800fd44:	69fa      	ldr	r2, [r7, #28]
 800fd46:	61ba      	str	r2, [r7, #24]
 800fd48:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd4a:	6979      	ldr	r1, [r7, #20]
 800fd4c:	69ba      	ldr	r2, [r7, #24]
 800fd4e:	e841 2300 	strex	r3, r2, [r1]
 800fd52:	613b      	str	r3, [r7, #16]
   return(result);
 800fd54:	693b      	ldr	r3, [r7, #16]
 800fd56:	2b00      	cmp	r3, #0
 800fd58:	d1e7      	bne.n	800fd2a <LL_USART_DisableIT_TXE+0x8>
}
 800fd5a:	bf00      	nop
 800fd5c:	bf00      	nop
 800fd5e:	3724      	adds	r7, #36	@ 0x24
 800fd60:	46bd      	mov	sp, r7
 800fd62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd66:	4770      	bx	lr

0800fd68 <ttys_get_def_cfg>:
 * @param[out] cfg The ttys configuration with defaults filled in.
 *
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 */
int32_t ttys_get_def_cfg(enum ttys_instance_id instance_id, struct ttys_cfg* cfg)
{
 800fd68:	b580      	push	{r7, lr}
 800fd6a:	b082      	sub	sp, #8
 800fd6c:	af00      	add	r7, sp, #0
 800fd6e:	4603      	mov	r3, r0
 800fd70:	6039      	str	r1, [r7, #0]
 800fd72:	71fb      	strb	r3, [r7, #7]
    if (cfg == NULL)
 800fd74:	683b      	ldr	r3, [r7, #0]
 800fd76:	2b00      	cmp	r3, #0
 800fd78:	d102      	bne.n	800fd80 <ttys_get_def_cfg+0x18>
        return MOD_ERR_ARG;
 800fd7a:	f04f 33ff 	mov.w	r3, #4294967295
 800fd7e:	e00b      	b.n	800fd98 <ttys_get_def_cfg+0x30>

    memset(cfg, 0, sizeof(*cfg));
 800fd80:	2202      	movs	r2, #2
 800fd82:	2100      	movs	r1, #0
 800fd84:	6838      	ldr	r0, [r7, #0]
 800fd86:	f001 fdb5 	bl	80118f4 <memset>
    cfg->create_stream = true;
 800fd8a:	683b      	ldr	r3, [r7, #0]
 800fd8c:	2201      	movs	r2, #1
 800fd8e:	701a      	strb	r2, [r3, #0]
    cfg->send_cr_after_nl = true;
 800fd90:	683b      	ldr	r3, [r7, #0]
 800fd92:	2201      	movs	r2, #1
 800fd94:	705a      	strb	r2, [r3, #1]
    return 0;
 800fd96:	2300      	movs	r3, #0
}
 800fd98:	4618      	mov	r0, r3
 800fd9a:	3708      	adds	r7, #8
 800fd9c:	46bd      	mov	sp, r7
 800fd9e:	bd80      	pop	{r7, pc}

0800fda0 <ttys_init>:
 *
 * This function initializes a ttys module instance. Generally, it should not
 * access other modules as they might not have been initialized yet.
 */
int32_t ttys_init(enum ttys_instance_id instance_id, struct ttys_cfg* cfg)
{
 800fda0:	b580      	push	{r7, lr}
 800fda2:	b084      	sub	sp, #16
 800fda4:	af00      	add	r7, sp, #0
 800fda6:	4603      	mov	r3, r0
 800fda8:	6039      	str	r1, [r7, #0]
 800fdaa:	71fb      	strb	r3, [r7, #7]
    int rc;
    struct ttys_state* st;

    if (instance_id >= TTYS_NUM_INSTANCES)
 800fdac:	79fb      	ldrb	r3, [r7, #7]
 800fdae:	2b01      	cmp	r3, #1
 800fdb0:	d902      	bls.n	800fdb8 <ttys_init+0x18>
        return MOD_ERR_BAD_INSTANCE;
 800fdb2:	f06f 0305 	mvn.w	r3, #5
 800fdb6:	e055      	b.n	800fe64 <ttys_init+0xc4>

    if (cfg == NULL)
 800fdb8:	683b      	ldr	r3, [r7, #0]
 800fdba:	2b00      	cmp	r3, #0
 800fdbc:	d102      	bne.n	800fdc4 <ttys_init+0x24>
        return MOD_ERR_ARG;
 800fdbe:	f04f 33ff 	mov.w	r3, #4294967295
 800fdc2:	e04f      	b.n	800fe64 <ttys_init+0xc4>

    // We selectively initialize the state structure, as we want to preserve the
    // transmit queue in case there is output in it.  However, if the transmit
    // queue appears corrupted, we initialize the whole thing.

    st = &ttys_states[instance_id];
 800fdc4:	79fb      	ldrb	r3, [r7, #7]
 800fdc6:	f44f 628d 	mov.w	r2, #1128	@ 0x468
 800fdca:	fb02 f303 	mul.w	r3, r2, r3
 800fdce:	4a27      	ldr	r2, [pc, #156]	@ (800fe6c <ttys_init+0xcc>)
 800fdd0:	4413      	add	r3, r2
 800fdd2:	60fb      	str	r3, [r7, #12]
    if (st->tx_buf_get_idx >= TTYS_TX_BUF_SIZE ||
 800fdd4:	68fb      	ldr	r3, [r7, #12]
 800fdd6:	8a9b      	ldrh	r3, [r3, #20]
 800fdd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800fddc:	d204      	bcs.n	800fde8 <ttys_init+0x48>
        st->tx_buf_put_idx >= TTYS_TX_BUF_SIZE) {
 800fdde:	68fb      	ldr	r3, [r7, #12]
 800fde0:	8adb      	ldrh	r3, [r3, #22]
    if (st->tx_buf_get_idx >= TTYS_TX_BUF_SIZE ||
 800fde2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800fde6:	d306      	bcc.n	800fdf6 <ttys_init+0x56>
        memset(st, 0, sizeof(*st));
 800fde8:	f44f 628d 	mov.w	r2, #1128	@ 0x468
 800fdec:	2100      	movs	r1, #0
 800fdee:	68f8      	ldr	r0, [r7, #12]
 800fdf0:	f001 fd80 	bl	80118f4 <memset>
 800fdf4:	e005      	b.n	800fe02 <ttys_init+0x62>
    } else {
        st->rx_buf_get_idx = 0;
 800fdf6:	68fb      	ldr	r3, [r7, #12]
 800fdf8:	2200      	movs	r2, #0
 800fdfa:	821a      	strh	r2, [r3, #16]
        st->rx_buf_put_idx = 0;
 800fdfc:	68fb      	ldr	r3, [r7, #12]
 800fdfe:	2200      	movs	r2, #0
 800fe00:	825a      	strh	r2, [r3, #18]
    }
    st->cfg = *cfg;
 800fe02:	68fa      	ldr	r2, [r7, #12]
 800fe04:	683b      	ldr	r3, [r7, #0]
 800fe06:	881b      	ldrh	r3, [r3, #0]
 800fe08:	8013      	strh	r3, [r2, #0]

    rc = get_instance_info(instance_id, &st->uart_reg_base,
 800fe0a:	68fb      	ldr	r3, [r7, #12]
 800fe0c:	f103 010c 	add.w	r1, r3, #12
 800fe10:	68fb      	ldr	r3, [r7, #12]
 800fe12:	f103 0208 	add.w	r2, r3, #8
 800fe16:	79f8      	ldrb	r0, [r7, #7]
 800fe18:	2300      	movs	r3, #0
 800fe1a:	f000 fb03 	bl	8010424 <get_instance_info>
 800fe1e:	60b8      	str	r0, [r7, #8]
                           &st->fd, NULL);
    if (rc != 0)
 800fe20:	68bb      	ldr	r3, [r7, #8]
 800fe22:	2b00      	cmp	r3, #0
 800fe24:	d001      	beq.n	800fe2a <ttys_init+0x8a>
        return rc;
 800fe26:	68bb      	ldr	r3, [r7, #8]
 800fe28:	e01c      	b.n	800fe64 <ttys_init+0xc4>

    if (st->cfg.create_stream) {
 800fe2a:	68fb      	ldr	r3, [r7, #12]
 800fe2c:	781b      	ldrb	r3, [r3, #0]
 800fe2e:	2b00      	cmp	r3, #0
 800fe30:	d014      	beq.n	800fe5c <ttys_init+0xbc>
        st->stream = fdopen(st->fd, "r+");
 800fe32:	68fb      	ldr	r3, [r7, #12]
 800fe34:	689b      	ldr	r3, [r3, #8]
 800fe36:	490e      	ldr	r1, [pc, #56]	@ (800fe70 <ttys_init+0xd0>)
 800fe38:	4618      	mov	r0, r3
 800fe3a:	f001 f9a9 	bl	8011190 <fdopen>
 800fe3e:	4602      	mov	r2, r0
 800fe40:	68fb      	ldr	r3, [r7, #12]
 800fe42:	605a      	str	r2, [r3, #4]
        if (st->stream != NULL)
 800fe44:	68fb      	ldr	r3, [r7, #12]
 800fe46:	685b      	ldr	r3, [r3, #4]
 800fe48:	2b00      	cmp	r3, #0
 800fe4a:	d00a      	beq.n	800fe62 <ttys_init+0xc2>
            setvbuf(st->stream, NULL, _IONBF, 0);    
 800fe4c:	68fb      	ldr	r3, [r7, #12]
 800fe4e:	6858      	ldr	r0, [r3, #4]
 800fe50:	2300      	movs	r3, #0
 800fe52:	2202      	movs	r2, #2
 800fe54:	2100      	movs	r1, #0
 800fe56:	f001 fc1d 	bl	8011694 <setvbuf>
 800fe5a:	e002      	b.n	800fe62 <ttys_init+0xc2>
    } else {
        st->stream = NULL;
 800fe5c:	68fb      	ldr	r3, [r7, #12]
 800fe5e:	2200      	movs	r2, #0
 800fe60:	605a      	str	r2, [r3, #4]
    }
    return 0;
 800fe62:	2300      	movs	r3, #0
}
 800fe64:	4618      	mov	r0, r3
 800fe66:	3710      	adds	r7, #16
 800fe68:	46bd      	mov	sp, r7
 800fe6a:	bd80      	pop	{r7, pc}
 800fe6c:	20000ce8 	.word	0x20000ce8
 800fe70:	080148f0 	.word	0x080148f0

0800fe74 <ttys_start>:
 *
 * This function starts a ttys module instance, to enter normal operation. This
 * includes enabling UART interrupts.
 */
int32_t ttys_start(enum ttys_instance_id instance_id)
{
 800fe74:	b590      	push	{r4, r7, lr}
 800fe76:	b087      	sub	sp, #28
 800fe78:	af00      	add	r7, sp, #0
 800fe7a:	4603      	mov	r3, r0
 800fe7c:	71fb      	strb	r3, [r7, #7]
    struct ttys_state* st;
    IRQn_Type irq_type;
    int32_t rc;

    if (instance_id >= TTYS_NUM_INSTANCES ||
 800fe7e:	79fb      	ldrb	r3, [r7, #7]
 800fe80:	2b01      	cmp	r3, #1
 800fe82:	d80a      	bhi.n	800fe9a <ttys_start+0x26>
        ttys_states[instance_id].uart_reg_base == NULL)
 800fe84:	79fb      	ldrb	r3, [r7, #7]
 800fe86:	4a2d      	ldr	r2, [pc, #180]	@ (800ff3c <ttys_start+0xc8>)
 800fe88:	f44f 618d 	mov.w	r1, #1128	@ 0x468
 800fe8c:	fb01 f303 	mul.w	r3, r1, r3
 800fe90:	4413      	add	r3, r2
 800fe92:	330c      	adds	r3, #12
 800fe94:	681b      	ldr	r3, [r3, #0]
    if (instance_id >= TTYS_NUM_INSTANCES ||
 800fe96:	2b00      	cmp	r3, #0
 800fe98:	d102      	bne.n	800fea0 <ttys_start+0x2c>
        return MOD_ERR_BAD_INSTANCE;
 800fe9a:	f06f 0305 	mvn.w	r3, #5
 800fe9e:	e048      	b.n	800ff32 <ttys_start+0xbe>

    rc = cmd_register(&cmd_info);
 800fea0:	4827      	ldr	r0, [pc, #156]	@ (800ff40 <ttys_start+0xcc>)
 800fea2:	f7fa fc7b 	bl	800a79c <cmd_register>
 800fea6:	6178      	str	r0, [r7, #20]
    if (rc < 0) {
 800fea8:	697b      	ldr	r3, [r7, #20]
 800feaa:	2b00      	cmp	r3, #0
 800feac:	da0d      	bge.n	800feca <ttys_start+0x56>
        log_error("ttys_start: cmd error %d\n", rc);
 800feae:	4b25      	ldr	r3, [pc, #148]	@ (800ff44 <ttys_start+0xd0>)
 800feb0:	781b      	ldrb	r3, [r3, #0]
 800feb2:	2b00      	cmp	r3, #0
 800feb4:	d007      	beq.n	800fec6 <ttys_start+0x52>
 800feb6:	4b24      	ldr	r3, [pc, #144]	@ (800ff48 <ttys_start+0xd4>)
 800feb8:	681b      	ldr	r3, [r3, #0]
 800feba:	2b00      	cmp	r3, #0
 800febc:	dd03      	ble.n	800fec6 <ttys_start+0x52>
 800febe:	6979      	ldr	r1, [r7, #20]
 800fec0:	4822      	ldr	r0, [pc, #136]	@ (800ff4c <ttys_start+0xd8>)
 800fec2:	f7fe f977 	bl	800e1b4 <log_printf>
        return rc;
 800fec6:	697b      	ldr	r3, [r7, #20]
 800fec8:	e033      	b.n	800ff32 <ttys_start+0xbe>
    }

    st = &ttys_states[instance_id];
 800feca:	79fb      	ldrb	r3, [r7, #7]
 800fecc:	f44f 628d 	mov.w	r2, #1128	@ 0x468
 800fed0:	fb02 f303 	mul.w	r3, r2, r3
 800fed4:	4a19      	ldr	r2, [pc, #100]	@ (800ff3c <ttys_start+0xc8>)
 800fed6:	4413      	add	r3, r2
 800fed8:	613b      	str	r3, [r7, #16]
    LL_USART_EnableIT_RXNE(st->uart_reg_base);
 800feda:	693b      	ldr	r3, [r7, #16]
 800fedc:	68db      	ldr	r3, [r3, #12]
 800fede:	4618      	mov	r0, r3
 800fee0:	f7ff fed9 	bl	800fc96 <LL_USART_EnableIT_RXNE>
    LL_USART_EnableIT_TXE(st->uart_reg_base);
 800fee4:	693b      	ldr	r3, [r7, #16]
 800fee6:	68db      	ldr	r3, [r3, #12]
 800fee8:	4618      	mov	r0, r3
 800feea:	f7ff fef7 	bl	800fcdc <LL_USART_EnableIT_TXE>

    rc = get_instance_info(instance_id, NULL, NULL, &irq_type);
 800feee:	f107 030f 	add.w	r3, r7, #15
 800fef2:	79f8      	ldrb	r0, [r7, #7]
 800fef4:	2200      	movs	r2, #0
 800fef6:	2100      	movs	r1, #0
 800fef8:	f000 fa94 	bl	8010424 <get_instance_info>
 800fefc:	6178      	str	r0, [r7, #20]
    if (rc != 0)
 800fefe:	697b      	ldr	r3, [r7, #20]
 800ff00:	2b00      	cmp	r3, #0
 800ff02:	d001      	beq.n	800ff08 <ttys_start+0x94>
        return rc;
 800ff04:	697b      	ldr	r3, [r7, #20]
 800ff06:	e014      	b.n	800ff32 <ttys_start+0xbe>

    NVIC_SetPriority(irq_type,
 800ff08:	f997 400f 	ldrsb.w	r4, [r7, #15]
 800ff0c:	f7ff fe16 	bl	800fb3c <__NVIC_GetPriorityGrouping>
 800ff10:	4603      	mov	r3, r0
 800ff12:	2200      	movs	r2, #0
 800ff14:	2100      	movs	r1, #0
 800ff16:	4618      	mov	r0, r3
 800ff18:	f7ff fe8a 	bl	800fc30 <NVIC_EncodePriority>
 800ff1c:	4603      	mov	r3, r0
 800ff1e:	4619      	mov	r1, r3
 800ff20:	4620      	mov	r0, r4
 800ff22:	f7ff fe5b 	bl	800fbdc <__NVIC_SetPriority>
                     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
    NVIC_EnableIRQ(irq_type);
 800ff26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ff2a:	4618      	mov	r0, r3
 800ff2c:	f7ff fe14 	bl	800fb58 <__NVIC_EnableIRQ>

    return 0;
 800ff30:	2300      	movs	r3, #0
}
 800ff32:	4618      	mov	r0, r3
 800ff34:	371c      	adds	r7, #28
 800ff36:	46bd      	mov	sp, r7
 800ff38:	bd90      	pop	{r4, r7, pc}
 800ff3a:	bf00      	nop
 800ff3c:	20000ce8 	.word	0x20000ce8
 800ff40:	20000538 	.word	0x20000538
 800ff44:	200003ec 	.word	0x200003ec
 800ff48:	20000504 	.word	0x20000504
 800ff4c:	080148f4 	.word	0x080148f4

0800ff50 <ttys_putc>:
 * @note Before this module is started, the UART is not known, but the user can
 *       still put chars in the TX buffer that will be transmitted if and when
 *       the module is started.
 */
int32_t ttys_putc(enum ttys_instance_id instance_id, char c)
{
 800ff50:	b580      	push	{r7, lr}
 800ff52:	b08a      	sub	sp, #40	@ 0x28
 800ff54:	af00      	add	r7, sp, #0
 800ff56:	4603      	mov	r3, r0
 800ff58:	460a      	mov	r2, r1
 800ff5a:	71fb      	strb	r3, [r7, #7]
 800ff5c:	4613      	mov	r3, r2
 800ff5e:	71bb      	strb	r3, [r7, #6]
    struct ttys_state* st;
    uint16_t next_put_idx;
    CRIT_STATE_VAR;

    if (instance_id >= TTYS_NUM_INSTANCES)
 800ff60:	79fb      	ldrb	r3, [r7, #7]
 800ff62:	2b01      	cmp	r3, #1
 800ff64:	d902      	bls.n	800ff6c <ttys_putc+0x1c>
        return MOD_ERR_BAD_INSTANCE;
 800ff66:	f06f 0305 	mvn.w	r3, #5
 800ff6a:	e05c      	b.n	8010026 <ttys_putc+0xd6>
    st = &ttys_states[instance_id];
 800ff6c:	79fb      	ldrb	r3, [r7, #7]
 800ff6e:	f44f 628d 	mov.w	r2, #1128	@ 0x468
 800ff72:	fb02 f303 	mul.w	r3, r2, r3
 800ff76:	4a2e      	ldr	r2, [pc, #184]	@ (8010030 <ttys_putc+0xe0>)
 800ff78:	4413      	add	r3, r2
 800ff7a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ff7c:	f3ef 8310 	mrs	r3, PRIMASK
 800ff80:	617b      	str	r3, [r7, #20]
  return(result);
 800ff82:	697b      	ldr	r3, [r7, #20]

    // Calculate the new TX buffer put index
    CRIT_BEGIN_NEST();
 800ff84:	61fb      	str	r3, [r7, #28]
 800ff86:	2301      	movs	r3, #1
 800ff88:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ff8a:	69bb      	ldr	r3, [r7, #24]
 800ff8c:	f383 8810 	msr	PRIMASK, r3
}
 800ff90:	bf00      	nop
    next_put_idx = st->tx_buf_put_idx + 1;
 800ff92:	6a3b      	ldr	r3, [r7, #32]
 800ff94:	8adb      	ldrh	r3, [r3, #22]
 800ff96:	3301      	adds	r3, #1
 800ff98:	84fb      	strh	r3, [r7, #38]	@ 0x26
    if (next_put_idx >= TTYS_TX_BUF_SIZE)
 800ff9a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ff9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ffa0:	d31a      	bcc.n	800ffd8 <ttys_putc+0x88>
        next_put_idx = 0;
 800ffa2:	2300      	movs	r3, #0
 800ffa4:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // If buffer is full, then return error.
    while (next_put_idx == st->tx_buf_get_idx) {
 800ffa6:	e017      	b.n	800ffd8 <ttys_putc+0x88>
        INC_SAT_U16(cnts_u16[CNT_TX_BUF_OVERRUN]);
 800ffa8:	4b22      	ldr	r3, [pc, #136]	@ (8010034 <ttys_putc+0xe4>)
 800ffaa:	891b      	ldrh	r3, [r3, #8]
 800ffac:	4a21      	ldr	r2, [pc, #132]	@ (8010034 <ttys_putc+0xe4>)
 800ffae:	8912      	ldrh	r2, [r2, #8]
 800ffb0:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800ffb4:	428a      	cmp	r2, r1
 800ffb6:	bf14      	ite	ne
 800ffb8:	2201      	movne	r2, #1
 800ffba:	2200      	moveq	r2, #0
 800ffbc:	b2d2      	uxtb	r2, r2
 800ffbe:	4413      	add	r3, r2
 800ffc0:	b29a      	uxth	r2, r3
 800ffc2:	4b1c      	ldr	r3, [pc, #112]	@ (8010034 <ttys_putc+0xe4>)
 800ffc4:	811a      	strh	r2, [r3, #8]
 800ffc6:	69fb      	ldr	r3, [r7, #28]
 800ffc8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ffca:	693b      	ldr	r3, [r7, #16]
 800ffcc:	f383 8810 	msr	PRIMASK, r3
}
 800ffd0:	bf00      	nop
        CRIT_END_NEST();
        return MOD_ERR_BUF_OVERRUN;
 800ffd2:	f06f 0304 	mvn.w	r3, #4
 800ffd6:	e026      	b.n	8010026 <ttys_putc+0xd6>
    while (next_put_idx == st->tx_buf_get_idx) {
 800ffd8:	bf00      	nop
 800ffda:	6a3b      	ldr	r3, [r7, #32]
 800ffdc:	8a9b      	ldrh	r3, [r3, #20]
 800ffde:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800ffe0:	429a      	cmp	r2, r3
 800ffe2:	d0e1      	beq.n	800ffa8 <ttys_putc+0x58>
    }

    // Put the char in the TX buffer.
    st->tx_buf[st->tx_buf_put_idx] = c;
 800ffe4:	6a3b      	ldr	r3, [r7, #32]
 800ffe6:	8adb      	ldrh	r3, [r3, #22]
 800ffe8:	461a      	mov	r2, r3
 800ffea:	6a3b      	ldr	r3, [r7, #32]
 800ffec:	4413      	add	r3, r2
 800ffee:	79ba      	ldrb	r2, [r7, #6]
 800fff0:	761a      	strb	r2, [r3, #24]
    st->tx_buf_put_idx = next_put_idx;
 800fff2:	6a3b      	ldr	r3, [r7, #32]
 800fff4:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800fff6:	82da      	strh	r2, [r3, #22]

    // Ensure the TX interrupt is enabled.
    if (ttys_states[instance_id].uart_reg_base != NULL) {
 800fff8:	79fb      	ldrb	r3, [r7, #7]
 800fffa:	4a0d      	ldr	r2, [pc, #52]	@ (8010030 <ttys_putc+0xe0>)
 800fffc:	f44f 618d 	mov.w	r1, #1128	@ 0x468
 8010000:	fb01 f303 	mul.w	r3, r1, r3
 8010004:	4413      	add	r3, r2
 8010006:	330c      	adds	r3, #12
 8010008:	681b      	ldr	r3, [r3, #0]
 801000a:	2b00      	cmp	r3, #0
 801000c:	d004      	beq.n	8010018 <ttys_putc+0xc8>
        LL_USART_EnableIT_TXE(st->uart_reg_base);
 801000e:	6a3b      	ldr	r3, [r7, #32]
 8010010:	68db      	ldr	r3, [r3, #12]
 8010012:	4618      	mov	r0, r3
 8010014:	f7ff fe62 	bl	800fcdc <LL_USART_EnableIT_TXE>
 8010018:	69fb      	ldr	r3, [r7, #28]
 801001a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801001c:	68fb      	ldr	r3, [r7, #12]
 801001e:	f383 8810 	msr	PRIMASK, r3
}
 8010022:	bf00      	nop
    }
    CRIT_END_NEST();
    return 0;
 8010024:	2300      	movs	r3, #0
}
 8010026:	4618      	mov	r0, r3
 8010028:	3728      	adds	r7, #40	@ 0x28
 801002a:	46bd      	mov	sp, r7
 801002c:	bd80      	pop	{r7, pc}
 801002e:	bf00      	nop
 8010030:	20000ce8 	.word	0x20000ce8
 8010034:	200015b8 	.word	0x200015b8

08010038 <ttys_getc>:
 * @param[out] c Received character.
 *
 * @return Number of characters returned (0 or 1)
 */
int32_t ttys_getc(enum ttys_instance_id instance_id, char* c)
{
 8010038:	b480      	push	{r7}
 801003a:	b08b      	sub	sp, #44	@ 0x2c
 801003c:	af00      	add	r7, sp, #0
 801003e:	4603      	mov	r3, r0
 8010040:	6039      	str	r1, [r7, #0]
 8010042:	71fb      	strb	r3, [r7, #7]
    struct ttys_state* st;
    int32_t next_get_idx;
    CRIT_STATE_VAR;

    if (instance_id >= TTYS_NUM_INSTANCES)
 8010044:	79fb      	ldrb	r3, [r7, #7]
 8010046:	2b01      	cmp	r3, #1
 8010048:	d902      	bls.n	8010050 <ttys_getc+0x18>
        return MOD_ERR_BAD_INSTANCE;
 801004a:	f06f 0305 	mvn.w	r3, #5
 801004e:	e03d      	b.n	80100cc <ttys_getc+0x94>

    st = &ttys_states[instance_id];
 8010050:	79fb      	ldrb	r3, [r7, #7]
 8010052:	f44f 628d 	mov.w	r2, #1128	@ 0x468
 8010056:	fb02 f303 	mul.w	r3, r2, r3
 801005a:	4a1f      	ldr	r2, [pc, #124]	@ (80100d8 <ttys_getc+0xa0>)
 801005c:	4413      	add	r3, r2
 801005e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010060:	f3ef 8310 	mrs	r3, PRIMASK
 8010064:	617b      	str	r3, [r7, #20]
  return(result);
 8010066:	697b      	ldr	r3, [r7, #20]

    // Check if buffer is empty.
    CRIT_BEGIN_NEST();
 8010068:	61fb      	str	r3, [r7, #28]
 801006a:	2301      	movs	r3, #1
 801006c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801006e:	69bb      	ldr	r3, [r7, #24]
 8010070:	f383 8810 	msr	PRIMASK, r3
}
 8010074:	bf00      	nop
    if (st->rx_buf_get_idx == st->rx_buf_put_idx) {
 8010076:	6a3b      	ldr	r3, [r7, #32]
 8010078:	8a1a      	ldrh	r2, [r3, #16]
 801007a:	6a3b      	ldr	r3, [r7, #32]
 801007c:	8a5b      	ldrh	r3, [r3, #18]
 801007e:	429a      	cmp	r2, r3
 8010080:	d107      	bne.n	8010092 <ttys_getc+0x5a>
 8010082:	69fb      	ldr	r3, [r7, #28]
 8010084:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010086:	693b      	ldr	r3, [r7, #16]
 8010088:	f383 8810 	msr	PRIMASK, r3
}
 801008c:	bf00      	nop
        CRIT_END_NEST();
        return 0;
 801008e:	2300      	movs	r3, #0
 8010090:	e01c      	b.n	80100cc <ttys_getc+0x94>
    }

    // Get a character and advance get index.
    next_get_idx = st->rx_buf_get_idx + 1;
 8010092:	6a3b      	ldr	r3, [r7, #32]
 8010094:	8a1b      	ldrh	r3, [r3, #16]
 8010096:	3301      	adds	r3, #1
 8010098:	627b      	str	r3, [r7, #36]	@ 0x24
    if (next_get_idx >= TTYS_RX_BUF_SIZE)
 801009a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801009c:	2b4f      	cmp	r3, #79	@ 0x4f
 801009e:	dd01      	ble.n	80100a4 <ttys_getc+0x6c>
        next_get_idx = 0;
 80100a0:	2300      	movs	r3, #0
 80100a2:	627b      	str	r3, [r7, #36]	@ 0x24
    *c = st->rx_buf[st->rx_buf_get_idx];
 80100a4:	6a3b      	ldr	r3, [r7, #32]
 80100a6:	8a1b      	ldrh	r3, [r3, #16]
 80100a8:	461a      	mov	r2, r3
 80100aa:	6a3b      	ldr	r3, [r7, #32]
 80100ac:	4413      	add	r3, r2
 80100ae:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 80100b2:	683b      	ldr	r3, [r7, #0]
 80100b4:	701a      	strb	r2, [r3, #0]
    st->rx_buf_get_idx = next_get_idx;
 80100b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100b8:	b29a      	uxth	r2, r3
 80100ba:	6a3b      	ldr	r3, [r7, #32]
 80100bc:	821a      	strh	r2, [r3, #16]
 80100be:	69fb      	ldr	r3, [r7, #28]
 80100c0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80100c2:	68fb      	ldr	r3, [r7, #12]
 80100c4:	f383 8810 	msr	PRIMASK, r3
}
 80100c8:	bf00      	nop
    CRIT_END_NEST();
    return 1;
 80100ca:	2301      	movs	r3, #1
}
 80100cc:	4618      	mov	r0, r3
 80100ce:	372c      	adds	r7, #44	@ 0x2c
 80100d0:	46bd      	mov	sp, r7
 80100d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100d6:	4770      	bx	lr
 80100d8:	20000ce8 	.word	0x20000ce8

080100dc <ttys_get_fd>:
 *
 * @return File descriptor (>= 0) for success, else a "MOD_ERR" value (<0). See
 *          code for details.
 */
int ttys_get_fd(enum ttys_instance_id instance_id)
{
 80100dc:	b480      	push	{r7}
 80100de:	b083      	sub	sp, #12
 80100e0:	af00      	add	r7, sp, #0
 80100e2:	4603      	mov	r3, r0
 80100e4:	71fb      	strb	r3, [r7, #7]
    if (instance_id >= TTYS_NUM_INSTANCES)
 80100e6:	79fb      	ldrb	r3, [r7, #7]
 80100e8:	2b01      	cmp	r3, #1
 80100ea:	d902      	bls.n	80100f2 <ttys_get_fd+0x16>
        return MOD_ERR_ARG;
 80100ec:	f04f 33ff 	mov.w	r3, #4294967295
 80100f0:	e016      	b.n	8010120 <ttys_get_fd+0x44>
    if (ttys_states[instance_id].fd >= 0)
 80100f2:	79fb      	ldrb	r3, [r7, #7]
 80100f4:	4a0d      	ldr	r2, [pc, #52]	@ (801012c <ttys_get_fd+0x50>)
 80100f6:	f44f 618d 	mov.w	r1, #1128	@ 0x468
 80100fa:	fb01 f303 	mul.w	r3, r1, r3
 80100fe:	4413      	add	r3, r2
 8010100:	3308      	adds	r3, #8
 8010102:	681b      	ldr	r3, [r3, #0]
 8010104:	2b00      	cmp	r3, #0
 8010106:	db09      	blt.n	801011c <ttys_get_fd+0x40>
        return ttys_states[instance_id].fd;
 8010108:	79fb      	ldrb	r3, [r7, #7]
 801010a:	4a08      	ldr	r2, [pc, #32]	@ (801012c <ttys_get_fd+0x50>)
 801010c:	f44f 618d 	mov.w	r1, #1128	@ 0x468
 8010110:	fb01 f303 	mul.w	r3, r1, r3
 8010114:	4413      	add	r3, r2
 8010116:	3308      	adds	r3, #8
 8010118:	681b      	ldr	r3, [r3, #0]
 801011a:	e001      	b.n	8010120 <ttys_get_fd+0x44>
    return MOD_ERR_RESOURCE;
 801011c:	f06f 0301 	mvn.w	r3, #1
}
 8010120:	4618      	mov	r0, r3
 8010122:	370c      	adds	r7, #12
 8010124:	46bd      	mov	sp, r7
 8010126:	f85d 7b04 	ldr.w	r7, [sp], #4
 801012a:	4770      	bx	lr
 801012c:	20000ce8 	.word	0x20000ce8

08010130 <ttys_get_stream>:
 * @param[in] instance_id Identifies the ttys instance.
 *
 * @return FILE stream pointer, or NULL if error.
 */
FILE* ttys_get_stream(enum ttys_instance_id instance_id)
{
 8010130:	b480      	push	{r7}
 8010132:	b083      	sub	sp, #12
 8010134:	af00      	add	r7, sp, #0
 8010136:	4603      	mov	r3, r0
 8010138:	71fb      	strb	r3, [r7, #7]
    if (instance_id >= TTYS_NUM_INSTANCES)
 801013a:	79fb      	ldrb	r3, [r7, #7]
 801013c:	2b01      	cmp	r3, #1
 801013e:	d901      	bls.n	8010144 <ttys_get_stream+0x14>
        return NULL;
 8010140:	2300      	movs	r3, #0
 8010142:	e008      	b.n	8010156 <ttys_get_stream+0x26>

    return ttys_states[instance_id].stream;
 8010144:	79fb      	ldrb	r3, [r7, #7]
 8010146:	4a07      	ldr	r2, [pc, #28]	@ (8010164 <ttys_get_stream+0x34>)
 8010148:	f44f 618d 	mov.w	r1, #1128	@ 0x468
 801014c:	fb01 f303 	mul.w	r3, r1, r3
 8010150:	4413      	add	r3, r2
 8010152:	3304      	adds	r3, #4
 8010154:	681b      	ldr	r3, [r3, #0]
}
 8010156:	4618      	mov	r0, r3
 8010158:	370c      	adds	r7, #12
 801015a:	46bd      	mov	sp, r7
 801015c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010160:	4770      	bx	lr
 8010162:	bf00      	nop
 8010164:	20000ce8 	.word	0x20000ce8

08010168 <ttys_tx_idle>:
 *
 * @return 1 if tx is idle, 0 if not idle, else aa "MOD_ERR" value (<0).
 *
 */
int32_t ttys_tx_idle(enum ttys_instance_id instance_id)
{
 8010168:	b480      	push	{r7}
 801016a:	b083      	sub	sp, #12
 801016c:	af00      	add	r7, sp, #0
 801016e:	4603      	mov	r3, r0
 8010170:	71fb      	strb	r3, [r7, #7]
    if (instance_id >= TTYS_NUM_INSTANCES)
 8010172:	79fb      	ldrb	r3, [r7, #7]
 8010174:	2b01      	cmp	r3, #1
 8010176:	d902      	bls.n	801017e <ttys_tx_idle+0x16>
        return MOD_ERR_ARG;
 8010178:	f04f 33ff 	mov.w	r3, #4294967295
 801017c:	e016      	b.n	80101ac <ttys_tx_idle+0x44>
    return (ttys_states[instance_id].tx_buf_get_idx ==
 801017e:	79fb      	ldrb	r3, [r7, #7]
 8010180:	4a0d      	ldr	r2, [pc, #52]	@ (80101b8 <ttys_tx_idle+0x50>)
 8010182:	f44f 618d 	mov.w	r1, #1128	@ 0x468
 8010186:	fb01 f303 	mul.w	r3, r1, r3
 801018a:	4413      	add	r3, r2
 801018c:	3314      	adds	r3, #20
 801018e:	881a      	ldrh	r2, [r3, #0]
            ttys_states[instance_id].tx_buf_put_idx ?
 8010190:	79fb      	ldrb	r3, [r7, #7]
 8010192:	4909      	ldr	r1, [pc, #36]	@ (80101b8 <ttys_tx_idle+0x50>)
 8010194:	f44f 608d 	mov.w	r0, #1128	@ 0x468
 8010198:	fb00 f303 	mul.w	r3, r0, r3
 801019c:	440b      	add	r3, r1
 801019e:	3316      	adds	r3, #22
 80101a0:	881b      	ldrh	r3, [r3, #0]
            1 : 0);
 80101a2:	429a      	cmp	r2, r3
 80101a4:	bf0c      	ite	eq
 80101a6:	2301      	moveq	r3, #1
 80101a8:	2300      	movne	r3, #0
 80101aa:	b2db      	uxtb	r3, r3
}
 80101ac:	4618      	mov	r0, r3
 80101ae:	370c      	adds	r7, #12
 80101b0:	46bd      	mov	sp, r7
 80101b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101b6:	4770      	bx	lr
 80101b8:	20000ce8 	.word	0x20000ce8

080101bc <USART2_IRQHandler>:
}
#endif

#if CONFIG_TTYS_2_PRESENT
void USART2_IRQHandler(void)
{
 80101bc:	b580      	push	{r7, lr}
 80101be:	af00      	add	r7, sp, #0
    ttys_interrupt(TTYS_INSTANCE_2, USART2_IRQn);
 80101c0:	2126      	movs	r1, #38	@ 0x26
 80101c2:	2000      	movs	r0, #0
 80101c4:	f000 f840 	bl	8010248 <ttys_interrupt>
}
 80101c8:	bf00      	nop
 80101ca:	bd80      	pop	{r7, pc}

080101cc <ttys_putc_panic>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * @note It is assumed interrupts are disabled.
 */
int32_t ttys_putc_panic(enum ttys_instance_id instance_id, char c)
{
 80101cc:	b580      	push	{r7, lr}
 80101ce:	b084      	sub	sp, #16
 80101d0:	af00      	add	r7, sp, #0
 80101d2:	4603      	mov	r3, r0
 80101d4:	460a      	mov	r2, r1
 80101d6:	71fb      	strb	r3, [r7, #7]
 80101d8:	4613      	mov	r3, r2
 80101da:	71bb      	strb	r3, [r7, #6]
    int rc;
    USART_TypeDef* uart_reg_base;

    rc = get_instance_info(instance_id, &uart_reg_base, NULL, NULL);
 80101dc:	f107 0108 	add.w	r1, r7, #8
 80101e0:	79f8      	ldrb	r0, [r7, #7]
 80101e2:	2300      	movs	r3, #0
 80101e4:	2200      	movs	r2, #0
 80101e6:	f000 f91d 	bl	8010424 <get_instance_info>
 80101ea:	60f8      	str	r0, [r7, #12]
    if (rc != 0) {
 80101ec:	68fb      	ldr	r3, [r7, #12]
 80101ee:	2b00      	cmp	r3, #0
 80101f0:	d00d      	beq.n	801020e <ttys_putc_panic+0x42>

        // The instance ID is invalid, and perhaps got corrupted. We will
        // use the default console instance ID, as a last-ditch effort.

        rc = get_instance_info(CONFIG_CONSOLE_DFLT_TTYS_INSTANCE,
 80101f2:	f107 0108 	add.w	r1, r7, #8
 80101f6:	2300      	movs	r3, #0
 80101f8:	2200      	movs	r2, #0
 80101fa:	2000      	movs	r0, #0
 80101fc:	f000 f912 	bl	8010424 <get_instance_info>
 8010200:	60f8      	str	r0, [r7, #12]
                               &uart_reg_base, NULL, NULL);
        if (rc != 0) {
 8010202:	68fb      	ldr	r3, [r7, #12]
 8010204:	2b00      	cmp	r3, #0
 8010206:	d002      	beq.n	801020e <ttys_putc_panic+0x42>
            // This should not happen.
            return MOD_ERR_INTERNAL;
 8010208:	f06f 030a 	mvn.w	r3, #10
 801020c:	e017      	b.n	801023e <ttys_putc_panic+0x72>
        }
    }
    if (uart_reg_base == NULL)
 801020e:	68bb      	ldr	r3, [r7, #8]
 8010210:	2b00      	cmp	r3, #0
 8010212:	d102      	bne.n	801021a <ttys_putc_panic+0x4e>
        // This should not happen.
        return MOD_ERR_INTERNAL;
 8010214:	f06f 030a 	mvn.w	r3, #10
 8010218:	e011      	b.n	801023e <ttys_putc_panic+0x72>
    while (!(uart_reg_base->STATUS_REG & TXE_BIT_MASK));
 801021a:	bf00      	nop
 801021c:	68bb      	ldr	r3, [r7, #8]
 801021e:	681b      	ldr	r3, [r3, #0]
 8010220:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010224:	2b00      	cmp	r3, #0
 8010226:	d0f9      	beq.n	801021c <ttys_putc_panic+0x50>
    uart_reg_base->DATA_TX_REG = c;
 8010228:	68bb      	ldr	r3, [r7, #8]
 801022a:	79ba      	ldrb	r2, [r7, #6]
 801022c:	605a      	str	r2, [r3, #4]
    while (!(uart_reg_base->STATUS_REG & TXE_BIT_MASK));
 801022e:	bf00      	nop
 8010230:	68bb      	ldr	r3, [r7, #8]
 8010232:	681b      	ldr	r3, [r3, #0]
 8010234:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010238:	2b00      	cmp	r3, #0
 801023a:	d0f9      	beq.n	8010230 <ttys_putc_panic+0x64>
    return 0;
 801023c:	2300      	movs	r3, #0
}
 801023e:	4618      	mov	r0, r3
 8010240:	3710      	adds	r7, #16
 8010242:	46bd      	mov	sp, r7
 8010244:	bd80      	pop	{r7, pc}
	...

08010248 <ttys_interrupt>:
 * @note This function should not write output using stdio API, to ensure we do
 *       not corrupt the put index on the tx buffer.
 */
static void ttys_interrupt(enum ttys_instance_id instance_id,
                           IRQn_Type irq_type)
{
 8010248:	b580      	push	{r7, lr}
 801024a:	b08a      	sub	sp, #40	@ 0x28
 801024c:	af00      	add	r7, sp, #0
 801024e:	4603      	mov	r3, r0
 8010250:	460a      	mov	r2, r1
 8010252:	71fb      	strb	r3, [r7, #7]
 8010254:	4613      	mov	r3, r2
 8010256:	71bb      	strb	r3, [r7, #6]
    struct ttys_state* st;
    uint8_t sr;
    CRIT_STATE_VAR;

    if (instance_id >= TTYS_NUM_INSTANCES)
 8010258:	79fb      	ldrb	r3, [r7, #7]
 801025a:	2b01      	cmp	r3, #1
 801025c:	f200 80d9 	bhi.w	8010412 <ttys_interrupt+0x1ca>
        return;

    st = &ttys_states[instance_id];
 8010260:	79fb      	ldrb	r3, [r7, #7]
 8010262:	f44f 628d 	mov.w	r2, #1128	@ 0x468
 8010266:	fb02 f303 	mul.w	r3, r2, r3
 801026a:	4a6c      	ldr	r2, [pc, #432]	@ (801041c <ttys_interrupt+0x1d4>)
 801026c:	4413      	add	r3, r2
 801026e:	623b      	str	r3, [r7, #32]

    // If instance is not open, we should not get an interrupt, but for safety
    // just disable it.
    if (st->uart_reg_base == NULL) {
 8010270:	6a3b      	ldr	r3, [r7, #32]
 8010272:	68db      	ldr	r3, [r3, #12]
 8010274:	2b00      	cmp	r3, #0
 8010276:	d105      	bne.n	8010284 <ttys_interrupt+0x3c>
        NVIC_DisableIRQ(irq_type);
 8010278:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801027c:	4618      	mov	r0, r3
 801027e:	f7ff fc89 	bl	800fb94 <__NVIC_DisableIRQ>
        return;
 8010282:	e0c7      	b.n	8010414 <ttys_interrupt+0x1cc>
    }

    sr = st->uart_reg_base->STATUS_REG;
 8010284:	6a3b      	ldr	r3, [r7, #32]
 8010286:	68db      	ldr	r3, [r3, #12]
 8010288:	681b      	ldr	r3, [r3, #0]
 801028a:	77fb      	strb	r3, [r7, #31]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801028c:	f3ef 8310 	mrs	r3, PRIMASK
 8010290:	613b      	str	r3, [r7, #16]
  return(result);
 8010292:	693b      	ldr	r3, [r7, #16]

    CRIT_BEGIN_NEST();
 8010294:	61bb      	str	r3, [r7, #24]
 8010296:	2301      	movs	r3, #1
 8010298:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801029a:	697b      	ldr	r3, [r7, #20]
 801029c:	f383 8810 	msr	PRIMASK, r3
}
 80102a0:	bf00      	nop
    if (sr & RXNE_BIT_MASK) {
 80102a2:	7ffb      	ldrb	r3, [r7, #31]
 80102a4:	f003 0320 	and.w	r3, r3, #32
 80102a8:	2b00      	cmp	r3, #0
 80102aa:	d02b      	beq.n	8010304 <ttys_interrupt+0xbc>
        // Got an incoming character.
        uint16_t next_rx_put_idx = st->rx_buf_put_idx + 1;
 80102ac:	6a3b      	ldr	r3, [r7, #32]
 80102ae:	8a5b      	ldrh	r3, [r3, #18]
 80102b0:	3301      	adds	r3, #1
 80102b2:	84fb      	strh	r3, [r7, #38]	@ 0x26
        if (next_rx_put_idx >= TTYS_RX_BUF_SIZE)
 80102b4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80102b6:	2b4f      	cmp	r3, #79	@ 0x4f
 80102b8:	d901      	bls.n	80102be <ttys_interrupt+0x76>
            next_rx_put_idx = 0;
 80102ba:	2300      	movs	r3, #0
 80102bc:	84fb      	strh	r3, [r7, #38]	@ 0x26
        if (next_rx_put_idx == st->rx_buf_get_idx) {
 80102be:	6a3b      	ldr	r3, [r7, #32]
 80102c0:	8a1b      	ldrh	r3, [r3, #16]
 80102c2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80102c4:	429a      	cmp	r2, r3
 80102c6:	d10f      	bne.n	80102e8 <ttys_interrupt+0xa0>
            // Need to read DR.
            INC_SAT_U16(cnts_u16[CNT_RX_BUF_OVERRUN]);
 80102c8:	4b55      	ldr	r3, [pc, #340]	@ (8010420 <ttys_interrupt+0x1d8>)
 80102ca:	895b      	ldrh	r3, [r3, #10]
 80102cc:	4a54      	ldr	r2, [pc, #336]	@ (8010420 <ttys_interrupt+0x1d8>)
 80102ce:	8952      	ldrh	r2, [r2, #10]
 80102d0:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80102d4:	428a      	cmp	r2, r1
 80102d6:	bf14      	ite	ne
 80102d8:	2201      	movne	r2, #1
 80102da:	2200      	moveq	r2, #0
 80102dc:	b2d2      	uxtb	r2, r2
 80102de:	4413      	add	r3, r2
 80102e0:	b29a      	uxth	r2, r3
 80102e2:	4b4f      	ldr	r3, [pc, #316]	@ (8010420 <ttys_interrupt+0x1d8>)
 80102e4:	815a      	strh	r2, [r3, #10]
 80102e6:	e00d      	b.n	8010304 <ttys_interrupt+0xbc>
        } else {
            st->rx_buf[st->rx_buf_put_idx] = st->uart_reg_base->DATA_RX_REG;
 80102e8:	6a3b      	ldr	r3, [r7, #32]
 80102ea:	68db      	ldr	r3, [r3, #12]
 80102ec:	685a      	ldr	r2, [r3, #4]
 80102ee:	6a3b      	ldr	r3, [r7, #32]
 80102f0:	8a5b      	ldrh	r3, [r3, #18]
 80102f2:	4619      	mov	r1, r3
 80102f4:	b2d2      	uxtb	r2, r2
 80102f6:	6a3b      	ldr	r3, [r7, #32]
 80102f8:	440b      	add	r3, r1
 80102fa:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
            st->rx_buf_put_idx = next_rx_put_idx;
 80102fe:	6a3b      	ldr	r3, [r7, #32]
 8010300:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8010302:	825a      	strh	r2, [r3, #18]
        }
    }
    if (sr & TXE_BIT_MASK) {
 8010304:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8010308:	2b00      	cmp	r3, #0
 801030a:	da24      	bge.n	8010356 <ttys_interrupt+0x10e>
        // Can send a character.
        if (st->tx_buf_get_idx == st->tx_buf_put_idx) {
 801030c:	6a3b      	ldr	r3, [r7, #32]
 801030e:	8a9a      	ldrh	r2, [r3, #20]
 8010310:	6a3b      	ldr	r3, [r7, #32]
 8010312:	8adb      	ldrh	r3, [r3, #22]
 8010314:	429a      	cmp	r2, r3
 8010316:	d105      	bne.n	8010324 <ttys_interrupt+0xdc>
            // No characters to send, disable the interrrupt.
            LL_USART_DisableIT_TXE(st->uart_reg_base);
 8010318:	6a3b      	ldr	r3, [r7, #32]
 801031a:	68db      	ldr	r3, [r3, #12]
 801031c:	4618      	mov	r0, r3
 801031e:	f7ff fd00 	bl	800fd22 <LL_USART_DisableIT_TXE>
 8010322:	e018      	b.n	8010356 <ttys_interrupt+0x10e>
        } else {
            st->uart_reg_base->DATA_TX_REG = st->tx_buf[st->tx_buf_get_idx];
 8010324:	6a3b      	ldr	r3, [r7, #32]
 8010326:	8a9b      	ldrh	r3, [r3, #20]
 8010328:	461a      	mov	r2, r3
 801032a:	6a3b      	ldr	r3, [r7, #32]
 801032c:	4413      	add	r3, r2
 801032e:	7e1a      	ldrb	r2, [r3, #24]
 8010330:	6a3b      	ldr	r3, [r7, #32]
 8010332:	68db      	ldr	r3, [r3, #12]
 8010334:	605a      	str	r2, [r3, #4]
            if (st->tx_buf_get_idx < TTYS_TX_BUF_SIZE-1)
 8010336:	6a3b      	ldr	r3, [r7, #32]
 8010338:	8a9b      	ldrh	r3, [r3, #20]
 801033a:	f240 32fe 	movw	r2, #1022	@ 0x3fe
 801033e:	4293      	cmp	r3, r2
 8010340:	d806      	bhi.n	8010350 <ttys_interrupt+0x108>
                st->tx_buf_get_idx++;
 8010342:	6a3b      	ldr	r3, [r7, #32]
 8010344:	8a9b      	ldrh	r3, [r3, #20]
 8010346:	3301      	adds	r3, #1
 8010348:	b29a      	uxth	r2, r3
 801034a:	6a3b      	ldr	r3, [r7, #32]
 801034c:	829a      	strh	r2, [r3, #20]
 801034e:	e002      	b.n	8010356 <ttys_interrupt+0x10e>
            else
                st->tx_buf_get_idx = 0;
 8010350:	6a3b      	ldr	r3, [r7, #32]
 8010352:	2200      	movs	r2, #0
 8010354:	829a      	strh	r2, [r3, #20]
        }
    }

    if (sr & (ORE_BIT_MASK | NE_BIT_MASK | FE_BIT_MASK | PE_BIT_MASK)) {
 8010356:	7ffb      	ldrb	r3, [r7, #31]
 8010358:	f003 030f 	and.w	r3, r3, #15
 801035c:	2b00      	cmp	r3, #0
 801035e:	d052      	beq.n	8010406 <ttys_interrupt+0x1be>
        // Error bits(s) detected. First clear them out.

#if CONFIG_USART_TYPE == 1
        // Just reading the data register clears the error bits.
        (void)st->uart_reg_base->DR;
 8010360:	6a3b      	ldr	r3, [r7, #32]
 8010362:	68db      	ldr	r3, [r3, #12]
 8010364:	685b      	ldr	r3, [r3, #4]
        // Writing the error bits to the ICR clears them.
        st->uart_reg_base->ICR = sr & 0xf;
#endif

        // Record the error(s).
        if (sr & ORE_BIT_MASK)
 8010366:	7ffb      	ldrb	r3, [r7, #31]
 8010368:	f003 0308 	and.w	r3, r3, #8
 801036c:	2b00      	cmp	r3, #0
 801036e:	d00e      	beq.n	801038e <ttys_interrupt+0x146>
            INC_SAT_U16(cnts_u16[CNT_RX_UART_ORE]);
 8010370:	4b2b      	ldr	r3, [pc, #172]	@ (8010420 <ttys_interrupt+0x1d8>)
 8010372:	881b      	ldrh	r3, [r3, #0]
 8010374:	4a2a      	ldr	r2, [pc, #168]	@ (8010420 <ttys_interrupt+0x1d8>)
 8010376:	8812      	ldrh	r2, [r2, #0]
 8010378:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 801037c:	428a      	cmp	r2, r1
 801037e:	bf14      	ite	ne
 8010380:	2201      	movne	r2, #1
 8010382:	2200      	moveq	r2, #0
 8010384:	b2d2      	uxtb	r2, r2
 8010386:	4413      	add	r3, r2
 8010388:	b29a      	uxth	r2, r3
 801038a:	4b25      	ldr	r3, [pc, #148]	@ (8010420 <ttys_interrupt+0x1d8>)
 801038c:	801a      	strh	r2, [r3, #0]
        if (sr & NE_BIT_MASK)
 801038e:	7ffb      	ldrb	r3, [r7, #31]
 8010390:	f003 0304 	and.w	r3, r3, #4
 8010394:	2b00      	cmp	r3, #0
 8010396:	d00e      	beq.n	80103b6 <ttys_interrupt+0x16e>
            INC_SAT_U16(cnts_u16[CNT_RX_UART_NE]);
 8010398:	4b21      	ldr	r3, [pc, #132]	@ (8010420 <ttys_interrupt+0x1d8>)
 801039a:	885b      	ldrh	r3, [r3, #2]
 801039c:	4a20      	ldr	r2, [pc, #128]	@ (8010420 <ttys_interrupt+0x1d8>)
 801039e:	8852      	ldrh	r2, [r2, #2]
 80103a0:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80103a4:	428a      	cmp	r2, r1
 80103a6:	bf14      	ite	ne
 80103a8:	2201      	movne	r2, #1
 80103aa:	2200      	moveq	r2, #0
 80103ac:	b2d2      	uxtb	r2, r2
 80103ae:	4413      	add	r3, r2
 80103b0:	b29a      	uxth	r2, r3
 80103b2:	4b1b      	ldr	r3, [pc, #108]	@ (8010420 <ttys_interrupt+0x1d8>)
 80103b4:	805a      	strh	r2, [r3, #2]
        if (sr & FE_BIT_MASK)
 80103b6:	7ffb      	ldrb	r3, [r7, #31]
 80103b8:	f003 0302 	and.w	r3, r3, #2
 80103bc:	2b00      	cmp	r3, #0
 80103be:	d00e      	beq.n	80103de <ttys_interrupt+0x196>
            INC_SAT_U16(cnts_u16[CNT_RX_UART_FE]);
 80103c0:	4b17      	ldr	r3, [pc, #92]	@ (8010420 <ttys_interrupt+0x1d8>)
 80103c2:	889b      	ldrh	r3, [r3, #4]
 80103c4:	4a16      	ldr	r2, [pc, #88]	@ (8010420 <ttys_interrupt+0x1d8>)
 80103c6:	8892      	ldrh	r2, [r2, #4]
 80103c8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80103cc:	428a      	cmp	r2, r1
 80103ce:	bf14      	ite	ne
 80103d0:	2201      	movne	r2, #1
 80103d2:	2200      	moveq	r2, #0
 80103d4:	b2d2      	uxtb	r2, r2
 80103d6:	4413      	add	r3, r2
 80103d8:	b29a      	uxth	r2, r3
 80103da:	4b11      	ldr	r3, [pc, #68]	@ (8010420 <ttys_interrupt+0x1d8>)
 80103dc:	809a      	strh	r2, [r3, #4]
        if (sr & PE_BIT_MASK)
 80103de:	7ffb      	ldrb	r3, [r7, #31]
 80103e0:	f003 0301 	and.w	r3, r3, #1
 80103e4:	2b00      	cmp	r3, #0
 80103e6:	d00e      	beq.n	8010406 <ttys_interrupt+0x1be>
            INC_SAT_U16(cnts_u16[CNT_RX_UART_PE]);
 80103e8:	4b0d      	ldr	r3, [pc, #52]	@ (8010420 <ttys_interrupt+0x1d8>)
 80103ea:	88db      	ldrh	r3, [r3, #6]
 80103ec:	4a0c      	ldr	r2, [pc, #48]	@ (8010420 <ttys_interrupt+0x1d8>)
 80103ee:	88d2      	ldrh	r2, [r2, #6]
 80103f0:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80103f4:	428a      	cmp	r2, r1
 80103f6:	bf14      	ite	ne
 80103f8:	2201      	movne	r2, #1
 80103fa:	2200      	moveq	r2, #0
 80103fc:	b2d2      	uxtb	r2, r2
 80103fe:	4413      	add	r3, r2
 8010400:	b29a      	uxth	r2, r3
 8010402:	4b07      	ldr	r3, [pc, #28]	@ (8010420 <ttys_interrupt+0x1d8>)
 8010404:	80da      	strh	r2, [r3, #6]
 8010406:	69bb      	ldr	r3, [r7, #24]
 8010408:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801040a:	68fb      	ldr	r3, [r7, #12]
 801040c:	f383 8810 	msr	PRIMASK, r3
}
 8010410:	e000      	b.n	8010414 <ttys_interrupt+0x1cc>
        return;
 8010412:	bf00      	nop
        sr = st->uart_reg_base->ISR;
#endif

    }
    CRIT_END_NEST();
}
 8010414:	3728      	adds	r7, #40	@ 0x28
 8010416:	46bd      	mov	sp, r7
 8010418:	bd80      	pop	{r7, pc}
 801041a:	bf00      	nop
 801041c:	20000ce8 	.word	0x20000ce8
 8010420:	200015b8 	.word	0x200015b8

08010424 <get_instance_info>:

static int32_t get_instance_info(enum ttys_instance_id instance_id,
                                 USART_TypeDef** p_uart_reg_base,
                                 int* p_fd, IRQn_Type* p_irq_type)
{
 8010424:	b480      	push	{r7}
 8010426:	b089      	sub	sp, #36	@ 0x24
 8010428:	af00      	add	r7, sp, #0
 801042a:	60b9      	str	r1, [r7, #8]
 801042c:	607a      	str	r2, [r7, #4]
 801042e:	603b      	str	r3, [r7, #0]
 8010430:	4603      	mov	r3, r0
 8010432:	73fb      	strb	r3, [r7, #15]
    int fd;
    USART_TypeDef* uart_reg_base;
    IRQn_Type irq_type;

    switch (instance_id) {
 8010434:	7bfb      	ldrb	r3, [r7, #15]
 8010436:	2b00      	cmp	r3, #0
 8010438:	d10a      	bne.n	8010450 <get_instance_info+0x2c>
            break;
#endif

#if CONFIG_TTYS_2_PRESENT
        case TTYS_INSTANCE_2:
            uart_reg_base = USART2;
 801043a:	4b12      	ldr	r3, [pc, #72]	@ (8010484 <get_instance_info+0x60>)
 801043c:	61fb      	str	r3, [r7, #28]
            fd = UART2_FD;
 801043e:	2301      	movs	r3, #1
 8010440:	61bb      	str	r3, [r7, #24]
            irq_type = USART2_IRQn;
 8010442:	2326      	movs	r3, #38	@ 0x26
 8010444:	75fb      	strb	r3, [r7, #23]
            break;
 8010446:	bf00      	nop
#endif

        default:
            return MOD_ERR_BAD_INSTANCE;
    }
    if (p_uart_reg_base != NULL)
 8010448:	68bb      	ldr	r3, [r7, #8]
 801044a:	2b00      	cmp	r3, #0
 801044c:	d006      	beq.n	801045c <get_instance_info+0x38>
 801044e:	e002      	b.n	8010456 <get_instance_info+0x32>
            return MOD_ERR_BAD_INSTANCE;
 8010450:	f06f 0305 	mvn.w	r3, #5
 8010454:	e00f      	b.n	8010476 <get_instance_info+0x52>
        *p_uart_reg_base = uart_reg_base;
 8010456:	68bb      	ldr	r3, [r7, #8]
 8010458:	69fa      	ldr	r2, [r7, #28]
 801045a:	601a      	str	r2, [r3, #0]
    if (p_fd != NULL)
 801045c:	687b      	ldr	r3, [r7, #4]
 801045e:	2b00      	cmp	r3, #0
 8010460:	d002      	beq.n	8010468 <get_instance_info+0x44>
        *p_fd = fd;
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	69ba      	ldr	r2, [r7, #24]
 8010466:	601a      	str	r2, [r3, #0]
    if (p_irq_type != NULL)
 8010468:	683b      	ldr	r3, [r7, #0]
 801046a:	2b00      	cmp	r3, #0
 801046c:	d002      	beq.n	8010474 <get_instance_info+0x50>
        *p_irq_type = irq_type;
 801046e:	683b      	ldr	r3, [r7, #0]
 8010470:	7dfa      	ldrb	r2, [r7, #23]
 8010472:	701a      	strb	r2, [r3, #0]
    return 0;
 8010474:	2300      	movs	r3, #0
}
 8010476:	4618      	mov	r0, r3
 8010478:	3724      	adds	r7, #36	@ 0x24
 801047a:	46bd      	mov	sp, r7
 801047c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010480:	4770      	bx	lr
 8010482:	bf00      	nop
 8010484:	40004400 	.word	0x40004400

08010488 <cmd_ttys_status>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: ttys status
 */
static int32_t cmd_ttys_status(int32_t argc, const char** argv)
{
 8010488:	b580      	push	{r7, lr}
 801048a:	b084      	sub	sp, #16
 801048c:	af00      	add	r7, sp, #0
 801048e:	6078      	str	r0, [r7, #4]
 8010490:	6039      	str	r1, [r7, #0]
    enum ttys_instance_id instance_id;

    for (instance_id = 0; instance_id < TTYS_NUM_INSTANCES; instance_id++) {
 8010492:	2300      	movs	r3, #0
 8010494:	73fb      	strb	r3, [r7, #15]
 8010496:	e029      	b.n	80104ec <cmd_ttys_status+0x64>
        struct ttys_state* st = &ttys_states[instance_id];
 8010498:	7bfb      	ldrb	r3, [r7, #15]
 801049a:	f44f 628d 	mov.w	r2, #1128	@ 0x468
 801049e:	fb02 f303 	mul.w	r3, r2, r3
 80104a2:	4a16      	ldr	r2, [pc, #88]	@ (80104fc <cmd_ttys_status+0x74>)
 80104a4:	4413      	add	r3, r2
 80104a6:	60bb      	str	r3, [r7, #8]
        printc("Instance %d:\n", instance_id);
 80104a8:	7bfb      	ldrb	r3, [r7, #15]
 80104aa:	4619      	mov	r1, r3
 80104ac:	4814      	ldr	r0, [pc, #80]	@ (8010500 <cmd_ttys_status+0x78>)
 80104ae:	f7fa ff9f 	bl	800b3f0 <printc>
        if (st->uart_reg_base == NULL) {
 80104b2:	68bb      	ldr	r3, [r7, #8]
 80104b4:	68db      	ldr	r3, [r3, #12]
 80104b6:	2b00      	cmp	r3, #0
 80104b8:	d103      	bne.n	80104c2 <cmd_ttys_status+0x3a>
            printc("  NULL\n");
 80104ba:	4812      	ldr	r0, [pc, #72]	@ (8010504 <cmd_ttys_status+0x7c>)
 80104bc:	f7fa ff98 	bl	800b3f0 <printc>
 80104c0:	e011      	b.n	80104e6 <cmd_ttys_status+0x5e>
        } else {
            printc("  TX buffer: get_idx=%u put_idx=%u\n",
                   st->tx_buf_get_idx, st->tx_buf_put_idx);
 80104c2:	68bb      	ldr	r3, [r7, #8]
 80104c4:	8a9b      	ldrh	r3, [r3, #20]
            printc("  TX buffer: get_idx=%u put_idx=%u\n",
 80104c6:	4619      	mov	r1, r3
                   st->tx_buf_get_idx, st->tx_buf_put_idx);
 80104c8:	68bb      	ldr	r3, [r7, #8]
 80104ca:	8adb      	ldrh	r3, [r3, #22]
            printc("  TX buffer: get_idx=%u put_idx=%u\n",
 80104cc:	461a      	mov	r2, r3
 80104ce:	480e      	ldr	r0, [pc, #56]	@ (8010508 <cmd_ttys_status+0x80>)
 80104d0:	f7fa ff8e 	bl	800b3f0 <printc>
            printc("  RX buffer: get_idx=%u put_idx=%d\n",
                   st->rx_buf_get_idx, st->rx_buf_put_idx);
 80104d4:	68bb      	ldr	r3, [r7, #8]
 80104d6:	8a1b      	ldrh	r3, [r3, #16]
            printc("  RX buffer: get_idx=%u put_idx=%d\n",
 80104d8:	4619      	mov	r1, r3
                   st->rx_buf_get_idx, st->rx_buf_put_idx);
 80104da:	68bb      	ldr	r3, [r7, #8]
 80104dc:	8a5b      	ldrh	r3, [r3, #18]
            printc("  RX buffer: get_idx=%u put_idx=%d\n",
 80104de:	461a      	mov	r2, r3
 80104e0:	480a      	ldr	r0, [pc, #40]	@ (801050c <cmd_ttys_status+0x84>)
 80104e2:	f7fa ff85 	bl	800b3f0 <printc>
    for (instance_id = 0; instance_id < TTYS_NUM_INSTANCES; instance_id++) {
 80104e6:	7bfb      	ldrb	r3, [r7, #15]
 80104e8:	3301      	adds	r3, #1
 80104ea:	73fb      	strb	r3, [r7, #15]
 80104ec:	7bfb      	ldrb	r3, [r7, #15]
 80104ee:	2b01      	cmp	r3, #1
 80104f0:	d9d2      	bls.n	8010498 <cmd_ttys_status+0x10>
        }
    }
    return 0;
 80104f2:	2300      	movs	r3, #0
}
 80104f4:	4618      	mov	r0, r3
 80104f6:	3710      	adds	r7, #16
 80104f8:	46bd      	mov	sp, r7
 80104fa:	bd80      	pop	{r7, pc}
 80104fc:	20000ce8 	.word	0x20000ce8
 8010500:	08014914 	.word	0x08014914
 8010504:	08014924 	.word	0x08014924
 8010508:	0801492c 	.word	0x0801492c
 801050c:	08014950 	.word	0x08014950

08010510 <cmd_ttys_test>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: ttys test [<op> [<arg>]]
 */
static int32_t cmd_ttys_test(int32_t argc, const char** argv)
{
 8010510:	b580      	push	{r7, lr}
 8010512:	b08c      	sub	sp, #48	@ 0x30
 8010514:	af00      	add	r7, sp, #0
 8010516:	6078      	str	r0, [r7, #4]
 8010518:	6039      	str	r1, [r7, #0]
    struct cmd_arg_val arg_vals[1];
    uint32_t param;
    FILE* f = NULL;
 801051a:	2300      	movs	r3, #0
 801051c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int fd = 0;
 801051e:	2300      	movs	r3, #0
 8010520:	62bb      	str	r3, [r7, #40]	@ 0x28
    int rc;
    uint32_t start_ms;
    const char* test_msg = "Test\n";
 8010522:	4b92      	ldr	r3, [pc, #584]	@ (801076c <cmd_ttys_test+0x25c>)
 8010524:	627b      	str	r3, [r7, #36]	@ 0x24
    const int test_msg_len = strlen(test_msg);
 8010526:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8010528:	f7f7 fd94 	bl	8008054 <strlen>
 801052c:	4603      	mov	r3, r0
 801052e:	623b      	str	r3, [r7, #32]

    // Handle help case.
    if (argc == 2) {
 8010530:	687b      	ldr	r3, [r7, #4]
 8010532:	2b02      	cmp	r3, #2
 8010534:	d107      	bne.n	8010546 <cmd_ttys_test+0x36>
        printc("Test operations and param(s) are as follows:\n"
 8010536:	488e      	ldr	r0, [pc, #568]	@ (8010770 <cmd_ttys_test+0x260>)
 8010538:	f7fa ff5a 	bl	800b3f0 <printc>
               "  Write test msg using fprintf, usage: ttys test fprintf <instance-id>\n"
               "  Write test msg using write, usage: ttys test write <instance-id>\n");
        printc("  Read chars for 5 seconds using fgetc, usage: ttys test fgetc <instance-id>\n"
 801053c:	488d      	ldr	r0, [pc, #564]	@ (8010774 <cmd_ttys_test+0x264>)
 801053e:	f7fa ff57 	bl	800b3f0 <printc>
               "  Read chars for 5 seconds using read, usage: ttys test read <instance-id>\n"
               "\nWARNING! Read tests block!\n");
        return 0;
 8010542:	2300      	movs	r3, #0
 8010544:	e10e      	b.n	8010764 <cmd_ttys_test+0x254>
    }

    // Initial argument checking.
    if (cmd_parse_args(argc-3, argv+3, "u", arg_vals) != 1)
 8010546:	687b      	ldr	r3, [r7, #4]
 8010548:	1ed8      	subs	r0, r3, #3
 801054a:	683b      	ldr	r3, [r7, #0]
 801054c:	f103 010c 	add.w	r1, r3, #12
 8010550:	f107 030c 	add.w	r3, r7, #12
 8010554:	4a88      	ldr	r2, [pc, #544]	@ (8010778 <cmd_ttys_test+0x268>)
 8010556:	f7fa fc3b 	bl	800add0 <cmd_parse_args>
 801055a:	4603      	mov	r3, r0
 801055c:	2b01      	cmp	r3, #1
 801055e:	d002      	beq.n	8010566 <cmd_ttys_test+0x56>
            return MOD_ERR_BAD_CMD;
 8010560:	f06f 0303 	mvn.w	r3, #3
 8010564:	e0fe      	b.n	8010764 <cmd_ttys_test+0x254>

    param = arg_vals[0].val.u;
 8010566:	693b      	ldr	r3, [r7, #16]
 8010568:	61fb      	str	r3, [r7, #28]

    if (strcasecmp(argv[2], "fprintf") == 0 ||
 801056a:	683b      	ldr	r3, [r7, #0]
 801056c:	3308      	adds	r3, #8
 801056e:	681b      	ldr	r3, [r3, #0]
 8010570:	4982      	ldr	r1, [pc, #520]	@ (801077c <cmd_ttys_test+0x26c>)
 8010572:	4618      	mov	r0, r3
 8010574:	f001 f9c6 	bl	8011904 <strcasecmp>
 8010578:	4603      	mov	r3, r0
 801057a:	2b00      	cmp	r3, #0
 801057c:	d009      	beq.n	8010592 <cmd_ttys_test+0x82>
        strcasecmp(argv[2], "fgetc") == 0) {
 801057e:	683b      	ldr	r3, [r7, #0]
 8010580:	3308      	adds	r3, #8
 8010582:	681b      	ldr	r3, [r3, #0]
 8010584:	497e      	ldr	r1, [pc, #504]	@ (8010780 <cmd_ttys_test+0x270>)
 8010586:	4618      	mov	r0, r3
 8010588:	f001 f9bc 	bl	8011904 <strcasecmp>
 801058c:	4603      	mov	r3, r0
    if (strcasecmp(argv[2], "fprintf") == 0 ||
 801058e:	2b00      	cmp	r3, #0
 8010590:	d10e      	bne.n	80105b0 <cmd_ttys_test+0xa0>
        f = ttys_get_stream((enum ttys_instance_id)param);
 8010592:	69fb      	ldr	r3, [r7, #28]
 8010594:	b2db      	uxtb	r3, r3
 8010596:	4618      	mov	r0, r3
 8010598:	f7ff fdca 	bl	8010130 <ttys_get_stream>
 801059c:	62f8      	str	r0, [r7, #44]	@ 0x2c
        if (f == NULL) {
 801059e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80105a0:	2b00      	cmp	r3, #0
 80105a2:	d133      	bne.n	801060c <cmd_ttys_test+0xfc>
            printc("Can't get FILE stream for instance.\n");
 80105a4:	4877      	ldr	r0, [pc, #476]	@ (8010784 <cmd_ttys_test+0x274>)
 80105a6:	f7fa ff23 	bl	800b3f0 <printc>
            return MOD_ERR_RESOURCE;
 80105aa:	f06f 0301 	mvn.w	r3, #1
 80105ae:	e0d9      	b.n	8010764 <cmd_ttys_test+0x254>
        }
    }
    else if (strcasecmp(argv[2], "write") == 0 ||
 80105b0:	683b      	ldr	r3, [r7, #0]
 80105b2:	3308      	adds	r3, #8
 80105b4:	681b      	ldr	r3, [r3, #0]
 80105b6:	4974      	ldr	r1, [pc, #464]	@ (8010788 <cmd_ttys_test+0x278>)
 80105b8:	4618      	mov	r0, r3
 80105ba:	f001 f9a3 	bl	8011904 <strcasecmp>
 80105be:	4603      	mov	r3, r0
 80105c0:	2b00      	cmp	r3, #0
 80105c2:	d009      	beq.n	80105d8 <cmd_ttys_test+0xc8>
        strcasecmp(argv[2], "read") == 0) {
 80105c4:	683b      	ldr	r3, [r7, #0]
 80105c6:	3308      	adds	r3, #8
 80105c8:	681b      	ldr	r3, [r3, #0]
 80105ca:	4970      	ldr	r1, [pc, #448]	@ (801078c <cmd_ttys_test+0x27c>)
 80105cc:	4618      	mov	r0, r3
 80105ce:	f001 f999 	bl	8011904 <strcasecmp>
 80105d2:	4603      	mov	r3, r0
    else if (strcasecmp(argv[2], "write") == 0 ||
 80105d4:	2b00      	cmp	r3, #0
 80105d6:	d10f      	bne.n	80105f8 <cmd_ttys_test+0xe8>
        fd = ttys_get_fd((enum ttys_instance_id)param);
 80105d8:	69fb      	ldr	r3, [r7, #28]
 80105da:	b2db      	uxtb	r3, r3
 80105dc:	4618      	mov	r0, r3
 80105de:	f7ff fd7d 	bl	80100dc <ttys_get_fd>
 80105e2:	62b8      	str	r0, [r7, #40]	@ 0x28
        if (fd < 0) {
 80105e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80105e6:	2b00      	cmp	r3, #0
 80105e8:	da10      	bge.n	801060c <cmd_ttys_test+0xfc>
            printc("Can't get fd for instance result=%d.\n", fd);
 80105ea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80105ec:	4868      	ldr	r0, [pc, #416]	@ (8010790 <cmd_ttys_test+0x280>)
 80105ee:	f7fa feff 	bl	800b3f0 <printc>
            return MOD_ERR_RESOURCE;
 80105f2:	f06f 0301 	mvn.w	r3, #1
 80105f6:	e0b5      	b.n	8010764 <cmd_ttys_test+0x254>
        }
    } else {
        printc("Invalid operation '%s'\n", argv[2]);
 80105f8:	683b      	ldr	r3, [r7, #0]
 80105fa:	3308      	adds	r3, #8
 80105fc:	681b      	ldr	r3, [r3, #0]
 80105fe:	4619      	mov	r1, r3
 8010600:	4864      	ldr	r0, [pc, #400]	@ (8010794 <cmd_ttys_test+0x284>)
 8010602:	f7fa fef5 	bl	800b3f0 <printc>
        return MOD_ERR_BAD_CMD;
 8010606:	f06f 0303 	mvn.w	r3, #3
 801060a:	e0ab      	b.n	8010764 <cmd_ttys_test+0x254>
    }

    if (strcasecmp(argv[2], "fprintf") == 0) {
 801060c:	683b      	ldr	r3, [r7, #0]
 801060e:	3308      	adds	r3, #8
 8010610:	681b      	ldr	r3, [r3, #0]
 8010612:	495a      	ldr	r1, [pc, #360]	@ (801077c <cmd_ttys_test+0x26c>)
 8010614:	4618      	mov	r0, r3
 8010616:	f001 f975 	bl	8011904 <strcasecmp>
 801061a:	4603      	mov	r3, r0
 801061c:	2b00      	cmp	r3, #0
 801061e:	d111      	bne.n	8010644 <cmd_ttys_test+0x134>
        // command: ttys test fprintf <instance-id>
        rc = fprintf(f, test_msg);
 8010620:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010622:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010624:	f000 ffdc 	bl	80115e0 <fiprintf>
 8010628:	6178      	str	r0, [r7, #20]
        fflush(f);
 801062a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801062c:	f000 fe64 	bl	80112f8 <fflush>
        printc("fprintf to FILE %p returns %d errno=%d\n", f, rc, errno);
 8010630:	f001 f9c8 	bl	80119c4 <__errno>
 8010634:	4603      	mov	r3, r0
 8010636:	681b      	ldr	r3, [r3, #0]
 8010638:	697a      	ldr	r2, [r7, #20]
 801063a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801063c:	4856      	ldr	r0, [pc, #344]	@ (8010798 <cmd_ttys_test+0x288>)
 801063e:	f7fa fed7 	bl	800b3f0 <printc>
 8010642:	e08e      	b.n	8010762 <cmd_ttys_test+0x252>
    } else if (strcasecmp(argv[2], "write") == 0) {
 8010644:	683b      	ldr	r3, [r7, #0]
 8010646:	3308      	adds	r3, #8
 8010648:	681b      	ldr	r3, [r3, #0]
 801064a:	494f      	ldr	r1, [pc, #316]	@ (8010788 <cmd_ttys_test+0x278>)
 801064c:	4618      	mov	r0, r3
 801064e:	f001 f959 	bl	8011904 <strcasecmp>
 8010652:	4603      	mov	r3, r0
 8010654:	2b00      	cmp	r3, #0
 8010656:	d110      	bne.n	801067a <cmd_ttys_test+0x16a>
        // command: ttys test write <instance-id>
        rc = write(fd, test_msg, test_msg_len);
 8010658:	6a3b      	ldr	r3, [r7, #32]
 801065a:	461a      	mov	r2, r3
 801065c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801065e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010660:	f001 f9e8 	bl	8011a34 <write>
 8010664:	6178      	str	r0, [r7, #20]
        printc("write to fd %d returns %d errno=%d\n", fd, rc, errno);
 8010666:	f001 f9ad 	bl	80119c4 <__errno>
 801066a:	4603      	mov	r3, r0
 801066c:	681b      	ldr	r3, [r3, #0]
 801066e:	697a      	ldr	r2, [r7, #20]
 8010670:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010672:	484a      	ldr	r0, [pc, #296]	@ (801079c <cmd_ttys_test+0x28c>)
 8010674:	f7fa febc 	bl	800b3f0 <printc>
 8010678:	e073      	b.n	8010762 <cmd_ttys_test+0x252>
    } else if (strcasecmp(argv[2], "fgetc") == 0) {
 801067a:	683b      	ldr	r3, [r7, #0]
 801067c:	3308      	adds	r3, #8
 801067e:	681b      	ldr	r3, [r3, #0]
 8010680:	493f      	ldr	r1, [pc, #252]	@ (8010780 <cmd_ttys_test+0x270>)
 8010682:	4618      	mov	r0, r3
 8010684:	f001 f93e 	bl	8011904 <strcasecmp>
 8010688:	4603      	mov	r3, r0
 801068a:	2b00      	cmp	r3, #0
 801068c:	d12d      	bne.n	80106ea <cmd_ttys_test+0x1da>
        // command: ttys test fgetc <instance-id>
        start_ms = tmr_get_ms();
 801068e:	f7fe feef 	bl	800f470 <tmr_get_ms>
 8010692:	61b8      	str	r0, [r7, #24]
        while (tmr_get_ms() - start_ms < 5000) {
 8010694:	e01f      	b.n	80106d6 <cmd_ttys_test+0x1c6>
            rc = fgetc(f);
 8010696:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010698:	f000 fe6e 	bl	8011378 <fgetc>
 801069c:	6178      	str	r0, [r7, #20]
            if (rc > 0)
 801069e:	697b      	ldr	r3, [r7, #20]
 80106a0:	2b00      	cmp	r3, #0
 80106a2:	dd04      	ble.n	80106ae <cmd_ttys_test+0x19e>
                printc("Got char 0x%02x\n", rc);
 80106a4:	6979      	ldr	r1, [r7, #20]
 80106a6:	483e      	ldr	r0, [pc, #248]	@ (80107a0 <cmd_ttys_test+0x290>)
 80106a8:	f7fa fea2 	bl	800b3f0 <printc>
 80106ac:	e013      	b.n	80106d6 <cmd_ttys_test+0x1c6>
            else if (rc != -1 || errno != EAGAIN) {
 80106ae:	697b      	ldr	r3, [r7, #20]
 80106b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80106b4:	d105      	bne.n	80106c2 <cmd_ttys_test+0x1b2>
 80106b6:	f001 f985 	bl	80119c4 <__errno>
 80106ba:	4603      	mov	r3, r0
 80106bc:	681b      	ldr	r3, [r3, #0]
 80106be:	2b0b      	cmp	r3, #11
 80106c0:	d009      	beq.n	80106d6 <cmd_ttys_test+0x1c6>
                printc("Unexpected result rc=%d errno=%d\n", rc, errno);
 80106c2:	f001 f97f 	bl	80119c4 <__errno>
 80106c6:	4603      	mov	r3, r0
 80106c8:	681b      	ldr	r3, [r3, #0]
 80106ca:	461a      	mov	r2, r3
 80106cc:	6979      	ldr	r1, [r7, #20]
 80106ce:	4835      	ldr	r0, [pc, #212]	@ (80107a4 <cmd_ttys_test+0x294>)
 80106d0:	f7fa fe8e 	bl	800b3f0 <printc>
                break;
 80106d4:	e045      	b.n	8010762 <cmd_ttys_test+0x252>
        while (tmr_get_ms() - start_ms < 5000) {
 80106d6:	f7fe fecb 	bl	800f470 <tmr_get_ms>
 80106da:	4602      	mov	r2, r0
 80106dc:	69bb      	ldr	r3, [r7, #24]
 80106de:	1ad3      	subs	r3, r2, r3
 80106e0:	f241 3287 	movw	r2, #4999	@ 0x1387
 80106e4:	4293      	cmp	r3, r2
 80106e6:	d9d6      	bls.n	8010696 <cmd_ttys_test+0x186>
 80106e8:	e03b      	b.n	8010762 <cmd_ttys_test+0x252>
            }
        }
    } else if (strcasecmp(argv[2], "read") == 0) {
 80106ea:	683b      	ldr	r3, [r7, #0]
 80106ec:	3308      	adds	r3, #8
 80106ee:	681b      	ldr	r3, [r3, #0]
 80106f0:	4926      	ldr	r1, [pc, #152]	@ (801078c <cmd_ttys_test+0x27c>)
 80106f2:	4618      	mov	r0, r3
 80106f4:	f001 f906 	bl	8011904 <strcasecmp>
 80106f8:	4603      	mov	r3, r0
 80106fa:	2b00      	cmp	r3, #0
 80106fc:	d131      	bne.n	8010762 <cmd_ttys_test+0x252>
        // command: ttys test read <instance-id>
        start_ms = tmr_get_ms();
 80106fe:	f7fe feb7 	bl	800f470 <tmr_get_ms>
 8010702:	61b8      	str	r0, [r7, #24]
        while (tmr_get_ms() - start_ms < 5000) {
 8010704:	e024      	b.n	8010750 <cmd_ttys_test+0x240>
            char c;
            rc = read(fd, &c, 1);
 8010706:	f107 030b 	add.w	r3, r7, #11
 801070a:	2201      	movs	r2, #1
 801070c:	4619      	mov	r1, r3
 801070e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010710:	f001 f986 	bl	8011a20 <read>
 8010714:	6178      	str	r0, [r7, #20]
            if (rc == 1)
 8010716:	697b      	ldr	r3, [r7, #20]
 8010718:	2b01      	cmp	r3, #1
 801071a:	d105      	bne.n	8010728 <cmd_ttys_test+0x218>
                printc("Got char 0x%02x\n", c);
 801071c:	7afb      	ldrb	r3, [r7, #11]
 801071e:	4619      	mov	r1, r3
 8010720:	481f      	ldr	r0, [pc, #124]	@ (80107a0 <cmd_ttys_test+0x290>)
 8010722:	f7fa fe65 	bl	800b3f0 <printc>
 8010726:	e013      	b.n	8010750 <cmd_ttys_test+0x240>
            else if (rc != -1 || errno != EWOULDBLOCK) {
 8010728:	697b      	ldr	r3, [r7, #20]
 801072a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801072e:	d105      	bne.n	801073c <cmd_ttys_test+0x22c>
 8010730:	f001 f948 	bl	80119c4 <__errno>
 8010734:	4603      	mov	r3, r0
 8010736:	681b      	ldr	r3, [r3, #0]
 8010738:	2b0b      	cmp	r3, #11
 801073a:	d009      	beq.n	8010750 <cmd_ttys_test+0x240>
                printc("Unexpected result rc=%d errno=%d\n", rc, errno);
 801073c:	f001 f942 	bl	80119c4 <__errno>
 8010740:	4603      	mov	r3, r0
 8010742:	681b      	ldr	r3, [r3, #0]
 8010744:	461a      	mov	r2, r3
 8010746:	6979      	ldr	r1, [r7, #20]
 8010748:	4816      	ldr	r0, [pc, #88]	@ (80107a4 <cmd_ttys_test+0x294>)
 801074a:	f7fa fe51 	bl	800b3f0 <printc>
 801074e:	e008      	b.n	8010762 <cmd_ttys_test+0x252>
        while (tmr_get_ms() - start_ms < 5000) {
 8010750:	f7fe fe8e 	bl	800f470 <tmr_get_ms>
 8010754:	4602      	mov	r2, r0
 8010756:	69bb      	ldr	r3, [r7, #24]
 8010758:	1ad3      	subs	r3, r2, r3
 801075a:	f241 3287 	movw	r2, #4999	@ 0x1387
 801075e:	4293      	cmp	r3, r2
 8010760:	d9d1      	bls.n	8010706 <cmd_ttys_test+0x1f6>
                break;
            }
        }
    }
    return 0;
 8010762:	2300      	movs	r3, #0
}
 8010764:	4618      	mov	r0, r3
 8010766:	3730      	adds	r7, #48	@ 0x30
 8010768:	46bd      	mov	sp, r7
 801076a:	bd80      	pop	{r7, pc}
 801076c:	08014974 	.word	0x08014974
 8010770:	0801497c 	.word	0x0801497c
 8010774:	08014a34 	.word	0x08014a34
 8010778:	08014aec 	.word	0x08014aec
 801077c:	08014af0 	.word	0x08014af0
 8010780:	08014af8 	.word	0x08014af8
 8010784:	08014b00 	.word	0x08014b00
 8010788:	08014b28 	.word	0x08014b28
 801078c:	08014b30 	.word	0x08014b30
 8010790:	08014b38 	.word	0x08014b38
 8010794:	08014b60 	.word	0x08014b60
 8010798:	08014b78 	.word	0x08014b78
 801079c:	08014ba0 	.word	0x08014ba0
 80107a0:	08014bc4 	.word	0x08014bc4
 80107a4:	08014bd8 	.word	0x08014bd8

080107a8 <fd_to_instance>:
 *
 * @return Instance ID corresponding to file instance, or TTYS_NUM_INSTANCES if
 *         no match.
 */
static enum ttys_instance_id fd_to_instance(int fd)
{
 80107a8:	b480      	push	{r7}
 80107aa:	b085      	sub	sp, #20
 80107ac:	af00      	add	r7, sp, #0
 80107ae:	6078      	str	r0, [r7, #4]
    enum ttys_instance_id instance_id = TTYS_NUM_INSTANCES;
 80107b0:	2302      	movs	r3, #2
 80107b2:	73fb      	strb	r3, [r7, #15]

    switch (fd) {
 80107b4:	687b      	ldr	r3, [r7, #4]
 80107b6:	2b01      	cmp	r3, #1
 80107b8:	d102      	bne.n	80107c0 <fd_to_instance+0x18>
            break;
#endif

#if CONFIG_TTYS_2_PRESENT
        case UART2_FD:
            instance_id = TTYS_INSTANCE_2;
 80107ba:	2300      	movs	r3, #0
 80107bc:	73fb      	strb	r3, [r7, #15]
            break;
 80107be:	bf00      	nop
#endif
    }
    return instance_id;
 80107c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80107c2:	4618      	mov	r0, r3
 80107c4:	3714      	adds	r7, #20
 80107c6:	46bd      	mov	sp, r7
 80107c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107cc:	4770      	bx	lr
	...

080107d0 <_write>:
 * @note Characters might be dropped due to buffer overrun, and this is not
 *       reflected the return value. An alternative would be to return -1 and
 *       errno=EWOULDBLOCK.
 */
int _write(int file, char* ptr, int len)
{
 80107d0:	b580      	push	{r7, lr}
 80107d2:	b086      	sub	sp, #24
 80107d4:	af00      	add	r7, sp, #0
 80107d6:	60f8      	str	r0, [r7, #12]
 80107d8:	60b9      	str	r1, [r7, #8]
 80107da:	607a      	str	r2, [r7, #4]
    int idx;
    enum ttys_instance_id instance_id = fd_to_instance(file);
 80107dc:	68f8      	ldr	r0, [r7, #12]
 80107de:	f7ff ffe3 	bl	80107a8 <fd_to_instance>
 80107e2:	4603      	mov	r3, r0
 80107e4:	74fb      	strb	r3, [r7, #19]

    if (instance_id >= TTYS_NUM_INSTANCES) {
 80107e6:	7cfb      	ldrb	r3, [r7, #19]
 80107e8:	2b01      	cmp	r3, #1
 80107ea:	d907      	bls.n	80107fc <_write+0x2c>
        errno = EBADF;
 80107ec:	f001 f8ea 	bl	80119c4 <__errno>
 80107f0:	4603      	mov	r3, r0
 80107f2:	2209      	movs	r2, #9
 80107f4:	601a      	str	r2, [r3, #0]
        return -1;
 80107f6:	f04f 33ff 	mov.w	r3, #4294967295
 80107fa:	e028      	b.n	801084e <_write+0x7e>
    }

    for (idx = 0; idx < len; idx++) {
 80107fc:	2300      	movs	r3, #0
 80107fe:	617b      	str	r3, [r7, #20]
 8010800:	e020      	b.n	8010844 <_write+0x74>
        char c = *ptr++;
 8010802:	68bb      	ldr	r3, [r7, #8]
 8010804:	1c5a      	adds	r2, r3, #1
 8010806:	60ba      	str	r2, [r7, #8]
 8010808:	781b      	ldrb	r3, [r3, #0]
 801080a:	74bb      	strb	r3, [r7, #18]
        ttys_putc(instance_id, c);
 801080c:	7cba      	ldrb	r2, [r7, #18]
 801080e:	7cfb      	ldrb	r3, [r7, #19]
 8010810:	4611      	mov	r1, r2
 8010812:	4618      	mov	r0, r3
 8010814:	f7ff fb9c 	bl	800ff50 <ttys_putc>
        if (c == '\n' && ttys_states[instance_id].cfg.send_cr_after_nl) {
 8010818:	7cbb      	ldrb	r3, [r7, #18]
 801081a:	2b0a      	cmp	r3, #10
 801081c:	d10f      	bne.n	801083e <_write+0x6e>
 801081e:	7cfb      	ldrb	r3, [r7, #19]
 8010820:	4a0d      	ldr	r2, [pc, #52]	@ (8010858 <_write+0x88>)
 8010822:	f44f 618d 	mov.w	r1, #1128	@ 0x468
 8010826:	fb01 f303 	mul.w	r3, r1, r3
 801082a:	4413      	add	r3, r2
 801082c:	3301      	adds	r3, #1
 801082e:	781b      	ldrb	r3, [r3, #0]
 8010830:	2b00      	cmp	r3, #0
 8010832:	d004      	beq.n	801083e <_write+0x6e>
            ttys_putc(instance_id, '\r');
 8010834:	7cfb      	ldrb	r3, [r7, #19]
 8010836:	210d      	movs	r1, #13
 8010838:	4618      	mov	r0, r3
 801083a:	f7ff fb89 	bl	800ff50 <ttys_putc>
    for (idx = 0; idx < len; idx++) {
 801083e:	697b      	ldr	r3, [r7, #20]
 8010840:	3301      	adds	r3, #1
 8010842:	617b      	str	r3, [r7, #20]
 8010844:	697a      	ldr	r2, [r7, #20]
 8010846:	687b      	ldr	r3, [r7, #4]
 8010848:	429a      	cmp	r2, r3
 801084a:	dbda      	blt.n	8010802 <_write+0x32>
        }
    }
    return len;
 801084c:	687b      	ldr	r3, [r7, #4]
}
 801084e:	4618      	mov	r0, r3
 8010850:	3718      	adds	r7, #24
 8010852:	46bd      	mov	sp, r7
 8010854:	bd80      	pop	{r7, pc}
 8010856:	bf00      	nop
 8010858:	20000ce8 	.word	0x20000ce8

0801085c <_read>:
 * @return Number of characters written, or -1 for error.
 *
 * @note Assumes non-blocking operation.
 */
int _read(int file, char* ptr, int len)
{
 801085c:	b580      	push	{r7, lr}
 801085e:	b086      	sub	sp, #24
 8010860:	af00      	add	r7, sp, #0
 8010862:	60f8      	str	r0, [r7, #12]
 8010864:	60b9      	str	r1, [r7, #8]
 8010866:	607a      	str	r2, [r7, #4]
    int rc = 0;
 8010868:	2300      	movs	r3, #0
 801086a:	617b      	str	r3, [r7, #20]
    char c;
    enum ttys_instance_id instance_id = fd_to_instance(file);
 801086c:	68f8      	ldr	r0, [r7, #12]
 801086e:	f7ff ff9b 	bl	80107a8 <fd_to_instance>
 8010872:	4603      	mov	r3, r0
 8010874:	74fb      	strb	r3, [r7, #19]

    if (instance_id >= TTYS_NUM_INSTANCES) {
 8010876:	7cfb      	ldrb	r3, [r7, #19]
 8010878:	2b01      	cmp	r3, #1
 801087a:	d907      	bls.n	801088c <_read+0x30>
        errno = EBADF;
 801087c:	f001 f8a2 	bl	80119c4 <__errno>
 8010880:	4603      	mov	r3, r0
 8010882:	2209      	movs	r2, #9
 8010884:	601a      	str	r2, [r3, #0]
        return -1;
 8010886:	f04f 33ff 	mov.w	r3, #4294967295
 801088a:	e033      	b.n	80108f4 <_read+0x98>
    }

    if (ttys_states[instance_id].rx_buf_get_idx ==
 801088c:	7cfb      	ldrb	r3, [r7, #19]
 801088e:	4a1b      	ldr	r2, [pc, #108]	@ (80108fc <_read+0xa0>)
 8010890:	f44f 618d 	mov.w	r1, #1128	@ 0x468
 8010894:	fb01 f303 	mul.w	r3, r1, r3
 8010898:	4413      	add	r3, r2
 801089a:	3310      	adds	r3, #16
 801089c:	881a      	ldrh	r2, [r3, #0]
        ttys_states[instance_id].rx_buf_put_idx) {
 801089e:	7cfb      	ldrb	r3, [r7, #19]
 80108a0:	4916      	ldr	r1, [pc, #88]	@ (80108fc <_read+0xa0>)
 80108a2:	f44f 608d 	mov.w	r0, #1128	@ 0x468
 80108a6:	fb00 f303 	mul.w	r3, r0, r3
 80108aa:	440b      	add	r3, r1
 80108ac:	3312      	adds	r3, #18
 80108ae:	881b      	ldrh	r3, [r3, #0]
    if (ttys_states[instance_id].rx_buf_get_idx ==
 80108b0:	429a      	cmp	r2, r3
 80108b2:	d110      	bne.n	80108d6 <_read+0x7a>
        errno = EAGAIN;
 80108b4:	f001 f886 	bl	80119c4 <__errno>
 80108b8:	4603      	mov	r3, r0
 80108ba:	220b      	movs	r2, #11
 80108bc:	601a      	str	r2, [r3, #0]
        rc = -1;
 80108be:	f04f 33ff 	mov.w	r3, #4294967295
 80108c2:	617b      	str	r3, [r7, #20]
 80108c4:	e015      	b.n	80108f2 <_read+0x96>
    } else {
        while (rc < len && ttys_getc(instance_id, &c)) {
            *ptr++ = c;
 80108c6:	68bb      	ldr	r3, [r7, #8]
 80108c8:	1c5a      	adds	r2, r3, #1
 80108ca:	60ba      	str	r2, [r7, #8]
 80108cc:	7cba      	ldrb	r2, [r7, #18]
 80108ce:	701a      	strb	r2, [r3, #0]
            rc++;
 80108d0:	697b      	ldr	r3, [r7, #20]
 80108d2:	3301      	adds	r3, #1
 80108d4:	617b      	str	r3, [r7, #20]
        while (rc < len && ttys_getc(instance_id, &c)) {
 80108d6:	697a      	ldr	r2, [r7, #20]
 80108d8:	687b      	ldr	r3, [r7, #4]
 80108da:	429a      	cmp	r2, r3
 80108dc:	da09      	bge.n	80108f2 <_read+0x96>
 80108de:	f107 0212 	add.w	r2, r7, #18
 80108e2:	7cfb      	ldrb	r3, [r7, #19]
 80108e4:	4611      	mov	r1, r2
 80108e6:	4618      	mov	r0, r3
 80108e8:	f7ff fba6 	bl	8010038 <ttys_getc>
 80108ec:	4603      	mov	r3, r0
 80108ee:	2b00      	cmp	r3, #0
 80108f0:	d1e9      	bne.n	80108c6 <_read+0x6a>
        }
    }
    return rc;
 80108f2:	697b      	ldr	r3, [r7, #20]
}
 80108f4:	4618      	mov	r0, r3
 80108f6:	3718      	adds	r7, #24
 80108f8:	46bd      	mov	sp, r7
 80108fa:	bd80      	pop	{r7, pc}
 80108fc:	20000ce8 	.word	0x20000ce8

08010900 <LL_IWDG_Enable>:
  * @rmtoll KR           KEY           LL_IWDG_Enable
  * @param  IWDGx IWDG Instance
  * @retval None
  */
__STATIC_INLINE void LL_IWDG_Enable(IWDG_TypeDef *IWDGx)
{
 8010900:	b480      	push	{r7}
 8010902:	b083      	sub	sp, #12
 8010904:	af00      	add	r7, sp, #0
 8010906:	6078      	str	r0, [r7, #4]
  WRITE_REG(IWDGx->KR, LL_IWDG_KEY_ENABLE);
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 801090e:	601a      	str	r2, [r3, #0]
}
 8010910:	bf00      	nop
 8010912:	370c      	adds	r7, #12
 8010914:	46bd      	mov	sp, r7
 8010916:	f85d 7b04 	ldr.w	r7, [sp], #4
 801091a:	4770      	bx	lr

0801091c <LL_IWDG_ReloadCounter>:
  * @rmtoll KR           KEY           LL_IWDG_ReloadCounter
  * @param  IWDGx IWDG Instance
  * @retval None
  */
__STATIC_INLINE void LL_IWDG_ReloadCounter(IWDG_TypeDef *IWDGx)
{
 801091c:	b480      	push	{r7}
 801091e:	b083      	sub	sp, #12
 8010920:	af00      	add	r7, sp, #0
 8010922:	6078      	str	r0, [r7, #4]
  WRITE_REG(IWDGx->KR, LL_IWDG_KEY_RELOAD);
 8010924:	687b      	ldr	r3, [r7, #4]
 8010926:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 801092a:	601a      	str	r2, [r3, #0]
}
 801092c:	bf00      	nop
 801092e:	370c      	adds	r7, #12
 8010930:	46bd      	mov	sp, r7
 8010932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010936:	4770      	bx	lr

08010938 <LL_IWDG_EnableWriteAccess>:
  * @rmtoll KR           KEY           LL_IWDG_EnableWriteAccess
  * @param  IWDGx IWDG Instance
  * @retval None
  */
__STATIC_INLINE void LL_IWDG_EnableWriteAccess(IWDG_TypeDef *IWDGx)
{
 8010938:	b480      	push	{r7}
 801093a:	b083      	sub	sp, #12
 801093c:	af00      	add	r7, sp, #0
 801093e:	6078      	str	r0, [r7, #4]
  WRITE_REG(IWDGx->KR, LL_IWDG_KEY_WR_ACCESS_ENABLE);
 8010940:	687b      	ldr	r3, [r7, #4]
 8010942:	f245 5255 	movw	r2, #21845	@ 0x5555
 8010946:	601a      	str	r2, [r3, #0]
}
 8010948:	bf00      	nop
 801094a:	370c      	adds	r7, #12
 801094c:	46bd      	mov	sp, r7
 801094e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010952:	4770      	bx	lr

08010954 <LL_IWDG_SetPrescaler>:
  *         @arg @ref LL_IWDG_PRESCALER_128
  *         @arg @ref LL_IWDG_PRESCALER_256
  * @retval None
  */
__STATIC_INLINE void LL_IWDG_SetPrescaler(IWDG_TypeDef *IWDGx, uint32_t Prescaler)
{
 8010954:	b480      	push	{r7}
 8010956:	b083      	sub	sp, #12
 8010958:	af00      	add	r7, sp, #0
 801095a:	6078      	str	r0, [r7, #4]
 801095c:	6039      	str	r1, [r7, #0]
  WRITE_REG(IWDGx->PR, IWDG_PR_PR & Prescaler);
 801095e:	683b      	ldr	r3, [r7, #0]
 8010960:	f003 0207 	and.w	r2, r3, #7
 8010964:	687b      	ldr	r3, [r7, #4]
 8010966:	605a      	str	r2, [r3, #4]
}
 8010968:	bf00      	nop
 801096a:	370c      	adds	r7, #12
 801096c:	46bd      	mov	sp, r7
 801096e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010972:	4770      	bx	lr

08010974 <LL_IWDG_SetReloadCounter>:
  * @param  IWDGx IWDG Instance
  * @param  Counter Value between Min_Data=0 and Max_Data=0x0FFF
  * @retval None
  */
__STATIC_INLINE void LL_IWDG_SetReloadCounter(IWDG_TypeDef *IWDGx, uint32_t Counter)
{
 8010974:	b480      	push	{r7}
 8010976:	b083      	sub	sp, #12
 8010978:	af00      	add	r7, sp, #0
 801097a:	6078      	str	r0, [r7, #4]
 801097c:	6039      	str	r1, [r7, #0]
  WRITE_REG(IWDGx->RLR, IWDG_RLR_RL & Counter);
 801097e:	683b      	ldr	r3, [r7, #0]
 8010980:	f3c3 020b 	ubfx	r2, r3, #0, #12
 8010984:	687b      	ldr	r3, [r7, #4]
 8010986:	609a      	str	r2, [r3, #8]
}
 8010988:	bf00      	nop
 801098a:	370c      	adds	r7, #12
 801098c:	46bd      	mov	sp, r7
 801098e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010992:	4770      	bx	lr

08010994 <LL_IWDG_IsReady>:
  *         SR           RVU           LL_IWDG_IsReady
  * @param  IWDGx IWDG Instance
  * @retval State of bits (1 or 0).
  */
__STATIC_INLINE uint32_t LL_IWDG_IsReady(IWDG_TypeDef *IWDGx)
{
 8010994:	b480      	push	{r7}
 8010996:	b083      	sub	sp, #12
 8010998:	af00      	add	r7, sp, #0
 801099a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(IWDGx->SR, IWDG_SR_PVU | IWDG_SR_RVU) == 0U) ? 1UL : 0UL);
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	68db      	ldr	r3, [r3, #12]
 80109a0:	f003 0303 	and.w	r3, r3, #3
 80109a4:	2b00      	cmp	r3, #0
 80109a6:	d101      	bne.n	80109ac <LL_IWDG_IsReady+0x18>
 80109a8:	2301      	movs	r3, #1
 80109aa:	e000      	b.n	80109ae <LL_IWDG_IsReady+0x1a>
 80109ac:	2300      	movs	r3, #0
}
 80109ae:	4618      	mov	r0, r3
 80109b0:	370c      	adds	r7, #12
 80109b2:	46bd      	mov	sp, r7
 80109b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109b8:	4770      	bx	lr
	...

080109bc <wdg_init>:
 * This function initializes the wdg singleton module. Generally, it should
 * not access other modules as they might not have been initialized yet. An
 * exception is the log module.
 */
int32_t wdg_init(struct wdg_cfg* cfg)
{
 80109bc:	b580      	push	{r7, lr}
 80109be:	b082      	sub	sp, #8
 80109c0:	af00      	add	r7, sp, #0
 80109c2:	6078      	str	r0, [r7, #4]
    memset(&state, 0, sizeof(state));
 80109c4:	220c      	movs	r2, #12
 80109c6:	2100      	movs	r1, #0
 80109c8:	4803      	ldr	r0, [pc, #12]	@ (80109d8 <wdg_init+0x1c>)
 80109ca:	f000 ff93 	bl	80118f4 <memset>
    return 0;
 80109ce:	2300      	movs	r3, #0
}
 80109d0:	4618      	mov	r0, r3
 80109d2:	3708      	adds	r7, #8
 80109d4:	46bd      	mov	sp, r7
 80109d6:	bd80      	pop	{r7, pc}
 80109d8:	200015c4 	.word	0x200015c4

080109dc <wdg_start>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * This function starts the wdg singleton module, to enter normal operation.
 */
int32_t wdg_start(void)
{
 80109dc:	b580      	push	{r7, lr}
 80109de:	b082      	sub	sp, #8
 80109e0:	af00      	add	r7, sp, #0
    int32_t rc;

    rc = cmd_register(&cmd_info);
 80109e2:	481a      	ldr	r0, [pc, #104]	@ (8010a4c <wdg_start+0x70>)
 80109e4:	f7f9 feda 	bl	800a79c <cmd_register>
 80109e8:	6078      	str	r0, [r7, #4]
    if (rc < 0) {
 80109ea:	687b      	ldr	r3, [r7, #4]
 80109ec:	2b00      	cmp	r3, #0
 80109ee:	da0c      	bge.n	8010a0a <wdg_start+0x2e>
        log_error("wdg_start: cmd error %d\n", rc);
 80109f0:	4b17      	ldr	r3, [pc, #92]	@ (8010a50 <wdg_start+0x74>)
 80109f2:	781b      	ldrb	r3, [r3, #0]
 80109f4:	2b00      	cmp	r3, #0
 80109f6:	d01f      	beq.n	8010a38 <wdg_start+0x5c>
 80109f8:	4b16      	ldr	r3, [pc, #88]	@ (8010a54 <wdg_start+0x78>)
 80109fa:	681b      	ldr	r3, [r3, #0]
 80109fc:	2b00      	cmp	r3, #0
 80109fe:	dd1b      	ble.n	8010a38 <wdg_start+0x5c>
 8010a00:	6879      	ldr	r1, [r7, #4]
 8010a02:	4815      	ldr	r0, [pc, #84]	@ (8010a58 <wdg_start+0x7c>)
 8010a04:	f7fd fbd6 	bl	800e1b4 <log_printf>
        goto exit;
 8010a08:	e016      	b.n	8010a38 <wdg_start+0x5c>
    }

    rc = tmr_inst_get_cb(CONFIG_WDG_RUN_CHECK_MS,
 8010a0a:	2300      	movs	r3, #0
 8010a0c:	2200      	movs	r2, #0
 8010a0e:	4913      	ldr	r1, [pc, #76]	@ (8010a5c <wdg_start+0x80>)
 8010a10:	200a      	movs	r0, #10
 8010a12:	f7fe fd85 	bl	800f520 <tmr_inst_get_cb>
 8010a16:	6078      	str	r0, [r7, #4]
                         wdg_tmr_cb, 0, TMR_CNTX_BASE_LEVEL);
    if (rc < 0) {
 8010a18:	687b      	ldr	r3, [r7, #4]
 8010a1a:	2b00      	cmp	r3, #0
 8010a1c:	da0e      	bge.n	8010a3c <wdg_start+0x60>
        log_error("wdg_start: tmr error %d\n", rc);
 8010a1e:	4b0c      	ldr	r3, [pc, #48]	@ (8010a50 <wdg_start+0x74>)
 8010a20:	781b      	ldrb	r3, [r3, #0]
 8010a22:	2b00      	cmp	r3, #0
 8010a24:	d00c      	beq.n	8010a40 <wdg_start+0x64>
 8010a26:	4b0b      	ldr	r3, [pc, #44]	@ (8010a54 <wdg_start+0x78>)
 8010a28:	681b      	ldr	r3, [r3, #0]
 8010a2a:	2b00      	cmp	r3, #0
 8010a2c:	dd08      	ble.n	8010a40 <wdg_start+0x64>
 8010a2e:	6879      	ldr	r1, [r7, #4]
 8010a30:	480b      	ldr	r0, [pc, #44]	@ (8010a60 <wdg_start+0x84>)
 8010a32:	f7fd fbbf 	bl	800e1b4 <log_printf>
        goto exit;
 8010a36:	e003      	b.n	8010a40 <wdg_start+0x64>
        goto exit;
 8010a38:	bf00      	nop
 8010a3a:	e002      	b.n	8010a42 <wdg_start+0x66>
    }

exit:
 8010a3c:	bf00      	nop
 8010a3e:	e000      	b.n	8010a42 <wdg_start+0x66>
        goto exit;
 8010a40:	bf00      	nop
    return rc;
 8010a42:	687b      	ldr	r3, [r7, #4]
}
 8010a44:	4618      	mov	r0, r3
 8010a46:	3708      	adds	r7, #8
 8010a48:	46bd      	mov	sp, r7
 8010a4a:	bd80      	pop	{r7, pc}
 8010a4c:	20000570 	.word	0x20000570
 8010a50:	200003ec 	.word	0x200003ec
 8010a54:	20000554 	.word	0x20000554
 8010a58:	08014c78 	.word	0x08014c78
 8010a5c:	08010c1d 	.word	0x08010c1d
 8010a60:	08014c98 	.word	0x08014c98

08010a64 <wdg_register>:
 * @param[in] period_ms The watchdog timeout period.
 *
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 */
int32_t wdg_register(uint32_t wdg_id, uint32_t period_ms)
{
 8010a64:	b580      	push	{r7, lr}
 8010a66:	b084      	sub	sp, #16
 8010a68:	af00      	add	r7, sp, #0
 8010a6a:	6078      	str	r0, [r7, #4]
 8010a6c:	6039      	str	r1, [r7, #0]
    struct soft_wdg* soft_wdg;

    if (wdg_id >= CONFIG_WDG_NUM_WDGS)
 8010a6e:	687b      	ldr	r3, [r7, #4]
 8010a70:	2b00      	cmp	r3, #0
 8010a72:	d002      	beq.n	8010a7a <wdg_register+0x16>
        return MOD_ERR_ARG;
 8010a74:	f04f 33ff 	mov.w	r3, #4294967295
 8010a78:	e00d      	b.n	8010a96 <wdg_register+0x32>

    soft_wdg = &state.soft_wdgs[wdg_id];
 8010a7a:	687b      	ldr	r3, [r7, #4]
 8010a7c:	00db      	lsls	r3, r3, #3
 8010a7e:	4a08      	ldr	r2, [pc, #32]	@ (8010aa0 <wdg_register+0x3c>)
 8010a80:	4413      	add	r3, r2
 8010a82:	60fb      	str	r3, [r7, #12]
    soft_wdg->last_feed_time_ms = tmr_get_ms();
 8010a84:	f7fe fcf4 	bl	800f470 <tmr_get_ms>
 8010a88:	4602      	mov	r2, r0
 8010a8a:	68fb      	ldr	r3, [r7, #12]
 8010a8c:	605a      	str	r2, [r3, #4]
    soft_wdg->period_ms = period_ms;
 8010a8e:	68fb      	ldr	r3, [r7, #12]
 8010a90:	683a      	ldr	r2, [r7, #0]
 8010a92:	601a      	str	r2, [r3, #0]

    return 0;
 8010a94:	2300      	movs	r3, #0
}
 8010a96:	4618      	mov	r0, r3
 8010a98:	3710      	adds	r7, #16
 8010a9a:	46bd      	mov	sp, r7
 8010a9c:	bd80      	pop	{r7, pc}
 8010a9e:	bf00      	nop
 8010aa0:	200015c4 	.word	0x200015c4

08010aa4 <wdg_feed>:
 * @param[in] wdg_id The sofware-based watchdog ID.
 *
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 */
int32_t wdg_feed(uint32_t wdg_id)
{
 8010aa4:	b580      	push	{r7, lr}
 8010aa6:	b082      	sub	sp, #8
 8010aa8:	af00      	add	r7, sp, #0
 8010aaa:	6078      	str	r0, [r7, #4]
    if (wdg_id >= CONFIG_WDG_NUM_WDGS)
 8010aac:	687b      	ldr	r3, [r7, #4]
 8010aae:	2b00      	cmp	r3, #0
 8010ab0:	d002      	beq.n	8010ab8 <wdg_feed+0x14>
        return MOD_ERR_ARG;
 8010ab2:	f04f 33ff 	mov.w	r3, #4294967295
 8010ab6:	e008      	b.n	8010aca <wdg_feed+0x26>
    state.soft_wdgs[wdg_id].last_feed_time_ms = tmr_get_ms();
 8010ab8:	f7fe fcda 	bl	800f470 <tmr_get_ms>
 8010abc:	4602      	mov	r2, r0
 8010abe:	4905      	ldr	r1, [pc, #20]	@ (8010ad4 <wdg_feed+0x30>)
 8010ac0:	687b      	ldr	r3, [r7, #4]
 8010ac2:	00db      	lsls	r3, r3, #3
 8010ac4:	440b      	add	r3, r1
 8010ac6:	605a      	str	r2, [r3, #4]
    return 0;
 8010ac8:	2300      	movs	r3, #0
}
 8010aca:	4618      	mov	r0, r3
 8010acc:	3708      	adds	r7, #8
 8010ace:	46bd      	mov	sp, r7
 8010ad0:	bd80      	pop	{r7, pc}
 8010ad2:	bf00      	nop
 8010ad4:	200015c4 	.word	0x200015c4

08010ad8 <wdg_register_triggered_cb>:
 * @brief Register to receive a callback when any watchdog triggers.
 *
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 */
int32_t wdg_register_triggered_cb(wdg_triggered_cb triggered_cb)
{
 8010ad8:	b480      	push	{r7}
 8010ada:	b083      	sub	sp, #12
 8010adc:	af00      	add	r7, sp, #0
 8010ade:	6078      	str	r0, [r7, #4]
    state.triggered_cb = triggered_cb;
 8010ae0:	4a04      	ldr	r2, [pc, #16]	@ (8010af4 <wdg_register_triggered_cb+0x1c>)
 8010ae2:	687b      	ldr	r3, [r7, #4]
 8010ae4:	6093      	str	r3, [r2, #8]
    return 0;
 8010ae6:	2300      	movs	r3, #0
}
 8010ae8:	4618      	mov	r0, r3
 8010aea:	370c      	adds	r7, #12
 8010aec:	46bd      	mov	sp, r7
 8010aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010af2:	4770      	bx	lr
 8010af4:	200015c4 	.word	0x200015c4

08010af8 <wdg_start_init_hdw_wdg>:
 * again. However, if we get over N consecutive failed initializations, we do
 * not start the watchdog, to give the system a chance to initialize with as
 * much time as it needs.
 */
void wdg_start_init_hdw_wdg(void)
{
 8010af8:	b580      	push	{r7, lr}
 8010afa:	af00      	add	r7, sp, #0
    validate_no_init_vars();
 8010afc:	f000 f8e2 	bl	8010cc4 <validate_no_init_vars>

    if ((fault_get_rcc_csr() & RCC_CSR_IWDGRSTF_Msk) == 0) {
 8010b00:	f7fb fdaa 	bl	800c658 <fault_get_rcc_csr>
 8010b04:	4603      	mov	r3, r0
 8010b06:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010b0a:	2b00      	cmp	r3, #0
 8010b0c:	d102      	bne.n	8010b14 <wdg_start_init_hdw_wdg+0x1c>
        // Reset was not due to IWDG, so we reset the counter.
        no_init_vars.consec_failed_init_ctr = 0;
 8010b0e:	4b0a      	ldr	r3, [pc, #40]	@ (8010b38 <wdg_start_init_hdw_wdg+0x40>)
 8010b10:	2200      	movs	r2, #0
 8010b12:	605a      	str	r2, [r3, #4]
    }
    if (no_init_vars.consec_failed_init_ctr < CONFIG_WDG_MAX_INIT_FAILS ||
 8010b14:	4b08      	ldr	r3, [pc, #32]	@ (8010b38 <wdg_start_init_hdw_wdg+0x40>)
 8010b16:	685b      	ldr	r3, [r3, #4]
 8010b18:	2b02      	cmp	r3, #2
 8010b1a:	d803      	bhi.n	8010b24 <wdg_start_init_hdw_wdg+0x2c>
        CONFIG_WDG_MAX_INIT_FAILS == 0) {
        wdg_start_hdw_wdg(CONFIG_WDG_INIT_TIMEOUT_MS);
 8010b1c:	f44f 50fa 	mov.w	r0, #8000	@ 0x1f40
 8010b20:	f000 f81a 	bl	8010b58 <wdg_start_hdw_wdg>
    }
    no_init_vars.consec_failed_init_ctr++;
 8010b24:	4b04      	ldr	r3, [pc, #16]	@ (8010b38 <wdg_start_init_hdw_wdg+0x40>)
 8010b26:	685b      	ldr	r3, [r3, #4]
 8010b28:	3301      	adds	r3, #1
 8010b2a:	4a03      	ldr	r2, [pc, #12]	@ (8010b38 <wdg_start_init_hdw_wdg+0x40>)
 8010b2c:	6053      	str	r3, [r2, #4]
    update_no_init_vars();
 8010b2e:	f000 f905 	bl	8010d3c <update_no_init_vars>
}
 8010b32:	bf00      	nop
 8010b34:	bd80      	pop	{r7, pc}
 8010b36:	bf00      	nop
 8010b38:	20001720 	.word	0x20001720

08010b3c <wdg_init_successful>:
 *
 * This function is called when initialization has successfully completed. It
 * just resets the "consecutive failed initializations" counter.
 */
void wdg_init_successful(void)
{
 8010b3c:	b580      	push	{r7, lr}
 8010b3e:	af00      	add	r7, sp, #0
    validate_no_init_vars();
 8010b40:	f000 f8c0 	bl	8010cc4 <validate_no_init_vars>
    no_init_vars.consec_failed_init_ctr = 0;
 8010b44:	4b03      	ldr	r3, [pc, #12]	@ (8010b54 <wdg_init_successful+0x18>)
 8010b46:	2200      	movs	r2, #0
 8010b48:	605a      	str	r2, [r3, #4]
    update_no_init_vars();
 8010b4a:	f000 f8f7 	bl	8010d3c <update_no_init_vars>
}
 8010b4e:	bf00      	nop
 8010b50:	bd80      	pop	{r7, pc}
 8010b52:	bf00      	nop
 8010b54:	20001720 	.word	0x20001720

08010b58 <wdg_start_hdw_wdg>:
 *
 * We choose a divider of 64 -- this gives 2 ms resolution. This gives a maximum
 * timeout of 8192 ms.
 */
int32_t wdg_start_hdw_wdg(uint32_t timeout_ms)
{
 8010b58:	b580      	push	{r7, lr}
 8010b5a:	b084      	sub	sp, #16
 8010b5c:	af00      	add	r7, sp, #0
 8010b5e:	6078      	str	r0, [r7, #4]

    _Static_assert(CONFIG_WDG_HARD_TIMEOUT_MS <=
                   ((WDG_MAX_RL + 1) * 1000) / WDG_CLK_FREQ_HZ,
                   "Watchdog timeout too large");

    ctr = WDG_MS_TO_RL(timeout_ms);
 8010b60:	687b      	ldr	r3, [r7, #4]
 8010b62:	3301      	adds	r3, #1
 8010b64:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8010b68:	fb02 f303 	mul.w	r3, r2, r3
 8010b6c:	4a22      	ldr	r2, [pc, #136]	@ (8010bf8 <wdg_start_hdw_wdg+0xa0>)
 8010b6e:	fba2 2303 	umull	r2, r3, r2, r3
 8010b72:	099b      	lsrs	r3, r3, #6
 8010b74:	3b01      	subs	r3, #1
 8010b76:	60fb      	str	r3, [r7, #12]
    if (ctr < 0)
 8010b78:	68fb      	ldr	r3, [r7, #12]
 8010b7a:	2b00      	cmp	r3, #0
 8010b7c:	da02      	bge.n	8010b84 <wdg_start_hdw_wdg+0x2c>
        ctr = 0;
 8010b7e:	2300      	movs	r3, #0
 8010b80:	60fb      	str	r3, [r7, #12]
 8010b82:	e006      	b.n	8010b92 <wdg_start_hdw_wdg+0x3a>
    else if (ctr > WDG_MAX_RL)
 8010b84:	68fb      	ldr	r3, [r7, #12]
 8010b86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010b8a:	db02      	blt.n	8010b92 <wdg_start_hdw_wdg+0x3a>
        return MOD_ERR_ARG;
 8010b8c:	f04f 33ff 	mov.w	r3, #4294967295
 8010b90:	e02e      	b.n	8010bf0 <wdg_start_hdw_wdg+0x98>

    LL_IWDG_Enable(IWDG);
 8010b92:	481a      	ldr	r0, [pc, #104]	@ (8010bfc <wdg_start_hdw_wdg+0xa4>)
 8010b94:	f7ff feb4 	bl	8010900 <LL_IWDG_Enable>
    LL_IWDG_EnableWriteAccess(IWDG);
 8010b98:	4818      	ldr	r0, [pc, #96]	@ (8010bfc <wdg_start_hdw_wdg+0xa4>)
 8010b9a:	f7ff fecd 	bl	8010938 <LL_IWDG_EnableWriteAccess>
    LL_IWDG_SetPrescaler(IWDG, WDG_PRESCALE_SETTING); 
 8010b9e:	2104      	movs	r1, #4
 8010ba0:	4816      	ldr	r0, [pc, #88]	@ (8010bfc <wdg_start_hdw_wdg+0xa4>)
 8010ba2:	f7ff fed7 	bl	8010954 <LL_IWDG_SetPrescaler>
    LL_IWDG_SetReloadCounter(IWDG, ctr);
 8010ba6:	68fb      	ldr	r3, [r7, #12]
 8010ba8:	4619      	mov	r1, r3
 8010baa:	4814      	ldr	r0, [pc, #80]	@ (8010bfc <wdg_start_hdw_wdg+0xa4>)
 8010bac:	f7ff fee2 	bl	8010974 <LL_IWDG_SetReloadCounter>
    for (ctr = 0; ctr < SANITY_CTR_LIMIT; ctr++) {
 8010bb0:	2300      	movs	r3, #0
 8010bb2:	60fb      	str	r3, [r7, #12]
 8010bb4:	e008      	b.n	8010bc8 <wdg_start_hdw_wdg+0x70>
        if (LL_IWDG_IsReady(IWDG))
 8010bb6:	4811      	ldr	r0, [pc, #68]	@ (8010bfc <wdg_start_hdw_wdg+0xa4>)
 8010bb8:	f7ff feec 	bl	8010994 <LL_IWDG_IsReady>
 8010bbc:	4603      	mov	r3, r0
 8010bbe:	2b00      	cmp	r3, #0
 8010bc0:	d107      	bne.n	8010bd2 <wdg_start_hdw_wdg+0x7a>
    for (ctr = 0; ctr < SANITY_CTR_LIMIT; ctr++) {
 8010bc2:	68fb      	ldr	r3, [r7, #12]
 8010bc4:	3301      	adds	r3, #1
 8010bc6:	60fb      	str	r3, [r7, #12]
 8010bc8:	68fb      	ldr	r3, [r7, #12]
 8010bca:	4a0d      	ldr	r2, [pc, #52]	@ (8010c00 <wdg_start_hdw_wdg+0xa8>)
 8010bcc:	4293      	cmp	r3, r2
 8010bce:	ddf2      	ble.n	8010bb6 <wdg_start_hdw_wdg+0x5e>
 8010bd0:	e000      	b.n	8010bd4 <wdg_start_hdw_wdg+0x7c>
            break;
 8010bd2:	bf00      	nop
    }
    if (ctr >= SANITY_CTR_LIMIT)
 8010bd4:	68fb      	ldr	r3, [r7, #12]
 8010bd6:	4a0a      	ldr	r2, [pc, #40]	@ (8010c00 <wdg_start_hdw_wdg+0xa8>)
 8010bd8:	4293      	cmp	r3, r2
 8010bda:	dd02      	ble.n	8010be2 <wdg_start_hdw_wdg+0x8a>
        return MOD_ERR_PERIPH;
 8010bdc:	f06f 0306 	mvn.w	r3, #6
 8010be0:	e006      	b.n	8010bf0 <wdg_start_hdw_wdg+0x98>

    // Stop the watchdog counter when the debugger stops the MCU.
    #ifdef DBGMCU_APB1FZR1_DBG_IWDG_STOP_Msk
        DBGMCU->APB1FZR1 |= DBGMCU_APB1FZR1_DBG_IWDG_STOP_Msk;
    #elif defined DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk
        DBGMCU->APB1FZ |= DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk;
 8010be2:	4b08      	ldr	r3, [pc, #32]	@ (8010c04 <wdg_start_hdw_wdg+0xac>)
 8010be4:	689b      	ldr	r3, [r3, #8]
 8010be6:	4a07      	ldr	r2, [pc, #28]	@ (8010c04 <wdg_start_hdw_wdg+0xac>)
 8010be8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8010bec:	6093      	str	r3, [r2, #8]
    #endif

    return 0;
 8010bee:	2300      	movs	r3, #0
}
 8010bf0:	4618      	mov	r0, r3
 8010bf2:	3710      	adds	r7, #16
 8010bf4:	46bd      	mov	sp, r7
 8010bf6:	bd80      	pop	{r7, pc}
 8010bf8:	10624dd3 	.word	0x10624dd3
 8010bfc:	40003000 	.word	0x40003000
 8010c00:	000f423f 	.word	0x000f423f
 8010c04:	e0042000 	.word	0xe0042000

08010c08 <wdg_feed_hdw>:

/*
 * @brief Feed the hardware-based watchdog.
 */
void wdg_feed_hdw(void)
{
 8010c08:	b580      	push	{r7, lr}
 8010c0a:	af00      	add	r7, sp, #0
    LL_IWDG_ReloadCounter(IWDG);
 8010c0c:	4802      	ldr	r0, [pc, #8]	@ (8010c18 <wdg_feed_hdw+0x10>)
 8010c0e:	f7ff fe85 	bl	801091c <LL_IWDG_ReloadCounter>
}
 8010c12:	bf00      	nop
 8010c14:	bd80      	pop	{r7, pc}
 8010c16:	bf00      	nop
 8010c18:	40003000 	.word	0x40003000

08010c1c <wdg_tmr_cb>:
 * - The superloop, since BASE_LEVEL timers are called from the super loop.
 */

static enum tmr_cb_action wdg_tmr_cb(int32_t tmr_id,
                                     uint32_t user_data)
{
 8010c1c:	b580      	push	{r7, lr}
 8010c1e:	b086      	sub	sp, #24
 8010c20:	af00      	add	r7, sp, #0
 8010c22:	6078      	str	r0, [r7, #4]
 8010c24:	6039      	str	r1, [r7, #0]
    int32_t idx;
    struct soft_wdg* soft_wdg;
    bool wdg_triggered = false;
 8010c26:	2300      	movs	r3, #0
 8010c28:	73fb      	strb	r3, [r7, #15]

    if (test_cmd_disable_wdg) {
 8010c2a:	4b23      	ldr	r3, [pc, #140]	@ (8010cb8 <wdg_tmr_cb+0x9c>)
 8010c2c:	781b      	ldrb	r3, [r3, #0]
 8010c2e:	2b00      	cmp	r3, #0
 8010c30:	d002      	beq.n	8010c38 <wdg_tmr_cb+0x1c>
        wdg_feed_hdw();
 8010c32:	f7ff ffe9 	bl	8010c08 <wdg_feed_hdw>
        goto exit;
 8010c36:	e039      	b.n	8010cac <wdg_tmr_cb+0x90>
    }

    for (idx = 0, soft_wdg = &state.soft_wdgs[0];
 8010c38:	2300      	movs	r3, #0
 8010c3a:	617b      	str	r3, [r7, #20]
 8010c3c:	4b1f      	ldr	r3, [pc, #124]	@ (8010cbc <wdg_tmr_cb+0xa0>)
 8010c3e:	613b      	str	r3, [r7, #16]
 8010c40:	e020      	b.n	8010c84 <wdg_tmr_cb+0x68>
         idx < CONFIG_WDG_NUM_WDGS;
         idx++, soft_wdg++)
    {
        if (soft_wdg->period_ms != 0) {
 8010c42:	693b      	ldr	r3, [r7, #16]
 8010c44:	681b      	ldr	r3, [r3, #0]
 8010c46:	2b00      	cmp	r3, #0
 8010c48:	d016      	beq.n	8010c78 <wdg_tmr_cb+0x5c>

            // We have to careful with race conditions, especially for
            // watchdogs fed from interrupt handlers.

            uint32_t last_feed_time_ms = soft_wdg->last_feed_time_ms;
 8010c4a:	693b      	ldr	r3, [r7, #16]
 8010c4c:	685b      	ldr	r3, [r3, #4]
 8010c4e:	60bb      	str	r3, [r7, #8]
            if (tmr_get_ms() - last_feed_time_ms > soft_wdg->period_ms) {
 8010c50:	f7fe fc0e 	bl	800f470 <tmr_get_ms>
 8010c54:	4602      	mov	r2, r0
 8010c56:	68bb      	ldr	r3, [r7, #8]
 8010c58:	1ad2      	subs	r2, r2, r3
 8010c5a:	693b      	ldr	r3, [r7, #16]
 8010c5c:	681b      	ldr	r3, [r3, #0]
 8010c5e:	429a      	cmp	r2, r3
 8010c60:	d90a      	bls.n	8010c78 <wdg_tmr_cb+0x5c>
                wdg_triggered = true;
 8010c62:	2301      	movs	r3, #1
 8010c64:	73fb      	strb	r3, [r7, #15]
                if (state.triggered_cb != NULL) {
 8010c66:	4b15      	ldr	r3, [pc, #84]	@ (8010cbc <wdg_tmr_cb+0xa0>)
 8010c68:	689b      	ldr	r3, [r3, #8]
 8010c6a:	2b00      	cmp	r3, #0
 8010c6c:	d004      	beq.n	8010c78 <wdg_tmr_cb+0x5c>
                    // This function will normally not return.
                    state.triggered_cb(idx);
 8010c6e:	4b13      	ldr	r3, [pc, #76]	@ (8010cbc <wdg_tmr_cb+0xa0>)
 8010c70:	689b      	ldr	r3, [r3, #8]
 8010c72:	697a      	ldr	r2, [r7, #20]
 8010c74:	4610      	mov	r0, r2
 8010c76:	4798      	blx	r3
         idx++, soft_wdg++)
 8010c78:	697b      	ldr	r3, [r7, #20]
 8010c7a:	3301      	adds	r3, #1
 8010c7c:	617b      	str	r3, [r7, #20]
 8010c7e:	693b      	ldr	r3, [r7, #16]
 8010c80:	3308      	adds	r3, #8
 8010c82:	613b      	str	r3, [r7, #16]
         idx < CONFIG_WDG_NUM_WDGS;
 8010c84:	697b      	ldr	r3, [r7, #20]
 8010c86:	2b00      	cmp	r3, #0
 8010c88:	dddb      	ble.n	8010c42 <wdg_tmr_cb+0x26>
                }
            }
        }
    }

    if (!wdg_triggered) {
 8010c8a:	7bfb      	ldrb	r3, [r7, #15]
 8010c8c:	f083 0301 	eor.w	r3, r3, #1
 8010c90:	b2db      	uxtb	r3, r3
 8010c92:	2b00      	cmp	r3, #0
 8010c94:	d009      	beq.n	8010caa <wdg_tmr_cb+0x8e>
        if (!test_cmd_fail_hard_wdg)
 8010c96:	4b0a      	ldr	r3, [pc, #40]	@ (8010cc0 <wdg_tmr_cb+0xa4>)
 8010c98:	781b      	ldrb	r3, [r3, #0]
 8010c9a:	f083 0301 	eor.w	r3, r3, #1
 8010c9e:	b2db      	uxtb	r3, r3
 8010ca0:	2b00      	cmp	r3, #0
 8010ca2:	d002      	beq.n	8010caa <wdg_tmr_cb+0x8e>
            wdg_feed_hdw();
 8010ca4:	f7ff ffb0 	bl	8010c08 <wdg_feed_hdw>
 8010ca8:	e000      	b.n	8010cac <wdg_tmr_cb+0x90>
    }

exit:
 8010caa:	bf00      	nop
    return TMR_CB_RESTART;
 8010cac:	2301      	movs	r3, #1
}
 8010cae:	4618      	mov	r0, r3
 8010cb0:	3718      	adds	r7, #24
 8010cb2:	46bd      	mov	sp, r7
 8010cb4:	bd80      	pop	{r7, pc}
 8010cb6:	bf00      	nop
 8010cb8:	200015d1 	.word	0x200015d1
 8010cbc:	200015c4 	.word	0x200015c4
 8010cc0:	200015d0 	.word	0x200015d0

08010cc4 <validate_no_init_vars>:

/*
 * @brief Validate the "no-init-vars" block and initialize if needed.
 */
static void validate_no_init_vars(void)
{
 8010cc4:	b580      	push	{r7, lr}
 8010cc6:	b082      	sub	sp, #8
 8010cc8:	af00      	add	r7, sp, #0
    static const uint32_t num_u32_to_check = 
        sizeof(struct wdg_no_init_vars)/sizeof(uint32_t) - 1;
    uint32_t idx;
    uint32_t new_check = 0xBAADCEED; // Seed.
 8010cca:	4b18      	ldr	r3, [pc, #96]	@ (8010d2c <validate_no_init_vars+0x68>)
 8010ccc:	603b      	str	r3, [r7, #0]

    for (idx = 0; idx < num_u32_to_check; idx++) {
 8010cce:	2300      	movs	r3, #0
 8010cd0:	607b      	str	r3, [r7, #4]
 8010cd2:	e00c      	b.n	8010cee <validate_no_init_vars+0x2a>
        new_check = ((new_check << 1) | (new_check >> 31)) ^
 8010cd4:	683b      	ldr	r3, [r7, #0]
 8010cd6:	ea4f 72f3 	mov.w	r2, r3, ror #31
            ((uint32_t*)&no_init_vars)[idx];
 8010cda:	687b      	ldr	r3, [r7, #4]
 8010cdc:	009b      	lsls	r3, r3, #2
 8010cde:	4914      	ldr	r1, [pc, #80]	@ (8010d30 <validate_no_init_vars+0x6c>)
 8010ce0:	440b      	add	r3, r1
 8010ce2:	681b      	ldr	r3, [r3, #0]
        new_check = ((new_check << 1) | (new_check >> 31)) ^
 8010ce4:	4053      	eors	r3, r2
 8010ce6:	603b      	str	r3, [r7, #0]
    for (idx = 0; idx < num_u32_to_check; idx++) {
 8010ce8:	687b      	ldr	r3, [r7, #4]
 8010cea:	3301      	adds	r3, #1
 8010cec:	607b      	str	r3, [r7, #4]
 8010cee:	4b11      	ldr	r3, [pc, #68]	@ (8010d34 <validate_no_init_vars+0x70>)
 8010cf0:	681b      	ldr	r3, [r3, #0]
 8010cf2:	687a      	ldr	r2, [r7, #4]
 8010cf4:	429a      	cmp	r2, r3
 8010cf6:	d3ed      	bcc.n	8010cd4 <validate_no_init_vars+0x10>
    }

    if (no_init_vars.magic != WDG_NO_INIT_VARS_MAGIC ||
 8010cf8:	4b0d      	ldr	r3, [pc, #52]	@ (8010d30 <validate_no_init_vars+0x6c>)
 8010cfa:	681b      	ldr	r3, [r3, #0]
 8010cfc:	4a0e      	ldr	r2, [pc, #56]	@ (8010d38 <validate_no_init_vars+0x74>)
 8010cfe:	4293      	cmp	r3, r2
 8010d00:	d104      	bne.n	8010d0c <validate_no_init_vars+0x48>
        no_init_vars.check != new_check)
 8010d02:	4b0b      	ldr	r3, [pc, #44]	@ (8010d30 <validate_no_init_vars+0x6c>)
 8010d04:	689b      	ldr	r3, [r3, #8]
    if (no_init_vars.magic != WDG_NO_INIT_VARS_MAGIC ||
 8010d06:	683a      	ldr	r2, [r7, #0]
 8010d08:	429a      	cmp	r2, r3
 8010d0a:	d00a      	beq.n	8010d22 <validate_no_init_vars+0x5e>
    {
        memset(&no_init_vars, 0, sizeof(no_init_vars));
 8010d0c:	220c      	movs	r2, #12
 8010d0e:	2100      	movs	r1, #0
 8010d10:	4807      	ldr	r0, [pc, #28]	@ (8010d30 <validate_no_init_vars+0x6c>)
 8010d12:	f000 fdef 	bl	80118f4 <memset>
        no_init_vars.magic = WDG_NO_INIT_VARS_MAGIC;
 8010d16:	4b06      	ldr	r3, [pc, #24]	@ (8010d30 <validate_no_init_vars+0x6c>)
 8010d18:	4a07      	ldr	r2, [pc, #28]	@ (8010d38 <validate_no_init_vars+0x74>)
 8010d1a:	601a      	str	r2, [r3, #0]
        no_init_vars.check = new_check;
 8010d1c:	4a04      	ldr	r2, [pc, #16]	@ (8010d30 <validate_no_init_vars+0x6c>)
 8010d1e:	683b      	ldr	r3, [r7, #0]
 8010d20:	6093      	str	r3, [r2, #8]
    }
}
 8010d22:	bf00      	nop
 8010d24:	3708      	adds	r7, #8
 8010d26:	46bd      	mov	sp, r7
 8010d28:	bd80      	pop	{r7, pc}
 8010d2a:	bf00      	nop
 8010d2c:	baadceed 	.word	0xbaadceed
 8010d30:	20001720 	.word	0x20001720
 8010d34:	08014efc 	.word	0x08014efc
 8010d38:	deaddead 	.word	0xdeaddead

08010d3c <update_no_init_vars>:

/*
 * @brief Recompute the check value on the "no-init-vars" block.
 */
static void update_no_init_vars(void)
{
 8010d3c:	b480      	push	{r7}
 8010d3e:	b083      	sub	sp, #12
 8010d40:	af00      	add	r7, sp, #0
    static const uint32_t num_u32_to_check = 
        sizeof(struct wdg_no_init_vars)/sizeof(uint32_t) - 1;
    uint32_t idx;
    uint32_t new_check = 0xBAADCEED; // Seed.
 8010d42:	4b10      	ldr	r3, [pc, #64]	@ (8010d84 <update_no_init_vars+0x48>)
 8010d44:	603b      	str	r3, [r7, #0]

    for (idx = 0; idx < num_u32_to_check; idx++) {
 8010d46:	2300      	movs	r3, #0
 8010d48:	607b      	str	r3, [r7, #4]
 8010d4a:	e00c      	b.n	8010d66 <update_no_init_vars+0x2a>
        new_check = ((new_check << 1) | (new_check >> 31)) ^
 8010d4c:	683b      	ldr	r3, [r7, #0]
 8010d4e:	ea4f 72f3 	mov.w	r2, r3, ror #31
            ((uint32_t*)&no_init_vars)[idx];
 8010d52:	687b      	ldr	r3, [r7, #4]
 8010d54:	009b      	lsls	r3, r3, #2
 8010d56:	490c      	ldr	r1, [pc, #48]	@ (8010d88 <update_no_init_vars+0x4c>)
 8010d58:	440b      	add	r3, r1
 8010d5a:	681b      	ldr	r3, [r3, #0]
        new_check = ((new_check << 1) | (new_check >> 31)) ^
 8010d5c:	4053      	eors	r3, r2
 8010d5e:	603b      	str	r3, [r7, #0]
    for (idx = 0; idx < num_u32_to_check; idx++) {
 8010d60:	687b      	ldr	r3, [r7, #4]
 8010d62:	3301      	adds	r3, #1
 8010d64:	607b      	str	r3, [r7, #4]
 8010d66:	4b09      	ldr	r3, [pc, #36]	@ (8010d8c <update_no_init_vars+0x50>)
 8010d68:	681b      	ldr	r3, [r3, #0]
 8010d6a:	687a      	ldr	r2, [r7, #4]
 8010d6c:	429a      	cmp	r2, r3
 8010d6e:	d3ed      	bcc.n	8010d4c <update_no_init_vars+0x10>
    }
    no_init_vars.check = new_check;
 8010d70:	4a05      	ldr	r2, [pc, #20]	@ (8010d88 <update_no_init_vars+0x4c>)
 8010d72:	683b      	ldr	r3, [r7, #0]
 8010d74:	6093      	str	r3, [r2, #8]
}
 8010d76:	bf00      	nop
 8010d78:	370c      	adds	r7, #12
 8010d7a:	46bd      	mov	sp, r7
 8010d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d80:	4770      	bx	lr
 8010d82:	bf00      	nop
 8010d84:	baadceed 	.word	0xbaadceed
 8010d88:	20001720 	.word	0x20001720
 8010d8c:	08014f00 	.word	0x08014f00

08010d90 <cmd_wdg_status>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: wdg test [<op> [<arg>]]
 */
static int32_t cmd_wdg_status(int32_t argc, const char** argv)
{
 8010d90:	b5b0      	push	{r4, r5, r7, lr}
 8010d92:	b086      	sub	sp, #24
 8010d94:	af02      	add	r7, sp, #8
 8010d96:	6078      	str	r0, [r7, #4]
 8010d98:	6039      	str	r1, [r7, #0]
    uint32_t id;

    printc("Current time: %10lu\nWatchdog %s.\n",
 8010d9a:	f7fe fb69 	bl	800f470 <tmr_get_ms>
 8010d9e:	4601      	mov	r1, r0
           tmr_get_ms(),
           test_cmd_disable_wdg ? "disabled" : "enabled");
 8010da0:	4b1b      	ldr	r3, [pc, #108]	@ (8010e10 <cmd_wdg_status+0x80>)
 8010da2:	781b      	ldrb	r3, [r3, #0]
    printc("Current time: %10lu\nWatchdog %s.\n",
 8010da4:	2b00      	cmp	r3, #0
 8010da6:	d001      	beq.n	8010dac <cmd_wdg_status+0x1c>
 8010da8:	4b1a      	ldr	r3, [pc, #104]	@ (8010e14 <cmd_wdg_status+0x84>)
 8010daa:	e000      	b.n	8010dae <cmd_wdg_status+0x1e>
 8010dac:	4b1a      	ldr	r3, [pc, #104]	@ (8010e18 <cmd_wdg_status+0x88>)
 8010dae:	461a      	mov	r2, r3
 8010db0:	481a      	ldr	r0, [pc, #104]	@ (8010e1c <cmd_wdg_status+0x8c>)
 8010db2:	f7fa fb1d 	bl	800b3f0 <printc>
    printc("consec_failed_init_ctr=%lu\n", no_init_vars.consec_failed_init_ctr);
 8010db6:	4b1a      	ldr	r3, [pc, #104]	@ (8010e20 <cmd_wdg_status+0x90>)
 8010db8:	685b      	ldr	r3, [r3, #4]
 8010dba:	4619      	mov	r1, r3
 8010dbc:	4819      	ldr	r0, [pc, #100]	@ (8010e24 <cmd_wdg_status+0x94>)
 8010dbe:	f7fa fb17 	bl	800b3f0 <printc>

    printc("\nID  PERIOD LAST_FEED  ELAPSED\n"
 8010dc2:	4819      	ldr	r0, [pc, #100]	@ (8010e28 <cmd_wdg_status+0x98>)
 8010dc4:	f7fa fb14 	bl	800b3f0 <printc>
             "--- ------ ---------- -------\n");
    for (id = 0; id < ARRAY_SIZE(state.soft_wdgs); id++) {
 8010dc8:	2300      	movs	r3, #0
 8010dca:	60fb      	str	r3, [r7, #12]
 8010dcc:	e018      	b.n	8010e00 <cmd_wdg_status+0x70>
        struct soft_wdg* c = &state.soft_wdgs[id];
 8010dce:	68fb      	ldr	r3, [r7, #12]
 8010dd0:	00db      	lsls	r3, r3, #3
 8010dd2:	4a16      	ldr	r2, [pc, #88]	@ (8010e2c <cmd_wdg_status+0x9c>)
 8010dd4:	4413      	add	r3, r2
 8010dd6:	60bb      	str	r3, [r7, #8]
        printc("%3lu %6lu %10lu %7ld\n", id, c->period_ms, c->last_feed_time_ms,
 8010dd8:	68bb      	ldr	r3, [r7, #8]
 8010dda:	681c      	ldr	r4, [r3, #0]
 8010ddc:	68bb      	ldr	r3, [r7, #8]
 8010dde:	685d      	ldr	r5, [r3, #4]
               tmr_get_ms() - c->last_feed_time_ms);
 8010de0:	f7fe fb46 	bl	800f470 <tmr_get_ms>
 8010de4:	4602      	mov	r2, r0
 8010de6:	68bb      	ldr	r3, [r7, #8]
 8010de8:	685b      	ldr	r3, [r3, #4]
        printc("%3lu %6lu %10lu %7ld\n", id, c->period_ms, c->last_feed_time_ms,
 8010dea:	1ad3      	subs	r3, r2, r3
 8010dec:	9300      	str	r3, [sp, #0]
 8010dee:	462b      	mov	r3, r5
 8010df0:	4622      	mov	r2, r4
 8010df2:	68f9      	ldr	r1, [r7, #12]
 8010df4:	480e      	ldr	r0, [pc, #56]	@ (8010e30 <cmd_wdg_status+0xa0>)
 8010df6:	f7fa fafb 	bl	800b3f0 <printc>
    for (id = 0; id < ARRAY_SIZE(state.soft_wdgs); id++) {
 8010dfa:	68fb      	ldr	r3, [r7, #12]
 8010dfc:	3301      	adds	r3, #1
 8010dfe:	60fb      	str	r3, [r7, #12]
 8010e00:	68fb      	ldr	r3, [r7, #12]
 8010e02:	2b00      	cmp	r3, #0
 8010e04:	d0e3      	beq.n	8010dce <cmd_wdg_status+0x3e>
    }
     return 0;
 8010e06:	2300      	movs	r3, #0
}
 8010e08:	4618      	mov	r0, r3
 8010e0a:	3710      	adds	r7, #16
 8010e0c:	46bd      	mov	sp, r7
 8010e0e:	bdb0      	pop	{r4, r5, r7, pc}
 8010e10:	200015d1 	.word	0x200015d1
 8010e14:	08014cb8 	.word	0x08014cb8
 8010e18:	08014cc4 	.word	0x08014cc4
 8010e1c:	08014ccc 	.word	0x08014ccc
 8010e20:	20001720 	.word	0x20001720
 8010e24:	08014cf0 	.word	0x08014cf0
 8010e28:	08014d0c 	.word	0x08014d0c
 8010e2c:	200015c4 	.word	0x200015c4
 8010e30:	08014d4c 	.word	0x08014d4c

08010e34 <cmd_wdg_test>:
 * @return 0 for success, else a "MOD_ERR" value. See code for details.
 *
 * Command usage: wdg test [<op> [<arg>]]
 */
static int32_t cmd_wdg_test(int32_t argc, const char** argv)
{
 8010e34:	b580      	push	{r7, lr}
 8010e36:	b086      	sub	sp, #24
 8010e38:	af00      	add	r7, sp, #0
 8010e3a:	6078      	str	r0, [r7, #4]
 8010e3c:	6039      	str	r1, [r7, #0]
    int32_t num_args;
    struct cmd_arg_val arg_vals[1];

    // Handle help case.
    if (argc == 2) {
 8010e3e:	687b      	ldr	r3, [r7, #4]
 8010e40:	2b02      	cmp	r3, #2
 8010e42:	d104      	bne.n	8010e4e <cmd_wdg_test+0x1a>
        printc("Test operations and param(s) are as follows:\n"
 8010e44:	482d      	ldr	r0, [pc, #180]	@ (8010efc <cmd_wdg_test+0xc8>)
 8010e46:	f7fa fad3 	bl	800b3f0 <printc>
               "  Fail hardware wdg: usage: wdg test fail-hdw\n"
               "  Disable wdg: usage: wdg test disable\n"
               "  Enable wdg: usage: wdg test enable\n"
               "  Set init fails: usage: wdg test init-fails N\n"
            );
        return 0;
 8010e4a:	2300      	movs	r3, #0
 8010e4c:	e052      	b.n	8010ef4 <cmd_wdg_test+0xc0>
    }

    if (strcasecmp(argv[2], "fail-hdw") == 0) {
 8010e4e:	683b      	ldr	r3, [r7, #0]
 8010e50:	3308      	adds	r3, #8
 8010e52:	681b      	ldr	r3, [r3, #0]
 8010e54:	492a      	ldr	r1, [pc, #168]	@ (8010f00 <cmd_wdg_test+0xcc>)
 8010e56:	4618      	mov	r0, r3
 8010e58:	f000 fd54 	bl	8011904 <strcasecmp>
 8010e5c:	4603      	mov	r3, r0
 8010e5e:	2b00      	cmp	r3, #0
 8010e60:	d103      	bne.n	8010e6a <cmd_wdg_test+0x36>
        test_cmd_fail_hard_wdg = true;
 8010e62:	4b28      	ldr	r3, [pc, #160]	@ (8010f04 <cmd_wdg_test+0xd0>)
 8010e64:	2201      	movs	r2, #1
 8010e66:	701a      	strb	r2, [r3, #0]
 8010e68:	e043      	b.n	8010ef2 <cmd_wdg_test+0xbe>
    } else if (strcasecmp(argv[2], "disable") == 0) {
 8010e6a:	683b      	ldr	r3, [r7, #0]
 8010e6c:	3308      	adds	r3, #8
 8010e6e:	681b      	ldr	r3, [r3, #0]
 8010e70:	4925      	ldr	r1, [pc, #148]	@ (8010f08 <cmd_wdg_test+0xd4>)
 8010e72:	4618      	mov	r0, r3
 8010e74:	f000 fd46 	bl	8011904 <strcasecmp>
 8010e78:	4603      	mov	r3, r0
 8010e7a:	2b00      	cmp	r3, #0
 8010e7c:	d103      	bne.n	8010e86 <cmd_wdg_test+0x52>
        test_cmd_disable_wdg = true;
 8010e7e:	4b23      	ldr	r3, [pc, #140]	@ (8010f0c <cmd_wdg_test+0xd8>)
 8010e80:	2201      	movs	r2, #1
 8010e82:	701a      	strb	r2, [r3, #0]
 8010e84:	e035      	b.n	8010ef2 <cmd_wdg_test+0xbe>
    } else if (strcasecmp(argv[2], "enable") == 0) {
 8010e86:	683b      	ldr	r3, [r7, #0]
 8010e88:	3308      	adds	r3, #8
 8010e8a:	681b      	ldr	r3, [r3, #0]
 8010e8c:	4920      	ldr	r1, [pc, #128]	@ (8010f10 <cmd_wdg_test+0xdc>)
 8010e8e:	4618      	mov	r0, r3
 8010e90:	f000 fd38 	bl	8011904 <strcasecmp>
 8010e94:	4603      	mov	r3, r0
 8010e96:	2b00      	cmp	r3, #0
 8010e98:	d103      	bne.n	8010ea2 <cmd_wdg_test+0x6e>
        test_cmd_disable_wdg = false;
 8010e9a:	4b1c      	ldr	r3, [pc, #112]	@ (8010f0c <cmd_wdg_test+0xd8>)
 8010e9c:	2200      	movs	r2, #0
 8010e9e:	701a      	strb	r2, [r3, #0]
 8010ea0:	e027      	b.n	8010ef2 <cmd_wdg_test+0xbe>
    } else if (strcasecmp(argv[2], "init-fails") == 0) {
 8010ea2:	683b      	ldr	r3, [r7, #0]
 8010ea4:	3308      	adds	r3, #8
 8010ea6:	681b      	ldr	r3, [r3, #0]
 8010ea8:	491a      	ldr	r1, [pc, #104]	@ (8010f14 <cmd_wdg_test+0xe0>)
 8010eaa:	4618      	mov	r0, r3
 8010eac:	f000 fd2a 	bl	8011904 <strcasecmp>
 8010eb0:	4603      	mov	r3, r0
 8010eb2:	2b00      	cmp	r3, #0
 8010eb4:	d113      	bne.n	8010ede <cmd_wdg_test+0xaa>
        num_args = cmd_parse_args(argc-3, argv+3, "u", arg_vals);
 8010eb6:	687b      	ldr	r3, [r7, #4]
 8010eb8:	1ed8      	subs	r0, r3, #3
 8010eba:	683b      	ldr	r3, [r7, #0]
 8010ebc:	f103 010c 	add.w	r1, r3, #12
 8010ec0:	f107 030c 	add.w	r3, r7, #12
 8010ec4:	4a14      	ldr	r2, [pc, #80]	@ (8010f18 <cmd_wdg_test+0xe4>)
 8010ec6:	f7f9 ff83 	bl	800add0 <cmd_parse_args>
 8010eca:	6178      	str	r0, [r7, #20]
        if (num_args == 1) {
 8010ecc:	697b      	ldr	r3, [r7, #20]
 8010ece:	2b01      	cmp	r3, #1
 8010ed0:	d10f      	bne.n	8010ef2 <cmd_wdg_test+0xbe>
            no_init_vars.consec_failed_init_ctr = arg_vals[0].val.u;
 8010ed2:	693b      	ldr	r3, [r7, #16]
 8010ed4:	4a11      	ldr	r2, [pc, #68]	@ (8010f1c <cmd_wdg_test+0xe8>)
 8010ed6:	6053      	str	r3, [r2, #4]
            update_no_init_vars();
 8010ed8:	f7ff ff30 	bl	8010d3c <update_no_init_vars>
 8010edc:	e009      	b.n	8010ef2 <cmd_wdg_test+0xbe>
        }
    } else {
        printc("Invalid test '%s'\n", argv[2]);
 8010ede:	683b      	ldr	r3, [r7, #0]
 8010ee0:	3308      	adds	r3, #8
 8010ee2:	681b      	ldr	r3, [r3, #0]
 8010ee4:	4619      	mov	r1, r3
 8010ee6:	480e      	ldr	r0, [pc, #56]	@ (8010f20 <cmd_wdg_test+0xec>)
 8010ee8:	f7fa fa82 	bl	800b3f0 <printc>
        return MOD_ERR_BAD_CMD;
 8010eec:	f06f 0303 	mvn.w	r3, #3
 8010ef0:	e000      	b.n	8010ef4 <cmd_wdg_test+0xc0>
    }
    return 0;
 8010ef2:	2300      	movs	r3, #0
}
 8010ef4:	4618      	mov	r0, r3
 8010ef6:	3718      	adds	r7, #24
 8010ef8:	46bd      	mov	sp, r7
 8010efa:	bd80      	pop	{r7, pc}
 8010efc:	08014d64 	.word	0x08014d64
 8010f00:	08014e3c 	.word	0x08014e3c
 8010f04:	200015d0 	.word	0x200015d0
 8010f08:	08014e48 	.word	0x08014e48
 8010f0c:	200015d1 	.word	0x200015d1
 8010f10:	08014e50 	.word	0x08014e50
 8010f14:	08014e58 	.word	0x08014e58
 8010f18:	08014e64 	.word	0x08014e64
 8010f1c:	20001720 	.word	0x20001720
 8010f20:	08014e68 	.word	0x08014e68

08010f24 <_strtol_l.constprop.0>:
 8010f24:	2b24      	cmp	r3, #36	@ 0x24
 8010f26:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010f2a:	4686      	mov	lr, r0
 8010f2c:	4690      	mov	r8, r2
 8010f2e:	d801      	bhi.n	8010f34 <_strtol_l.constprop.0+0x10>
 8010f30:	2b01      	cmp	r3, #1
 8010f32:	d106      	bne.n	8010f42 <_strtol_l.constprop.0+0x1e>
 8010f34:	f000 fd46 	bl	80119c4 <__errno>
 8010f38:	2316      	movs	r3, #22
 8010f3a:	6003      	str	r3, [r0, #0]
 8010f3c:	2000      	movs	r0, #0
 8010f3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010f42:	4834      	ldr	r0, [pc, #208]	@ (8011014 <_strtol_l.constprop.0+0xf0>)
 8010f44:	460d      	mov	r5, r1
 8010f46:	462a      	mov	r2, r5
 8010f48:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010f4c:	5d06      	ldrb	r6, [r0, r4]
 8010f4e:	f016 0608 	ands.w	r6, r6, #8
 8010f52:	d1f8      	bne.n	8010f46 <_strtol_l.constprop.0+0x22>
 8010f54:	2c2d      	cmp	r4, #45	@ 0x2d
 8010f56:	d12d      	bne.n	8010fb4 <_strtol_l.constprop.0+0x90>
 8010f58:	782c      	ldrb	r4, [r5, #0]
 8010f5a:	2601      	movs	r6, #1
 8010f5c:	1c95      	adds	r5, r2, #2
 8010f5e:	f033 0210 	bics.w	r2, r3, #16
 8010f62:	d109      	bne.n	8010f78 <_strtol_l.constprop.0+0x54>
 8010f64:	2c30      	cmp	r4, #48	@ 0x30
 8010f66:	d12a      	bne.n	8010fbe <_strtol_l.constprop.0+0x9a>
 8010f68:	782a      	ldrb	r2, [r5, #0]
 8010f6a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8010f6e:	2a58      	cmp	r2, #88	@ 0x58
 8010f70:	d125      	bne.n	8010fbe <_strtol_l.constprop.0+0x9a>
 8010f72:	786c      	ldrb	r4, [r5, #1]
 8010f74:	2310      	movs	r3, #16
 8010f76:	3502      	adds	r5, #2
 8010f78:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8010f7c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8010f80:	2200      	movs	r2, #0
 8010f82:	fbbc f9f3 	udiv	r9, ip, r3
 8010f86:	4610      	mov	r0, r2
 8010f88:	fb03 ca19 	mls	sl, r3, r9, ip
 8010f8c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8010f90:	2f09      	cmp	r7, #9
 8010f92:	d81b      	bhi.n	8010fcc <_strtol_l.constprop.0+0xa8>
 8010f94:	463c      	mov	r4, r7
 8010f96:	42a3      	cmp	r3, r4
 8010f98:	dd27      	ble.n	8010fea <_strtol_l.constprop.0+0xc6>
 8010f9a:	1c57      	adds	r7, r2, #1
 8010f9c:	d007      	beq.n	8010fae <_strtol_l.constprop.0+0x8a>
 8010f9e:	4581      	cmp	r9, r0
 8010fa0:	d320      	bcc.n	8010fe4 <_strtol_l.constprop.0+0xc0>
 8010fa2:	d101      	bne.n	8010fa8 <_strtol_l.constprop.0+0x84>
 8010fa4:	45a2      	cmp	sl, r4
 8010fa6:	db1d      	blt.n	8010fe4 <_strtol_l.constprop.0+0xc0>
 8010fa8:	fb00 4003 	mla	r0, r0, r3, r4
 8010fac:	2201      	movs	r2, #1
 8010fae:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010fb2:	e7eb      	b.n	8010f8c <_strtol_l.constprop.0+0x68>
 8010fb4:	2c2b      	cmp	r4, #43	@ 0x2b
 8010fb6:	bf04      	itt	eq
 8010fb8:	782c      	ldrbeq	r4, [r5, #0]
 8010fba:	1c95      	addeq	r5, r2, #2
 8010fbc:	e7cf      	b.n	8010f5e <_strtol_l.constprop.0+0x3a>
 8010fbe:	2b00      	cmp	r3, #0
 8010fc0:	d1da      	bne.n	8010f78 <_strtol_l.constprop.0+0x54>
 8010fc2:	2c30      	cmp	r4, #48	@ 0x30
 8010fc4:	bf0c      	ite	eq
 8010fc6:	2308      	moveq	r3, #8
 8010fc8:	230a      	movne	r3, #10
 8010fca:	e7d5      	b.n	8010f78 <_strtol_l.constprop.0+0x54>
 8010fcc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8010fd0:	2f19      	cmp	r7, #25
 8010fd2:	d801      	bhi.n	8010fd8 <_strtol_l.constprop.0+0xb4>
 8010fd4:	3c37      	subs	r4, #55	@ 0x37
 8010fd6:	e7de      	b.n	8010f96 <_strtol_l.constprop.0+0x72>
 8010fd8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8010fdc:	2f19      	cmp	r7, #25
 8010fde:	d804      	bhi.n	8010fea <_strtol_l.constprop.0+0xc6>
 8010fe0:	3c57      	subs	r4, #87	@ 0x57
 8010fe2:	e7d8      	b.n	8010f96 <_strtol_l.constprop.0+0x72>
 8010fe4:	f04f 32ff 	mov.w	r2, #4294967295
 8010fe8:	e7e1      	b.n	8010fae <_strtol_l.constprop.0+0x8a>
 8010fea:	1c53      	adds	r3, r2, #1
 8010fec:	d108      	bne.n	8011000 <_strtol_l.constprop.0+0xdc>
 8010fee:	2322      	movs	r3, #34	@ 0x22
 8010ff0:	f8ce 3000 	str.w	r3, [lr]
 8010ff4:	4660      	mov	r0, ip
 8010ff6:	f1b8 0f00 	cmp.w	r8, #0
 8010ffa:	d0a0      	beq.n	8010f3e <_strtol_l.constprop.0+0x1a>
 8010ffc:	1e69      	subs	r1, r5, #1
 8010ffe:	e006      	b.n	801100e <_strtol_l.constprop.0+0xea>
 8011000:	b106      	cbz	r6, 8011004 <_strtol_l.constprop.0+0xe0>
 8011002:	4240      	negs	r0, r0
 8011004:	f1b8 0f00 	cmp.w	r8, #0
 8011008:	d099      	beq.n	8010f3e <_strtol_l.constprop.0+0x1a>
 801100a:	2a00      	cmp	r2, #0
 801100c:	d1f6      	bne.n	8010ffc <_strtol_l.constprop.0+0xd8>
 801100e:	f8c8 1000 	str.w	r1, [r8]
 8011012:	e794      	b.n	8010f3e <_strtol_l.constprop.0+0x1a>
 8011014:	08014f05 	.word	0x08014f05

08011018 <strtol>:
 8011018:	4613      	mov	r3, r2
 801101a:	460a      	mov	r2, r1
 801101c:	4601      	mov	r1, r0
 801101e:	4802      	ldr	r0, [pc, #8]	@ (8011028 <strtol+0x10>)
 8011020:	6800      	ldr	r0, [r0, #0]
 8011022:	f7ff bf7f 	b.w	8010f24 <_strtol_l.constprop.0>
 8011026:	bf00      	nop
 8011028:	20000598 	.word	0x20000598

0801102c <_strtoul_l.constprop.0>:
 801102c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011030:	4e34      	ldr	r6, [pc, #208]	@ (8011104 <_strtoul_l.constprop.0+0xd8>)
 8011032:	4686      	mov	lr, r0
 8011034:	460d      	mov	r5, r1
 8011036:	4628      	mov	r0, r5
 8011038:	f815 4b01 	ldrb.w	r4, [r5], #1
 801103c:	5d37      	ldrb	r7, [r6, r4]
 801103e:	f017 0708 	ands.w	r7, r7, #8
 8011042:	d1f8      	bne.n	8011036 <_strtoul_l.constprop.0+0xa>
 8011044:	2c2d      	cmp	r4, #45	@ 0x2d
 8011046:	d12f      	bne.n	80110a8 <_strtoul_l.constprop.0+0x7c>
 8011048:	782c      	ldrb	r4, [r5, #0]
 801104a:	2701      	movs	r7, #1
 801104c:	1c85      	adds	r5, r0, #2
 801104e:	f033 0010 	bics.w	r0, r3, #16
 8011052:	d109      	bne.n	8011068 <_strtoul_l.constprop.0+0x3c>
 8011054:	2c30      	cmp	r4, #48	@ 0x30
 8011056:	d12c      	bne.n	80110b2 <_strtoul_l.constprop.0+0x86>
 8011058:	7828      	ldrb	r0, [r5, #0]
 801105a:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 801105e:	2858      	cmp	r0, #88	@ 0x58
 8011060:	d127      	bne.n	80110b2 <_strtoul_l.constprop.0+0x86>
 8011062:	786c      	ldrb	r4, [r5, #1]
 8011064:	2310      	movs	r3, #16
 8011066:	3502      	adds	r5, #2
 8011068:	f04f 38ff 	mov.w	r8, #4294967295
 801106c:	2600      	movs	r6, #0
 801106e:	fbb8 f8f3 	udiv	r8, r8, r3
 8011072:	fb03 f908 	mul.w	r9, r3, r8
 8011076:	ea6f 0909 	mvn.w	r9, r9
 801107a:	4630      	mov	r0, r6
 801107c:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8011080:	f1bc 0f09 	cmp.w	ip, #9
 8011084:	d81c      	bhi.n	80110c0 <_strtoul_l.constprop.0+0x94>
 8011086:	4664      	mov	r4, ip
 8011088:	42a3      	cmp	r3, r4
 801108a:	dd2a      	ble.n	80110e2 <_strtoul_l.constprop.0+0xb6>
 801108c:	f1b6 3fff 	cmp.w	r6, #4294967295
 8011090:	d007      	beq.n	80110a2 <_strtoul_l.constprop.0+0x76>
 8011092:	4580      	cmp	r8, r0
 8011094:	d322      	bcc.n	80110dc <_strtoul_l.constprop.0+0xb0>
 8011096:	d101      	bne.n	801109c <_strtoul_l.constprop.0+0x70>
 8011098:	45a1      	cmp	r9, r4
 801109a:	db1f      	blt.n	80110dc <_strtoul_l.constprop.0+0xb0>
 801109c:	fb00 4003 	mla	r0, r0, r3, r4
 80110a0:	2601      	movs	r6, #1
 80110a2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80110a6:	e7e9      	b.n	801107c <_strtoul_l.constprop.0+0x50>
 80110a8:	2c2b      	cmp	r4, #43	@ 0x2b
 80110aa:	bf04      	itt	eq
 80110ac:	782c      	ldrbeq	r4, [r5, #0]
 80110ae:	1c85      	addeq	r5, r0, #2
 80110b0:	e7cd      	b.n	801104e <_strtoul_l.constprop.0+0x22>
 80110b2:	2b00      	cmp	r3, #0
 80110b4:	d1d8      	bne.n	8011068 <_strtoul_l.constprop.0+0x3c>
 80110b6:	2c30      	cmp	r4, #48	@ 0x30
 80110b8:	bf0c      	ite	eq
 80110ba:	2308      	moveq	r3, #8
 80110bc:	230a      	movne	r3, #10
 80110be:	e7d3      	b.n	8011068 <_strtoul_l.constprop.0+0x3c>
 80110c0:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80110c4:	f1bc 0f19 	cmp.w	ip, #25
 80110c8:	d801      	bhi.n	80110ce <_strtoul_l.constprop.0+0xa2>
 80110ca:	3c37      	subs	r4, #55	@ 0x37
 80110cc:	e7dc      	b.n	8011088 <_strtoul_l.constprop.0+0x5c>
 80110ce:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80110d2:	f1bc 0f19 	cmp.w	ip, #25
 80110d6:	d804      	bhi.n	80110e2 <_strtoul_l.constprop.0+0xb6>
 80110d8:	3c57      	subs	r4, #87	@ 0x57
 80110da:	e7d5      	b.n	8011088 <_strtoul_l.constprop.0+0x5c>
 80110dc:	f04f 36ff 	mov.w	r6, #4294967295
 80110e0:	e7df      	b.n	80110a2 <_strtoul_l.constprop.0+0x76>
 80110e2:	1c73      	adds	r3, r6, #1
 80110e4:	d106      	bne.n	80110f4 <_strtoul_l.constprop.0+0xc8>
 80110e6:	2322      	movs	r3, #34	@ 0x22
 80110e8:	f8ce 3000 	str.w	r3, [lr]
 80110ec:	4630      	mov	r0, r6
 80110ee:	b932      	cbnz	r2, 80110fe <_strtoul_l.constprop.0+0xd2>
 80110f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80110f4:	b107      	cbz	r7, 80110f8 <_strtoul_l.constprop.0+0xcc>
 80110f6:	4240      	negs	r0, r0
 80110f8:	2a00      	cmp	r2, #0
 80110fa:	d0f9      	beq.n	80110f0 <_strtoul_l.constprop.0+0xc4>
 80110fc:	b106      	cbz	r6, 8011100 <_strtoul_l.constprop.0+0xd4>
 80110fe:	1e69      	subs	r1, r5, #1
 8011100:	6011      	str	r1, [r2, #0]
 8011102:	e7f5      	b.n	80110f0 <_strtoul_l.constprop.0+0xc4>
 8011104:	08014f05 	.word	0x08014f05

08011108 <strtoul>:
 8011108:	4613      	mov	r3, r2
 801110a:	460a      	mov	r2, r1
 801110c:	4601      	mov	r1, r0
 801110e:	4802      	ldr	r0, [pc, #8]	@ (8011118 <strtoul+0x10>)
 8011110:	6800      	ldr	r0, [r0, #0]
 8011112:	f7ff bf8b 	b.w	801102c <_strtoul_l.constprop.0>
 8011116:	bf00      	nop
 8011118:	20000598 	.word	0x20000598

0801111c <_fdopen_r>:
 801111c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801111e:	460e      	mov	r6, r1
 8011120:	4611      	mov	r1, r2
 8011122:	aa01      	add	r2, sp, #4
 8011124:	4604      	mov	r4, r0
 8011126:	f000 fa25 	bl	8011574 <__sflags>
 801112a:	4605      	mov	r5, r0
 801112c:	b918      	cbnz	r0, 8011136 <_fdopen_r+0x1a>
 801112e:	2400      	movs	r4, #0
 8011130:	4620      	mov	r0, r4
 8011132:	b002      	add	sp, #8
 8011134:	bd70      	pop	{r4, r5, r6, pc}
 8011136:	4620      	mov	r0, r4
 8011138:	f000 f9b2 	bl	80114a0 <__sfp>
 801113c:	4604      	mov	r4, r0
 801113e:	2800      	cmp	r0, #0
 8011140:	d0f5      	beq.n	801112e <_fdopen_r+0x12>
 8011142:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 8011144:	07d8      	lsls	r0, r3, #31
 8011146:	d405      	bmi.n	8011154 <_fdopen_r+0x38>
 8011148:	89a3      	ldrh	r3, [r4, #12]
 801114a:	0599      	lsls	r1, r3, #22
 801114c:	d402      	bmi.n	8011154 <_fdopen_r+0x38>
 801114e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011150:	f000 fc63 	bl	8011a1a <__retarget_lock_acquire_recursive>
 8011154:	4b0a      	ldr	r3, [pc, #40]	@ (8011180 <_fdopen_r+0x64>)
 8011156:	6263      	str	r3, [r4, #36]	@ 0x24
 8011158:	4b0a      	ldr	r3, [pc, #40]	@ (8011184 <_fdopen_r+0x68>)
 801115a:	62a3      	str	r3, [r4, #40]	@ 0x28
 801115c:	4b0a      	ldr	r3, [pc, #40]	@ (8011188 <_fdopen_r+0x6c>)
 801115e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8011160:	4b0a      	ldr	r3, [pc, #40]	@ (801118c <_fdopen_r+0x70>)
 8011162:	6323      	str	r3, [r4, #48]	@ 0x30
 8011164:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011166:	81e6      	strh	r6, [r4, #14]
 8011168:	b22d      	sxth	r5, r5
 801116a:	07da      	lsls	r2, r3, #31
 801116c:	81a5      	strh	r5, [r4, #12]
 801116e:	6224      	str	r4, [r4, #32]
 8011170:	d4de      	bmi.n	8011130 <_fdopen_r+0x14>
 8011172:	05ab      	lsls	r3, r5, #22
 8011174:	d4dc      	bmi.n	8011130 <_fdopen_r+0x14>
 8011176:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011178:	f000 fc50 	bl	8011a1c <__retarget_lock_release_recursive>
 801117c:	e7d8      	b.n	8011130 <_fdopen_r+0x14>
 801117e:	bf00      	nop
 8011180:	080117fd 	.word	0x080117fd
 8011184:	0801181f 	.word	0x0801181f
 8011188:	08011857 	.word	0x08011857
 801118c:	0801187b 	.word	0x0801187b

08011190 <fdopen>:
 8011190:	4b02      	ldr	r3, [pc, #8]	@ (801119c <fdopen+0xc>)
 8011192:	460a      	mov	r2, r1
 8011194:	4601      	mov	r1, r0
 8011196:	6818      	ldr	r0, [r3, #0]
 8011198:	f7ff bfc0 	b.w	801111c <_fdopen_r>
 801119c:	20000598 	.word	0x20000598

080111a0 <__sflush_r>:
 80111a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80111a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80111a8:	0716      	lsls	r6, r2, #28
 80111aa:	4605      	mov	r5, r0
 80111ac:	460c      	mov	r4, r1
 80111ae:	d454      	bmi.n	801125a <__sflush_r+0xba>
 80111b0:	684b      	ldr	r3, [r1, #4]
 80111b2:	2b00      	cmp	r3, #0
 80111b4:	dc02      	bgt.n	80111bc <__sflush_r+0x1c>
 80111b6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80111b8:	2b00      	cmp	r3, #0
 80111ba:	dd48      	ble.n	801124e <__sflush_r+0xae>
 80111bc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80111be:	2e00      	cmp	r6, #0
 80111c0:	d045      	beq.n	801124e <__sflush_r+0xae>
 80111c2:	2300      	movs	r3, #0
 80111c4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80111c8:	682f      	ldr	r7, [r5, #0]
 80111ca:	6a21      	ldr	r1, [r4, #32]
 80111cc:	602b      	str	r3, [r5, #0]
 80111ce:	d030      	beq.n	8011232 <__sflush_r+0x92>
 80111d0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80111d2:	89a3      	ldrh	r3, [r4, #12]
 80111d4:	0759      	lsls	r1, r3, #29
 80111d6:	d505      	bpl.n	80111e4 <__sflush_r+0x44>
 80111d8:	6863      	ldr	r3, [r4, #4]
 80111da:	1ad2      	subs	r2, r2, r3
 80111dc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80111de:	b10b      	cbz	r3, 80111e4 <__sflush_r+0x44>
 80111e0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80111e2:	1ad2      	subs	r2, r2, r3
 80111e4:	2300      	movs	r3, #0
 80111e6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80111e8:	6a21      	ldr	r1, [r4, #32]
 80111ea:	4628      	mov	r0, r5
 80111ec:	47b0      	blx	r6
 80111ee:	1c43      	adds	r3, r0, #1
 80111f0:	89a3      	ldrh	r3, [r4, #12]
 80111f2:	d106      	bne.n	8011202 <__sflush_r+0x62>
 80111f4:	6829      	ldr	r1, [r5, #0]
 80111f6:	291d      	cmp	r1, #29
 80111f8:	d82b      	bhi.n	8011252 <__sflush_r+0xb2>
 80111fa:	4a2a      	ldr	r2, [pc, #168]	@ (80112a4 <__sflush_r+0x104>)
 80111fc:	410a      	asrs	r2, r1
 80111fe:	07d6      	lsls	r6, r2, #31
 8011200:	d427      	bmi.n	8011252 <__sflush_r+0xb2>
 8011202:	2200      	movs	r2, #0
 8011204:	6062      	str	r2, [r4, #4]
 8011206:	04d9      	lsls	r1, r3, #19
 8011208:	6922      	ldr	r2, [r4, #16]
 801120a:	6022      	str	r2, [r4, #0]
 801120c:	d504      	bpl.n	8011218 <__sflush_r+0x78>
 801120e:	1c42      	adds	r2, r0, #1
 8011210:	d101      	bne.n	8011216 <__sflush_r+0x76>
 8011212:	682b      	ldr	r3, [r5, #0]
 8011214:	b903      	cbnz	r3, 8011218 <__sflush_r+0x78>
 8011216:	6560      	str	r0, [r4, #84]	@ 0x54
 8011218:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801121a:	602f      	str	r7, [r5, #0]
 801121c:	b1b9      	cbz	r1, 801124e <__sflush_r+0xae>
 801121e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011222:	4299      	cmp	r1, r3
 8011224:	d002      	beq.n	801122c <__sflush_r+0x8c>
 8011226:	4628      	mov	r0, r5
 8011228:	f000 fc1c 	bl	8011a64 <_free_r>
 801122c:	2300      	movs	r3, #0
 801122e:	6363      	str	r3, [r4, #52]	@ 0x34
 8011230:	e00d      	b.n	801124e <__sflush_r+0xae>
 8011232:	2301      	movs	r3, #1
 8011234:	4628      	mov	r0, r5
 8011236:	47b0      	blx	r6
 8011238:	4602      	mov	r2, r0
 801123a:	1c50      	adds	r0, r2, #1
 801123c:	d1c9      	bne.n	80111d2 <__sflush_r+0x32>
 801123e:	682b      	ldr	r3, [r5, #0]
 8011240:	2b00      	cmp	r3, #0
 8011242:	d0c6      	beq.n	80111d2 <__sflush_r+0x32>
 8011244:	2b1d      	cmp	r3, #29
 8011246:	d001      	beq.n	801124c <__sflush_r+0xac>
 8011248:	2b16      	cmp	r3, #22
 801124a:	d11e      	bne.n	801128a <__sflush_r+0xea>
 801124c:	602f      	str	r7, [r5, #0]
 801124e:	2000      	movs	r0, #0
 8011250:	e022      	b.n	8011298 <__sflush_r+0xf8>
 8011252:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011256:	b21b      	sxth	r3, r3
 8011258:	e01b      	b.n	8011292 <__sflush_r+0xf2>
 801125a:	690f      	ldr	r7, [r1, #16]
 801125c:	2f00      	cmp	r7, #0
 801125e:	d0f6      	beq.n	801124e <__sflush_r+0xae>
 8011260:	0793      	lsls	r3, r2, #30
 8011262:	680e      	ldr	r6, [r1, #0]
 8011264:	bf08      	it	eq
 8011266:	694b      	ldreq	r3, [r1, #20]
 8011268:	600f      	str	r7, [r1, #0]
 801126a:	bf18      	it	ne
 801126c:	2300      	movne	r3, #0
 801126e:	eba6 0807 	sub.w	r8, r6, r7
 8011272:	608b      	str	r3, [r1, #8]
 8011274:	f1b8 0f00 	cmp.w	r8, #0
 8011278:	dde9      	ble.n	801124e <__sflush_r+0xae>
 801127a:	6a21      	ldr	r1, [r4, #32]
 801127c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801127e:	4643      	mov	r3, r8
 8011280:	463a      	mov	r2, r7
 8011282:	4628      	mov	r0, r5
 8011284:	47b0      	blx	r6
 8011286:	2800      	cmp	r0, #0
 8011288:	dc08      	bgt.n	801129c <__sflush_r+0xfc>
 801128a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801128e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011292:	81a3      	strh	r3, [r4, #12]
 8011294:	f04f 30ff 	mov.w	r0, #4294967295
 8011298:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801129c:	4407      	add	r7, r0
 801129e:	eba8 0800 	sub.w	r8, r8, r0
 80112a2:	e7e7      	b.n	8011274 <__sflush_r+0xd4>
 80112a4:	dfbffffe 	.word	0xdfbffffe

080112a8 <_fflush_r>:
 80112a8:	b538      	push	{r3, r4, r5, lr}
 80112aa:	690b      	ldr	r3, [r1, #16]
 80112ac:	4605      	mov	r5, r0
 80112ae:	460c      	mov	r4, r1
 80112b0:	b913      	cbnz	r3, 80112b8 <_fflush_r+0x10>
 80112b2:	2500      	movs	r5, #0
 80112b4:	4628      	mov	r0, r5
 80112b6:	bd38      	pop	{r3, r4, r5, pc}
 80112b8:	b118      	cbz	r0, 80112c2 <_fflush_r+0x1a>
 80112ba:	6a03      	ldr	r3, [r0, #32]
 80112bc:	b90b      	cbnz	r3, 80112c2 <_fflush_r+0x1a>
 80112be:	f000 f941 	bl	8011544 <__sinit>
 80112c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80112c6:	2b00      	cmp	r3, #0
 80112c8:	d0f3      	beq.n	80112b2 <_fflush_r+0xa>
 80112ca:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80112cc:	07d0      	lsls	r0, r2, #31
 80112ce:	d404      	bmi.n	80112da <_fflush_r+0x32>
 80112d0:	0599      	lsls	r1, r3, #22
 80112d2:	d402      	bmi.n	80112da <_fflush_r+0x32>
 80112d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80112d6:	f000 fba0 	bl	8011a1a <__retarget_lock_acquire_recursive>
 80112da:	4628      	mov	r0, r5
 80112dc:	4621      	mov	r1, r4
 80112de:	f7ff ff5f 	bl	80111a0 <__sflush_r>
 80112e2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80112e4:	07da      	lsls	r2, r3, #31
 80112e6:	4605      	mov	r5, r0
 80112e8:	d4e4      	bmi.n	80112b4 <_fflush_r+0xc>
 80112ea:	89a3      	ldrh	r3, [r4, #12]
 80112ec:	059b      	lsls	r3, r3, #22
 80112ee:	d4e1      	bmi.n	80112b4 <_fflush_r+0xc>
 80112f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80112f2:	f000 fb93 	bl	8011a1c <__retarget_lock_release_recursive>
 80112f6:	e7dd      	b.n	80112b4 <_fflush_r+0xc>

080112f8 <fflush>:
 80112f8:	4601      	mov	r1, r0
 80112fa:	b920      	cbnz	r0, 8011306 <fflush+0xe>
 80112fc:	4a04      	ldr	r2, [pc, #16]	@ (8011310 <fflush+0x18>)
 80112fe:	4905      	ldr	r1, [pc, #20]	@ (8011314 <fflush+0x1c>)
 8011300:	4805      	ldr	r0, [pc, #20]	@ (8011318 <fflush+0x20>)
 8011302:	f000 b97f 	b.w	8011604 <_fwalk_sglue>
 8011306:	4b05      	ldr	r3, [pc, #20]	@ (801131c <fflush+0x24>)
 8011308:	6818      	ldr	r0, [r3, #0]
 801130a:	f7ff bfcd 	b.w	80112a8 <_fflush_r>
 801130e:	bf00      	nop
 8011310:	2000058c 	.word	0x2000058c
 8011314:	080112a9 	.word	0x080112a9
 8011318:	2000059c 	.word	0x2000059c
 801131c:	20000598 	.word	0x20000598

08011320 <_fgetc_r>:
 8011320:	b538      	push	{r3, r4, r5, lr}
 8011322:	460c      	mov	r4, r1
 8011324:	4605      	mov	r5, r0
 8011326:	b118      	cbz	r0, 8011330 <_fgetc_r+0x10>
 8011328:	6a03      	ldr	r3, [r0, #32]
 801132a:	b90b      	cbnz	r3, 8011330 <_fgetc_r+0x10>
 801132c:	f000 f90a 	bl	8011544 <__sinit>
 8011330:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011332:	07d8      	lsls	r0, r3, #31
 8011334:	d405      	bmi.n	8011342 <_fgetc_r+0x22>
 8011336:	89a3      	ldrh	r3, [r4, #12]
 8011338:	0599      	lsls	r1, r3, #22
 801133a:	d402      	bmi.n	8011342 <_fgetc_r+0x22>
 801133c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801133e:	f000 fb6c 	bl	8011a1a <__retarget_lock_acquire_recursive>
 8011342:	6863      	ldr	r3, [r4, #4]
 8011344:	3b01      	subs	r3, #1
 8011346:	2b00      	cmp	r3, #0
 8011348:	6063      	str	r3, [r4, #4]
 801134a:	da0f      	bge.n	801136c <_fgetc_r+0x4c>
 801134c:	4628      	mov	r0, r5
 801134e:	4621      	mov	r1, r4
 8011350:	f000 f988 	bl	8011664 <__srget_r>
 8011354:	4605      	mov	r5, r0
 8011356:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011358:	07da      	lsls	r2, r3, #31
 801135a:	d405      	bmi.n	8011368 <_fgetc_r+0x48>
 801135c:	89a3      	ldrh	r3, [r4, #12]
 801135e:	059b      	lsls	r3, r3, #22
 8011360:	d402      	bmi.n	8011368 <_fgetc_r+0x48>
 8011362:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011364:	f000 fb5a 	bl	8011a1c <__retarget_lock_release_recursive>
 8011368:	4628      	mov	r0, r5
 801136a:	bd38      	pop	{r3, r4, r5, pc}
 801136c:	6823      	ldr	r3, [r4, #0]
 801136e:	1c5a      	adds	r2, r3, #1
 8011370:	6022      	str	r2, [r4, #0]
 8011372:	781d      	ldrb	r5, [r3, #0]
 8011374:	e7ef      	b.n	8011356 <_fgetc_r+0x36>
	...

08011378 <fgetc>:
 8011378:	4b02      	ldr	r3, [pc, #8]	@ (8011384 <fgetc+0xc>)
 801137a:	4601      	mov	r1, r0
 801137c:	6818      	ldr	r0, [r3, #0]
 801137e:	f7ff bfcf 	b.w	8011320 <_fgetc_r>
 8011382:	bf00      	nop
 8011384:	20000598 	.word	0x20000598

08011388 <std>:
 8011388:	2300      	movs	r3, #0
 801138a:	b510      	push	{r4, lr}
 801138c:	4604      	mov	r4, r0
 801138e:	e9c0 3300 	strd	r3, r3, [r0]
 8011392:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011396:	6083      	str	r3, [r0, #8]
 8011398:	8181      	strh	r1, [r0, #12]
 801139a:	6643      	str	r3, [r0, #100]	@ 0x64
 801139c:	81c2      	strh	r2, [r0, #14]
 801139e:	6183      	str	r3, [r0, #24]
 80113a0:	4619      	mov	r1, r3
 80113a2:	2208      	movs	r2, #8
 80113a4:	305c      	adds	r0, #92	@ 0x5c
 80113a6:	f000 faa5 	bl	80118f4 <memset>
 80113aa:	4b0d      	ldr	r3, [pc, #52]	@ (80113e0 <std+0x58>)
 80113ac:	6263      	str	r3, [r4, #36]	@ 0x24
 80113ae:	4b0d      	ldr	r3, [pc, #52]	@ (80113e4 <std+0x5c>)
 80113b0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80113b2:	4b0d      	ldr	r3, [pc, #52]	@ (80113e8 <std+0x60>)
 80113b4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80113b6:	4b0d      	ldr	r3, [pc, #52]	@ (80113ec <std+0x64>)
 80113b8:	6323      	str	r3, [r4, #48]	@ 0x30
 80113ba:	4b0d      	ldr	r3, [pc, #52]	@ (80113f0 <std+0x68>)
 80113bc:	6224      	str	r4, [r4, #32]
 80113be:	429c      	cmp	r4, r3
 80113c0:	d006      	beq.n	80113d0 <std+0x48>
 80113c2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80113c6:	4294      	cmp	r4, r2
 80113c8:	d002      	beq.n	80113d0 <std+0x48>
 80113ca:	33d0      	adds	r3, #208	@ 0xd0
 80113cc:	429c      	cmp	r4, r3
 80113ce:	d105      	bne.n	80113dc <std+0x54>
 80113d0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80113d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80113d8:	f000 bb1e 	b.w	8011a18 <__retarget_lock_init_recursive>
 80113dc:	bd10      	pop	{r4, pc}
 80113de:	bf00      	nop
 80113e0:	080117fd 	.word	0x080117fd
 80113e4:	0801181f 	.word	0x0801181f
 80113e8:	08011857 	.word	0x08011857
 80113ec:	0801187b 	.word	0x0801187b
 80113f0:	200015d4 	.word	0x200015d4

080113f4 <stdio_exit_handler>:
 80113f4:	4a02      	ldr	r2, [pc, #8]	@ (8011400 <stdio_exit_handler+0xc>)
 80113f6:	4903      	ldr	r1, [pc, #12]	@ (8011404 <stdio_exit_handler+0x10>)
 80113f8:	4803      	ldr	r0, [pc, #12]	@ (8011408 <stdio_exit_handler+0x14>)
 80113fa:	f000 b903 	b.w	8011604 <_fwalk_sglue>
 80113fe:	bf00      	nop
 8011400:	2000058c 	.word	0x2000058c
 8011404:	080112a9 	.word	0x080112a9
 8011408:	2000059c 	.word	0x2000059c

0801140c <cleanup_stdio>:
 801140c:	6841      	ldr	r1, [r0, #4]
 801140e:	4b0c      	ldr	r3, [pc, #48]	@ (8011440 <cleanup_stdio+0x34>)
 8011410:	4299      	cmp	r1, r3
 8011412:	b510      	push	{r4, lr}
 8011414:	4604      	mov	r4, r0
 8011416:	d001      	beq.n	801141c <cleanup_stdio+0x10>
 8011418:	f7ff ff46 	bl	80112a8 <_fflush_r>
 801141c:	68a1      	ldr	r1, [r4, #8]
 801141e:	4b09      	ldr	r3, [pc, #36]	@ (8011444 <cleanup_stdio+0x38>)
 8011420:	4299      	cmp	r1, r3
 8011422:	d002      	beq.n	801142a <cleanup_stdio+0x1e>
 8011424:	4620      	mov	r0, r4
 8011426:	f7ff ff3f 	bl	80112a8 <_fflush_r>
 801142a:	68e1      	ldr	r1, [r4, #12]
 801142c:	4b06      	ldr	r3, [pc, #24]	@ (8011448 <cleanup_stdio+0x3c>)
 801142e:	4299      	cmp	r1, r3
 8011430:	d004      	beq.n	801143c <cleanup_stdio+0x30>
 8011432:	4620      	mov	r0, r4
 8011434:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011438:	f7ff bf36 	b.w	80112a8 <_fflush_r>
 801143c:	bd10      	pop	{r4, pc}
 801143e:	bf00      	nop
 8011440:	200015d4 	.word	0x200015d4
 8011444:	2000163c 	.word	0x2000163c
 8011448:	200016a4 	.word	0x200016a4

0801144c <global_stdio_init.part.0>:
 801144c:	b510      	push	{r4, lr}
 801144e:	4b0b      	ldr	r3, [pc, #44]	@ (801147c <global_stdio_init.part.0+0x30>)
 8011450:	4c0b      	ldr	r4, [pc, #44]	@ (8011480 <global_stdio_init.part.0+0x34>)
 8011452:	4a0c      	ldr	r2, [pc, #48]	@ (8011484 <global_stdio_init.part.0+0x38>)
 8011454:	601a      	str	r2, [r3, #0]
 8011456:	4620      	mov	r0, r4
 8011458:	2200      	movs	r2, #0
 801145a:	2104      	movs	r1, #4
 801145c:	f7ff ff94 	bl	8011388 <std>
 8011460:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011464:	2201      	movs	r2, #1
 8011466:	2109      	movs	r1, #9
 8011468:	f7ff ff8e 	bl	8011388 <std>
 801146c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011470:	2202      	movs	r2, #2
 8011472:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011476:	2112      	movs	r1, #18
 8011478:	f7ff bf86 	b.w	8011388 <std>
 801147c:	2000170c 	.word	0x2000170c
 8011480:	200015d4 	.word	0x200015d4
 8011484:	080113f5 	.word	0x080113f5

08011488 <__sfp_lock_acquire>:
 8011488:	4801      	ldr	r0, [pc, #4]	@ (8011490 <__sfp_lock_acquire+0x8>)
 801148a:	f000 bac6 	b.w	8011a1a <__retarget_lock_acquire_recursive>
 801148e:	bf00      	nop
 8011490:	20001715 	.word	0x20001715

08011494 <__sfp_lock_release>:
 8011494:	4801      	ldr	r0, [pc, #4]	@ (801149c <__sfp_lock_release+0x8>)
 8011496:	f000 bac1 	b.w	8011a1c <__retarget_lock_release_recursive>
 801149a:	bf00      	nop
 801149c:	20001715 	.word	0x20001715

080114a0 <__sfp>:
 80114a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80114a2:	4607      	mov	r7, r0
 80114a4:	f7ff fff0 	bl	8011488 <__sfp_lock_acquire>
 80114a8:	4b23      	ldr	r3, [pc, #140]	@ (8011538 <__sfp+0x98>)
 80114aa:	681b      	ldr	r3, [r3, #0]
 80114ac:	b90b      	cbnz	r3, 80114b2 <__sfp+0x12>
 80114ae:	f7ff ffcd 	bl	801144c <global_stdio_init.part.0>
 80114b2:	4e22      	ldr	r6, [pc, #136]	@ (801153c <__sfp+0x9c>)
 80114b4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80114b8:	3b01      	subs	r3, #1
 80114ba:	d50f      	bpl.n	80114dc <__sfp+0x3c>
 80114bc:	6835      	ldr	r5, [r6, #0]
 80114be:	2d00      	cmp	r5, #0
 80114c0:	d137      	bne.n	8011532 <__sfp+0x92>
 80114c2:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
 80114c6:	4638      	mov	r0, r7
 80114c8:	f000 fb40 	bl	8011b4c <_malloc_r>
 80114cc:	4604      	mov	r4, r0
 80114ce:	bb28      	cbnz	r0, 801151c <__sfp+0x7c>
 80114d0:	6030      	str	r0, [r6, #0]
 80114d2:	f7ff ffdf 	bl	8011494 <__sfp_lock_release>
 80114d6:	230c      	movs	r3, #12
 80114d8:	603b      	str	r3, [r7, #0]
 80114da:	e01b      	b.n	8011514 <__sfp+0x74>
 80114dc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80114e0:	b9d5      	cbnz	r5, 8011518 <__sfp+0x78>
 80114e2:	4b17      	ldr	r3, [pc, #92]	@ (8011540 <__sfp+0xa0>)
 80114e4:	60e3      	str	r3, [r4, #12]
 80114e6:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80114ea:	6665      	str	r5, [r4, #100]	@ 0x64
 80114ec:	f000 fa94 	bl	8011a18 <__retarget_lock_init_recursive>
 80114f0:	f7ff ffd0 	bl	8011494 <__sfp_lock_release>
 80114f4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80114f8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80114fc:	6025      	str	r5, [r4, #0]
 80114fe:	61a5      	str	r5, [r4, #24]
 8011500:	2208      	movs	r2, #8
 8011502:	4629      	mov	r1, r5
 8011504:	f104 005c 	add.w	r0, r4, #92	@ 0x5c
 8011508:	f000 f9f4 	bl	80118f4 <memset>
 801150c:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
 8011510:	e9c4 5512 	strd	r5, r5, [r4, #72]	@ 0x48
 8011514:	4620      	mov	r0, r4
 8011516:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011518:	3468      	adds	r4, #104	@ 0x68
 801151a:	e7cd      	b.n	80114b8 <__sfp+0x18>
 801151c:	2304      	movs	r3, #4
 801151e:	6005      	str	r5, [r0, #0]
 8011520:	6043      	str	r3, [r0, #4]
 8011522:	300c      	adds	r0, #12
 8011524:	60a0      	str	r0, [r4, #8]
 8011526:	f44f 72d0 	mov.w	r2, #416	@ 0x1a0
 801152a:	4629      	mov	r1, r5
 801152c:	f000 f9e2 	bl	80118f4 <memset>
 8011530:	6034      	str	r4, [r6, #0]
 8011532:	6836      	ldr	r6, [r6, #0]
 8011534:	e7be      	b.n	80114b4 <__sfp+0x14>
 8011536:	bf00      	nop
 8011538:	2000170c 	.word	0x2000170c
 801153c:	2000058c 	.word	0x2000058c
 8011540:	ffff0001 	.word	0xffff0001

08011544 <__sinit>:
 8011544:	b510      	push	{r4, lr}
 8011546:	4604      	mov	r4, r0
 8011548:	f7ff ff9e 	bl	8011488 <__sfp_lock_acquire>
 801154c:	6a23      	ldr	r3, [r4, #32]
 801154e:	b11b      	cbz	r3, 8011558 <__sinit+0x14>
 8011550:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011554:	f7ff bf9e 	b.w	8011494 <__sfp_lock_release>
 8011558:	4b04      	ldr	r3, [pc, #16]	@ (801156c <__sinit+0x28>)
 801155a:	6223      	str	r3, [r4, #32]
 801155c:	4b04      	ldr	r3, [pc, #16]	@ (8011570 <__sinit+0x2c>)
 801155e:	681b      	ldr	r3, [r3, #0]
 8011560:	2b00      	cmp	r3, #0
 8011562:	d1f5      	bne.n	8011550 <__sinit+0xc>
 8011564:	f7ff ff72 	bl	801144c <global_stdio_init.part.0>
 8011568:	e7f2      	b.n	8011550 <__sinit+0xc>
 801156a:	bf00      	nop
 801156c:	0801140d 	.word	0x0801140d
 8011570:	2000170c 	.word	0x2000170c

08011574 <__sflags>:
 8011574:	780b      	ldrb	r3, [r1, #0]
 8011576:	2b72      	cmp	r3, #114	@ 0x72
 8011578:	b530      	push	{r4, r5, lr}
 801157a:	d022      	beq.n	80115c2 <__sflags+0x4e>
 801157c:	2b77      	cmp	r3, #119	@ 0x77
 801157e:	d024      	beq.n	80115ca <__sflags+0x56>
 8011580:	2b61      	cmp	r3, #97	@ 0x61
 8011582:	d027      	beq.n	80115d4 <__sflags+0x60>
 8011584:	2316      	movs	r3, #22
 8011586:	6003      	str	r3, [r0, #0]
 8011588:	2000      	movs	r0, #0
 801158a:	bd30      	pop	{r4, r5, pc}
 801158c:	2d62      	cmp	r5, #98	@ 0x62
 801158e:	d012      	beq.n	80115b6 <__sflags+0x42>
 8011590:	2d78      	cmp	r5, #120	@ 0x78
 8011592:	d013      	beq.n	80115bc <__sflags+0x48>
 8011594:	2d2b      	cmp	r5, #43	@ 0x2b
 8011596:	d107      	bne.n	80115a8 <__sflags+0x34>
 8011598:	f020 001c 	bic.w	r0, r0, #28
 801159c:	f023 0303 	bic.w	r3, r3, #3
 80115a0:	f040 0010 	orr.w	r0, r0, #16
 80115a4:	f043 0302 	orr.w	r3, r3, #2
 80115a8:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 80115ac:	2d00      	cmp	r5, #0
 80115ae:	d1ed      	bne.n	801158c <__sflags+0x18>
 80115b0:	4323      	orrs	r3, r4
 80115b2:	6013      	str	r3, [r2, #0]
 80115b4:	e7e9      	b.n	801158a <__sflags+0x16>
 80115b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80115ba:	e7f5      	b.n	80115a8 <__sflags+0x34>
 80115bc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80115c0:	e7f2      	b.n	80115a8 <__sflags+0x34>
 80115c2:	2400      	movs	r4, #0
 80115c4:	4623      	mov	r3, r4
 80115c6:	2004      	movs	r0, #4
 80115c8:	e7ee      	b.n	80115a8 <__sflags+0x34>
 80115ca:	f44f 64c0 	mov.w	r4, #1536	@ 0x600
 80115ce:	2301      	movs	r3, #1
 80115d0:	2008      	movs	r0, #8
 80115d2:	e7e9      	b.n	80115a8 <__sflags+0x34>
 80115d4:	f44f 7402 	mov.w	r4, #520	@ 0x208
 80115d8:	2301      	movs	r3, #1
 80115da:	f44f 7084 	mov.w	r0, #264	@ 0x108
 80115de:	e7e3      	b.n	80115a8 <__sflags+0x34>

080115e0 <fiprintf>:
 80115e0:	b40e      	push	{r1, r2, r3}
 80115e2:	b503      	push	{r0, r1, lr}
 80115e4:	4601      	mov	r1, r0
 80115e6:	ab03      	add	r3, sp, #12
 80115e8:	4805      	ldr	r0, [pc, #20]	@ (8011600 <fiprintf+0x20>)
 80115ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80115ee:	6800      	ldr	r0, [r0, #0]
 80115f0:	9301      	str	r3, [sp, #4]
 80115f2:	f000 fcb9 	bl	8011f68 <_vfiprintf_r>
 80115f6:	b002      	add	sp, #8
 80115f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80115fc:	b003      	add	sp, #12
 80115fe:	4770      	bx	lr
 8011600:	20000598 	.word	0x20000598

08011604 <_fwalk_sglue>:
 8011604:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011608:	4607      	mov	r7, r0
 801160a:	4688      	mov	r8, r1
 801160c:	4614      	mov	r4, r2
 801160e:	2600      	movs	r6, #0
 8011610:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011614:	f1b9 0901 	subs.w	r9, r9, #1
 8011618:	d505      	bpl.n	8011626 <_fwalk_sglue+0x22>
 801161a:	6824      	ldr	r4, [r4, #0]
 801161c:	2c00      	cmp	r4, #0
 801161e:	d1f7      	bne.n	8011610 <_fwalk_sglue+0xc>
 8011620:	4630      	mov	r0, r6
 8011622:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011626:	89ab      	ldrh	r3, [r5, #12]
 8011628:	2b01      	cmp	r3, #1
 801162a:	d907      	bls.n	801163c <_fwalk_sglue+0x38>
 801162c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011630:	3301      	adds	r3, #1
 8011632:	d003      	beq.n	801163c <_fwalk_sglue+0x38>
 8011634:	4629      	mov	r1, r5
 8011636:	4638      	mov	r0, r7
 8011638:	47c0      	blx	r8
 801163a:	4306      	orrs	r6, r0
 801163c:	3568      	adds	r5, #104	@ 0x68
 801163e:	e7e9      	b.n	8011614 <_fwalk_sglue+0x10>

08011640 <iprintf>:
 8011640:	b40f      	push	{r0, r1, r2, r3}
 8011642:	b507      	push	{r0, r1, r2, lr}
 8011644:	4906      	ldr	r1, [pc, #24]	@ (8011660 <iprintf+0x20>)
 8011646:	ab04      	add	r3, sp, #16
 8011648:	6808      	ldr	r0, [r1, #0]
 801164a:	f853 2b04 	ldr.w	r2, [r3], #4
 801164e:	6881      	ldr	r1, [r0, #8]
 8011650:	9301      	str	r3, [sp, #4]
 8011652:	f000 fc89 	bl	8011f68 <_vfiprintf_r>
 8011656:	b003      	add	sp, #12
 8011658:	f85d eb04 	ldr.w	lr, [sp], #4
 801165c:	b004      	add	sp, #16
 801165e:	4770      	bx	lr
 8011660:	20000598 	.word	0x20000598

08011664 <__srget_r>:
 8011664:	b538      	push	{r3, r4, r5, lr}
 8011666:	460c      	mov	r4, r1
 8011668:	4605      	mov	r5, r0
 801166a:	b118      	cbz	r0, 8011674 <__srget_r+0x10>
 801166c:	6a03      	ldr	r3, [r0, #32]
 801166e:	b90b      	cbnz	r3, 8011674 <__srget_r+0x10>
 8011670:	f7ff ff68 	bl	8011544 <__sinit>
 8011674:	4621      	mov	r1, r4
 8011676:	4628      	mov	r0, r5
 8011678:	f000 ff8c 	bl	8012594 <__srefill_r>
 801167c:	b938      	cbnz	r0, 801168e <__srget_r+0x2a>
 801167e:	6863      	ldr	r3, [r4, #4]
 8011680:	3b01      	subs	r3, #1
 8011682:	6063      	str	r3, [r4, #4]
 8011684:	6823      	ldr	r3, [r4, #0]
 8011686:	1c5a      	adds	r2, r3, #1
 8011688:	6022      	str	r2, [r4, #0]
 801168a:	7818      	ldrb	r0, [r3, #0]
 801168c:	bd38      	pop	{r3, r4, r5, pc}
 801168e:	f04f 30ff 	mov.w	r0, #4294967295
 8011692:	e7fb      	b.n	801168c <__srget_r+0x28>

08011694 <setvbuf>:
 8011694:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011698:	461d      	mov	r5, r3
 801169a:	4b57      	ldr	r3, [pc, #348]	@ (80117f8 <setvbuf+0x164>)
 801169c:	681f      	ldr	r7, [r3, #0]
 801169e:	4604      	mov	r4, r0
 80116a0:	460e      	mov	r6, r1
 80116a2:	4690      	mov	r8, r2
 80116a4:	b127      	cbz	r7, 80116b0 <setvbuf+0x1c>
 80116a6:	6a3b      	ldr	r3, [r7, #32]
 80116a8:	b913      	cbnz	r3, 80116b0 <setvbuf+0x1c>
 80116aa:	4638      	mov	r0, r7
 80116ac:	f7ff ff4a 	bl	8011544 <__sinit>
 80116b0:	f1b8 0f02 	cmp.w	r8, #2
 80116b4:	d006      	beq.n	80116c4 <setvbuf+0x30>
 80116b6:	f1b8 0f01 	cmp.w	r8, #1
 80116ba:	f200 809a 	bhi.w	80117f2 <setvbuf+0x15e>
 80116be:	2d00      	cmp	r5, #0
 80116c0:	f2c0 8097 	blt.w	80117f2 <setvbuf+0x15e>
 80116c4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80116c6:	07d9      	lsls	r1, r3, #31
 80116c8:	d405      	bmi.n	80116d6 <setvbuf+0x42>
 80116ca:	89a3      	ldrh	r3, [r4, #12]
 80116cc:	059a      	lsls	r2, r3, #22
 80116ce:	d402      	bmi.n	80116d6 <setvbuf+0x42>
 80116d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80116d2:	f000 f9a2 	bl	8011a1a <__retarget_lock_acquire_recursive>
 80116d6:	4621      	mov	r1, r4
 80116d8:	4638      	mov	r0, r7
 80116da:	f7ff fde5 	bl	80112a8 <_fflush_r>
 80116de:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80116e0:	b141      	cbz	r1, 80116f4 <setvbuf+0x60>
 80116e2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80116e6:	4299      	cmp	r1, r3
 80116e8:	d002      	beq.n	80116f0 <setvbuf+0x5c>
 80116ea:	4638      	mov	r0, r7
 80116ec:	f000 f9ba 	bl	8011a64 <_free_r>
 80116f0:	2300      	movs	r3, #0
 80116f2:	6363      	str	r3, [r4, #52]	@ 0x34
 80116f4:	2300      	movs	r3, #0
 80116f6:	61a3      	str	r3, [r4, #24]
 80116f8:	6063      	str	r3, [r4, #4]
 80116fa:	89a3      	ldrh	r3, [r4, #12]
 80116fc:	061b      	lsls	r3, r3, #24
 80116fe:	d503      	bpl.n	8011708 <setvbuf+0x74>
 8011700:	6921      	ldr	r1, [r4, #16]
 8011702:	4638      	mov	r0, r7
 8011704:	f000 f9ae 	bl	8011a64 <_free_r>
 8011708:	89a3      	ldrh	r3, [r4, #12]
 801170a:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 801170e:	f023 0303 	bic.w	r3, r3, #3
 8011712:	f1b8 0f02 	cmp.w	r8, #2
 8011716:	81a3      	strh	r3, [r4, #12]
 8011718:	d061      	beq.n	80117de <setvbuf+0x14a>
 801171a:	ab01      	add	r3, sp, #4
 801171c:	466a      	mov	r2, sp
 801171e:	4621      	mov	r1, r4
 8011720:	4638      	mov	r0, r7
 8011722:	f000 fec7 	bl	80124b4 <__swhatbuf_r>
 8011726:	89a3      	ldrh	r3, [r4, #12]
 8011728:	4318      	orrs	r0, r3
 801172a:	81a0      	strh	r0, [r4, #12]
 801172c:	bb2d      	cbnz	r5, 801177a <setvbuf+0xe6>
 801172e:	9d00      	ldr	r5, [sp, #0]
 8011730:	4628      	mov	r0, r5
 8011732:	f000 f9e1 	bl	8011af8 <malloc>
 8011736:	4606      	mov	r6, r0
 8011738:	2800      	cmp	r0, #0
 801173a:	d152      	bne.n	80117e2 <setvbuf+0x14e>
 801173c:	f8dd 9000 	ldr.w	r9, [sp]
 8011740:	45a9      	cmp	r9, r5
 8011742:	d140      	bne.n	80117c6 <setvbuf+0x132>
 8011744:	f04f 35ff 	mov.w	r5, #4294967295
 8011748:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801174c:	f043 0202 	orr.w	r2, r3, #2
 8011750:	81a2      	strh	r2, [r4, #12]
 8011752:	2200      	movs	r2, #0
 8011754:	60a2      	str	r2, [r4, #8]
 8011756:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 801175a:	6022      	str	r2, [r4, #0]
 801175c:	6122      	str	r2, [r4, #16]
 801175e:	2201      	movs	r2, #1
 8011760:	6162      	str	r2, [r4, #20]
 8011762:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011764:	07d6      	lsls	r6, r2, #31
 8011766:	d404      	bmi.n	8011772 <setvbuf+0xde>
 8011768:	0598      	lsls	r0, r3, #22
 801176a:	d402      	bmi.n	8011772 <setvbuf+0xde>
 801176c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801176e:	f000 f955 	bl	8011a1c <__retarget_lock_release_recursive>
 8011772:	4628      	mov	r0, r5
 8011774:	b003      	add	sp, #12
 8011776:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801177a:	2e00      	cmp	r6, #0
 801177c:	d0d8      	beq.n	8011730 <setvbuf+0x9c>
 801177e:	6a3b      	ldr	r3, [r7, #32]
 8011780:	b913      	cbnz	r3, 8011788 <setvbuf+0xf4>
 8011782:	4638      	mov	r0, r7
 8011784:	f7ff fede 	bl	8011544 <__sinit>
 8011788:	f1b8 0f01 	cmp.w	r8, #1
 801178c:	bf08      	it	eq
 801178e:	89a3      	ldrheq	r3, [r4, #12]
 8011790:	6026      	str	r6, [r4, #0]
 8011792:	bf04      	itt	eq
 8011794:	f043 0301 	orreq.w	r3, r3, #1
 8011798:	81a3      	strheq	r3, [r4, #12]
 801179a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801179e:	f013 0208 	ands.w	r2, r3, #8
 80117a2:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80117a6:	d01e      	beq.n	80117e6 <setvbuf+0x152>
 80117a8:	07d9      	lsls	r1, r3, #31
 80117aa:	bf41      	itttt	mi
 80117ac:	2200      	movmi	r2, #0
 80117ae:	426d      	negmi	r5, r5
 80117b0:	60a2      	strmi	r2, [r4, #8]
 80117b2:	61a5      	strmi	r5, [r4, #24]
 80117b4:	bf58      	it	pl
 80117b6:	60a5      	strpl	r5, [r4, #8]
 80117b8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80117ba:	07d2      	lsls	r2, r2, #31
 80117bc:	d401      	bmi.n	80117c2 <setvbuf+0x12e>
 80117be:	059b      	lsls	r3, r3, #22
 80117c0:	d513      	bpl.n	80117ea <setvbuf+0x156>
 80117c2:	2500      	movs	r5, #0
 80117c4:	e7d5      	b.n	8011772 <setvbuf+0xde>
 80117c6:	4648      	mov	r0, r9
 80117c8:	f000 f996 	bl	8011af8 <malloc>
 80117cc:	4606      	mov	r6, r0
 80117ce:	2800      	cmp	r0, #0
 80117d0:	d0b8      	beq.n	8011744 <setvbuf+0xb0>
 80117d2:	89a3      	ldrh	r3, [r4, #12]
 80117d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80117d8:	81a3      	strh	r3, [r4, #12]
 80117da:	464d      	mov	r5, r9
 80117dc:	e7cf      	b.n	801177e <setvbuf+0xea>
 80117de:	2500      	movs	r5, #0
 80117e0:	e7b2      	b.n	8011748 <setvbuf+0xb4>
 80117e2:	46a9      	mov	r9, r5
 80117e4:	e7f5      	b.n	80117d2 <setvbuf+0x13e>
 80117e6:	60a2      	str	r2, [r4, #8]
 80117e8:	e7e6      	b.n	80117b8 <setvbuf+0x124>
 80117ea:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80117ec:	f000 f916 	bl	8011a1c <__retarget_lock_release_recursive>
 80117f0:	e7e7      	b.n	80117c2 <setvbuf+0x12e>
 80117f2:	f04f 35ff 	mov.w	r5, #4294967295
 80117f6:	e7bc      	b.n	8011772 <setvbuf+0xde>
 80117f8:	20000598 	.word	0x20000598

080117fc <__sread>:
 80117fc:	b510      	push	{r4, lr}
 80117fe:	460c      	mov	r4, r1
 8011800:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011804:	f000 f8ba 	bl	801197c <_read_r>
 8011808:	2800      	cmp	r0, #0
 801180a:	bfab      	itete	ge
 801180c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801180e:	89a3      	ldrhlt	r3, [r4, #12]
 8011810:	181b      	addge	r3, r3, r0
 8011812:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8011816:	bfac      	ite	ge
 8011818:	6563      	strge	r3, [r4, #84]	@ 0x54
 801181a:	81a3      	strhlt	r3, [r4, #12]
 801181c:	bd10      	pop	{r4, pc}

0801181e <__swrite>:
 801181e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011822:	461f      	mov	r7, r3
 8011824:	898b      	ldrh	r3, [r1, #12]
 8011826:	05db      	lsls	r3, r3, #23
 8011828:	4605      	mov	r5, r0
 801182a:	460c      	mov	r4, r1
 801182c:	4616      	mov	r6, r2
 801182e:	d505      	bpl.n	801183c <__swrite+0x1e>
 8011830:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011834:	2302      	movs	r3, #2
 8011836:	2200      	movs	r2, #0
 8011838:	f000 f88e 	bl	8011958 <_lseek_r>
 801183c:	89a3      	ldrh	r3, [r4, #12]
 801183e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011842:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8011846:	81a3      	strh	r3, [r4, #12]
 8011848:	4632      	mov	r2, r6
 801184a:	463b      	mov	r3, r7
 801184c:	4628      	mov	r0, r5
 801184e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011852:	f000 b8a5 	b.w	80119a0 <_write_r>

08011856 <__sseek>:
 8011856:	b510      	push	{r4, lr}
 8011858:	460c      	mov	r4, r1
 801185a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801185e:	f000 f87b 	bl	8011958 <_lseek_r>
 8011862:	1c43      	adds	r3, r0, #1
 8011864:	89a3      	ldrh	r3, [r4, #12]
 8011866:	bf15      	itete	ne
 8011868:	6560      	strne	r0, [r4, #84]	@ 0x54
 801186a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801186e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8011872:	81a3      	strheq	r3, [r4, #12]
 8011874:	bf18      	it	ne
 8011876:	81a3      	strhne	r3, [r4, #12]
 8011878:	bd10      	pop	{r4, pc}

0801187a <__sclose>:
 801187a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801187e:	f000 b85b 	b.w	8011938 <_close_r>

08011882 <_vsniprintf_r>:
 8011882:	b530      	push	{r4, r5, lr}
 8011884:	4614      	mov	r4, r2
 8011886:	2c00      	cmp	r4, #0
 8011888:	b09b      	sub	sp, #108	@ 0x6c
 801188a:	4605      	mov	r5, r0
 801188c:	461a      	mov	r2, r3
 801188e:	da05      	bge.n	801189c <_vsniprintf_r+0x1a>
 8011890:	238b      	movs	r3, #139	@ 0x8b
 8011892:	6003      	str	r3, [r0, #0]
 8011894:	f04f 30ff 	mov.w	r0, #4294967295
 8011898:	b01b      	add	sp, #108	@ 0x6c
 801189a:	bd30      	pop	{r4, r5, pc}
 801189c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80118a0:	f8ad 300c 	strh.w	r3, [sp, #12]
 80118a4:	bf14      	ite	ne
 80118a6:	f104 33ff 	addne.w	r3, r4, #4294967295
 80118aa:	4623      	moveq	r3, r4
 80118ac:	9302      	str	r3, [sp, #8]
 80118ae:	9305      	str	r3, [sp, #20]
 80118b0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80118b4:	9100      	str	r1, [sp, #0]
 80118b6:	9104      	str	r1, [sp, #16]
 80118b8:	f8ad 300e 	strh.w	r3, [sp, #14]
 80118bc:	4669      	mov	r1, sp
 80118be:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80118c0:	f000 fa2c 	bl	8011d1c <_svfiprintf_r>
 80118c4:	1c43      	adds	r3, r0, #1
 80118c6:	bfbc      	itt	lt
 80118c8:	238b      	movlt	r3, #139	@ 0x8b
 80118ca:	602b      	strlt	r3, [r5, #0]
 80118cc:	2c00      	cmp	r4, #0
 80118ce:	d0e3      	beq.n	8011898 <_vsniprintf_r+0x16>
 80118d0:	9b00      	ldr	r3, [sp, #0]
 80118d2:	2200      	movs	r2, #0
 80118d4:	701a      	strb	r2, [r3, #0]
 80118d6:	e7df      	b.n	8011898 <_vsniprintf_r+0x16>

080118d8 <vsniprintf>:
 80118d8:	b507      	push	{r0, r1, r2, lr}
 80118da:	9300      	str	r3, [sp, #0]
 80118dc:	4613      	mov	r3, r2
 80118de:	460a      	mov	r2, r1
 80118e0:	4601      	mov	r1, r0
 80118e2:	4803      	ldr	r0, [pc, #12]	@ (80118f0 <vsniprintf+0x18>)
 80118e4:	6800      	ldr	r0, [r0, #0]
 80118e6:	f7ff ffcc 	bl	8011882 <_vsniprintf_r>
 80118ea:	b003      	add	sp, #12
 80118ec:	f85d fb04 	ldr.w	pc, [sp], #4
 80118f0:	20000598 	.word	0x20000598

080118f4 <memset>:
 80118f4:	4402      	add	r2, r0
 80118f6:	4603      	mov	r3, r0
 80118f8:	4293      	cmp	r3, r2
 80118fa:	d100      	bne.n	80118fe <memset+0xa>
 80118fc:	4770      	bx	lr
 80118fe:	f803 1b01 	strb.w	r1, [r3], #1
 8011902:	e7f9      	b.n	80118f8 <memset+0x4>

08011904 <strcasecmp>:
 8011904:	b530      	push	{r4, r5, lr}
 8011906:	4d0b      	ldr	r5, [pc, #44]	@ (8011934 <strcasecmp+0x30>)
 8011908:	4604      	mov	r4, r0
 801190a:	f814 3b01 	ldrb.w	r3, [r4], #1
 801190e:	5cea      	ldrb	r2, [r5, r3]
 8011910:	f002 0203 	and.w	r2, r2, #3
 8011914:	2a01      	cmp	r2, #1
 8011916:	f811 2b01 	ldrb.w	r2, [r1], #1
 801191a:	5ca8      	ldrb	r0, [r5, r2]
 801191c:	f000 0003 	and.w	r0, r0, #3
 8011920:	bf08      	it	eq
 8011922:	3320      	addeq	r3, #32
 8011924:	2801      	cmp	r0, #1
 8011926:	bf08      	it	eq
 8011928:	3220      	addeq	r2, #32
 801192a:	1a98      	subs	r0, r3, r2
 801192c:	d101      	bne.n	8011932 <strcasecmp+0x2e>
 801192e:	2a00      	cmp	r2, #0
 8011930:	d1eb      	bne.n	801190a <strcasecmp+0x6>
 8011932:	bd30      	pop	{r4, r5, pc}
 8011934:	08014f05 	.word	0x08014f05

08011938 <_close_r>:
 8011938:	b538      	push	{r3, r4, r5, lr}
 801193a:	4d06      	ldr	r5, [pc, #24]	@ (8011954 <_close_r+0x1c>)
 801193c:	2300      	movs	r3, #0
 801193e:	4604      	mov	r4, r0
 8011940:	4608      	mov	r0, r1
 8011942:	602b      	str	r3, [r5, #0]
 8011944:	f7f7 f9ec 	bl	8008d20 <_close>
 8011948:	1c43      	adds	r3, r0, #1
 801194a:	d102      	bne.n	8011952 <_close_r+0x1a>
 801194c:	682b      	ldr	r3, [r5, #0]
 801194e:	b103      	cbz	r3, 8011952 <_close_r+0x1a>
 8011950:	6023      	str	r3, [r4, #0]
 8011952:	bd38      	pop	{r3, r4, r5, pc}
 8011954:	20001710 	.word	0x20001710

08011958 <_lseek_r>:
 8011958:	b538      	push	{r3, r4, r5, lr}
 801195a:	4d07      	ldr	r5, [pc, #28]	@ (8011978 <_lseek_r+0x20>)
 801195c:	4604      	mov	r4, r0
 801195e:	4608      	mov	r0, r1
 8011960:	4611      	mov	r1, r2
 8011962:	2200      	movs	r2, #0
 8011964:	602a      	str	r2, [r5, #0]
 8011966:	461a      	mov	r2, r3
 8011968:	f7f7 fa01 	bl	8008d6e <_lseek>
 801196c:	1c43      	adds	r3, r0, #1
 801196e:	d102      	bne.n	8011976 <_lseek_r+0x1e>
 8011970:	682b      	ldr	r3, [r5, #0]
 8011972:	b103      	cbz	r3, 8011976 <_lseek_r+0x1e>
 8011974:	6023      	str	r3, [r4, #0]
 8011976:	bd38      	pop	{r3, r4, r5, pc}
 8011978:	20001710 	.word	0x20001710

0801197c <_read_r>:
 801197c:	b538      	push	{r3, r4, r5, lr}
 801197e:	4d07      	ldr	r5, [pc, #28]	@ (801199c <_read_r+0x20>)
 8011980:	4604      	mov	r4, r0
 8011982:	4608      	mov	r0, r1
 8011984:	4611      	mov	r1, r2
 8011986:	2200      	movs	r2, #0
 8011988:	602a      	str	r2, [r5, #0]
 801198a:	461a      	mov	r2, r3
 801198c:	f7fe ff66 	bl	801085c <_read>
 8011990:	1c43      	adds	r3, r0, #1
 8011992:	d102      	bne.n	801199a <_read_r+0x1e>
 8011994:	682b      	ldr	r3, [r5, #0]
 8011996:	b103      	cbz	r3, 801199a <_read_r+0x1e>
 8011998:	6023      	str	r3, [r4, #0]
 801199a:	bd38      	pop	{r3, r4, r5, pc}
 801199c:	20001710 	.word	0x20001710

080119a0 <_write_r>:
 80119a0:	b538      	push	{r3, r4, r5, lr}
 80119a2:	4d07      	ldr	r5, [pc, #28]	@ (80119c0 <_write_r+0x20>)
 80119a4:	4604      	mov	r4, r0
 80119a6:	4608      	mov	r0, r1
 80119a8:	4611      	mov	r1, r2
 80119aa:	2200      	movs	r2, #0
 80119ac:	602a      	str	r2, [r5, #0]
 80119ae:	461a      	mov	r2, r3
 80119b0:	f7fe ff0e 	bl	80107d0 <_write>
 80119b4:	1c43      	adds	r3, r0, #1
 80119b6:	d102      	bne.n	80119be <_write_r+0x1e>
 80119b8:	682b      	ldr	r3, [r5, #0]
 80119ba:	b103      	cbz	r3, 80119be <_write_r+0x1e>
 80119bc:	6023      	str	r3, [r4, #0]
 80119be:	bd38      	pop	{r3, r4, r5, pc}
 80119c0:	20001710 	.word	0x20001710

080119c4 <__errno>:
 80119c4:	4b01      	ldr	r3, [pc, #4]	@ (80119cc <__errno+0x8>)
 80119c6:	6818      	ldr	r0, [r3, #0]
 80119c8:	4770      	bx	lr
 80119ca:	bf00      	nop
 80119cc:	20000598 	.word	0x20000598

080119d0 <__libc_init_array>:
 80119d0:	b570      	push	{r4, r5, r6, lr}
 80119d2:	4d0d      	ldr	r5, [pc, #52]	@ (8011a08 <__libc_init_array+0x38>)
 80119d4:	4c0d      	ldr	r4, [pc, #52]	@ (8011a0c <__libc_init_array+0x3c>)
 80119d6:	1b64      	subs	r4, r4, r5
 80119d8:	10a4      	asrs	r4, r4, #2
 80119da:	2600      	movs	r6, #0
 80119dc:	42a6      	cmp	r6, r4
 80119de:	d109      	bne.n	80119f4 <__libc_init_array+0x24>
 80119e0:	4d0b      	ldr	r5, [pc, #44]	@ (8011a10 <__libc_init_array+0x40>)
 80119e2:	4c0c      	ldr	r4, [pc, #48]	@ (8011a14 <__libc_init_array+0x44>)
 80119e4:	f000 ff60 	bl	80128a8 <_init>
 80119e8:	1b64      	subs	r4, r4, r5
 80119ea:	10a4      	asrs	r4, r4, #2
 80119ec:	2600      	movs	r6, #0
 80119ee:	42a6      	cmp	r6, r4
 80119f0:	d105      	bne.n	80119fe <__libc_init_array+0x2e>
 80119f2:	bd70      	pop	{r4, r5, r6, pc}
 80119f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80119f8:	4798      	blx	r3
 80119fa:	3601      	adds	r6, #1
 80119fc:	e7ee      	b.n	80119dc <__libc_init_array+0xc>
 80119fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8011a02:	4798      	blx	r3
 8011a04:	3601      	adds	r6, #1
 8011a06:	e7f2      	b.n	80119ee <__libc_init_array+0x1e>
 8011a08:	08015040 	.word	0x08015040
 8011a0c:	08015040 	.word	0x08015040
 8011a10:	08015040 	.word	0x08015040
 8011a14:	08015044 	.word	0x08015044

08011a18 <__retarget_lock_init_recursive>:
 8011a18:	4770      	bx	lr

08011a1a <__retarget_lock_acquire_recursive>:
 8011a1a:	4770      	bx	lr

08011a1c <__retarget_lock_release_recursive>:
 8011a1c:	4770      	bx	lr
	...

08011a20 <read>:
 8011a20:	4613      	mov	r3, r2
 8011a22:	460a      	mov	r2, r1
 8011a24:	4601      	mov	r1, r0
 8011a26:	4802      	ldr	r0, [pc, #8]	@ (8011a30 <read+0x10>)
 8011a28:	6800      	ldr	r0, [r0, #0]
 8011a2a:	f7ff bfa7 	b.w	801197c <_read_r>
 8011a2e:	bf00      	nop
 8011a30:	20000598 	.word	0x20000598

08011a34 <write>:
 8011a34:	4613      	mov	r3, r2
 8011a36:	460a      	mov	r2, r1
 8011a38:	4601      	mov	r1, r0
 8011a3a:	4802      	ldr	r0, [pc, #8]	@ (8011a44 <write+0x10>)
 8011a3c:	6800      	ldr	r0, [r0, #0]
 8011a3e:	f7ff bfaf 	b.w	80119a0 <_write_r>
 8011a42:	bf00      	nop
 8011a44:	20000598 	.word	0x20000598

08011a48 <memcpy>:
 8011a48:	440a      	add	r2, r1
 8011a4a:	4291      	cmp	r1, r2
 8011a4c:	f100 33ff 	add.w	r3, r0, #4294967295
 8011a50:	d100      	bne.n	8011a54 <memcpy+0xc>
 8011a52:	4770      	bx	lr
 8011a54:	b510      	push	{r4, lr}
 8011a56:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011a5a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011a5e:	4291      	cmp	r1, r2
 8011a60:	d1f9      	bne.n	8011a56 <memcpy+0xe>
 8011a62:	bd10      	pop	{r4, pc}

08011a64 <_free_r>:
 8011a64:	b538      	push	{r3, r4, r5, lr}
 8011a66:	4605      	mov	r5, r0
 8011a68:	2900      	cmp	r1, #0
 8011a6a:	d041      	beq.n	8011af0 <_free_r+0x8c>
 8011a6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011a70:	1f0c      	subs	r4, r1, #4
 8011a72:	2b00      	cmp	r3, #0
 8011a74:	bfb8      	it	lt
 8011a76:	18e4      	addlt	r4, r4, r3
 8011a78:	f000 f8e8 	bl	8011c4c <__malloc_lock>
 8011a7c:	4a1d      	ldr	r2, [pc, #116]	@ (8011af4 <_free_r+0x90>)
 8011a7e:	6813      	ldr	r3, [r2, #0]
 8011a80:	b933      	cbnz	r3, 8011a90 <_free_r+0x2c>
 8011a82:	6063      	str	r3, [r4, #4]
 8011a84:	6014      	str	r4, [r2, #0]
 8011a86:	4628      	mov	r0, r5
 8011a88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011a8c:	f000 b8e4 	b.w	8011c58 <__malloc_unlock>
 8011a90:	42a3      	cmp	r3, r4
 8011a92:	d908      	bls.n	8011aa6 <_free_r+0x42>
 8011a94:	6820      	ldr	r0, [r4, #0]
 8011a96:	1821      	adds	r1, r4, r0
 8011a98:	428b      	cmp	r3, r1
 8011a9a:	bf01      	itttt	eq
 8011a9c:	6819      	ldreq	r1, [r3, #0]
 8011a9e:	685b      	ldreq	r3, [r3, #4]
 8011aa0:	1809      	addeq	r1, r1, r0
 8011aa2:	6021      	streq	r1, [r4, #0]
 8011aa4:	e7ed      	b.n	8011a82 <_free_r+0x1e>
 8011aa6:	461a      	mov	r2, r3
 8011aa8:	685b      	ldr	r3, [r3, #4]
 8011aaa:	b10b      	cbz	r3, 8011ab0 <_free_r+0x4c>
 8011aac:	42a3      	cmp	r3, r4
 8011aae:	d9fa      	bls.n	8011aa6 <_free_r+0x42>
 8011ab0:	6811      	ldr	r1, [r2, #0]
 8011ab2:	1850      	adds	r0, r2, r1
 8011ab4:	42a0      	cmp	r0, r4
 8011ab6:	d10b      	bne.n	8011ad0 <_free_r+0x6c>
 8011ab8:	6820      	ldr	r0, [r4, #0]
 8011aba:	4401      	add	r1, r0
 8011abc:	1850      	adds	r0, r2, r1
 8011abe:	4283      	cmp	r3, r0
 8011ac0:	6011      	str	r1, [r2, #0]
 8011ac2:	d1e0      	bne.n	8011a86 <_free_r+0x22>
 8011ac4:	6818      	ldr	r0, [r3, #0]
 8011ac6:	685b      	ldr	r3, [r3, #4]
 8011ac8:	6053      	str	r3, [r2, #4]
 8011aca:	4408      	add	r0, r1
 8011acc:	6010      	str	r0, [r2, #0]
 8011ace:	e7da      	b.n	8011a86 <_free_r+0x22>
 8011ad0:	d902      	bls.n	8011ad8 <_free_r+0x74>
 8011ad2:	230c      	movs	r3, #12
 8011ad4:	602b      	str	r3, [r5, #0]
 8011ad6:	e7d6      	b.n	8011a86 <_free_r+0x22>
 8011ad8:	6820      	ldr	r0, [r4, #0]
 8011ada:	1821      	adds	r1, r4, r0
 8011adc:	428b      	cmp	r3, r1
 8011ade:	bf04      	itt	eq
 8011ae0:	6819      	ldreq	r1, [r3, #0]
 8011ae2:	685b      	ldreq	r3, [r3, #4]
 8011ae4:	6063      	str	r3, [r4, #4]
 8011ae6:	bf04      	itt	eq
 8011ae8:	1809      	addeq	r1, r1, r0
 8011aea:	6021      	streq	r1, [r4, #0]
 8011aec:	6054      	str	r4, [r2, #4]
 8011aee:	e7ca      	b.n	8011a86 <_free_r+0x22>
 8011af0:	bd38      	pop	{r3, r4, r5, pc}
 8011af2:	bf00      	nop
 8011af4:	2000171c 	.word	0x2000171c

08011af8 <malloc>:
 8011af8:	4b02      	ldr	r3, [pc, #8]	@ (8011b04 <malloc+0xc>)
 8011afa:	4601      	mov	r1, r0
 8011afc:	6818      	ldr	r0, [r3, #0]
 8011afe:	f000 b825 	b.w	8011b4c <_malloc_r>
 8011b02:	bf00      	nop
 8011b04:	20000598 	.word	0x20000598

08011b08 <sbrk_aligned>:
 8011b08:	b570      	push	{r4, r5, r6, lr}
 8011b0a:	4e0f      	ldr	r6, [pc, #60]	@ (8011b48 <sbrk_aligned+0x40>)
 8011b0c:	460c      	mov	r4, r1
 8011b0e:	6831      	ldr	r1, [r6, #0]
 8011b10:	4605      	mov	r5, r0
 8011b12:	b911      	cbnz	r1, 8011b1a <sbrk_aligned+0x12>
 8011b14:	f000 fe82 	bl	801281c <_sbrk_r>
 8011b18:	6030      	str	r0, [r6, #0]
 8011b1a:	4621      	mov	r1, r4
 8011b1c:	4628      	mov	r0, r5
 8011b1e:	f000 fe7d 	bl	801281c <_sbrk_r>
 8011b22:	1c43      	adds	r3, r0, #1
 8011b24:	d103      	bne.n	8011b2e <sbrk_aligned+0x26>
 8011b26:	f04f 34ff 	mov.w	r4, #4294967295
 8011b2a:	4620      	mov	r0, r4
 8011b2c:	bd70      	pop	{r4, r5, r6, pc}
 8011b2e:	1cc4      	adds	r4, r0, #3
 8011b30:	f024 0403 	bic.w	r4, r4, #3
 8011b34:	42a0      	cmp	r0, r4
 8011b36:	d0f8      	beq.n	8011b2a <sbrk_aligned+0x22>
 8011b38:	1a21      	subs	r1, r4, r0
 8011b3a:	4628      	mov	r0, r5
 8011b3c:	f000 fe6e 	bl	801281c <_sbrk_r>
 8011b40:	3001      	adds	r0, #1
 8011b42:	d1f2      	bne.n	8011b2a <sbrk_aligned+0x22>
 8011b44:	e7ef      	b.n	8011b26 <sbrk_aligned+0x1e>
 8011b46:	bf00      	nop
 8011b48:	20001718 	.word	0x20001718

08011b4c <_malloc_r>:
 8011b4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011b50:	1ccd      	adds	r5, r1, #3
 8011b52:	f025 0503 	bic.w	r5, r5, #3
 8011b56:	3508      	adds	r5, #8
 8011b58:	2d0c      	cmp	r5, #12
 8011b5a:	bf38      	it	cc
 8011b5c:	250c      	movcc	r5, #12
 8011b5e:	2d00      	cmp	r5, #0
 8011b60:	4606      	mov	r6, r0
 8011b62:	db01      	blt.n	8011b68 <_malloc_r+0x1c>
 8011b64:	42a9      	cmp	r1, r5
 8011b66:	d904      	bls.n	8011b72 <_malloc_r+0x26>
 8011b68:	230c      	movs	r3, #12
 8011b6a:	6033      	str	r3, [r6, #0]
 8011b6c:	2000      	movs	r0, #0
 8011b6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011b72:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8011c48 <_malloc_r+0xfc>
 8011b76:	f000 f869 	bl	8011c4c <__malloc_lock>
 8011b7a:	f8d8 3000 	ldr.w	r3, [r8]
 8011b7e:	461c      	mov	r4, r3
 8011b80:	bb44      	cbnz	r4, 8011bd4 <_malloc_r+0x88>
 8011b82:	4629      	mov	r1, r5
 8011b84:	4630      	mov	r0, r6
 8011b86:	f7ff ffbf 	bl	8011b08 <sbrk_aligned>
 8011b8a:	1c43      	adds	r3, r0, #1
 8011b8c:	4604      	mov	r4, r0
 8011b8e:	d158      	bne.n	8011c42 <_malloc_r+0xf6>
 8011b90:	f8d8 4000 	ldr.w	r4, [r8]
 8011b94:	4627      	mov	r7, r4
 8011b96:	2f00      	cmp	r7, #0
 8011b98:	d143      	bne.n	8011c22 <_malloc_r+0xd6>
 8011b9a:	2c00      	cmp	r4, #0
 8011b9c:	d04b      	beq.n	8011c36 <_malloc_r+0xea>
 8011b9e:	6823      	ldr	r3, [r4, #0]
 8011ba0:	4639      	mov	r1, r7
 8011ba2:	4630      	mov	r0, r6
 8011ba4:	eb04 0903 	add.w	r9, r4, r3
 8011ba8:	f000 fe38 	bl	801281c <_sbrk_r>
 8011bac:	4581      	cmp	r9, r0
 8011bae:	d142      	bne.n	8011c36 <_malloc_r+0xea>
 8011bb0:	6821      	ldr	r1, [r4, #0]
 8011bb2:	1a6d      	subs	r5, r5, r1
 8011bb4:	4629      	mov	r1, r5
 8011bb6:	4630      	mov	r0, r6
 8011bb8:	f7ff ffa6 	bl	8011b08 <sbrk_aligned>
 8011bbc:	3001      	adds	r0, #1
 8011bbe:	d03a      	beq.n	8011c36 <_malloc_r+0xea>
 8011bc0:	6823      	ldr	r3, [r4, #0]
 8011bc2:	442b      	add	r3, r5
 8011bc4:	6023      	str	r3, [r4, #0]
 8011bc6:	f8d8 3000 	ldr.w	r3, [r8]
 8011bca:	685a      	ldr	r2, [r3, #4]
 8011bcc:	bb62      	cbnz	r2, 8011c28 <_malloc_r+0xdc>
 8011bce:	f8c8 7000 	str.w	r7, [r8]
 8011bd2:	e00f      	b.n	8011bf4 <_malloc_r+0xa8>
 8011bd4:	6822      	ldr	r2, [r4, #0]
 8011bd6:	1b52      	subs	r2, r2, r5
 8011bd8:	d420      	bmi.n	8011c1c <_malloc_r+0xd0>
 8011bda:	2a0b      	cmp	r2, #11
 8011bdc:	d917      	bls.n	8011c0e <_malloc_r+0xc2>
 8011bde:	1961      	adds	r1, r4, r5
 8011be0:	42a3      	cmp	r3, r4
 8011be2:	6025      	str	r5, [r4, #0]
 8011be4:	bf18      	it	ne
 8011be6:	6059      	strne	r1, [r3, #4]
 8011be8:	6863      	ldr	r3, [r4, #4]
 8011bea:	bf08      	it	eq
 8011bec:	f8c8 1000 	streq.w	r1, [r8]
 8011bf0:	5162      	str	r2, [r4, r5]
 8011bf2:	604b      	str	r3, [r1, #4]
 8011bf4:	4630      	mov	r0, r6
 8011bf6:	f000 f82f 	bl	8011c58 <__malloc_unlock>
 8011bfa:	f104 000b 	add.w	r0, r4, #11
 8011bfe:	1d23      	adds	r3, r4, #4
 8011c00:	f020 0007 	bic.w	r0, r0, #7
 8011c04:	1ac2      	subs	r2, r0, r3
 8011c06:	bf1c      	itt	ne
 8011c08:	1a1b      	subne	r3, r3, r0
 8011c0a:	50a3      	strne	r3, [r4, r2]
 8011c0c:	e7af      	b.n	8011b6e <_malloc_r+0x22>
 8011c0e:	6862      	ldr	r2, [r4, #4]
 8011c10:	42a3      	cmp	r3, r4
 8011c12:	bf0c      	ite	eq
 8011c14:	f8c8 2000 	streq.w	r2, [r8]
 8011c18:	605a      	strne	r2, [r3, #4]
 8011c1a:	e7eb      	b.n	8011bf4 <_malloc_r+0xa8>
 8011c1c:	4623      	mov	r3, r4
 8011c1e:	6864      	ldr	r4, [r4, #4]
 8011c20:	e7ae      	b.n	8011b80 <_malloc_r+0x34>
 8011c22:	463c      	mov	r4, r7
 8011c24:	687f      	ldr	r7, [r7, #4]
 8011c26:	e7b6      	b.n	8011b96 <_malloc_r+0x4a>
 8011c28:	461a      	mov	r2, r3
 8011c2a:	685b      	ldr	r3, [r3, #4]
 8011c2c:	42a3      	cmp	r3, r4
 8011c2e:	d1fb      	bne.n	8011c28 <_malloc_r+0xdc>
 8011c30:	2300      	movs	r3, #0
 8011c32:	6053      	str	r3, [r2, #4]
 8011c34:	e7de      	b.n	8011bf4 <_malloc_r+0xa8>
 8011c36:	230c      	movs	r3, #12
 8011c38:	6033      	str	r3, [r6, #0]
 8011c3a:	4630      	mov	r0, r6
 8011c3c:	f000 f80c 	bl	8011c58 <__malloc_unlock>
 8011c40:	e794      	b.n	8011b6c <_malloc_r+0x20>
 8011c42:	6005      	str	r5, [r0, #0]
 8011c44:	e7d6      	b.n	8011bf4 <_malloc_r+0xa8>
 8011c46:	bf00      	nop
 8011c48:	2000171c 	.word	0x2000171c

08011c4c <__malloc_lock>:
 8011c4c:	4801      	ldr	r0, [pc, #4]	@ (8011c54 <__malloc_lock+0x8>)
 8011c4e:	f7ff bee4 	b.w	8011a1a <__retarget_lock_acquire_recursive>
 8011c52:	bf00      	nop
 8011c54:	20001714 	.word	0x20001714

08011c58 <__malloc_unlock>:
 8011c58:	4801      	ldr	r0, [pc, #4]	@ (8011c60 <__malloc_unlock+0x8>)
 8011c5a:	f7ff bedf 	b.w	8011a1c <__retarget_lock_release_recursive>
 8011c5e:	bf00      	nop
 8011c60:	20001714 	.word	0x20001714

08011c64 <__ssputs_r>:
 8011c64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011c68:	688e      	ldr	r6, [r1, #8]
 8011c6a:	461f      	mov	r7, r3
 8011c6c:	42be      	cmp	r6, r7
 8011c6e:	680b      	ldr	r3, [r1, #0]
 8011c70:	4682      	mov	sl, r0
 8011c72:	460c      	mov	r4, r1
 8011c74:	4690      	mov	r8, r2
 8011c76:	d82d      	bhi.n	8011cd4 <__ssputs_r+0x70>
 8011c78:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011c7c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8011c80:	d026      	beq.n	8011cd0 <__ssputs_r+0x6c>
 8011c82:	6965      	ldr	r5, [r4, #20]
 8011c84:	6909      	ldr	r1, [r1, #16]
 8011c86:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011c8a:	eba3 0901 	sub.w	r9, r3, r1
 8011c8e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011c92:	1c7b      	adds	r3, r7, #1
 8011c94:	444b      	add	r3, r9
 8011c96:	106d      	asrs	r5, r5, #1
 8011c98:	429d      	cmp	r5, r3
 8011c9a:	bf38      	it	cc
 8011c9c:	461d      	movcc	r5, r3
 8011c9e:	0553      	lsls	r3, r2, #21
 8011ca0:	d527      	bpl.n	8011cf2 <__ssputs_r+0x8e>
 8011ca2:	4629      	mov	r1, r5
 8011ca4:	f7ff ff52 	bl	8011b4c <_malloc_r>
 8011ca8:	4606      	mov	r6, r0
 8011caa:	b360      	cbz	r0, 8011d06 <__ssputs_r+0xa2>
 8011cac:	6921      	ldr	r1, [r4, #16]
 8011cae:	464a      	mov	r2, r9
 8011cb0:	f7ff feca 	bl	8011a48 <memcpy>
 8011cb4:	89a3      	ldrh	r3, [r4, #12]
 8011cb6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8011cba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011cbe:	81a3      	strh	r3, [r4, #12]
 8011cc0:	6126      	str	r6, [r4, #16]
 8011cc2:	6165      	str	r5, [r4, #20]
 8011cc4:	444e      	add	r6, r9
 8011cc6:	eba5 0509 	sub.w	r5, r5, r9
 8011cca:	6026      	str	r6, [r4, #0]
 8011ccc:	60a5      	str	r5, [r4, #8]
 8011cce:	463e      	mov	r6, r7
 8011cd0:	42be      	cmp	r6, r7
 8011cd2:	d900      	bls.n	8011cd6 <__ssputs_r+0x72>
 8011cd4:	463e      	mov	r6, r7
 8011cd6:	6820      	ldr	r0, [r4, #0]
 8011cd8:	4632      	mov	r2, r6
 8011cda:	4641      	mov	r1, r8
 8011cdc:	f000 fd62 	bl	80127a4 <memmove>
 8011ce0:	68a3      	ldr	r3, [r4, #8]
 8011ce2:	1b9b      	subs	r3, r3, r6
 8011ce4:	60a3      	str	r3, [r4, #8]
 8011ce6:	6823      	ldr	r3, [r4, #0]
 8011ce8:	4433      	add	r3, r6
 8011cea:	6023      	str	r3, [r4, #0]
 8011cec:	2000      	movs	r0, #0
 8011cee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011cf2:	462a      	mov	r2, r5
 8011cf4:	f000 fda2 	bl	801283c <_realloc_r>
 8011cf8:	4606      	mov	r6, r0
 8011cfa:	2800      	cmp	r0, #0
 8011cfc:	d1e0      	bne.n	8011cc0 <__ssputs_r+0x5c>
 8011cfe:	6921      	ldr	r1, [r4, #16]
 8011d00:	4650      	mov	r0, sl
 8011d02:	f7ff feaf 	bl	8011a64 <_free_r>
 8011d06:	230c      	movs	r3, #12
 8011d08:	f8ca 3000 	str.w	r3, [sl]
 8011d0c:	89a3      	ldrh	r3, [r4, #12]
 8011d0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011d12:	81a3      	strh	r3, [r4, #12]
 8011d14:	f04f 30ff 	mov.w	r0, #4294967295
 8011d18:	e7e9      	b.n	8011cee <__ssputs_r+0x8a>
	...

08011d1c <_svfiprintf_r>:
 8011d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d20:	4698      	mov	r8, r3
 8011d22:	898b      	ldrh	r3, [r1, #12]
 8011d24:	061b      	lsls	r3, r3, #24
 8011d26:	b09d      	sub	sp, #116	@ 0x74
 8011d28:	4607      	mov	r7, r0
 8011d2a:	460d      	mov	r5, r1
 8011d2c:	4614      	mov	r4, r2
 8011d2e:	d510      	bpl.n	8011d52 <_svfiprintf_r+0x36>
 8011d30:	690b      	ldr	r3, [r1, #16]
 8011d32:	b973      	cbnz	r3, 8011d52 <_svfiprintf_r+0x36>
 8011d34:	2140      	movs	r1, #64	@ 0x40
 8011d36:	f7ff ff09 	bl	8011b4c <_malloc_r>
 8011d3a:	6028      	str	r0, [r5, #0]
 8011d3c:	6128      	str	r0, [r5, #16]
 8011d3e:	b930      	cbnz	r0, 8011d4e <_svfiprintf_r+0x32>
 8011d40:	230c      	movs	r3, #12
 8011d42:	603b      	str	r3, [r7, #0]
 8011d44:	f04f 30ff 	mov.w	r0, #4294967295
 8011d48:	b01d      	add	sp, #116	@ 0x74
 8011d4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d4e:	2340      	movs	r3, #64	@ 0x40
 8011d50:	616b      	str	r3, [r5, #20]
 8011d52:	2300      	movs	r3, #0
 8011d54:	9309      	str	r3, [sp, #36]	@ 0x24
 8011d56:	2320      	movs	r3, #32
 8011d58:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011d5c:	f8cd 800c 	str.w	r8, [sp, #12]
 8011d60:	2330      	movs	r3, #48	@ 0x30
 8011d62:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8011f00 <_svfiprintf_r+0x1e4>
 8011d66:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011d6a:	f04f 0901 	mov.w	r9, #1
 8011d6e:	4623      	mov	r3, r4
 8011d70:	469a      	mov	sl, r3
 8011d72:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011d76:	b10a      	cbz	r2, 8011d7c <_svfiprintf_r+0x60>
 8011d78:	2a25      	cmp	r2, #37	@ 0x25
 8011d7a:	d1f9      	bne.n	8011d70 <_svfiprintf_r+0x54>
 8011d7c:	ebba 0b04 	subs.w	fp, sl, r4
 8011d80:	d00b      	beq.n	8011d9a <_svfiprintf_r+0x7e>
 8011d82:	465b      	mov	r3, fp
 8011d84:	4622      	mov	r2, r4
 8011d86:	4629      	mov	r1, r5
 8011d88:	4638      	mov	r0, r7
 8011d8a:	f7ff ff6b 	bl	8011c64 <__ssputs_r>
 8011d8e:	3001      	adds	r0, #1
 8011d90:	f000 80a7 	beq.w	8011ee2 <_svfiprintf_r+0x1c6>
 8011d94:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011d96:	445a      	add	r2, fp
 8011d98:	9209      	str	r2, [sp, #36]	@ 0x24
 8011d9a:	f89a 3000 	ldrb.w	r3, [sl]
 8011d9e:	2b00      	cmp	r3, #0
 8011da0:	f000 809f 	beq.w	8011ee2 <_svfiprintf_r+0x1c6>
 8011da4:	2300      	movs	r3, #0
 8011da6:	f04f 32ff 	mov.w	r2, #4294967295
 8011daa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011dae:	f10a 0a01 	add.w	sl, sl, #1
 8011db2:	9304      	str	r3, [sp, #16]
 8011db4:	9307      	str	r3, [sp, #28]
 8011db6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011dba:	931a      	str	r3, [sp, #104]	@ 0x68
 8011dbc:	4654      	mov	r4, sl
 8011dbe:	2205      	movs	r2, #5
 8011dc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011dc4:	484e      	ldr	r0, [pc, #312]	@ (8011f00 <_svfiprintf_r+0x1e4>)
 8011dc6:	f7f6 f953 	bl	8008070 <memchr>
 8011dca:	9a04      	ldr	r2, [sp, #16]
 8011dcc:	b9d8      	cbnz	r0, 8011e06 <_svfiprintf_r+0xea>
 8011dce:	06d0      	lsls	r0, r2, #27
 8011dd0:	bf44      	itt	mi
 8011dd2:	2320      	movmi	r3, #32
 8011dd4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011dd8:	0711      	lsls	r1, r2, #28
 8011dda:	bf44      	itt	mi
 8011ddc:	232b      	movmi	r3, #43	@ 0x2b
 8011dde:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011de2:	f89a 3000 	ldrb.w	r3, [sl]
 8011de6:	2b2a      	cmp	r3, #42	@ 0x2a
 8011de8:	d015      	beq.n	8011e16 <_svfiprintf_r+0xfa>
 8011dea:	9a07      	ldr	r2, [sp, #28]
 8011dec:	4654      	mov	r4, sl
 8011dee:	2000      	movs	r0, #0
 8011df0:	f04f 0c0a 	mov.w	ip, #10
 8011df4:	4621      	mov	r1, r4
 8011df6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011dfa:	3b30      	subs	r3, #48	@ 0x30
 8011dfc:	2b09      	cmp	r3, #9
 8011dfe:	d94b      	bls.n	8011e98 <_svfiprintf_r+0x17c>
 8011e00:	b1b0      	cbz	r0, 8011e30 <_svfiprintf_r+0x114>
 8011e02:	9207      	str	r2, [sp, #28]
 8011e04:	e014      	b.n	8011e30 <_svfiprintf_r+0x114>
 8011e06:	eba0 0308 	sub.w	r3, r0, r8
 8011e0a:	fa09 f303 	lsl.w	r3, r9, r3
 8011e0e:	4313      	orrs	r3, r2
 8011e10:	9304      	str	r3, [sp, #16]
 8011e12:	46a2      	mov	sl, r4
 8011e14:	e7d2      	b.n	8011dbc <_svfiprintf_r+0xa0>
 8011e16:	9b03      	ldr	r3, [sp, #12]
 8011e18:	1d19      	adds	r1, r3, #4
 8011e1a:	681b      	ldr	r3, [r3, #0]
 8011e1c:	9103      	str	r1, [sp, #12]
 8011e1e:	2b00      	cmp	r3, #0
 8011e20:	bfbb      	ittet	lt
 8011e22:	425b      	neglt	r3, r3
 8011e24:	f042 0202 	orrlt.w	r2, r2, #2
 8011e28:	9307      	strge	r3, [sp, #28]
 8011e2a:	9307      	strlt	r3, [sp, #28]
 8011e2c:	bfb8      	it	lt
 8011e2e:	9204      	strlt	r2, [sp, #16]
 8011e30:	7823      	ldrb	r3, [r4, #0]
 8011e32:	2b2e      	cmp	r3, #46	@ 0x2e
 8011e34:	d10a      	bne.n	8011e4c <_svfiprintf_r+0x130>
 8011e36:	7863      	ldrb	r3, [r4, #1]
 8011e38:	2b2a      	cmp	r3, #42	@ 0x2a
 8011e3a:	d132      	bne.n	8011ea2 <_svfiprintf_r+0x186>
 8011e3c:	9b03      	ldr	r3, [sp, #12]
 8011e3e:	1d1a      	adds	r2, r3, #4
 8011e40:	681b      	ldr	r3, [r3, #0]
 8011e42:	9203      	str	r2, [sp, #12]
 8011e44:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011e48:	3402      	adds	r4, #2
 8011e4a:	9305      	str	r3, [sp, #20]
 8011e4c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011f10 <_svfiprintf_r+0x1f4>
 8011e50:	7821      	ldrb	r1, [r4, #0]
 8011e52:	2203      	movs	r2, #3
 8011e54:	4650      	mov	r0, sl
 8011e56:	f7f6 f90b 	bl	8008070 <memchr>
 8011e5a:	b138      	cbz	r0, 8011e6c <_svfiprintf_r+0x150>
 8011e5c:	9b04      	ldr	r3, [sp, #16]
 8011e5e:	eba0 000a 	sub.w	r0, r0, sl
 8011e62:	2240      	movs	r2, #64	@ 0x40
 8011e64:	4082      	lsls	r2, r0
 8011e66:	4313      	orrs	r3, r2
 8011e68:	3401      	adds	r4, #1
 8011e6a:	9304      	str	r3, [sp, #16]
 8011e6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011e70:	4824      	ldr	r0, [pc, #144]	@ (8011f04 <_svfiprintf_r+0x1e8>)
 8011e72:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011e76:	2206      	movs	r2, #6
 8011e78:	f7f6 f8fa 	bl	8008070 <memchr>
 8011e7c:	2800      	cmp	r0, #0
 8011e7e:	d036      	beq.n	8011eee <_svfiprintf_r+0x1d2>
 8011e80:	4b21      	ldr	r3, [pc, #132]	@ (8011f08 <_svfiprintf_r+0x1ec>)
 8011e82:	bb1b      	cbnz	r3, 8011ecc <_svfiprintf_r+0x1b0>
 8011e84:	9b03      	ldr	r3, [sp, #12]
 8011e86:	3307      	adds	r3, #7
 8011e88:	f023 0307 	bic.w	r3, r3, #7
 8011e8c:	3308      	adds	r3, #8
 8011e8e:	9303      	str	r3, [sp, #12]
 8011e90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011e92:	4433      	add	r3, r6
 8011e94:	9309      	str	r3, [sp, #36]	@ 0x24
 8011e96:	e76a      	b.n	8011d6e <_svfiprintf_r+0x52>
 8011e98:	fb0c 3202 	mla	r2, ip, r2, r3
 8011e9c:	460c      	mov	r4, r1
 8011e9e:	2001      	movs	r0, #1
 8011ea0:	e7a8      	b.n	8011df4 <_svfiprintf_r+0xd8>
 8011ea2:	2300      	movs	r3, #0
 8011ea4:	3401      	adds	r4, #1
 8011ea6:	9305      	str	r3, [sp, #20]
 8011ea8:	4619      	mov	r1, r3
 8011eaa:	f04f 0c0a 	mov.w	ip, #10
 8011eae:	4620      	mov	r0, r4
 8011eb0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011eb4:	3a30      	subs	r2, #48	@ 0x30
 8011eb6:	2a09      	cmp	r2, #9
 8011eb8:	d903      	bls.n	8011ec2 <_svfiprintf_r+0x1a6>
 8011eba:	2b00      	cmp	r3, #0
 8011ebc:	d0c6      	beq.n	8011e4c <_svfiprintf_r+0x130>
 8011ebe:	9105      	str	r1, [sp, #20]
 8011ec0:	e7c4      	b.n	8011e4c <_svfiprintf_r+0x130>
 8011ec2:	fb0c 2101 	mla	r1, ip, r1, r2
 8011ec6:	4604      	mov	r4, r0
 8011ec8:	2301      	movs	r3, #1
 8011eca:	e7f0      	b.n	8011eae <_svfiprintf_r+0x192>
 8011ecc:	ab03      	add	r3, sp, #12
 8011ece:	9300      	str	r3, [sp, #0]
 8011ed0:	462a      	mov	r2, r5
 8011ed2:	4b0e      	ldr	r3, [pc, #56]	@ (8011f0c <_svfiprintf_r+0x1f0>)
 8011ed4:	a904      	add	r1, sp, #16
 8011ed6:	4638      	mov	r0, r7
 8011ed8:	f3af 8000 	nop.w
 8011edc:	1c42      	adds	r2, r0, #1
 8011ede:	4606      	mov	r6, r0
 8011ee0:	d1d6      	bne.n	8011e90 <_svfiprintf_r+0x174>
 8011ee2:	89ab      	ldrh	r3, [r5, #12]
 8011ee4:	065b      	lsls	r3, r3, #25
 8011ee6:	f53f af2d 	bmi.w	8011d44 <_svfiprintf_r+0x28>
 8011eea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011eec:	e72c      	b.n	8011d48 <_svfiprintf_r+0x2c>
 8011eee:	ab03      	add	r3, sp, #12
 8011ef0:	9300      	str	r3, [sp, #0]
 8011ef2:	462a      	mov	r2, r5
 8011ef4:	4b05      	ldr	r3, [pc, #20]	@ (8011f0c <_svfiprintf_r+0x1f0>)
 8011ef6:	a904      	add	r1, sp, #16
 8011ef8:	4638      	mov	r0, r7
 8011efa:	f000 f9bb 	bl	8012274 <_printf_i>
 8011efe:	e7ed      	b.n	8011edc <_svfiprintf_r+0x1c0>
 8011f00:	08015005 	.word	0x08015005
 8011f04:	0801500f 	.word	0x0801500f
 8011f08:	00000000 	.word	0x00000000
 8011f0c:	08011c65 	.word	0x08011c65
 8011f10:	0801500b 	.word	0x0801500b

08011f14 <__sfputc_r>:
 8011f14:	6893      	ldr	r3, [r2, #8]
 8011f16:	3b01      	subs	r3, #1
 8011f18:	2b00      	cmp	r3, #0
 8011f1a:	b410      	push	{r4}
 8011f1c:	6093      	str	r3, [r2, #8]
 8011f1e:	da08      	bge.n	8011f32 <__sfputc_r+0x1e>
 8011f20:	6994      	ldr	r4, [r2, #24]
 8011f22:	42a3      	cmp	r3, r4
 8011f24:	db01      	blt.n	8011f2a <__sfputc_r+0x16>
 8011f26:	290a      	cmp	r1, #10
 8011f28:	d103      	bne.n	8011f32 <__sfputc_r+0x1e>
 8011f2a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011f2e:	f000 bba5 	b.w	801267c <__swbuf_r>
 8011f32:	6813      	ldr	r3, [r2, #0]
 8011f34:	1c58      	adds	r0, r3, #1
 8011f36:	6010      	str	r0, [r2, #0]
 8011f38:	7019      	strb	r1, [r3, #0]
 8011f3a:	4608      	mov	r0, r1
 8011f3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011f40:	4770      	bx	lr

08011f42 <__sfputs_r>:
 8011f42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011f44:	4606      	mov	r6, r0
 8011f46:	460f      	mov	r7, r1
 8011f48:	4614      	mov	r4, r2
 8011f4a:	18d5      	adds	r5, r2, r3
 8011f4c:	42ac      	cmp	r4, r5
 8011f4e:	d101      	bne.n	8011f54 <__sfputs_r+0x12>
 8011f50:	2000      	movs	r0, #0
 8011f52:	e007      	b.n	8011f64 <__sfputs_r+0x22>
 8011f54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011f58:	463a      	mov	r2, r7
 8011f5a:	4630      	mov	r0, r6
 8011f5c:	f7ff ffda 	bl	8011f14 <__sfputc_r>
 8011f60:	1c43      	adds	r3, r0, #1
 8011f62:	d1f3      	bne.n	8011f4c <__sfputs_r+0xa>
 8011f64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011f68 <_vfiprintf_r>:
 8011f68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f6c:	460d      	mov	r5, r1
 8011f6e:	b09d      	sub	sp, #116	@ 0x74
 8011f70:	4614      	mov	r4, r2
 8011f72:	4698      	mov	r8, r3
 8011f74:	4606      	mov	r6, r0
 8011f76:	b118      	cbz	r0, 8011f80 <_vfiprintf_r+0x18>
 8011f78:	6a03      	ldr	r3, [r0, #32]
 8011f7a:	b90b      	cbnz	r3, 8011f80 <_vfiprintf_r+0x18>
 8011f7c:	f7ff fae2 	bl	8011544 <__sinit>
 8011f80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011f82:	07d9      	lsls	r1, r3, #31
 8011f84:	d405      	bmi.n	8011f92 <_vfiprintf_r+0x2a>
 8011f86:	89ab      	ldrh	r3, [r5, #12]
 8011f88:	059a      	lsls	r2, r3, #22
 8011f8a:	d402      	bmi.n	8011f92 <_vfiprintf_r+0x2a>
 8011f8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011f8e:	f7ff fd44 	bl	8011a1a <__retarget_lock_acquire_recursive>
 8011f92:	89ab      	ldrh	r3, [r5, #12]
 8011f94:	071b      	lsls	r3, r3, #28
 8011f96:	d501      	bpl.n	8011f9c <_vfiprintf_r+0x34>
 8011f98:	692b      	ldr	r3, [r5, #16]
 8011f9a:	b99b      	cbnz	r3, 8011fc4 <_vfiprintf_r+0x5c>
 8011f9c:	4629      	mov	r1, r5
 8011f9e:	4630      	mov	r0, r6
 8011fa0:	f000 fbaa 	bl	80126f8 <__swsetup_r>
 8011fa4:	b170      	cbz	r0, 8011fc4 <_vfiprintf_r+0x5c>
 8011fa6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011fa8:	07dc      	lsls	r4, r3, #31
 8011faa:	d504      	bpl.n	8011fb6 <_vfiprintf_r+0x4e>
 8011fac:	f04f 30ff 	mov.w	r0, #4294967295
 8011fb0:	b01d      	add	sp, #116	@ 0x74
 8011fb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011fb6:	89ab      	ldrh	r3, [r5, #12]
 8011fb8:	0598      	lsls	r0, r3, #22
 8011fba:	d4f7      	bmi.n	8011fac <_vfiprintf_r+0x44>
 8011fbc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011fbe:	f7ff fd2d 	bl	8011a1c <__retarget_lock_release_recursive>
 8011fc2:	e7f3      	b.n	8011fac <_vfiprintf_r+0x44>
 8011fc4:	2300      	movs	r3, #0
 8011fc6:	9309      	str	r3, [sp, #36]	@ 0x24
 8011fc8:	2320      	movs	r3, #32
 8011fca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011fce:	f8cd 800c 	str.w	r8, [sp, #12]
 8011fd2:	2330      	movs	r3, #48	@ 0x30
 8011fd4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012184 <_vfiprintf_r+0x21c>
 8011fd8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011fdc:	f04f 0901 	mov.w	r9, #1
 8011fe0:	4623      	mov	r3, r4
 8011fe2:	469a      	mov	sl, r3
 8011fe4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011fe8:	b10a      	cbz	r2, 8011fee <_vfiprintf_r+0x86>
 8011fea:	2a25      	cmp	r2, #37	@ 0x25
 8011fec:	d1f9      	bne.n	8011fe2 <_vfiprintf_r+0x7a>
 8011fee:	ebba 0b04 	subs.w	fp, sl, r4
 8011ff2:	d00b      	beq.n	801200c <_vfiprintf_r+0xa4>
 8011ff4:	465b      	mov	r3, fp
 8011ff6:	4622      	mov	r2, r4
 8011ff8:	4629      	mov	r1, r5
 8011ffa:	4630      	mov	r0, r6
 8011ffc:	f7ff ffa1 	bl	8011f42 <__sfputs_r>
 8012000:	3001      	adds	r0, #1
 8012002:	f000 80a7 	beq.w	8012154 <_vfiprintf_r+0x1ec>
 8012006:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012008:	445a      	add	r2, fp
 801200a:	9209      	str	r2, [sp, #36]	@ 0x24
 801200c:	f89a 3000 	ldrb.w	r3, [sl]
 8012010:	2b00      	cmp	r3, #0
 8012012:	f000 809f 	beq.w	8012154 <_vfiprintf_r+0x1ec>
 8012016:	2300      	movs	r3, #0
 8012018:	f04f 32ff 	mov.w	r2, #4294967295
 801201c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012020:	f10a 0a01 	add.w	sl, sl, #1
 8012024:	9304      	str	r3, [sp, #16]
 8012026:	9307      	str	r3, [sp, #28]
 8012028:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801202c:	931a      	str	r3, [sp, #104]	@ 0x68
 801202e:	4654      	mov	r4, sl
 8012030:	2205      	movs	r2, #5
 8012032:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012036:	4853      	ldr	r0, [pc, #332]	@ (8012184 <_vfiprintf_r+0x21c>)
 8012038:	f7f6 f81a 	bl	8008070 <memchr>
 801203c:	9a04      	ldr	r2, [sp, #16]
 801203e:	b9d8      	cbnz	r0, 8012078 <_vfiprintf_r+0x110>
 8012040:	06d1      	lsls	r1, r2, #27
 8012042:	bf44      	itt	mi
 8012044:	2320      	movmi	r3, #32
 8012046:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801204a:	0713      	lsls	r3, r2, #28
 801204c:	bf44      	itt	mi
 801204e:	232b      	movmi	r3, #43	@ 0x2b
 8012050:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012054:	f89a 3000 	ldrb.w	r3, [sl]
 8012058:	2b2a      	cmp	r3, #42	@ 0x2a
 801205a:	d015      	beq.n	8012088 <_vfiprintf_r+0x120>
 801205c:	9a07      	ldr	r2, [sp, #28]
 801205e:	4654      	mov	r4, sl
 8012060:	2000      	movs	r0, #0
 8012062:	f04f 0c0a 	mov.w	ip, #10
 8012066:	4621      	mov	r1, r4
 8012068:	f811 3b01 	ldrb.w	r3, [r1], #1
 801206c:	3b30      	subs	r3, #48	@ 0x30
 801206e:	2b09      	cmp	r3, #9
 8012070:	d94b      	bls.n	801210a <_vfiprintf_r+0x1a2>
 8012072:	b1b0      	cbz	r0, 80120a2 <_vfiprintf_r+0x13a>
 8012074:	9207      	str	r2, [sp, #28]
 8012076:	e014      	b.n	80120a2 <_vfiprintf_r+0x13a>
 8012078:	eba0 0308 	sub.w	r3, r0, r8
 801207c:	fa09 f303 	lsl.w	r3, r9, r3
 8012080:	4313      	orrs	r3, r2
 8012082:	9304      	str	r3, [sp, #16]
 8012084:	46a2      	mov	sl, r4
 8012086:	e7d2      	b.n	801202e <_vfiprintf_r+0xc6>
 8012088:	9b03      	ldr	r3, [sp, #12]
 801208a:	1d19      	adds	r1, r3, #4
 801208c:	681b      	ldr	r3, [r3, #0]
 801208e:	9103      	str	r1, [sp, #12]
 8012090:	2b00      	cmp	r3, #0
 8012092:	bfbb      	ittet	lt
 8012094:	425b      	neglt	r3, r3
 8012096:	f042 0202 	orrlt.w	r2, r2, #2
 801209a:	9307      	strge	r3, [sp, #28]
 801209c:	9307      	strlt	r3, [sp, #28]
 801209e:	bfb8      	it	lt
 80120a0:	9204      	strlt	r2, [sp, #16]
 80120a2:	7823      	ldrb	r3, [r4, #0]
 80120a4:	2b2e      	cmp	r3, #46	@ 0x2e
 80120a6:	d10a      	bne.n	80120be <_vfiprintf_r+0x156>
 80120a8:	7863      	ldrb	r3, [r4, #1]
 80120aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80120ac:	d132      	bne.n	8012114 <_vfiprintf_r+0x1ac>
 80120ae:	9b03      	ldr	r3, [sp, #12]
 80120b0:	1d1a      	adds	r2, r3, #4
 80120b2:	681b      	ldr	r3, [r3, #0]
 80120b4:	9203      	str	r2, [sp, #12]
 80120b6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80120ba:	3402      	adds	r4, #2
 80120bc:	9305      	str	r3, [sp, #20]
 80120be:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012194 <_vfiprintf_r+0x22c>
 80120c2:	7821      	ldrb	r1, [r4, #0]
 80120c4:	2203      	movs	r2, #3
 80120c6:	4650      	mov	r0, sl
 80120c8:	f7f5 ffd2 	bl	8008070 <memchr>
 80120cc:	b138      	cbz	r0, 80120de <_vfiprintf_r+0x176>
 80120ce:	9b04      	ldr	r3, [sp, #16]
 80120d0:	eba0 000a 	sub.w	r0, r0, sl
 80120d4:	2240      	movs	r2, #64	@ 0x40
 80120d6:	4082      	lsls	r2, r0
 80120d8:	4313      	orrs	r3, r2
 80120da:	3401      	adds	r4, #1
 80120dc:	9304      	str	r3, [sp, #16]
 80120de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80120e2:	4829      	ldr	r0, [pc, #164]	@ (8012188 <_vfiprintf_r+0x220>)
 80120e4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80120e8:	2206      	movs	r2, #6
 80120ea:	f7f5 ffc1 	bl	8008070 <memchr>
 80120ee:	2800      	cmp	r0, #0
 80120f0:	d03f      	beq.n	8012172 <_vfiprintf_r+0x20a>
 80120f2:	4b26      	ldr	r3, [pc, #152]	@ (801218c <_vfiprintf_r+0x224>)
 80120f4:	bb1b      	cbnz	r3, 801213e <_vfiprintf_r+0x1d6>
 80120f6:	9b03      	ldr	r3, [sp, #12]
 80120f8:	3307      	adds	r3, #7
 80120fa:	f023 0307 	bic.w	r3, r3, #7
 80120fe:	3308      	adds	r3, #8
 8012100:	9303      	str	r3, [sp, #12]
 8012102:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012104:	443b      	add	r3, r7
 8012106:	9309      	str	r3, [sp, #36]	@ 0x24
 8012108:	e76a      	b.n	8011fe0 <_vfiprintf_r+0x78>
 801210a:	fb0c 3202 	mla	r2, ip, r2, r3
 801210e:	460c      	mov	r4, r1
 8012110:	2001      	movs	r0, #1
 8012112:	e7a8      	b.n	8012066 <_vfiprintf_r+0xfe>
 8012114:	2300      	movs	r3, #0
 8012116:	3401      	adds	r4, #1
 8012118:	9305      	str	r3, [sp, #20]
 801211a:	4619      	mov	r1, r3
 801211c:	f04f 0c0a 	mov.w	ip, #10
 8012120:	4620      	mov	r0, r4
 8012122:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012126:	3a30      	subs	r2, #48	@ 0x30
 8012128:	2a09      	cmp	r2, #9
 801212a:	d903      	bls.n	8012134 <_vfiprintf_r+0x1cc>
 801212c:	2b00      	cmp	r3, #0
 801212e:	d0c6      	beq.n	80120be <_vfiprintf_r+0x156>
 8012130:	9105      	str	r1, [sp, #20]
 8012132:	e7c4      	b.n	80120be <_vfiprintf_r+0x156>
 8012134:	fb0c 2101 	mla	r1, ip, r1, r2
 8012138:	4604      	mov	r4, r0
 801213a:	2301      	movs	r3, #1
 801213c:	e7f0      	b.n	8012120 <_vfiprintf_r+0x1b8>
 801213e:	ab03      	add	r3, sp, #12
 8012140:	9300      	str	r3, [sp, #0]
 8012142:	462a      	mov	r2, r5
 8012144:	4b12      	ldr	r3, [pc, #72]	@ (8012190 <_vfiprintf_r+0x228>)
 8012146:	a904      	add	r1, sp, #16
 8012148:	4630      	mov	r0, r6
 801214a:	f3af 8000 	nop.w
 801214e:	4607      	mov	r7, r0
 8012150:	1c78      	adds	r0, r7, #1
 8012152:	d1d6      	bne.n	8012102 <_vfiprintf_r+0x19a>
 8012154:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012156:	07d9      	lsls	r1, r3, #31
 8012158:	d405      	bmi.n	8012166 <_vfiprintf_r+0x1fe>
 801215a:	89ab      	ldrh	r3, [r5, #12]
 801215c:	059a      	lsls	r2, r3, #22
 801215e:	d402      	bmi.n	8012166 <_vfiprintf_r+0x1fe>
 8012160:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012162:	f7ff fc5b 	bl	8011a1c <__retarget_lock_release_recursive>
 8012166:	89ab      	ldrh	r3, [r5, #12]
 8012168:	065b      	lsls	r3, r3, #25
 801216a:	f53f af1f 	bmi.w	8011fac <_vfiprintf_r+0x44>
 801216e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012170:	e71e      	b.n	8011fb0 <_vfiprintf_r+0x48>
 8012172:	ab03      	add	r3, sp, #12
 8012174:	9300      	str	r3, [sp, #0]
 8012176:	462a      	mov	r2, r5
 8012178:	4b05      	ldr	r3, [pc, #20]	@ (8012190 <_vfiprintf_r+0x228>)
 801217a:	a904      	add	r1, sp, #16
 801217c:	4630      	mov	r0, r6
 801217e:	f000 f879 	bl	8012274 <_printf_i>
 8012182:	e7e4      	b.n	801214e <_vfiprintf_r+0x1e6>
 8012184:	08015005 	.word	0x08015005
 8012188:	0801500f 	.word	0x0801500f
 801218c:	00000000 	.word	0x00000000
 8012190:	08011f43 	.word	0x08011f43
 8012194:	0801500b 	.word	0x0801500b

08012198 <_printf_common>:
 8012198:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801219c:	4616      	mov	r6, r2
 801219e:	4698      	mov	r8, r3
 80121a0:	688a      	ldr	r2, [r1, #8]
 80121a2:	690b      	ldr	r3, [r1, #16]
 80121a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80121a8:	4293      	cmp	r3, r2
 80121aa:	bfb8      	it	lt
 80121ac:	4613      	movlt	r3, r2
 80121ae:	6033      	str	r3, [r6, #0]
 80121b0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80121b4:	4607      	mov	r7, r0
 80121b6:	460c      	mov	r4, r1
 80121b8:	b10a      	cbz	r2, 80121be <_printf_common+0x26>
 80121ba:	3301      	adds	r3, #1
 80121bc:	6033      	str	r3, [r6, #0]
 80121be:	6823      	ldr	r3, [r4, #0]
 80121c0:	0699      	lsls	r1, r3, #26
 80121c2:	bf42      	ittt	mi
 80121c4:	6833      	ldrmi	r3, [r6, #0]
 80121c6:	3302      	addmi	r3, #2
 80121c8:	6033      	strmi	r3, [r6, #0]
 80121ca:	6825      	ldr	r5, [r4, #0]
 80121cc:	f015 0506 	ands.w	r5, r5, #6
 80121d0:	d106      	bne.n	80121e0 <_printf_common+0x48>
 80121d2:	f104 0a19 	add.w	sl, r4, #25
 80121d6:	68e3      	ldr	r3, [r4, #12]
 80121d8:	6832      	ldr	r2, [r6, #0]
 80121da:	1a9b      	subs	r3, r3, r2
 80121dc:	42ab      	cmp	r3, r5
 80121de:	dc26      	bgt.n	801222e <_printf_common+0x96>
 80121e0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80121e4:	6822      	ldr	r2, [r4, #0]
 80121e6:	3b00      	subs	r3, #0
 80121e8:	bf18      	it	ne
 80121ea:	2301      	movne	r3, #1
 80121ec:	0692      	lsls	r2, r2, #26
 80121ee:	d42b      	bmi.n	8012248 <_printf_common+0xb0>
 80121f0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80121f4:	4641      	mov	r1, r8
 80121f6:	4638      	mov	r0, r7
 80121f8:	47c8      	blx	r9
 80121fa:	3001      	adds	r0, #1
 80121fc:	d01e      	beq.n	801223c <_printf_common+0xa4>
 80121fe:	6823      	ldr	r3, [r4, #0]
 8012200:	6922      	ldr	r2, [r4, #16]
 8012202:	f003 0306 	and.w	r3, r3, #6
 8012206:	2b04      	cmp	r3, #4
 8012208:	bf02      	ittt	eq
 801220a:	68e5      	ldreq	r5, [r4, #12]
 801220c:	6833      	ldreq	r3, [r6, #0]
 801220e:	1aed      	subeq	r5, r5, r3
 8012210:	68a3      	ldr	r3, [r4, #8]
 8012212:	bf0c      	ite	eq
 8012214:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012218:	2500      	movne	r5, #0
 801221a:	4293      	cmp	r3, r2
 801221c:	bfc4      	itt	gt
 801221e:	1a9b      	subgt	r3, r3, r2
 8012220:	18ed      	addgt	r5, r5, r3
 8012222:	2600      	movs	r6, #0
 8012224:	341a      	adds	r4, #26
 8012226:	42b5      	cmp	r5, r6
 8012228:	d11a      	bne.n	8012260 <_printf_common+0xc8>
 801222a:	2000      	movs	r0, #0
 801222c:	e008      	b.n	8012240 <_printf_common+0xa8>
 801222e:	2301      	movs	r3, #1
 8012230:	4652      	mov	r2, sl
 8012232:	4641      	mov	r1, r8
 8012234:	4638      	mov	r0, r7
 8012236:	47c8      	blx	r9
 8012238:	3001      	adds	r0, #1
 801223a:	d103      	bne.n	8012244 <_printf_common+0xac>
 801223c:	f04f 30ff 	mov.w	r0, #4294967295
 8012240:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012244:	3501      	adds	r5, #1
 8012246:	e7c6      	b.n	80121d6 <_printf_common+0x3e>
 8012248:	18e1      	adds	r1, r4, r3
 801224a:	1c5a      	adds	r2, r3, #1
 801224c:	2030      	movs	r0, #48	@ 0x30
 801224e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012252:	4422      	add	r2, r4
 8012254:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8012258:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801225c:	3302      	adds	r3, #2
 801225e:	e7c7      	b.n	80121f0 <_printf_common+0x58>
 8012260:	2301      	movs	r3, #1
 8012262:	4622      	mov	r2, r4
 8012264:	4641      	mov	r1, r8
 8012266:	4638      	mov	r0, r7
 8012268:	47c8      	blx	r9
 801226a:	3001      	adds	r0, #1
 801226c:	d0e6      	beq.n	801223c <_printf_common+0xa4>
 801226e:	3601      	adds	r6, #1
 8012270:	e7d9      	b.n	8012226 <_printf_common+0x8e>
	...

08012274 <_printf_i>:
 8012274:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012278:	7e0f      	ldrb	r7, [r1, #24]
 801227a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801227c:	2f78      	cmp	r7, #120	@ 0x78
 801227e:	4691      	mov	r9, r2
 8012280:	4680      	mov	r8, r0
 8012282:	460c      	mov	r4, r1
 8012284:	469a      	mov	sl, r3
 8012286:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801228a:	d807      	bhi.n	801229c <_printf_i+0x28>
 801228c:	2f62      	cmp	r7, #98	@ 0x62
 801228e:	d80a      	bhi.n	80122a6 <_printf_i+0x32>
 8012290:	2f00      	cmp	r7, #0
 8012292:	f000 80d2 	beq.w	801243a <_printf_i+0x1c6>
 8012296:	2f58      	cmp	r7, #88	@ 0x58
 8012298:	f000 80b9 	beq.w	801240e <_printf_i+0x19a>
 801229c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80122a0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80122a4:	e03a      	b.n	801231c <_printf_i+0xa8>
 80122a6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80122aa:	2b15      	cmp	r3, #21
 80122ac:	d8f6      	bhi.n	801229c <_printf_i+0x28>
 80122ae:	a101      	add	r1, pc, #4	@ (adr r1, 80122b4 <_printf_i+0x40>)
 80122b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80122b4:	0801230d 	.word	0x0801230d
 80122b8:	08012321 	.word	0x08012321
 80122bc:	0801229d 	.word	0x0801229d
 80122c0:	0801229d 	.word	0x0801229d
 80122c4:	0801229d 	.word	0x0801229d
 80122c8:	0801229d 	.word	0x0801229d
 80122cc:	08012321 	.word	0x08012321
 80122d0:	0801229d 	.word	0x0801229d
 80122d4:	0801229d 	.word	0x0801229d
 80122d8:	0801229d 	.word	0x0801229d
 80122dc:	0801229d 	.word	0x0801229d
 80122e0:	08012421 	.word	0x08012421
 80122e4:	0801234b 	.word	0x0801234b
 80122e8:	080123db 	.word	0x080123db
 80122ec:	0801229d 	.word	0x0801229d
 80122f0:	0801229d 	.word	0x0801229d
 80122f4:	08012443 	.word	0x08012443
 80122f8:	0801229d 	.word	0x0801229d
 80122fc:	0801234b 	.word	0x0801234b
 8012300:	0801229d 	.word	0x0801229d
 8012304:	0801229d 	.word	0x0801229d
 8012308:	080123e3 	.word	0x080123e3
 801230c:	6833      	ldr	r3, [r6, #0]
 801230e:	1d1a      	adds	r2, r3, #4
 8012310:	681b      	ldr	r3, [r3, #0]
 8012312:	6032      	str	r2, [r6, #0]
 8012314:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012318:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801231c:	2301      	movs	r3, #1
 801231e:	e09d      	b.n	801245c <_printf_i+0x1e8>
 8012320:	6833      	ldr	r3, [r6, #0]
 8012322:	6820      	ldr	r0, [r4, #0]
 8012324:	1d19      	adds	r1, r3, #4
 8012326:	6031      	str	r1, [r6, #0]
 8012328:	0606      	lsls	r6, r0, #24
 801232a:	d501      	bpl.n	8012330 <_printf_i+0xbc>
 801232c:	681d      	ldr	r5, [r3, #0]
 801232e:	e003      	b.n	8012338 <_printf_i+0xc4>
 8012330:	0645      	lsls	r5, r0, #25
 8012332:	d5fb      	bpl.n	801232c <_printf_i+0xb8>
 8012334:	f9b3 5000 	ldrsh.w	r5, [r3]
 8012338:	2d00      	cmp	r5, #0
 801233a:	da03      	bge.n	8012344 <_printf_i+0xd0>
 801233c:	232d      	movs	r3, #45	@ 0x2d
 801233e:	426d      	negs	r5, r5
 8012340:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012344:	4859      	ldr	r0, [pc, #356]	@ (80124ac <_printf_i+0x238>)
 8012346:	230a      	movs	r3, #10
 8012348:	e011      	b.n	801236e <_printf_i+0xfa>
 801234a:	6821      	ldr	r1, [r4, #0]
 801234c:	6833      	ldr	r3, [r6, #0]
 801234e:	0608      	lsls	r0, r1, #24
 8012350:	f853 5b04 	ldr.w	r5, [r3], #4
 8012354:	d402      	bmi.n	801235c <_printf_i+0xe8>
 8012356:	0649      	lsls	r1, r1, #25
 8012358:	bf48      	it	mi
 801235a:	b2ad      	uxthmi	r5, r5
 801235c:	2f6f      	cmp	r7, #111	@ 0x6f
 801235e:	4853      	ldr	r0, [pc, #332]	@ (80124ac <_printf_i+0x238>)
 8012360:	6033      	str	r3, [r6, #0]
 8012362:	bf14      	ite	ne
 8012364:	230a      	movne	r3, #10
 8012366:	2308      	moveq	r3, #8
 8012368:	2100      	movs	r1, #0
 801236a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801236e:	6866      	ldr	r6, [r4, #4]
 8012370:	60a6      	str	r6, [r4, #8]
 8012372:	2e00      	cmp	r6, #0
 8012374:	bfa2      	ittt	ge
 8012376:	6821      	ldrge	r1, [r4, #0]
 8012378:	f021 0104 	bicge.w	r1, r1, #4
 801237c:	6021      	strge	r1, [r4, #0]
 801237e:	b90d      	cbnz	r5, 8012384 <_printf_i+0x110>
 8012380:	2e00      	cmp	r6, #0
 8012382:	d04b      	beq.n	801241c <_printf_i+0x1a8>
 8012384:	4616      	mov	r6, r2
 8012386:	fbb5 f1f3 	udiv	r1, r5, r3
 801238a:	fb03 5711 	mls	r7, r3, r1, r5
 801238e:	5dc7      	ldrb	r7, [r0, r7]
 8012390:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012394:	462f      	mov	r7, r5
 8012396:	42bb      	cmp	r3, r7
 8012398:	460d      	mov	r5, r1
 801239a:	d9f4      	bls.n	8012386 <_printf_i+0x112>
 801239c:	2b08      	cmp	r3, #8
 801239e:	d10b      	bne.n	80123b8 <_printf_i+0x144>
 80123a0:	6823      	ldr	r3, [r4, #0]
 80123a2:	07df      	lsls	r7, r3, #31
 80123a4:	d508      	bpl.n	80123b8 <_printf_i+0x144>
 80123a6:	6923      	ldr	r3, [r4, #16]
 80123a8:	6861      	ldr	r1, [r4, #4]
 80123aa:	4299      	cmp	r1, r3
 80123ac:	bfde      	ittt	le
 80123ae:	2330      	movle	r3, #48	@ 0x30
 80123b0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80123b4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80123b8:	1b92      	subs	r2, r2, r6
 80123ba:	6122      	str	r2, [r4, #16]
 80123bc:	f8cd a000 	str.w	sl, [sp]
 80123c0:	464b      	mov	r3, r9
 80123c2:	aa03      	add	r2, sp, #12
 80123c4:	4621      	mov	r1, r4
 80123c6:	4640      	mov	r0, r8
 80123c8:	f7ff fee6 	bl	8012198 <_printf_common>
 80123cc:	3001      	adds	r0, #1
 80123ce:	d14a      	bne.n	8012466 <_printf_i+0x1f2>
 80123d0:	f04f 30ff 	mov.w	r0, #4294967295
 80123d4:	b004      	add	sp, #16
 80123d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80123da:	6823      	ldr	r3, [r4, #0]
 80123dc:	f043 0320 	orr.w	r3, r3, #32
 80123e0:	6023      	str	r3, [r4, #0]
 80123e2:	4833      	ldr	r0, [pc, #204]	@ (80124b0 <_printf_i+0x23c>)
 80123e4:	2778      	movs	r7, #120	@ 0x78
 80123e6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80123ea:	6823      	ldr	r3, [r4, #0]
 80123ec:	6831      	ldr	r1, [r6, #0]
 80123ee:	061f      	lsls	r7, r3, #24
 80123f0:	f851 5b04 	ldr.w	r5, [r1], #4
 80123f4:	d402      	bmi.n	80123fc <_printf_i+0x188>
 80123f6:	065f      	lsls	r7, r3, #25
 80123f8:	bf48      	it	mi
 80123fa:	b2ad      	uxthmi	r5, r5
 80123fc:	6031      	str	r1, [r6, #0]
 80123fe:	07d9      	lsls	r1, r3, #31
 8012400:	bf44      	itt	mi
 8012402:	f043 0320 	orrmi.w	r3, r3, #32
 8012406:	6023      	strmi	r3, [r4, #0]
 8012408:	b11d      	cbz	r5, 8012412 <_printf_i+0x19e>
 801240a:	2310      	movs	r3, #16
 801240c:	e7ac      	b.n	8012368 <_printf_i+0xf4>
 801240e:	4827      	ldr	r0, [pc, #156]	@ (80124ac <_printf_i+0x238>)
 8012410:	e7e9      	b.n	80123e6 <_printf_i+0x172>
 8012412:	6823      	ldr	r3, [r4, #0]
 8012414:	f023 0320 	bic.w	r3, r3, #32
 8012418:	6023      	str	r3, [r4, #0]
 801241a:	e7f6      	b.n	801240a <_printf_i+0x196>
 801241c:	4616      	mov	r6, r2
 801241e:	e7bd      	b.n	801239c <_printf_i+0x128>
 8012420:	6833      	ldr	r3, [r6, #0]
 8012422:	6825      	ldr	r5, [r4, #0]
 8012424:	6961      	ldr	r1, [r4, #20]
 8012426:	1d18      	adds	r0, r3, #4
 8012428:	6030      	str	r0, [r6, #0]
 801242a:	062e      	lsls	r6, r5, #24
 801242c:	681b      	ldr	r3, [r3, #0]
 801242e:	d501      	bpl.n	8012434 <_printf_i+0x1c0>
 8012430:	6019      	str	r1, [r3, #0]
 8012432:	e002      	b.n	801243a <_printf_i+0x1c6>
 8012434:	0668      	lsls	r0, r5, #25
 8012436:	d5fb      	bpl.n	8012430 <_printf_i+0x1bc>
 8012438:	8019      	strh	r1, [r3, #0]
 801243a:	2300      	movs	r3, #0
 801243c:	6123      	str	r3, [r4, #16]
 801243e:	4616      	mov	r6, r2
 8012440:	e7bc      	b.n	80123bc <_printf_i+0x148>
 8012442:	6833      	ldr	r3, [r6, #0]
 8012444:	1d1a      	adds	r2, r3, #4
 8012446:	6032      	str	r2, [r6, #0]
 8012448:	681e      	ldr	r6, [r3, #0]
 801244a:	6862      	ldr	r2, [r4, #4]
 801244c:	2100      	movs	r1, #0
 801244e:	4630      	mov	r0, r6
 8012450:	f7f5 fe0e 	bl	8008070 <memchr>
 8012454:	b108      	cbz	r0, 801245a <_printf_i+0x1e6>
 8012456:	1b80      	subs	r0, r0, r6
 8012458:	6060      	str	r0, [r4, #4]
 801245a:	6863      	ldr	r3, [r4, #4]
 801245c:	6123      	str	r3, [r4, #16]
 801245e:	2300      	movs	r3, #0
 8012460:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012464:	e7aa      	b.n	80123bc <_printf_i+0x148>
 8012466:	6923      	ldr	r3, [r4, #16]
 8012468:	4632      	mov	r2, r6
 801246a:	4649      	mov	r1, r9
 801246c:	4640      	mov	r0, r8
 801246e:	47d0      	blx	sl
 8012470:	3001      	adds	r0, #1
 8012472:	d0ad      	beq.n	80123d0 <_printf_i+0x15c>
 8012474:	6823      	ldr	r3, [r4, #0]
 8012476:	079b      	lsls	r3, r3, #30
 8012478:	d413      	bmi.n	80124a2 <_printf_i+0x22e>
 801247a:	68e0      	ldr	r0, [r4, #12]
 801247c:	9b03      	ldr	r3, [sp, #12]
 801247e:	4298      	cmp	r0, r3
 8012480:	bfb8      	it	lt
 8012482:	4618      	movlt	r0, r3
 8012484:	e7a6      	b.n	80123d4 <_printf_i+0x160>
 8012486:	2301      	movs	r3, #1
 8012488:	4632      	mov	r2, r6
 801248a:	4649      	mov	r1, r9
 801248c:	4640      	mov	r0, r8
 801248e:	47d0      	blx	sl
 8012490:	3001      	adds	r0, #1
 8012492:	d09d      	beq.n	80123d0 <_printf_i+0x15c>
 8012494:	3501      	adds	r5, #1
 8012496:	68e3      	ldr	r3, [r4, #12]
 8012498:	9903      	ldr	r1, [sp, #12]
 801249a:	1a5b      	subs	r3, r3, r1
 801249c:	42ab      	cmp	r3, r5
 801249e:	dcf2      	bgt.n	8012486 <_printf_i+0x212>
 80124a0:	e7eb      	b.n	801247a <_printf_i+0x206>
 80124a2:	2500      	movs	r5, #0
 80124a4:	f104 0619 	add.w	r6, r4, #25
 80124a8:	e7f5      	b.n	8012496 <_printf_i+0x222>
 80124aa:	bf00      	nop
 80124ac:	08015016 	.word	0x08015016
 80124b0:	08015027 	.word	0x08015027

080124b4 <__swhatbuf_r>:
 80124b4:	b570      	push	{r4, r5, r6, lr}
 80124b6:	460c      	mov	r4, r1
 80124b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80124bc:	2900      	cmp	r1, #0
 80124be:	b096      	sub	sp, #88	@ 0x58
 80124c0:	4615      	mov	r5, r2
 80124c2:	461e      	mov	r6, r3
 80124c4:	da0d      	bge.n	80124e2 <__swhatbuf_r+0x2e>
 80124c6:	89a3      	ldrh	r3, [r4, #12]
 80124c8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80124cc:	f04f 0100 	mov.w	r1, #0
 80124d0:	bf14      	ite	ne
 80124d2:	2340      	movne	r3, #64	@ 0x40
 80124d4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80124d8:	2000      	movs	r0, #0
 80124da:	6031      	str	r1, [r6, #0]
 80124dc:	602b      	str	r3, [r5, #0]
 80124de:	b016      	add	sp, #88	@ 0x58
 80124e0:	bd70      	pop	{r4, r5, r6, pc}
 80124e2:	466a      	mov	r2, sp
 80124e4:	f000 f978 	bl	80127d8 <_fstat_r>
 80124e8:	2800      	cmp	r0, #0
 80124ea:	dbec      	blt.n	80124c6 <__swhatbuf_r+0x12>
 80124ec:	9901      	ldr	r1, [sp, #4]
 80124ee:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80124f2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80124f6:	4259      	negs	r1, r3
 80124f8:	4159      	adcs	r1, r3
 80124fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80124fe:	e7eb      	b.n	80124d8 <__swhatbuf_r+0x24>

08012500 <__smakebuf_r>:
 8012500:	898b      	ldrh	r3, [r1, #12]
 8012502:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012504:	079d      	lsls	r5, r3, #30
 8012506:	4606      	mov	r6, r0
 8012508:	460c      	mov	r4, r1
 801250a:	d507      	bpl.n	801251c <__smakebuf_r+0x1c>
 801250c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012510:	6023      	str	r3, [r4, #0]
 8012512:	6123      	str	r3, [r4, #16]
 8012514:	2301      	movs	r3, #1
 8012516:	6163      	str	r3, [r4, #20]
 8012518:	b003      	add	sp, #12
 801251a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801251c:	ab01      	add	r3, sp, #4
 801251e:	466a      	mov	r2, sp
 8012520:	f7ff ffc8 	bl	80124b4 <__swhatbuf_r>
 8012524:	9f00      	ldr	r7, [sp, #0]
 8012526:	4605      	mov	r5, r0
 8012528:	4639      	mov	r1, r7
 801252a:	4630      	mov	r0, r6
 801252c:	f7ff fb0e 	bl	8011b4c <_malloc_r>
 8012530:	b948      	cbnz	r0, 8012546 <__smakebuf_r+0x46>
 8012532:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012536:	059a      	lsls	r2, r3, #22
 8012538:	d4ee      	bmi.n	8012518 <__smakebuf_r+0x18>
 801253a:	f023 0303 	bic.w	r3, r3, #3
 801253e:	f043 0302 	orr.w	r3, r3, #2
 8012542:	81a3      	strh	r3, [r4, #12]
 8012544:	e7e2      	b.n	801250c <__smakebuf_r+0xc>
 8012546:	89a3      	ldrh	r3, [r4, #12]
 8012548:	6020      	str	r0, [r4, #0]
 801254a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801254e:	81a3      	strh	r3, [r4, #12]
 8012550:	9b01      	ldr	r3, [sp, #4]
 8012552:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8012556:	b15b      	cbz	r3, 8012570 <__smakebuf_r+0x70>
 8012558:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801255c:	4630      	mov	r0, r6
 801255e:	f000 f94d 	bl	80127fc <_isatty_r>
 8012562:	b128      	cbz	r0, 8012570 <__smakebuf_r+0x70>
 8012564:	89a3      	ldrh	r3, [r4, #12]
 8012566:	f023 0303 	bic.w	r3, r3, #3
 801256a:	f043 0301 	orr.w	r3, r3, #1
 801256e:	81a3      	strh	r3, [r4, #12]
 8012570:	89a3      	ldrh	r3, [r4, #12]
 8012572:	431d      	orrs	r5, r3
 8012574:	81a5      	strh	r5, [r4, #12]
 8012576:	e7cf      	b.n	8012518 <__smakebuf_r+0x18>

08012578 <lflush>:
 8012578:	898b      	ldrh	r3, [r1, #12]
 801257a:	f003 0309 	and.w	r3, r3, #9
 801257e:	2b09      	cmp	r3, #9
 8012580:	d103      	bne.n	801258a <lflush+0x12>
 8012582:	4b03      	ldr	r3, [pc, #12]	@ (8012590 <lflush+0x18>)
 8012584:	6818      	ldr	r0, [r3, #0]
 8012586:	f7fe be8f 	b.w	80112a8 <_fflush_r>
 801258a:	2000      	movs	r0, #0
 801258c:	4770      	bx	lr
 801258e:	bf00      	nop
 8012590:	20000598 	.word	0x20000598

08012594 <__srefill_r>:
 8012594:	b570      	push	{r4, r5, r6, lr}
 8012596:	460c      	mov	r4, r1
 8012598:	4605      	mov	r5, r0
 801259a:	b118      	cbz	r0, 80125a4 <__srefill_r+0x10>
 801259c:	6a03      	ldr	r3, [r0, #32]
 801259e:	b90b      	cbnz	r3, 80125a4 <__srefill_r+0x10>
 80125a0:	f7fe ffd0 	bl	8011544 <__sinit>
 80125a4:	2300      	movs	r3, #0
 80125a6:	6063      	str	r3, [r4, #4]
 80125a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80125ac:	069e      	lsls	r6, r3, #26
 80125ae:	d408      	bmi.n	80125c2 <__srefill_r+0x2e>
 80125b0:	0758      	lsls	r0, r3, #29
 80125b2:	d445      	bmi.n	8012640 <__srefill_r+0xac>
 80125b4:	06d9      	lsls	r1, r3, #27
 80125b6:	d407      	bmi.n	80125c8 <__srefill_r+0x34>
 80125b8:	2209      	movs	r2, #9
 80125ba:	602a      	str	r2, [r5, #0]
 80125bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80125c0:	81a3      	strh	r3, [r4, #12]
 80125c2:	f04f 30ff 	mov.w	r0, #4294967295
 80125c6:	bd70      	pop	{r4, r5, r6, pc}
 80125c8:	071a      	lsls	r2, r3, #28
 80125ca:	d50b      	bpl.n	80125e4 <__srefill_r+0x50>
 80125cc:	4621      	mov	r1, r4
 80125ce:	4628      	mov	r0, r5
 80125d0:	f7fe fe6a 	bl	80112a8 <_fflush_r>
 80125d4:	2800      	cmp	r0, #0
 80125d6:	d1f4      	bne.n	80125c2 <__srefill_r+0x2e>
 80125d8:	89a3      	ldrh	r3, [r4, #12]
 80125da:	60a0      	str	r0, [r4, #8]
 80125dc:	f023 0308 	bic.w	r3, r3, #8
 80125e0:	81a3      	strh	r3, [r4, #12]
 80125e2:	61a0      	str	r0, [r4, #24]
 80125e4:	89a3      	ldrh	r3, [r4, #12]
 80125e6:	f043 0304 	orr.w	r3, r3, #4
 80125ea:	81a3      	strh	r3, [r4, #12]
 80125ec:	6923      	ldr	r3, [r4, #16]
 80125ee:	b91b      	cbnz	r3, 80125f8 <__srefill_r+0x64>
 80125f0:	4621      	mov	r1, r4
 80125f2:	4628      	mov	r0, r5
 80125f4:	f7ff ff84 	bl	8012500 <__smakebuf_r>
 80125f8:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
 80125fc:	07b3      	lsls	r3, r6, #30
 80125fe:	d00f      	beq.n	8012620 <__srefill_r+0x8c>
 8012600:	2301      	movs	r3, #1
 8012602:	4a1b      	ldr	r2, [pc, #108]	@ (8012670 <__srefill_r+0xdc>)
 8012604:	491b      	ldr	r1, [pc, #108]	@ (8012674 <__srefill_r+0xe0>)
 8012606:	481c      	ldr	r0, [pc, #112]	@ (8012678 <__srefill_r+0xe4>)
 8012608:	81a3      	strh	r3, [r4, #12]
 801260a:	f7fe fffb 	bl	8011604 <_fwalk_sglue>
 801260e:	81a6      	strh	r6, [r4, #12]
 8012610:	f006 0609 	and.w	r6, r6, #9
 8012614:	2e09      	cmp	r6, #9
 8012616:	d103      	bne.n	8012620 <__srefill_r+0x8c>
 8012618:	4621      	mov	r1, r4
 801261a:	4628      	mov	r0, r5
 801261c:	f7fe fdc0 	bl	80111a0 <__sflush_r>
 8012620:	6922      	ldr	r2, [r4, #16]
 8012622:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 8012624:	6963      	ldr	r3, [r4, #20]
 8012626:	6a21      	ldr	r1, [r4, #32]
 8012628:	6022      	str	r2, [r4, #0]
 801262a:	4628      	mov	r0, r5
 801262c:	47b0      	blx	r6
 801262e:	2800      	cmp	r0, #0
 8012630:	6060      	str	r0, [r4, #4]
 8012632:	dc17      	bgt.n	8012664 <__srefill_r+0xd0>
 8012634:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012638:	d116      	bne.n	8012668 <__srefill_r+0xd4>
 801263a:	f043 0320 	orr.w	r3, r3, #32
 801263e:	e7bf      	b.n	80125c0 <__srefill_r+0x2c>
 8012640:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012642:	2900      	cmp	r1, #0
 8012644:	d0d2      	beq.n	80125ec <__srefill_r+0x58>
 8012646:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801264a:	4299      	cmp	r1, r3
 801264c:	d002      	beq.n	8012654 <__srefill_r+0xc0>
 801264e:	4628      	mov	r0, r5
 8012650:	f7ff fa08 	bl	8011a64 <_free_r>
 8012654:	2300      	movs	r3, #0
 8012656:	6363      	str	r3, [r4, #52]	@ 0x34
 8012658:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801265a:	6063      	str	r3, [r4, #4]
 801265c:	2b00      	cmp	r3, #0
 801265e:	d0c5      	beq.n	80125ec <__srefill_r+0x58>
 8012660:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8012662:	6023      	str	r3, [r4, #0]
 8012664:	2000      	movs	r0, #0
 8012666:	e7ae      	b.n	80125c6 <__srefill_r+0x32>
 8012668:	2200      	movs	r2, #0
 801266a:	6062      	str	r2, [r4, #4]
 801266c:	e7a6      	b.n	80125bc <__srefill_r+0x28>
 801266e:	bf00      	nop
 8012670:	2000058c 	.word	0x2000058c
 8012674:	08012579 	.word	0x08012579
 8012678:	2000059c 	.word	0x2000059c

0801267c <__swbuf_r>:
 801267c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801267e:	460e      	mov	r6, r1
 8012680:	4614      	mov	r4, r2
 8012682:	4605      	mov	r5, r0
 8012684:	b118      	cbz	r0, 801268e <__swbuf_r+0x12>
 8012686:	6a03      	ldr	r3, [r0, #32]
 8012688:	b90b      	cbnz	r3, 801268e <__swbuf_r+0x12>
 801268a:	f7fe ff5b 	bl	8011544 <__sinit>
 801268e:	69a3      	ldr	r3, [r4, #24]
 8012690:	60a3      	str	r3, [r4, #8]
 8012692:	89a3      	ldrh	r3, [r4, #12]
 8012694:	071a      	lsls	r2, r3, #28
 8012696:	d501      	bpl.n	801269c <__swbuf_r+0x20>
 8012698:	6923      	ldr	r3, [r4, #16]
 801269a:	b943      	cbnz	r3, 80126ae <__swbuf_r+0x32>
 801269c:	4621      	mov	r1, r4
 801269e:	4628      	mov	r0, r5
 80126a0:	f000 f82a 	bl	80126f8 <__swsetup_r>
 80126a4:	b118      	cbz	r0, 80126ae <__swbuf_r+0x32>
 80126a6:	f04f 37ff 	mov.w	r7, #4294967295
 80126aa:	4638      	mov	r0, r7
 80126ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80126ae:	6823      	ldr	r3, [r4, #0]
 80126b0:	6922      	ldr	r2, [r4, #16]
 80126b2:	1a98      	subs	r0, r3, r2
 80126b4:	6963      	ldr	r3, [r4, #20]
 80126b6:	b2f6      	uxtb	r6, r6
 80126b8:	4283      	cmp	r3, r0
 80126ba:	4637      	mov	r7, r6
 80126bc:	dc05      	bgt.n	80126ca <__swbuf_r+0x4e>
 80126be:	4621      	mov	r1, r4
 80126c0:	4628      	mov	r0, r5
 80126c2:	f7fe fdf1 	bl	80112a8 <_fflush_r>
 80126c6:	2800      	cmp	r0, #0
 80126c8:	d1ed      	bne.n	80126a6 <__swbuf_r+0x2a>
 80126ca:	68a3      	ldr	r3, [r4, #8]
 80126cc:	3b01      	subs	r3, #1
 80126ce:	60a3      	str	r3, [r4, #8]
 80126d0:	6823      	ldr	r3, [r4, #0]
 80126d2:	1c5a      	adds	r2, r3, #1
 80126d4:	6022      	str	r2, [r4, #0]
 80126d6:	701e      	strb	r6, [r3, #0]
 80126d8:	6962      	ldr	r2, [r4, #20]
 80126da:	1c43      	adds	r3, r0, #1
 80126dc:	429a      	cmp	r2, r3
 80126de:	d004      	beq.n	80126ea <__swbuf_r+0x6e>
 80126e0:	89a3      	ldrh	r3, [r4, #12]
 80126e2:	07db      	lsls	r3, r3, #31
 80126e4:	d5e1      	bpl.n	80126aa <__swbuf_r+0x2e>
 80126e6:	2e0a      	cmp	r6, #10
 80126e8:	d1df      	bne.n	80126aa <__swbuf_r+0x2e>
 80126ea:	4621      	mov	r1, r4
 80126ec:	4628      	mov	r0, r5
 80126ee:	f7fe fddb 	bl	80112a8 <_fflush_r>
 80126f2:	2800      	cmp	r0, #0
 80126f4:	d0d9      	beq.n	80126aa <__swbuf_r+0x2e>
 80126f6:	e7d6      	b.n	80126a6 <__swbuf_r+0x2a>

080126f8 <__swsetup_r>:
 80126f8:	b538      	push	{r3, r4, r5, lr}
 80126fa:	4b29      	ldr	r3, [pc, #164]	@ (80127a0 <__swsetup_r+0xa8>)
 80126fc:	4605      	mov	r5, r0
 80126fe:	6818      	ldr	r0, [r3, #0]
 8012700:	460c      	mov	r4, r1
 8012702:	b118      	cbz	r0, 801270c <__swsetup_r+0x14>
 8012704:	6a03      	ldr	r3, [r0, #32]
 8012706:	b90b      	cbnz	r3, 801270c <__swsetup_r+0x14>
 8012708:	f7fe ff1c 	bl	8011544 <__sinit>
 801270c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012710:	0719      	lsls	r1, r3, #28
 8012712:	d422      	bmi.n	801275a <__swsetup_r+0x62>
 8012714:	06da      	lsls	r2, r3, #27
 8012716:	d407      	bmi.n	8012728 <__swsetup_r+0x30>
 8012718:	2209      	movs	r2, #9
 801271a:	602a      	str	r2, [r5, #0]
 801271c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012720:	81a3      	strh	r3, [r4, #12]
 8012722:	f04f 30ff 	mov.w	r0, #4294967295
 8012726:	e033      	b.n	8012790 <__swsetup_r+0x98>
 8012728:	0758      	lsls	r0, r3, #29
 801272a:	d512      	bpl.n	8012752 <__swsetup_r+0x5a>
 801272c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801272e:	b141      	cbz	r1, 8012742 <__swsetup_r+0x4a>
 8012730:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012734:	4299      	cmp	r1, r3
 8012736:	d002      	beq.n	801273e <__swsetup_r+0x46>
 8012738:	4628      	mov	r0, r5
 801273a:	f7ff f993 	bl	8011a64 <_free_r>
 801273e:	2300      	movs	r3, #0
 8012740:	6363      	str	r3, [r4, #52]	@ 0x34
 8012742:	89a3      	ldrh	r3, [r4, #12]
 8012744:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012748:	81a3      	strh	r3, [r4, #12]
 801274a:	2300      	movs	r3, #0
 801274c:	6063      	str	r3, [r4, #4]
 801274e:	6923      	ldr	r3, [r4, #16]
 8012750:	6023      	str	r3, [r4, #0]
 8012752:	89a3      	ldrh	r3, [r4, #12]
 8012754:	f043 0308 	orr.w	r3, r3, #8
 8012758:	81a3      	strh	r3, [r4, #12]
 801275a:	6923      	ldr	r3, [r4, #16]
 801275c:	b94b      	cbnz	r3, 8012772 <__swsetup_r+0x7a>
 801275e:	89a3      	ldrh	r3, [r4, #12]
 8012760:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012764:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012768:	d003      	beq.n	8012772 <__swsetup_r+0x7a>
 801276a:	4621      	mov	r1, r4
 801276c:	4628      	mov	r0, r5
 801276e:	f7ff fec7 	bl	8012500 <__smakebuf_r>
 8012772:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012776:	f013 0201 	ands.w	r2, r3, #1
 801277a:	d00a      	beq.n	8012792 <__swsetup_r+0x9a>
 801277c:	2200      	movs	r2, #0
 801277e:	60a2      	str	r2, [r4, #8]
 8012780:	6962      	ldr	r2, [r4, #20]
 8012782:	4252      	negs	r2, r2
 8012784:	61a2      	str	r2, [r4, #24]
 8012786:	6922      	ldr	r2, [r4, #16]
 8012788:	b942      	cbnz	r2, 801279c <__swsetup_r+0xa4>
 801278a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801278e:	d1c5      	bne.n	801271c <__swsetup_r+0x24>
 8012790:	bd38      	pop	{r3, r4, r5, pc}
 8012792:	0799      	lsls	r1, r3, #30
 8012794:	bf58      	it	pl
 8012796:	6962      	ldrpl	r2, [r4, #20]
 8012798:	60a2      	str	r2, [r4, #8]
 801279a:	e7f4      	b.n	8012786 <__swsetup_r+0x8e>
 801279c:	2000      	movs	r0, #0
 801279e:	e7f7      	b.n	8012790 <__swsetup_r+0x98>
 80127a0:	20000598 	.word	0x20000598

080127a4 <memmove>:
 80127a4:	4288      	cmp	r0, r1
 80127a6:	b510      	push	{r4, lr}
 80127a8:	eb01 0402 	add.w	r4, r1, r2
 80127ac:	d902      	bls.n	80127b4 <memmove+0x10>
 80127ae:	4284      	cmp	r4, r0
 80127b0:	4623      	mov	r3, r4
 80127b2:	d807      	bhi.n	80127c4 <memmove+0x20>
 80127b4:	1e43      	subs	r3, r0, #1
 80127b6:	42a1      	cmp	r1, r4
 80127b8:	d008      	beq.n	80127cc <memmove+0x28>
 80127ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80127be:	f803 2f01 	strb.w	r2, [r3, #1]!
 80127c2:	e7f8      	b.n	80127b6 <memmove+0x12>
 80127c4:	4402      	add	r2, r0
 80127c6:	4601      	mov	r1, r0
 80127c8:	428a      	cmp	r2, r1
 80127ca:	d100      	bne.n	80127ce <memmove+0x2a>
 80127cc:	bd10      	pop	{r4, pc}
 80127ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80127d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80127d6:	e7f7      	b.n	80127c8 <memmove+0x24>

080127d8 <_fstat_r>:
 80127d8:	b538      	push	{r3, r4, r5, lr}
 80127da:	4d07      	ldr	r5, [pc, #28]	@ (80127f8 <_fstat_r+0x20>)
 80127dc:	2300      	movs	r3, #0
 80127de:	4604      	mov	r4, r0
 80127e0:	4608      	mov	r0, r1
 80127e2:	4611      	mov	r1, r2
 80127e4:	602b      	str	r3, [r5, #0]
 80127e6:	f7f6 faa7 	bl	8008d38 <_fstat>
 80127ea:	1c43      	adds	r3, r0, #1
 80127ec:	d102      	bne.n	80127f4 <_fstat_r+0x1c>
 80127ee:	682b      	ldr	r3, [r5, #0]
 80127f0:	b103      	cbz	r3, 80127f4 <_fstat_r+0x1c>
 80127f2:	6023      	str	r3, [r4, #0]
 80127f4:	bd38      	pop	{r3, r4, r5, pc}
 80127f6:	bf00      	nop
 80127f8:	20001710 	.word	0x20001710

080127fc <_isatty_r>:
 80127fc:	b538      	push	{r3, r4, r5, lr}
 80127fe:	4d06      	ldr	r5, [pc, #24]	@ (8012818 <_isatty_r+0x1c>)
 8012800:	2300      	movs	r3, #0
 8012802:	4604      	mov	r4, r0
 8012804:	4608      	mov	r0, r1
 8012806:	602b      	str	r3, [r5, #0]
 8012808:	f7f6 faa6 	bl	8008d58 <_isatty>
 801280c:	1c43      	adds	r3, r0, #1
 801280e:	d102      	bne.n	8012816 <_isatty_r+0x1a>
 8012810:	682b      	ldr	r3, [r5, #0]
 8012812:	b103      	cbz	r3, 8012816 <_isatty_r+0x1a>
 8012814:	6023      	str	r3, [r4, #0]
 8012816:	bd38      	pop	{r3, r4, r5, pc}
 8012818:	20001710 	.word	0x20001710

0801281c <_sbrk_r>:
 801281c:	b538      	push	{r3, r4, r5, lr}
 801281e:	4d06      	ldr	r5, [pc, #24]	@ (8012838 <_sbrk_r+0x1c>)
 8012820:	2300      	movs	r3, #0
 8012822:	4604      	mov	r4, r0
 8012824:	4608      	mov	r0, r1
 8012826:	602b      	str	r3, [r5, #0]
 8012828:	f7f6 faae 	bl	8008d88 <_sbrk>
 801282c:	1c43      	adds	r3, r0, #1
 801282e:	d102      	bne.n	8012836 <_sbrk_r+0x1a>
 8012830:	682b      	ldr	r3, [r5, #0]
 8012832:	b103      	cbz	r3, 8012836 <_sbrk_r+0x1a>
 8012834:	6023      	str	r3, [r4, #0]
 8012836:	bd38      	pop	{r3, r4, r5, pc}
 8012838:	20001710 	.word	0x20001710

0801283c <_realloc_r>:
 801283c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012840:	4680      	mov	r8, r0
 8012842:	4615      	mov	r5, r2
 8012844:	460c      	mov	r4, r1
 8012846:	b921      	cbnz	r1, 8012852 <_realloc_r+0x16>
 8012848:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801284c:	4611      	mov	r1, r2
 801284e:	f7ff b97d 	b.w	8011b4c <_malloc_r>
 8012852:	b92a      	cbnz	r2, 8012860 <_realloc_r+0x24>
 8012854:	f7ff f906 	bl	8011a64 <_free_r>
 8012858:	2400      	movs	r4, #0
 801285a:	4620      	mov	r0, r4
 801285c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012860:	f000 f81a 	bl	8012898 <_malloc_usable_size_r>
 8012864:	4285      	cmp	r5, r0
 8012866:	4606      	mov	r6, r0
 8012868:	d802      	bhi.n	8012870 <_realloc_r+0x34>
 801286a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801286e:	d8f4      	bhi.n	801285a <_realloc_r+0x1e>
 8012870:	4629      	mov	r1, r5
 8012872:	4640      	mov	r0, r8
 8012874:	f7ff f96a 	bl	8011b4c <_malloc_r>
 8012878:	4607      	mov	r7, r0
 801287a:	2800      	cmp	r0, #0
 801287c:	d0ec      	beq.n	8012858 <_realloc_r+0x1c>
 801287e:	42b5      	cmp	r5, r6
 8012880:	462a      	mov	r2, r5
 8012882:	4621      	mov	r1, r4
 8012884:	bf28      	it	cs
 8012886:	4632      	movcs	r2, r6
 8012888:	f7ff f8de 	bl	8011a48 <memcpy>
 801288c:	4621      	mov	r1, r4
 801288e:	4640      	mov	r0, r8
 8012890:	f7ff f8e8 	bl	8011a64 <_free_r>
 8012894:	463c      	mov	r4, r7
 8012896:	e7e0      	b.n	801285a <_realloc_r+0x1e>

08012898 <_malloc_usable_size_r>:
 8012898:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801289c:	1f18      	subs	r0, r3, #4
 801289e:	2b00      	cmp	r3, #0
 80128a0:	bfbc      	itt	lt
 80128a2:	580b      	ldrlt	r3, [r1, r0]
 80128a4:	18c0      	addlt	r0, r0, r3
 80128a6:	4770      	bx	lr

080128a8 <_init>:
 80128a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80128aa:	bf00      	nop
 80128ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80128ae:	bc08      	pop	{r3}
 80128b0:	469e      	mov	lr, r3
 80128b2:	4770      	bx	lr

080128b4 <_fini>:
 80128b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80128b6:	bf00      	nop
 80128b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80128ba:	bc08      	pop	{r3}
 80128bc:	469e      	mov	lr, r3
 80128be:	4770      	bx	lr
