

================================================================
== Vitis HLS Report for 'decoding'
================================================================
* Date:           Fri Nov 22 14:47:10 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        lzw_fpga
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.70 ns|  4.891 ns|     1.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_111_1     |      256|      256|         1|          1|          1|      256|       yes|
        |- Loop 2               |      256|      256|         1|          1|          1|      256|       yes|
        |- VITIS_LOOP_27_1      |        ?|        ?|         2|          2|          1|        ?|       yes|
        |- VITIS_LOOP_131_2     |        ?|        ?|         ?|          -|          -|        ?|        no|
        | + VITIS_LOOP_131_2.1  |      256|      256|         1|          1|          1|      256|       yes|
        | + VITIS_LOOP_27_1     |        ?|        ?|         2|          2|          1|        ?|       yes|
        | + VITIS_LOOP_27_1     |        ?|        ?|         2|          2|          1|        ?|       yes|
        | + VITIS_LOOP_27_1     |        ?|        ?|         2|          2|          1|        ?|       yes|
        | + VITIS_LOOP_8_1      |        3|      511|         2|          2|          1|  1 ~ 255|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 2, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 1
  * Pipeline-4: initiation interval (II) = 2, depth = 2
  * Pipeline-5: initiation interval (II) = 2, depth = 2
  * Pipeline-6: initiation interval (II) = 2, depth = 2
  * Pipeline-7: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 248
* Pipeline : 8
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 2, D = 2, States = { 80 81 }
  Pipeline-3 : II = 1, D = 1, States = { 84 }
  Pipeline-4 : II = 2, D = 2, States = { 158 159 }
  Pipeline-5 : II = 2, D = 2, States = { 165 166 }
  Pipeline-6 : II = 2, D = 2, States = { 169 170 }
  Pipeline-7 : II = 2, D = 2, States = { 172 173 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 167 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 80 
82 --> 178 83 
83 --> 84 178 
84 --> 85 84 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 164 167 158 
158 --> 159 
159 --> 160 158 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 165 
164 --> 163 
165 --> 166 
166 --> 167 165 
167 --> 168 
168 --> 175 169 
169 --> 170 
170 --> 171 169 
171 --> 172 
172 --> 173 
173 --> 174 172 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 83 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 167 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_5, i32 0, i32 0, void @empty_12, i32 64, i32 0, void @empty_15, void @empty_11, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12"   --->   Operation 249 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%output_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r"   --->   Operation 250 'read' 'output_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%encoded_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %encoded_size"   --->   Operation 251 'read' 'encoded_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%encoded_data_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %encoded_data"   --->   Operation 252 'read' 'encoded_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%table_str = alloca i64 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:106]   --->   Operation 253 'alloca' 'table_str' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 131072> <RAM>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%temp = alloca i64 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:117]   --->   Operation 254 'alloca' 'temp' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%new_str = alloca i64 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:132]   --->   Operation 255 'alloca' 'new_str' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 256 [1/1] (0.48ns)   --->   "%br_ln111 = br void" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:111]   --->   Operation 256 'br' 'br_ln111' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.20>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%i_11 = phi i9 %i, void %.split4, i9 0, void"   --->   Operation 257 'phi' 'i_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.92ns)   --->   "%i = add i9 %i_11, i9 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:111]   --->   Operation 258 'add' 'i' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 259 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.85ns)   --->   "%icmp_ln111 = icmp_eq  i9 %i_11, i9 256" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:111]   --->   Operation 260 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 261 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %.split4, void %memset.loop59.preheader" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:111]   --->   Operation 262 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %i_11, i8 0" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:112]   --->   Operation 263 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i17 %tmp" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:112]   --->   Operation 264 'zext' 'zext_ln112' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%table_str_addr = getelementptr i8 %table_str, i64 0, i64 %zext_ln112" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:112]   --->   Operation 265 'getelementptr' 'table_str_addr' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%or_ln113 = or i17 %tmp, i17 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:113]   --->   Operation 266 'or' 'or_ln113' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i47.i17, i47 0, i17 %or_ln113" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:113]   --->   Operation 267 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%table_str_addr_6 = getelementptr i8 %table_str, i64 0, i64 %tmp_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:113]   --->   Operation 268 'getelementptr' 'table_str_addr_6' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:111]   --->   Operation 269 'specloopname' 'specloopname_ln111' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln112 = trunc i9 %i_11" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:112]   --->   Operation 270 'trunc' 'trunc_ln112' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (1.35ns)   --->   "%store_ln112 = store i8 %trunc_ln112, i17 %table_str_addr" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:112]   --->   Operation 271 'store' 'store_ln112' <Predicate = (!icmp_ln111)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 131072> <RAM>
ST_2 : Operation 272 [1/1] (1.35ns)   --->   "%store_ln113 = store i8 0, i17 %table_str_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:113]   --->   Operation 272 'store' 'store_ln113' <Predicate = (!icmp_ln111)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 131072> <RAM>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 273 'br' 'br_ln0' <Predicate = (!icmp_ln111)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.48>
ST_3 : Operation 274 [1/1] (0.48ns)   --->   "%br_ln0 = br void %memset.loop59"   --->   Operation 274 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 4 <SV = 3> <Delay = 2.20>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%empty_48 = phi i9 %empty_49, void %memset.loop59.split, i9 0, void %memset.loop59.preheader"   --->   Operation 275 'phi' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.92ns)   --->   "%empty_49 = add i9 %empty_48, i9 1"   --->   Operation 276 'add' 'empty_49' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 277 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.85ns)   --->   "%exitcond683 = icmp_eq  i9 %empty_48, i9 256"   --->   Operation 278 'icmp' 'exitcond683' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 279 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond683, void %memset.loop59.split, void %split58"   --->   Operation 280 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%p_cast = zext i9 %empty_48"   --->   Operation 281 'zext' 'p_cast' <Predicate = (!exitcond683)> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr i8 %temp, i64 0, i64 %p_cast"   --->   Operation 282 'getelementptr' 'temp_addr' <Predicate = (!exitcond683)> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (1.35ns)   --->   "%store_ln0 = store i8 0, i8 %temp_addr"   --->   Operation 283 'store' 'store_ln0' <Predicate = (!exitcond683)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop59"   --->   Operation 284 'br' 'br_ln0' <Predicate = (!exitcond683)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.89>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %encoded_data_read, i32 2, i32 63" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 285 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln121 = sext i62 %trunc_ln7" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 286 'sext' 'sext_ln121' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 287 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln121" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 287 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 288 [70/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 288 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 4.89>
ST_6 : Operation 289 [69/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 289 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 4.89>
ST_7 : Operation 290 [68/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 290 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 4.89>
ST_8 : Operation 291 [67/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 291 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 4.89>
ST_9 : Operation 292 [66/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 292 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 4.89>
ST_10 : Operation 293 [65/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 293 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 4.89>
ST_11 : Operation 294 [64/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 294 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 4.89>
ST_12 : Operation 295 [63/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 295 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 4.89>
ST_13 : Operation 296 [62/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 296 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 4.89>
ST_14 : Operation 297 [61/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 297 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 4.89>
ST_15 : Operation 298 [60/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 298 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 4.89>
ST_16 : Operation 299 [59/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 299 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 4.89>
ST_17 : Operation 300 [58/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 300 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 4.89>
ST_18 : Operation 301 [57/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 301 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 4.89>
ST_19 : Operation 302 [56/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 302 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 4.89>
ST_20 : Operation 303 [55/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 303 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 4.89>
ST_21 : Operation 304 [54/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 304 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 4.89>
ST_22 : Operation 305 [53/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 305 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 4.89>
ST_23 : Operation 306 [52/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 306 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 4.89>
ST_24 : Operation 307 [51/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 307 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 4.89>
ST_25 : Operation 308 [50/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 308 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 4.89>
ST_26 : Operation 309 [49/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 309 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 4.89>
ST_27 : Operation 310 [48/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 310 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 4.89>
ST_28 : Operation 311 [47/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 311 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 4.89>
ST_29 : Operation 312 [46/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 312 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 4.89>
ST_30 : Operation 313 [45/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 313 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 4.89>
ST_31 : Operation 314 [44/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 314 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 4.89>
ST_32 : Operation 315 [43/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 315 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 4.89>
ST_33 : Operation 316 [42/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 316 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 4.89>
ST_34 : Operation 317 [41/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 317 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 4.89>
ST_35 : Operation 318 [40/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 318 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 4.89>
ST_36 : Operation 319 [39/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 319 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 4.89>
ST_37 : Operation 320 [38/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 320 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 4.89>
ST_38 : Operation 321 [37/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 321 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 4.89>
ST_39 : Operation 322 [36/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 322 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 4.89>
ST_40 : Operation 323 [35/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 323 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 4.89>
ST_41 : Operation 324 [34/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 324 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 4.89>
ST_42 : Operation 325 [33/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 325 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 4.89>
ST_43 : Operation 326 [32/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 326 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 4.89>
ST_44 : Operation 327 [31/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 327 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 4.89>
ST_45 : Operation 328 [30/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 328 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 4.89>
ST_46 : Operation 329 [29/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 329 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 4.89>
ST_47 : Operation 330 [28/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 330 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 4.89>
ST_48 : Operation 331 [27/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 331 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 4.89>
ST_49 : Operation 332 [26/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 332 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 4.89>
ST_50 : Operation 333 [25/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 333 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 4.89>
ST_51 : Operation 334 [24/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 334 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 4.89>
ST_52 : Operation 335 [23/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 335 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 4.89>
ST_53 : Operation 336 [22/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 336 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 4.89>
ST_54 : Operation 337 [21/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 337 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 4.89>
ST_55 : Operation 338 [20/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 338 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 4.89>
ST_56 : Operation 339 [19/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 339 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 4.89>
ST_57 : Operation 340 [18/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 340 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 4.89>
ST_58 : Operation 341 [17/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 341 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 4.89>
ST_59 : Operation 342 [16/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 342 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 4.89>
ST_60 : Operation 343 [15/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 343 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 4.89>
ST_61 : Operation 344 [14/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 344 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 4.89>
ST_62 : Operation 345 [13/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 345 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 4.89>
ST_63 : Operation 346 [12/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 346 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 4.89>
ST_64 : Operation 347 [11/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 347 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 4.89>
ST_65 : Operation 348 [10/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 348 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 4.89>
ST_66 : Operation 349 [9/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 349 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 4.89>
ST_67 : Operation 350 [8/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 350 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 4.89>
ST_68 : Operation 351 [7/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 351 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 4.89>
ST_69 : Operation 352 [6/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 352 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 4.89>
ST_70 : Operation 353 [5/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 353 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 4.89>
ST_71 : Operation 354 [4/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 354 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 4.89>
ST_72 : Operation 355 [3/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 355 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 4.89>
ST_73 : Operation 356 [2/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 356 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 4.89>
ST_74 : Operation 357 [1/70] (4.89ns)   --->   "%current_code_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 357 'readreq' 'current_code_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 4.89>
ST_75 : Operation 358 [1/1] (4.89ns)   --->   "%current_code = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121]   --->   Operation 358 'read' 'current_code' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %current_code, i32 8, i32 31" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:122]   --->   Operation 359 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 76 <SV = 75> <Delay = 1.47>
ST_76 : Operation 360 [1/1] (0.00ns)   --->   "%temp_addr_7 = getelementptr i8 %temp, i64 0, i64 0" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:117]   --->   Operation 360 'getelementptr' 'temp_addr_7' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 361 [1/1] (0.98ns)   --->   "%icmp_ln122 = icmp_eq  i24 %tmp_4, i24 0" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:122]   --->   Operation 361 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %.loopexit, void" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:122]   --->   Operation 362 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln123 = trunc i32 %current_code" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:123]   --->   Operation 363 'trunc' 'trunc_ln123' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_76 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i8 %trunc_ln123" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:123]   --->   Operation 364 'zext' 'zext_ln123' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_76 : Operation 365 [2/2] (0.48ns)   --->   "%call_ln123 = call void @string_copy.16, i8 %temp, i8 %table_str, i9 %zext_ln123" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:123]   --->   Operation 365 'call' 'call_ln123' <Predicate = (icmp_ln122)> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 76> <Delay = 0.00>
ST_77 : Operation 366 [1/2] (0.00ns)   --->   "%call_ln123 = call void @string_copy.16, i8 %temp, i8 %table_str, i9 %zext_ln123" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:123]   --->   Operation 366 'call' 'call_ln123' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 77> <Delay = 1.69>
ST_78 : Operation 367 [2/2] (1.69ns)   --->   "%call_ln124 = call void @string_copy.1, i32 %gmem, i64 %output_read, i8 %temp, i32 256" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:124]   --->   Operation 367 'call' 'call_ln124' <Predicate = true> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 78> <Delay = 0.48>
ST_79 : Operation 368 [1/2] (0.00ns)   --->   "%call_ln124 = call void @string_copy.1, i32 %gmem, i64 %output_read, i8 %temp, i32 256" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:124]   --->   Operation 368 'call' 'call_ln124' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 369 [1/1] (0.48ns)   --->   "%br_ln27 = br void" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 369 'br' 'br_ln27' <Predicate = true> <Delay = 0.48>

State 80 <SV = 79> <Delay = 1.38>
ST_80 : Operation 370 [1/1] (0.00ns)   --->   "%len_4 = phi i64 %add_ln28, void, i64 0, void" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28]   --->   Operation 370 'phi' 'len_4' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 371 [1/1] (0.00ns)   --->   "%temp_addr_4 = getelementptr i8 %temp, i64 0, i64 %len_4" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 371 'getelementptr' 'temp_addr_4' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 372 [2/2] (1.35ns)   --->   "%temp_load = load i8 %temp_addr_4" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 372 'load' 'temp_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_80 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %len_4, i32 8, i32 63" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 373 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 374 [1/1] (1.38ns)   --->   "%icmp_ln27_2 = icmp_slt  i56 %tmp_5, i56 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 374 'icmp' 'icmp_ln27_2' <Predicate = true> <Delay = 1.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 2.53>
ST_81 : Operation 375 [1/1] (1.47ns)   --->   "%add_ln28 = add i64 %len_4, i64 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28]   --->   Operation 375 'add' 'add_ln28' <Predicate = true> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 376 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 376 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 377 [1/2] (1.35ns)   --->   "%temp_load = load i8 %temp_addr_4" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 377 'load' 'temp_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_81 : Operation 378 [1/1] (0.85ns)   --->   "%icmp_ln27 = icmp_ne  i8 %temp_load, i8 0" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 378 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 379 [1/1] (0.33ns)   --->   "%and_ln27 = and i1 %icmp_ln27, i1 %icmp_ln27_2" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 379 'and' 'and_ln27' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %and_ln27, void %_Z13string_lengthPKc.exit, void" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 380 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 381 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28]   --->   Operation 381 'specloopname' 'specloopname_ln28' <Predicate = (and_ln27)> <Delay = 0.00>
ST_81 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln27 = br void" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 382 'br' 'br_ln27' <Predicate = (and_ln27)> <Delay = 0.00>

State 82 <SV = 81> <Delay = 1.58>
ST_82 : Operation 383 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i64 %len_4" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:118]   --->   Operation 383 'trunc' 'trunc_ln118' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 384 [1/1] (0.00ns)   --->   "%new_str_addr_4 = getelementptr i8 %new_str, i64 0, i64 0"   --->   Operation 384 'getelementptr' 'new_str_addr_4' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %encoded_size_read, i32 1, i32 31" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:131]   --->   Operation 385 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 386 [1/1] (1.09ns)   --->   "%icmp_ln131 = icmp_sgt  i31 %tmp_7, i31 0" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:131]   --->   Operation 386 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 387 [1/1] (0.48ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %._crit_edge, void %.lr.ph.preheader" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:131]   --->   Operation 387 'br' 'br_ln131' <Predicate = true> <Delay = 0.48>
ST_82 : Operation 388 [1/1] (0.00ns)   --->   "%table_size = alloca i32 1"   --->   Operation 388 'alloca' 'table_size' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_82 : Operation 389 [1/1] (0.48ns)   --->   "%store_ln131 = store i32 256, i32 %table_size" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:131]   --->   Operation 389 'store' 'store_ln131' <Predicate = (icmp_ln131)> <Delay = 0.48>
ST_82 : Operation 390 [1/1] (0.48ns)   --->   "%br_ln131 = br void %.lr.ph" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:131]   --->   Operation 390 'br' 'br_ln131' <Predicate = (icmp_ln131)> <Delay = 0.48>

State 83 <SV = 82> <Delay = 1.11>
ST_83 : Operation 391 [1/1] (0.00ns)   --->   "%i_9 = phi i31 %add_ln131, void %._crit_edge6, i31 1, void %.lr.ph.preheader" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:131]   --->   Operation 391 'phi' 'i_9' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 392 [1/1] (0.00ns)   --->   "%out_index_6 = phi i32 %out_index_7, void %._crit_edge6, i32 %trunc_ln118, void %.lr.ph.preheader"   --->   Operation 392 'phi' 'out_index_6' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i31 %i_9" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:131]   --->   Operation 393 'zext' 'zext_ln131' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 394 [1/1] (1.11ns)   --->   "%icmp_ln131_1 = icmp_slt  i32 %zext_ln131, i32 %encoded_size_read" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:131]   --->   Operation 394 'icmp' 'icmp_ln131_1' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131_1, void %._crit_edge.loopexit, void %.split" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:131]   --->   Operation 395 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 396 [1/1] (0.00ns)   --->   "%specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:107]   --->   Operation 396 'specloopname' 'specloopname_ln107' <Predicate = (icmp_ln131_1)> <Delay = 0.00>
ST_83 : Operation 397 [1/1] (0.48ns)   --->   "%br_ln132 = br void %memset.loop" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:132]   --->   Operation 397 'br' 'br_ln132' <Predicate = (icmp_ln131_1)> <Delay = 0.48>
ST_83 : Operation 398 [1/1] (0.48ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 398 'br' 'br_ln0' <Predicate = (!icmp_ln131_1)> <Delay = 0.48>

State 84 <SV = 83> <Delay = 2.20>
ST_84 : Operation 399 [1/1] (0.00ns)   --->   "%empty_51 = phi i9 0, void %.split, i9 %empty_52, void %memset.loop.split"   --->   Operation 399 'phi' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 400 [1/1] (0.92ns)   --->   "%empty_52 = add i9 %empty_51, i9 1"   --->   Operation 400 'add' 'empty_52' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 401 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 401 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 402 [1/1] (0.85ns)   --->   "%exitcond1 = icmp_eq  i9 %empty_51, i9 256"   --->   Operation 402 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 403 [1/1] (0.00ns)   --->   "%empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 403 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond1, void %memset.loop.split, void %split"   --->   Operation 404 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 405 [1/1] (0.00ns)   --->   "%p_cast2 = zext i9 %empty_51"   --->   Operation 405 'zext' 'p_cast2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_84 : Operation 406 [1/1] (0.00ns)   --->   "%new_str_addr_1 = getelementptr i8 %new_str, i64 0, i64 %p_cast2"   --->   Operation 406 'getelementptr' 'new_str_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_84 : Operation 407 [1/1] (1.35ns)   --->   "%store_ln0 = store i8 0, i8 %new_str_addr_1"   --->   Operation 407 'store' 'store_ln0' <Predicate = (!exitcond1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_84 : Operation 408 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 408 'br' 'br_ln0' <Predicate = (!exitcond1)> <Delay = 0.00>

State 85 <SV = 84> <Delay = 1.47>
ST_85 : Operation 409 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i31.i2, i31 %i_9, i2 0" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 409 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i33 %shl_ln" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 410 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 411 [1/1] (1.47ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %encoded_data_read" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 411 'add' 'add_ln133' <Predicate = true> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln133, i32 2, i32 63" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 412 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln133 = sext i62 %trunc_ln1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 413 'sext' 'sext_ln133' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 414 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln133" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 414 'getelementptr' 'gmem_addr_7' <Predicate = true> <Delay = 0.00>

State 86 <SV = 85> <Delay = 4.89>
ST_86 : Operation 415 [70/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 415 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 86> <Delay = 4.89>
ST_87 : Operation 416 [69/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 416 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 87> <Delay = 4.89>
ST_88 : Operation 417 [68/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 417 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 88> <Delay = 4.89>
ST_89 : Operation 418 [67/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 418 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 89> <Delay = 4.89>
ST_90 : Operation 419 [66/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 419 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 90> <Delay = 4.89>
ST_91 : Operation 420 [65/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 420 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 91> <Delay = 4.89>
ST_92 : Operation 421 [64/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 421 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 92> <Delay = 4.89>
ST_93 : Operation 422 [63/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 422 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 93> <Delay = 4.89>
ST_94 : Operation 423 [62/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 423 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 94> <Delay = 4.89>
ST_95 : Operation 424 [61/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 424 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 95> <Delay = 4.89>
ST_96 : Operation 425 [60/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 425 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 96> <Delay = 4.89>
ST_97 : Operation 426 [59/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 426 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 97> <Delay = 4.89>
ST_98 : Operation 427 [58/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 427 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 98> <Delay = 4.89>
ST_99 : Operation 428 [57/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 428 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 99> <Delay = 4.89>
ST_100 : Operation 429 [56/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 429 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 100> <Delay = 4.89>
ST_101 : Operation 430 [55/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 430 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 101> <Delay = 4.89>
ST_102 : Operation 431 [54/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 431 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 102> <Delay = 4.89>
ST_103 : Operation 432 [53/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 432 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 103> <Delay = 4.89>
ST_104 : Operation 433 [52/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 433 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 104> <Delay = 4.89>
ST_105 : Operation 434 [51/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 434 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 105> <Delay = 4.89>
ST_106 : Operation 435 [50/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 435 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 106> <Delay = 4.89>
ST_107 : Operation 436 [49/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 436 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 107> <Delay = 4.89>
ST_108 : Operation 437 [48/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 437 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 108> <Delay = 4.89>
ST_109 : Operation 438 [47/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 438 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 109> <Delay = 4.89>
ST_110 : Operation 439 [46/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 439 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 110> <Delay = 4.89>
ST_111 : Operation 440 [45/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 440 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 111> <Delay = 4.89>
ST_112 : Operation 441 [44/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 441 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 112> <Delay = 4.89>
ST_113 : Operation 442 [43/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 442 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 113> <Delay = 4.89>
ST_114 : Operation 443 [42/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 443 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 114> <Delay = 4.89>
ST_115 : Operation 444 [41/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 444 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 115> <Delay = 4.89>
ST_116 : Operation 445 [40/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 445 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 116> <Delay = 4.89>
ST_117 : Operation 446 [39/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 446 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 117> <Delay = 4.89>
ST_118 : Operation 447 [38/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 447 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 118> <Delay = 4.89>
ST_119 : Operation 448 [37/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 448 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 119> <Delay = 4.89>
ST_120 : Operation 449 [36/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 449 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 120> <Delay = 4.89>
ST_121 : Operation 450 [35/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 450 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 121> <Delay = 4.89>
ST_122 : Operation 451 [34/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 451 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 122> <Delay = 4.89>
ST_123 : Operation 452 [33/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 452 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 123> <Delay = 4.89>
ST_124 : Operation 453 [32/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 453 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 124> <Delay = 4.89>
ST_125 : Operation 454 [31/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 454 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 125> <Delay = 4.89>
ST_126 : Operation 455 [30/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 455 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 126> <Delay = 4.89>
ST_127 : Operation 456 [29/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 456 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 127> <Delay = 4.89>
ST_128 : Operation 457 [28/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 457 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 128> <Delay = 4.89>
ST_129 : Operation 458 [27/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 458 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 129> <Delay = 4.89>
ST_130 : Operation 459 [26/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 459 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 130> <Delay = 4.89>
ST_131 : Operation 460 [25/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 460 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 131> <Delay = 4.89>
ST_132 : Operation 461 [24/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 461 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 132> <Delay = 4.89>
ST_133 : Operation 462 [23/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 462 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 133> <Delay = 4.89>
ST_134 : Operation 463 [22/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 463 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 134> <Delay = 4.89>
ST_135 : Operation 464 [21/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 464 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 135> <Delay = 4.89>
ST_136 : Operation 465 [20/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 465 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 136> <Delay = 4.89>
ST_137 : Operation 466 [19/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 466 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 137> <Delay = 4.89>
ST_138 : Operation 467 [18/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 467 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 138> <Delay = 4.89>
ST_139 : Operation 468 [17/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 468 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 139> <Delay = 4.89>
ST_140 : Operation 469 [16/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 469 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 140> <Delay = 4.89>
ST_141 : Operation 470 [15/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 470 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 142 <SV = 141> <Delay = 4.89>
ST_142 : Operation 471 [14/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 471 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 142> <Delay = 4.89>
ST_143 : Operation 472 [13/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 472 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 143> <Delay = 4.89>
ST_144 : Operation 473 [12/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 473 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 144> <Delay = 4.89>
ST_145 : Operation 474 [11/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 474 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 145> <Delay = 4.89>
ST_146 : Operation 475 [10/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 475 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 147 <SV = 146> <Delay = 4.89>
ST_147 : Operation 476 [9/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 476 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 148 <SV = 147> <Delay = 4.89>
ST_148 : Operation 477 [8/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 477 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 149 <SV = 148> <Delay = 4.89>
ST_149 : Operation 478 [7/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 478 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 150 <SV = 149> <Delay = 4.89>
ST_150 : Operation 479 [6/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 479 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 151 <SV = 150> <Delay = 4.89>
ST_151 : Operation 480 [5/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 480 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 152 <SV = 151> <Delay = 4.89>
ST_152 : Operation 481 [4/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 481 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 153 <SV = 152> <Delay = 4.89>
ST_153 : Operation 482 [3/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 482 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 154 <SV = 153> <Delay = 4.89>
ST_154 : Operation 483 [2/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 483 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 155 <SV = 154> <Delay = 4.89>
ST_155 : Operation 484 [1/70] (4.89ns)   --->   "%current_code_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 484 'readreq' 'current_code_1_req' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 156 <SV = 155> <Delay = 4.89>
ST_156 : Operation 485 [1/1] (4.89ns)   --->   "%current_code_1 = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_7" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133]   --->   Operation 485 'read' 'current_code_1' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 157 <SV = 156> <Delay = 1.93>
ST_157 : Operation 486 [1/1] (0.00ns)   --->   "%table_size_load_9 = load i32 %table_size" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:135]   --->   Operation 486 'load' 'table_size_load_9' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 487 [1/1] (1.11ns)   --->   "%icmp_ln135 = icmp_slt  i32 %current_code_1, i32 %table_size_load_9" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:135]   --->   Operation 487 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node and_ln135)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %current_code_1, i32 31" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:135]   --->   Operation 488 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node and_ln135)   --->   "%xor_ln135 = xor i1 %tmp_9, i1 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:135]   --->   Operation 489 'xor' 'xor_ln135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 490 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln135 = and i1 %icmp_ln135, i1 %xor_ln135" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:135]   --->   Operation 490 'and' 'and_ln135' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 491 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %and_ln135, void, void" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:135]   --->   Operation 491 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 492 [1/1] (1.11ns)   --->   "%icmp_ln137 = icmp_eq  i32 %current_code_1, i32 %table_size_load_9" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:137]   --->   Operation 492 'icmp' 'icmp_ln137' <Predicate = (!and_ln135)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 493 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %icmp_ln137, void %.loopexit.loopexit, void %.preheader2.preheader" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:137]   --->   Operation 493 'br' 'br_ln137' <Predicate = (!and_ln135)> <Delay = 0.00>
ST_157 : Operation 494 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 494 'br' 'br_ln0' <Predicate = (!and_ln135 & icmp_ln137)> <Delay = 0.48>
ST_157 : Operation 495 [1/1] (0.00ns)   --->   "%trunc_ln136 = trunc i32 %current_code_1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:136]   --->   Operation 495 'trunc' 'trunc_ln136' <Predicate = (and_ln135)> <Delay = 0.00>
ST_157 : Operation 496 [2/2] (0.48ns)   --->   "%call_ln136 = call void @string_copy.16, i8 %new_str, i8 %table_str, i9 %trunc_ln136" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:136]   --->   Operation 496 'call' 'call_ln136' <Predicate = (and_ln135)> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 158 <SV = 157> <Delay = 1.38>
ST_158 : Operation 497 [1/1] (0.00ns)   --->   "%len_5 = phi i64 %add_ln28_1, void, i64 0, void %.preheader2.preheader" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28]   --->   Operation 497 'phi' 'len_5' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 498 [1/1] (0.00ns)   --->   "%temp_addr_5 = getelementptr i8 %temp, i64 0, i64 %len_5" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 498 'getelementptr' 'temp_addr_5' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 499 [2/2] (1.35ns)   --->   "%temp_load_1 = load i8 %temp_addr_5" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 499 'load' 'temp_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_158 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %len_5, i32 8, i32 63" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 500 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 501 [1/1] (1.38ns)   --->   "%icmp_ln27_4 = icmp_slt  i56 %tmp_10, i56 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 501 'icmp' 'icmp_ln27_4' <Predicate = true> <Delay = 1.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 2.53>
ST_159 : Operation 502 [1/1] (1.47ns)   --->   "%add_ln28_1 = add i64 %len_5, i64 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28]   --->   Operation 502 'add' 'add_ln28_1' <Predicate = true> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 503 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 503 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 504 [1/2] (1.35ns)   --->   "%temp_load_1 = load i8 %temp_addr_5" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 504 'load' 'temp_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_159 : Operation 505 [1/1] (0.85ns)   --->   "%icmp_ln27_3 = icmp_ne  i8 %temp_load_1, i8 0" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 505 'icmp' 'icmp_ln27_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 506 [1/1] (0.33ns)   --->   "%and_ln27_1 = and i1 %icmp_ln27_3, i1 %icmp_ln27_4" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 506 'and' 'and_ln27_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 507 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %and_ln27_1, void %_Z13string_lengthPKc.exit35, void" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 507 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 508 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28]   --->   Operation 508 'specloopname' 'specloopname_ln28' <Predicate = (and_ln27_1)> <Delay = 0.00>
ST_159 : Operation 509 [1/1] (0.00ns)   --->   "%br_ln27 = br void %.preheader2" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 509 'br' 'br_ln27' <Predicate = (and_ln27_1)> <Delay = 0.00>

State 160 <SV = 159> <Delay = 0.48>
ST_160 : Operation 510 [2/2] (0.48ns)   --->   "%call_ln139 = call void @string_copy, i8 %new_str, i8 %temp" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:139]   --->   Operation 510 'call' 'call_ln139' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 161 <SV = 160> <Delay = 0.00>
ST_161 : Operation 511 [1/2] (0.00ns)   --->   "%call_ln139 = call void @string_copy, i8 %new_str, i8 %temp" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:139]   --->   Operation 511 'call' 'call_ln139' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 162 <SV = 161> <Delay = 2.25>
ST_162 : Operation 512 [1/1] (0.00ns)   --->   "%trunc_ln138 = trunc i64 %len_5" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:138]   --->   Operation 512 'trunc' 'trunc_ln138' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 513 [2/2] (1.35ns)   --->   "%temp_load_3 = load i8 %temp_addr_7" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:140]   --->   Operation 513 'load' 'temp_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_162 : Operation 514 [1/1] (0.90ns)   --->   "%add_ln141 = add i8 %trunc_ln138, i8 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:141]   --->   Operation 514 'add' 'add_ln141' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i8 %add_ln141" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:141]   --->   Operation 515 'zext' 'zext_ln141' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 516 [1/1] (0.00ns)   --->   "%new_str_addr_3 = getelementptr i8 %new_str, i64 0, i64 %zext_ln141" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:141]   --->   Operation 516 'getelementptr' 'new_str_addr_3' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 517 [1/1] (1.35ns)   --->   "%store_ln141 = store i8 0, i8 %new_str_addr_3" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:141]   --->   Operation 517 'store' 'store_ln141' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 163 <SV = 162> <Delay = 2.70>
ST_163 : Operation 518 [1/2] (1.35ns)   --->   "%temp_load_3 = load i8 %temp_addr_7" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:140]   --->   Operation 518 'load' 'temp_load_3' <Predicate = (!and_ln135)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_163 : Operation 519 [1/1] (0.00ns)   --->   "%new_str_addr_2 = getelementptr i8 %new_str, i64 0, i64 %len_5" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:140]   --->   Operation 519 'getelementptr' 'new_str_addr_2' <Predicate = (!and_ln135)> <Delay = 0.00>
ST_163 : Operation 520 [1/1] (1.35ns)   --->   "%store_ln140 = store i8 %temp_load_3, i8 %new_str_addr_2" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:140]   --->   Operation 520 'store' 'store_ln140' <Predicate = (!and_ln135)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_163 : Operation 521 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 521 'br' 'br_ln0' <Predicate = (!and_ln135)> <Delay = 0.00>
ST_163 : Operation 522 [1/1] (0.48ns)   --->   "%br_ln27 = br void" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 522 'br' 'br_ln27' <Predicate = true> <Delay = 0.48>

State 164 <SV = 157> <Delay = 0.00>
ST_164 : Operation 523 [1/2] (0.00ns)   --->   "%call_ln136 = call void @string_copy.16, i8 %new_str, i8 %table_str, i9 %trunc_ln136" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:136]   --->   Operation 523 'call' 'call_ln136' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_164 : Operation 524 [1/1] (0.00ns)   --->   "%br_ln137 = br void" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:137]   --->   Operation 524 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>

State 165 <SV = 163> <Delay = 1.38>
ST_165 : Operation 525 [1/1] (0.00ns)   --->   "%len = phi i64 %add_ln28_2, void, i64 0, void" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28]   --->   Operation 525 'phi' 'len' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 526 [1/1] (0.00ns)   --->   "%new_str_addr = getelementptr i8 %new_str, i64 0, i64 %len" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 526 'getelementptr' 'new_str_addr' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 527 [2/2] (1.35ns)   --->   "%new_str_load = load i8 %new_str_addr" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 527 'load' 'new_str_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_165 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %len, i32 8, i32 63" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 528 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 529 [1/1] (1.38ns)   --->   "%icmp_ln27_6 = icmp_slt  i56 %tmp_11, i56 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 529 'icmp' 'icmp_ln27_6' <Predicate = true> <Delay = 1.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 164> <Delay = 2.53>
ST_166 : Operation 530 [1/1] (1.47ns)   --->   "%add_ln28_2 = add i64 %len, i64 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28]   --->   Operation 530 'add' 'add_ln28_2' <Predicate = true> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 531 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 531 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 532 [1/2] (1.35ns)   --->   "%new_str_load = load i8 %new_str_addr" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 532 'load' 'new_str_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_166 : Operation 533 [1/1] (0.85ns)   --->   "%icmp_ln27_5 = icmp_ne  i8 %new_str_load, i8 0" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 533 'icmp' 'icmp_ln27_5' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 534 [1/1] (0.33ns)   --->   "%and_ln27_2 = and i1 %icmp_ln27_5, i1 %icmp_ln27_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 534 'and' 'and_ln27_2' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 535 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %and_ln27_2, void %_Z13string_lengthPKc.exit44, void" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 535 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 536 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28]   --->   Operation 536 'specloopname' 'specloopname_ln28' <Predicate = (and_ln27_2)> <Delay = 0.00>
ST_166 : Operation 537 [1/1] (0.00ns)   --->   "%br_ln27 = br void" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 537 'br' 'br_ln27' <Predicate = (and_ln27_2)> <Delay = 0.00>

State 167 <SV = 165> <Delay = 4.00>
ST_167 : Operation 538 [1/1] (0.00ns)   --->   "%trunc_ln146 = trunc i64 %len" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:146]   --->   Operation 538 'trunc' 'trunc_ln146' <Predicate = (icmp_ln122 & icmp_ln131 & icmp_ln131_1 & icmp_ln137) | (icmp_ln122 & icmp_ln131 & icmp_ln131_1 & and_ln135)> <Delay = 0.00>
ST_167 : Operation 539 [1/1] (1.20ns)   --->   "%out_index_7 = add i32 %trunc_ln146, i32 %out_index_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:146]   --->   Operation 539 'add' 'out_index_7' <Predicate = (icmp_ln122 & icmp_ln131 & icmp_ln131_1 & icmp_ln137) | (icmp_ln122 & icmp_ln131 & icmp_ln131_1 & and_ln135)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 540 [1/1] (1.11ns)   --->   "%icmp_ln146 = icmp_sgt  i32 %out_index_7, i32 254" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:146]   --->   Operation 540 'icmp' 'icmp_ln146' <Predicate = (icmp_ln122 & icmp_ln131 & icmp_ln131_1 & icmp_ln137) | (icmp_ln122 & icmp_ln131 & icmp_ln131_1 & and_ln135)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 541 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %icmp_ln146, void, void %.loopexit.loopexit" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:146]   --->   Operation 541 'br' 'br_ln146' <Predicate = (icmp_ln122 & icmp_ln131 & icmp_ln131_1 & icmp_ln137) | (icmp_ln122 & icmp_ln131 & icmp_ln131_1 & and_ln135)> <Delay = 0.00>
ST_167 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln150 = sext i32 %out_index_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:150]   --->   Operation 542 'sext' 'sext_ln150' <Predicate = (icmp_ln122 & icmp_ln131 & icmp_ln131_1 & icmp_ln137 & !icmp_ln146) | (icmp_ln122 & icmp_ln131 & icmp_ln131_1 & and_ln135 & !icmp_ln146)> <Delay = 0.00>
ST_167 : Operation 543 [1/1] (1.47ns)   --->   "%add_ln150 = add i64 %sext_ln150, i64 %output_read" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:150]   --->   Operation 543 'add' 'add_ln150' <Predicate = (icmp_ln122 & icmp_ln131 & icmp_ln131_1 & icmp_ln137 & !icmp_ln146) | (icmp_ln122 & icmp_ln131 & icmp_ln131_1 & and_ln135 & !icmp_ln146)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 544 [1/1] (1.20ns)   --->   "%sub_ln150 = sub i32 256, i32 %out_index_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:150]   --->   Operation 544 'sub' 'sub_ln150' <Predicate = (icmp_ln122 & icmp_ln131 & icmp_ln131_1 & icmp_ln137 & !icmp_ln146) | (icmp_ln122 & icmp_ln131 & icmp_ln131_1 & and_ln135 & !icmp_ln146)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 545 [2/2] (1.69ns)   --->   "%call_ln150 = call void @string_copy.1, i32 %gmem, i64 %add_ln150, i8 %new_str, i32 %sub_ln150" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:150]   --->   Operation 545 'call' 'call_ln150' <Predicate = (icmp_ln122 & icmp_ln131 & icmp_ln131_1 & icmp_ln137 & !icmp_ln146) | (icmp_ln122 & icmp_ln131 & icmp_ln131_1 & and_ln135 & !icmp_ln146)> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_167 : Operation 546 [1/1] (0.00ns)   --->   "%br_ln166 = br void %.loopexit" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:166]   --->   Operation 546 'br' 'br_ln166' <Predicate = (icmp_ln122 & icmp_ln131 & icmp_ln131_1 & icmp_ln146) | (icmp_ln122 & icmp_ln131 & icmp_ln131_1 & !and_ln135 & !icmp_ln137)> <Delay = 0.00>
ST_167 : Operation 547 [1/1] (0.00ns)   --->   "%ret_ln166 = ret" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:166]   --->   Operation 547 'ret' 'ret_ln166' <Predicate = (icmp_ln146) | (!and_ln135 & !icmp_ln137) | (!icmp_ln131_1) | (!icmp_ln131) | (!icmp_ln122)> <Delay = 0.00>

State 168 <SV = 166> <Delay = 0.97>
ST_168 : Operation 548 [1/1] (0.00ns)   --->   "%table_size_load_10 = load i32 %table_size" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:153]   --->   Operation 548 'load' 'table_size_load_10' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 549 [1/2] (0.00ns)   --->   "%call_ln150 = call void @string_copy.1, i32 %gmem, i64 %add_ln150, i8 %new_str, i32 %sub_ln150" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:150]   --->   Operation 549 'call' 'call_ln150' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_168 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %table_size_load_10, i32 9, i32 31" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:153]   --->   Operation 550 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 551 [1/1] (0.97ns)   --->   "%icmp_ln153 = icmp_slt  i23 %tmp_12, i23 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:153]   --->   Operation 551 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 552 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %icmp_ln153, void %._crit_edge6, void %.preheader.preheader" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:153]   --->   Operation 552 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 553 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 553 'br' 'br_ln0' <Predicate = (icmp_ln153)> <Delay = 0.48>

State 169 <SV = 167> <Delay = 1.47>
ST_169 : Operation 554 [1/1] (0.00ns)   --->   "%len_6 = phi i64 %add_ln28_3, void, i64 0, void %.preheader.preheader" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28]   --->   Operation 554 'phi' 'len_6' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 555 [1/1] (1.47ns)   --->   "%add_ln28_3 = add i64 %len_6, i64 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28]   --->   Operation 555 'add' 'add_ln28_3' <Predicate = true> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 556 [1/1] (0.00ns)   --->   "%empty_54 = trunc i64 %len_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28]   --->   Operation 556 'trunc' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 557 [1/1] (0.00ns)   --->   "%temp_addr_6 = getelementptr i8 %temp, i64 0, i64 %len_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 557 'getelementptr' 'temp_addr_6' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 558 [2/2] (1.35ns)   --->   "%temp_load_2 = load i8 %temp_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 558 'load' 'temp_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_169 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %len_6, i32 8, i32 63" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 559 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 560 [1/1] (1.38ns)   --->   "%icmp_ln27_8 = icmp_slt  i56 %tmp_13, i56 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 560 'icmp' 'icmp_ln27_8' <Predicate = true> <Delay = 1.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 168> <Delay = 2.53>
ST_170 : Operation 561 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 561 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 562 [1/2] (1.35ns)   --->   "%temp_load_2 = load i8 %temp_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 562 'load' 'temp_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_170 : Operation 563 [1/1] (0.85ns)   --->   "%icmp_ln27_7 = icmp_ne  i8 %temp_load_2, i8 0" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 563 'icmp' 'icmp_ln27_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 564 [1/1] (0.33ns)   --->   "%and_ln27_3 = and i1 %icmp_ln27_7, i1 %icmp_ln27_8" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 564 'and' 'and_ln27_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 565 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %and_ln27_3, void %_Z13string_lengthPKc.exit53, void" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 565 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 566 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28]   --->   Operation 566 'specloopname' 'specloopname_ln28' <Predicate = (and_ln27_3)> <Delay = 0.00>
ST_170 : Operation 567 [1/1] (0.00ns)   --->   "%br_ln27 = br void %.preheader" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27]   --->   Operation 567 'br' 'br_ln27' <Predicate = (and_ln27_3)> <Delay = 0.00>

State 171 <SV = 169> <Delay = 1.02>
ST_171 : Operation 568 [1/1] (0.00ns)   --->   "%table_size_load = load i32 %table_size" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155]   --->   Operation 568 'load' 'table_size_load' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 569 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i32 %table_size_load" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155]   --->   Operation 569 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_7_cast = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %trunc_ln11, i8 0" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:156]   --->   Operation 570 'bitconcatenate' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 571 [1/1] (1.02ns)   --->   "%add_ln156 = add i17 %tmp_7_cast, i17 %empty_54" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:156]   --->   Operation 571 'add' 'add_ln156' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i17 %add_ln156" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:156]   --->   Operation 572 'zext' 'zext_ln156' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 573 [1/1] (0.00ns)   --->   "%table_str_addr_7 = getelementptr i8 %table_str, i64 0, i64 %zext_ln156" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:156]   --->   Operation 573 'getelementptr' 'table_str_addr_7' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 574 [1/1] (0.48ns)   --->   "%br_ln8 = br void" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155]   --->   Operation 574 'br' 'br_ln8' <Predicate = true> <Delay = 0.48>

State 172 <SV = 170> <Delay = 1.35>
ST_172 : Operation 575 [1/1] (0.00ns)   --->   "%i_10 = phi i8 %add_ln8, void, i8 0, void %_Z13string_lengthPKc.exit53" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155]   --->   Operation 575 'phi' 'i_10' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 576 [1/1] (0.00ns)   --->   "%table_size_load_11 = load i32 %table_size" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155]   --->   Operation 576 'load' 'table_size_load_11' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 577 [1/1] (0.00ns)   --->   "%i_11_cast = zext i8 %i_10" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155]   --->   Operation 577 'zext' 'i_11_cast' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %table_size_load_11, i8 %i_10" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155]   --->   Operation 578 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i40 %tmp_8" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155]   --->   Operation 579 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 580 [1/1] (0.00ns)   --->   "%table_str_addr_8 = getelementptr i8 %table_str, i64 0, i64 %zext_ln11" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155]   --->   Operation 580 'getelementptr' 'table_str_addr_8' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 581 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 581 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 582 [1/1] (0.85ns)   --->   "%icmp_ln8 = icmp_eq  i8 %i_10, i8 255" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155]   --->   Operation 582 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 583 [1/1] (0.00ns)   --->   "%empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 255, i64 128"   --->   Operation 583 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 584 [1/1] (0.90ns)   --->   "%add_ln8 = add i8 %i_10, i8 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155]   --->   Operation 584 'add' 'add_ln8' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 585 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void, void %string_copy.15.exit" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155]   --->   Operation 585 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 586 [1/1] (0.00ns)   --->   "%temp_addr_8 = getelementptr i8 %temp, i64 0, i64 %i_11_cast" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155]   --->   Operation 586 'getelementptr' 'temp_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_172 : Operation 587 [2/2] (1.35ns)   --->   "%temp_load_4 = load i8 %temp_addr_8" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155]   --->   Operation 587 'load' 'temp_load_4' <Predicate = (!icmp_ln8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 173 <SV = 171> <Delay = 3.56>
ST_173 : Operation 588 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155]   --->   Operation 588 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_173 : Operation 589 [1/2] (1.35ns)   --->   "%temp_load_4 = load i8 %temp_addr_8" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155]   --->   Operation 589 'load' 'temp_load_4' <Predicate = (!icmp_ln8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_173 : Operation 590 [1/1] (0.85ns)   --->   "%icmp_ln8_8 = icmp_eq  i8 %temp_load_4, i8 0" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155]   --->   Operation 590 'icmp' 'icmp_ln8_8' <Predicate = (!icmp_ln8)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 591 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8_8, void, void %string_copy.15.exit" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155]   --->   Operation 591 'br' 'br_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_173 : Operation 592 [1/1] (1.35ns)   --->   "%store_ln9 = store i8 %temp_load_4, i17 %table_str_addr_8" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:9->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155]   --->   Operation 592 'store' 'store_ln9' <Predicate = (!icmp_ln8 & !icmp_ln8_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 131072> <RAM>
ST_173 : Operation 593 [1/1] (0.00ns)   --->   "%br_ln8 = br void" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155]   --->   Operation 593 'br' 'br_ln8' <Predicate = (!icmp_ln8 & !icmp_ln8_8)> <Delay = 0.00>

State 174 <SV = 172> <Delay = 1.69>
ST_174 : Operation 594 [1/1] (0.00ns)   --->   "%table_size_load_12 = load i32 %table_size" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:159]   --->   Operation 594 'load' 'table_size_load_12' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 595 [1/1] (1.35ns)   --->   "%store_ln11 = store i8 0, i17 %table_str_addr_8" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155]   --->   Operation 595 'store' 'store_ln11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 131072> <RAM>
ST_174 : Operation 596 [2/2] (1.35ns)   --->   "%new_str_load_1 = load i8 %new_str_addr_4" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:156]   --->   Operation 596 'load' 'new_str_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_174 : Operation 597 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157 = add i17 %empty_54, i17 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:157]   --->   Operation 597 'add' 'add_ln157' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_174 : Operation 598 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln157_1 = add i17 %tmp_7_cast, i17 %add_ln157" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:157]   --->   Operation 598 'add' 'add_ln157_1' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_174 : Operation 599 [1/1] (1.20ns)   --->   "%table_size_2 = add i32 %table_size_load_12, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:159]   --->   Operation 599 'add' 'table_size_2' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 600 [1/1] (0.48ns)   --->   "%store_ln160 = store i32 %table_size_2, i32 %table_size" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:160]   --->   Operation 600 'store' 'store_ln160' <Predicate = true> <Delay = 0.48>

State 175 <SV = 173> <Delay = 2.70>
ST_175 : Operation 601 [1/2] (1.35ns)   --->   "%new_str_load_1 = load i8 %new_str_addr_4" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:156]   --->   Operation 601 'load' 'new_str_load_1' <Predicate = (icmp_ln153)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_175 : Operation 602 [1/1] (1.35ns)   --->   "%store_ln156 = store i8 %new_str_load_1, i17 %table_str_addr_7" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:156]   --->   Operation 602 'store' 'store_ln156' <Predicate = (icmp_ln153)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 131072> <RAM>
ST_175 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i17 %add_ln157_1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:157]   --->   Operation 603 'zext' 'zext_ln157' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_175 : Operation 604 [1/1] (0.00ns)   --->   "%table_str_addr_9 = getelementptr i8 %table_str, i64 0, i64 %zext_ln157" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:157]   --->   Operation 604 'getelementptr' 'table_str_addr_9' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_175 : Operation 605 [1/1] (1.35ns)   --->   "%store_ln157 = store i8 0, i17 %table_str_addr_9" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:157]   --->   Operation 605 'store' 'store_ln157' <Predicate = (icmp_ln153)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 131072> <RAM>
ST_175 : Operation 606 [1/1] (0.00ns)   --->   "%br_ln160 = br void %._crit_edge6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:160]   --->   Operation 606 'br' 'br_ln160' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_175 : Operation 607 [1/1] (1.19ns)   --->   "%add_ln131 = add i31 %i_9, i31 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:131]   --->   Operation 607 'add' 'add_ln131' <Predicate = true> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 174> <Delay = 0.48>
ST_176 : Operation 608 [2/2] (0.48ns)   --->   "%call_ln162 = call void @string_copy, i8 %temp, i8 %new_str" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:162]   --->   Operation 608 'call' 'call_ln162' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 177 <SV = 175> <Delay = 0.00>
ST_177 : Operation 609 [1/2] (0.00ns)   --->   "%call_ln162 = call void @string_copy, i8 %temp, i8 %new_str" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:162]   --->   Operation 609 'call' 'call_ln162' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_177 : Operation 610 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 610 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 178 <SV = 83> <Delay = 1.47>
ST_178 : Operation 611 [1/1] (0.00ns)   --->   "%out_index_0_lcssa = phi i32 %trunc_ln118, void %_Z13string_lengthPKc.exit, i32 %out_index_6, void %._crit_edge.loopexit"   --->   Operation 611 'phi' 'out_index_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln165 = sext i32 %out_index_0_lcssa" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 612 'sext' 'sext_ln165' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 613 [1/1] (0.00ns)   --->   "%trunc_ln165_1 = trunc i32 %out_index_0_lcssa" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 613 'trunc' 'trunc_ln165_1' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 614 [1/1] (1.47ns)   --->   "%add_ln165 = add i64 %sext_ln165, i64 %output_read" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 614 'add' 'add_ln165' <Predicate = true> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 615 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln165, i32 2, i32 63" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 615 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 616 [1/1] (0.00ns)   --->   "%sext_ln165_1 = sext i62 %trunc_ln" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 616 'sext' 'sext_ln165_1' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 617 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln165_1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 617 'getelementptr' 'gmem_addr_6' <Predicate = true> <Delay = 0.00>

State 179 <SV = 84> <Delay = 4.89>
ST_179 : Operation 618 [1/1] (0.00ns)   --->   "%trunc_ln165 = trunc i64 %output_read" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 618 'trunc' 'trunc_ln165' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 619 [1/1] (0.62ns)   --->   "%add_ln165_1 = add i2 %trunc_ln165_1, i2 %trunc_ln165" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 619 'add' 'add_ln165_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i2 %add_ln165_1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 620 'zext' 'zext_ln165' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 621 [1/1] (0.58ns)   --->   "%shl_ln165 = shl i4 1, i4 %zext_ln165" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 621 'shl' 'shl_ln165' <Predicate = true> <Delay = 0.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 622 [1/1] (4.89ns)   --->   "%empty_56 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_6, i32 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 622 'writereq' 'empty_56' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 180 <SV = 85> <Delay = 4.89>
ST_180 : Operation 623 [1/1] (4.89ns)   --->   "%write_ln165 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_6, i32 0, i4 %shl_ln165" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 623 'write' 'write_ln165' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 181 <SV = 86> <Delay = 4.89>
ST_181 : Operation 624 [68/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 624 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 182 <SV = 87> <Delay = 4.89>
ST_182 : Operation 625 [67/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 625 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 183 <SV = 88> <Delay = 4.89>
ST_183 : Operation 626 [66/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 626 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 184 <SV = 89> <Delay = 4.89>
ST_184 : Operation 627 [65/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 627 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 185 <SV = 90> <Delay = 4.89>
ST_185 : Operation 628 [64/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 628 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 186 <SV = 91> <Delay = 4.89>
ST_186 : Operation 629 [63/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 629 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 187 <SV = 92> <Delay = 4.89>
ST_187 : Operation 630 [62/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 630 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 188 <SV = 93> <Delay = 4.89>
ST_188 : Operation 631 [61/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 631 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 189 <SV = 94> <Delay = 4.89>
ST_189 : Operation 632 [60/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 632 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 190 <SV = 95> <Delay = 4.89>
ST_190 : Operation 633 [59/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 633 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 191 <SV = 96> <Delay = 4.89>
ST_191 : Operation 634 [58/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 634 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 192 <SV = 97> <Delay = 4.89>
ST_192 : Operation 635 [57/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 635 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 193 <SV = 98> <Delay = 4.89>
ST_193 : Operation 636 [56/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 636 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 194 <SV = 99> <Delay = 4.89>
ST_194 : Operation 637 [55/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 637 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 195 <SV = 100> <Delay = 4.89>
ST_195 : Operation 638 [54/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 638 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 196 <SV = 101> <Delay = 4.89>
ST_196 : Operation 639 [53/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 639 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 197 <SV = 102> <Delay = 4.89>
ST_197 : Operation 640 [52/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 640 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 198 <SV = 103> <Delay = 4.89>
ST_198 : Operation 641 [51/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 641 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 199 <SV = 104> <Delay = 4.89>
ST_199 : Operation 642 [50/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 642 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 200 <SV = 105> <Delay = 4.89>
ST_200 : Operation 643 [49/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 643 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 201 <SV = 106> <Delay = 4.89>
ST_201 : Operation 644 [48/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 644 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 202 <SV = 107> <Delay = 4.89>
ST_202 : Operation 645 [47/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 645 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 203 <SV = 108> <Delay = 4.89>
ST_203 : Operation 646 [46/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 646 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 204 <SV = 109> <Delay = 4.89>
ST_204 : Operation 647 [45/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 647 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 205 <SV = 110> <Delay = 4.89>
ST_205 : Operation 648 [44/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 648 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 206 <SV = 111> <Delay = 4.89>
ST_206 : Operation 649 [43/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 649 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 207 <SV = 112> <Delay = 4.89>
ST_207 : Operation 650 [42/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 650 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 208 <SV = 113> <Delay = 4.89>
ST_208 : Operation 651 [41/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 651 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 209 <SV = 114> <Delay = 4.89>
ST_209 : Operation 652 [40/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 652 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 210 <SV = 115> <Delay = 4.89>
ST_210 : Operation 653 [39/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 653 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 211 <SV = 116> <Delay = 4.89>
ST_211 : Operation 654 [38/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 654 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 212 <SV = 117> <Delay = 4.89>
ST_212 : Operation 655 [37/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 655 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 213 <SV = 118> <Delay = 4.89>
ST_213 : Operation 656 [36/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 656 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 214 <SV = 119> <Delay = 4.89>
ST_214 : Operation 657 [35/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 657 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 215 <SV = 120> <Delay = 4.89>
ST_215 : Operation 658 [34/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 658 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 216 <SV = 121> <Delay = 4.89>
ST_216 : Operation 659 [33/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 659 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 217 <SV = 122> <Delay = 4.89>
ST_217 : Operation 660 [32/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 660 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 218 <SV = 123> <Delay = 4.89>
ST_218 : Operation 661 [31/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 661 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 219 <SV = 124> <Delay = 4.89>
ST_219 : Operation 662 [30/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 662 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 220 <SV = 125> <Delay = 4.89>
ST_220 : Operation 663 [29/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 663 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 221 <SV = 126> <Delay = 4.89>
ST_221 : Operation 664 [28/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 664 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 222 <SV = 127> <Delay = 4.89>
ST_222 : Operation 665 [27/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 665 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 223 <SV = 128> <Delay = 4.89>
ST_223 : Operation 666 [26/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 666 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 224 <SV = 129> <Delay = 4.89>
ST_224 : Operation 667 [25/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 667 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 225 <SV = 130> <Delay = 4.89>
ST_225 : Operation 668 [24/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 668 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 226 <SV = 131> <Delay = 4.89>
ST_226 : Operation 669 [23/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 669 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 227 <SV = 132> <Delay = 4.89>
ST_227 : Operation 670 [22/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 670 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 228 <SV = 133> <Delay = 4.89>
ST_228 : Operation 671 [21/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 671 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 229 <SV = 134> <Delay = 4.89>
ST_229 : Operation 672 [20/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 672 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 230 <SV = 135> <Delay = 4.89>
ST_230 : Operation 673 [19/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 673 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 231 <SV = 136> <Delay = 4.89>
ST_231 : Operation 674 [18/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 674 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 232 <SV = 137> <Delay = 4.89>
ST_232 : Operation 675 [17/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 675 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 233 <SV = 138> <Delay = 4.89>
ST_233 : Operation 676 [16/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 676 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 234 <SV = 139> <Delay = 4.89>
ST_234 : Operation 677 [15/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 677 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 235 <SV = 140> <Delay = 4.89>
ST_235 : Operation 678 [14/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 678 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 236 <SV = 141> <Delay = 4.89>
ST_236 : Operation 679 [13/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 679 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 237 <SV = 142> <Delay = 4.89>
ST_237 : Operation 680 [12/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 680 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 238 <SV = 143> <Delay = 4.89>
ST_238 : Operation 681 [11/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 681 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 239 <SV = 144> <Delay = 4.89>
ST_239 : Operation 682 [10/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 682 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 240 <SV = 145> <Delay = 4.89>
ST_240 : Operation 683 [9/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 683 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 241 <SV = 146> <Delay = 4.89>
ST_241 : Operation 684 [8/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 684 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 242 <SV = 147> <Delay = 4.89>
ST_242 : Operation 685 [7/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 685 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 243 <SV = 148> <Delay = 4.89>
ST_243 : Operation 686 [6/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 686 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 244 <SV = 149> <Delay = 4.89>
ST_244 : Operation 687 [5/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 687 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 245 <SV = 150> <Delay = 4.89>
ST_245 : Operation 688 [4/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 688 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 246 <SV = 151> <Delay = 4.89>
ST_246 : Operation 689 [3/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 689 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 247 <SV = 152> <Delay = 4.89>
ST_247 : Operation 690 [2/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 690 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 248 <SV = 153> <Delay = 4.89>
ST_248 : Operation 691 [1/68] (4.89ns)   --->   "%empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_6" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165]   --->   Operation 691 'writeresp' 'empty_57' <Predicate = true> <Delay = 4.89> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_248 : Operation 692 [1/1] (0.00ns)   --->   "%br_ln166 = br void %.loopexit" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:166]   --->   Operation 692 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.7ns, clock uncertainty: 1.81ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:111) [14]  (0.489 ns)

 <State 2>: 2.21ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:111) [14]  (0 ns)
	'getelementptr' operation ('table_str_addr', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:112) [23]  (0 ns)
	'store' operation ('store_ln112', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:112) of variable 'trunc_ln112', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:112 on array 'table.str', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:106 [29]  (1.35 ns)
	blocking operation 0.857 ns on control path)

 <State 3>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_48') with incoming values : ('empty_49') [35]  (0.489 ns)

 <State 4>: 2.21ns
The critical path consists of the following:
	'phi' operation ('empty_48') with incoming values : ('empty_49') [35]  (0 ns)
	'getelementptr' operation ('temp_addr') [43]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'temp', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:117 [44]  (1.35 ns)
	blocking operation 0.857 ns on control path)

 <State 5>: 4.89ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [50]  (0 ns)
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 6>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 7>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 8>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 9>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 10>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 11>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 12>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 13>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 14>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 15>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 16>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 17>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 18>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 19>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 20>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 21>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 22>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 23>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 24>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 25>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 26>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 27>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 28>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 29>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 30>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 31>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 32>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 33>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 34>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 35>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 36>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 37>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 38>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 39>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 40>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 41>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 42>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 43>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 44>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 45>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 46>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 47>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 48>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 49>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 50>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 51>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 52>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 53>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 54>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 55>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 56>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 57>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 58>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 59>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 60>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 61>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 62>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 63>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 64>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 65>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 66>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 67>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 68>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 69>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 70>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 71>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 72>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 73>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 74>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [51]  (4.89 ns)

 <State 75>: 4.89ns
The critical path consists of the following:
	bus read on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121) [52]  (4.89 ns)

 <State 76>: 1.48ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln122', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:122) [54]  (0.988 ns)
	blocking operation 0.489 ns on control path)

 <State 77>: 0ns
The critical path consists of the following:

 <State 78>: 1.69ns
The critical path consists of the following:
	'call' operation ('call_ln124', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:124) to 'string_copy.1' [60]  (1.69 ns)

 <State 79>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('len', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) with incoming values : ('add_ln28', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) [63]  (0.489 ns)

 <State 80>: 1.39ns
The critical path consists of the following:
	'phi' operation ('len', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) with incoming values : ('add_ln28', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) [63]  (0 ns)
	'icmp' operation ('icmp_ln27_2', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27) [70]  (1.39 ns)

 <State 81>: 2.54ns
The critical path consists of the following:
	'load' operation ('temp_load', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27) on array 'temp', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:117 [67]  (1.35 ns)
	'icmp' operation ('icmp_ln27', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27) [68]  (0.856 ns)
	'and' operation ('and_ln27', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27) [71]  (0.331 ns)

 <State 82>: 1.58ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln131', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:131) [80]  (1.1 ns)
	multiplexor before 'phi' operation ('out_index') with incoming values : ('trunc_ln118', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:118) ('out_index', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:146) [254]  (0.489 ns)

 <State 83>: 1.11ns
The critical path consists of the following:
	'phi' operation ('i', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:131) with incoming values : ('add_ln131', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:131) [87]  (0 ns)
	'icmp' operation ('icmp_ln131_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:131) [90]  (1.11 ns)

 <State 84>: 2.21ns
The critical path consists of the following:
	'phi' operation ('empty_51') with incoming values : ('empty_52') [96]  (0 ns)
	'getelementptr' operation ('new_str_addr_1') [104]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'new_str', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:132 [105]  (1.35 ns)
	blocking operation 0.857 ns on control path)

 <State 85>: 1.47ns
The critical path consists of the following:
	'add' operation ('add_ln133', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [111]  (1.47 ns)

 <State 86>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 87>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 88>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 89>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 90>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 91>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 92>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 93>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 94>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 95>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 96>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 97>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 98>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 99>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 100>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 101>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 102>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 103>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 104>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 105>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 106>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 107>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 108>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 109>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 110>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 111>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 112>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 113>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 114>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 115>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 116>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 117>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 118>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 119>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 120>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 121>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 122>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 123>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 124>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 125>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 126>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 127>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 128>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 129>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 130>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 131>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 132>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 133>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 134>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 135>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 136>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 137>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 138>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 139>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 140>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 141>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 142>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 143>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 144>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 145>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 146>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 147>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 148>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 149>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 150>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 151>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 152>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 153>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 154>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 155>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [115]  (4.89 ns)

 <State 156>: 4.89ns
The critical path consists of the following:
	bus read on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:133) [116]  (4.89 ns)

 <State 157>: 1.93ns
The critical path consists of the following:
	'load' operation ('table_size_load_9', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:135) on local variable 'table_size' [108]  (0 ns)
	'icmp' operation ('icmp_ln135', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:135) [117]  (1.11 ns)
	'and' operation ('and_ln135', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:135) [120]  (0.331 ns)
	blocking operation 0.489 ns on control path)

 <State 158>: 1.39ns
The critical path consists of the following:
	'phi' operation ('len', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) with incoming values : ('add_ln28_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) [128]  (0 ns)
	'icmp' operation ('icmp_ln27_4', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27) [135]  (1.39 ns)

 <State 159>: 2.54ns
The critical path consists of the following:
	'load' operation ('temp_load_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27) on array 'temp', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:117 [132]  (1.35 ns)
	'icmp' operation ('icmp_ln27_3', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27) [133]  (0.856 ns)
	'and' operation ('and_ln27_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27) [136]  (0.331 ns)

 <State 160>: 0.489ns
The critical path consists of the following:
	'call' operation ('call_ln139', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:139) to 'string_copy' [143]  (0.489 ns)

 <State 161>: 0ns
The critical path consists of the following:

 <State 162>: 2.26ns
The critical path consists of the following:
	'add' operation ('add_ln141', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:141) [147]  (0.907 ns)
	'getelementptr' operation ('new_str_addr_3', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:141) [149]  (0 ns)
	'store' operation ('store_ln141', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:141) of constant 0 on array 'new_str', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:132 [150]  (1.35 ns)

 <State 163>: 2.7ns
The critical path consists of the following:
	'load' operation ('temp_load_3', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:140) on array 'temp', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:117 [144]  (1.35 ns)
	'store' operation ('store_ln140', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:140) of variable 'temp_load_3', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:140 on array 'new_str', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:132 [146]  (1.35 ns)

 <State 164>: 0ns
The critical path consists of the following:

 <State 165>: 1.39ns
The critical path consists of the following:
	'phi' operation ('len', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) with incoming values : ('add_ln28_2', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) [159]  (0 ns)
	'icmp' operation ('icmp_ln27_6', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27) [166]  (1.39 ns)

 <State 166>: 2.54ns
The critical path consists of the following:
	'load' operation ('new_str_load', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27) on array 'new_str', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:132 [163]  (1.35 ns)
	'icmp' operation ('icmp_ln27_5', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27) [164]  (0.856 ns)
	'and' operation ('and_ln27_2', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27) [167]  (0.331 ns)

 <State 167>: 4.01ns
The critical path consists of the following:
	'add' operation ('add_ln150', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:150) [180]  (1.47 ns)
	'call' operation ('call_ln150', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:150) to 'string_copy.1' [182]  (1.69 ns)
	blocking operation 0.844 ns on control path)

 <State 168>: 0.973ns
The critical path consists of the following:
	'load' operation ('table_size_load_10', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:153) on local variable 'table_size' [178]  (0 ns)
	'icmp' operation ('icmp_ln153', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:153) [184]  (0.973 ns)

 <State 169>: 1.47ns
The critical path consists of the following:
	'phi' operation ('len', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) with incoming values : ('add_ln28_3', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) [189]  (0 ns)
	'add' operation ('add_ln28_3', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) [190]  (1.47 ns)

 <State 170>: 2.54ns
The critical path consists of the following:
	'load' operation ('temp_load_2', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27) on array 'temp', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:117 [194]  (1.35 ns)
	'icmp' operation ('icmp_ln27_7', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27) [195]  (0.856 ns)
	'and' operation ('and_ln27_3', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27) [198]  (0.331 ns)

 <State 171>: 1.03ns
The critical path consists of the following:
	'load' operation ('table_size_load', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155) on local variable 'table_size' [204]  (0 ns)
	'add' operation ('add_ln156', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:156) [207]  (1.03 ns)

 <State 172>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155) with incoming values : ('add_ln8', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155) [212]  (0 ns)
	'getelementptr' operation ('temp_addr_8', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155) [225]  (0 ns)
	'load' operation ('temp_load_4', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155) on array 'temp', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:117 [226]  (1.35 ns)

 <State 173>: 3.56ns
The critical path consists of the following:
	'load' operation ('temp_load_4', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155) on array 'temp', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:117 [226]  (1.35 ns)
	'store' operation ('store_ln9', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:9->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155) of variable 'temp_load_4', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155 on array 'table.str', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:106 [230]  (1.35 ns)
	blocking operation 0.856 ns on control path)

 <State 174>: 1.69ns
The critical path consists of the following:
	'load' operation ('table_size_load_12', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:159) on local variable 'table_size' [233]  (0 ns)
	'add' operation ('table_size', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:159) [242]  (1.2 ns)
	'store' operation ('store_ln160', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:160) of variable 'table_size', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:159 on local variable 'table_size' [243]  (0.489 ns)

 <State 175>: 2.7ns
The critical path consists of the following:
	'load' operation ('new_str_load_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:156) on array 'new_str', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:132 [235]  (1.35 ns)
	'store' operation ('store_ln156', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:156) of variable 'new_str_load_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:156 on array 'table.str', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:106 [236]  (1.35 ns)

 <State 176>: 0.489ns
The critical path consists of the following:
	'call' operation ('call_ln162', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:162) to 'string_copy' [246]  (0.489 ns)

 <State 177>: 0ns
The critical path consists of the following:

 <State 178>: 1.47ns
The critical path consists of the following:
	'phi' operation ('out_index') with incoming values : ('trunc_ln118', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:118) ('out_index', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:146) [254]  (0 ns)
	'add' operation ('add_ln165', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [258]  (1.47 ns)

 <State 179>: 4.89ns
The critical path consists of the following:
	bus request on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [265]  (4.89 ns)

 <State 180>: 4.89ns
The critical path consists of the following:
	bus write on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [266]  (4.89 ns)

 <State 181>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 182>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 183>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 184>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 185>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 186>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 187>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 188>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 189>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 190>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 191>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 192>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 193>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 194>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 195>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 196>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 197>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 198>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 199>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 200>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 201>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 202>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 203>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 204>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 205>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 206>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 207>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 208>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 209>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 210>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 211>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 212>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 213>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 214>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 215>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 216>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 217>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 218>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 219>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 220>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 221>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 222>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 223>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 224>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 225>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 226>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 227>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 228>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 229>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 230>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 231>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 232>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 233>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 234>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 235>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 236>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 237>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 238>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 239>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 240>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 241>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 242>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 243>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 244>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 245>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 246>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 247>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)

 <State 248>: 4.89ns
The critical path consists of the following:
	bus response on port 'gmem' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:165) [267]  (4.89 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
