<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: Pio Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_pio-members.xhtml">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Pio Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_g55___p_i_o.xhtml">Parallel Input/Output Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> hardware registers.  
 <a href="struct_pio.xhtml#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="pio_8h_source.xhtml">pio.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:aa2303c26dd07726330d3e4c558a108b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#aa2303c26dd07726330d3e4c558a108b2">PIO_PER</a></td></tr>
<tr class="memdesc:aa2303c26dd07726330d3e4c558a108b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0000) PIO Enable Register  <a href="#aa2303c26dd07726330d3e4c558a108b2">More...</a><br /></td></tr>
<tr class="separator:aa2303c26dd07726330d3e4c558a108b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c8414f679e47037c74c912052c6fc13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#a8c8414f679e47037c74c912052c6fc13">PIO_PDR</a></td></tr>
<tr class="memdesc:a8c8414f679e47037c74c912052c6fc13"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0004) PIO Disable Register  <a href="#a8c8414f679e47037c74c912052c6fc13">More...</a><br /></td></tr>
<tr class="separator:a8c8414f679e47037c74c912052c6fc13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8d86ba536dc428e4b1cb59f6631312a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#ae8d86ba536dc428e4b1cb59f6631312a">PIO_PSR</a></td></tr>
<tr class="memdesc:ae8d86ba536dc428e4b1cb59f6631312a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0008) PIO Status Register  <a href="#ae8d86ba536dc428e4b1cb59f6631312a">More...</a><br /></td></tr>
<tr class="separator:ae8d86ba536dc428e4b1cb59f6631312a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a855fc06db30ee4fe63e12b935f69eaef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#a855fc06db30ee4fe63e12b935f69eaef">Reserved1</a> [1]</td></tr>
<tr class="separator:a855fc06db30ee4fe63e12b935f69eaef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac0e91f44f710828b9785d92e77aa3ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#aac0e91f44f710828b9785d92e77aa3ad">PIO_OER</a></td></tr>
<tr class="memdesc:aac0e91f44f710828b9785d92e77aa3ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0010) Output Enable Register  <a href="#aac0e91f44f710828b9785d92e77aa3ad">More...</a><br /></td></tr>
<tr class="separator:aac0e91f44f710828b9785d92e77aa3ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94fafd0bebe0d32d9ea331a5b6981751"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#a94fafd0bebe0d32d9ea331a5b6981751">PIO_ODR</a></td></tr>
<tr class="memdesc:a94fafd0bebe0d32d9ea331a5b6981751"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0014) Output Disable Register  <a href="#a94fafd0bebe0d32d9ea331a5b6981751">More...</a><br /></td></tr>
<tr class="separator:a94fafd0bebe0d32d9ea331a5b6981751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2e9e59f346fb833faed3008facbbc38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#ac2e9e59f346fb833faed3008facbbc38">PIO_OSR</a></td></tr>
<tr class="memdesc:ac2e9e59f346fb833faed3008facbbc38"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0018) Output Status Register  <a href="#ac2e9e59f346fb833faed3008facbbc38">More...</a><br /></td></tr>
<tr class="separator:ac2e9e59f346fb833faed3008facbbc38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a003ca0d36bf30bf1543d6617eddcda6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#a003ca0d36bf30bf1543d6617eddcda6e">Reserved2</a> [1]</td></tr>
<tr class="separator:a003ca0d36bf30bf1543d6617eddcda6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad18dbc543470509842d754948f4bf3e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#ad18dbc543470509842d754948f4bf3e9">PIO_IFER</a></td></tr>
<tr class="memdesc:ad18dbc543470509842d754948f4bf3e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0020) Glitch Input Filter Enable Register  <a href="#ad18dbc543470509842d754948f4bf3e9">More...</a><br /></td></tr>
<tr class="separator:ad18dbc543470509842d754948f4bf3e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46cd25b513fb60a1205a0cc52477ec7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#a46cd25b513fb60a1205a0cc52477ec7a">PIO_IFDR</a></td></tr>
<tr class="memdesc:a46cd25b513fb60a1205a0cc52477ec7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0024) Glitch Input Filter Disable Register  <a href="#a46cd25b513fb60a1205a0cc52477ec7a">More...</a><br /></td></tr>
<tr class="separator:a46cd25b513fb60a1205a0cc52477ec7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab79709d9e4f15eea18a20e4726f80d00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#ab79709d9e4f15eea18a20e4726f80d00">PIO_IFSR</a></td></tr>
<tr class="memdesc:ab79709d9e4f15eea18a20e4726f80d00"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0028) Glitch Input Filter Status Register  <a href="#ab79709d9e4f15eea18a20e4726f80d00">More...</a><br /></td></tr>
<tr class="separator:ab79709d9e4f15eea18a20e4726f80d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a2e3d4473d7a4c9771ad1a88caf3bcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#a8a2e3d4473d7a4c9771ad1a88caf3bcb">Reserved3</a> [1]</td></tr>
<tr class="separator:a8a2e3d4473d7a4c9771ad1a88caf3bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff7c1c306d049c5c8788f861d3213d7d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#aff7c1c306d049c5c8788f861d3213d7d">PIO_SODR</a></td></tr>
<tr class="memdesc:aff7c1c306d049c5c8788f861d3213d7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0030) Set Output Data Register  <a href="#aff7c1c306d049c5c8788f861d3213d7d">More...</a><br /></td></tr>
<tr class="separator:aff7c1c306d049c5c8788f861d3213d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7695904ac144e94f30f91e628a3c0988"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#a7695904ac144e94f30f91e628a3c0988">PIO_CODR</a></td></tr>
<tr class="memdesc:a7695904ac144e94f30f91e628a3c0988"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0034) Clear Output Data Register  <a href="#a7695904ac144e94f30f91e628a3c0988">More...</a><br /></td></tr>
<tr class="separator:a7695904ac144e94f30f91e628a3c0988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d65b86ae7fd35f6764b5fff660ee6e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#a7d65b86ae7fd35f6764b5fff660ee6e2">PIO_ODSR</a></td></tr>
<tr class="memdesc:a7d65b86ae7fd35f6764b5fff660ee6e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0038) Output Data Status Register  <a href="#a7d65b86ae7fd35f6764b5fff660ee6e2">More...</a><br /></td></tr>
<tr class="separator:a7d65b86ae7fd35f6764b5fff660ee6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33cc522d805124900f831a37fdaf55dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#a33cc522d805124900f831a37fdaf55dd">PIO_PDSR</a></td></tr>
<tr class="memdesc:a33cc522d805124900f831a37fdaf55dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x003C) Pin Data Status Register  <a href="#a33cc522d805124900f831a37fdaf55dd">More...</a><br /></td></tr>
<tr class="separator:a33cc522d805124900f831a37fdaf55dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75182efeb29a07760fc35e05b368a5c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#a75182efeb29a07760fc35e05b368a5c3">PIO_IER</a></td></tr>
<tr class="memdesc:a75182efeb29a07760fc35e05b368a5c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0040) Interrupt Enable Register  <a href="#a75182efeb29a07760fc35e05b368a5c3">More...</a><br /></td></tr>
<tr class="separator:a75182efeb29a07760fc35e05b368a5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd99aae301a7c82e9872d86793da33bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#afd99aae301a7c82e9872d86793da33bf">PIO_IDR</a></td></tr>
<tr class="memdesc:afd99aae301a7c82e9872d86793da33bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0044) Interrupt Disable Register  <a href="#afd99aae301a7c82e9872d86793da33bf">More...</a><br /></td></tr>
<tr class="separator:afd99aae301a7c82e9872d86793da33bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac495695f6b675294ace7c6e21af5a536"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#ac495695f6b675294ace7c6e21af5a536">PIO_IMR</a></td></tr>
<tr class="memdesc:ac495695f6b675294ace7c6e21af5a536"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0048) Interrupt Mask Register  <a href="#ac495695f6b675294ace7c6e21af5a536">More...</a><br /></td></tr>
<tr class="separator:ac495695f6b675294ace7c6e21af5a536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dc58248c7519e1b4ccaae2435b4ded9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#a1dc58248c7519e1b4ccaae2435b4ded9">PIO_ISR</a></td></tr>
<tr class="memdesc:a1dc58248c7519e1b4ccaae2435b4ded9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x004C) Interrupt Status Register  <a href="#a1dc58248c7519e1b4ccaae2435b4ded9">More...</a><br /></td></tr>
<tr class="separator:a1dc58248c7519e1b4ccaae2435b4ded9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af68e661b1455cfab2616320cd9d3ccd2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#af68e661b1455cfab2616320cd9d3ccd2">PIO_MDER</a></td></tr>
<tr class="memdesc:af68e661b1455cfab2616320cd9d3ccd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0050) Multi-driver Enable Register  <a href="#af68e661b1455cfab2616320cd9d3ccd2">More...</a><br /></td></tr>
<tr class="separator:af68e661b1455cfab2616320cd9d3ccd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54806000eb1cd17607ba58ef8d1cbcee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#a54806000eb1cd17607ba58ef8d1cbcee">PIO_MDDR</a></td></tr>
<tr class="memdesc:a54806000eb1cd17607ba58ef8d1cbcee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0054) Multi-driver Disable Register  <a href="#a54806000eb1cd17607ba58ef8d1cbcee">More...</a><br /></td></tr>
<tr class="separator:a54806000eb1cd17607ba58ef8d1cbcee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae712e1aa8c0c1130c8cde6d0791f7c9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#ae712e1aa8c0c1130c8cde6d0791f7c9f">PIO_MDSR</a></td></tr>
<tr class="memdesc:ae712e1aa8c0c1130c8cde6d0791f7c9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0058) Multi-driver Status Register  <a href="#ae712e1aa8c0c1130c8cde6d0791f7c9f">More...</a><br /></td></tr>
<tr class="separator:ae712e1aa8c0c1130c8cde6d0791f7c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e937b1c28fa639af2f5423a3a1f077c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#a6e937b1c28fa639af2f5423a3a1f077c">Reserved4</a> [1]</td></tr>
<tr class="separator:a6e937b1c28fa639af2f5423a3a1f077c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4410ebdd04205168f4c15c40c8d0bb68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#a4410ebdd04205168f4c15c40c8d0bb68">PIO_PUDR</a></td></tr>
<tr class="memdesc:a4410ebdd04205168f4c15c40c8d0bb68"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0060) Pull-up Disable Register  <a href="#a4410ebdd04205168f4c15c40c8d0bb68">More...</a><br /></td></tr>
<tr class="separator:a4410ebdd04205168f4c15c40c8d0bb68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0fedbb32919ba433a9a7a25f889661a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#ac0fedbb32919ba433a9a7a25f889661a">PIO_PUER</a></td></tr>
<tr class="memdesc:ac0fedbb32919ba433a9a7a25f889661a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0064) Pull-up Enable Register  <a href="#ac0fedbb32919ba433a9a7a25f889661a">More...</a><br /></td></tr>
<tr class="separator:ac0fedbb32919ba433a9a7a25f889661a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4f5554625c118259ca076b0bf3dc0c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#af4f5554625c118259ca076b0bf3dc0c4">PIO_PUSR</a></td></tr>
<tr class="memdesc:af4f5554625c118259ca076b0bf3dc0c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0068) Pad Pull-up Status Register  <a href="#af4f5554625c118259ca076b0bf3dc0c4">More...</a><br /></td></tr>
<tr class="separator:af4f5554625c118259ca076b0bf3dc0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af327203163a6fc78b195cc4568d7fe61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#af327203163a6fc78b195cc4568d7fe61">Reserved5</a> [1]</td></tr>
<tr class="separator:af327203163a6fc78b195cc4568d7fe61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a347cc6e62a02e7b5cffde8600a424b3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#a347cc6e62a02e7b5cffde8600a424b3a">PIO_ABCDSR</a> [2]</td></tr>
<tr class="memdesc:a347cc6e62a02e7b5cffde8600a424b3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0070) Peripheral Select Register  <a href="#a347cc6e62a02e7b5cffde8600a424b3a">More...</a><br /></td></tr>
<tr class="separator:a347cc6e62a02e7b5cffde8600a424b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab07e92e8369624353daf9e9f70d00e57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#ab07e92e8369624353daf9e9f70d00e57">Reserved6</a> [2]</td></tr>
<tr class="separator:ab07e92e8369624353daf9e9f70d00e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5d1f593484644bfe4dd0a68de66169a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#aa5d1f593484644bfe4dd0a68de66169a">PIO_IFSCDR</a></td></tr>
<tr class="memdesc:aa5d1f593484644bfe4dd0a68de66169a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0080) Input Filter Slow Clock Disable Register  <a href="#aa5d1f593484644bfe4dd0a68de66169a">More...</a><br /></td></tr>
<tr class="separator:aa5d1f593484644bfe4dd0a68de66169a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa591230ac3dfab8a00ff1d6609d5cae6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#aa591230ac3dfab8a00ff1d6609d5cae6">PIO_IFSCER</a></td></tr>
<tr class="memdesc:aa591230ac3dfab8a00ff1d6609d5cae6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0084) Input Filter Slow Clock Enable Register  <a href="#aa591230ac3dfab8a00ff1d6609d5cae6">More...</a><br /></td></tr>
<tr class="separator:aa591230ac3dfab8a00ff1d6609d5cae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab23b8cc26e3b5328857555107391a7f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#ab23b8cc26e3b5328857555107391a7f6">PIO_IFSCSR</a></td></tr>
<tr class="memdesc:ab23b8cc26e3b5328857555107391a7f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0088) Input Filter Slow Clock Status Register  <a href="#ab23b8cc26e3b5328857555107391a7f6">More...</a><br /></td></tr>
<tr class="separator:ab23b8cc26e3b5328857555107391a7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a473d417864f780fdc1120a790814e9f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#a473d417864f780fdc1120a790814e9f1">PIO_SCDR</a></td></tr>
<tr class="memdesc:a473d417864f780fdc1120a790814e9f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x008C) Slow Clock Divider Debouncing Register  <a href="#a473d417864f780fdc1120a790814e9f1">More...</a><br /></td></tr>
<tr class="separator:a473d417864f780fdc1120a790814e9f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2e57e5c03c9d8daf8b58b4e649423f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#ab2e57e5c03c9d8daf8b58b4e649423f7">PIO_PPDDR</a></td></tr>
<tr class="memdesc:ab2e57e5c03c9d8daf8b58b4e649423f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0090) Pad Pull-down Disable Register  <a href="#ab2e57e5c03c9d8daf8b58b4e649423f7">More...</a><br /></td></tr>
<tr class="separator:ab2e57e5c03c9d8daf8b58b4e649423f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afce9b34f18ff3d3e3d9300161da029dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#afce9b34f18ff3d3e3d9300161da029dd">PIO_PPDER</a></td></tr>
<tr class="memdesc:afce9b34f18ff3d3e3d9300161da029dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0094) Pad Pull-down Enable Register  <a href="#afce9b34f18ff3d3e3d9300161da029dd">More...</a><br /></td></tr>
<tr class="separator:afce9b34f18ff3d3e3d9300161da029dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a93258792166f08356cf1acf4d64967"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#a2a93258792166f08356cf1acf4d64967">PIO_PPDSR</a></td></tr>
<tr class="memdesc:a2a93258792166f08356cf1acf4d64967"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0098) Pad Pull-down Status Register  <a href="#a2a93258792166f08356cf1acf4d64967">More...</a><br /></td></tr>
<tr class="separator:a2a93258792166f08356cf1acf4d64967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9ee8106bb0f1c57596d80e303f25b0e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#ab9ee8106bb0f1c57596d80e303f25b0e">Reserved7</a> [1]</td></tr>
<tr class="separator:ab9ee8106bb0f1c57596d80e303f25b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f107ed12ab129415adff964505726a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#a3f107ed12ab129415adff964505726a8">PIO_OWER</a></td></tr>
<tr class="memdesc:a3f107ed12ab129415adff964505726a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x00A0) Output Write Enable  <a href="#a3f107ed12ab129415adff964505726a8">More...</a><br /></td></tr>
<tr class="separator:a3f107ed12ab129415adff964505726a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a6e4d45fdcd6722464de204f857ed5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#a4a6e4d45fdcd6722464de204f857ed5a">PIO_OWDR</a></td></tr>
<tr class="memdesc:a4a6e4d45fdcd6722464de204f857ed5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x00A4) Output Write Disable  <a href="#a4a6e4d45fdcd6722464de204f857ed5a">More...</a><br /></td></tr>
<tr class="separator:a4a6e4d45fdcd6722464de204f857ed5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9fc12aa7c792d7f537523b02869ae85"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#ab9fc12aa7c792d7f537523b02869ae85">PIO_OWSR</a></td></tr>
<tr class="memdesc:ab9fc12aa7c792d7f537523b02869ae85"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x00A8) Output Write Status Register  <a href="#ab9fc12aa7c792d7f537523b02869ae85">More...</a><br /></td></tr>
<tr class="separator:ab9fc12aa7c792d7f537523b02869ae85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a021a9752ac657475ec9f8fde7ceff2c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#a021a9752ac657475ec9f8fde7ceff2c8">Reserved8</a> [1]</td></tr>
<tr class="separator:a021a9752ac657475ec9f8fde7ceff2c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bc2d24607b0a995819aa5f294b64348"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#a5bc2d24607b0a995819aa5f294b64348">PIO_AIMER</a></td></tr>
<tr class="memdesc:a5bc2d24607b0a995819aa5f294b64348"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x00B0) Additional Interrupt Modes Enable Register  <a href="#a5bc2d24607b0a995819aa5f294b64348">More...</a><br /></td></tr>
<tr class="separator:a5bc2d24607b0a995819aa5f294b64348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a963a13471d082a6256133d3af6b29a8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#a963a13471d082a6256133d3af6b29a8e">PIO_AIMDR</a></td></tr>
<tr class="memdesc:a963a13471d082a6256133d3af6b29a8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x00B4) Additional Interrupt Modes Disable Register  <a href="#a963a13471d082a6256133d3af6b29a8e">More...</a><br /></td></tr>
<tr class="separator:a963a13471d082a6256133d3af6b29a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf47ee2ec1b6537a36aec03874861900"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#adf47ee2ec1b6537a36aec03874861900">PIO_AIMMR</a></td></tr>
<tr class="memdesc:adf47ee2ec1b6537a36aec03874861900"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x00B8) Additional Interrupt Modes Mask Register  <a href="#adf47ee2ec1b6537a36aec03874861900">More...</a><br /></td></tr>
<tr class="separator:adf47ee2ec1b6537a36aec03874861900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf026d38d328658da236e965d058e54c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#acf026d38d328658da236e965d058e54c">Reserved9</a> [1]</td></tr>
<tr class="separator:acf026d38d328658da236e965d058e54c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a320344c6bdfebcd8ebc90e6cad8f8545"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#a320344c6bdfebcd8ebc90e6cad8f8545">PIO_ESR</a></td></tr>
<tr class="memdesc:a320344c6bdfebcd8ebc90e6cad8f8545"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x00C0) Edge Select Register  <a href="#a320344c6bdfebcd8ebc90e6cad8f8545">More...</a><br /></td></tr>
<tr class="separator:a320344c6bdfebcd8ebc90e6cad8f8545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58eafc812324751636939a85bc7f4a64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#a58eafc812324751636939a85bc7f4a64">PIO_LSR</a></td></tr>
<tr class="memdesc:a58eafc812324751636939a85bc7f4a64"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x00C4) Level Select Register  <a href="#a58eafc812324751636939a85bc7f4a64">More...</a><br /></td></tr>
<tr class="separator:a58eafc812324751636939a85bc7f4a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a644b8622cf8b765f8b914fc7395f482c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#a644b8622cf8b765f8b914fc7395f482c">PIO_ELSR</a></td></tr>
<tr class="memdesc:a644b8622cf8b765f8b914fc7395f482c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x00C8) Edge/Level Status Register  <a href="#a644b8622cf8b765f8b914fc7395f482c">More...</a><br /></td></tr>
<tr class="separator:a644b8622cf8b765f8b914fc7395f482c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc63e77e288674285b69e145481270f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#afc63e77e288674285b69e145481270f3">Reserved10</a> [1]</td></tr>
<tr class="separator:afc63e77e288674285b69e145481270f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98a339e15ad7f6edf3930bc53ed0a535"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#a98a339e15ad7f6edf3930bc53ed0a535">PIO_FELLSR</a></td></tr>
<tr class="memdesc:a98a339e15ad7f6edf3930bc53ed0a535"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x00D0) Falling Edge/Low-Level Select Register  <a href="#a98a339e15ad7f6edf3930bc53ed0a535">More...</a><br /></td></tr>
<tr class="separator:a98a339e15ad7f6edf3930bc53ed0a535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d8a1738c16eeb5fa471fce6ec82a3e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#a4d8a1738c16eeb5fa471fce6ec82a3e9">PIO_REHLSR</a></td></tr>
<tr class="memdesc:a4d8a1738c16eeb5fa471fce6ec82a3e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x00D4) Rising Edge/High-Level Select Register  <a href="#a4d8a1738c16eeb5fa471fce6ec82a3e9">More...</a><br /></td></tr>
<tr class="separator:a4d8a1738c16eeb5fa471fce6ec82a3e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5c688463dd28753d83764b26327afb7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#ad5c688463dd28753d83764b26327afb7">PIO_FRLHSR</a></td></tr>
<tr class="memdesc:ad5c688463dd28753d83764b26327afb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x00D8) Fall/Rise - Low/High Status Register  <a href="#ad5c688463dd28753d83764b26327afb7">More...</a><br /></td></tr>
<tr class="separator:ad5c688463dd28753d83764b26327afb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a171f43590a6c9e9891f19608bb62002f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#a171f43590a6c9e9891f19608bb62002f">Reserved11</a> [2]</td></tr>
<tr class="separator:a171f43590a6c9e9891f19608bb62002f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a256a5f2b3f3e11c444db993ffd26ee44"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#a256a5f2b3f3e11c444db993ffd26ee44">PIO_WPMR</a></td></tr>
<tr class="memdesc:a256a5f2b3f3e11c444db993ffd26ee44"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x00E4) Write Protection Mode Register  <a href="#a256a5f2b3f3e11c444db993ffd26ee44">More...</a><br /></td></tr>
<tr class="separator:a256a5f2b3f3e11c444db993ffd26ee44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c98decf3283f5f0323f00e1937af185"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#a7c98decf3283f5f0323f00e1937af185">PIO_WPSR</a></td></tr>
<tr class="memdesc:a7c98decf3283f5f0323f00e1937af185"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x00E8) Write Protection Status Register  <a href="#a7c98decf3283f5f0323f00e1937af185">More...</a><br /></td></tr>
<tr class="separator:a7c98decf3283f5f0323f00e1937af185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3084db86f518affa92aff66adad78673"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#a3084db86f518affa92aff66adad78673">Reserved12</a> [5]</td></tr>
<tr class="separator:a3084db86f518affa92aff66adad78673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf13051c2649dc9fee893b4c9e5e78f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#acf13051c2649dc9fee893b4c9e5e78f5">PIO_SCHMITT</a></td></tr>
<tr class="memdesc:acf13051c2649dc9fee893b4c9e5e78f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0100) Schmitt Trigger Register  <a href="#acf13051c2649dc9fee893b4c9e5e78f5">More...</a><br /></td></tr>
<tr class="separator:acf13051c2649dc9fee893b4c9e5e78f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64b41627d701f04fccbfd91f3753786a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#a64b41627d701f04fccbfd91f3753786a">Reserved13</a> [3]</td></tr>
<tr class="separator:a64b41627d701f04fccbfd91f3753786a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b2e1e144fd6611eee13fdb76d6f83c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.xhtml#a5b2e1e144fd6611eee13fdb76d6f83c1">PIO_DRIVER</a></td></tr>
<tr class="memdesc:a5b2e1e144fd6611eee13fdb76d6f83c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0110) I/O Drive Register  <a href="#a5b2e1e144fd6611eee13fdb76d6f83c1">More...</a><br /></td></tr>
<tr class="separator:a5b2e1e144fd6611eee13fdb76d6f83c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> hardware registers. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a347cc6e62a02e7b5cffde8600a424b3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a347cc6e62a02e7b5cffde8600a424b3a">&sect;&nbsp;</a></span>PIO_ABCDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Pio::PIO_ABCDSR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0070) Peripheral Select Register </p>

</div>
</div>
<a id="a963a13471d082a6256133d3af6b29a8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a963a13471d082a6256133d3af6b29a8e">&sect;&nbsp;</a></span>PIO_AIMDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pio::PIO_AIMDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x00B4) Additional Interrupt Modes Disable Register </p>

</div>
</div>
<a id="a5bc2d24607b0a995819aa5f294b64348"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bc2d24607b0a995819aa5f294b64348">&sect;&nbsp;</a></span>PIO_AIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pio::PIO_AIMER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x00B0) Additional Interrupt Modes Enable Register </p>

</div>
</div>
<a id="adf47ee2ec1b6537a36aec03874861900"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf47ee2ec1b6537a36aec03874861900">&sect;&nbsp;</a></span>PIO_AIMMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pio::PIO_AIMMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x00B8) Additional Interrupt Modes Mask Register </p>

</div>
</div>
<a id="a7695904ac144e94f30f91e628a3c0988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7695904ac144e94f30f91e628a3c0988">&sect;&nbsp;</a></span>PIO_CODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pio::PIO_CODR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0034) Clear Output Data Register </p>

</div>
</div>
<a id="a5b2e1e144fd6611eee13fdb76d6f83c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b2e1e144fd6611eee13fdb76d6f83c1">&sect;&nbsp;</a></span>PIO_DRIVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Pio::PIO_DRIVER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0110) I/O Drive Register </p>

</div>
</div>
<a id="a644b8622cf8b765f8b914fc7395f482c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a644b8622cf8b765f8b914fc7395f482c">&sect;&nbsp;</a></span>PIO_ELSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pio::PIO_ELSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x00C8) Edge/Level Status Register </p>

</div>
</div>
<a id="a320344c6bdfebcd8ebc90e6cad8f8545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a320344c6bdfebcd8ebc90e6cad8f8545">&sect;&nbsp;</a></span>PIO_ESR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pio::PIO_ESR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x00C0) Edge Select Register </p>

</div>
</div>
<a id="a98a339e15ad7f6edf3930bc53ed0a535"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98a339e15ad7f6edf3930bc53ed0a535">&sect;&nbsp;</a></span>PIO_FELLSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pio::PIO_FELLSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x00D0) Falling Edge/Low-Level Select Register </p>

</div>
</div>
<a id="ad5c688463dd28753d83764b26327afb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5c688463dd28753d83764b26327afb7">&sect;&nbsp;</a></span>PIO_FRLHSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pio::PIO_FRLHSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x00D8) Fall/Rise - Low/High Status Register </p>

</div>
</div>
<a id="afd99aae301a7c82e9872d86793da33bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd99aae301a7c82e9872d86793da33bf">&sect;&nbsp;</a></span>PIO_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pio::PIO_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0044) Interrupt Disable Register </p>

</div>
</div>
<a id="a75182efeb29a07760fc35e05b368a5c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75182efeb29a07760fc35e05b368a5c3">&sect;&nbsp;</a></span>PIO_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pio::PIO_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0040) Interrupt Enable Register </p>

</div>
</div>
<a id="a46cd25b513fb60a1205a0cc52477ec7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46cd25b513fb60a1205a0cc52477ec7a">&sect;&nbsp;</a></span>PIO_IFDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pio::PIO_IFDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0024) Glitch Input Filter Disable Register </p>

</div>
</div>
<a id="ad18dbc543470509842d754948f4bf3e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad18dbc543470509842d754948f4bf3e9">&sect;&nbsp;</a></span>PIO_IFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pio::PIO_IFER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0020) Glitch Input Filter Enable Register </p>

</div>
</div>
<a id="aa5d1f593484644bfe4dd0a68de66169a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5d1f593484644bfe4dd0a68de66169a">&sect;&nbsp;</a></span>PIO_IFSCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pio::PIO_IFSCDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0080) Input Filter Slow Clock Disable Register </p>

</div>
</div>
<a id="aa591230ac3dfab8a00ff1d6609d5cae6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa591230ac3dfab8a00ff1d6609d5cae6">&sect;&nbsp;</a></span>PIO_IFSCER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pio::PIO_IFSCER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0084) Input Filter Slow Clock Enable Register </p>

</div>
</div>
<a id="ab23b8cc26e3b5328857555107391a7f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab23b8cc26e3b5328857555107391a7f6">&sect;&nbsp;</a></span>PIO_IFSCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pio::PIO_IFSCSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0088) Input Filter Slow Clock Status Register </p>

</div>
</div>
<a id="ab79709d9e4f15eea18a20e4726f80d00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab79709d9e4f15eea18a20e4726f80d00">&sect;&nbsp;</a></span>PIO_IFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pio::PIO_IFSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0028) Glitch Input Filter Status Register </p>

</div>
</div>
<a id="ac495695f6b675294ace7c6e21af5a536"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac495695f6b675294ace7c6e21af5a536">&sect;&nbsp;</a></span>PIO_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pio::PIO_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0048) Interrupt Mask Register </p>

</div>
</div>
<a id="a1dc58248c7519e1b4ccaae2435b4ded9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dc58248c7519e1b4ccaae2435b4ded9">&sect;&nbsp;</a></span>PIO_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pio::PIO_ISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x004C) Interrupt Status Register </p>

</div>
</div>
<a id="a58eafc812324751636939a85bc7f4a64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58eafc812324751636939a85bc7f4a64">&sect;&nbsp;</a></span>PIO_LSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pio::PIO_LSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x00C4) Level Select Register </p>

</div>
</div>
<a id="a54806000eb1cd17607ba58ef8d1cbcee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54806000eb1cd17607ba58ef8d1cbcee">&sect;&nbsp;</a></span>PIO_MDDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pio::PIO_MDDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0054) Multi-driver Disable Register </p>

</div>
</div>
<a id="af68e661b1455cfab2616320cd9d3ccd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af68e661b1455cfab2616320cd9d3ccd2">&sect;&nbsp;</a></span>PIO_MDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pio::PIO_MDER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0050) Multi-driver Enable Register </p>

</div>
</div>
<a id="ae712e1aa8c0c1130c8cde6d0791f7c9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae712e1aa8c0c1130c8cde6d0791f7c9f">&sect;&nbsp;</a></span>PIO_MDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pio::PIO_MDSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0058) Multi-driver Status Register </p>

</div>
</div>
<a id="a94fafd0bebe0d32d9ea331a5b6981751"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94fafd0bebe0d32d9ea331a5b6981751">&sect;&nbsp;</a></span>PIO_ODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pio::PIO_ODR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0014) Output Disable Register </p>

</div>
</div>
<a id="a7d65b86ae7fd35f6764b5fff660ee6e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d65b86ae7fd35f6764b5fff660ee6e2">&sect;&nbsp;</a></span>PIO_ODSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Pio::PIO_ODSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0038) Output Data Status Register </p>

</div>
</div>
<a id="aac0e91f44f710828b9785d92e77aa3ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac0e91f44f710828b9785d92e77aa3ad">&sect;&nbsp;</a></span>PIO_OER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pio::PIO_OER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0010) Output Enable Register </p>

</div>
</div>
<a id="ac2e9e59f346fb833faed3008facbbc38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2e9e59f346fb833faed3008facbbc38">&sect;&nbsp;</a></span>PIO_OSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pio::PIO_OSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0018) Output Status Register </p>

</div>
</div>
<a id="a4a6e4d45fdcd6722464de204f857ed5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a6e4d45fdcd6722464de204f857ed5a">&sect;&nbsp;</a></span>PIO_OWDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pio::PIO_OWDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x00A4) Output Write Disable </p>

</div>
</div>
<a id="a3f107ed12ab129415adff964505726a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f107ed12ab129415adff964505726a8">&sect;&nbsp;</a></span>PIO_OWER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pio::PIO_OWER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x00A0) Output Write Enable </p>

</div>
</div>
<a id="ab9fc12aa7c792d7f537523b02869ae85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9fc12aa7c792d7f537523b02869ae85">&sect;&nbsp;</a></span>PIO_OWSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pio::PIO_OWSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x00A8) Output Write Status Register </p>

</div>
</div>
<a id="a8c8414f679e47037c74c912052c6fc13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c8414f679e47037c74c912052c6fc13">&sect;&nbsp;</a></span>PIO_PDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pio::PIO_PDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0004) PIO Disable Register </p>

</div>
</div>
<a id="a33cc522d805124900f831a37fdaf55dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33cc522d805124900f831a37fdaf55dd">&sect;&nbsp;</a></span>PIO_PDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pio::PIO_PDSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x003C) Pin Data Status Register </p>

</div>
</div>
<a id="aa2303c26dd07726330d3e4c558a108b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2303c26dd07726330d3e4c558a108b2">&sect;&nbsp;</a></span>PIO_PER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pio::PIO_PER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0000) PIO Enable Register </p>

</div>
</div>
<a id="ab2e57e5c03c9d8daf8b58b4e649423f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2e57e5c03c9d8daf8b58b4e649423f7">&sect;&nbsp;</a></span>PIO_PPDDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pio::PIO_PPDDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0090) Pad Pull-down Disable Register </p>

</div>
</div>
<a id="afce9b34f18ff3d3e3d9300161da029dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afce9b34f18ff3d3e3d9300161da029dd">&sect;&nbsp;</a></span>PIO_PPDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pio::PIO_PPDER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0094) Pad Pull-down Enable Register </p>

</div>
</div>
<a id="a2a93258792166f08356cf1acf4d64967"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a93258792166f08356cf1acf4d64967">&sect;&nbsp;</a></span>PIO_PPDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pio::PIO_PPDSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0098) Pad Pull-down Status Register </p>

</div>
</div>
<a id="ae8d86ba536dc428e4b1cb59f6631312a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8d86ba536dc428e4b1cb59f6631312a">&sect;&nbsp;</a></span>PIO_PSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pio::PIO_PSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0008) PIO Status Register </p>

</div>
</div>
<a id="a4410ebdd04205168f4c15c40c8d0bb68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4410ebdd04205168f4c15c40c8d0bb68">&sect;&nbsp;</a></span>PIO_PUDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pio::PIO_PUDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0060) Pull-up Disable Register </p>

</div>
</div>
<a id="ac0fedbb32919ba433a9a7a25f889661a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0fedbb32919ba433a9a7a25f889661a">&sect;&nbsp;</a></span>PIO_PUER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pio::PIO_PUER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0064) Pull-up Enable Register </p>

</div>
</div>
<a id="af4f5554625c118259ca076b0bf3dc0c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4f5554625c118259ca076b0bf3dc0c4">&sect;&nbsp;</a></span>PIO_PUSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pio::PIO_PUSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0068) Pad Pull-up Status Register </p>

</div>
</div>
<a id="a4d8a1738c16eeb5fa471fce6ec82a3e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d8a1738c16eeb5fa471fce6ec82a3e9">&sect;&nbsp;</a></span>PIO_REHLSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pio::PIO_REHLSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x00D4) Rising Edge/High-Level Select Register </p>

</div>
</div>
<a id="a473d417864f780fdc1120a790814e9f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a473d417864f780fdc1120a790814e9f1">&sect;&nbsp;</a></span>PIO_SCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Pio::PIO_SCDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x008C) Slow Clock Divider Debouncing Register </p>

</div>
</div>
<a id="acf13051c2649dc9fee893b4c9e5e78f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf13051c2649dc9fee893b4c9e5e78f5">&sect;&nbsp;</a></span>PIO_SCHMITT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Pio::PIO_SCHMITT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0100) Schmitt Trigger Register </p>

</div>
</div>
<a id="aff7c1c306d049c5c8788f861d3213d7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff7c1c306d049c5c8788f861d3213d7d">&sect;&nbsp;</a></span>PIO_SODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pio::PIO_SODR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x0030) Set Output Data Register </p>

</div>
</div>
<a id="a256a5f2b3f3e11c444db993ffd26ee44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a256a5f2b3f3e11c444db993ffd26ee44">&sect;&nbsp;</a></span>PIO_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Pio::PIO_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x00E4) Write Protection Mode Register </p>

</div>
</div>
<a id="a7c98decf3283f5f0323f00e1937af185"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c98decf3283f5f0323f00e1937af185">&sect;&nbsp;</a></span>PIO_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pio::PIO_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pio.xhtml" title="Pio hardware registers. ">Pio</a> Offset: 0x00E8) Write Protection Status Register </p>

</div>
</div>
<a id="a855fc06db30ee4fe63e12b935f69eaef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a855fc06db30ee4fe63e12b935f69eaef">&sect;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pio::Reserved1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc63e77e288674285b69e145481270f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc63e77e288674285b69e145481270f3">&sect;&nbsp;</a></span>Reserved10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pio::Reserved10[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a171f43590a6c9e9891f19608bb62002f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a171f43590a6c9e9891f19608bb62002f">&sect;&nbsp;</a></span>Reserved11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pio::Reserved11[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3084db86f518affa92aff66adad78673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3084db86f518affa92aff66adad78673">&sect;&nbsp;</a></span>Reserved12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pio::Reserved12[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64b41627d701f04fccbfd91f3753786a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64b41627d701f04fccbfd91f3753786a">&sect;&nbsp;</a></span>Reserved13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pio::Reserved13[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a003ca0d36bf30bf1543d6617eddcda6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a003ca0d36bf30bf1543d6617eddcda6e">&sect;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pio::Reserved2[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a2e3d4473d7a4c9771ad1a88caf3bcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a2e3d4473d7a4c9771ad1a88caf3bcb">&sect;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pio::Reserved3[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e937b1c28fa639af2f5423a3a1f077c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e937b1c28fa639af2f5423a3a1f077c">&sect;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pio::Reserved4[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af327203163a6fc78b195cc4568d7fe61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af327203163a6fc78b195cc4568d7fe61">&sect;&nbsp;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pio::Reserved5[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab07e92e8369624353daf9e9f70d00e57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab07e92e8369624353daf9e9f70d00e57">&sect;&nbsp;</a></span>Reserved6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pio::Reserved6[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9ee8106bb0f1c57596d80e303f25b0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9ee8106bb0f1c57596d80e303f25b0e">&sect;&nbsp;</a></span>Reserved7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pio::Reserved7[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a021a9752ac657475ec9f8fde7ceff2c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a021a9752ac657475ec9f8fde7ceff2c8">&sect;&nbsp;</a></span>Reserved8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pio::Reserved8[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf026d38d328658da236e965d058e54c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf026d38d328658da236e965d058e54c">&sect;&nbsp;</a></span>Reserved9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pio::Reserved9[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/component/<a class="el" href="pio_8h_source.xhtml">pio.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
