// Seed: 507005643
module module_0 (
    input tri id_0,
    input tri1 id_1,
    output wor id_2,
    output wand id_3,
    input supply1 id_4,
    output wand id_5,
    input wire id_6,
    output wand id_7,
    input tri id_8,
    output supply1 id_9,
    input supply0 id_10,
    input supply1 id_11,
    input wand id_12,
    input supply1 id_13,
    output supply0 id_14,
    output wor id_15,
    input wire id_16,
    input wand id_17,
    output tri id_18
);
  always @(negedge 1) begin : LABEL_0
    disable id_20;
  end
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output tri0 id_2,
    input tri0 id_3,
    input uwire id_4,
    input supply1 id_5,
    output tri id_6,
    output tri0 id_7,
    inout wire id_8,
    output tri0 id_9
);
  always @* id_9 = id_4;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_8,
      id_9,
      id_5,
      id_6,
      id_1,
      id_2,
      id_1,
      id_9,
      id_1,
      id_3,
      id_3,
      id_1,
      id_9,
      id_7,
      id_8,
      id_3,
      id_8
  );
endmodule
