# PPU HDL

PPU implementation on Verilog.

Status: regs.v is done, the rest of the stubs + TOP for now.

![ppu_schematic](/HDL/Design/ppu_schematic.png)
