{
    "versionMajor": "0",
    "versionMinor": "0",
    "usesPR": "false",
    "platformState": "pre_synth",
    "topModuleName": "system_wrapper",
    "acceleratorBinaryFormat": "xclbin2",
    "acceleratorBinaryContent": "bitstream",
    "validAcceleratorBinaryContentValues": "dcp,bitstream",
    "dcpFunctionStripped": "false",
    "dcpEncrypted": "false",
    "defaultOutputType": "sd_card",
    "designIntent": {
        "dataCenter": {
            "value": "false",
            "explicit": "true"
        },
        "embedded": {
            "value": "true",
            "explicit": "true"
        },
        "externalHost": {
            "value": "false",
            "explicit": "true"
        },
        "serverManaged": {
            "value": "false",
            "explicit": "true"
        }
    },
    "board": {
        "name": "xilinx.com:k26c:1.1",
        "vendor": "xilinx.com",
        "part": "xck26-sfvc784-2LV-c",
        "boardPart": "xilinx.com:k26c:part0:1.1",
        "imageFileHdpi": "k26_board.PNG"
    },
    "devices": [
        {
            "name": "fpga0",
            "type": "8",
            "fpgaPart": "zynquplus:xck26:sfvc784:-2LV:c",
            "part": {
                "name": "xck26-sfvc784-2LV-c",
                "architecture": "zynquplus",
                "device": "xck26",
                "package": "sfvc784",
                "speedGrade": "-2LV",
                "tempGrade": "c"
            },
            "core": {
                "name": "OCL_REGION_0",
                "type": "clc_region",
                "drBDName": "system.bd",
                "numComputeUnits": "60"
            }
        }
    ],
    "files": [
        {
            "name": "kv260_custom_platform.hpfm",
            "type": "HPFM"
        },
        {
            "name": "prj\/rebuild.tcl",
            "type": "REBUILD_TCL"
        },
        {
            "name": "prj\/project_1.srcs\/sources_1\/bd\/system\/system.bd",
            "type": "TOP_BD"
        },
        {
            "name": "ipcache",
            "type": "IP_CACHE_DIR"
        }
    ],
    "vendor": "xilinx",
    "boardId": "kv260",
    "name": "KV260_Custom_Platform",
    "uniqueName": "xilinx:kv260:KV260_Custom_Platform:0.0",
    "fpgaPart": "zynquplus",
    "fpgaDevice": "xck26",
    "unifiedPlatform": "true",
    "expandablePlatform": "true",
    "hardware": "true",
    "softwareEmulation": "true",
    "hardwareEmulation": "true",
    "hardwareEmuPlatform": "false",
    "usesNIFD": "false",
    "generatedName": "Vivado",
    "generatedVersion": "2021.2",
    "generatedChangeList": "3367213",
    "generatedIpChangeList": "3369179",
    "generatedTimestamp": "Thu Jan 20 09:49:09 2022",
    "idCode": "04a49093",
    "resources": [
        {
            "type": "BRAM",
            "count": "144"
        },
        {
            "type": "DSP",
            "count": "1248"
        },
        {
            "type": "LUT",
            "count": "117120"
        },
        {
            "type": "FF",
            "count": "234240"
        }
    ],
    "systemClocks": [
        {
            "default": "false",
            "name": "CPU",
            "origName": "CPU",
            "id": "-1",
            "frequency": "1333.333008",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "period": ".750000",
            "status": "reserved"
        },
        {
            "default": "false",
            "name": "PL 0",
            "origName": "clk_wiz_0_clk_out1",
            "id": "0",
            "frequency": "99.999000",
            "instRef": "clk_wiz_0",
            "compRef": "clk_wiz",
            "period": "10.000100",
            "normalizedPeriod": "13.333463",
            "status": "fixed"
        },
        {
            "default": "true",
            "name": "PL 1",
            "origName": "clk_wiz_0_clk_out2",
            "id": "1",
            "frequency": "199.998000",
            "instRef": "clk_wiz_0",
            "compRef": "clk_wiz",
            "period": "5.000050",
            "normalizedPeriod": "6.666732",
            "status": "fixed"
        },
        {
            "default": "false",
            "name": "PL 2",
            "origName": "clk_wiz_0_clk_out3",
            "id": "2",
            "frequency": "399.996000",
            "instRef": "clk_wiz_0",
            "compRef": "clk_wiz",
            "period": "2.500025",
            "normalizedPeriod": "3.333366",
            "status": "fixed"
        }
    ],
    "ipParameters": [
        {
            "name": "PSU__USE__M_AXI_GP0",
            "value": "1",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='zynq_ultra_ps_e_0_M_AXI_HPM0_FPD'])>0"
        },
        {
            "name": "PSU__USE__M_AXI_GP1",
            "value": "1",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='zynq_ultra_ps_e_0_M_AXI_HPM1_FPD'])>0"
        },
        {
            "name": "PSU__USE__S_AXI_GP0",
            "value": "1",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='zynq_ultra_ps_e_0_S_AXI_HPC0_FPD'])>0"
        },
        {
            "name": "PSU__USE__S_AXI_GP1",
            "value": "1",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='zynq_ultra_ps_e_0_S_AXI_HPC1_FPD'])>0"
        },
        {
            "name": "PSU__USE__S_AXI_GP2",
            "value": "1",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='zynq_ultra_ps_e_0_S_AXI_HP0_FPD'])>0"
        },
        {
            "name": "PSU__USE__S_AXI_GP3",
            "value": "1",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='zynq_ultra_ps_e_0_S_AXI_HP1_FPD'])>0"
        },
        {
            "name": "PSU__USE__S_AXI_GP4",
            "value": "1",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='zynq_ultra_ps_e_0_S_AXI_HP2_FPD'])>0"
        },
        {
            "name": "PSU__USE__S_AXI_GP5",
            "value": "1",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='zynq_ultra_ps_e_0_S_AXI_HP3_FPD'])>0"
        }
    ],
    "busInterfaces": [
        {
            "name": "zynq_ultra_ps_e_0_M_AXI_HPM0_FPD",
            "mode": "master",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "aximm",
            "interfaceRef": "M_AXI_HPM0_FPD",
            "clockRef": "zynq_ultra_ps_e_0_maxihpm0_fpd_aclk",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "zynq_ultra_ps_e_0_M_AXI_HPM1_FPD",
            "mode": "master",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "aximm",
            "interfaceRef": "M_AXI_HPM1_FPD",
            "clockRef": "zynq_ultra_ps_e_0_maxihpm1_fpd_aclk",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "zynq_ultra_ps_e_0_S_AXI_HPC0_FPD",
            "mode": "slave",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "aximm",
            "interfaceRef": "S_AXI_HPC0_FPD",
            "clockRef": "zynq_ultra_ps_e_0_saxihpc0_fpd_aclk",
            "memPort": "S_AXI_HP",
            "spTag": "HPC0",
            "dataWidth": "128",
            "numIdBits": "0"
        },
        {
            "name": "zynq_ultra_ps_e_0_S_AXI_HPC1_FPD",
            "mode": "slave",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "aximm",
            "interfaceRef": "S_AXI_HPC1_FPD",
            "clockRef": "zynq_ultra_ps_e_0_saxihpc1_fpd_aclk",
            "memPort": "S_AXI_HP",
            "spTag": "HPC1",
            "dataWidth": "128",
            "numIdBits": "0"
        },
        {
            "name": "zynq_ultra_ps_e_0_S_AXI_HP0_FPD",
            "mode": "slave",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "aximm",
            "interfaceRef": "S_AXI_HP0_FPD",
            "clockRef": "zynq_ultra_ps_e_0_saxihp0_fpd_aclk",
            "memPort": "S_AXI_HP",
            "spTag": "HP0",
            "dataWidth": "128",
            "numIdBits": "0"
        },
        {
            "name": "zynq_ultra_ps_e_0_S_AXI_HP1_FPD",
            "mode": "slave",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "aximm",
            "interfaceRef": "S_AXI_HP1_FPD",
            "clockRef": "zynq_ultra_ps_e_0_saxihp1_fpd_aclk",
            "memPort": "S_AXI_HP",
            "spTag": "HP1",
            "dataWidth": "128",
            "numIdBits": "0"
        },
        {
            "name": "zynq_ultra_ps_e_0_S_AXI_HP2_FPD",
            "mode": "slave",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "aximm",
            "interfaceRef": "S_AXI_HP2_FPD",
            "clockRef": "zynq_ultra_ps_e_0_saxihp2_fpd_aclk",
            "memPort": "S_AXI_HP",
            "spTag": "HP2",
            "dataWidth": "128",
            "numIdBits": "0"
        },
        {
            "name": "zynq_ultra_ps_e_0_S_AXI_HP3_FPD",
            "mode": "slave",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "aximm",
            "interfaceRef": "S_AXI_HP3_FPD",
            "clockRef": "zynq_ultra_ps_e_0_saxihp3_fpd_aclk",
            "memPort": "S_AXI_HP",
            "spTag": "HP3",
            "dataWidth": "128",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_1",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_0",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_2",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_3",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_4",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_5",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_6",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_7",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_8",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_9",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_10",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_11",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_12",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_13",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_14",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_15",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_16",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_17",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_18",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_19",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_20",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_21",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_22",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_23",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_24",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_25",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_26",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_27",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_28",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_29",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_30",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_intc_0_intr_31",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "clk_wiz_0_clk_out1",
            "mode": "master",
            "instRef": "clk_wiz_0",
            "compRef": "clk_wiz",
            "typeRef": "clock",
            "interfaceRef": "clk_out1",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "clk_wiz_0_clk_out2",
            "mode": "master",
            "instRef": "clk_wiz_0",
            "compRef": "clk_wiz",
            "typeRef": "clock",
            "interfaceRef": "clk_out2",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "clk_wiz_0_clk_out3",
            "mode": "master",
            "instRef": "clk_wiz_0",
            "compRef": "clk_wiz",
            "typeRef": "clock",
            "interfaceRef": "clk_out3",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "zynq_ultra_ps_e_0_maxihpm0_fpd_aclk",
            "mode": "slave",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "clock",
            "interfaceRef": "maxihpm0_fpd_aclk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "zynq_ultra_ps_e_0_maxihpm1_fpd_aclk",
            "mode": "slave",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "clock",
            "interfaceRef": "maxihpm1_fpd_aclk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "zynq_ultra_ps_e_0_saxihpc0_fpd_aclk",
            "mode": "slave",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "clock",
            "interfaceRef": "saxihpc0_fpd_aclk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "zynq_ultra_ps_e_0_saxihpc1_fpd_aclk",
            "mode": "slave",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "clock",
            "interfaceRef": "saxihpc1_fpd_aclk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "zynq_ultra_ps_e_0_saxihp0_fpd_aclk",
            "mode": "slave",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "clock",
            "interfaceRef": "saxihp0_fpd_aclk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "zynq_ultra_ps_e_0_saxihp1_fpd_aclk",
            "mode": "slave",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "clock",
            "interfaceRef": "saxihp1_fpd_aclk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "zynq_ultra_ps_e_0_saxihp2_fpd_aclk",
            "mode": "slave",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "clock",
            "interfaceRef": "saxihp2_fpd_aclk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "zynq_ultra_ps_e_0_saxihp3_fpd_aclk",
            "mode": "slave",
            "instRef": "zynq_ultra_ps_e_0",
            "compRef": "zynq_ultra_ps_e",
            "typeRef": "clock",
            "interfaceRef": "saxihp3_fpd_aclk",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_1_peripheral_reset",
            "mode": "master",
            "instRef": "proc_sys_reset_1",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "clk_wiz_0_clk_out1",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_1_interconnect_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_1",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "clk_wiz_0_clk_out1",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_1_peripheral_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_1",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "clk_wiz_0_clk_out1",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_2_peripheral_reset",
            "mode": "master",
            "instRef": "proc_sys_reset_2",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "clk_wiz_0_clk_out2",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_2_interconnect_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_2",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "clk_wiz_0_clk_out2",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_2_peripheral_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_2",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "clk_wiz_0_clk_out2",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_3_peripheral_reset",
            "mode": "master",
            "instRef": "proc_sys_reset_3",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "clk_wiz_0_clk_out3",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_3_interconnect_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_3",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "clk_wiz_0_clk_out3",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "proc_sys_reset_3_peripheral_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_3",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "clk_wiz_0_clk_out3",
            "dataWidth": "0",
            "numIdBits": "0"
        }
    ]
}

