I 000051 55 1048          1676473720329 behavioral
(_unit VHDL(alu 0 6(behavioral 0 17))
	(_version vef)
	(_time 1676473720330 2023.02.15 17:08:40)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 45114647131314534615061e114344431642404344)
	(_ent
		(_time 1676468708906)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 8(_array -1((_dto i 23 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 1 0 10(_ent(_in))))
		(_port(_int sign -1 0 11(_ent(_in))))
		(_port(_int zero -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 20(_array -1((_dto i 23 i 0)))))
		(_var(_int max 2 0 20(_prcs 0)))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000050 55 2013          1676473720335 testbench
(_unit VHDL(alu_tb 0 54(testbench 0 58))
	(_version vef)
	(_time 1676473720336 2023.02.15 17:08:40)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 45114647131314501014511f164344431642404013)
	(_ent
		(_time 1676414633355)
	)
	(_comp
		(alu
			(_object
				(_port(_int A 0 0 62(_ent (_in))))
				(_port(_int B 0 0 63(_ent (_in))))
				(_port(_int ctrl 1 0 64(_ent (_in))))
				(_port(_int sign -1 0 65(_ent (_in))))
				(_port(_int zero -1 0 66(_ent (_out))))
				(_port(_int result 0 0 67(_ent (_out))))
			)
		)
	)
	(_inst dut 0 79(_comp alu)
		(_port
			((A)(A))
			((B)(B))
			((ctrl)(ctrl))
			((sign)(sign))
			((zero)(zero))
			((result)(result))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 62(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 71(_array -1((_dto i 23 i 0)))))
		(_sig(_int A 2 0 71(_arch(_uni))))
		(_sig(_int B 2 0 71(_arch(_uni))))
		(_sig(_int sign -1 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int ctrl 3 0 73(_arch(_uni))))
		(_sig(_int zero -1 0 74(_arch(_uni))))
		(_sig(_int result 2 0 75(_arch(_uni))))
		(_prcs
			(test(_arch 0 0 81(_prcs(_wait_for)(_trgt(0)(1)(3))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(50529027 33686018 33686018 33686018 33686018 50463234)
		(50529027 50529027 33686018 33686018 33686018 33751554)
		(131586)
		(33686018 33686018 33686018 33686018 50463234 50463234)
		(33686018 33686018 33686018 33686018 50463234 33686018)
		(131842)
		(197378)
		(131587)
		(1347243843 541413953 1818845542 25701)
		(197123)
		(1413633363 1413693778 1297040175 1163018576 1767990816 6579564)
	)
	(_model . testbench 1 -1)
)
I 000047 55 7511          1676473720621 static
(_unit VHDL(contunit 0 5(static 0 18))
	(_version vef)
	(_time 1676473720622 2023.02.15 17:08:40)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 6e3a6e6e6d396f796d6f7b346a6867696a686d6838)
	(_ent
		(_time 1676464365294)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int state 0 0 7(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int cond 2 0 9(_ent(_in))))
		(_port(_int sf -1 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in))))
		(_port(_int nextstate 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int flags 3 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 19(_array -1((_dto i 19 i 0)))))
		(_type(_int arr1 0 19(_array 4((_to i 0 i 14)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int arr2 0 20(_array 6((_to i 0 i 14)))))
		(_type(_int arr3 0 21(_array 7((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 22(_array -1((_dto i 4 i 0)))))
		(_type(_int arr4 0 22(_array 9((_to i 0 i 14)))))
		(_sig(_int flagArr 5 0 23(_arch(_uni(((_string \"1001XX1XX00100000010"\))((_string \"0X00XX0XX000100000X0"\))((_string \"0X00XX0XX0100XXX0XX0"\))((_string \"0X00100001XXXXXX0XX0"\))((_string \"1X00XX0XX0XXXXXX0X00"\))((_string \"0101XX0XX0XXXXXX0XX0"\))((_string \"0X00000001XXXXXX0XX0"\))((_string \"0X00XX0XX0101XXX0XX0"\))((_string \"0X00100011XXXXXX0XX0"\))((_string \"0X00000011XXXXXX0XX0"\))((_string \"0110XX0XX0XXXXXX0XX0"\))((_string \"0X00XX0XX11001000111"\))((_string \"0X00110101XXXXXX0XX0"\))((_string \"0X00100111XXXXXX0XX0"\))((_string \"1X00XX0XX0XXXXXX0X10"\)))))))
		(_sig(_int nextS 8 0 41(_arch(_uni((((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0101"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0110"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0100"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1000"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1000"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1001"\))((_string \"XXXX"\))((_string \"0101"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1010"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"1011"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"1110"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\)))(((_string \"0001"\))((_string \"1101"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1110"\))((_string \"0000"\)))(((_string \"0001"\))((_string \"1100"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1000"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 63(_array -1((_dto i 3 i 0)))))
		(_var(_int nstate 11 0 63(_prcs 0)))
		(_prcs
			(line__62(_arch 0 0 62(_prcs(_simple)(_trgt(6)(7(d_6_2))(7))(_sens(5))(_mon)(_read(8)(9)(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50529026)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33751554 3)
		(50528771 3)
		(50463235 3)
		(770)
		(515)
		(771)
	)
	(_model . static 1 -1)
)
V 000049 55 15823         1676473952306 DataPath
(_unit VHDL(datapath 0 27(datapath 0 35))
	(_version vef)
	(_time 1676473952307 2023.02.15 17:12:32)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code 757022747123256374732427642e20737d737173747271)
	(_ent
		(_time 1676473952301)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 86(_ent (_in))))
				(_port(_int in0 14 0 87(_ent (_in))))
				(_port(_int in1 14 0 88(_ent (_in))))
				(_port(_int out1 14 0 89(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 139(_ent (_in))))
				(_port(_int clk -1 0 140(_ent (_in))))
				(_port(_int dout 23 0 141(_ent (_out))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 63(_ent (_in))))
				(_port(_int instw -1 0 64(_ent (_in))))
				(_port(_int cond 9 0 65(_ent (_out))))
				(_port(_int op 10 0 66(_ent (_out))))
				(_port(_int sf -1 0 67(_ent (_out))))
				(_port(_int rd 11 0 68(_ent (_out))))
				(_port(_int rs 11 0 69(_ent (_out))))
				(_port(_int rt 11 0 70(_ent (_out))))
				(_port(_int imm 12 0 71(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 114(_ent (_in))))
				(_port(_int in0 20 0 115(_ent (_in))))
				(_port(_int in1 20 0 116(_ent (_in))))
				(_port(_int in2 20 0 117(_ent (_in))))
				(_port(_int in3 20 0 118(_ent (_in))))
				(_port(_int out1 20 0 119(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 146(_ent (_in))))
				(_port(_int read_reg1 24 0 147(_ent (_in))))
				(_port(_int read_reg2 24 0 148(_ent (_in))))
				(_port(_int write_reg 24 0 149(_ent (_in))))
				(_port(_int write_data 25 0 150(_ent (_in))))
				(_port(_int read_data1 25 0 151(_ent (_out))))
				(_port(_int read_data2 25 0 152(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 94(_ent (_in))))
				(_port(_int in0 16 0 95(_ent (_in))))
				(_port(_int in1 16 0 96(_ent (_in))))
				(_port(_int in2 16 0 97(_ent (_in))))
				(_port(_int out1 16 0 98(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 41(_ent (_in))))
				(_port(_int B 2 0 42(_ent (_in))))
				(_port(_int ctrl 3 0 43(_ent (_in))))
				(_port(_int sign -1 0 44(_ent (_in))))
				(_port(_int zero -1 0 45(_ent (_out))))
				(_port(_int result 2 0 46(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 132(_ent (_in))))
				(_port(_int clk -1 0 133(_ent (_in))))
				(_port(_int dout 22 0 134(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 51(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 52(_ent (_in))))
				(_port(_int cond 6 0 53(_ent (_in))))
				(_port(_int sf -1 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int clk -1 0 56(_ent (_in))))
				(_port(_int nextstate 4 0 57(_ent (_out))))
				(_port(_int flags 7 0 58(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 103(_ent (_in))))
				(_port(_int in0 18 0 104(_ent (_in))))
				(_port(_int in1 18 0 105(_ent (_in))))
				(_port(_int in2 18 0 106(_ent (_in))))
				(_port(_int in3 18 0 107(_ent (_in))))
				(_port(_int in4 18 0 108(_ent (_in))))
				(_port(_int out1 18 0 109(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 13 0 77(_ent (_in))))
				(_port(_int wflag -1 0 78(_ent (_in))))
				(_port(_int dataIn 13 0 79(_ent (_in))))
				(_port(_int rflag -1 0 80(_ent (_in))))
				(_port(_int dataOut 13 0 81(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk -1 0 124(_ent (_in))))
				(_port(_int enable -1 0 125(_ent (_in))))
				(_port(_int pc_in 21 0 126(_ent (_in))))
				(_port(_int pc_out 21 0 127(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 157(_ent (_in))))
				(_port(_int out1 27 0 158(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 163(_ent (_in))))
				(_port(_int out1 29 0 164(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 169(_ent (_in))))
				(_port(_int wflag -1 0 170(_ent (_in))))
				(_port(_int dout -1 0 171(_ent (_out))))
			)
		)
	)
	(_inst U10 0 218(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(BUS3370))
			((in1)(BUS3170))
			((out1)(BUS50))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 226(_comp register_4bit)
		(_port
			((din)(BUS2118))
			((clk)(Dangling_Input_Signal))
			((dout)(BUS2122))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 235(_comp inst_decode)
		(_port
			((inst)(BUS1473))
			((instw)(control(13)))
			((cond)(BUS250))
			((op)(BUS258))
			((sf)(NET266))
			((rd)(BUS711))
			((rs)(BUS3253))
			((rt)(BUS3188))
			((imm)(BUS742))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U16 0 250(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(BUS711))
			((in1)(BUS3188))
			((in2)(n1))
			((in3)(n7))
			((out1)(BUS670))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 261(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(BUS3253))
			((read_reg2)(BUS3188))
			((write_reg)(BUS670))
			((write_data)(BUS1726))
			((read_data1)(BUS1408))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 272(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(BUS3370))
			((in1)(BUS811))
			((out1)(BUS803))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 280(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(BUS830))
			((in1)(BUS838))
			((in2)(Input3))
			((out1)(BUS822))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 290(_comp alu)
		(_port
			((A)(BUS803))
			((B)(BUS822))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(NET2040))
			((result)(BUS1212))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 302(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(BUS811))
			((in1)(BUS3170))
			((out1)(BUS853))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 310(_comp register_24bit)
		(_port
			((din)(BUS1212))
			((clk)(Dangling_Input_Signal))
			((dout)(BUS3170))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 317(_comp register_24bit)
		(_port
			((din)(BUS1408))
			((clk)(Dangling_Input_Signal))
			((dout)(BUS811))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 324(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(Dangling_Input_Signal))
			((dout)(BUS830))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 331(_comp register_24bit)
		(_port
			((din)(BUS1473))
			((clk)(Dangling_Input_Signal))
			((dout)(BUS1678))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 338(_comp ContUnit)
		(_port
			((state)(BUS2122))
			((opcode)(BUS258))
			((cond)(BUS250))
			((sf)(NET266))
			((zero)(NET2040))
			((clk)(Dangling_Input_Signal))
			((nextstate)(BUS2118))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 350(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(BUS1678))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(BUS3170))
			((in3)(BUS3409))
			((in4(23))(Dangling_Input_Signal))
			((in4(22))(Dangling_Input_Signal))
			((in4(21))(Dangling_Input_Signal))
			((in4(20))(Dangling_Input_Signal))
			((in4(19))(Dangling_Input_Signal))
			((in4(18))(Dangling_Input_Signal))
			((in4(17))(Dangling_Input_Signal))
			((in4(16))(Dangling_Input_Signal))
			((in4(15))(Dangling_Input_Signal))
			((in4(14))(Dangling_Input_Signal))
			((in4(13))(Dangling_Input_Signal))
			((in4(12))(Dangling_Input_Signal))
			((in4(11))(Dangling_Input_Signal))
			((in4(10))(Dangling_Input_Signal))
			((in4(9))(Dangling_Input_Signal))
			((in4(8))(Dangling_Input_Signal))
			((in4(7))(Dangling_Input_Signal))
			((in4(6))(Dangling_Input_Signal))
			((in4(5))(Dangling_Input_Signal))
			((in4(4))(Dangling_Input_Signal))
			((in4(3))(Dangling_Input_Signal))
			((in4(2))(Dangling_Input_Signal))
			((in4(1))(Dangling_Input_Signal))
			((in4(0))(Dangling_Input_Signal))
			((out1)(BUS1726))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((in4)(in4))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 408(_comp memory)
		(_port
			((clk)(Dangling_Input_Signal))
			((address)(BUS50))
			((wflag)(control(17)))
			((dataIn)(BUS3170))
			((rflag)(control(16)))
			((dataOut)(BUS1473))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 418(_comp pc)
		(_port
			((clk)(Dangling_Input_Signal))
			((enable)(NET2709))
			((pc_in)(BUS853))
			((pc_out)(BUS3370))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 426(_comp rotate)
		(_port
			((in1)(BUS742))
			((out1)(BUS3409))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 432(_comp sign_extender)
		(_port
			((in1)(BUS742))
			((out1)(BUS838))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 438(_comp status_register_8bit)
		(_port
			((din)(NET2040))
			((wflag)(control(3)))
			((dout)(NET2040))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 41(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 58(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 63(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 68(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 71(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 77(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 87(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 95(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 103(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 104(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 114(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 115(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 126(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 132(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 139(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 147(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 150(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 157(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 158(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 163(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 164(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 176(_arch((i 4)))))
		(_sig(_int NET2040 -1 0 180(_arch(_uni))))
		(_sig(_int NET266 -1 0 181(_arch(_uni))))
		(_sig(_int NET2709 -1 0 182(_arch(_uni))))
		(_sig(_int NET2761 -1 0 183(_int(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 184(_array -1((_dto i 23 i 0)))))
		(_sig(_int BUS1212 30 0 184(_arch(_uni))))
		(_sig(_int BUS1408 30 0 185(_arch(_uni))))
		(_sig(_int BUS1426 30 0 186(_arch(_uni))))
		(_sig(_int BUS1473 30 0 187(_arch(_uni))))
		(_sig(_int BUS1678 30 0 188(_arch(_uni))))
		(_sig(_int BUS1726 30 0 189(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1346 0 190(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS2118 31 0 190(_arch(_uni))))
		(_sig(_int BUS2122 31 0 191(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 192(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS250 32 0 192(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1350 0 193(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS258 33 0 193(_arch(_uni))))
		(_sig(_int BUS3170 30 0 194(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1352 0 195(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3188 34 0 195(_arch(_uni))))
		(_sig(_int BUS3253 34 0 196(_arch(_uni))))
		(_sig(_int BUS3370 30 0 197(_arch(_uni))))
		(_sig(_int BUS3409 30 0 198(_arch(_uni))))
		(_sig(_int BUS50 30 0 199(_arch(_uni))))
		(_sig(_int BUS670 34 0 200(_arch(_uni))))
		(_sig(_int BUS711 34 0 201(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1354 0 202(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS742 35 0 202(_arch(_uni))))
		(_sig(_int BUS803 30 0 203(_arch(_uni))))
		(_sig(_int BUS811 30 0 204(_arch(_uni))))
		(_sig(_int BUS822 30 0 205(_arch(_uni))))
		(_sig(_int BUS830 30 0 206(_arch(_uni))))
		(_sig(_int BUS838 30 0 207(_arch(_uni))))
		(_sig(_int BUS853 30 0 208(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1356 0 209(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 36 0 209(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 212(_arch(_uni))))
		(_prcs
			(line__233(_arch 0 0 233(_assignment(_trgt(5))(_sens(3)(32(19))(32(0))))))
			(line__448(_arch 1 0 448(_assignment(_trgt(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
I 000048 55 1581          1676473720418 decoder
(_unit VHDL(inst_decode 0 5(decoder 0 19))
	(_version vef)
	(_time 1676473720419 2023.02.15 17:08:40)
	(_source(\../src/regdecode.vhd\))
	(_parameters tan)
	(_code a3f7a8f4f5f5f4b4a4a4e5f9f6a5a6a5a0a5f5a5a7)
	(_ent
		(_time 1676418938513)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 7(_array -1((_dto i 23 i 0)))))
		(_port(_int inst 0 0 7(_ent(_in)(_event))))
		(_port(_int instw -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int cond 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int op 2 0 10(_ent(_out))))
		(_port(_int sf -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int rd 3 0 12(_ent(_out))))
		(_port(_int rs 3 0 13(_ent(_out))))
		(_port(_int rt 3 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~12 0 15(_array -1((_dto i 16 i 0)))))
		(_port(_int imm 4 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 20(_array -1((_dto i 6 i 0)))))
		(_sig(_int pos 5 0 20(_arch(_uni((_others(i 2)))))))
		(_sig(_int neg 5 0 21(_arch(_uni((_others(i 3)))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(2)(3)(4)(5)(6)(7)(8))(_sens(0)(1)(9)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50528770 2)
		(33751810 2)
		(50529026 3)
	)
	(_model . decoder 1 -1)
)
I 000043 55 1884          1676473720426 tb
(_unit VHDL(inst_decode_tb 0 68(tb 0 61))
	(_version vef)
	(_time 1676473720427 2023.02.15 17:08:40)
	(_source(\../src/regdecode.vhd\))
	(_parameters tan)
	(_code a3f7a8f4f5f5f4b4a5afe5f9f6a5a6a5a0a5f5a5a7)
	(_ent
		(_time 1675542881564)
	)
	(_inst dut 0 75(_ent . inst_decode decoder)
		(_port
			((inst)(inst))
			((instw)(instw))
			((cond)(cond))
			((op)(op))
			((sf)(sf))
			((rd)(rd))
			((rs)(rs))
			((rt)(rt))
			((imm)(imm))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 63(_array -1((_dto i 23 i 0)))))
		(_sig(_int inst 0 0 63(_arch(_uni))))
		(_sig(_int instw -1 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 65(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_int op 2 0 66(_arch(_uni))))
		(_sig(_int sf -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int rd 3 0 68(_arch(_uni))))
		(_sig(_int rs 3 0 69(_arch(_uni))))
		(_sig(_int rt 3 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 71(_array -1((_dto i 16 i 0)))))
		(_sig(_int imm 4 0 71(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_assignment(_trgt(0)))))
			(line__93(_arch 1 0 93(_assignment(_alias((instw)(_string \"1"\)))(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528771 33751554 33686275 50463235 33686018)
		(50463491 50463235 33751810 50463490 50463235 33686019)
		(50463235 33751554 50463491 50528770 33686019 33686018)
		(50463490 33751554 50463491 50463234 33686019 33686018)
		(33686018 33686018 33751554 50463235 33686019 33686018)
	)
	(_model . tb 2 -1)
)
I 000051 55 1318          1676473720351 behavioral
(_unit VHDL(memory 0 5(behavioral 0 16))
	(_version vef)
	(_time 1676473720352 2023.02.15 17:08:40)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code 55010356550255430204470e0d5301535053015303)
	(_ent
		(_time 1676469157079)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 8(_array -1((_dto i 23 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int wflag -1 0 9(_ent(_in))))
		(_port(_int dataIn 0 0 10(_ent(_in))))
		(_port(_int rflag -1 0 11(_ent(_in))))
		(_port(_int dataOut 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int memory_block 0 17(_array 1((_to i 0 i 4095)))))
		(_sig(_int mem 2 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(6))(_sens(0)(1(d_11_0))(2)(3(d_7_0))(3(d_15_8))(3(d_23_16)))(_dssslsensitivity 1)(_mon))))
			(line__31(_arch 1 0 31(_assignment(_trgt(5))(_sens(6)(1(d_11_0))(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1775          1676473720357 behavioral
(_unit VHDL(memory_tb 0 40(behavioral 0 42))
	(_version vef)
	(_time 1676473720358 2023.02.15 17:08:40)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code 6430326465336472366b763f3c6132636062666230)
	(_ent
		(_time 1675458965046)
	)
	(_comp
		(memory
			(_object
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int address 0 0 46(_ent (_in))))
				(_port(_int wflag -1 0 47(_ent (_in))))
				(_port(_int dataIn 0 0 48(_ent (_in))))
				(_port(_int rflag -1 0 49(_ent (_in))))
				(_port(_int dataOut 0 0 50(_ent (_out))))
			)
		)
	)
	(_inst mem_inst 0 62(_comp memory)
		(_port
			((clk)(clk))
			((address)(address))
			((wflag)(wflag))
			((dataIn)(dataIn))
			((rflag)(rflag))
			((dataOut)(dataOut))
		)
		(_use(_ent . memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 46(_array -1((_dto i 23 i 0)))))
		(_sig(_int clk -1 0 54(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 55(_array -1((_dto i 23 i 0)))))
		(_sig(_int address 1 0 55(_arch(_uni((_others(i 2)))))))
		(_sig(_int wflag -1 0 56(_arch(_uni((i 2))))))
		(_sig(_int dataIn 1 0 57(_arch(_uni((_others(i 2)))))))
		(_sig(_int rflag -1 0 58(_arch(_uni((i 2))))))
		(_sig(_int dataOut 1 0 59(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 72(_prcs(_wait_for)(_trgt(0)))))
			(test_process(_arch 1 0 80(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33751555 33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . behavioral 2 -1)
)
V 000049 55 1002          1675461362540 behavior
(_unit VHDL(multi_cycle_pc 0 5(behavior 0 14))
	(_version vef)
	(_time 1675461362541 2023.02.03 23:56:02)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code e7b5b4b5e5b0e0f0e2e8febee0e1e4e0eee1e4e1b4)
	(_ent
		(_time 1675461336645)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 9(_array -1((_dto i 23 i 0)))))
		(_port(_int pc_in 0 0 9(_ent(_in))))
		(_port(_int pc_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 15(_array -1((_dto i 23 i 0)))))
		(_sig(_int pc_reg 1 0 15(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__25(_arch 1 0 25(_assignment(_alias((pc_out)(pc_reg)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 2 -1)
)
I 000049 55 752           1676473720465 behavior
(_unit VHDL(mux2x1_24 0 73(behavior 0 82))
	(_version vef)
	(_time 1676473720466 2023.02.15 17:08:40)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code d2868481d5848ec1d1d2ca8d82d784d1d0d1d6d486)
	(_ent
		(_time 1676469367404)
	)
	(_object
		(_port(_int sel -1 0 75(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 76(_array -1((_dto i 23 i 0)))))
		(_port(_int in0 0 0 76(_ent(_in))))
		(_port(_int in1 0 0 77(_ent(_in))))
		(_port(_int out1 0 0 78(_ent(_out))))
		(_prcs
			(line__84(_arch 0 0 84(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 1 -1)
)
I 000049 55 1146          1676473720471 behavior
(_unit VHDL(mux2x1_24_tb 0 81(behavior 0 100))
	(_version vef)
	(_time 1676473720472 2023.02.15 17:08:40)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code d2868481d5848ec1d187ca8d82d784d1d0d1d6d784)
	(_ent
		(_time 1675858485101)
	)
	(_inst dut 0 107(_ent . mux2x1_24)
		(_port
			((sel)(sel))
			((in0)(in0))
			((in1)(in1))
			((out1)(out1))
		)
	)
	(_object
		(_sig(_int sel -1 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 102(_array -1((_dto i 23 i 0)))))
		(_sig(_int in0 0 0 102(_arch(_uni((_others(i 2)))))))
		(_sig(_int in1 0 0 103(_arch(_uni((_others(i 2)))))))
		(_sig(_int out1 0 0 104(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(0)))))
			(line__118(_arch 1 0 118(_assignment(_trgt(1)))))
			(line__119(_arch 2 0 119(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 50463234)
		(50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . behavior 3 -1)
)
I 000049 55 928           1676473720480 behavior
(_unit VHDL(mux3x1_24 0 126(behavior 0 136))
	(_version vef)
	(_time 1676473720481 2023.02.15 17:08:40)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code e1b5b7b3e5b7bdf2e3b7f9beb1e4b7e2e3e2e5e7b5)
	(_ent
		(_time 1676469367420)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 128(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 128(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 129(_array -1((_dto i 23 i 0)))))
		(_port(_int in0 1 0 129(_ent(_in))))
		(_port(_int in1 1 0 130(_ent(_in))))
		(_port(_int in2 1 0 131(_ent(_in))))
		(_port(_int out1 1 0 132(_ent(_out))))
		(_prcs
			(line__138(_arch 0 0 138(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . behavior 1 -1)
)
I 000049 55 1461          1676473720487 behavior
(_unit VHDL(mux3x1_24_tb 0 139(behavior 0 157))
	(_version vef)
	(_time 1676473720488 2023.02.15 17:08:40)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code e1b5b7b3e5b7bdf2e3b0f9beb1e4b7e2e3e2e5e4b7)
	(_ent
		(_time 1675858485122)
	)
	(_inst dut 0 165(_ent . mux3x1_24)
		(_port
			((sel)(sel))
			((in0)(in0))
			((in1)(in1))
			((in2)(in2))
			((out1)(out1))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 158(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 0 0 158(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 159(_array -1((_dto i 23 i 0)))))
		(_sig(_int in0 1 0 159(_arch(_uni((_others(i 2)))))))
		(_sig(_int in1 1 0 160(_arch(_uni((_others(i 2)))))))
		(_sig(_int in2 1 0 161(_arch(_uni((_others(i 2)))))))
		(_sig(_int out1 1 0 162(_arch(_uni))))
		(_prcs
			(line__175(_arch 0 0 175(_assignment(_trgt(0)))))
			(line__178(_arch 1 0 178(_assignment(_trgt(1)))))
			(line__179(_arch 2 0 179(_assignment(_trgt(2)))))
			(line__180(_arch 3 0 180(_assignment(_trgt(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(770)
		(514)
		(33686018 33686018 33686018 33686018 33686018 50463234)
		(50529027 50529027 50529027 50529027 50529027 50529027)
		(33751554 33751554 33751554 33751554 33751554 33751554)
	)
	(_model . behavior 4 -1)
)
I 000049 55 1027          1676473720499 behavior
(_unit VHDL(mux4x1_24 0 217(behavior 0 229))
	(_version vef)
	(_time 1676473720500 2023.02.15 17:08:40)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code f1a5a7a0f5a7ade2f4a3e9aea1f4a7f2f3f2f5f7a5)
	(_ent
		(_time 1676469374763)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 219(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 219(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 220(_array -1((_dto i 23 i 0)))))
		(_port(_int in0 1 0 220(_ent(_in))))
		(_port(_int in1 1 0 221(_ent(_in))))
		(_port(_int in2 1 0 222(_ent(_in))))
		(_port(_int in3 1 0 223(_ent(_in))))
		(_port(_int in4 1 0 224(_ent(_in))))
		(_port(_int out1 1 0 225(_ent(_out))))
		(_prcs
			(line__231(_arch 0 0 231(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3))(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . behavior 1 -1)
)
I 000049 55 965           1676473720493 behavior
(_unit VHDL(mux4x1_3 0 188(behavior 0 199))
	(_version vef)
	(_time 1676473720494 2023.02.15 17:08:40)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code e1b5b7b3e5b7bdf2e4b4f9beb1e4b7e2e2e7b5e6e4)
	(_ent
		(_time 1676469367435)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 190(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 190(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 191(_array -1((_dto i 2 i 0)))))
		(_port(_int in0 1 0 191(_ent(_in))))
		(_port(_int in1 1 0 192(_ent(_in))))
		(_port(_int in2 1 0 193(_ent(_in))))
		(_port(_int in3 1 0 194(_ent(_in))))
		(_port(_int out1 1 0 195(_ent(_out))))
		(_prcs
			(line__201(_arch 0 0 201(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . behavior 1 -1)
)
I 000049 55 990           1676473720391 behavior
(_unit VHDL(pc 0 5(behavior 0 14))
	(_version vef)
	(_time 1676473720392 2023.02.15 17:08:40)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 83d6818d83d5d795818d93d9d18483858084838580)
	(_ent
		(_time 1675461836032)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int enable -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 9(_array -1((_dto i 23 i 0)))))
		(_port(_int pc_in 0 0 9(_ent(_in))))
		(_port(_int pc_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 15(_array -1((_dto i 23 i 0)))))
		(_sig(_int pc_reg 1 0 15(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__25(_arch 1 0 25(_assignment(_alias((pc_out)(pc_reg)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 2 -1)
)
I 000047 55 1399          1676473720399 simple
(_unit VHDL(pc_tb 0 33(simple 0 36))
	(_version vef)
	(_time 1676473720400 2023.02.15 17:08:40)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 83d6818d83d7819484d191d8d2858086d584878581)
	(_ent
		(_time 1675461836040)
	)
	(_inst uut 0 45(_ent . pc)
		(_port
			((clk)(clk))
			((enable)(enable))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
	)
	(_object
		(_sig(_int clk -1 0 38(_arch(_uni((i 2))))))
		(_sig(_int enable -1 0 39(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 40(_array -1((_dto i 23 i 0)))))
		(_sig(_int pc_in 0 0 40(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 0 0 41(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(test_process(_arch 1 0 63(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 50463235 50463234 50528771 50528770)
		(1953719636 1176514848 1701603681 100)
		(33686018 33686018 33686018 33686274 33686018 33686019)
		(1953719636 1176515104 1701603681 100)
		(33686018 33686018 50463491 50529026 50463234 50463234)
		(1953719636 1176515360 1701603681 100)
		(33686018 33686018 50528771 33751810 50463491 50528771)
		(1953719636 1176515616 1701603681 100)
	)
	(_model . simple 2 -1)
)
I 000051 55 1016          1676473720584 behavioral
(_unit VHDL(register_24bit 0 5(behavioral 0 13))
	(_version vef)
	(_time 1676473720585 2023.02.15 17:08:40)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code 3f6a3e3a6c686c29373f2c646a393a383d3a693c3d)
	(_ent
		(_time 1675977050377)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 7(_array -1((_dto i 23 i 0)))))
		(_port(_int din 0 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int dout 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 14(_array -1((_dto i 23 i 0)))))
		(_sig(_int reg 1 0 14(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(1)(0))(_dssslsensitivity 1))))
			(line__23(_arch 1 0 23(_assignment(_alias((dout)(reg)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000051 55 1094          1676473720597 behavioral
(_unit VHDL(register_24bit_tb 0 29(behavioral 0 57))
	(_version vef)
	(_time 1676473720598 2023.02.15 17:08:40)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code 4f1a4e4d1c181c59444e5c141a494a484d4a194c4d)
	(_ent
		(_time 1675977050383)
	)
	(_inst dut 0 63(_ent . register_24bit)
		(_port
			((din)(din))
			((clk)(clk))
			((dout)(dout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 58(_array -1((_dto i 23 i 0)))))
		(_sig(_int din 0 0 58(_arch(_uni((_others(i 2)))))))
		(_sig(_int clk -1 0 59(_arch(_uni((i 2))))))
		(_sig(_int dout 0 0 60(_arch(_uni))))
		(_prcs
			(clk_gen(_arch 0 0 70(_prcs(_wait_for)(_trgt(1)))))
			(stimulus(_arch 1 0 78(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686274 50463235 33751554 33686274)
		(50529027 50529027 50529027 50529027 50529027 50529027)
		(33751555 33751555 33751555 33751555 33751555 33751555)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1016          1676473720591 behavioral
(_unit VHDL(register_4bit 0 30(behavioral 0 38))
	(_version vef)
	(_time 1676473720592 2023.02.15 17:08:40)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code 4f1a4e4d1c181c59474e5c141a494a484d4a194c4b)
	(_ent
		(_time 1676465581000)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int din 0 0 32(_ent(_in))))
		(_port(_int clk -1 0 33(_ent(_in)(_event))))
		(_port(_int dout 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int reg 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(3))(_sens(1)(0))(_dssslsensitivity 1))))
			(line__47(_arch 1 0 47(_assignment(_alias((dout)(reg)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000051 55 1422          1676473901484 behavioral
(_unit VHDL(register_file 0 4(behavioral 0 16))
	(_version vef)
	(_time 1676473901485 2023.02.15 17:11:41)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code e9e9eebae5bebaffe1bcfab2bcefeceeebecbfefef)
	(_ent
		(_time 1676473720368)
	)
	(_object
		(_port(_int wflag -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 10(_array -1((_dto i 23 i 0)))))
		(_port(_int write_data 1 0 10(_ent(_in))))
		(_port(_int read_data1 1 0 11(_ent(_out))))
		(_port(_int read_data2 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 17(_array -1((_dto i 23 i 0)))))
		(_type(_int reg_file 0 17(_array 2((_to i 0 i 7)))))
		(_sig(_int regs 3 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(7))(_sens(0))(_mon)(_read(7)(3)(4)))))
			(line__26(_arch 1 0 26(_assignment(_trgt(5))(_sens(7)(3))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(6))(_sens(7)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000051 55 1792          1676473901492 behavioral
(_unit VHDL(register_file_tb 0 32(behavioral 0 37))
	(_version vef)
	(_time 1676473901493 2023.02.15 17:11:41)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code e9e9eebae5bebaffe2b8fab2bcefeceeebecbfefef)
	(_ent
		(_time 1675459010512)
	)
	(_inst dut 0 43(_ent . register_file)
		(_port
			((wflag)(wflag))
			((read_reg1)(read_reg1))
			((read_reg2)(read_reg2))
			((write_reg)(write_reg))
			((write_data)(write_data))
			((read_data1)(read_data1))
			((read_data2)(read_data2))
		)
	)
	(_object
		(_sig(_int wflag -1 0 38(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 39(_array -1((_dto i 2 i 0)))))
		(_sig(_int read_reg1 0 0 39(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_reg2 0 0 39(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_reg 0 0 39(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 40(_array -1((_dto i 23 i 0)))))
		(_sig(_int write_data 1 0 40(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_data1 1 0 41(_arch(_uni))))
		(_sig(_int read_data2 1 0 41(_arch(_uni))))
		(_prcs
			(wflag_gen(_arch 0 0 53(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(test(_arch 1 0 61(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(50529027 50529027 50529027 50529027 50529027 50529027)
		(1869771333 1914714738 1600414053 1635017060 1852383281 1920102243 7627621)
		(33686018 33686018 33686018 33686018 33686018 33686018)
		(1869771333 1914714738 1600414053 1635017060 1852383282 1920102243 7627621)
	)
	(_model . behavioral 2 -1)
)
I 000049 55 877           1676473720459 behavior
(_unit VHDL(rotate 0 56(behavior 0 63))
	(_version vef)
	(_time 1676473720460 2023.02.15 17:08:40)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code c297c297969492d4c393d69896c5c0c494c5c6c4c3)
	(_ent
		(_time 1676469367394)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~12 0 58(_array -1((_dto i 16 i 0)))))
		(_port(_int in1 0 0 58(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 59(_array -1((_dto i 23 i 0)))))
		(_port(_int out1 1 0 59(_ent(_out))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_alias((out1(d_23_7))(in1)))(_trgt(1(d_23_7)))(_sens(0)))))
			(line__66(_arch 1 0 66(_assignment(_trgt(1(d_6_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
	)
	(_model . behavior 2 -1)
)
I 000049 55 947           1676473720443 behavior
(_unit VHDL(sign_extender 0 5(behavior 0 12))
	(_version vef)
	(_time 1676473720444 2023.02.15 17:08:40)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code b2e7b3e6b9e5e1a4e7e1f4e8e6b5bab5b6b4b7b4e7)
	(_ent
		(_time 1676469367367)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~12 0 7(_array -1((_dto i 16 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 8(_array -1((_dto i 23 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((out1(d_23_17))(in1(16))(in1(16))(in1(16))(in1(16))(in1(16))(in1(16))(in1(16))))(_trgt(1(d_23_17)))(_sens(0(16))))))
			(line__15(_arch 1 0 15(_assignment(_alias((out1(d_16_0))(in1)))(_trgt(1(d_16_0)))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 2 -1)
)
I 000049 55 1365          1676473720451 behavior
(_unit VHDL(sign_extender_tb 0 22(behavior 0 25))
	(_version vef)
	(_time 1676473720452 2023.02.15 17:08:40)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code c297c397c99591d495c7849896c5cac5c6c4c7c497)
	(_ent
		(_time 1675858485081)
	)
	(_comp
		(sign_extender
			(_object
				(_port(_int in1 0 0 28(_ent (_in))))
				(_port(_int out1 1 0 29(_ent (_out))))
			)
		)
	)
	(_inst dut 0 38(_comp sign_extender)
		(_port
			((in1)(in1))
			((out1)(out1))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 28(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 29(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~132 0 33(_array -1((_dto i 16 i 0)))))
		(_sig(_int in1 2 0 33(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~134 0 34(_array -1((_dto i 23 i 0)))))
		(_sig(_int out1 3 0 34(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018 33686018 33686018 2)
		(50529027 50529027 50529027 50529027 3)
		(33686018 33686018 33686018 33686018 3)
	)
	(_model . behavior 1 -1)
)
I 000051 55 923           1676473720552 behavioral
(_unit VHDL(status_register_8bit 0 5(behavioral 0 13))
	(_version vef)
	(_time 1676473720553 2023.02.15 17:08:40)
	(_source(\../src/status_reg.vhd\))
	(_parameters tan)
	(_code 20752025247775372521357b722576272226252627)
	(_ent
		(_time 1675976840295)
	)
	(_object
		(_port(_int din -1 0 7(_ent(_in))))
		(_port(_int wflag -1 0 8(_ent(_in))))
		(_port(_int dout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int reg 0 0 14(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3(d_7_1))))))
			(line__22(_arch 1 0 22(_assignment(_alias((dout)(reg(0))))(_simpleassign BUF)(_trgt(2))(_sens(3(0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000051 55 778           1676473720561 behavioral
(_unit VHDL(status_register_8bit_tb 0 28(behavioral 0 31))
	(_version vef)
	(_time 1676473720562 2023.02.15 17:08:40)
	(_source(\../src/status_reg.vhd\))
	(_parameters tan)
	(_code 2f7a2f2a7d787a38282e3a747d2a79282d292a2928)
	(_ent
		(_time 1675976840303)
	)
	(_inst uut 0 37(_ent . status_register_8bit)
		(_port
			((din)(din))
			((wflag)(wflag))
			((dout)(dout))
		)
	)
	(_object
		(_sig(_int din -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int wflag -1 0 33(_arch(_uni((i 2))))))
		(_sig(_int dout -1 0 34(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000043 55 2708          1676473720629 tb
(_unit VHDL(tb_contunit 0 105(tb 0 128))
	(_version vef)
	(_time 1676473720630 2023.02.15 17:08:40)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 6e3b696e393a6c78683b28346a696a696b683b6867)
	(_ent
		(_time 1676415418148)
	)
	(_comp
		(ContUnit
			(_object
				(_port(_int state 4 0 142(_ent (_in))))
				(_port(_int opcode 5 0 143(_ent (_in))))
				(_port(_int cond 6 0 144(_ent (_in))))
				(_port(_int sf -1 0 145(_ent (_in))))
				(_port(_int zero -1 0 146(_ent (_in))))
				(_port(_int clk -1 0 147(_ent (_in))))
				(_port(_int nextstate 4 0 148(_ent (_out))))
				(_port(_int flags 7 0 149(_ent (_out))))
			)
		)
	)
	(_inst uut 0 154(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zero))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(flags))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 129(_array -1((_dto i 3 i 0)))))
		(_sig(_int state 0 0 129(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 130(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 1 0 130(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 131(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 2 0 131(_arch(_uni((_others(i 2)))))))
		(_sig(_int sf -1 0 132(_arch(_uni((i 2))))))
		(_sig(_int zero -1 0 133(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 134(_arch(_uni((i 2))))))
		(_sig(_int nextstate 0 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 136(_array -1((_dto i 19 i 0)))))
		(_sig(_int flags 3 0 136(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 138(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 142(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 143(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 144(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~138 0 149(_array -1((_dto i 19 i 0)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 166(_prcs(_wait_for)(_trgt(5)))))
			(stimulus(_arch 1 0 177(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 2)
		(514)
		(33751554)
		(50463234 3)
		(770)
		(50529026)
		(50528770 2)
		(515)
		(33686019)
		(50463234)
		(33751554 3)
		(771)
		(33686275)
		(50463490 3)
		(50529026 3)
	)
	(_model . tb 3 -1)
)
V 000049 55 15823         1676475502621 DataPath
(_unit VHDL(datapath 0 27(datapath 0 35))
	(_version vef)
	(_time 1676475502622 2023.02.15 17:38:22)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code c5c19390c19395d3c4c39497d49e90c3cdc3c1c3c4c2c1)
	(_ent
		(_time 1676473952300)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 86(_ent (_in))))
				(_port(_int in0 14 0 87(_ent (_in))))
				(_port(_int in1 14 0 88(_ent (_in))))
				(_port(_int out1 14 0 89(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 139(_ent (_in))))
				(_port(_int clk -1 0 140(_ent (_in))))
				(_port(_int dout 23 0 141(_ent (_out))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 63(_ent (_in))))
				(_port(_int instw -1 0 64(_ent (_in))))
				(_port(_int cond 9 0 65(_ent (_out))))
				(_port(_int op 10 0 66(_ent (_out))))
				(_port(_int sf -1 0 67(_ent (_out))))
				(_port(_int rd 11 0 68(_ent (_out))))
				(_port(_int rs 11 0 69(_ent (_out))))
				(_port(_int rt 11 0 70(_ent (_out))))
				(_port(_int imm 12 0 71(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 114(_ent (_in))))
				(_port(_int in0 20 0 115(_ent (_in))))
				(_port(_int in1 20 0 116(_ent (_in))))
				(_port(_int in2 20 0 117(_ent (_in))))
				(_port(_int in3 20 0 118(_ent (_in))))
				(_port(_int out1 20 0 119(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 146(_ent (_in))))
				(_port(_int read_reg1 24 0 147(_ent (_in))))
				(_port(_int read_reg2 24 0 148(_ent (_in))))
				(_port(_int write_reg 24 0 149(_ent (_in))))
				(_port(_int write_data 25 0 150(_ent (_in))))
				(_port(_int read_data1 25 0 151(_ent (_out))))
				(_port(_int read_data2 25 0 152(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 94(_ent (_in))))
				(_port(_int in0 16 0 95(_ent (_in))))
				(_port(_int in1 16 0 96(_ent (_in))))
				(_port(_int in2 16 0 97(_ent (_in))))
				(_port(_int out1 16 0 98(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 41(_ent (_in))))
				(_port(_int B 2 0 42(_ent (_in))))
				(_port(_int ctrl 3 0 43(_ent (_in))))
				(_port(_int sign -1 0 44(_ent (_in))))
				(_port(_int zero -1 0 45(_ent (_out))))
				(_port(_int result 2 0 46(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 132(_ent (_in))))
				(_port(_int clk -1 0 133(_ent (_in))))
				(_port(_int dout 22 0 134(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 51(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 52(_ent (_in))))
				(_port(_int cond 6 0 53(_ent (_in))))
				(_port(_int sf -1 0 54(_ent (_in))))
				(_port(_int zero -1 0 55(_ent (_in))))
				(_port(_int clk -1 0 56(_ent (_in))))
				(_port(_int nextstate 4 0 57(_ent (_out))))
				(_port(_int flags 7 0 58(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 103(_ent (_in))))
				(_port(_int in0 18 0 104(_ent (_in))))
				(_port(_int in1 18 0 105(_ent (_in))))
				(_port(_int in2 18 0 106(_ent (_in))))
				(_port(_int in3 18 0 107(_ent (_in))))
				(_port(_int in4 18 0 108(_ent (_in))))
				(_port(_int out1 18 0 109(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 13 0 77(_ent (_in))))
				(_port(_int wflag -1 0 78(_ent (_in))))
				(_port(_int dataIn 13 0 79(_ent (_in))))
				(_port(_int rflag -1 0 80(_ent (_in))))
				(_port(_int dataOut 13 0 81(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk -1 0 124(_ent (_in))))
				(_port(_int enable -1 0 125(_ent (_in))))
				(_port(_int pc_in 21 0 126(_ent (_in))))
				(_port(_int pc_out 21 0 127(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 157(_ent (_in))))
				(_port(_int out1 27 0 158(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 163(_ent (_in))))
				(_port(_int out1 29 0 164(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 169(_ent (_in))))
				(_port(_int wflag -1 0 170(_ent (_in))))
				(_port(_int dout -1 0 171(_ent (_out))))
			)
		)
	)
	(_inst U10 0 218(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(BUS3370))
			((in1)(BUS3170))
			((out1)(BUS50))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 226(_comp register_4bit)
		(_port
			((din)(BUS2118))
			((clk)(Dangling_Input_Signal))
			((dout)(BUS2122))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 235(_comp inst_decode)
		(_port
			((inst)(BUS1473))
			((instw)(control(13)))
			((cond)(BUS250))
			((op)(BUS258))
			((sf)(NET266))
			((rd)(BUS711))
			((rs)(BUS3253))
			((rt)(BUS3188))
			((imm)(BUS742))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U16 0 250(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(BUS711))
			((in1)(BUS3188))
			((in2)(n1))
			((in3)(n7))
			((out1)(BUS670))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 261(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(BUS3253))
			((read_reg2)(BUS3188))
			((write_reg)(BUS670))
			((write_data)(BUS1726))
			((read_data1)(BUS1408))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 272(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(BUS3370))
			((in1)(BUS811))
			((out1)(BUS803))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 280(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(BUS830))
			((in1)(BUS838))
			((in2)(Input3))
			((out1)(BUS822))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 290(_comp alu)
		(_port
			((A)(BUS803))
			((B)(BUS822))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(NET2040))
			((result)(BUS1212))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 302(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(BUS811))
			((in1)(BUS3170))
			((out1)(BUS853))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 310(_comp register_24bit)
		(_port
			((din)(BUS1212))
			((clk)(Dangling_Input_Signal))
			((dout)(BUS3170))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 317(_comp register_24bit)
		(_port
			((din)(BUS1408))
			((clk)(Dangling_Input_Signal))
			((dout)(BUS811))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 324(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(Dangling_Input_Signal))
			((dout)(BUS830))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 331(_comp register_24bit)
		(_port
			((din)(BUS1473))
			((clk)(Dangling_Input_Signal))
			((dout)(BUS1678))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 338(_comp ContUnit)
		(_port
			((state)(BUS2122))
			((opcode)(BUS258))
			((cond)(BUS250))
			((sf)(NET266))
			((zero)(NET2040))
			((clk)(Dangling_Input_Signal))
			((nextstate)(BUS2118))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 350(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(BUS1678))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(BUS3170))
			((in3)(BUS3409))
			((in4(23))(Dangling_Input_Signal))
			((in4(22))(Dangling_Input_Signal))
			((in4(21))(Dangling_Input_Signal))
			((in4(20))(Dangling_Input_Signal))
			((in4(19))(Dangling_Input_Signal))
			((in4(18))(Dangling_Input_Signal))
			((in4(17))(Dangling_Input_Signal))
			((in4(16))(Dangling_Input_Signal))
			((in4(15))(Dangling_Input_Signal))
			((in4(14))(Dangling_Input_Signal))
			((in4(13))(Dangling_Input_Signal))
			((in4(12))(Dangling_Input_Signal))
			((in4(11))(Dangling_Input_Signal))
			((in4(10))(Dangling_Input_Signal))
			((in4(9))(Dangling_Input_Signal))
			((in4(8))(Dangling_Input_Signal))
			((in4(7))(Dangling_Input_Signal))
			((in4(6))(Dangling_Input_Signal))
			((in4(5))(Dangling_Input_Signal))
			((in4(4))(Dangling_Input_Signal))
			((in4(3))(Dangling_Input_Signal))
			((in4(2))(Dangling_Input_Signal))
			((in4(1))(Dangling_Input_Signal))
			((in4(0))(Dangling_Input_Signal))
			((out1)(BUS1726))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((in4)(in4))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 408(_comp memory)
		(_port
			((clk)(Dangling_Input_Signal))
			((address)(BUS50))
			((wflag)(control(17)))
			((dataIn)(BUS3170))
			((rflag)(control(16)))
			((dataOut)(BUS1473))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 418(_comp pc)
		(_port
			((clk)(Dangling_Input_Signal))
			((enable)(NET2709))
			((pc_in)(BUS853))
			((pc_out)(BUS3370))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 426(_comp rotate)
		(_port
			((in1)(BUS742))
			((out1)(BUS3409))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 432(_comp sign_extender)
		(_port
			((in1)(BUS742))
			((out1)(BUS838))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 438(_comp status_register_8bit)
		(_port
			((din)(NET2040))
			((wflag)(control(3)))
			((dout)(NET2040))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 41(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 51(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 58(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 63(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 68(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 71(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 77(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 87(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 94(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 95(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 103(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 104(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 114(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 115(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 126(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 132(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 139(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 147(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 150(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 157(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 158(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 163(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 164(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 176(_arch((i 4)))))
		(_sig(_int NET2040 -1 0 180(_arch(_uni))))
		(_sig(_int NET266 -1 0 181(_arch(_uni))))
		(_sig(_int NET2709 -1 0 182(_arch(_uni))))
		(_sig(_int NET2761 -1 0 183(_int(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 184(_array -1((_dto i 23 i 0)))))
		(_sig(_int BUS1212 30 0 184(_arch(_uni))))
		(_sig(_int BUS1408 30 0 185(_arch(_uni))))
		(_sig(_int BUS1426 30 0 186(_arch(_uni))))
		(_sig(_int BUS1473 30 0 187(_arch(_uni))))
		(_sig(_int BUS1678 30 0 188(_arch(_uni))))
		(_sig(_int BUS1726 30 0 189(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1346 0 190(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS2118 31 0 190(_arch(_uni))))
		(_sig(_int BUS2122 31 0 191(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 192(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS250 32 0 192(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1350 0 193(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS258 33 0 193(_arch(_uni))))
		(_sig(_int BUS3170 30 0 194(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1352 0 195(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3188 34 0 195(_arch(_uni))))
		(_sig(_int BUS3253 34 0 196(_arch(_uni))))
		(_sig(_int BUS3370 30 0 197(_arch(_uni))))
		(_sig(_int BUS3409 30 0 198(_arch(_uni))))
		(_sig(_int BUS50 30 0 199(_arch(_uni))))
		(_sig(_int BUS670 34 0 200(_arch(_uni))))
		(_sig(_int BUS711 34 0 201(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1354 0 202(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS742 35 0 202(_arch(_uni))))
		(_sig(_int BUS803 30 0 203(_arch(_uni))))
		(_sig(_int BUS811 30 0 204(_arch(_uni))))
		(_sig(_int BUS822 30 0 205(_arch(_uni))))
		(_sig(_int BUS830 30 0 206(_arch(_uni))))
		(_sig(_int BUS838 30 0 207(_arch(_uni))))
		(_sig(_int BUS853 30 0 208(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1356 0 209(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 36 0 209(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 212(_arch(_uni))))
		(_prcs
			(line__233(_arch 0 0 233(_assignment(_trgt(5))(_sens(3)(32(19))(32(0))))))
			(line__448(_arch 1 0 448(_assignment(_trgt(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
I 000049 55 947           1676475844253 behavior
(_unit VHDL(sign_extender 0 5(behavior 0 12))
	(_version vef)
	(_time 1676475844254 2023.02.15 17:44:04)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code 3e3f3f3b62696d286b6d78646a3936393a383b386b)
	(_ent
		(_time 1676469367367)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~12 0 7(_array -1((_dto i 16 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 8(_array -1((_dto i 23 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((out1(d_23_17))(in1(16))(in1(16))(in1(16))(in1(16))(in1(16))(in1(16))(in1(16))))(_trgt(1(d_23_17)))(_sens(0(16))))))
			(line__15(_arch 1 0 15(_assignment(_alias((out1(d_16_0))(in1)))(_trgt(1(d_16_0)))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 2 -1)
)
I 000049 55 1365          1676475844264 behavior
(_unit VHDL(sign_extender_tb 0 22(behavior 0 25))
	(_version vef)
	(_time 1676475844265 2023.02.15 17:44:04)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code 4e4f4f4c12191d58194b08141a4946494a484b481b)
	(_ent
		(_time 1675858485081)
	)
	(_comp
		(sign_extender
			(_object
				(_port(_int in1 0 0 28(_ent (_in))))
				(_port(_int out1 1 0 29(_ent (_out))))
			)
		)
	)
	(_inst dut 0 38(_comp sign_extender)
		(_port
			((in1)(in1))
			((out1)(out1))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 28(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 29(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~132 0 33(_array -1((_dto i 16 i 0)))))
		(_sig(_int in1 2 0 33(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~134 0 34(_array -1((_dto i 23 i 0)))))
		(_sig(_int out1 3 0 34(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018 33686018 33686018 2)
		(50529027 50529027 50529027 50529027 3)
		(33686018 33686018 33686018 33686018 3)
	)
	(_model . behavior 1 -1)
)
I 000049 55 877           1676475844275 behavior
(_unit VHDL(rotate 0 56(behavior 0 63))
	(_version vef)
	(_time 1676475844276 2023.02.15 17:44:04)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code 4e4f4e4c4d181e584f1f5a141a494c4818494a484f)
	(_ent
		(_time 1676469367394)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~12 0 58(_array -1((_dto i 16 i 0)))))
		(_port(_int in1 0 0 58(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 59(_array -1((_dto i 23 i 0)))))
		(_port(_int out1 1 0 59(_ent(_out))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_alias((out1(d_23_7))(in1)))(_trgt(1(d_23_7)))(_sens(0)))))
			(line__66(_arch 1 0 66(_assignment(_trgt(1(d_6_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
	)
	(_model . behavior 2 -1)
)
I 000049 55 752           1676475844288 behavior
(_unit VHDL(mux2x1_24 0 73(behavior 0 82))
	(_version vef)
	(_time 1676475844289 2023.02.15 17:44:04)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code 5e5e085c0e08024d5d5e46010e5b085d5c5d5a580a)
	(_ent
		(_time 1676469367404)
	)
	(_object
		(_port(_int sel -1 0 75(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 76(_array -1((_dto i 23 i 0)))))
		(_port(_int in0 0 0 76(_ent(_in))))
		(_port(_int in1 0 0 77(_ent(_in))))
		(_port(_int out1 0 0 78(_ent(_out))))
		(_prcs
			(line__84(_arch 0 0 84(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 1 -1)
)
I 000049 55 1146          1676475844298 behavior
(_unit VHDL(mux2x1_24_tb 0 81(behavior 0 100))
	(_version vef)
	(_time 1676475844299 2023.02.15 17:44:04)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code 6d6d3b6c3c3b317e6e3875323d683b6e6f6e69683b)
	(_ent
		(_time 1675858485101)
	)
	(_inst dut 0 107(_ent . mux2x1_24)
		(_port
			((sel)(sel))
			((in0)(in0))
			((in1)(in1))
			((out1)(out1))
		)
	)
	(_object
		(_sig(_int sel -1 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 102(_array -1((_dto i 23 i 0)))))
		(_sig(_int in0 0 0 102(_arch(_uni((_others(i 2)))))))
		(_sig(_int in1 0 0 103(_arch(_uni((_others(i 2)))))))
		(_sig(_int out1 0 0 104(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(0)))))
			(line__118(_arch 1 0 118(_assignment(_trgt(1)))))
			(line__119(_arch 2 0 119(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 50463234)
		(50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . behavior 3 -1)
)
I 000049 55 928           1676475844307 behavior
(_unit VHDL(mux3x1_24 0 126(behavior 0 136))
	(_version vef)
	(_time 1676475844308 2023.02.15 17:44:04)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code 6d6d3b6c3c3b317e6f3b75323d683b6e6f6e696b39)
	(_ent
		(_time 1676469367420)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 128(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 128(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 129(_array -1((_dto i 23 i 0)))))
		(_port(_int in0 1 0 129(_ent(_in))))
		(_port(_int in1 1 0 130(_ent(_in))))
		(_port(_int in2 1 0 131(_ent(_in))))
		(_port(_int out1 1 0 132(_ent(_out))))
		(_prcs
			(line__138(_arch 0 0 138(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . behavior 1 -1)
)
I 000049 55 1461          1676475844317 behavior
(_unit VHDL(mux3x1_24_tb 0 139(behavior 0 157))
	(_version vef)
	(_time 1676475844318 2023.02.15 17:44:04)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code 7d7d2b7d2c2b216e7f2c65222d782b7e7f7e79782b)
	(_ent
		(_time 1675858485122)
	)
	(_inst dut 0 165(_ent . mux3x1_24)
		(_port
			((sel)(sel))
			((in0)(in0))
			((in1)(in1))
			((in2)(in2))
			((out1)(out1))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 158(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 0 0 158(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 159(_array -1((_dto i 23 i 0)))))
		(_sig(_int in0 1 0 159(_arch(_uni((_others(i 2)))))))
		(_sig(_int in1 1 0 160(_arch(_uni((_others(i 2)))))))
		(_sig(_int in2 1 0 161(_arch(_uni((_others(i 2)))))))
		(_sig(_int out1 1 0 162(_arch(_uni))))
		(_prcs
			(line__175(_arch 0 0 175(_assignment(_trgt(0)))))
			(line__178(_arch 1 0 178(_assignment(_trgt(1)))))
			(line__179(_arch 2 0 179(_assignment(_trgt(2)))))
			(line__180(_arch 3 0 180(_assignment(_trgt(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(770)
		(514)
		(33686018 33686018 33686018 33686018 33686018 50463234)
		(50529027 50529027 50529027 50529027 50529027 50529027)
		(33751554 33751554 33751554 33751554 33751554 33751554)
	)
	(_model . behavior 4 -1)
)
I 000049 55 965           1676475844327 behavior
(_unit VHDL(mux4x1_3 0 188(behavior 0 199))
	(_version vef)
	(_time 1676475844328 2023.02.15 17:44:04)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code 8d8ddb82dcdbd19e88d895d2dd88db8e8e8bd98a88)
	(_ent
		(_time 1676469367435)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 190(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 190(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 191(_array -1((_dto i 2 i 0)))))
		(_port(_int in0 1 0 191(_ent(_in))))
		(_port(_int in1 1 0 192(_ent(_in))))
		(_port(_int in2 1 0 193(_ent(_in))))
		(_port(_int in3 1 0 194(_ent(_in))))
		(_port(_int out1 1 0 195(_ent(_out))))
		(_prcs
			(line__201(_arch 0 0 201(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . behavior 1 -1)
)
I 000049 55 987           1676475844338 behavior
(_unit VHDL(mux4x1_24 0 217(behavior 0 228))
	(_version vef)
	(_time 1676475844339 2023.02.15 17:44:04)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code 8d8ddb82dcdbd19e88de95d2dd88db8e8f8e898bd9)
	(_ent
		(_time 1676475844334)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 219(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 219(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 220(_array -1((_dto i 23 i 0)))))
		(_port(_int in0 1 0 220(_ent(_in))))
		(_port(_int in1 1 0 221(_ent(_in))))
		(_port(_int in2 1 0 222(_ent(_in))))
		(_port(_int in3 1 0 223(_ent(_in))))
		(_port(_int out1 1 0 224(_ent(_out))))
		(_prcs
			(line__230(_arch 0 0 230(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . behavior 1 -1)
)
V 000049 55 14760         1676476446843 DataPath
(_unit VHDL(datapath 0 27(datapath 0 36))
	(_version vef)
	(_time 1676476446844 2023.02.15 17:54:06)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code 202f20242176703621262923317b752628262426212724)
	(_ent
		(_time 1676476446839)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 87(_ent (_in))))
				(_port(_int in0 14 0 88(_ent (_in))))
				(_port(_int in1 14 0 89(_ent (_in))))
				(_port(_int out1 14 0 90(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 139(_ent (_in))))
				(_port(_int clk -1 0 140(_ent (_in))))
				(_port(_int dout 23 0 141(_ent (_out))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 64(_ent (_in))))
				(_port(_int instw -1 0 65(_ent (_in))))
				(_port(_int cond 9 0 66(_ent (_out))))
				(_port(_int op 10 0 67(_ent (_out))))
				(_port(_int sf -1 0 68(_ent (_out))))
				(_port(_int rd 11 0 69(_ent (_out))))
				(_port(_int rs 11 0 70(_ent (_out))))
				(_port(_int rt 11 0 71(_ent (_out))))
				(_port(_int imm 12 0 72(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 114(_ent (_in))))
				(_port(_int in0 20 0 115(_ent (_in))))
				(_port(_int in1 20 0 116(_ent (_in))))
				(_port(_int in2 20 0 117(_ent (_in))))
				(_port(_int in3 20 0 118(_ent (_in))))
				(_port(_int out1 20 0 119(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 146(_ent (_in))))
				(_port(_int read_reg1 24 0 147(_ent (_in))))
				(_port(_int read_reg2 24 0 148(_ent (_in))))
				(_port(_int write_reg 24 0 149(_ent (_in))))
				(_port(_int write_data 25 0 150(_ent (_in))))
				(_port(_int read_data1 25 0 151(_ent (_out))))
				(_port(_int read_data2 25 0 152(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 95(_ent (_in))))
				(_port(_int in0 16 0 96(_ent (_in))))
				(_port(_int in1 16 0 97(_ent (_in))))
				(_port(_int in2 16 0 98(_ent (_in))))
				(_port(_int out1 16 0 99(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 42(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int ctrl 3 0 44(_ent (_in))))
				(_port(_int sign -1 0 45(_ent (_in))))
				(_port(_int zero -1 0 46(_ent (_out))))
				(_port(_int result 2 0 47(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 132(_ent (_in))))
				(_port(_int clk -1 0 133(_ent (_in))))
				(_port(_int dout 22 0 134(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 52(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 53(_ent (_in))))
				(_port(_int cond 6 0 54(_ent (_in))))
				(_port(_int sf -1 0 55(_ent (_in))))
				(_port(_int zero -1 0 56(_ent (_in))))
				(_port(_int clk -1 0 57(_ent (_in))))
				(_port(_int nextstate 4 0 58(_ent (_out))))
				(_port(_int flags 7 0 59(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 104(_ent (_in))))
				(_port(_int in0 18 0 105(_ent (_in))))
				(_port(_int in1 18 0 106(_ent (_in))))
				(_port(_int in2 18 0 107(_ent (_in))))
				(_port(_int in3 18 0 108(_ent (_in))))
				(_port(_int out1 18 0 109(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int address 13 0 78(_ent (_in))))
				(_port(_int wflag -1 0 79(_ent (_in))))
				(_port(_int dataIn 13 0 80(_ent (_in))))
				(_port(_int rflag -1 0 81(_ent (_in))))
				(_port(_int dataOut 13 0 82(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int clk -1 0 124(_ent (_in))))
				(_port(_int enable -1 0 125(_ent (_in))))
				(_port(_int pc_in 21 0 126(_ent (_in))))
				(_port(_int pc_out 21 0 127(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 157(_ent (_in))))
				(_port(_int out1 27 0 158(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 163(_ent (_in))))
				(_port(_int out1 29 0 164(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 169(_ent (_in))))
				(_port(_int wflag -1 0 170(_ent (_in))))
				(_port(_int dout -1 0 171(_ent (_out))))
			)
		)
	)
	(_inst U10 0 218(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(BUS3370))
			((in1)(BUS3170))
			((out1)(BUS50))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 226(_comp register_4bit)
		(_port
			((din)(BUS2118))
			((clk)(clk))
			((dout)(BUS2122))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 235(_comp inst_decode)
		(_port
			((inst)(BUS1473))
			((instw)(control(13)))
			((cond)(BUS250))
			((op)(BUS258))
			((sf)(NET266))
			((rd)(BUS711))
			((rs)(BUS3253))
			((rt)(BUS3188))
			((imm)(BUS742))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U16 0 250(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(BUS711))
			((in1)(BUS3188))
			((in2)(n1))
			((in3)(n7))
			((out1)(BUS670))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 261(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(BUS3253))
			((read_reg2)(BUS3188))
			((write_reg)(BUS670))
			((write_data)(BUS1726))
			((read_data1)(BUS3388))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 272(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(BUS3370))
			((in1)(BUS4065))
			((out1)(BUS803))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 280(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(BUS830))
			((in1)(BUS838))
			((in2)(Input3))
			((out1)(BUS822))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 290(_comp alu)
		(_port
			((A)(BUS803))
			((B)(BUS822))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(NET2040))
			((result)(BUS1212))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 302(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(BUS4065))
			((in1)(BUS3170))
			((out1)(BUS853))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 310(_comp register_24bit)
		(_port
			((din)(BUS1212))
			((clk)(clk))
			((dout)(BUS3170))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 317(_comp register_24bit)
		(_port
			((din)(BUS3388))
			((clk)(clk))
			((dout)(BUS4065))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 324(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(clk))
			((dout)(BUS830))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 331(_comp register_24bit)
		(_port
			((din)(BUS1473))
			((clk)(clk))
			((dout)(BUS1678))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 338(_comp ContUnit)
		(_port
			((state)(BUS2122))
			((opcode)(BUS258))
			((cond)(BUS250))
			((sf)(NET266))
			((zero)(NET2040))
			((clk)(clk))
			((nextstate)(BUS2118))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 350(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(BUS1678))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(BUS3170))
			((in3)(BUS3409))
			((out1)(BUS1726))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 384(_comp memory)
		(_port
			((clk)(clk))
			((address)(BUS50))
			((wflag)(control(17)))
			((dataIn)(BUS3170))
			((rflag)(control(16)))
			((dataOut)(BUS1473))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 394(_comp pc)
		(_port
			((clk)(Dangling_Input_Signal))
			((enable)(NET2709))
			((pc_in)(BUS853))
			((pc_out)(BUS3370))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 402(_comp rotate)
		(_port
			((in1)(BUS742))
			((out1)(BUS3409))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 408(_comp sign_extender)
		(_port
			((in1)(BUS742))
			((out1)(BUS838))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 414(_comp status_register_8bit)
		(_port
			((din)(NET2040))
			((wflag)(control(3)))
			((dout)(NET2040))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_port(_int clk -1 0 32(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 42(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 44(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 59(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 64(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 66(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 69(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 72(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 78(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 88(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 96(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 104(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 105(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 114(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 115(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 126(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 132(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 139(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 147(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 150(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 157(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 158(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 163(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 164(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 176(_arch((i 4)))))
		(_sig(_int NET2040 -1 0 180(_arch(_uni))))
		(_sig(_int NET266 -1 0 181(_arch(_uni))))
		(_sig(_int NET2709 -1 0 182(_arch(_uni))))
		(_sig(_int NET2761 -1 0 183(_int(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 184(_array -1((_dto i 23 i 0)))))
		(_sig(_int BUS1212 30 0 184(_arch(_uni))))
		(_sig(_int BUS1426 30 0 185(_arch(_uni))))
		(_sig(_int BUS1473 30 0 186(_arch(_uni))))
		(_sig(_int BUS1678 30 0 187(_arch(_uni))))
		(_sig(_int BUS1726 30 0 188(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1346 0 189(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS2118 31 0 189(_arch(_uni))))
		(_sig(_int BUS2122 31 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 191(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS250 32 0 191(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1350 0 192(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS258 33 0 192(_arch(_uni))))
		(_sig(_int BUS3170 30 0 193(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1352 0 194(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3188 34 0 194(_arch(_uni))))
		(_sig(_int BUS3253 34 0 195(_arch(_uni))))
		(_sig(_int BUS3370 30 0 196(_arch(_uni))))
		(_sig(_int BUS3388 30 0 197(_arch(_uni))))
		(_sig(_int BUS3409 30 0 198(_arch(_uni))))
		(_sig(_int BUS4065 30 0 199(_arch(_uni))))
		(_sig(_int BUS50 30 0 200(_arch(_uni))))
		(_sig(_int BUS670 34 0 201(_arch(_uni))))
		(_sig(_int BUS711 34 0 202(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1354 0 203(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS742 35 0 203(_arch(_uni))))
		(_sig(_int BUS803 30 0 204(_arch(_uni))))
		(_sig(_int BUS822 30 0 205(_arch(_uni))))
		(_sig(_int BUS830 30 0 206(_arch(_uni))))
		(_sig(_int BUS838 30 0 207(_arch(_uni))))
		(_sig(_int BUS853 30 0 208(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1356 0 209(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 36 0 209(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 212(_arch(_uni))))
		(_prcs
			(line__233(_arch 0 0 233(_assignment(_trgt(6))(_sens(4)(33(19))(33(0))))))
			(line__424(_arch 1 0 424(_assignment(_trgt(34)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
I 000049 55 934           1676476522761 behavior
(_unit VHDL(pc 0 5(behavior 0 13))
	(_version vef)
	(_time 1676476522762 2023.02.15 17:55:22)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code a2f7f1f5a3f4f6b4a0a3b2f8f0a5a2a4a1a5a2a4a1)
	(_ent
		(_time 1676476522759)
	)
	(_object
		(_port(_int enable -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 8(_array -1((_dto i 23 i 0)))))
		(_port(_int pc_in 0 0 8(_ent(_in)(_event))))
		(_port(_int pc_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 14(_array -1((_dto i 23 i 0)))))
		(_sig(_int pc_reg 1 0 14(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)))))
			(line__22(_arch 1 0 22(_assignment(_alias((pc_out)(pc_reg)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 2 -1)
)
I 000049 55 934           1676476530145 behavior
(_unit VHDL(pc 0 5(behavior 0 13))
	(_version vef)
	(_time 1676476530146 2023.02.15 17:55:30)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 81d2888f83d7d597838091dbd38681878286818782)
	(_ent
		(_time 1676476522758)
	)
	(_object
		(_port(_int enable -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 8(_array -1((_dto i 23 i 0)))))
		(_port(_int pc_in 0 0 8(_ent(_in)(_event))))
		(_port(_int pc_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 14(_array -1((_dto i 23 i 0)))))
		(_sig(_int pc_reg 1 0 14(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)))))
			(line__22(_arch 1 0 22(_assignment(_alias((pc_out)(pc_reg)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 2 -1)
)
I 000047 55 1382          1676476530151 simple
(_unit VHDL(pc_tb 0 33(simple 0 33))
	(_version vef)
	(_time 1676476530152 2023.02.15 17:55:30)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 81d2888f83d5839686d493dad0878284d786858783)
	(_ent
		(_time 1675461836040)
	)
	(_inst uut 0 42(_ent . pc)
		(_port
			((enable)(enable))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int enable -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 37(_array -1((_dto i 23 i 0)))))
		(_sig(_int pc_in 0 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 0 0 38(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 50(_prcs(_wait_for)(_trgt(0)))))
			(test_process(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 50463235 50463234 50528771 50528770)
		(1953719636 1176514848 1701603681 100)
		(33686018 33686018 33686018 33686274 33686018 33686019)
		(1953719636 1176515104 1701603681 100)
		(33686018 33686018 50463491 50529026 50463234 50463234)
		(1953719636 1176515360 1701603681 100)
		(33686018 33686018 50528771 33751810 50463491 50528771)
		(1953719636 1176515616 1701603681 100)
	)
	(_model . simple 2 -1)
)
V 000049 55 14681         1676476564713 DataPath
(_unit VHDL(datapath 0 27(datapath 0 36))
	(_version vef)
	(_time 1676476564714 2023.02.15 17:56:04)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code 8484808a81d2d49285828d8195dfd1828c828082858380)
	(_ent
		(_time 1676476446838)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 87(_ent (_in))))
				(_port(_int in0 14 0 88(_ent (_in))))
				(_port(_int in1 14 0 89(_ent (_in))))
				(_port(_int out1 14 0 90(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 138(_ent (_in))))
				(_port(_int clk -1 0 139(_ent (_in))))
				(_port(_int dout 23 0 140(_ent (_out))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 64(_ent (_in))))
				(_port(_int instw -1 0 65(_ent (_in))))
				(_port(_int cond 9 0 66(_ent (_out))))
				(_port(_int op 10 0 67(_ent (_out))))
				(_port(_int sf -1 0 68(_ent (_out))))
				(_port(_int rd 11 0 69(_ent (_out))))
				(_port(_int rs 11 0 70(_ent (_out))))
				(_port(_int rt 11 0 71(_ent (_out))))
				(_port(_int imm 12 0 72(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 114(_ent (_in))))
				(_port(_int in0 20 0 115(_ent (_in))))
				(_port(_int in1 20 0 116(_ent (_in))))
				(_port(_int in2 20 0 117(_ent (_in))))
				(_port(_int in3 20 0 118(_ent (_in))))
				(_port(_int out1 20 0 119(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 145(_ent (_in))))
				(_port(_int read_reg1 24 0 146(_ent (_in))))
				(_port(_int read_reg2 24 0 147(_ent (_in))))
				(_port(_int write_reg 24 0 148(_ent (_in))))
				(_port(_int write_data 25 0 149(_ent (_in))))
				(_port(_int read_data1 25 0 150(_ent (_out))))
				(_port(_int read_data2 25 0 151(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 95(_ent (_in))))
				(_port(_int in0 16 0 96(_ent (_in))))
				(_port(_int in1 16 0 97(_ent (_in))))
				(_port(_int in2 16 0 98(_ent (_in))))
				(_port(_int out1 16 0 99(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 42(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int ctrl 3 0 44(_ent (_in))))
				(_port(_int sign -1 0 45(_ent (_in))))
				(_port(_int zero -1 0 46(_ent (_out))))
				(_port(_int result 2 0 47(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 131(_ent (_in))))
				(_port(_int clk -1 0 132(_ent (_in))))
				(_port(_int dout 22 0 133(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 52(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 53(_ent (_in))))
				(_port(_int cond 6 0 54(_ent (_in))))
				(_port(_int sf -1 0 55(_ent (_in))))
				(_port(_int zero -1 0 56(_ent (_in))))
				(_port(_int clk -1 0 57(_ent (_in))))
				(_port(_int nextstate 4 0 58(_ent (_out))))
				(_port(_int flags 7 0 59(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 104(_ent (_in))))
				(_port(_int in0 18 0 105(_ent (_in))))
				(_port(_int in1 18 0 106(_ent (_in))))
				(_port(_int in2 18 0 107(_ent (_in))))
				(_port(_int in3 18 0 108(_ent (_in))))
				(_port(_int out1 18 0 109(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int address 13 0 78(_ent (_in))))
				(_port(_int wflag -1 0 79(_ent (_in))))
				(_port(_int dataIn 13 0 80(_ent (_in))))
				(_port(_int rflag -1 0 81(_ent (_in))))
				(_port(_int dataOut 13 0 82(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int enable -1 0 124(_ent (_in))))
				(_port(_int pc_in 21 0 125(_ent (_in))))
				(_port(_int pc_out 21 0 126(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 156(_ent (_in))))
				(_port(_int out1 27 0 157(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 162(_ent (_in))))
				(_port(_int out1 29 0 163(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 168(_ent (_in))))
				(_port(_int wflag -1 0 169(_ent (_in))))
				(_port(_int dout -1 0 170(_ent (_out))))
			)
		)
	)
	(_inst U10 0 217(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(BUS3370))
			((in1)(BUS3170))
			((out1)(BUS50))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 225(_comp register_4bit)
		(_port
			((din)(BUS2118))
			((clk)(clk))
			((dout)(BUS2122))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 234(_comp inst_decode)
		(_port
			((inst)(BUS1473))
			((instw)(control(13)))
			((cond)(BUS250))
			((op)(BUS258))
			((sf)(NET266))
			((rd)(BUS711))
			((rs)(BUS3253))
			((rt)(BUS3188))
			((imm)(BUS742))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U16 0 249(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(BUS711))
			((in1)(BUS3188))
			((in2)(n1))
			((in3)(n7))
			((out1)(BUS670))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 260(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(BUS3253))
			((read_reg2)(BUS3188))
			((write_reg)(BUS670))
			((write_data)(BUS1726))
			((read_data1)(BUS3388))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 271(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(BUS3370))
			((in1)(BUS4065))
			((out1)(BUS803))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 279(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(BUS830))
			((in1)(BUS838))
			((in2)(Input3))
			((out1)(BUS822))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 289(_comp alu)
		(_port
			((A)(BUS803))
			((B)(BUS822))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(NET2040))
			((result)(BUS1212))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 301(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(BUS4065))
			((in1)(BUS3170))
			((out1)(BUS853))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 309(_comp register_24bit)
		(_port
			((din)(BUS1212))
			((clk)(clk))
			((dout)(BUS3170))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 316(_comp register_24bit)
		(_port
			((din)(BUS3388))
			((clk)(clk))
			((dout)(BUS4065))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 323(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(clk))
			((dout)(BUS830))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 330(_comp register_24bit)
		(_port
			((din)(BUS1473))
			((clk)(clk))
			((dout)(BUS1678))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 337(_comp ContUnit)
		(_port
			((state)(BUS2122))
			((opcode)(BUS258))
			((cond)(BUS250))
			((sf)(NET266))
			((zero)(NET2040))
			((clk)(clk))
			((nextstate)(BUS2118))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 349(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(BUS1678))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(BUS3170))
			((in3)(BUS3409))
			((out1)(BUS1726))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 383(_comp memory)
		(_port
			((clk)(clk))
			((address)(BUS50))
			((wflag)(control(17)))
			((dataIn)(BUS3170))
			((rflag)(control(16)))
			((dataOut)(BUS1473))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 393(_comp pc)
		(_port
			((enable)(NET2709))
			((pc_in)(BUS853))
			((pc_out)(BUS3370))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 400(_comp rotate)
		(_port
			((in1)(BUS742))
			((out1)(BUS3409))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 406(_comp sign_extender)
		(_port
			((in1)(BUS742))
			((out1)(BUS838))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 412(_comp status_register_8bit)
		(_port
			((din)(NET2040))
			((wflag)(control(3)))
			((dout)(NET2040))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_port(_int clk -1 0 32(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 42(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 44(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 59(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 64(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 66(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 69(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 72(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 78(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 88(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 96(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 104(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 105(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 114(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 115(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 125(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 131(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 138(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 146(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 149(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 156(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 157(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 162(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 163(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 175(_arch((i 4)))))
		(_sig(_int NET2040 -1 0 179(_arch(_uni))))
		(_sig(_int NET266 -1 0 180(_arch(_uni))))
		(_sig(_int NET2709 -1 0 181(_arch(_uni))))
		(_sig(_int NET2761 -1 0 182(_int(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 183(_array -1((_dto i 23 i 0)))))
		(_sig(_int BUS1212 30 0 183(_arch(_uni))))
		(_sig(_int BUS1426 30 0 184(_arch(_uni))))
		(_sig(_int BUS1473 30 0 185(_arch(_uni))))
		(_sig(_int BUS1678 30 0 186(_arch(_uni))))
		(_sig(_int BUS1726 30 0 187(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1346 0 188(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS2118 31 0 188(_arch(_uni))))
		(_sig(_int BUS2122 31 0 189(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 190(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS250 32 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1350 0 191(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS258 33 0 191(_arch(_uni))))
		(_sig(_int BUS3170 30 0 192(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1352 0 193(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3188 34 0 193(_arch(_uni))))
		(_sig(_int BUS3253 34 0 194(_arch(_uni))))
		(_sig(_int BUS3370 30 0 195(_arch(_uni))))
		(_sig(_int BUS3388 30 0 196(_arch(_uni))))
		(_sig(_int BUS3409 30 0 197(_arch(_uni))))
		(_sig(_int BUS4065 30 0 198(_arch(_uni))))
		(_sig(_int BUS50 30 0 199(_arch(_uni))))
		(_sig(_int BUS670 34 0 200(_arch(_uni))))
		(_sig(_int BUS711 34 0 201(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1354 0 202(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS742 35 0 202(_arch(_uni))))
		(_sig(_int BUS803 30 0 203(_arch(_uni))))
		(_sig(_int BUS822 30 0 204(_arch(_uni))))
		(_sig(_int BUS830 30 0 205(_arch(_uni))))
		(_sig(_int BUS838 30 0 206(_arch(_uni))))
		(_sig(_int BUS853 30 0 207(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1356 0 208(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 36 0 208(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 211(_arch(_uni))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_trgt(6))(_sens(4)(33(19))(33(0))))))
			(line__422(_arch 1 0 422(_assignment(_trgt(34)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
V 000049 55 14681         1676476655946 DataPath
(_unit VHDL(datapath 0 27(datapath 0 36))
	(_version vef)
	(_time 1676476655947 2023.02.15 17:57:35)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code e6b3e6b5e1b0b6f0e7e0efe3f7bdb3e0eee0e2e0e7e1e2)
	(_ent
		(_time 1676476446838)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 87(_ent (_in))))
				(_port(_int in0 14 0 88(_ent (_in))))
				(_port(_int in1 14 0 89(_ent (_in))))
				(_port(_int out1 14 0 90(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 138(_ent (_in))))
				(_port(_int clk -1 0 139(_ent (_in))))
				(_port(_int dout 23 0 140(_ent (_out))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 64(_ent (_in))))
				(_port(_int instw -1 0 65(_ent (_in))))
				(_port(_int cond 9 0 66(_ent (_out))))
				(_port(_int op 10 0 67(_ent (_out))))
				(_port(_int sf -1 0 68(_ent (_out))))
				(_port(_int rd 11 0 69(_ent (_out))))
				(_port(_int rs 11 0 70(_ent (_out))))
				(_port(_int rt 11 0 71(_ent (_out))))
				(_port(_int imm 12 0 72(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 114(_ent (_in))))
				(_port(_int in0 20 0 115(_ent (_in))))
				(_port(_int in1 20 0 116(_ent (_in))))
				(_port(_int in2 20 0 117(_ent (_in))))
				(_port(_int in3 20 0 118(_ent (_in))))
				(_port(_int out1 20 0 119(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 145(_ent (_in))))
				(_port(_int read_reg1 24 0 146(_ent (_in))))
				(_port(_int read_reg2 24 0 147(_ent (_in))))
				(_port(_int write_reg 24 0 148(_ent (_in))))
				(_port(_int write_data 25 0 149(_ent (_in))))
				(_port(_int read_data1 25 0 150(_ent (_out))))
				(_port(_int read_data2 25 0 151(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 95(_ent (_in))))
				(_port(_int in0 16 0 96(_ent (_in))))
				(_port(_int in1 16 0 97(_ent (_in))))
				(_port(_int in2 16 0 98(_ent (_in))))
				(_port(_int out1 16 0 99(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 42(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int ctrl 3 0 44(_ent (_in))))
				(_port(_int sign -1 0 45(_ent (_in))))
				(_port(_int zero -1 0 46(_ent (_out))))
				(_port(_int result 2 0 47(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 131(_ent (_in))))
				(_port(_int clk -1 0 132(_ent (_in))))
				(_port(_int dout 22 0 133(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 52(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 53(_ent (_in))))
				(_port(_int cond 6 0 54(_ent (_in))))
				(_port(_int sf -1 0 55(_ent (_in))))
				(_port(_int zero -1 0 56(_ent (_in))))
				(_port(_int clk -1 0 57(_ent (_in))))
				(_port(_int nextstate 4 0 58(_ent (_out))))
				(_port(_int flags 7 0 59(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 104(_ent (_in))))
				(_port(_int in0 18 0 105(_ent (_in))))
				(_port(_int in1 18 0 106(_ent (_in))))
				(_port(_int in2 18 0 107(_ent (_in))))
				(_port(_int in3 18 0 108(_ent (_in))))
				(_port(_int out1 18 0 109(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int address 13 0 78(_ent (_in))))
				(_port(_int wflag -1 0 79(_ent (_in))))
				(_port(_int dataIn 13 0 80(_ent (_in))))
				(_port(_int rflag -1 0 81(_ent (_in))))
				(_port(_int dataOut 13 0 82(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int enable -1 0 124(_ent (_in))))
				(_port(_int pc_in 21 0 125(_ent (_in))))
				(_port(_int pc_out 21 0 126(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 156(_ent (_in))))
				(_port(_int out1 27 0 157(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 162(_ent (_in))))
				(_port(_int out1 29 0 163(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 168(_ent (_in))))
				(_port(_int wflag -1 0 169(_ent (_in))))
				(_port(_int dout -1 0 170(_ent (_out))))
			)
		)
	)
	(_inst U10 0 217(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(BUS3370))
			((in1)(BUS3170))
			((out1)(BUS50))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 225(_comp register_4bit)
		(_port
			((din)(BUS2118))
			((clk)(clk))
			((dout)(BUS2122))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 234(_comp inst_decode)
		(_port
			((inst)(BUS1473))
			((instw)(control(13)))
			((cond)(BUS250))
			((op)(BUS258))
			((sf)(NET266))
			((rd)(BUS711))
			((rs)(BUS3253))
			((rt)(BUS3188))
			((imm)(BUS742))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U16 0 249(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(BUS711))
			((in1)(BUS3188))
			((in2)(n1))
			((in3)(n7))
			((out1)(BUS670))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 260(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(BUS3253))
			((read_reg2)(BUS3188))
			((write_reg)(BUS670))
			((write_data)(BUS1726))
			((read_data1)(BUS3388))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 271(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(BUS3370))
			((in1)(BUS4065))
			((out1)(BUS803))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 279(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(BUS830))
			((in1)(BUS838))
			((in2)(Input3))
			((out1)(BUS822))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 289(_comp alu)
		(_port
			((A)(BUS803))
			((B)(BUS822))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(NET2040))
			((result)(BUS1212))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 301(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(BUS4065))
			((in1)(BUS3170))
			((out1)(BUS853))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 309(_comp register_24bit)
		(_port
			((din)(BUS1212))
			((clk)(clk))
			((dout)(BUS3170))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 316(_comp register_24bit)
		(_port
			((din)(BUS3388))
			((clk)(clk))
			((dout)(BUS4065))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 323(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(clk))
			((dout)(BUS830))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 330(_comp register_24bit)
		(_port
			((din)(BUS1473))
			((clk)(clk))
			((dout)(BUS1678))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 337(_comp ContUnit)
		(_port
			((state)(BUS2122))
			((opcode)(BUS258))
			((cond)(BUS250))
			((sf)(NET266))
			((zero)(NET2040))
			((clk)(clk))
			((nextstate)(BUS2118))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 349(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(BUS1678))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(BUS3170))
			((in3)(BUS3409))
			((out1)(BUS1726))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 383(_comp memory)
		(_port
			((clk)(clk))
			((address)(BUS50))
			((wflag)(control(17)))
			((dataIn)(BUS3170))
			((rflag)(control(16)))
			((dataOut)(BUS1473))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 393(_comp pc)
		(_port
			((enable)(NET2709))
			((pc_in)(BUS853))
			((pc_out)(BUS3370))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 400(_comp rotate)
		(_port
			((in1)(BUS742))
			((out1)(BUS3409))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 406(_comp sign_extender)
		(_port
			((in1)(BUS742))
			((out1)(BUS838))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 412(_comp status_register_8bit)
		(_port
			((din)(NET2040))
			((wflag)(control(3)))
			((dout)(NET2040))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_port(_int clk -1 0 32(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 42(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 44(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 53(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 59(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 64(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 66(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 69(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 72(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 78(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 88(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 95(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 96(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 104(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 105(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 114(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 115(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 125(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 131(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 138(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 146(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 149(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 156(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 157(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 162(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 163(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 175(_arch((i 4)))))
		(_sig(_int NET2040 -1 0 179(_arch(_uni))))
		(_sig(_int NET266 -1 0 180(_arch(_uni))))
		(_sig(_int NET2709 -1 0 181(_arch(_uni))))
		(_sig(_int NET2761 -1 0 182(_int(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 183(_array -1((_dto i 23 i 0)))))
		(_sig(_int BUS1212 30 0 183(_arch(_uni))))
		(_sig(_int BUS1426 30 0 184(_arch(_uni))))
		(_sig(_int BUS1473 30 0 185(_arch(_uni))))
		(_sig(_int BUS1678 30 0 186(_arch(_uni))))
		(_sig(_int BUS1726 30 0 187(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1346 0 188(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS2118 31 0 188(_arch(_uni))))
		(_sig(_int BUS2122 31 0 189(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 190(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS250 32 0 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1350 0 191(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS258 33 0 191(_arch(_uni))))
		(_sig(_int BUS3170 30 0 192(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1352 0 193(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3188 34 0 193(_arch(_uni))))
		(_sig(_int BUS3253 34 0 194(_arch(_uni))))
		(_sig(_int BUS3370 30 0 195(_arch(_uni))))
		(_sig(_int BUS3388 30 0 196(_arch(_uni))))
		(_sig(_int BUS3409 30 0 197(_arch(_uni))))
		(_sig(_int BUS4065 30 0 198(_arch(_uni))))
		(_sig(_int BUS50 30 0 199(_arch(_uni))))
		(_sig(_int BUS670 34 0 200(_arch(_uni))))
		(_sig(_int BUS711 34 0 201(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1354 0 202(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS742 35 0 202(_arch(_uni))))
		(_sig(_int BUS803 30 0 203(_arch(_uni))))
		(_sig(_int BUS822 30 0 204(_arch(_uni))))
		(_sig(_int BUS830 30 0 205(_arch(_uni))))
		(_sig(_int BUS838 30 0 206(_arch(_uni))))
		(_sig(_int BUS853 30 0 207(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1356 0 208(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 36 0 208(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 211(_arch(_uni))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_trgt(6))(_sens(4)(33(19))(33(0))))))
			(line__422(_arch 1 0 422(_assignment(_trgt(34)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
I 000049 55 519           1676477645296 behavior
(_unit VHDL(clock_generator 0 4(behavior 0 10))
	(_version vef)
	(_time 1676477645297 2023.02.15 18:14:05)
	(_source(\../src/Clock.vhd\))
	(_parameters tan)
	(_code 95c7c29ac3c297839797d7cc929392939093c09390)
	(_ent
		(_time 1676477645294)
	)
	(_object
		(_port(_int clk_out -1 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 1 -1)
)
V 000049 55 14929         1676477694211 DataPath
(_unit VHDL(datapath 0 27(datapath 0 35))
	(_version vef)
	(_time 1676477694212 2023.02.15 18:14:54)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code a0aff7f7a1f6f0b6a1a6a9f2b1fbf5a6a8a6a4a6a1a7a4)
	(_ent
		(_time 1676477694207)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 91(_ent (_in))))
				(_port(_int in0 14 0 92(_ent (_in))))
				(_port(_int in1 14 0 93(_ent (_in))))
				(_port(_int out1 14 0 94(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 142(_ent (_in))))
				(_port(_int clk -1 0 143(_ent (_in))))
				(_port(_int dout 23 0 144(_ent (_out))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 68(_ent (_in))))
				(_port(_int instw -1 0 69(_ent (_in))))
				(_port(_int cond 9 0 70(_ent (_out))))
				(_port(_int op 10 0 71(_ent (_out))))
				(_port(_int sf -1 0 72(_ent (_out))))
				(_port(_int rd 11 0 73(_ent (_out))))
				(_port(_int rs 11 0 74(_ent (_out))))
				(_port(_int rt 11 0 75(_ent (_out))))
				(_port(_int imm 12 0 76(_ent (_out))))
			)
		)
		(clock_generator
			(_object
				(_port(_int clk_out -1 0 51(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 118(_ent (_in))))
				(_port(_int in0 20 0 119(_ent (_in))))
				(_port(_int in1 20 0 120(_ent (_in))))
				(_port(_int in2 20 0 121(_ent (_in))))
				(_port(_int in3 20 0 122(_ent (_in))))
				(_port(_int out1 20 0 123(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 149(_ent (_in))))
				(_port(_int read_reg1 24 0 150(_ent (_in))))
				(_port(_int read_reg2 24 0 151(_ent (_in))))
				(_port(_int write_reg 24 0 152(_ent (_in))))
				(_port(_int write_data 25 0 153(_ent (_in))))
				(_port(_int read_data1 25 0 154(_ent (_out))))
				(_port(_int read_data2 25 0 155(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 99(_ent (_in))))
				(_port(_int in0 16 0 100(_ent (_in))))
				(_port(_int in1 16 0 101(_ent (_in))))
				(_port(_int in2 16 0 102(_ent (_in))))
				(_port(_int out1 16 0 103(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 41(_ent (_in))))
				(_port(_int B 2 0 42(_ent (_in))))
				(_port(_int ctrl 3 0 43(_ent (_in))))
				(_port(_int sign -1 0 44(_ent (_in))))
				(_port(_int zero -1 0 45(_ent (_out))))
				(_port(_int result 2 0 46(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 135(_ent (_in))))
				(_port(_int clk -1 0 136(_ent (_in))))
				(_port(_int dout 22 0 137(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 56(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 57(_ent (_in))))
				(_port(_int cond 6 0 58(_ent (_in))))
				(_port(_int sf -1 0 59(_ent (_in))))
				(_port(_int zero -1 0 60(_ent (_in))))
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int nextstate 4 0 62(_ent (_out))))
				(_port(_int flags 7 0 63(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 108(_ent (_in))))
				(_port(_int in0 18 0 109(_ent (_in))))
				(_port(_int in1 18 0 110(_ent (_in))))
				(_port(_int in2 18 0 111(_ent (_in))))
				(_port(_int in3 18 0 112(_ent (_in))))
				(_port(_int out1 18 0 113(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 81(_ent (_in))))
				(_port(_int address 13 0 82(_ent (_in))))
				(_port(_int wflag -1 0 83(_ent (_in))))
				(_port(_int dataIn 13 0 84(_ent (_in))))
				(_port(_int rflag -1 0 85(_ent (_in))))
				(_port(_int dataOut 13 0 86(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int enable -1 0 128(_ent (_in))))
				(_port(_int pc_in 21 0 129(_ent (_in))))
				(_port(_int pc_out 21 0 130(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 160(_ent (_in))))
				(_port(_int out1 27 0 161(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 166(_ent (_in))))
				(_port(_int out1 29 0 167(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 172(_ent (_in))))
				(_port(_int wflag -1 0 173(_ent (_in))))
				(_port(_int dout -1 0 174(_ent (_out))))
			)
		)
	)
	(_inst U10 0 222(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(BUS3370))
			((in1)(BUS3170))
			((out1)(BUS50))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 230(_comp register_4bit)
		(_port
			((din)(BUS2118))
			((clk)(NET4183))
			((dout)(BUS2122))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 239(_comp inst_decode)
		(_port
			((inst)(BUS1473))
			((instw)(control(13)))
			((cond)(BUS250))
			((op)(BUS258))
			((sf)(NET266))
			((rd)(BUS711))
			((rs)(BUS3253))
			((rt)(BUS3188))
			((imm)(BUS742))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U15 0 254(_comp clock_generator)
		(_port
			((clk_out)(NET4183))
		)
		(_use(_ent . clock_generator)
		)
	)
	(_inst U16 0 259(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(BUS711))
			((in1)(BUS3188))
			((in2)(n1))
			((in3)(n7))
			((out1)(BUS670))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 270(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(BUS3253))
			((read_reg2)(BUS3188))
			((write_reg)(BUS670))
			((write_data)(BUS1726))
			((read_data1)(BUS3388))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 281(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(BUS3370))
			((in1)(BUS4065))
			((out1)(BUS803))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 289(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(BUS830))
			((in1)(BUS838))
			((in2)(Input3))
			((out1)(BUS822))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 299(_comp alu)
		(_port
			((A)(BUS803))
			((B)(BUS822))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(NET2040))
			((result)(BUS1212))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 311(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(BUS4065))
			((in1)(BUS3170))
			((out1)(BUS853))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 319(_comp register_24bit)
		(_port
			((din)(BUS1212))
			((clk)(NET4183))
			((dout)(BUS3170))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 326(_comp register_24bit)
		(_port
			((din)(BUS3388))
			((clk)(NET4183))
			((dout)(BUS4065))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 333(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(NET4183))
			((dout)(BUS830))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 340(_comp register_24bit)
		(_port
			((din)(BUS1473))
			((clk)(NET4183))
			((dout)(BUS1678))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 347(_comp ContUnit)
		(_port
			((state)(BUS2122))
			((opcode)(BUS258))
			((cond)(BUS250))
			((sf)(NET266))
			((zero)(NET2040))
			((clk)(NET4183))
			((nextstate)(BUS2118))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 359(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(BUS1678))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(BUS3170))
			((in3)(BUS3409))
			((out1)(BUS1726))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 393(_comp memory)
		(_port
			((clk)(NET4183))
			((address)(BUS50))
			((wflag)(control(17)))
			((dataIn)(BUS3170))
			((rflag)(control(16)))
			((dataOut)(BUS1473))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 403(_comp pc)
		(_port
			((enable)(NET2709))
			((pc_in)(BUS853))
			((pc_out)(BUS3370))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 410(_comp rotate)
		(_port
			((in1)(BUS742))
			((out1)(BUS3409))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 416(_comp sign_extender)
		(_port
			((in1)(BUS742))
			((out1)(BUS838))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 422(_comp status_register_8bit)
		(_port
			((din)(NET2040))
			((wflag)(control(3)))
			((dout)(NET2040))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 41(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 63(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 68(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 73(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 76(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 82(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 92(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 100(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 109(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 118(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 119(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 129(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 135(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 142(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 150(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 153(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 160(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 161(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 166(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 167(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 179(_arch((i 4)))))
		(_sig(_int NET2040 -1 0 183(_arch(_uni))))
		(_sig(_int NET266 -1 0 184(_arch(_uni))))
		(_sig(_int NET2709 -1 0 185(_arch(_uni))))
		(_sig(_int NET2761 -1 0 186(_int(_uni))))
		(_sig(_int NET4183 -1 0 187(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 188(_array -1((_dto i 23 i 0)))))
		(_sig(_int BUS1212 30 0 188(_arch(_uni))))
		(_sig(_int BUS1426 30 0 189(_arch(_uni))))
		(_sig(_int BUS1473 30 0 190(_arch(_uni))))
		(_sig(_int BUS1678 30 0 191(_arch(_uni))))
		(_sig(_int BUS1726 30 0 192(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1346 0 193(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS2118 31 0 193(_arch(_uni))))
		(_sig(_int BUS2122 31 0 194(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 195(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS250 32 0 195(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1350 0 196(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS258 33 0 196(_arch(_uni))))
		(_sig(_int BUS3170 30 0 197(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1352 0 198(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3188 34 0 198(_arch(_uni))))
		(_sig(_int BUS3253 34 0 199(_arch(_uni))))
		(_sig(_int BUS3370 30 0 200(_arch(_uni))))
		(_sig(_int BUS3388 30 0 201(_arch(_uni))))
		(_sig(_int BUS3409 30 0 202(_arch(_uni))))
		(_sig(_int BUS4065 30 0 203(_arch(_uni))))
		(_sig(_int BUS50 30 0 204(_arch(_uni))))
		(_sig(_int BUS670 34 0 205(_arch(_uni))))
		(_sig(_int BUS711 34 0 206(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1354 0 207(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS742 35 0 207(_arch(_uni))))
		(_sig(_int BUS803 30 0 208(_arch(_uni))))
		(_sig(_int BUS822 30 0 209(_arch(_uni))))
		(_sig(_int BUS830 30 0 210(_arch(_uni))))
		(_sig(_int BUS838 30 0 211(_arch(_uni))))
		(_sig(_int BUS853 30 0 212(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1356 0 213(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 36 0 213(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 216(_arch(_uni))))
		(_prcs
			(line__237(_arch 0 0 237(_assignment(_trgt(5))(_sens(3)(33(19))(33(0))))))
			(line__432(_arch 1 0 432(_assignment(_trgt(34)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
V 000049 55 14976         1676477826631 DataPath
(_unit VHDL(datapath 0 27(datapath 0 36))
	(_version vef)
	(_time 1676477826632 2023.02.15 18:17:06)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code e5b2e0b6e1b3b5f3e4e3ecb6f4beb0e3ede3e1e3e4e2e1)
	(_ent
		(_time 1676477826627)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 92(_ent (_in))))
				(_port(_int in0 14 0 93(_ent (_in))))
				(_port(_int in1 14 0 94(_ent (_in))))
				(_port(_int out1 14 0 95(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 143(_ent (_in))))
				(_port(_int clk -1 0 144(_ent (_in))))
				(_port(_int dout 23 0 145(_ent (_out))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 69(_ent (_in))))
				(_port(_int instw -1 0 70(_ent (_in))))
				(_port(_int cond 9 0 71(_ent (_out))))
				(_port(_int op 10 0 72(_ent (_out))))
				(_port(_int sf -1 0 73(_ent (_out))))
				(_port(_int rd 11 0 74(_ent (_out))))
				(_port(_int rs 11 0 75(_ent (_out))))
				(_port(_int rt 11 0 76(_ent (_out))))
				(_port(_int imm 12 0 77(_ent (_out))))
			)
		)
		(clock_generator
			(_object
				(_port(_int clk_out -1 0 52(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 119(_ent (_in))))
				(_port(_int in0 20 0 120(_ent (_in))))
				(_port(_int in1 20 0 121(_ent (_in))))
				(_port(_int in2 20 0 122(_ent (_in))))
				(_port(_int in3 20 0 123(_ent (_in))))
				(_port(_int out1 20 0 124(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 150(_ent (_in))))
				(_port(_int read_reg1 24 0 151(_ent (_in))))
				(_port(_int read_reg2 24 0 152(_ent (_in))))
				(_port(_int write_reg 24 0 153(_ent (_in))))
				(_port(_int write_data 25 0 154(_ent (_in))))
				(_port(_int read_data1 25 0 155(_ent (_out))))
				(_port(_int read_data2 25 0 156(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 100(_ent (_in))))
				(_port(_int in0 16 0 101(_ent (_in))))
				(_port(_int in1 16 0 102(_ent (_in))))
				(_port(_int in2 16 0 103(_ent (_in))))
				(_port(_int out1 16 0 104(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 42(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int ctrl 3 0 44(_ent (_in))))
				(_port(_int sign -1 0 45(_ent (_in))))
				(_port(_int zero -1 0 46(_ent (_out))))
				(_port(_int result 2 0 47(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 136(_ent (_in))))
				(_port(_int clk -1 0 137(_ent (_in))))
				(_port(_int dout 22 0 138(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 57(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 58(_ent (_in))))
				(_port(_int cond 6 0 59(_ent (_in))))
				(_port(_int sf -1 0 60(_ent (_in))))
				(_port(_int zero -1 0 61(_ent (_in))))
				(_port(_int clk -1 0 62(_ent (_in))))
				(_port(_int nextstate 4 0 63(_ent (_out))))
				(_port(_int flags 7 0 64(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 109(_ent (_in))))
				(_port(_int in0 18 0 110(_ent (_in))))
				(_port(_int in1 18 0 111(_ent (_in))))
				(_port(_int in2 18 0 112(_ent (_in))))
				(_port(_int in3 18 0 113(_ent (_in))))
				(_port(_int out1 18 0 114(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 82(_ent (_in))))
				(_port(_int address 13 0 83(_ent (_in))))
				(_port(_int wflag -1 0 84(_ent (_in))))
				(_port(_int dataIn 13 0 85(_ent (_in))))
				(_port(_int rflag -1 0 86(_ent (_in))))
				(_port(_int dataOut 13 0 87(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int enable -1 0 129(_ent (_in))))
				(_port(_int pc_in 21 0 130(_ent (_in))))
				(_port(_int pc_out 21 0 131(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 161(_ent (_in))))
				(_port(_int out1 27 0 162(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 167(_ent (_in))))
				(_port(_int out1 29 0 168(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 173(_ent (_in))))
				(_port(_int wflag -1 0 174(_ent (_in))))
				(_port(_int dout -1 0 175(_ent (_out))))
			)
		)
	)
	(_inst U10 0 223(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(BUS3370))
			((in1)(BUS3170))
			((out1)(BUS50))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 231(_comp register_4bit)
		(_port
			((din)(BUS2118))
			((clk)(NET4183))
			((dout)(BUS2122))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 240(_comp inst_decode)
		(_port
			((inst)(BUS1473))
			((instw)(control(13)))
			((cond)(BUS250))
			((op)(BUS258))
			((sf)(NET266))
			((rd)(BUS711))
			((rs)(BUS3253))
			((rt)(BUS3188))
			((imm)(BUS742))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U15 0 255(_comp clock_generator)
		(_port
			((clk_out)(NET4183))
		)
		(_use(_ent . clock_generator)
		)
	)
	(_inst U16 0 260(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(BUS711))
			((in1)(BUS3188))
			((in2)(n1))
			((in3)(n7))
			((out1)(BUS670))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 271(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(BUS3253))
			((read_reg2)(BUS3188))
			((write_reg)(BUS670))
			((write_data)(BUS1726))
			((read_data1)(BUS3388))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 282(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(BUS3370))
			((in1)(BUS4065))
			((out1)(BUS803))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 290(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(BUS830))
			((in1)(BUS838))
			((in2)(Input3))
			((out1)(BUS822))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 300(_comp alu)
		(_port
			((A)(BUS803))
			((B)(BUS822))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(NET2040))
			((result)(BUS1212))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 312(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(BUS4065))
			((in1)(BUS3170))
			((out1)(BUS853))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 320(_comp register_24bit)
		(_port
			((din)(BUS1212))
			((clk)(NET4183))
			((dout)(BUS3170))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 327(_comp register_24bit)
		(_port
			((din)(BUS3388))
			((clk)(NET4183))
			((dout)(BUS4065))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 334(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(NET4183))
			((dout)(BUS830))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 341(_comp register_24bit)
		(_port
			((din)(BUS1473))
			((clk)(NET4183))
			((dout)(BUS1678))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 348(_comp ContUnit)
		(_port
			((state)(BUS2122))
			((opcode)(BUS258))
			((cond)(BUS250))
			((sf)(NET266))
			((zero)(NET2040))
			((clk)(NET4183))
			((nextstate)(BUS2118))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 360(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(BUS1678))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(BUS3170))
			((in3)(BUS3409))
			((out1)(BUS1726))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 394(_comp memory)
		(_port
			((clk)(NET4183))
			((address)(BUS50))
			((wflag)(control(17)))
			((dataIn)(BUS3170))
			((rflag)(control(16)))
			((dataOut)(BUS1473))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 404(_comp pc)
		(_port
			((enable)(NET2709))
			((pc_in)(BUS853))
			((pc_out)(BUS3370))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 411(_comp rotate)
		(_port
			((in1)(BUS742))
			((out1)(BUS3409))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 417(_comp sign_extender)
		(_port
			((in1)(BUS742))
			((out1)(BUS838))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 423(_comp status_register_8bit)
		(_port
			((din)(NET2040))
			((wflag)(control(3)))
			((dout)(NET2040))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_port(_int Output1 -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 42(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 44(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 64(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 69(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 71(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 72(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 74(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 77(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 83(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 93(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 100(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 101(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 109(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 110(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 120(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 130(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 136(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 143(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 151(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 154(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 161(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 162(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 167(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 168(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 180(_arch((i 4)))))
		(_sig(_int NET2040 -1 0 184(_arch(_uni))))
		(_sig(_int NET266 -1 0 185(_arch(_uni))))
		(_sig(_int NET2709 -1 0 186(_arch(_uni))))
		(_sig(_int NET2761 -1 0 187(_int(_uni))))
		(_sig(_int NET4183 -1 0 188(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 189(_array -1((_dto i 23 i 0)))))
		(_sig(_int BUS1212 30 0 189(_arch(_uni))))
		(_sig(_int BUS1426 30 0 190(_arch(_uni))))
		(_sig(_int BUS1473 30 0 191(_arch(_uni))))
		(_sig(_int BUS1678 30 0 192(_arch(_uni))))
		(_sig(_int BUS1726 30 0 193(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1346 0 194(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS2118 31 0 194(_arch(_uni))))
		(_sig(_int BUS2122 31 0 195(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 196(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS250 32 0 196(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1350 0 197(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS258 33 0 197(_arch(_uni))))
		(_sig(_int BUS3170 30 0 198(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1352 0 199(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3188 34 0 199(_arch(_uni))))
		(_sig(_int BUS3253 34 0 200(_arch(_uni))))
		(_sig(_int BUS3370 30 0 201(_arch(_uni))))
		(_sig(_int BUS3388 30 0 202(_arch(_uni))))
		(_sig(_int BUS3409 30 0 203(_arch(_uni))))
		(_sig(_int BUS4065 30 0 204(_arch(_uni))))
		(_sig(_int BUS50 30 0 205(_arch(_uni))))
		(_sig(_int BUS670 34 0 206(_arch(_uni))))
		(_sig(_int BUS711 34 0 207(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1354 0 208(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS742 35 0 208(_arch(_uni))))
		(_sig(_int BUS803 30 0 209(_arch(_uni))))
		(_sig(_int BUS822 30 0 210(_arch(_uni))))
		(_sig(_int BUS830 30 0 211(_arch(_uni))))
		(_sig(_int BUS838 30 0 212(_arch(_uni))))
		(_sig(_int BUS853 30 0 213(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1356 0 214(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 36 0 214(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 217(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment(_trgt(6))(_sens(4)(34(19))(34(0))))))
			(line__433(_arch 1 0 433(_assignment(_trgt(35)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
V 000049 55 14893         1676478317273 DataPath
(_unit VHDL(datapath 0 27(datapath 0 35))
	(_version vef)
	(_time 1676478317274 2023.02.15 18:25:17)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code 767127777120266077707f24672d23707e707270777172)
	(_ent
		(_time 1676478317264)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 91(_ent (_in))))
				(_port(_int in0 14 0 92(_ent (_in))))
				(_port(_int in1 14 0 93(_ent (_in))))
				(_port(_int out1 14 0 94(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 142(_ent (_in))))
				(_port(_int clk -1 0 143(_ent (_in))))
				(_port(_int dout 23 0 144(_ent (_out))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 68(_ent (_in))))
				(_port(_int instw -1 0 69(_ent (_in))))
				(_port(_int cond 9 0 70(_ent (_out))))
				(_port(_int op 10 0 71(_ent (_out))))
				(_port(_int sf -1 0 72(_ent (_out))))
				(_port(_int rd 11 0 73(_ent (_out))))
				(_port(_int rs 11 0 74(_ent (_out))))
				(_port(_int rt 11 0 75(_ent (_out))))
				(_port(_int imm 12 0 76(_ent (_out))))
			)
		)
		(clock_generator
			(_object
				(_port(_int clk_out -1 0 51(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 118(_ent (_in))))
				(_port(_int in0 20 0 119(_ent (_in))))
				(_port(_int in1 20 0 120(_ent (_in))))
				(_port(_int in2 20 0 121(_ent (_in))))
				(_port(_int in3 20 0 122(_ent (_in))))
				(_port(_int out1 20 0 123(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 149(_ent (_in))))
				(_port(_int read_reg1 24 0 150(_ent (_in))))
				(_port(_int read_reg2 24 0 151(_ent (_in))))
				(_port(_int write_reg 24 0 152(_ent (_in))))
				(_port(_int write_data 25 0 153(_ent (_in))))
				(_port(_int read_data1 25 0 154(_ent (_out))))
				(_port(_int read_data2 25 0 155(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 99(_ent (_in))))
				(_port(_int in0 16 0 100(_ent (_in))))
				(_port(_int in1 16 0 101(_ent (_in))))
				(_port(_int in2 16 0 102(_ent (_in))))
				(_port(_int out1 16 0 103(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 41(_ent (_in))))
				(_port(_int B 2 0 42(_ent (_in))))
				(_port(_int ctrl 3 0 43(_ent (_in))))
				(_port(_int sign -1 0 44(_ent (_in))))
				(_port(_int zero -1 0 45(_ent (_out))))
				(_port(_int result 2 0 46(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 135(_ent (_in))))
				(_port(_int clk -1 0 136(_ent (_in))))
				(_port(_int dout 22 0 137(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 56(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 57(_ent (_in))))
				(_port(_int cond 6 0 58(_ent (_in))))
				(_port(_int sf -1 0 59(_ent (_in))))
				(_port(_int zero -1 0 60(_ent (_in))))
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int nextstate 4 0 62(_ent (_out))))
				(_port(_int flags 7 0 63(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 108(_ent (_in))))
				(_port(_int in0 18 0 109(_ent (_in))))
				(_port(_int in1 18 0 110(_ent (_in))))
				(_port(_int in2 18 0 111(_ent (_in))))
				(_port(_int in3 18 0 112(_ent (_in))))
				(_port(_int out1 18 0 113(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 81(_ent (_in))))
				(_port(_int address 13 0 82(_ent (_in))))
				(_port(_int wflag -1 0 83(_ent (_in))))
				(_port(_int dataIn 13 0 84(_ent (_in))))
				(_port(_int rflag -1 0 85(_ent (_in))))
				(_port(_int dataOut 13 0 86(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int enable -1 0 128(_ent (_in))))
				(_port(_int pc_in 21 0 129(_ent (_in))))
				(_port(_int pc_out 21 0 130(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 160(_ent (_in))))
				(_port(_int out1 27 0 161(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 166(_ent (_in))))
				(_port(_int out1 29 0 167(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 172(_ent (_in))))
				(_port(_int wflag -1 0 173(_ent (_in))))
				(_port(_int dout -1 0 174(_ent (_out))))
			)
		)
	)
	(_inst U10 0 222(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(BUS3370))
			((in1)(BUS3170))
			((out1)(BUS50))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 230(_comp register_4bit)
		(_port
			((din)(BUS2118))
			((clk)(clk))
			((dout)(BUS2122))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 239(_comp inst_decode)
		(_port
			((inst)(BUS1473))
			((instw)(control(13)))
			((cond)(BUS250))
			((op)(BUS258))
			((sf)(NET266))
			((rd)(BUS711))
			((rs)(BUS3253))
			((rt)(BUS3188))
			((imm)(BUS742))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U15 0 254(_comp clock_generator)
		(_port
			((clk_out)(clk))
		)
		(_use(_ent . clock_generator)
		)
	)
	(_inst U16 0 259(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(BUS711))
			((in1)(BUS3188))
			((in2)(n1))
			((in3)(n7))
			((out1)(BUS670))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 270(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(BUS3253))
			((read_reg2)(BUS3188))
			((write_reg)(BUS670))
			((write_data)(BUS1726))
			((read_data1)(BUS3388))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 281(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(BUS3370))
			((in1)(BUS4065))
			((out1)(BUS803))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 289(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(BUS830))
			((in1)(BUS838))
			((in2)(Input3))
			((out1)(BUS822))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 299(_comp alu)
		(_port
			((A)(BUS803))
			((B)(BUS822))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(NET2040))
			((result)(BUS1212))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 311(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(BUS4065))
			((in1)(BUS3170))
			((out1)(BUS853))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 319(_comp register_24bit)
		(_port
			((din)(BUS1212))
			((clk)(clk))
			((dout)(BUS3170))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 326(_comp register_24bit)
		(_port
			((din)(BUS3388))
			((clk)(clk))
			((dout)(BUS4065))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 333(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(clk))
			((dout)(BUS830))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 340(_comp register_24bit)
		(_port
			((din)(BUS1473))
			((clk)(clk))
			((dout)(BUS1678))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 347(_comp ContUnit)
		(_port
			((state)(BUS2122))
			((opcode)(BUS258))
			((cond)(BUS250))
			((sf)(NET266))
			((zero)(NET2040))
			((clk)(clk))
			((nextstate)(BUS2118))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 359(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(BUS1678))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(BUS3170))
			((in3)(BUS3409))
			((out1)(BUS1726))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 393(_comp memory)
		(_port
			((clk)(clk))
			((address)(BUS50))
			((wflag)(control(17)))
			((dataIn)(BUS3170))
			((rflag)(control(16)))
			((dataOut)(BUS1473))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 403(_comp pc)
		(_port
			((enable)(NET2709))
			((pc_in)(BUS853))
			((pc_out)(BUS3370))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 410(_comp rotate)
		(_port
			((in1)(BUS742))
			((out1)(BUS3409))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 416(_comp sign_extender)
		(_port
			((in1)(BUS742))
			((out1)(BUS838))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 422(_comp status_register_8bit)
		(_port
			((din)(NET2040))
			((wflag)(control(3)))
			((dout)(NET2040))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 41(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 63(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 68(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 73(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 76(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 82(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 92(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 100(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 109(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 118(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 119(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 129(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 135(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 142(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 150(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 153(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 160(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 161(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 166(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 167(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 179(_arch((i 4)))))
		(_sig(_int clk -1 0 183(_arch(_uni))))
		(_sig(_int NET2040 -1 0 184(_arch(_uni))))
		(_sig(_int NET266 -1 0 185(_arch(_uni))))
		(_sig(_int NET2709 -1 0 186(_arch(_uni))))
		(_sig(_int NET2761 -1 0 187(_int(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 188(_array -1((_dto i 23 i 0)))))
		(_sig(_int BUS1212 30 0 188(_arch(_uni))))
		(_sig(_int BUS1426 30 0 189(_arch(_uni))))
		(_sig(_int BUS1473 30 0 190(_arch(_uni))))
		(_sig(_int BUS1678 30 0 191(_arch(_uni))))
		(_sig(_int BUS1726 30 0 192(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1346 0 193(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS2118 31 0 193(_arch(_uni))))
		(_sig(_int BUS2122 31 0 194(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 195(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS250 32 0 195(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1350 0 196(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS258 33 0 196(_arch(_uni))))
		(_sig(_int BUS3170 30 0 197(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1352 0 198(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3188 34 0 198(_arch(_uni))))
		(_sig(_int BUS3253 34 0 199(_arch(_uni))))
		(_sig(_int BUS3370 30 0 200(_arch(_uni))))
		(_sig(_int BUS3388 30 0 201(_arch(_uni))))
		(_sig(_int BUS3409 30 0 202(_arch(_uni))))
		(_sig(_int BUS4065 30 0 203(_arch(_uni))))
		(_sig(_int BUS50 30 0 204(_arch(_uni))))
		(_sig(_int BUS670 34 0 205(_arch(_uni))))
		(_sig(_int BUS711 34 0 206(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1354 0 207(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS742 35 0 207(_arch(_uni))))
		(_sig(_int BUS803 30 0 208(_arch(_uni))))
		(_sig(_int BUS822 30 0 209(_arch(_uni))))
		(_sig(_int BUS830 30 0 210(_arch(_uni))))
		(_sig(_int BUS838 30 0 211(_arch(_uni))))
		(_sig(_int BUS853 30 0 212(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1356 0 213(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 36 0 213(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 216(_arch(_uni))))
		(_prcs
			(line__237(_arch 0 0 237(_assignment(_trgt(6))(_sens(4)(33(19))(33(0))))))
			(line__432(_arch 1 0 432(_assignment(_trgt(34)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
I 000051 55 1775          1676480153655 behavioral
(_unit VHDL(memory_tb 0 40(behavioral 0 42))
	(_version vef)
	(_time 1676480153656 2023.02.15 18:55:53)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code ddd98a8f8c8addcb8fd2cf8685d88bdad9dbdfdb89)
	(_ent
		(_time 1675458965046)
	)
	(_comp
		(memory
			(_object
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int address 0 0 46(_ent (_in))))
				(_port(_int wflag -1 0 47(_ent (_in))))
				(_port(_int dataIn 0 0 48(_ent (_in))))
				(_port(_int rflag -1 0 49(_ent (_in))))
				(_port(_int dataOut 0 0 50(_ent (_out))))
			)
		)
	)
	(_inst mem_inst 0 62(_comp memory)
		(_port
			((clk)(clk))
			((address)(address))
			((wflag)(wflag))
			((dataIn)(dataIn))
			((rflag)(rflag))
			((dataOut)(dataOut))
		)
		(_use(_ent . memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 46(_array -1((_dto i 23 i 0)))))
		(_sig(_int clk -1 0 54(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 55(_array -1((_dto i 23 i 0)))))
		(_sig(_int address 1 0 55(_arch(_uni((_others(i 2)))))))
		(_sig(_int wflag -1 0 56(_arch(_uni((i 2))))))
		(_sig(_int dataIn 1 0 57(_arch(_uni((_others(i 2)))))))
		(_sig(_int rflag -1 0 58(_arch(_uni((i 2))))))
		(_sig(_int dataOut 1 0 59(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 72(_prcs(_wait_for)(_trgt(0)))))
			(test_process(_arch 1 0 80(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33751555 33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1775          1676480169108 behavioral
(_unit VHDL(memory_tb 0 40(behavioral 0 42))
	(_version vef)
	(_time 1676480169109 2023.02.15 18:56:09)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code 3a3a6e3f6e6d3a2c68352861623f6c3d3e3c383c6e)
	(_ent
		(_time 1675458965046)
	)
	(_comp
		(memory
			(_object
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int address 0 0 46(_ent (_in))))
				(_port(_int wflag -1 0 47(_ent (_in))))
				(_port(_int dataIn 0 0 48(_ent (_in))))
				(_port(_int rflag -1 0 49(_ent (_in))))
				(_port(_int dataOut 0 0 50(_ent (_out))))
			)
		)
	)
	(_inst mem_inst 0 62(_comp memory)
		(_port
			((clk)(clk))
			((address)(address))
			((wflag)(wflag))
			((dataIn)(dataIn))
			((rflag)(rflag))
			((dataOut)(dataOut))
		)
		(_use(_ent . memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 46(_array -1((_dto i 23 i 0)))))
		(_sig(_int clk -1 0 54(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 55(_array -1((_dto i 23 i 0)))))
		(_sig(_int address 1 0 55(_arch(_uni((_others(i 2)))))))
		(_sig(_int wflag -1 0 56(_arch(_uni((i 2))))))
		(_sig(_int dataIn 1 0 57(_arch(_uni((_others(i 2)))))))
		(_sig(_int rflag -1 0 58(_arch(_uni((i 2))))))
		(_sig(_int dataOut 1 0 59(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 72(_prcs(_wait_for)(_trgt(0)))))
			(test_process(_arch 1 0 80(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33751555 33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1376          1676480228653 behavioral
(_unit VHDL(memory 0 5(behavioral 0 16))
	(_version vef)
	(_time 1676480228654 2023.02.15 18:57:08)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code d5d78987d582d5c38284c78e8dd381d3d0d381d383)
	(_ent
		(_time 1676469157079)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 8(_array -1((_dto i 23 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int wflag -1 0 9(_ent(_in))))
		(_port(_int dataIn 0 0 10(_ent(_in))))
		(_port(_int rflag -1 0 11(_ent(_in))))
		(_port(_int dataOut 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int memory_block 0 17(_array 1((_to i 0 i 4095)))))
		(_sig(_int mem 2 0 18(_arch(_uni((0(_string \"00000001"\))(_others(_string \"00000000"\)))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(6))(_sens(0)(1(d_11_0))(2)(3(d_7_0))(3(d_15_8))(3(d_23_16)))(_dssslsensitivity 1)(_mon))))
			(line__31(_arch 1 0 31(_assignment(_trgt(5))(_sens(6)(1(d_11_0))(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1775          1676480228663 behavioral
(_unit VHDL(memory_tb 0 40(behavioral 0 42))
	(_version vef)
	(_time 1676480228664 2023.02.15 18:57:08)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code d5d78987d582d5c387dac78e8dd083d2d1d3d7d381)
	(_ent
		(_time 1675458965046)
	)
	(_comp
		(memory
			(_object
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int address 0 0 46(_ent (_in))))
				(_port(_int wflag -1 0 47(_ent (_in))))
				(_port(_int dataIn 0 0 48(_ent (_in))))
				(_port(_int rflag -1 0 49(_ent (_in))))
				(_port(_int dataOut 0 0 50(_ent (_out))))
			)
		)
	)
	(_inst mem_inst 0 62(_comp memory)
		(_port
			((clk)(clk))
			((address)(address))
			((wflag)(wflag))
			((dataIn)(dataIn))
			((rflag)(rflag))
			((dataOut)(dataOut))
		)
		(_use(_ent . memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 46(_array -1((_dto i 23 i 0)))))
		(_sig(_int clk -1 0 54(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 55(_array -1((_dto i 23 i 0)))))
		(_sig(_int address 1 0 55(_arch(_uni((_others(i 2)))))))
		(_sig(_int wflag -1 0 56(_arch(_uni((i 2))))))
		(_sig(_int dataIn 1 0 57(_arch(_uni((_others(i 2)))))))
		(_sig(_int rflag -1 0 58(_arch(_uni((i 2))))))
		(_sig(_int dataOut 1 0 59(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 72(_prcs(_wait_for)(_trgt(0)))))
			(test_process(_arch 1 0 80(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33751555 33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1576          1676481282606 behavioral
(_unit VHDL(memory 0 5(behavioral 0 16))
	(_version vef)
	(_time 1676481282607 2023.02.15 19:14:42)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code d6d5d684d581d6c082d8c48d8ed082d0d3d082d080)
	(_ent
		(_time 1676469157079)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 8(_array -1((_dto i 23 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int wflag -1 0 9(_ent(_in))))
		(_port(_int dataIn 0 0 10(_ent(_in))))
		(_port(_int rflag -1 0 11(_ent(_in))))
		(_port(_int dataOut 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int memory_block 0 17(_array 1((_to i 0 i 4095)))))
		(_sig(_int mem 2 0 18(_arch(_uni((0(_string \"00010000"\))(1(_string \"00101000"\))(2(_string \"00001010"\))(3(_string \"00010000"\))(4(_string \"01001100"\))(5(_string \"00000100"\))(6(_string \"00001000"\))(7(_string \"01101000"\))(8(_string \"10000000"\))(_others(_string \"00000000"\)))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(6))(_sens(0)(1(d_11_0))(2)(3(d_7_0))(3(d_15_8))(3(d_23_16)))(_dssslsensitivity 1)(_mon))))
			(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(6)(1(d_11_0))(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1775          1676481282625 behavioral
(_unit VHDL(memory_tb 0 40(behavioral 0 52))
	(_version vef)
	(_time 1676481282626 2023.02.15 19:14:42)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code e5e6e5b6e5b2e5f3b7eaf7bebde0b3e2e1e3e7e3b1)
	(_ent
		(_time 1675458965046)
	)
	(_comp
		(memory
			(_object
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int address 0 0 56(_ent (_in))))
				(_port(_int wflag -1 0 57(_ent (_in))))
				(_port(_int dataIn 0 0 58(_ent (_in))))
				(_port(_int rflag -1 0 59(_ent (_in))))
				(_port(_int dataOut 0 0 60(_ent (_out))))
			)
		)
	)
	(_inst mem_inst 0 72(_comp memory)
		(_port
			((clk)(clk))
			((address)(address))
			((wflag)(wflag))
			((dataIn)(dataIn))
			((rflag)(rflag))
			((dataOut)(dataOut))
		)
		(_use(_ent . memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 56(_array -1((_dto i 23 i 0)))))
		(_sig(_int clk -1 0 64(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 65(_array -1((_dto i 23 i 0)))))
		(_sig(_int address 1 0 65(_arch(_uni((_others(i 2)))))))
		(_sig(_int wflag -1 0 66(_arch(_uni((i 2))))))
		(_sig(_int dataIn 1 0 67(_arch(_uni((_others(i 2)))))))
		(_sig(_int rflag -1 0 68(_arch(_uni((i 2))))))
		(_sig(_int dataOut 1 0 69(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 82(_prcs(_wait_for)(_trgt(0)))))
			(test_process(_arch 1 0 90(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33751555 33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1576          1676481360361 behavioral
(_unit VHDL(memory 0 5(behavioral 0 16))
	(_version vef)
	(_time 1676481360362 2023.02.15 19:16:00)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code 8c828c82dadb8c9ad8829ed7d48ad88a898ad88ada)
	(_ent
		(_time 1676469157079)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 8(_array -1((_dto i 23 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int wflag -1 0 9(_ent(_in))))
		(_port(_int dataIn 0 0 10(_ent(_in))))
		(_port(_int rflag -1 0 11(_ent(_in))))
		(_port(_int dataOut 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int memory_block 0 17(_array 1((_to i 0 i 4095)))))
		(_sig(_int mem 2 0 18(_arch(_uni((0(_string \"00010000"\))(1(_string \"00101000"\))(2(_string \"00001010"\))(3(_string \"00010000"\))(4(_string \"01001100"\))(5(_string \"00000100"\))(6(_string \"00001000"\))(7(_string \"01101000"\))(8(_string \"10000000"\))(_others(_string \"00000000"\)))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(6))(_sens(0)(1(d_11_0))(2)(3(d_7_0))(3(d_15_8))(3(d_23_16)))(_dssslsensitivity 1)(_mon))))
			(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(6)(1(d_11_0))(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1775          1676481360367 behavioral
(_unit VHDL(memory_tb 0 40(behavioral 0 52))
	(_version vef)
	(_time 1676481360368 2023.02.15 19:16:00)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code 8c828c82dadb8c9ade839ed7d489da8b888a8e8ad8)
	(_ent
		(_time 1675458965046)
	)
	(_comp
		(memory
			(_object
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int address 0 0 56(_ent (_in))))
				(_port(_int wflag -1 0 57(_ent (_in))))
				(_port(_int dataIn 0 0 58(_ent (_in))))
				(_port(_int rflag -1 0 59(_ent (_in))))
				(_port(_int dataOut 0 0 60(_ent (_out))))
			)
		)
	)
	(_inst mem_inst 0 72(_comp memory)
		(_port
			((clk)(clk))
			((address)(address))
			((wflag)(wflag))
			((dataIn)(dataIn))
			((rflag)(rflag))
			((dataOut)(dataOut))
		)
		(_use(_ent . memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 56(_array -1((_dto i 23 i 0)))))
		(_sig(_int clk -1 0 64(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 65(_array -1((_dto i 23 i 0)))))
		(_sig(_int address 1 0 65(_arch(_uni((_others(i 2)))))))
		(_sig(_int wflag -1 0 66(_arch(_uni((i 2))))))
		(_sig(_int dataIn 1 0 67(_arch(_uni((_others(i 2)))))))
		(_sig(_int rflag -1 0 68(_arch(_uni((i 2))))))
		(_sig(_int dataOut 1 0 69(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 82(_prcs(_wait_for)(_trgt(0)))))
			(test_process(_arch 1 0 90(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33751555 33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . behavioral 2 -1)
)
V 000049 55 14856         1676481397123 DataPath
(_unit VHDL(datapath 0 27(datapath 0 35))
	(_version vef)
	(_time 1676481397124 2023.02.15 19:16:37)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code 292e792d217f793f282f207a38727c2f212f2d2f282e2d)
	(_ent
		(_time 1676478317263)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 91(_ent (_in))))
				(_port(_int in0 14 0 92(_ent (_in))))
				(_port(_int in1 14 0 93(_ent (_in))))
				(_port(_int out1 14 0 94(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 142(_ent (_in))))
				(_port(_int clk -1 0 143(_ent (_in))))
				(_port(_int dout 23 0 144(_ent (_out))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 68(_ent (_in))))
				(_port(_int instw -1 0 69(_ent (_in))))
				(_port(_int cond 9 0 70(_ent (_out))))
				(_port(_int op 10 0 71(_ent (_out))))
				(_port(_int sf -1 0 72(_ent (_out))))
				(_port(_int rd 11 0 73(_ent (_out))))
				(_port(_int rs 11 0 74(_ent (_out))))
				(_port(_int rt 11 0 75(_ent (_out))))
				(_port(_int imm 12 0 76(_ent (_out))))
			)
		)
		(clock_generator
			(_object
				(_port(_int clk_out -1 0 51(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 118(_ent (_in))))
				(_port(_int in0 20 0 119(_ent (_in))))
				(_port(_int in1 20 0 120(_ent (_in))))
				(_port(_int in2 20 0 121(_ent (_in))))
				(_port(_int in3 20 0 122(_ent (_in))))
				(_port(_int out1 20 0 123(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 149(_ent (_in))))
				(_port(_int read_reg1 24 0 150(_ent (_in))))
				(_port(_int read_reg2 24 0 151(_ent (_in))))
				(_port(_int write_reg 24 0 152(_ent (_in))))
				(_port(_int write_data 25 0 153(_ent (_in))))
				(_port(_int read_data1 25 0 154(_ent (_out))))
				(_port(_int read_data2 25 0 155(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 99(_ent (_in))))
				(_port(_int in0 16 0 100(_ent (_in))))
				(_port(_int in1 16 0 101(_ent (_in))))
				(_port(_int in2 16 0 102(_ent (_in))))
				(_port(_int out1 16 0 103(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 41(_ent (_in))))
				(_port(_int B 2 0 42(_ent (_in))))
				(_port(_int ctrl 3 0 43(_ent (_in))))
				(_port(_int sign -1 0 44(_ent (_in))))
				(_port(_int zero -1 0 45(_ent (_out))))
				(_port(_int result 2 0 46(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 135(_ent (_in))))
				(_port(_int clk -1 0 136(_ent (_in))))
				(_port(_int dout 22 0 137(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 56(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 57(_ent (_in))))
				(_port(_int cond 6 0 58(_ent (_in))))
				(_port(_int sf -1 0 59(_ent (_in))))
				(_port(_int zero -1 0 60(_ent (_in))))
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int nextstate 4 0 62(_ent (_out))))
				(_port(_int flags 7 0 63(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 108(_ent (_in))))
				(_port(_int in0 18 0 109(_ent (_in))))
				(_port(_int in1 18 0 110(_ent (_in))))
				(_port(_int in2 18 0 111(_ent (_in))))
				(_port(_int in3 18 0 112(_ent (_in))))
				(_port(_int out1 18 0 113(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 81(_ent (_in))))
				(_port(_int address 13 0 82(_ent (_in))))
				(_port(_int wflag -1 0 83(_ent (_in))))
				(_port(_int dataIn 13 0 84(_ent (_in))))
				(_port(_int rflag -1 0 85(_ent (_in))))
				(_port(_int dataOut 13 0 86(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int enable -1 0 128(_ent (_in))))
				(_port(_int pc_in 21 0 129(_ent (_in))))
				(_port(_int pc_out 21 0 130(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 160(_ent (_in))))
				(_port(_int out1 27 0 161(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 166(_ent (_in))))
				(_port(_int out1 29 0 167(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 172(_ent (_in))))
				(_port(_int wflag -1 0 173(_ent (_in))))
				(_port(_int dout -1 0 174(_ent (_out))))
			)
		)
	)
	(_inst U10 0 223(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(pcbus))
			((in1)(aluout))
			((out1)(adress))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 231(_comp register_4bit)
		(_port
			((din)(nextstate))
			((clk)(clk))
			((dout)(state))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 240(_comp inst_decode)
		(_port
			((inst)(BUS1473))
			((instw)(control(13)))
			((cond)(cond))
			((op)(opcode))
			((sf)(sf))
			((rd)(BUS711))
			((rs)(r1))
			((rt)(r2))
			((imm)(BUS742))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U15 0 255(_comp clock_generator)
		(_port
			((clk_out)(clk))
		)
		(_use(_ent . clock_generator)
		)
	)
	(_inst U16 0 260(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(BUS711))
			((in1)(r2))
			((in2)(n1))
			((in3)(n7))
			((out1)(regw))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 271(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(r1))
			((read_reg2)(r2))
			((write_reg)(regw))
			((write_data)(regwriteback))
			((read_data1)(BUS3388))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 282(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(pcbus))
			((in1)(a))
			((out1)(BUS803))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 290(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(b))
			((in1)(signextimm))
			((in2)(Input3))
			((out1)(BUS822))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 300(_comp alu)
		(_port
			((A)(BUS803))
			((B)(BUS822))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(zeroflag))
			((result)(BUS1212))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 312(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(a))
			((in1)(aluout))
			((out1)(pcsrc))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 320(_comp register_24bit)
		(_port
			((din)(BUS1212))
			((clk)(clk))
			((dout)(aluout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 327(_comp register_24bit)
		(_port
			((din)(BUS3388))
			((clk)(clk))
			((dout)(a))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 334(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(clk))
			((dout)(b))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 341(_comp register_24bit)
		(_port
			((din)(BUS1473))
			((clk)(clk))
			((dout)(memoryout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 348(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zeroreg))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 360(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(memoryout))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(aluout))
			((in3)(luiimm))
			((out1)(regwriteback))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 394(_comp memory)
		(_port
			((clk)(clk))
			((address)(adress))
			((wflag)(control(17)))
			((dataIn)(aluout))
			((rflag)(control(16)))
			((dataOut)(BUS1473))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 404(_comp pc)
		(_port
			((enable)(NET2709))
			((pc_in)(pcsrc))
			((pc_out)(pcbus))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 411(_comp rotate)
		(_port
			((in1)(BUS742))
			((out1)(luiimm))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 417(_comp sign_extender)
		(_port
			((in1)(BUS742))
			((out1)(signextimm))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 423(_comp status_register_8bit)
		(_port
			((din)(zeroflag))
			((wflag)(control(3)))
			((dout)(zeroreg))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 41(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 63(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 68(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 73(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 76(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 82(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 92(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 100(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 109(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 118(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 119(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 129(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 135(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 142(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 150(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 153(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 160(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 161(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 166(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 167(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 179(_arch((i 4)))))
		(_sig(_int beq -1 0 183(_int(_uni))))
		(_sig(_int clk -1 0 184(_arch(_uni))))
		(_sig(_int NET2709 -1 0 185(_arch(_uni))))
		(_sig(_int sf -1 0 186(_arch(_uni))))
		(_sig(_int zeroflag -1 0 187(_arch(_uni))))
		(_sig(_int zeroreg -1 0 188(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 189(_array -1((_dto i 23 i 0)))))
		(_sig(_int a 30 0 189(_arch(_uni))))
		(_sig(_int adress 30 0 190(_arch(_uni))))
		(_sig(_int aluout 30 0 191(_arch(_uni))))
		(_sig(_int b 30 0 192(_arch(_uni))))
		(_sig(_int BUS1212 30 0 193(_arch(_uni))))
		(_sig(_int BUS1426 30 0 194(_arch(_uni))))
		(_sig(_int BUS1473 30 0 195(_arch(_uni))))
		(_sig(_int BUS3388 30 0 196(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 197(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS711 31 0 197(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1348 0 198(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS742 32 0 198(_arch(_uni))))
		(_sig(_int BUS803 30 0 199(_arch(_uni))))
		(_sig(_int BUS822 30 0 200(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1350 0 201(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 33 0 201(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1352 0 202(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 34 0 202(_arch(_uni))))
		(_sig(_int luiimm 30 0 203(_arch(_uni))))
		(_sig(_int memoryout 30 0 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1354 0 205(_array -1((_dto i 3 i 0)))))
		(_sig(_int nextstate 35 0 205(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1356 0 206(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 36 0 206(_arch(_uni))))
		(_sig(_int pcbus 30 0 207(_arch(_uni))))
		(_sig(_int pcsrc 30 0 208(_arch(_uni))))
		(_sig(_int r1 31 0 209(_arch(_uni))))
		(_sig(_int r2 31 0 210(_arch(_uni))))
		(_sig(_int regw 31 0 211(_arch(_uni))))
		(_sig(_int regwriteback 30 0 212(_arch(_uni))))
		(_sig(_int signextimm 30 0 213(_arch(_uni))))
		(_sig(_int state 35 0 214(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 217(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment(_trgt(5))(_sens(7)(22(19))(22(0))))))
			(line__433(_arch 1 0 433(_assignment(_trgt(35)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
V 000049 55 14863         1676483045206 DataPath
(_unit VHDL(datapath 0 27(datapath 0 35))
	(_version vef)
	(_time 1676483045207 2023.02.15 19:44:05)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code f8fafea8f1aea8eef9fef1abe9a3adfef0fefcfef9fffc)
	(_ent
		(_time 1676478317263)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 91(_ent (_in))))
				(_port(_int in0 14 0 92(_ent (_in))))
				(_port(_int in1 14 0 93(_ent (_in))))
				(_port(_int out1 14 0 94(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 142(_ent (_in))))
				(_port(_int clk -1 0 143(_ent (_in))))
				(_port(_int dout 23 0 144(_ent (_out))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 68(_ent (_in))))
				(_port(_int instw -1 0 69(_ent (_in))))
				(_port(_int cond 9 0 70(_ent (_out))))
				(_port(_int op 10 0 71(_ent (_out))))
				(_port(_int sf -1 0 72(_ent (_out))))
				(_port(_int rd 11 0 73(_ent (_out))))
				(_port(_int rs 11 0 74(_ent (_out))))
				(_port(_int rt 11 0 75(_ent (_out))))
				(_port(_int imm 12 0 76(_ent (_out))))
			)
		)
		(clock_generator
			(_object
				(_port(_int clk_out -1 0 51(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 118(_ent (_in))))
				(_port(_int in0 20 0 119(_ent (_in))))
				(_port(_int in1 20 0 120(_ent (_in))))
				(_port(_int in2 20 0 121(_ent (_in))))
				(_port(_int in3 20 0 122(_ent (_in))))
				(_port(_int out1 20 0 123(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 149(_ent (_in))))
				(_port(_int read_reg1 24 0 150(_ent (_in))))
				(_port(_int read_reg2 24 0 151(_ent (_in))))
				(_port(_int write_reg 24 0 152(_ent (_in))))
				(_port(_int write_data 25 0 153(_ent (_in))))
				(_port(_int read_data1 25 0 154(_ent (_out))))
				(_port(_int read_data2 25 0 155(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 99(_ent (_in))))
				(_port(_int in0 16 0 100(_ent (_in))))
				(_port(_int in1 16 0 101(_ent (_in))))
				(_port(_int in2 16 0 102(_ent (_in))))
				(_port(_int out1 16 0 103(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 41(_ent (_in))))
				(_port(_int B 2 0 42(_ent (_in))))
				(_port(_int ctrl 3 0 43(_ent (_in))))
				(_port(_int sign -1 0 44(_ent (_in))))
				(_port(_int zero -1 0 45(_ent (_out))))
				(_port(_int result 2 0 46(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 135(_ent (_in))))
				(_port(_int clk -1 0 136(_ent (_in))))
				(_port(_int dout 22 0 137(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 56(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 57(_ent (_in))))
				(_port(_int cond 6 0 58(_ent (_in))))
				(_port(_int sf -1 0 59(_ent (_in))))
				(_port(_int zero -1 0 60(_ent (_in))))
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int nextstate 4 0 62(_ent (_out))))
				(_port(_int flags 7 0 63(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 108(_ent (_in))))
				(_port(_int in0 18 0 109(_ent (_in))))
				(_port(_int in1 18 0 110(_ent (_in))))
				(_port(_int in2 18 0 111(_ent (_in))))
				(_port(_int in3 18 0 112(_ent (_in))))
				(_port(_int out1 18 0 113(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 81(_ent (_in))))
				(_port(_int address 13 0 82(_ent (_in))))
				(_port(_int wflag -1 0 83(_ent (_in))))
				(_port(_int dataIn 13 0 84(_ent (_in))))
				(_port(_int rflag -1 0 85(_ent (_in))))
				(_port(_int dataOut 13 0 86(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int enable -1 0 128(_ent (_in))))
				(_port(_int pc_in 21 0 129(_ent (_in))))
				(_port(_int pc_out 21 0 130(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 160(_ent (_in))))
				(_port(_int out1 27 0 161(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 166(_ent (_in))))
				(_port(_int out1 29 0 167(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 172(_ent (_in))))
				(_port(_int wflag -1 0 173(_ent (_in))))
				(_port(_int dout -1 0 174(_ent (_out))))
			)
		)
	)
	(_inst U10 0 223(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(pcbus))
			((in1)(aluout))
			((out1)(adress))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 231(_comp register_4bit)
		(_port
			((din)(nextstate))
			((clk)(clk))
			((dout)(state))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 240(_comp inst_decode)
		(_port
			((inst)(BUS1473))
			((instw)(control(13)))
			((cond)(cond))
			((op)(opcode))
			((sf)(sf))
			((rd)(BUS4561))
			((rs)(rs))
			((rt)(rt))
			((imm)(BUS4565))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U15 0 255(_comp clock_generator)
		(_port
			((clk_out)(clk))
		)
		(_use(_ent . clock_generator)
		)
	)
	(_inst U16 0 260(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(BUS4561))
			((in1)(rt))
			((in2)(n1))
			((in3)(n7))
			((out1)(regw))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 271(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(rs))
			((read_reg2)(rt))
			((write_reg)(regw))
			((write_data)(regwriteback))
			((read_data1)(BUS3388))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 282(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(pcbus))
			((in1)(a))
			((out1)(BUS803))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 290(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(b))
			((in1)(signextimm))
			((in2)(Input3))
			((out1)(BUS822))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 300(_comp alu)
		(_port
			((A)(BUS803))
			((B)(BUS822))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(zeroflag))
			((result)(BUS1212))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 312(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(a))
			((in1)(aluout))
			((out1)(pcsrc))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 320(_comp register_24bit)
		(_port
			((din)(BUS1212))
			((clk)(clk))
			((dout)(aluout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 327(_comp register_24bit)
		(_port
			((din)(BUS3388))
			((clk)(clk))
			((dout)(a))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 334(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(clk))
			((dout)(b))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 341(_comp register_24bit)
		(_port
			((din)(BUS1473))
			((clk)(clk))
			((dout)(memoryout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 348(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zeroreg))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 360(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(memoryout))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(aluout))
			((in3)(luiimm))
			((out1)(regwriteback))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 394(_comp memory)
		(_port
			((clk)(clk))
			((address)(adress))
			((wflag)(control(17)))
			((dataIn)(aluout))
			((rflag)(control(16)))
			((dataOut)(BUS1473))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 404(_comp pc)
		(_port
			((enable)(NET2709))
			((pc_in)(pcsrc))
			((pc_out)(pcbus))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 411(_comp rotate)
		(_port
			((in1)(BUS4565))
			((out1)(luiimm))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 417(_comp sign_extender)
		(_port
			((in1)(BUS4565))
			((out1)(signextimm))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 423(_comp status_register_8bit)
		(_port
			((din)(zeroflag))
			((wflag)(control(3)))
			((dout)(zeroreg))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 41(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 63(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 68(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 73(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 76(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 82(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 92(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 100(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 109(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 118(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 119(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 129(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 135(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 142(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 150(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 153(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 160(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 161(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 166(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 167(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 179(_arch((i 4)))))
		(_sig(_int beq -1 0 183(_int(_uni))))
		(_sig(_int clk -1 0 184(_arch(_uni))))
		(_sig(_int NET2709 -1 0 185(_arch(_uni))))
		(_sig(_int sf -1 0 186(_arch(_uni))))
		(_sig(_int zeroflag -1 0 187(_arch(_uni))))
		(_sig(_int zeroreg -1 0 188(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 189(_array -1((_dto i 23 i 0)))))
		(_sig(_int a 30 0 189(_arch(_uni))))
		(_sig(_int adress 30 0 190(_arch(_uni))))
		(_sig(_int aluout 30 0 191(_arch(_uni))))
		(_sig(_int b 30 0 192(_arch(_uni))))
		(_sig(_int BUS1212 30 0 193(_arch(_uni))))
		(_sig(_int BUS1426 30 0 194(_arch(_uni))))
		(_sig(_int BUS1473 30 0 195(_arch(_uni))))
		(_sig(_int BUS3388 30 0 196(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 197(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS4561 31 0 197(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1348 0 198(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS4565 32 0 198(_arch(_uni))))
		(_sig(_int BUS803 30 0 199(_arch(_uni))))
		(_sig(_int BUS822 30 0 200(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1350 0 201(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 33 0 201(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1352 0 202(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 34 0 202(_arch(_uni))))
		(_sig(_int luiimm 30 0 203(_arch(_uni))))
		(_sig(_int memoryout 30 0 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1354 0 205(_array -1((_dto i 3 i 0)))))
		(_sig(_int nextstate 35 0 205(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1356 0 206(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 36 0 206(_arch(_uni))))
		(_sig(_int pcbus 30 0 207(_arch(_uni))))
		(_sig(_int pcsrc 30 0 208(_arch(_uni))))
		(_sig(_int regw 31 0 209(_arch(_uni))))
		(_sig(_int regwriteback 30 0 210(_arch(_uni))))
		(_sig(_int rs 31 0 211(_arch(_uni))))
		(_sig(_int rt 31 0 212(_arch(_uni))))
		(_sig(_int signextimm 30 0 213(_arch(_uni))))
		(_sig(_int state 35 0 214(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 217(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment(_trgt(5))(_sens(7)(22(19))(22(0))))))
			(line__433(_arch 1 0 433(_assignment(_trgt(35)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
V 000049 55 14863         1676483134682 DataPath
(_unit VHDL(datapath 0 27(datapath 0 35))
	(_version vef)
	(_time 1676483134683 2023.02.15 19:45:34)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code 742370757122246275727d27652f21727c727072757370)
	(_ent
		(_time 1676478317263)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 91(_ent (_in))))
				(_port(_int in0 14 0 92(_ent (_in))))
				(_port(_int in1 14 0 93(_ent (_in))))
				(_port(_int out1 14 0 94(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 142(_ent (_in))))
				(_port(_int clk -1 0 143(_ent (_in))))
				(_port(_int dout 23 0 144(_ent (_out))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 68(_ent (_in))))
				(_port(_int instw -1 0 69(_ent (_in))))
				(_port(_int cond 9 0 70(_ent (_out))))
				(_port(_int op 10 0 71(_ent (_out))))
				(_port(_int sf -1 0 72(_ent (_out))))
				(_port(_int rd 11 0 73(_ent (_out))))
				(_port(_int rs 11 0 74(_ent (_out))))
				(_port(_int rt 11 0 75(_ent (_out))))
				(_port(_int imm 12 0 76(_ent (_out))))
			)
		)
		(clock_generator
			(_object
				(_port(_int clk_out -1 0 51(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 118(_ent (_in))))
				(_port(_int in0 20 0 119(_ent (_in))))
				(_port(_int in1 20 0 120(_ent (_in))))
				(_port(_int in2 20 0 121(_ent (_in))))
				(_port(_int in3 20 0 122(_ent (_in))))
				(_port(_int out1 20 0 123(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 149(_ent (_in))))
				(_port(_int read_reg1 24 0 150(_ent (_in))))
				(_port(_int read_reg2 24 0 151(_ent (_in))))
				(_port(_int write_reg 24 0 152(_ent (_in))))
				(_port(_int write_data 25 0 153(_ent (_in))))
				(_port(_int read_data1 25 0 154(_ent (_out))))
				(_port(_int read_data2 25 0 155(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 99(_ent (_in))))
				(_port(_int in0 16 0 100(_ent (_in))))
				(_port(_int in1 16 0 101(_ent (_in))))
				(_port(_int in2 16 0 102(_ent (_in))))
				(_port(_int out1 16 0 103(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 41(_ent (_in))))
				(_port(_int B 2 0 42(_ent (_in))))
				(_port(_int ctrl 3 0 43(_ent (_in))))
				(_port(_int sign -1 0 44(_ent (_in))))
				(_port(_int zero -1 0 45(_ent (_out))))
				(_port(_int result 2 0 46(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 135(_ent (_in))))
				(_port(_int clk -1 0 136(_ent (_in))))
				(_port(_int dout 22 0 137(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 56(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 57(_ent (_in))))
				(_port(_int cond 6 0 58(_ent (_in))))
				(_port(_int sf -1 0 59(_ent (_in))))
				(_port(_int zero -1 0 60(_ent (_in))))
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int nextstate 4 0 62(_ent (_out))))
				(_port(_int flags 7 0 63(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 108(_ent (_in))))
				(_port(_int in0 18 0 109(_ent (_in))))
				(_port(_int in1 18 0 110(_ent (_in))))
				(_port(_int in2 18 0 111(_ent (_in))))
				(_port(_int in3 18 0 112(_ent (_in))))
				(_port(_int out1 18 0 113(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 81(_ent (_in))))
				(_port(_int address 13 0 82(_ent (_in))))
				(_port(_int wflag -1 0 83(_ent (_in))))
				(_port(_int dataIn 13 0 84(_ent (_in))))
				(_port(_int rflag -1 0 85(_ent (_in))))
				(_port(_int dataOut 13 0 86(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int enable -1 0 128(_ent (_in))))
				(_port(_int pc_in 21 0 129(_ent (_in))))
				(_port(_int pc_out 21 0 130(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 160(_ent (_in))))
				(_port(_int out1 27 0 161(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 166(_ent (_in))))
				(_port(_int out1 29 0 167(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 172(_ent (_in))))
				(_port(_int wflag -1 0 173(_ent (_in))))
				(_port(_int dout -1 0 174(_ent (_out))))
			)
		)
	)
	(_inst U10 0 223(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(pcbus))
			((in1)(aluout))
			((out1)(adress))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 231(_comp register_4bit)
		(_port
			((din)(nextstate))
			((clk)(clk))
			((dout)(state))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 240(_comp inst_decode)
		(_port
			((inst)(BUS1473))
			((instw)(control(13)))
			((cond)(cond))
			((op)(opcode))
			((sf)(sf))
			((rd)(BUS4584))
			((rs)(rs))
			((rt)(rt))
			((imm)(BUS4565))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U15 0 255(_comp clock_generator)
		(_port
			((clk_out)(clk))
		)
		(_use(_ent . clock_generator)
		)
	)
	(_inst U16 0 260(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(BUS4584))
			((in1)(rt))
			((in2)(n1))
			((in3)(n7))
			((out1)(regw))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 271(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(rs))
			((read_reg2)(rt))
			((write_reg)(regw))
			((write_data)(regwriteback))
			((read_data1)(BUS3388))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 282(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(pcbus))
			((in1)(a))
			((out1)(BUS803))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 290(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(b))
			((in1)(signextimm))
			((in2)(Input3))
			((out1)(BUS822))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 300(_comp alu)
		(_port
			((A)(BUS803))
			((B)(BUS822))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(zeroflag))
			((result)(BUS1212))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 312(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(a))
			((in1)(aluout))
			((out1)(pcsrc))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 320(_comp register_24bit)
		(_port
			((din)(BUS1212))
			((clk)(clk))
			((dout)(aluout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 327(_comp register_24bit)
		(_port
			((din)(BUS3388))
			((clk)(clk))
			((dout)(a))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 334(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(clk))
			((dout)(b))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 341(_comp register_24bit)
		(_port
			((din)(BUS1473))
			((clk)(clk))
			((dout)(memoryout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 348(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zeroreg))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 360(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(memoryout))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(aluout))
			((in3)(luiimm))
			((out1)(regwriteback))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 394(_comp memory)
		(_port
			((clk)(clk))
			((address)(adress))
			((wflag)(control(17)))
			((dataIn)(aluout))
			((rflag)(control(16)))
			((dataOut)(BUS1473))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 404(_comp pc)
		(_port
			((enable)(NET2709))
			((pc_in)(pcsrc))
			((pc_out)(pcbus))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 411(_comp rotate)
		(_port
			((in1)(BUS4565))
			((out1)(luiimm))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 417(_comp sign_extender)
		(_port
			((in1)(BUS4565))
			((out1)(signextimm))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 423(_comp status_register_8bit)
		(_port
			((din)(zeroflag))
			((wflag)(control(3)))
			((dout)(zeroreg))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 41(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 63(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 68(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 73(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 76(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 82(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 92(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 100(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 109(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 118(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 119(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 129(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 135(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 142(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 150(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 153(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 160(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 161(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 166(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 167(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 179(_arch((i 4)))))
		(_sig(_int beq -1 0 183(_int(_uni))))
		(_sig(_int clk -1 0 184(_arch(_uni))))
		(_sig(_int NET2709 -1 0 185(_arch(_uni))))
		(_sig(_int sf -1 0 186(_arch(_uni))))
		(_sig(_int zeroflag -1 0 187(_arch(_uni))))
		(_sig(_int zeroreg -1 0 188(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 189(_array -1((_dto i 23 i 0)))))
		(_sig(_int a 30 0 189(_arch(_uni))))
		(_sig(_int adress 30 0 190(_arch(_uni))))
		(_sig(_int aluout 30 0 191(_arch(_uni))))
		(_sig(_int b 30 0 192(_arch(_uni))))
		(_sig(_int BUS1212 30 0 193(_arch(_uni))))
		(_sig(_int BUS1426 30 0 194(_arch(_uni))))
		(_sig(_int BUS1473 30 0 195(_arch(_uni))))
		(_sig(_int BUS3388 30 0 196(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1346 0 197(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS4565 31 0 197(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1348 0 198(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS4584 32 0 198(_arch(_uni))))
		(_sig(_int BUS803 30 0 199(_arch(_uni))))
		(_sig(_int BUS822 30 0 200(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1350 0 201(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 33 0 201(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1352 0 202(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 34 0 202(_arch(_uni))))
		(_sig(_int luiimm 30 0 203(_arch(_uni))))
		(_sig(_int memoryout 30 0 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1354 0 205(_array -1((_dto i 3 i 0)))))
		(_sig(_int nextstate 35 0 205(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1356 0 206(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 36 0 206(_arch(_uni))))
		(_sig(_int pcbus 30 0 207(_arch(_uni))))
		(_sig(_int pcsrc 30 0 208(_arch(_uni))))
		(_sig(_int regw 32 0 209(_arch(_uni))))
		(_sig(_int regwriteback 30 0 210(_arch(_uni))))
		(_sig(_int rs 32 0 211(_arch(_uni))))
		(_sig(_int rt 32 0 212(_arch(_uni))))
		(_sig(_int signextimm 30 0 213(_arch(_uni))))
		(_sig(_int state 35 0 214(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 217(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment(_trgt(5))(_sens(7)(22(19))(22(0))))))
			(line__433(_arch 1 0 433(_assignment(_trgt(35)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
I 000049 55 519           1676483854246 behavior
(_unit VHDL(clock_generator 0 4(behavior 0 10))
	(_version vef)
	(_time 1676483854247 2023.02.15 19:57:34)
	(_source(\../src/Clock.vhd\))
	(_parameters tan)
	(_code 3f306e3a3a683d293d3d7d66383938393a396a393a)
	(_ent
		(_time 1676477645293)
	)
	(_object
		(_port(_int clk_out -1 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 1 -1)
)
I 000051 55 1048          1676483878652 behavioral
(_unit VHDL(alu 0 6(behavioral 0 17))
	(_version vef)
	(_time 1676483878653 2023.02.15 19:57:58)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 95c5c59ac3c3c48396c5d6cec1939493c692909394)
	(_ent
		(_time 1676468708906)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 8(_array -1((_dto i 23 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 1 0 10(_ent(_in))))
		(_port(_int sign -1 0 11(_ent(_in))))
		(_port(_int zero -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 20(_array -1((_dto i 23 i 0)))))
		(_var(_int max 2 0 20(_prcs 0)))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000050 55 2013          1676483878663 testbench
(_unit VHDL(alu_tb 0 54(testbench 0 58))
	(_version vef)
	(_time 1676483878664 2023.02.15 19:57:58)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code a5f5f5f2f3f3f4b0f0f4b1fff6a3a4a3f6a2a0a0f3)
	(_ent
		(_time 1676414633355)
	)
	(_comp
		(alu
			(_object
				(_port(_int A 0 0 62(_ent (_in))))
				(_port(_int B 0 0 63(_ent (_in))))
				(_port(_int ctrl 1 0 64(_ent (_in))))
				(_port(_int sign -1 0 65(_ent (_in))))
				(_port(_int zero -1 0 66(_ent (_out))))
				(_port(_int result 0 0 67(_ent (_out))))
			)
		)
	)
	(_inst dut 0 79(_comp alu)
		(_port
			((A)(A))
			((B)(B))
			((ctrl)(ctrl))
			((sign)(sign))
			((zero)(zero))
			((result)(result))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 62(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 71(_array -1((_dto i 23 i 0)))))
		(_sig(_int A 2 0 71(_arch(_uni))))
		(_sig(_int B 2 0 71(_arch(_uni))))
		(_sig(_int sign -1 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int ctrl 3 0 73(_arch(_uni))))
		(_sig(_int zero -1 0 74(_arch(_uni))))
		(_sig(_int result 2 0 75(_arch(_uni))))
		(_prcs
			(test(_arch 0 0 81(_prcs(_wait_for)(_trgt(0)(1)(3))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(50529027 33686018 33686018 33686018 33686018 50463234)
		(50529027 50529027 33686018 33686018 33686018 33751554)
		(131586)
		(33686018 33686018 33686018 33686018 50463234 50463234)
		(33686018 33686018 33686018 33686018 50463234 33686018)
		(131842)
		(197378)
		(131587)
		(1347243843 541413953 1818845542 25701)
		(197123)
		(1413633363 1413693778 1297040175 1163018576 1767990816 6579564)
	)
	(_model . testbench 1 -1)
)
I 000051 55 1576          1676483878703 behavioral
(_unit VHDL(memory 0 5(behavioral 0 16))
	(_version vef)
	(_time 1676483878704 2023.02.15 19:57:58)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code d484d186d583d4c280dac68f8cd280d2d1d280d282)
	(_ent
		(_time 1676469157079)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 8(_array -1((_dto i 23 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int wflag -1 0 9(_ent(_in))))
		(_port(_int dataIn 0 0 10(_ent(_in))))
		(_port(_int rflag -1 0 11(_ent(_in))))
		(_port(_int dataOut 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int memory_block 0 17(_array 1((_to i 0 i 4095)))))
		(_sig(_int mem 2 0 18(_arch(_uni((0(_string \"00010000"\))(1(_string \"00101000"\))(2(_string \"00001010"\))(3(_string \"00010000"\))(4(_string \"01001100"\))(5(_string \"00000100"\))(6(_string \"00001000"\))(7(_string \"01101000"\))(8(_string \"10000000"\))(_others(_string \"00000000"\)))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(6))(_sens(0)(1(d_11_0))(2)(3(d_7_0))(3(d_15_8))(3(d_23_16)))(_dssslsensitivity 1)(_mon))))
			(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(6)(1(d_11_0))(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1775          1676483878714 behavioral
(_unit VHDL(memory_tb 0 40(behavioral 0 52))
	(_version vef)
	(_time 1676483878715 2023.02.15 19:57:58)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code d484d186d583d4c286dbc68f8cd182d3d0d2d6d280)
	(_ent
		(_time 1675458965046)
	)
	(_comp
		(memory
			(_object
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int address 0 0 56(_ent (_in))))
				(_port(_int wflag -1 0 57(_ent (_in))))
				(_port(_int dataIn 0 0 58(_ent (_in))))
				(_port(_int rflag -1 0 59(_ent (_in))))
				(_port(_int dataOut 0 0 60(_ent (_out))))
			)
		)
	)
	(_inst mem_inst 0 72(_comp memory)
		(_port
			((clk)(clk))
			((address)(address))
			((wflag)(wflag))
			((dataIn)(dataIn))
			((rflag)(rflag))
			((dataOut)(dataOut))
		)
		(_use(_ent . memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 56(_array -1((_dto i 23 i 0)))))
		(_sig(_int clk -1 0 64(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 65(_array -1((_dto i 23 i 0)))))
		(_sig(_int address 1 0 65(_arch(_uni((_others(i 2)))))))
		(_sig(_int wflag -1 0 66(_arch(_uni((i 2))))))
		(_sig(_int dataIn 1 0 67(_arch(_uni((_others(i 2)))))))
		(_sig(_int rflag -1 0 68(_arch(_uni((i 2))))))
		(_sig(_int dataOut 1 0 69(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 82(_prcs(_wait_for)(_trgt(0)))))
			(test_process(_arch 1 0 90(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33751555 33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1422          1676483878747 behavioral
(_unit VHDL(register_file 0 4(behavioral 0 16))
	(_version vef)
	(_time 1676483878748 2023.02.15 19:57:58)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code 02535204055551140a571159570407050007540404)
	(_ent
		(_time 1676473720368)
	)
	(_object
		(_port(_int wflag -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 10(_array -1((_dto i 23 i 0)))))
		(_port(_int write_data 1 0 10(_ent(_in))))
		(_port(_int read_data1 1 0 11(_ent(_out))))
		(_port(_int read_data2 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 17(_array -1((_dto i 23 i 0)))))
		(_type(_int reg_file 0 17(_array 2((_to i 0 i 7)))))
		(_sig(_int regs 3 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(7))(_sens(0))(_mon)(_read(7)(3)(4)))))
			(line__26(_arch 1 0 26(_assignment(_trgt(5))(_sens(7)(3))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(6))(_sens(7)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000051 55 1792          1676483878758 behavioral
(_unit VHDL(register_file_tb 0 32(behavioral 0 37))
	(_version vef)
	(_time 1676483878759 2023.02.15 19:57:58)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code 025352040555511409531159570407050007540404)
	(_ent
		(_time 1675459010512)
	)
	(_inst dut 0 43(_ent . register_file)
		(_port
			((wflag)(wflag))
			((read_reg1)(read_reg1))
			((read_reg2)(read_reg2))
			((write_reg)(write_reg))
			((write_data)(write_data))
			((read_data1)(read_data1))
			((read_data2)(read_data2))
		)
	)
	(_object
		(_sig(_int wflag -1 0 38(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 39(_array -1((_dto i 2 i 0)))))
		(_sig(_int read_reg1 0 0 39(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_reg2 0 0 39(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_reg 0 0 39(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 40(_array -1((_dto i 23 i 0)))))
		(_sig(_int write_data 1 0 40(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_data1 1 0 41(_arch(_uni))))
		(_sig(_int read_data2 1 0 41(_arch(_uni))))
		(_prcs
			(wflag_gen(_arch 0 0 53(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(test(_arch 1 0 61(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(50529027 50529027 50529027 50529027 50529027 50529027)
		(1869771333 1914714738 1600414053 1635017060 1852383281 1920102243 7627621)
		(33686018 33686018 33686018 33686018 33686018 33686018)
		(1869771333 1914714738 1600414053 1635017060 1852383282 1920102243 7627621)
	)
	(_model . behavioral 2 -1)
)
I 000049 55 934           1676483878795 behavior
(_unit VHDL(pc 0 5(behavior 0 13))
	(_version vef)
	(_time 1676483878796 2023.02.15 19:57:58)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 31606334336765273330216b633631373236313732)
	(_ent
		(_time 1676476522758)
	)
	(_object
		(_port(_int enable -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 8(_array -1((_dto i 23 i 0)))))
		(_port(_int pc_in 0 0 8(_ent(_in)(_event))))
		(_port(_int pc_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 14(_array -1((_dto i 23 i 0)))))
		(_sig(_int pc_reg 1 0 14(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)))))
			(line__22(_arch 1 0 22(_assignment(_alias((pc_out)(pc_reg)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 2 -1)
)
I 000047 55 1382          1676483878805 simple
(_unit VHDL(pc_tb 0 33(simple 0 33))
	(_version vef)
	(_time 1676483878806 2023.02.15 19:57:58)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 31606334336533263664236a603732346736353733)
	(_ent
		(_time 1675461836040)
	)
	(_inst uut 0 42(_ent . pc)
		(_port
			((enable)(enable))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int enable -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 37(_array -1((_dto i 23 i 0)))))
		(_sig(_int pc_in 0 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 0 0 38(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 50(_prcs(_wait_for)(_trgt(0)))))
			(test_process(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 50463235 50463234 50528771 50528770)
		(1953719636 1176514848 1701603681 100)
		(33686018 33686018 33686018 33686274 33686018 33686019)
		(1953719636 1176515104 1701603681 100)
		(33686018 33686018 50463491 50529026 50463234 50463234)
		(1953719636 1176515360 1701603681 100)
		(33686018 33686018 50528771 33751810 50463491 50528771)
		(1953719636 1176515616 1701603681 100)
	)
	(_model . simple 2 -1)
)
I 000048 55 1581          1676483878837 decoder
(_unit VHDL(inst_decode 0 5(decoder 0 19))
	(_version vef)
	(_time 1676483878838 2023.02.15 19:57:58)
	(_source(\../src/regdecode.vhd\))
	(_parameters tan)
	(_code 51010a52050706465656170b045754575257075755)
	(_ent
		(_time 1676418938513)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 7(_array -1((_dto i 23 i 0)))))
		(_port(_int inst 0 0 7(_ent(_in)(_event))))
		(_port(_int instw -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int cond 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int op 2 0 10(_ent(_out))))
		(_port(_int sf -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int rd 3 0 12(_ent(_out))))
		(_port(_int rs 3 0 13(_ent(_out))))
		(_port(_int rt 3 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~12 0 15(_array -1((_dto i 16 i 0)))))
		(_port(_int imm 4 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 20(_array -1((_dto i 6 i 0)))))
		(_sig(_int pos 5 0 20(_arch(_uni((_others(i 2)))))))
		(_sig(_int neg 5 0 21(_arch(_uni((_others(i 3)))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(2)(3)(4)(5)(6)(7)(8))(_sens(0)(1)(9)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50528770 2)
		(33751810 2)
		(50529026 3)
	)
	(_model . decoder 1 -1)
)
I 000043 55 1884          1676483878849 tb
(_unit VHDL(inst_decode_tb 0 68(tb 0 61))
	(_version vef)
	(_time 1676483878850 2023.02.15 19:57:58)
	(_source(\../src/regdecode.vhd\))
	(_parameters tan)
	(_code 60303b6035363777666c263a356665666366366664)
	(_ent
		(_time 1675542881564)
	)
	(_inst dut 0 75(_ent . inst_decode decoder)
		(_port
			((inst)(inst))
			((instw)(instw))
			((cond)(cond))
			((op)(op))
			((sf)(sf))
			((rd)(rd))
			((rs)(rs))
			((rt)(rt))
			((imm)(imm))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 63(_array -1((_dto i 23 i 0)))))
		(_sig(_int inst 0 0 63(_arch(_uni))))
		(_sig(_int instw -1 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 65(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_int op 2 0 66(_arch(_uni))))
		(_sig(_int sf -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int rd 3 0 68(_arch(_uni))))
		(_sig(_int rs 3 0 69(_arch(_uni))))
		(_sig(_int rt 3 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 71(_array -1((_dto i 16 i 0)))))
		(_sig(_int imm 4 0 71(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_assignment(_trgt(0)))))
			(line__93(_arch 1 0 93(_assignment(_alias((instw)(_string \"1"\)))(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528771 33751554 33686275 50463235 33686018)
		(50463491 50463235 33751810 50463490 50463235 33686019)
		(50463235 33751554 50463491 50528770 33686019 33686018)
		(50463490 33751554 50463491 50463234 33686019 33686018)
		(33686018 33686018 33751554 50463235 33686019 33686018)
	)
	(_model . tb 2 -1)
)
I 000049 55 947           1676483878906 behavior
(_unit VHDL(sign_extender 0 5(behavior 0 12))
	(_version vef)
	(_time 1676483878907 2023.02.15 19:57:58)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code 9fcece90c0c8cc89caccd9c5cb9897989b999a99ca)
	(_ent
		(_time 1676469367367)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~12 0 7(_array -1((_dto i 16 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 8(_array -1((_dto i 23 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((out1(d_23_17))(in1(16))(in1(16))(in1(16))(in1(16))(in1(16))(in1(16))(in1(16))))(_trgt(1(d_23_17)))(_sens(0(16))))))
			(line__15(_arch 1 0 15(_assignment(_alias((out1(d_16_0))(in1)))(_trgt(1(d_16_0)))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 2 -1)
)
I 000049 55 1365          1676483878916 behavior
(_unit VHDL(sign_extender_tb 0 22(behavior 0 25))
	(_version vef)
	(_time 1676483878917 2023.02.15 19:57:58)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code 9fcece90c0c8cc89c89ad9c5cb9897989b999a99ca)
	(_ent
		(_time 1675858485081)
	)
	(_comp
		(sign_extender
			(_object
				(_port(_int in1 0 0 28(_ent (_in))))
				(_port(_int out1 1 0 29(_ent (_out))))
			)
		)
	)
	(_inst dut 0 38(_comp sign_extender)
		(_port
			((in1)(in1))
			((out1)(out1))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 28(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 29(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~132 0 33(_array -1((_dto i 16 i 0)))))
		(_sig(_int in1 2 0 33(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~134 0 34(_array -1((_dto i 23 i 0)))))
		(_sig(_int out1 3 0 34(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018 33686018 33686018 2)
		(50529027 50529027 50529027 50529027 3)
		(33686018 33686018 33686018 33686018 3)
	)
	(_model . behavior 1 -1)
)
I 000049 55 877           1676483878925 behavior
(_unit VHDL(rotate 0 56(behavior 0 63))
	(_version vef)
	(_time 1676483878926 2023.02.15 19:57:58)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code aefffef9adf8feb8afffbaf4faa9aca8f8a9aaa8af)
	(_ent
		(_time 1676469367394)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~12 0 58(_array -1((_dto i 16 i 0)))))
		(_port(_int in1 0 0 58(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 59(_array -1((_dto i 23 i 0)))))
		(_port(_int out1 1 0 59(_ent(_out))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_alias((out1(d_23_7))(in1)))(_trgt(1(d_23_7)))(_sens(0)))))
			(line__66(_arch 1 0 66(_assignment(_trgt(1(d_6_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
	)
	(_model . behavior 2 -1)
)
I 000049 55 752           1676483878934 behavior
(_unit VHDL(mux2x1_24 0 73(behavior 0 82))
	(_version vef)
	(_time 1676483878935 2023.02.15 19:57:58)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code beeeb8ebeee8e2adbdbea6e1eebbe8bdbcbdbab8ea)
	(_ent
		(_time 1676469367404)
	)
	(_object
		(_port(_int sel -1 0 75(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 76(_array -1((_dto i 23 i 0)))))
		(_port(_int in0 0 0 76(_ent(_in))))
		(_port(_int in1 0 0 77(_ent(_in))))
		(_port(_int out1 0 0 78(_ent(_out))))
		(_prcs
			(line__84(_arch 0 0 84(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 1 -1)
)
I 000049 55 1146          1676483878943 behavior
(_unit VHDL(mux2x1_24_tb 0 81(behavior 0 100))
	(_version vef)
	(_time 1676483878944 2023.02.15 19:57:58)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code beeeb8ebeee8e2adbdeba6e1eebbe8bdbcbdbabbe8)
	(_ent
		(_time 1675858485101)
	)
	(_inst dut 0 107(_ent . mux2x1_24)
		(_port
			((sel)(sel))
			((in0)(in0))
			((in1)(in1))
			((out1)(out1))
		)
	)
	(_object
		(_sig(_int sel -1 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 102(_array -1((_dto i 23 i 0)))))
		(_sig(_int in0 0 0 102(_arch(_uni((_others(i 2)))))))
		(_sig(_int in1 0 0 103(_arch(_uni((_others(i 2)))))))
		(_sig(_int out1 0 0 104(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(0)))))
			(line__118(_arch 1 0 118(_assignment(_trgt(1)))))
			(line__119(_arch 2 0 119(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 50463234)
		(50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . behavior 3 -1)
)
I 000049 55 928           1676483878953 behavior
(_unit VHDL(mux3x1_24 0 126(behavior 0 136))
	(_version vef)
	(_time 1676483878954 2023.02.15 19:57:58)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code ce9ec89a9e9892ddcc98d6919ecb98cdcccdcac89a)
	(_ent
		(_time 1676469367420)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 128(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 128(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 129(_array -1((_dto i 23 i 0)))))
		(_port(_int in0 1 0 129(_ent(_in))))
		(_port(_int in1 1 0 130(_ent(_in))))
		(_port(_int in2 1 0 131(_ent(_in))))
		(_port(_int out1 1 0 132(_ent(_out))))
		(_prcs
			(line__138(_arch 0 0 138(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . behavior 1 -1)
)
I 000049 55 1461          1676483878964 behavior
(_unit VHDL(mux3x1_24_tb 0 139(behavior 0 157))
	(_version vef)
	(_time 1676483878965 2023.02.15 19:57:58)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code ce9ec89a9e9892ddcc9fd6919ecb98cdcccdcacb98)
	(_ent
		(_time 1675858485122)
	)
	(_inst dut 0 165(_ent . mux3x1_24)
		(_port
			((sel)(sel))
			((in0)(in0))
			((in1)(in1))
			((in2)(in2))
			((out1)(out1))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 158(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 0 0 158(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 159(_array -1((_dto i 23 i 0)))))
		(_sig(_int in0 1 0 159(_arch(_uni((_others(i 2)))))))
		(_sig(_int in1 1 0 160(_arch(_uni((_others(i 2)))))))
		(_sig(_int in2 1 0 161(_arch(_uni((_others(i 2)))))))
		(_sig(_int out1 1 0 162(_arch(_uni))))
		(_prcs
			(line__175(_arch 0 0 175(_assignment(_trgt(0)))))
			(line__178(_arch 1 0 178(_assignment(_trgt(1)))))
			(line__179(_arch 2 0 179(_assignment(_trgt(2)))))
			(line__180(_arch 3 0 180(_assignment(_trgt(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(770)
		(514)
		(33686018 33686018 33686018 33686018 33686018 50463234)
		(50529027 50529027 50529027 50529027 50529027 50529027)
		(33751554 33751554 33751554 33751554 33751554 33751554)
	)
	(_model . behavior 4 -1)
)
I 000049 55 965           1676483878979 behavior
(_unit VHDL(mux4x1_3 0 188(behavior 0 199))
	(_version vef)
	(_time 1676483878980 2023.02.15 19:57:58)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code dd8ddb8e8c8b81ced888c5828dd88bdededb89dad8)
	(_ent
		(_time 1676469367435)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 190(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 190(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 191(_array -1((_dto i 2 i 0)))))
		(_port(_int in0 1 0 191(_ent(_in))))
		(_port(_int in1 1 0 192(_ent(_in))))
		(_port(_int in2 1 0 193(_ent(_in))))
		(_port(_int in3 1 0 194(_ent(_in))))
		(_port(_int out1 1 0 195(_ent(_out))))
		(_prcs
			(line__201(_arch 0 0 201(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . behavior 1 -1)
)
I 000049 55 987           1676483878996 behavior
(_unit VHDL(mux4x1_24 0 217(behavior 0 228))
	(_version vef)
	(_time 1676483878997 2023.02.15 19:57:58)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code fcacfaadaaaaa0eff9afe4a3acf9aafffefff8faa8)
	(_ent
		(_time 1676475844333)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 219(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 219(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 220(_array -1((_dto i 23 i 0)))))
		(_port(_int in0 1 0 220(_ent(_in))))
		(_port(_int in1 1 0 221(_ent(_in))))
		(_port(_int in2 1 0 222(_ent(_in))))
		(_port(_int in3 1 0 223(_ent(_in))))
		(_port(_int out1 1 0 224(_ent(_out))))
		(_prcs
			(line__230(_arch 0 0 230(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . behavior 1 -1)
)
I 000051 55 923           1676483879066 behavioral
(_unit VHDL(status_register_8bit 0 5(behavioral 0 13))
	(_version vef)
	(_time 1676483879067 2023.02.15 19:57:59)
	(_source(\../src/status_reg.vhd\))
	(_parameters tan)
	(_code 3b6a6b3f6d6c6e2c3e3a2e60693e6d3c393d3e3d3c)
	(_ent
		(_time 1675976840295)
	)
	(_object
		(_port(_int din -1 0 7(_ent(_in))))
		(_port(_int wflag -1 0 8(_ent(_in))))
		(_port(_int dout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int reg 0 0 14(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3(d_7_1))))))
			(line__22(_arch 1 0 22(_assignment(_alias((dout)(reg(0))))(_simpleassign BUF)(_trgt(2))(_sens(3(0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000051 55 778           1676483879075 behavioral
(_unit VHDL(status_register_8bit_tb 0 28(behavioral 0 31))
	(_version vef)
	(_time 1676483879076 2023.02.15 19:57:59)
	(_source(\../src/status_reg.vhd\))
	(_parameters tan)
	(_code 4b1a1b481d1c1e5c4c4a5e10194e1d4c494d4e4d4c)
	(_ent
		(_time 1675976840303)
	)
	(_inst uut 0 37(_ent . status_register_8bit)
		(_port
			((din)(din))
			((wflag)(wflag))
			((dout)(dout))
		)
	)
	(_object
		(_sig(_int din -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int wflag -1 0 33(_arch(_uni((i 2))))))
		(_sig(_int dout -1 0 34(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000051 55 1016          1676483879106 behavioral
(_unit VHDL(register_24bit 0 5(behavioral 0 13))
	(_version vef)
	(_time 1676483879107 2023.02.15 19:57:59)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code 5a0b0b590e0d094c525a49010f5c5f5d585f0c5958)
	(_ent
		(_time 1675977050377)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 7(_array -1((_dto i 23 i 0)))))
		(_port(_int din 0 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int dout 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 14(_array -1((_dto i 23 i 0)))))
		(_sig(_int reg 1 0 14(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(1)(0))(_dssslsensitivity 1))))
			(line__23(_arch 1 0 23(_assignment(_alias((dout)(reg)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000051 55 1016          1676483879115 behavioral
(_unit VHDL(register_4bit 0 30(behavioral 0 38))
	(_version vef)
	(_time 1676483879116 2023.02.15 19:57:59)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code 6a3b3b6a3e3d397c626b79313f6c6f6d686f3c696e)
	(_ent
		(_time 1676465581000)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int din 0 0 32(_ent(_in))))
		(_port(_int clk -1 0 33(_ent(_in)(_event))))
		(_port(_int dout 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int reg 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(3))(_sens(1)(0))(_dssslsensitivity 1))))
			(line__47(_arch 1 0 47(_assignment(_alias((dout)(reg)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000051 55 1094          1676483879125 behavioral
(_unit VHDL(register_24bit_tb 0 29(behavioral 0 57))
	(_version vef)
	(_time 1676483879126 2023.02.15 19:57:59)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code 79282878752e2a6f72786a222c7f7c7e7b7c2f7a7b)
	(_ent
		(_time 1675977050383)
	)
	(_inst dut 0 63(_ent . register_24bit)
		(_port
			((din)(din))
			((clk)(clk))
			((dout)(dout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 58(_array -1((_dto i 23 i 0)))))
		(_sig(_int din 0 0 58(_arch(_uni((_others(i 2)))))))
		(_sig(_int clk -1 0 59(_arch(_uni((i 2))))))
		(_sig(_int dout 0 0 60(_arch(_uni))))
		(_prcs
			(clk_gen(_arch 0 0 70(_prcs(_wait_for)(_trgt(1)))))
			(stimulus(_arch 1 0 78(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686274 50463235 33751554 33686274)
		(50529027 50529027 50529027 50529027 50529027 50529027)
		(33751555 33751555 33751555 33751555 33751555 33751555)
	)
	(_model . behavioral 2 -1)
)
I 000047 55 7511          1676483879162 static
(_unit VHDL(contunit 0 5(static 0 18))
	(_version vef)
	(_time 1676483879163 2023.02.15 19:57:59)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 99c9c996c6ce988e9a988cc39d9f909e9d9f9a9fcf)
	(_ent
		(_time 1676464365294)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int state 0 0 7(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int cond 2 0 9(_ent(_in))))
		(_port(_int sf -1 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in))))
		(_port(_int nextstate 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int flags 3 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 19(_array -1((_dto i 19 i 0)))))
		(_type(_int arr1 0 19(_array 4((_to i 0 i 14)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int arr2 0 20(_array 6((_to i 0 i 14)))))
		(_type(_int arr3 0 21(_array 7((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 22(_array -1((_dto i 4 i 0)))))
		(_type(_int arr4 0 22(_array 9((_to i 0 i 14)))))
		(_sig(_int flagArr 5 0 23(_arch(_uni(((_string \"1001XX1XX00100000010"\))((_string \"0X00XX0XX000100000X0"\))((_string \"0X00XX0XX0100XXX0XX0"\))((_string \"0X00100001XXXXXX0XX0"\))((_string \"1X00XX0XX0XXXXXX0X00"\))((_string \"0101XX0XX0XXXXXX0XX0"\))((_string \"0X00000001XXXXXX0XX0"\))((_string \"0X00XX0XX0101XXX0XX0"\))((_string \"0X00100011XXXXXX0XX0"\))((_string \"0X00000011XXXXXX0XX0"\))((_string \"0110XX0XX0XXXXXX0XX0"\))((_string \"0X00XX0XX11001000111"\))((_string \"0X00110101XXXXXX0XX0"\))((_string \"0X00100111XXXXXX0XX0"\))((_string \"1X00XX0XX0XXXXXX0X10"\)))))))
		(_sig(_int nextS 8 0 41(_arch(_uni((((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0101"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0110"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0100"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1000"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1000"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1001"\))((_string \"XXXX"\))((_string \"0101"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1010"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"1011"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"1110"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\)))(((_string \"0001"\))((_string \"1101"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1110"\))((_string \"0000"\)))(((_string \"0001"\))((_string \"1100"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1000"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 63(_array -1((_dto i 3 i 0)))))
		(_var(_int nstate 11 0 63(_prcs 0)))
		(_prcs
			(line__62(_arch 0 0 62(_prcs(_simple)(_trgt(6)(7(d_6_2))(7))(_sens(5))(_mon)(_read(8)(9)(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50529026)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33751554 3)
		(50528771 3)
		(50463235 3)
		(770)
		(515)
		(771)
	)
	(_model . static 1 -1)
)
I 000043 55 2708          1676483879174 tb
(_unit VHDL(tb_contunit 0 105(tb 0 128))
	(_version vef)
	(_time 1676483879175 2023.02.15 19:57:59)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code a8f9ffffa2fcaabeaefdeef2acafacafadaefdaea1)
	(_ent
		(_time 1676415418148)
	)
	(_comp
		(ContUnit
			(_object
				(_port(_int state 4 0 142(_ent (_in))))
				(_port(_int opcode 5 0 143(_ent (_in))))
				(_port(_int cond 6 0 144(_ent (_in))))
				(_port(_int sf -1 0 145(_ent (_in))))
				(_port(_int zero -1 0 146(_ent (_in))))
				(_port(_int clk -1 0 147(_ent (_in))))
				(_port(_int nextstate 4 0 148(_ent (_out))))
				(_port(_int flags 7 0 149(_ent (_out))))
			)
		)
	)
	(_inst uut 0 154(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zero))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(flags))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 129(_array -1((_dto i 3 i 0)))))
		(_sig(_int state 0 0 129(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 130(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 1 0 130(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 131(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 2 0 131(_arch(_uni((_others(i 2)))))))
		(_sig(_int sf -1 0 132(_arch(_uni((i 2))))))
		(_sig(_int zero -1 0 133(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 134(_arch(_uni((i 2))))))
		(_sig(_int nextstate 0 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 136(_array -1((_dto i 19 i 0)))))
		(_sig(_int flags 3 0 136(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 138(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 142(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 143(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 144(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~138 0 149(_array -1((_dto i 19 i 0)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 166(_prcs(_wait_for)(_trgt(5)))))
			(stimulus(_arch 1 0 177(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 2)
		(514)
		(33751554)
		(50463234 3)
		(770)
		(50529026)
		(50528770 2)
		(515)
		(33686019)
		(50463234)
		(33751554 3)
		(771)
		(33686275)
		(50463490 3)
		(50529026 3)
	)
	(_model . tb 3 -1)
)
I 000049 55 14863         1676483879211 DataPath
(_unit VHDL(datapath 0 27(datapath 0 35))
	(_version vef)
	(_time 1676483879212 2023.02.15 19:57:59)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code c8989f9dc19e98dec9cec19bd9939dcec0cecccec9cfcc)
	(_ent
		(_time 1676478317263)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 91(_ent (_in))))
				(_port(_int in0 14 0 92(_ent (_in))))
				(_port(_int in1 14 0 93(_ent (_in))))
				(_port(_int out1 14 0 94(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 142(_ent (_in))))
				(_port(_int clk -1 0 143(_ent (_in))))
				(_port(_int dout 23 0 144(_ent (_out))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 68(_ent (_in))))
				(_port(_int instw -1 0 69(_ent (_in))))
				(_port(_int cond 9 0 70(_ent (_out))))
				(_port(_int op 10 0 71(_ent (_out))))
				(_port(_int sf -1 0 72(_ent (_out))))
				(_port(_int rd 11 0 73(_ent (_out))))
				(_port(_int rs 11 0 74(_ent (_out))))
				(_port(_int rt 11 0 75(_ent (_out))))
				(_port(_int imm 12 0 76(_ent (_out))))
			)
		)
		(clock_generator
			(_object
				(_port(_int clk_out -1 0 51(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 118(_ent (_in))))
				(_port(_int in0 20 0 119(_ent (_in))))
				(_port(_int in1 20 0 120(_ent (_in))))
				(_port(_int in2 20 0 121(_ent (_in))))
				(_port(_int in3 20 0 122(_ent (_in))))
				(_port(_int out1 20 0 123(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 149(_ent (_in))))
				(_port(_int read_reg1 24 0 150(_ent (_in))))
				(_port(_int read_reg2 24 0 151(_ent (_in))))
				(_port(_int write_reg 24 0 152(_ent (_in))))
				(_port(_int write_data 25 0 153(_ent (_in))))
				(_port(_int read_data1 25 0 154(_ent (_out))))
				(_port(_int read_data2 25 0 155(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 99(_ent (_in))))
				(_port(_int in0 16 0 100(_ent (_in))))
				(_port(_int in1 16 0 101(_ent (_in))))
				(_port(_int in2 16 0 102(_ent (_in))))
				(_port(_int out1 16 0 103(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 41(_ent (_in))))
				(_port(_int B 2 0 42(_ent (_in))))
				(_port(_int ctrl 3 0 43(_ent (_in))))
				(_port(_int sign -1 0 44(_ent (_in))))
				(_port(_int zero -1 0 45(_ent (_out))))
				(_port(_int result 2 0 46(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 135(_ent (_in))))
				(_port(_int clk -1 0 136(_ent (_in))))
				(_port(_int dout 22 0 137(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 56(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 57(_ent (_in))))
				(_port(_int cond 6 0 58(_ent (_in))))
				(_port(_int sf -1 0 59(_ent (_in))))
				(_port(_int zero -1 0 60(_ent (_in))))
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int nextstate 4 0 62(_ent (_out))))
				(_port(_int flags 7 0 63(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 108(_ent (_in))))
				(_port(_int in0 18 0 109(_ent (_in))))
				(_port(_int in1 18 0 110(_ent (_in))))
				(_port(_int in2 18 0 111(_ent (_in))))
				(_port(_int in3 18 0 112(_ent (_in))))
				(_port(_int out1 18 0 113(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 81(_ent (_in))))
				(_port(_int address 13 0 82(_ent (_in))))
				(_port(_int wflag -1 0 83(_ent (_in))))
				(_port(_int dataIn 13 0 84(_ent (_in))))
				(_port(_int rflag -1 0 85(_ent (_in))))
				(_port(_int dataOut 13 0 86(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int enable -1 0 128(_ent (_in))))
				(_port(_int pc_in 21 0 129(_ent (_in))))
				(_port(_int pc_out 21 0 130(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 160(_ent (_in))))
				(_port(_int out1 27 0 161(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 166(_ent (_in))))
				(_port(_int out1 29 0 167(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 172(_ent (_in))))
				(_port(_int wflag -1 0 173(_ent (_in))))
				(_port(_int dout -1 0 174(_ent (_out))))
			)
		)
	)
	(_inst U10 0 223(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(pcbus))
			((in1)(aluout))
			((out1)(adress))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 231(_comp register_4bit)
		(_port
			((din)(nextstate))
			((clk)(clk))
			((dout)(state))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 240(_comp inst_decode)
		(_port
			((inst)(BUS1473))
			((instw)(control(13)))
			((cond)(cond))
			((op)(opcode))
			((sf)(sf))
			((rd)(BUS4584))
			((rs)(rs))
			((rt)(rt))
			((imm)(BUS4565))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U15 0 255(_comp clock_generator)
		(_port
			((clk_out)(clk))
		)
		(_use(_ent . clock_generator)
		)
	)
	(_inst U16 0 260(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(BUS4584))
			((in1)(rt))
			((in2)(n1))
			((in3)(n7))
			((out1)(regw))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 271(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(rs))
			((read_reg2)(rt))
			((write_reg)(regw))
			((write_data)(regwriteback))
			((read_data1)(BUS3388))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 282(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(pcbus))
			((in1)(a))
			((out1)(BUS803))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 290(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(b))
			((in1)(signextimm))
			((in2)(Input3))
			((out1)(BUS822))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 300(_comp alu)
		(_port
			((A)(BUS803))
			((B)(BUS822))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(zeroflag))
			((result)(BUS1212))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 312(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(a))
			((in1)(aluout))
			((out1)(pcsrc))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 320(_comp register_24bit)
		(_port
			((din)(BUS1212))
			((clk)(clk))
			((dout)(aluout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 327(_comp register_24bit)
		(_port
			((din)(BUS3388))
			((clk)(clk))
			((dout)(a))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 334(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(clk))
			((dout)(b))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 341(_comp register_24bit)
		(_port
			((din)(BUS1473))
			((clk)(clk))
			((dout)(memoryout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 348(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zeroreg))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 360(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(memoryout))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(aluout))
			((in3)(luiimm))
			((out1)(regwriteback))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 394(_comp memory)
		(_port
			((clk)(clk))
			((address)(adress))
			((wflag)(control(17)))
			((dataIn)(aluout))
			((rflag)(control(16)))
			((dataOut)(BUS1473))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 404(_comp pc)
		(_port
			((enable)(NET2709))
			((pc_in)(pcsrc))
			((pc_out)(pcbus))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 411(_comp rotate)
		(_port
			((in1)(BUS4565))
			((out1)(luiimm))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 417(_comp sign_extender)
		(_port
			((in1)(BUS4565))
			((out1)(signextimm))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 423(_comp status_register_8bit)
		(_port
			((din)(zeroflag))
			((wflag)(control(3)))
			((dout)(zeroreg))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 41(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 63(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 68(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 73(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 76(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 82(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 92(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 100(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 109(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 118(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 119(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 129(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 135(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 142(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 150(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 153(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 160(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 161(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 166(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 167(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 179(_arch((i 4)))))
		(_sig(_int beq -1 0 183(_int(_uni))))
		(_sig(_int clk -1 0 184(_arch(_uni))))
		(_sig(_int NET2709 -1 0 185(_arch(_uni))))
		(_sig(_int sf -1 0 186(_arch(_uni))))
		(_sig(_int zeroflag -1 0 187(_arch(_uni))))
		(_sig(_int zeroreg -1 0 188(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 189(_array -1((_dto i 23 i 0)))))
		(_sig(_int a 30 0 189(_arch(_uni))))
		(_sig(_int adress 30 0 190(_arch(_uni))))
		(_sig(_int aluout 30 0 191(_arch(_uni))))
		(_sig(_int b 30 0 192(_arch(_uni))))
		(_sig(_int BUS1212 30 0 193(_arch(_uni))))
		(_sig(_int BUS1426 30 0 194(_arch(_uni))))
		(_sig(_int BUS1473 30 0 195(_arch(_uni))))
		(_sig(_int BUS3388 30 0 196(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1346 0 197(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS4565 31 0 197(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1348 0 198(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS4584 32 0 198(_arch(_uni))))
		(_sig(_int BUS803 30 0 199(_arch(_uni))))
		(_sig(_int BUS822 30 0 200(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1350 0 201(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 33 0 201(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1352 0 202(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 34 0 202(_arch(_uni))))
		(_sig(_int luiimm 30 0 203(_arch(_uni))))
		(_sig(_int memoryout 30 0 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1354 0 205(_array -1((_dto i 3 i 0)))))
		(_sig(_int nextstate 35 0 205(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1356 0 206(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 36 0 206(_arch(_uni))))
		(_sig(_int pcbus 30 0 207(_arch(_uni))))
		(_sig(_int pcsrc 30 0 208(_arch(_uni))))
		(_sig(_int regw 32 0 209(_arch(_uni))))
		(_sig(_int regwriteback 30 0 210(_arch(_uni))))
		(_sig(_int rs 32 0 211(_arch(_uni))))
		(_sig(_int rt 32 0 212(_arch(_uni))))
		(_sig(_int signextimm 30 0 213(_arch(_uni))))
		(_sig(_int state 35 0 214(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 217(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment(_trgt(5))(_sens(7)(22(19))(22(0))))))
			(line__433(_arch 1 0 433(_assignment(_trgt(35)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
I 000049 55 519           1676483879229 behavior
(_unit VHDL(clock_generator 0 4(behavior 0 10))
	(_version vef)
	(_time 1676483879230 2023.02.15 19:57:59)
	(_source(\../src/Clock.vhd\))
	(_parameters tan)
	(_code d78787858380d5c1d5d5958ed0d1d0d1d2d182d1d2)
	(_ent
		(_time 1676477645293)
	)
	(_object
		(_port(_int clk_out -1 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 1 -1)
)
V 000049 55 14863         1676483879315 DataPath
(_unit VHDL(datapath 0 27(datapath 0 35))
	(_version vef)
	(_time 1676483879316 2023.02.15 19:57:59)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code 356565303163652334333c66246e60333d333133343231)
	(_ent
		(_time 1676478317263)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 91(_ent (_in))))
				(_port(_int in0 14 0 92(_ent (_in))))
				(_port(_int in1 14 0 93(_ent (_in))))
				(_port(_int out1 14 0 94(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 142(_ent (_in))))
				(_port(_int clk -1 0 143(_ent (_in))))
				(_port(_int dout 23 0 144(_ent (_out))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 68(_ent (_in))))
				(_port(_int instw -1 0 69(_ent (_in))))
				(_port(_int cond 9 0 70(_ent (_out))))
				(_port(_int op 10 0 71(_ent (_out))))
				(_port(_int sf -1 0 72(_ent (_out))))
				(_port(_int rd 11 0 73(_ent (_out))))
				(_port(_int rs 11 0 74(_ent (_out))))
				(_port(_int rt 11 0 75(_ent (_out))))
				(_port(_int imm 12 0 76(_ent (_out))))
			)
		)
		(clock_generator
			(_object
				(_port(_int clk_out -1 0 51(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 118(_ent (_in))))
				(_port(_int in0 20 0 119(_ent (_in))))
				(_port(_int in1 20 0 120(_ent (_in))))
				(_port(_int in2 20 0 121(_ent (_in))))
				(_port(_int in3 20 0 122(_ent (_in))))
				(_port(_int out1 20 0 123(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 149(_ent (_in))))
				(_port(_int read_reg1 24 0 150(_ent (_in))))
				(_port(_int read_reg2 24 0 151(_ent (_in))))
				(_port(_int write_reg 24 0 152(_ent (_in))))
				(_port(_int write_data 25 0 153(_ent (_in))))
				(_port(_int read_data1 25 0 154(_ent (_out))))
				(_port(_int read_data2 25 0 155(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 99(_ent (_in))))
				(_port(_int in0 16 0 100(_ent (_in))))
				(_port(_int in1 16 0 101(_ent (_in))))
				(_port(_int in2 16 0 102(_ent (_in))))
				(_port(_int out1 16 0 103(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 41(_ent (_in))))
				(_port(_int B 2 0 42(_ent (_in))))
				(_port(_int ctrl 3 0 43(_ent (_in))))
				(_port(_int sign -1 0 44(_ent (_in))))
				(_port(_int zero -1 0 45(_ent (_out))))
				(_port(_int result 2 0 46(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 135(_ent (_in))))
				(_port(_int clk -1 0 136(_ent (_in))))
				(_port(_int dout 22 0 137(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 56(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 57(_ent (_in))))
				(_port(_int cond 6 0 58(_ent (_in))))
				(_port(_int sf -1 0 59(_ent (_in))))
				(_port(_int zero -1 0 60(_ent (_in))))
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int nextstate 4 0 62(_ent (_out))))
				(_port(_int flags 7 0 63(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 108(_ent (_in))))
				(_port(_int in0 18 0 109(_ent (_in))))
				(_port(_int in1 18 0 110(_ent (_in))))
				(_port(_int in2 18 0 111(_ent (_in))))
				(_port(_int in3 18 0 112(_ent (_in))))
				(_port(_int out1 18 0 113(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 81(_ent (_in))))
				(_port(_int address 13 0 82(_ent (_in))))
				(_port(_int wflag -1 0 83(_ent (_in))))
				(_port(_int dataIn 13 0 84(_ent (_in))))
				(_port(_int rflag -1 0 85(_ent (_in))))
				(_port(_int dataOut 13 0 86(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int enable -1 0 128(_ent (_in))))
				(_port(_int pc_in 21 0 129(_ent (_in))))
				(_port(_int pc_out 21 0 130(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 160(_ent (_in))))
				(_port(_int out1 27 0 161(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 166(_ent (_in))))
				(_port(_int out1 29 0 167(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 172(_ent (_in))))
				(_port(_int wflag -1 0 173(_ent (_in))))
				(_port(_int dout -1 0 174(_ent (_out))))
			)
		)
	)
	(_inst U10 0 223(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(pcbus))
			((in1)(aluout))
			((out1)(adress))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 231(_comp register_4bit)
		(_port
			((din)(nextstate))
			((clk)(clk))
			((dout)(state))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 240(_comp inst_decode)
		(_port
			((inst)(BUS1473))
			((instw)(control(13)))
			((cond)(cond))
			((op)(opcode))
			((sf)(sf))
			((rd)(BUS4584))
			((rs)(rs))
			((rt)(rt))
			((imm)(BUS4565))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U15 0 255(_comp clock_generator)
		(_port
			((clk_out)(clk))
		)
		(_use(_ent . clock_generator)
		)
	)
	(_inst U16 0 260(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(BUS4584))
			((in1)(rt))
			((in2)(n1))
			((in3)(n7))
			((out1)(regw))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 271(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(rs))
			((read_reg2)(rt))
			((write_reg)(regw))
			((write_data)(regwriteback))
			((read_data1)(BUS3388))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 282(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(pcbus))
			((in1)(a))
			((out1)(BUS803))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 290(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(b))
			((in1)(signextimm))
			((in2)(Input3))
			((out1)(BUS822))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 300(_comp alu)
		(_port
			((A)(BUS803))
			((B)(BUS822))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(zeroflag))
			((result)(BUS1212))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 312(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(a))
			((in1)(aluout))
			((out1)(pcsrc))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 320(_comp register_24bit)
		(_port
			((din)(BUS1212))
			((clk)(clk))
			((dout)(aluout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 327(_comp register_24bit)
		(_port
			((din)(BUS3388))
			((clk)(clk))
			((dout)(a))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 334(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(clk))
			((dout)(b))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 341(_comp register_24bit)
		(_port
			((din)(BUS1473))
			((clk)(clk))
			((dout)(memoryout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 348(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zeroreg))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 360(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(memoryout))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(aluout))
			((in3)(luiimm))
			((out1)(regwriteback))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 394(_comp memory)
		(_port
			((clk)(clk))
			((address)(adress))
			((wflag)(control(17)))
			((dataIn)(aluout))
			((rflag)(control(16)))
			((dataOut)(BUS1473))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 404(_comp pc)
		(_port
			((enable)(NET2709))
			((pc_in)(pcsrc))
			((pc_out)(pcbus))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 411(_comp rotate)
		(_port
			((in1)(BUS4565))
			((out1)(luiimm))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 417(_comp sign_extender)
		(_port
			((in1)(BUS4565))
			((out1)(signextimm))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 423(_comp status_register_8bit)
		(_port
			((din)(zeroflag))
			((wflag)(control(3)))
			((dout)(zeroreg))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 41(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 63(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 68(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 73(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 76(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 82(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 92(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 100(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 109(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 118(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 119(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 129(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 135(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 142(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 150(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 153(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 160(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 161(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 166(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 167(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 179(_arch((i 4)))))
		(_sig(_int beq -1 0 183(_int(_uni))))
		(_sig(_int clk -1 0 184(_arch(_uni))))
		(_sig(_int NET2709 -1 0 185(_arch(_uni))))
		(_sig(_int sf -1 0 186(_arch(_uni))))
		(_sig(_int zeroflag -1 0 187(_arch(_uni))))
		(_sig(_int zeroreg -1 0 188(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 189(_array -1((_dto i 23 i 0)))))
		(_sig(_int a 30 0 189(_arch(_uni))))
		(_sig(_int adress 30 0 190(_arch(_uni))))
		(_sig(_int aluout 30 0 191(_arch(_uni))))
		(_sig(_int b 30 0 192(_arch(_uni))))
		(_sig(_int BUS1212 30 0 193(_arch(_uni))))
		(_sig(_int BUS1426 30 0 194(_arch(_uni))))
		(_sig(_int BUS1473 30 0 195(_arch(_uni))))
		(_sig(_int BUS3388 30 0 196(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1346 0 197(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS4565 31 0 197(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1348 0 198(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS4584 32 0 198(_arch(_uni))))
		(_sig(_int BUS803 30 0 199(_arch(_uni))))
		(_sig(_int BUS822 30 0 200(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1350 0 201(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 33 0 201(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1352 0 202(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 34 0 202(_arch(_uni))))
		(_sig(_int luiimm 30 0 203(_arch(_uni))))
		(_sig(_int memoryout 30 0 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1354 0 205(_array -1((_dto i 3 i 0)))))
		(_sig(_int nextstate 35 0 205(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1356 0 206(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 36 0 206(_arch(_uni))))
		(_sig(_int pcbus 30 0 207(_arch(_uni))))
		(_sig(_int pcsrc 30 0 208(_arch(_uni))))
		(_sig(_int regw 32 0 209(_arch(_uni))))
		(_sig(_int regwriteback 30 0 210(_arch(_uni))))
		(_sig(_int rs 32 0 211(_arch(_uni))))
		(_sig(_int rt 32 0 212(_arch(_uni))))
		(_sig(_int signextimm 30 0 213(_arch(_uni))))
		(_sig(_int state 35 0 214(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 217(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment(_trgt(5))(_sens(7)(22(19))(22(0))))))
			(line__433(_arch 1 0 433(_assignment(_trgt(35)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
V 000049 55 14848         1676484552480 DataPath
(_unit VHDL(datapath 0 27(datapath 0 35))
	(_version vef)
	(_time 1676484552481 2023.02.15 20:09:12)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code b9bbbfedb1efe9afb8bfb0eaa8e2ecbfb1bfbdbfb8bebd)
	(_ent
		(_time 1676478317263)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 91(_ent (_in))))
				(_port(_int in0 14 0 92(_ent (_in))))
				(_port(_int in1 14 0 93(_ent (_in))))
				(_port(_int out1 14 0 94(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 142(_ent (_in))))
				(_port(_int clk -1 0 143(_ent (_in))))
				(_port(_int dout 23 0 144(_ent (_out))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 68(_ent (_in))))
				(_port(_int instw -1 0 69(_ent (_in))))
				(_port(_int cond 9 0 70(_ent (_out))))
				(_port(_int op 10 0 71(_ent (_out))))
				(_port(_int sf -1 0 72(_ent (_out))))
				(_port(_int rd 11 0 73(_ent (_out))))
				(_port(_int rs 11 0 74(_ent (_out))))
				(_port(_int rt 11 0 75(_ent (_out))))
				(_port(_int imm 12 0 76(_ent (_out))))
			)
		)
		(clock_generator
			(_object
				(_port(_int clk_out -1 0 51(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 118(_ent (_in))))
				(_port(_int in0 20 0 119(_ent (_in))))
				(_port(_int in1 20 0 120(_ent (_in))))
				(_port(_int in2 20 0 121(_ent (_in))))
				(_port(_int in3 20 0 122(_ent (_in))))
				(_port(_int out1 20 0 123(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 149(_ent (_in))))
				(_port(_int read_reg1 24 0 150(_ent (_in))))
				(_port(_int read_reg2 24 0 151(_ent (_in))))
				(_port(_int write_reg 24 0 152(_ent (_in))))
				(_port(_int write_data 25 0 153(_ent (_in))))
				(_port(_int read_data1 25 0 154(_ent (_out))))
				(_port(_int read_data2 25 0 155(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 99(_ent (_in))))
				(_port(_int in0 16 0 100(_ent (_in))))
				(_port(_int in1 16 0 101(_ent (_in))))
				(_port(_int in2 16 0 102(_ent (_in))))
				(_port(_int out1 16 0 103(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 41(_ent (_in))))
				(_port(_int B 2 0 42(_ent (_in))))
				(_port(_int ctrl 3 0 43(_ent (_in))))
				(_port(_int sign -1 0 44(_ent (_in))))
				(_port(_int zero -1 0 45(_ent (_out))))
				(_port(_int result 2 0 46(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 135(_ent (_in))))
				(_port(_int clk -1 0 136(_ent (_in))))
				(_port(_int dout 22 0 137(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 56(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 57(_ent (_in))))
				(_port(_int cond 6 0 58(_ent (_in))))
				(_port(_int sf -1 0 59(_ent (_in))))
				(_port(_int zero -1 0 60(_ent (_in))))
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int nextstate 4 0 62(_ent (_out))))
				(_port(_int flags 7 0 63(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 108(_ent (_in))))
				(_port(_int in0 18 0 109(_ent (_in))))
				(_port(_int in1 18 0 110(_ent (_in))))
				(_port(_int in2 18 0 111(_ent (_in))))
				(_port(_int in3 18 0 112(_ent (_in))))
				(_port(_int out1 18 0 113(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 81(_ent (_in))))
				(_port(_int address 13 0 82(_ent (_in))))
				(_port(_int wflag -1 0 83(_ent (_in))))
				(_port(_int dataIn 13 0 84(_ent (_in))))
				(_port(_int rflag -1 0 85(_ent (_in))))
				(_port(_int dataOut 13 0 86(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int enable -1 0 128(_ent (_in))))
				(_port(_int pc_in 21 0 129(_ent (_in))))
				(_port(_int pc_out 21 0 130(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 160(_ent (_in))))
				(_port(_int out1 27 0 161(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 166(_ent (_in))))
				(_port(_int out1 29 0 167(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 172(_ent (_in))))
				(_port(_int wflag -1 0 173(_ent (_in))))
				(_port(_int dout -1 0 174(_ent (_out))))
			)
		)
	)
	(_inst U10 0 223(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(pcbus))
			((in1)(aluout))
			((out1)(adress))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 231(_comp register_4bit)
		(_port
			((din)(nextstate))
			((clk)(clk))
			((dout)(state))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 240(_comp inst_decode)
		(_port
			((inst)(BUS1473))
			((instw)(control(13)))
			((cond)(cond))
			((op)(opcode))
			((sf)(sf))
			((rd)(rd))
			((rs)(rs))
			((rt)(rt))
			((imm)(BUS4565))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U15 0 255(_comp clock_generator)
		(_port
			((clk_out)(clk))
		)
		(_use(_ent . clock_generator)
		)
	)
	(_inst U16 0 260(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(rd))
			((in1)(rt))
			((in2)(n1))
			((in3)(n7))
			((out1)(regw))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 271(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(rs))
			((read_reg2)(rt))
			((write_reg)(regw))
			((write_data)(regwriteback))
			((read_data1)(BUS3388))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 282(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(pcbus))
			((in1)(a))
			((out1)(BUS803))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 290(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(b))
			((in1)(signextimm))
			((in2)(Input3))
			((out1)(BUS822))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 300(_comp alu)
		(_port
			((A)(BUS803))
			((B)(BUS822))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(zeroflag))
			((result)(BUS1212))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 312(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(a))
			((in1)(aluout))
			((out1)(pcsrc))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 320(_comp register_24bit)
		(_port
			((din)(BUS1212))
			((clk)(clk))
			((dout)(aluout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 327(_comp register_24bit)
		(_port
			((din)(BUS3388))
			((clk)(clk))
			((dout)(a))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 334(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(clk))
			((dout)(b))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 341(_comp register_24bit)
		(_port
			((din)(BUS1473))
			((clk)(clk))
			((dout)(memoryout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 348(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zeroreg))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 360(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(memoryout))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(aluout))
			((in3)(luiimm))
			((out1)(regwriteback))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 394(_comp memory)
		(_port
			((clk)(clk))
			((address)(adress))
			((wflag)(control(17)))
			((dataIn)(aluout))
			((rflag)(control(16)))
			((dataOut)(BUS1473))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 404(_comp pc)
		(_port
			((enable)(NET2709))
			((pc_in)(pcsrc))
			((pc_out)(pcbus))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 411(_comp rotate)
		(_port
			((in1)(BUS4565))
			((out1)(luiimm))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 417(_comp sign_extender)
		(_port
			((in1)(BUS4565))
			((out1)(signextimm))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 423(_comp status_register_8bit)
		(_port
			((din)(zeroflag))
			((wflag)(control(3)))
			((dout)(zeroreg))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 41(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 63(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 68(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 73(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 76(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 82(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 92(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 100(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 109(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 118(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 119(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 129(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 135(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 142(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 150(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 153(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 160(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 161(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 166(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 167(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 179(_arch((i 4)))))
		(_sig(_int beq -1 0 183(_int(_uni))))
		(_sig(_int clk -1 0 184(_arch(_uni))))
		(_sig(_int NET2709 -1 0 185(_arch(_uni))))
		(_sig(_int sf -1 0 186(_arch(_uni))))
		(_sig(_int zeroflag -1 0 187(_arch(_uni))))
		(_sig(_int zeroreg -1 0 188(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 189(_array -1((_dto i 23 i 0)))))
		(_sig(_int a 30 0 189(_arch(_uni))))
		(_sig(_int adress 30 0 190(_arch(_uni))))
		(_sig(_int aluout 30 0 191(_arch(_uni))))
		(_sig(_int b 30 0 192(_arch(_uni))))
		(_sig(_int BUS1212 30 0 193(_arch(_uni))))
		(_sig(_int BUS1426 30 0 194(_arch(_uni))))
		(_sig(_int BUS1473 30 0 195(_arch(_uni))))
		(_sig(_int BUS3388 30 0 196(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1346 0 197(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS4565 31 0 197(_arch(_uni))))
		(_sig(_int BUS803 30 0 198(_arch(_uni))))
		(_sig(_int BUS822 30 0 199(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 200(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 32 0 200(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1350 0 201(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 33 0 201(_arch(_uni))))
		(_sig(_int luiimm 30 0 202(_arch(_uni))))
		(_sig(_int memoryout 30 0 203(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1352 0 204(_array -1((_dto i 3 i 0)))))
		(_sig(_int nextstate 34 0 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 205(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 35 0 205(_arch(_uni))))
		(_sig(_int pcbus 30 0 206(_arch(_uni))))
		(_sig(_int pcsrc 30 0 207(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1356 0 208(_array -1((_dto i 2 i 0)))))
		(_sig(_int rd 36 0 208(_arch(_uni))))
		(_sig(_int regw 36 0 209(_arch(_uni))))
		(_sig(_int regwriteback 30 0 210(_arch(_uni))))
		(_sig(_int rs 36 0 211(_arch(_uni))))
		(_sig(_int rt 36 0 212(_arch(_uni))))
		(_sig(_int signextimm 30 0 213(_arch(_uni))))
		(_sig(_int state 34 0 214(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 217(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment(_trgt(5))(_sens(7)(21(19))(21(0))))))
			(line__433(_arch 1 0 433(_assignment(_trgt(35)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
I 000047 55 7511          1676484564247 static
(_unit VHDL(contunit 0 5(static 0 18))
	(_version vef)
	(_time 1676484564248 2023.02.15 20:09:24)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code bebfbdeabde9bfa9bdbdabe4bab8b7b9bab8bdb8e8)
	(_ent
		(_time 1676464365294)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int state 0 0 7(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int cond 2 0 9(_ent(_in))))
		(_port(_int sf -1 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in))))
		(_port(_int nextstate 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int flags 3 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 19(_array -1((_dto i 19 i 0)))))
		(_type(_int arr1 0 19(_array 4((_to i 0 i 14)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int arr2 0 20(_array 6((_to i 0 i 14)))))
		(_type(_int arr3 0 21(_array 7((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 22(_array -1((_dto i 4 i 0)))))
		(_type(_int arr4 0 22(_array 9((_to i 0 i 14)))))
		(_sig(_int flagArr 5 0 23(_arch(_uni(((_string \"1001XX1XX00100000010"\))((_string \"0X00XX0XX000100000X0"\))((_string \"0X00XX0XX0100XXX0XX0"\))((_string \"0X00100001XXXXXX0XX0"\))((_string \"1X00XX0XX0XXXXXX0X00"\))((_string \"0101XX0XX0XXXXXX0XX0"\))((_string \"0X00000001XXXXXX0XX0"\))((_string \"0X00XX0XX0101XXX0XX0"\))((_string \"0X00100011XXXXXX0XX0"\))((_string \"0X00000011XXXXXX0XX0"\))((_string \"0110XX0XX0XXXXXX0XX0"\))((_string \"0X00XX0XX11001000111"\))((_string \"0X00110101XXXXXX0XX0"\))((_string \"0X00100111XXXXXX0XX0"\))((_string \"1X00XX0XX0XXXXXX0X10"\)))))))
		(_sig(_int nextS 8 0 41(_arch(_uni((((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0101"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0110"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0100"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1000"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1000"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1001"\))((_string \"XXXX"\))((_string \"0101"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1010"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"1011"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"1110"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\)))(((_string \"0001"\))((_string \"1101"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1110"\))((_string \"0000"\)))(((_string \"0001"\))((_string \"1100"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1000"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 63(_array -1((_dto i 3 i 0)))))
		(_var(_int nstate 11 0 63(_prcs 0)))
		(_prcs
			(line__62(_arch 0 0 62(_prcs(_simple)(_trgt(6)(7(d_6_2))(7))(_sens(5))(_mon)(_read(8)(9)(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50529026)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33751554 3)
		(50528771 3)
		(50463235 3)
		(770)
		(515)
		(771)
	)
	(_model . static 1 -1)
)
I 000043 55 2708          1676484564268 tb
(_unit VHDL(tb_contunit 0 105(tb 0 126))
	(_version vef)
	(_time 1676484564269 2023.02.15 20:09:24)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code cececa9b999accd8c89b8894cac9cac9cbc89bc8c7)
	(_ent
		(_time 1676415418148)
	)
	(_comp
		(ContUnit
			(_object
				(_port(_int state 4 0 140(_ent (_in))))
				(_port(_int opcode 5 0 141(_ent (_in))))
				(_port(_int cond 6 0 142(_ent (_in))))
				(_port(_int sf -1 0 143(_ent (_in))))
				(_port(_int zero -1 0 144(_ent (_in))))
				(_port(_int clk -1 0 145(_ent (_in))))
				(_port(_int nextstate 4 0 146(_ent (_out))))
				(_port(_int flags 7 0 147(_ent (_out))))
			)
		)
	)
	(_inst uut 0 152(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zero))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(flags))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 127(_array -1((_dto i 3 i 0)))))
		(_sig(_int state 0 0 127(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 1 0 128(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 129(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 2 0 129(_arch(_uni((_others(i 2)))))))
		(_sig(_int sf -1 0 130(_arch(_uni((i 2))))))
		(_sig(_int zero -1 0 131(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 132(_arch(_uni((i 2))))))
		(_sig(_int nextstate 0 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 134(_array -1((_dto i 19 i 0)))))
		(_sig(_int flags 3 0 134(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 136(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 140(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 141(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 142(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~138 0 147(_array -1((_dto i 19 i 0)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 164(_prcs(_wait_for)(_trgt(5)))))
			(stimulus(_arch 1 0 175(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 2)
		(514)
		(33751554)
		(50463234 3)
		(770)
		(50529026)
		(50528770 2)
		(515)
		(33686019)
		(50463234)
		(33751554 3)
		(771)
		(33686275)
		(50463490 3)
		(50529026 3)
	)
	(_model . tb 3 -1)
)
I 000051 55 1576          1676485042424 behavioral
(_unit VHDL(memory 0 5(behavioral 0 16))
	(_version vef)
	(_time 1676485042425 2023.02.15 20:17:22)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code d88c8b8ad58fd8ce8cd6ca8380de8cdeddde8cde8e)
	(_ent
		(_time 1676469157079)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 8(_array -1((_dto i 23 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int wflag -1 0 9(_ent(_in))))
		(_port(_int dataIn 0 0 10(_ent(_in))))
		(_port(_int rflag -1 0 11(_ent(_in))))
		(_port(_int dataOut 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int memory_block 0 17(_array 1((_to i 0 i 4095)))))
		(_sig(_int mem 2 0 18(_arch(_uni((0(_string \"00010010"\))(1(_string \"10000000"\))(2(_string \"00001010"\))(3(_string \"00010000"\))(4(_string \"01001100"\))(5(_string \"00000100"\))(6(_string \"00001000"\))(7(_string \"01101000"\))(8(_string \"10000000"\))(_others(_string \"00000000"\)))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(6))(_sens(0)(1(d_11_0))(2)(3(d_7_0))(3(d_15_8))(3(d_23_16)))(_dssslsensitivity 1)(_mon))))
			(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(6)(1(d_11_0))(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1775          1676485042436 behavioral
(_unit VHDL(memory_tb 0 40(behavioral 0 52))
	(_version vef)
	(_time 1676485042437 2023.02.15 20:17:22)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code d88c8b8ad58fd8ce8ad7ca8380dd8edfdcdedade8c)
	(_ent
		(_time 1675458965046)
	)
	(_comp
		(memory
			(_object
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int address 0 0 56(_ent (_in))))
				(_port(_int wflag -1 0 57(_ent (_in))))
				(_port(_int dataIn 0 0 58(_ent (_in))))
				(_port(_int rflag -1 0 59(_ent (_in))))
				(_port(_int dataOut 0 0 60(_ent (_out))))
			)
		)
	)
	(_inst mem_inst 0 72(_comp memory)
		(_port
			((clk)(clk))
			((address)(address))
			((wflag)(wflag))
			((dataIn)(dataIn))
			((rflag)(rflag))
			((dataOut)(dataOut))
		)
		(_use(_ent . memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 56(_array -1((_dto i 23 i 0)))))
		(_sig(_int clk -1 0 64(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 65(_array -1((_dto i 23 i 0)))))
		(_sig(_int address 1 0 65(_arch(_uni((_others(i 2)))))))
		(_sig(_int wflag -1 0 66(_arch(_uni((i 2))))))
		(_sig(_int dataIn 1 0 67(_arch(_uni((_others(i 2)))))))
		(_sig(_int rflag -1 0 68(_arch(_uni((i 2))))))
		(_sig(_int dataOut 1 0 69(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 82(_prcs(_wait_for)(_trgt(0)))))
			(test_process(_arch 1 0 90(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33751555 33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . behavioral 2 -1)
)
I 000047 55 7511          1676485844935 static
(_unit VHDL(contunit 0 5(static 0 18))
	(_version vef)
	(_time 1676485844936 2023.02.15 20:30:44)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 9ccc999399cb9d8b9f9f89c6989a959b989a9f9aca)
	(_ent
		(_time 1676464365294)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int state 0 0 7(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int cond 2 0 9(_ent(_in))))
		(_port(_int sf -1 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in))))
		(_port(_int nextstate 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int flags 3 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 19(_array -1((_dto i 19 i 0)))))
		(_type(_int arr1 0 19(_array 4((_to i 0 i 14)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int arr2 0 20(_array 6((_to i 0 i 14)))))
		(_type(_int arr3 0 21(_array 7((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 22(_array -1((_dto i 4 i 0)))))
		(_type(_int arr4 0 22(_array 9((_to i 0 i 14)))))
		(_sig(_int flagArr 5 0 23(_arch(_uni(((_string \"10010010000100000010"\))((_string \"00000000000010000000"\))((_string \"00000000001000000000"\))((_string \"00001000010000000000"\))((_string \"10000000000000000000"\))((_string \"01010000000000000000"\))((_string \"00000000010000000000"\))((_string \"00000000001010000000"\))((_string \"00001000110000000000"\))((_string \"00000000110000000000"\))((_string \"01100000000000000000"\))((_string \"00000000011001000111"\))((_string \"00001101010000000000"\))((_string \"00001001110000000000"\))((_string \"10000000000000000010"\)))))))
		(_sig(_int nextS 8 0 41(_arch(_uni((((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0101"\))((_string \"0000"\))((_string \"0000"\))((_string \"0110"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\)))(((_string \"0001"\))((_string \"0100"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"1000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"1000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"1001"\))((_string \"0000"\))((_string \"0101"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"1010"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\)))(((_string \"0001"\))((_string \"1011"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\)))(((_string \"0001"\))((_string \"1110"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\)))(((_string \"0001"\))((_string \"1101"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"1110"\))((_string \"0000"\)))(((_string \"0001"\))((_string \"1100"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"1000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))((_string \"0000"\))))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 63(_array -1((_dto i 3 i 0)))))
		(_var(_int nstate 11 0 63(_prcs 0)))
		(_prcs
			(line__62(_arch 0 0 62(_prcs(_simple)(_trgt(6)(7(d_6_2))(7))(_sens(5))(_mon)(_read(8)(9)(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50529026)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33751554 3)
		(50528771 3)
		(50463235 3)
		(770)
		(515)
		(771)
	)
	(_model . static 1 -1)
)
I 000043 55 2708          1676485844945 tb
(_unit VHDL(tb_contunit 0 105(tb 0 126))
	(_version vef)
	(_time 1676485844946 2023.02.15 20:30:44)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code abfaa9fcfbffa9bdadfeedf1afacafacaeadfeada2)
	(_ent
		(_time 1676415418148)
	)
	(_comp
		(ContUnit
			(_object
				(_port(_int state 4 0 140(_ent (_in))))
				(_port(_int opcode 5 0 141(_ent (_in))))
				(_port(_int cond 6 0 142(_ent (_in))))
				(_port(_int sf -1 0 143(_ent (_in))))
				(_port(_int zero -1 0 144(_ent (_in))))
				(_port(_int clk -1 0 145(_ent (_in))))
				(_port(_int nextstate 4 0 146(_ent (_out))))
				(_port(_int flags 7 0 147(_ent (_out))))
			)
		)
	)
	(_inst uut 0 152(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zero))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(flags))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 127(_array -1((_dto i 3 i 0)))))
		(_sig(_int state 0 0 127(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 1 0 128(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 129(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 2 0 129(_arch(_uni((_others(i 2)))))))
		(_sig(_int sf -1 0 130(_arch(_uni((i 2))))))
		(_sig(_int zero -1 0 131(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 132(_arch(_uni((i 2))))))
		(_sig(_int nextstate 0 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 134(_array -1((_dto i 19 i 0)))))
		(_sig(_int flags 3 0 134(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 136(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 140(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 141(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 142(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~138 0 147(_array -1((_dto i 19 i 0)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 164(_prcs(_wait_for)(_trgt(5)))))
			(stimulus(_arch 1 0 175(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 2)
		(514)
		(33751554)
		(50463234 3)
		(770)
		(50529026)
		(50528770 2)
		(515)
		(33686019)
		(50463234)
		(33751554 3)
		(771)
		(33686275)
		(50463490 3)
		(50529026 3)
	)
	(_model . tb 3 -1)
)
V 000049 55 14848         1676485854253 DataPath
(_unit VHDL(datapath 0 27(datapath 0 35))
	(_version vef)
	(_time 1676485854254 2023.02.15 20:30:54)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code 0c0b5a0a5e5a5c1a0d0a055f1d57590a040a080a0d0b08)
	(_ent
		(_time 1676478317263)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 91(_ent (_in))))
				(_port(_int in0 14 0 92(_ent (_in))))
				(_port(_int in1 14 0 93(_ent (_in))))
				(_port(_int out1 14 0 94(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 142(_ent (_in))))
				(_port(_int clk -1 0 143(_ent (_in))))
				(_port(_int dout 23 0 144(_ent (_out))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 68(_ent (_in))))
				(_port(_int instw -1 0 69(_ent (_in))))
				(_port(_int cond 9 0 70(_ent (_out))))
				(_port(_int op 10 0 71(_ent (_out))))
				(_port(_int sf -1 0 72(_ent (_out))))
				(_port(_int rd 11 0 73(_ent (_out))))
				(_port(_int rs 11 0 74(_ent (_out))))
				(_port(_int rt 11 0 75(_ent (_out))))
				(_port(_int imm 12 0 76(_ent (_out))))
			)
		)
		(clock_generator
			(_object
				(_port(_int clk_out -1 0 51(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 118(_ent (_in))))
				(_port(_int in0 20 0 119(_ent (_in))))
				(_port(_int in1 20 0 120(_ent (_in))))
				(_port(_int in2 20 0 121(_ent (_in))))
				(_port(_int in3 20 0 122(_ent (_in))))
				(_port(_int out1 20 0 123(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 149(_ent (_in))))
				(_port(_int read_reg1 24 0 150(_ent (_in))))
				(_port(_int read_reg2 24 0 151(_ent (_in))))
				(_port(_int write_reg 24 0 152(_ent (_in))))
				(_port(_int write_data 25 0 153(_ent (_in))))
				(_port(_int read_data1 25 0 154(_ent (_out))))
				(_port(_int read_data2 25 0 155(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 99(_ent (_in))))
				(_port(_int in0 16 0 100(_ent (_in))))
				(_port(_int in1 16 0 101(_ent (_in))))
				(_port(_int in2 16 0 102(_ent (_in))))
				(_port(_int out1 16 0 103(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 41(_ent (_in))))
				(_port(_int B 2 0 42(_ent (_in))))
				(_port(_int ctrl 3 0 43(_ent (_in))))
				(_port(_int sign -1 0 44(_ent (_in))))
				(_port(_int zero -1 0 45(_ent (_out))))
				(_port(_int result 2 0 46(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 135(_ent (_in))))
				(_port(_int clk -1 0 136(_ent (_in))))
				(_port(_int dout 22 0 137(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 56(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 57(_ent (_in))))
				(_port(_int cond 6 0 58(_ent (_in))))
				(_port(_int sf -1 0 59(_ent (_in))))
				(_port(_int zero -1 0 60(_ent (_in))))
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int nextstate 4 0 62(_ent (_out))))
				(_port(_int flags 7 0 63(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 108(_ent (_in))))
				(_port(_int in0 18 0 109(_ent (_in))))
				(_port(_int in1 18 0 110(_ent (_in))))
				(_port(_int in2 18 0 111(_ent (_in))))
				(_port(_int in3 18 0 112(_ent (_in))))
				(_port(_int out1 18 0 113(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 81(_ent (_in))))
				(_port(_int address 13 0 82(_ent (_in))))
				(_port(_int wflag -1 0 83(_ent (_in))))
				(_port(_int dataIn 13 0 84(_ent (_in))))
				(_port(_int rflag -1 0 85(_ent (_in))))
				(_port(_int dataOut 13 0 86(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int enable -1 0 128(_ent (_in))))
				(_port(_int pc_in 21 0 129(_ent (_in))))
				(_port(_int pc_out 21 0 130(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 160(_ent (_in))))
				(_port(_int out1 27 0 161(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 166(_ent (_in))))
				(_port(_int out1 29 0 167(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 172(_ent (_in))))
				(_port(_int wflag -1 0 173(_ent (_in))))
				(_port(_int dout -1 0 174(_ent (_out))))
			)
		)
	)
	(_inst U10 0 223(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(pcbus))
			((in1)(aluout))
			((out1)(adress))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 231(_comp register_4bit)
		(_port
			((din)(nextstate))
			((clk)(clk))
			((dout)(state))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 240(_comp inst_decode)
		(_port
			((inst)(BUS1473))
			((instw)(control(13)))
			((cond)(cond))
			((op)(opcode))
			((sf)(sf))
			((rd)(rd))
			((rs)(rs))
			((rt)(rt))
			((imm)(BUS4565))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U15 0 255(_comp clock_generator)
		(_port
			((clk_out)(clk))
		)
		(_use(_ent . clock_generator)
		)
	)
	(_inst U16 0 260(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(rd))
			((in1)(rt))
			((in2)(n1))
			((in3)(n7))
			((out1)(regw))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 271(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(rs))
			((read_reg2)(rt))
			((write_reg)(regw))
			((write_data)(regwriteback))
			((read_data1)(BUS3388))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 282(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(pcbus))
			((in1)(a))
			((out1)(BUS803))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 290(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(b))
			((in1)(signextimm))
			((in2)(Input3))
			((out1)(BUS822))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 300(_comp alu)
		(_port
			((A)(BUS803))
			((B)(BUS822))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(zeroflag))
			((result)(BUS1212))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 312(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(a))
			((in1)(aluout))
			((out1)(pcsrc))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 320(_comp register_24bit)
		(_port
			((din)(BUS1212))
			((clk)(clk))
			((dout)(aluout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 327(_comp register_24bit)
		(_port
			((din)(BUS3388))
			((clk)(clk))
			((dout)(a))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 334(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(clk))
			((dout)(b))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 341(_comp register_24bit)
		(_port
			((din)(BUS1473))
			((clk)(clk))
			((dout)(memoryout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 348(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zeroreg))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 360(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(memoryout))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(aluout))
			((in3)(luiimm))
			((out1)(regwriteback))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 394(_comp memory)
		(_port
			((clk)(clk))
			((address)(adress))
			((wflag)(control(17)))
			((dataIn)(aluout))
			((rflag)(control(16)))
			((dataOut)(BUS1473))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 404(_comp pc)
		(_port
			((enable)(NET2709))
			((pc_in)(pcsrc))
			((pc_out)(pcbus))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 411(_comp rotate)
		(_port
			((in1)(BUS4565))
			((out1)(luiimm))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 417(_comp sign_extender)
		(_port
			((in1)(BUS4565))
			((out1)(signextimm))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 423(_comp status_register_8bit)
		(_port
			((din)(zeroflag))
			((wflag)(control(3)))
			((dout)(zeroreg))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 41(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 63(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 68(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 73(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 76(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 82(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 92(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 100(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 109(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 118(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 119(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 129(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 135(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 142(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 150(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 153(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 160(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 161(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 166(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 167(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 179(_arch((i 4)))))
		(_sig(_int beq -1 0 183(_int(_uni))))
		(_sig(_int clk -1 0 184(_arch(_uni))))
		(_sig(_int NET2709 -1 0 185(_arch(_uni))))
		(_sig(_int sf -1 0 186(_arch(_uni))))
		(_sig(_int zeroflag -1 0 187(_arch(_uni))))
		(_sig(_int zeroreg -1 0 188(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 189(_array -1((_dto i 23 i 0)))))
		(_sig(_int a 30 0 189(_arch(_uni))))
		(_sig(_int adress 30 0 190(_arch(_uni))))
		(_sig(_int aluout 30 0 191(_arch(_uni))))
		(_sig(_int b 30 0 192(_arch(_uni))))
		(_sig(_int BUS1212 30 0 193(_arch(_uni))))
		(_sig(_int BUS1426 30 0 194(_arch(_uni))))
		(_sig(_int BUS1473 30 0 195(_arch(_uni))))
		(_sig(_int BUS3388 30 0 196(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1346 0 197(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS4565 31 0 197(_arch(_uni))))
		(_sig(_int BUS803 30 0 198(_arch(_uni))))
		(_sig(_int BUS822 30 0 199(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 200(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 32 0 200(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1350 0 201(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 33 0 201(_arch(_uni))))
		(_sig(_int luiimm 30 0 202(_arch(_uni))))
		(_sig(_int memoryout 30 0 203(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1352 0 204(_array -1((_dto i 3 i 0)))))
		(_sig(_int nextstate 34 0 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 205(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 35 0 205(_arch(_uni))))
		(_sig(_int pcbus 30 0 206(_arch(_uni))))
		(_sig(_int pcsrc 30 0 207(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1356 0 208(_array -1((_dto i 2 i 0)))))
		(_sig(_int rd 36 0 208(_arch(_uni))))
		(_sig(_int regw 36 0 209(_arch(_uni))))
		(_sig(_int regwriteback 30 0 210(_arch(_uni))))
		(_sig(_int rs 36 0 211(_arch(_uni))))
		(_sig(_int rt 36 0 212(_arch(_uni))))
		(_sig(_int signextimm 30 0 213(_arch(_uni))))
		(_sig(_int state 34 0 214(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 217(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment(_trgt(5))(_sens(7)(21(19))(21(0))))))
			(line__433(_arch 1 0 433(_assignment(_trgt(35)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
I 000047 55 7511          1676486127676 static
(_unit VHDL(contunit 0 5(static 0 18))
	(_version vef)
	(_time 1676486127677 2023.02.15 20:35:27)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 1a181e1d1d4d1b0d19180f401e1c131d1e1c191c4c)
	(_ent
		(_time 1676464365294)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int state 0 0 7(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int cond 2 0 9(_ent(_in))))
		(_port(_int sf -1 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in))))
		(_port(_int nextstate 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int flags 3 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 19(_array -1((_dto i 19 i 0)))))
		(_type(_int arr1 0 19(_array 4((_to i 0 i 14)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int arr2 0 20(_array 6((_to i 0 i 14)))))
		(_type(_int arr3 0 21(_array 7((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 22(_array -1((_dto i 4 i 0)))))
		(_type(_int arr4 0 22(_array 9((_to i 0 i 14)))))
		(_sig(_int flagArr 5 0 23(_arch(_uni(((_string \"1001XX1XX00100000010"\))((_string \"0X00XX0XX000100000X0"\))((_string \"0X00XX0XX0100XXX0XX0"\))((_string \"0X00100001XXXXXX0XX0"\))((_string \"1X00XX0XX0XXXXXX0X00"\))((_string \"0101XX0XX0XXXXXX0XX0"\))((_string \"0X00000001XXXXXX0XX0"\))((_string \"0X00XX0XX0101XXX0XX0"\))((_string \"0X00100011XXXXXX0XX0"\))((_string \"0X00000011XXXXXX0XX0"\))((_string \"0110XX0XX0XXXXXX0XX0"\))((_string \"0X00XX0XX11001000111"\))((_string \"0X00110101XXXXXX0XX0"\))((_string \"0X00100111XXXXXX0XX0"\))((_string \"1X00XX0XX0XXXXXX0X10"\)))))))
		(_sig(_int nextS 8 0 41(_arch(_uni((((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0101"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0110"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0100"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1000"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1000"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1001"\))((_string \"XXXX"\))((_string \"0101"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1010"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"1011"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"1110"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\)))(((_string \"0001"\))((_string \"1101"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1110"\))((_string \"0000"\)))(((_string \"0001"\))((_string \"1100"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1000"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 63(_array -1((_dto i 3 i 0)))))
		(_var(_int nstate 11 0 63(_prcs 0)))
		(_prcs
			(line__62(_arch 0 0 62(_prcs(_simple)(_trgt(6)(7(d_6_2))(7))(_sens(5))(_mon)(_read(8)(9)(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50529026)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33751554 3)
		(50528771 3)
		(50463235 3)
		(770)
		(515)
		(771)
	)
	(_model . static 1 -1)
)
I 000043 55 2708          1676486127685 tb
(_unit VHDL(tb_contunit 0 105(tb 0 127))
	(_version vef)
	(_time 1676486127686 2023.02.15 20:35:27)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 1a19191d494e180c1c4f5c401e1d1e1d1f1c4f1c13)
	(_ent
		(_time 1676415418148)
	)
	(_comp
		(ContUnit
			(_object
				(_port(_int state 4 0 141(_ent (_in))))
				(_port(_int opcode 5 0 142(_ent (_in))))
				(_port(_int cond 6 0 143(_ent (_in))))
				(_port(_int sf -1 0 144(_ent (_in))))
				(_port(_int zero -1 0 145(_ent (_in))))
				(_port(_int clk -1 0 146(_ent (_in))))
				(_port(_int nextstate 4 0 147(_ent (_out))))
				(_port(_int flags 7 0 148(_ent (_out))))
			)
		)
	)
	(_inst uut 0 153(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zero))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(flags))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 128(_array -1((_dto i 3 i 0)))))
		(_sig(_int state 0 0 128(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 129(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 1 0 129(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 2 0 130(_arch(_uni((_others(i 2)))))))
		(_sig(_int sf -1 0 131(_arch(_uni((i 2))))))
		(_sig(_int zero -1 0 132(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 133(_arch(_uni((i 2))))))
		(_sig(_int nextstate 0 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 135(_array -1((_dto i 19 i 0)))))
		(_sig(_int flags 3 0 135(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 137(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 141(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 142(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~138 0 148(_array -1((_dto i 19 i 0)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 165(_prcs(_wait_for)(_trgt(5)))))
			(stimulus(_arch 1 0 176(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 2)
		(514)
		(33751554)
		(50463234 3)
		(770)
		(50529026)
		(50528770 2)
		(515)
		(33686019)
		(50463234)
		(33751554 3)
		(771)
		(33686275)
		(50463490 3)
		(50529026 3)
	)
	(_model . tb 3 -1)
)
I 000049 55 947           1676486966090 behavior
(_unit VHDL(pc 0 5(behavior 0 13))
	(_version vef)
	(_time 1676486966091 2023.02.15 20:49:26)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 20262224237674362221307a722720262327202623)
	(_ent
		(_time 1676476522758)
	)
	(_object
		(_port(_int enable -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 8(_array -1((_dto i 23 i 0)))))
		(_port(_int pc_in 0 0 8(_ent(_in))))
		(_port(_int pc_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 14(_array -1((_dto i 23 i 0)))))
		(_sig(_int pc_reg 1 0 14(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1))(_dssslsensitivity 1))))
			(line__22(_arch 1 0 22(_assignment(_alias((pc_out)(pc_reg)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 2 -1)
)
I 000047 55 1382          1676486966099 simple
(_unit VHDL(pc_tb 0 33(simple 0 33))
	(_version vef)
	(_time 1676486966100 2023.02.15 20:49:26)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 2f292d2b7a7b2d38287a3d747e292c2a79282b292d)
	(_ent
		(_time 1675461836040)
	)
	(_inst uut 0 42(_ent . pc)
		(_port
			((enable)(enable))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int enable -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 37(_array -1((_dto i 23 i 0)))))
		(_sig(_int pc_in 0 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 0 0 38(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 50(_prcs(_wait_for)(_trgt(0)))))
			(test_process(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 50463235 50463234 50528771 50528770)
		(1953719636 1176514848 1701603681 100)
		(33686018 33686018 33686018 33686274 33686018 33686019)
		(1953719636 1176515104 1701603681 100)
		(33686018 33686018 50463491 50529026 50463234 50463234)
		(1953719636 1176515360 1701603681 100)
		(33686018 33686018 50528771 33751810 50463491 50528771)
		(1953719636 1176515616 1701603681 100)
	)
	(_model . simple 2 -1)
)
V 000049 55 14848         1676487001040 DataPath
(_unit VHDL(datapath 0 27(datapath 0 35))
	(_version vef)
	(_time 1676487001041 2023.02.15 20:50:01)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code a9a6fcfea1fff9bfa8afa0fab8f2fcafa1afadafa8aead)
	(_ent
		(_time 1676478317263)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 91(_ent (_in))))
				(_port(_int in0 14 0 92(_ent (_in))))
				(_port(_int in1 14 0 93(_ent (_in))))
				(_port(_int out1 14 0 94(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 142(_ent (_in))))
				(_port(_int clk -1 0 143(_ent (_in))))
				(_port(_int dout 23 0 144(_ent (_out))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 68(_ent (_in))))
				(_port(_int instw -1 0 69(_ent (_in))))
				(_port(_int cond 9 0 70(_ent (_out))))
				(_port(_int op 10 0 71(_ent (_out))))
				(_port(_int sf -1 0 72(_ent (_out))))
				(_port(_int rd 11 0 73(_ent (_out))))
				(_port(_int rs 11 0 74(_ent (_out))))
				(_port(_int rt 11 0 75(_ent (_out))))
				(_port(_int imm 12 0 76(_ent (_out))))
			)
		)
		(clock_generator
			(_object
				(_port(_int clk_out -1 0 51(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 118(_ent (_in))))
				(_port(_int in0 20 0 119(_ent (_in))))
				(_port(_int in1 20 0 120(_ent (_in))))
				(_port(_int in2 20 0 121(_ent (_in))))
				(_port(_int in3 20 0 122(_ent (_in))))
				(_port(_int out1 20 0 123(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 149(_ent (_in))))
				(_port(_int read_reg1 24 0 150(_ent (_in))))
				(_port(_int read_reg2 24 0 151(_ent (_in))))
				(_port(_int write_reg 24 0 152(_ent (_in))))
				(_port(_int write_data 25 0 153(_ent (_in))))
				(_port(_int read_data1 25 0 154(_ent (_out))))
				(_port(_int read_data2 25 0 155(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 99(_ent (_in))))
				(_port(_int in0 16 0 100(_ent (_in))))
				(_port(_int in1 16 0 101(_ent (_in))))
				(_port(_int in2 16 0 102(_ent (_in))))
				(_port(_int out1 16 0 103(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 41(_ent (_in))))
				(_port(_int B 2 0 42(_ent (_in))))
				(_port(_int ctrl 3 0 43(_ent (_in))))
				(_port(_int sign -1 0 44(_ent (_in))))
				(_port(_int zero -1 0 45(_ent (_out))))
				(_port(_int result 2 0 46(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 135(_ent (_in))))
				(_port(_int clk -1 0 136(_ent (_in))))
				(_port(_int dout 22 0 137(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 56(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 57(_ent (_in))))
				(_port(_int cond 6 0 58(_ent (_in))))
				(_port(_int sf -1 0 59(_ent (_in))))
				(_port(_int zero -1 0 60(_ent (_in))))
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int nextstate 4 0 62(_ent (_out))))
				(_port(_int flags 7 0 63(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 108(_ent (_in))))
				(_port(_int in0 18 0 109(_ent (_in))))
				(_port(_int in1 18 0 110(_ent (_in))))
				(_port(_int in2 18 0 111(_ent (_in))))
				(_port(_int in3 18 0 112(_ent (_in))))
				(_port(_int out1 18 0 113(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 81(_ent (_in))))
				(_port(_int address 13 0 82(_ent (_in))))
				(_port(_int wflag -1 0 83(_ent (_in))))
				(_port(_int dataIn 13 0 84(_ent (_in))))
				(_port(_int rflag -1 0 85(_ent (_in))))
				(_port(_int dataOut 13 0 86(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int enable -1 0 128(_ent (_in))))
				(_port(_int pc_in 21 0 129(_ent (_in))))
				(_port(_int pc_out 21 0 130(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 160(_ent (_in))))
				(_port(_int out1 27 0 161(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 166(_ent (_in))))
				(_port(_int out1 29 0 167(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 172(_ent (_in))))
				(_port(_int wflag -1 0 173(_ent (_in))))
				(_port(_int dout -1 0 174(_ent (_out))))
			)
		)
	)
	(_inst U10 0 223(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(pcbus))
			((in1)(aluout))
			((out1)(adress))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 231(_comp register_4bit)
		(_port
			((din)(nextstate))
			((clk)(clk))
			((dout)(state))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 240(_comp inst_decode)
		(_port
			((inst)(BUS1473))
			((instw)(control(13)))
			((cond)(cond))
			((op)(opcode))
			((sf)(sf))
			((rd)(rd))
			((rs)(rs))
			((rt)(rt))
			((imm)(BUS4565))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U15 0 255(_comp clock_generator)
		(_port
			((clk_out)(clk))
		)
		(_use(_ent . clock_generator)
		)
	)
	(_inst U16 0 260(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(rd))
			((in1)(rt))
			((in2)(n1))
			((in3)(n7))
			((out1)(regw))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 271(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(rs))
			((read_reg2)(rt))
			((write_reg)(regw))
			((write_data)(regwriteback))
			((read_data1)(BUS3388))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 282(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(pcbus))
			((in1)(a))
			((out1)(BUS803))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 290(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(b))
			((in1)(signextimm))
			((in2)(Input3))
			((out1)(BUS822))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 300(_comp alu)
		(_port
			((A)(BUS803))
			((B)(BUS822))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(zeroflag))
			((result)(BUS1212))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 312(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(a))
			((in1)(aluout))
			((out1)(pcsrc))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 320(_comp register_24bit)
		(_port
			((din)(BUS1212))
			((clk)(clk))
			((dout)(aluout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 327(_comp register_24bit)
		(_port
			((din)(BUS3388))
			((clk)(clk))
			((dout)(a))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 334(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(clk))
			((dout)(b))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 341(_comp register_24bit)
		(_port
			((din)(BUS1473))
			((clk)(clk))
			((dout)(memoryout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 348(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zeroreg))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 360(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(memoryout))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(aluout))
			((in3)(luiimm))
			((out1)(regwriteback))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 394(_comp memory)
		(_port
			((clk)(clk))
			((address)(adress))
			((wflag)(control(17)))
			((dataIn)(aluout))
			((rflag)(control(16)))
			((dataOut)(BUS1473))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 404(_comp pc)
		(_port
			((enable)(NET2709))
			((pc_in)(pcsrc))
			((pc_out)(pcbus))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 411(_comp rotate)
		(_port
			((in1)(BUS4565))
			((out1)(luiimm))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 417(_comp sign_extender)
		(_port
			((in1)(BUS4565))
			((out1)(signextimm))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 423(_comp status_register_8bit)
		(_port
			((din)(zeroflag))
			((wflag)(control(3)))
			((dout)(zeroreg))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 41(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 63(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 68(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 73(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 76(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 82(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 92(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 100(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 109(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 118(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 119(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 129(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 135(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 142(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 150(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 153(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 160(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 161(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 166(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 167(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 179(_arch((i 4)))))
		(_sig(_int beq -1 0 183(_int(_uni))))
		(_sig(_int clk -1 0 184(_arch(_uni))))
		(_sig(_int NET2709 -1 0 185(_arch(_uni))))
		(_sig(_int sf -1 0 186(_arch(_uni))))
		(_sig(_int zeroflag -1 0 187(_arch(_uni))))
		(_sig(_int zeroreg -1 0 188(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 189(_array -1((_dto i 23 i 0)))))
		(_sig(_int a 30 0 189(_arch(_uni))))
		(_sig(_int adress 30 0 190(_arch(_uni))))
		(_sig(_int aluout 30 0 191(_arch(_uni))))
		(_sig(_int b 30 0 192(_arch(_uni))))
		(_sig(_int BUS1212 30 0 193(_arch(_uni))))
		(_sig(_int BUS1426 30 0 194(_arch(_uni))))
		(_sig(_int BUS1473 30 0 195(_arch(_uni))))
		(_sig(_int BUS3388 30 0 196(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1346 0 197(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS4565 31 0 197(_arch(_uni))))
		(_sig(_int BUS803 30 0 198(_arch(_uni))))
		(_sig(_int BUS822 30 0 199(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 200(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 32 0 200(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1350 0 201(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 33 0 201(_arch(_uni))))
		(_sig(_int luiimm 30 0 202(_arch(_uni))))
		(_sig(_int memoryout 30 0 203(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1352 0 204(_array -1((_dto i 3 i 0)))))
		(_sig(_int nextstate 34 0 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 205(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 35 0 205(_arch(_uni))))
		(_sig(_int pcbus 30 0 206(_arch(_uni))))
		(_sig(_int pcsrc 30 0 207(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1356 0 208(_array -1((_dto i 2 i 0)))))
		(_sig(_int rd 36 0 208(_arch(_uni))))
		(_sig(_int regw 36 0 209(_arch(_uni))))
		(_sig(_int regwriteback 30 0 210(_arch(_uni))))
		(_sig(_int rs 36 0 211(_arch(_uni))))
		(_sig(_int rt 36 0 212(_arch(_uni))))
		(_sig(_int signextimm 30 0 213(_arch(_uni))))
		(_sig(_int state 34 0 214(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 217(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment(_trgt(5))(_sens(7)(21(19))(21(0))))))
			(line__433(_arch 1 0 433(_assignment(_trgt(35)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
I 000049 55 947           1676487293651 behavior
(_unit VHDL(pc 0 5(behavior 0 13))
	(_version vef)
	(_time 1676487293652 2023.02.15 20:54:53)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code aaacabfdf8fcfebca8abbaf0f8adaaaca9adaaaca9)
	(_ent
		(_time 1676476522758)
	)
	(_object
		(_port(_int enable -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 8(_array -1((_dto i 23 i 0)))))
		(_port(_int pc_in 0 0 8(_ent(_in))))
		(_port(_int pc_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 14(_array -1((_dto i 23 i 0)))))
		(_sig(_int pc_reg 1 0 14(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1))(_dssslsensitivity 1))))
			(line__22(_arch 1 0 22(_assignment(_alias((pc_out)(pc_reg)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 2 -1)
)
I 000047 55 1382          1676487293660 simple
(_unit VHDL(pc_tb 0 33(simple 0 33))
	(_version vef)
	(_time 1676487293661 2023.02.15 20:54:53)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code babcbbeee8eeb8adbdefa8e1ebbcb9bfecbdbebcb8)
	(_ent
		(_time 1675461836040)
	)
	(_inst uut 0 42(_ent . pc)
		(_port
			((enable)(enable))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int enable -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 37(_array -1((_dto i 23 i 0)))))
		(_sig(_int pc_in 0 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 0 0 38(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 50(_prcs(_wait_for)(_trgt(0)))))
			(test_process(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 50463235 50463234 50528771 50528770)
		(1953719636 1176514848 1701603681 100)
		(33686018 33686018 33686018 33686274 33686018 33686019)
		(1953719636 1176515104 1701603681 100)
		(33686018 33686018 50463491 50529026 50463234 50463234)
		(1953719636 1176515360 1701603681 100)
		(33686018 33686018 50528771 33751810 50463491 50528771)
		(1953719636 1176515616 1701603681 100)
	)
	(_model . simple 2 -1)
)
I 000049 55 954           1676487300774 behavior
(_unit VHDL(pc 0 5(behavior 0 13))
	(_version vef)
	(_time 1676487300775 2023.02.15 20:55:00)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 7f7a2b7e2a292b697d7e6f252d787f797c787f797c)
	(_ent
		(_time 1676487300772)
	)
	(_object
		(_port(_int enable -1 0 7(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 8(_array -1((_dto i 23 i 0)))))
		(_port(_int pc_in 0 0 8(_ent(_in))))
		(_port(_int pc_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 14(_array -1((_dto i 23 i 0)))))
		(_sig(_int pc_reg 1 0 14(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1))(_dssslsensitivity 1))))
			(line__22(_arch 1 0 22(_assignment(_alias((pc_out)(pc_reg)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 2 -1)
)
I 000047 55 1382          1676487300780 simple
(_unit VHDL(pc_tb 0 33(simple 0 33))
	(_version vef)
	(_time 1676487300781 2023.02.15 20:55:00)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 7f7a2b7e2a2b7d68782a6d242e797c7a29787b797d)
	(_ent
		(_time 1675461836040)
	)
	(_inst uut 0 42(_ent . pc)
		(_port
			((enable)(enable))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int enable -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 37(_array -1((_dto i 23 i 0)))))
		(_sig(_int pc_in 0 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 0 0 38(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 50(_prcs(_wait_for)(_trgt(0)))))
			(test_process(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 50463235 50463234 50528771 50528770)
		(1953719636 1176514848 1701603681 100)
		(33686018 33686018 33686018 33686274 33686018 33686019)
		(1953719636 1176515104 1701603681 100)
		(33686018 33686018 50463491 50529026 50463234 50463234)
		(1953719636 1176515360 1701603681 100)
		(33686018 33686018 50528771 33751810 50463491 50528771)
		(1953719636 1176515616 1701603681 100)
	)
	(_model . simple 2 -1)
)
I 000051 55 1429          1676487318962 behavioral
(_unit VHDL(register_file 0 4(behavioral 0 16))
	(_version vef)
	(_time 1676487318963 2023.02.15 20:55:18)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code 8b8b8d85dcdcd89d83de98d0de8d8e8c898edd8d8d)
	(_ent
		(_time 1676487318960)
	)
	(_object
		(_port(_int wflag -1 0 6(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 10(_array -1((_dto i 23 i 0)))))
		(_port(_int write_data 1 0 10(_ent(_in))))
		(_port(_int read_data1 1 0 11(_ent(_out))))
		(_port(_int read_data2 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 17(_array -1((_dto i 23 i 0)))))
		(_type(_int reg_file 0 17(_array 2((_to i 0 i 7)))))
		(_sig(_int regs 3 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(7))(_sens(0))(_mon)(_read(7)(3)(4)))))
			(line__26(_arch 1 0 26(_assignment(_trgt(5))(_sens(7)(3))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(6))(_sens(7)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000051 55 1792          1676487318975 behavioral
(_unit VHDL(register_file_tb 0 32(behavioral 0 37))
	(_version vef)
	(_time 1676487318976 2023.02.15 20:55:18)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code 9a9a9c95cecdc98c91cb89c1cf9c9f9d989fcc9c9c)
	(_ent
		(_time 1675459010512)
	)
	(_inst dut 0 43(_ent . register_file)
		(_port
			((wflag)(wflag))
			((read_reg1)(read_reg1))
			((read_reg2)(read_reg2))
			((write_reg)(write_reg))
			((write_data)(write_data))
			((read_data1)(read_data1))
			((read_data2)(read_data2))
		)
	)
	(_object
		(_sig(_int wflag -1 0 38(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 39(_array -1((_dto i 2 i 0)))))
		(_sig(_int read_reg1 0 0 39(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_reg2 0 0 39(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_reg 0 0 39(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 40(_array -1((_dto i 23 i 0)))))
		(_sig(_int write_data 1 0 40(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_data1 1 0 41(_arch(_uni))))
		(_sig(_int read_data2 1 0 41(_arch(_uni))))
		(_prcs
			(wflag_gen(_arch 0 0 53(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(test(_arch 1 0 61(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(50529027 50529027 50529027 50529027 50529027 50529027)
		(1869771333 1914714738 1600414053 1635017060 1852383281 1920102243 7627621)
		(33686018 33686018 33686018 33686018 33686018 33686018)
		(1869771333 1914714738 1600414053 1635017060 1852383282 1920102243 7627621)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 930           1676487336162 behavioral
(_unit VHDL(status_register_8bit 0 5(behavioral 0 13))
	(_version vef)
	(_time 1676487336163 2023.02.15 20:55:36)
	(_source(\../src/status_reg.vhd\))
	(_parameters tan)
	(_code beebbaebefe9eba9bbbfabe5ecbbe8b9bcb8bbb8b9)
	(_ent
		(_time 1676487336160)
	)
	(_object
		(_port(_int din -1 0 7(_ent(_in))))
		(_port(_int wflag -1 0 8(_ent(_in((i 2))))))
		(_port(_int dout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int reg 0 0 14(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3(d_7_1))))))
			(line__22(_arch 1 0 22(_assignment(_alias((dout)(reg(0))))(_simpleassign BUF)(_trgt(2))(_sens(3(0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000051 55 778           1676487336171 behavioral
(_unit VHDL(status_register_8bit_tb 0 28(behavioral 0 31))
	(_version vef)
	(_time 1676487336172 2023.02.15 20:55:36)
	(_source(\../src/status_reg.vhd\))
	(_parameters tan)
	(_code ce9bca9a9f999bd9c9cfdb959ccb98c9ccc8cbc8c9)
	(_ent
		(_time 1675976840303)
	)
	(_inst uut 0 37(_ent . status_register_8bit)
		(_port
			((din)(din))
			((wflag)(wflag))
			((dout)(dout))
		)
	)
	(_object
		(_sig(_int din -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int wflag -1 0 33(_arch(_uni((i 2))))))
		(_sig(_int dout -1 0 34(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000048 55 1588          1676487371371 decoder
(_unit VHDL(inst_decode 0 5(decoder 0 19))
	(_version vef)
	(_time 1676487371372 2023.02.15 20:56:11)
	(_source(\../src/regdecode.vhd\))
	(_parameters tan)
	(_code 41434943151716564646071b144744474247174745)
	(_ent
		(_time 1676487371369)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 7(_array -1((_dto i 23 i 0)))))
		(_port(_int inst 0 0 7(_ent(_in)(_event))))
		(_port(_int instw -1 0 8(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int cond 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int op 2 0 10(_ent(_out))))
		(_port(_int sf -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int rd 3 0 12(_ent(_out))))
		(_port(_int rs 3 0 13(_ent(_out))))
		(_port(_int rt 3 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~12 0 15(_array -1((_dto i 16 i 0)))))
		(_port(_int imm 4 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 20(_array -1((_dto i 6 i 0)))))
		(_sig(_int pos 5 0 20(_arch(_uni((_others(i 2)))))))
		(_sig(_int neg 5 0 21(_arch(_uni((_others(i 3)))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(2)(3)(4)(5)(6)(7)(8))(_sens(0)(1)(9)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50528770 2)
		(33751810 2)
		(50529026 3)
	)
	(_model . decoder 1 -1)
)
I 000043 55 1884          1676487371385 tb
(_unit VHDL(inst_decode_tb 0 68(tb 0 61))
	(_version vef)
	(_time 1676487371386 2023.02.15 20:56:11)
	(_source(\../src/regdecode.vhd\))
	(_parameters tan)
	(_code 5153595205070646575d170b045754575257075755)
	(_ent
		(_time 1675542881564)
	)
	(_inst dut 0 75(_ent . inst_decode decoder)
		(_port
			((inst)(inst))
			((instw)(instw))
			((cond)(cond))
			((op)(op))
			((sf)(sf))
			((rd)(rd))
			((rs)(rs))
			((rt)(rt))
			((imm)(imm))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 63(_array -1((_dto i 23 i 0)))))
		(_sig(_int inst 0 0 63(_arch(_uni))))
		(_sig(_int instw -1 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 65(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_int op 2 0 66(_arch(_uni))))
		(_sig(_int sf -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int rd 3 0 68(_arch(_uni))))
		(_sig(_int rs 3 0 69(_arch(_uni))))
		(_sig(_int rt 3 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 71(_array -1((_dto i 16 i 0)))))
		(_sig(_int imm 4 0 71(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_assignment(_trgt(0)))))
			(line__93(_arch 1 0 93(_assignment(_alias((instw)(_string \"1"\)))(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528771 33751554 33686275 50463235 33686018)
		(50463491 50463235 33751810 50463490 50463235 33686019)
		(50463235 33751554 50463491 50528770 33686019 33686018)
		(50463490 33751554 50463491 50463234 33686019 33686018)
		(33686018 33686018 33751554 50463235 33686019 33686018)
	)
	(_model . tb 2 -1)
)
I 000051 55 1775          1676487450298 behavioral
(_unit VHDL(memory_tb 0 40(behavioral 0 52))
	(_version vef)
	(_time 1676487450299 2023.02.15 20:57:30)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code 9b9aca94cccc9b8dc99489c0c39ecd9c9f9d999dcf)
	(_ent
		(_time 1675458965046)
	)
	(_comp
		(memory
			(_object
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int address 0 0 56(_ent (_in))))
				(_port(_int wflag -1 0 57(_ent (_in))))
				(_port(_int dataIn 0 0 58(_ent (_in))))
				(_port(_int rflag -1 0 59(_ent (_in))))
				(_port(_int dataOut 0 0 60(_ent (_out))))
			)
		)
	)
	(_inst mem_inst 0 72(_comp memory)
		(_port
			((clk)(clk))
			((address)(address))
			((wflag)(wflag))
			((dataIn)(dataIn))
			((rflag)(rflag))
			((dataOut)(dataOut))
		)
		(_use(_ent . memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 56(_array -1((_dto i 23 i 0)))))
		(_sig(_int clk -1 0 64(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 65(_array -1((_dto i 23 i 0)))))
		(_sig(_int address 1 0 65(_arch(_uni((_others(i 2)))))))
		(_sig(_int wflag -1 0 66(_arch(_uni((i 2))))))
		(_sig(_int dataIn 1 0 67(_arch(_uni((_others(i 2)))))))
		(_sig(_int rflag -1 0 68(_arch(_uni((i 2))))))
		(_sig(_int dataOut 1 0 69(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 82(_prcs(_wait_for)(_trgt(0)))))
			(test_process(_arch 1 0 90(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33751555 33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1775          1676487458343 behavioral
(_unit VHDL(memory_tb 0 40(behavioral 0 52))
	(_version vef)
	(_time 1676487458344 2023.02.15 20:57:38)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code 0906580f055e091f5b061b52510c5f0e0d0f0b0f5d)
	(_ent
		(_time 1675458965046)
	)
	(_comp
		(memory
			(_object
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int address 0 0 56(_ent (_in))))
				(_port(_int wflag -1 0 57(_ent (_in))))
				(_port(_int dataIn 0 0 58(_ent (_in))))
				(_port(_int rflag -1 0 59(_ent (_in))))
				(_port(_int dataOut 0 0 60(_ent (_out))))
			)
		)
	)
	(_inst mem_inst 0 72(_comp memory)
		(_port
			((clk)(clk))
			((address)(address))
			((wflag)(wflag))
			((dataIn)(dataIn))
			((rflag)(rflag))
			((dataOut)(dataOut))
		)
		(_use(_ent . memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 56(_array -1((_dto i 23 i 0)))))
		(_sig(_int clk -1 0 64(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 65(_array -1((_dto i 23 i 0)))))
		(_sig(_int address 1 0 65(_arch(_uni((_others(i 2)))))))
		(_sig(_int wflag -1 0 66(_arch(_uni((i 2))))))
		(_sig(_int dataIn 1 0 67(_arch(_uni((_others(i 2)))))))
		(_sig(_int rflag -1 0 68(_arch(_uni((i 2))))))
		(_sig(_int dataOut 1 0 69(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 82(_prcs(_wait_for)(_trgt(0)))))
			(test_process(_arch 1 0 90(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33751555 33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1638          1676487474588 behavioral
(_unit VHDL(memory 0 5(behavioral 0 16))
	(_version vef)
	(_time 1676487474589 2023.02.15 20:57:54)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code 7426247575237462207a662f2c7220727172207222)
	(_ent
		(_time 1676469157079)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 8(_array -1((_dto i 23 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int wflag -1 0 9(_ent(_in))))
		(_port(_int dataIn 0 0 10(_ent(_in))))
		(_port(_int rflag -1 0 11(_ent(_in))))
		(_port(_int dataOut 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int memory_block 0 17(_array 1((_to i 0 i 4095)))))
		(_sig(_int mem 2 0 18(_arch(_uni((0(_string \"00010010"\))(1(_string \"10000000"\))(2(_string \"00001010"\))(3(_string \"00010000"\))(4(_string \"01001100"\))(5(_string \"00000100"\))(6(_string \"00001000"\))(7(_string \"01101000"\))(8(_string \"10000000"\))(_others(_string \"00000000"\)))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(6))(_sens(0)(1(d_11_0))(2)(3(d_7_0))(3(d_15_8))(3(d_23_16)))(_dssslsensitivity 1)(_mon))))
			(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(6)(1(d_11_0))(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1775          1676487474604 behavioral
(_unit VHDL(memory_tb 0 40(behavioral 0 52))
	(_version vef)
	(_time 1676487474605 2023.02.15 20:57:54)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code 83d1d38d85d48395d18c91d8db86d58487858185d7)
	(_ent
		(_time 1675458965046)
	)
	(_comp
		(memory
			(_object
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int address 0 0 56(_ent (_in))))
				(_port(_int wflag -1 0 57(_ent (_in))))
				(_port(_int dataIn 0 0 58(_ent (_in))))
				(_port(_int rflag -1 0 59(_ent (_in))))
				(_port(_int dataOut 0 0 60(_ent (_out))))
			)
		)
	)
	(_inst mem_inst 0 72(_comp memory)
		(_port
			((clk)(clk))
			((address)(address))
			((wflag)(wflag))
			((dataIn)(dataIn))
			((rflag)(rflag))
			((dataOut)(dataOut))
		)
		(_use(_ent . memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 56(_array -1((_dto i 23 i 0)))))
		(_sig(_int clk -1 0 64(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 65(_array -1((_dto i 23 i 0)))))
		(_sig(_int address 1 0 65(_arch(_uni((_others(i 2)))))))
		(_sig(_int wflag -1 0 66(_arch(_uni((i 2))))))
		(_sig(_int dataIn 1 0 67(_arch(_uni((_others(i 2)))))))
		(_sig(_int rflag -1 0 68(_arch(_uni((i 2))))))
		(_sig(_int dataOut 1 0 69(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 82(_prcs(_wait_for)(_trgt(0)))))
			(test_process(_arch 1 0 90(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33751555 33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . behavioral 2 -1)
)
I 000047 55 7586          1676487531898 static
(_unit VHDL(contunit 0 5(static 0 18))
	(_version vef)
	(_time 1676487531899 2023.02.15 20:58:51)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 54005357060355435756410e50525d535052575202)
	(_ent
		(_time 1676464365294)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int state 0 0 7(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int cond 2 0 9(_ent(_in))))
		(_port(_int sf -1 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int nextstate 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int flags 3 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 19(_array -1((_dto i 19 i 0)))))
		(_type(_int arr1 0 19(_array 4((_to i 0 i 14)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int arr2 0 20(_array 6((_to i 0 i 14)))))
		(_type(_int arr3 0 21(_array 7((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 22(_array -1((_dto i 4 i 0)))))
		(_type(_int arr4 0 22(_array 9((_to i 0 i 14)))))
		(_sig(_int flagArr 5 0 23(_arch(_uni(((_string \"1001XX1XX00100000010"\))((_string \"0X00XX0XX000100000X0"\))((_string \"0X00XX0XX0100XXX0XX0"\))((_string \"0X00100001XXXXXX0XX0"\))((_string \"1X00XX0XX0XXXXXX0X00"\))((_string \"0101XX0XX0XXXXXX0XX0"\))((_string \"0X00000001XXXXXX0XX0"\))((_string \"0X00XX0XX0101XXX0XX0"\))((_string \"0X00100011XXXXXX0XX0"\))((_string \"0X00000011XXXXXX0XX0"\))((_string \"0110XX0XX0XXXXXX0XX0"\))((_string \"0X00XX0XX11001000111"\))((_string \"0X00110101XXXXXX0XX0"\))((_string \"0X00100111XXXXXX0XX0"\))((_string \"1X00XX0XX0XXXXXX0X10"\)))))))
		(_sig(_int nextS 8 0 41(_arch(_uni((((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0101"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0110"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0100"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1000"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1000"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1001"\))((_string \"XXXX"\))((_string \"0101"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1010"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"1011"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"1110"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\)))(((_string \"0001"\))((_string \"1101"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1110"\))((_string \"0000"\)))(((_string \"0001"\))((_string \"1100"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1000"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 63(_array -1((_dto i 3 i 0)))))
		(_var(_int nstate 11 0 63(_prcs 0)))
		(_prcs
			(line__62(_arch 0 0 62(_prcs(_trgt(6)(7(d_6_2))(7))(_sens(5)(8)(9)(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50529026)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33751554 3)
		(50528771 3)
		(50463235 3)
		(770)
		(515)
		(771)
	)
	(_model . static 1 -1)
)
I 000043 55 2708          1676487531917 tb
(_unit VHDL(tb_contunit 0 105(tb 0 127))
	(_version vef)
	(_time 1676487531918 2023.02.15 20:58:51)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 64316464623066726231223e60636063616231626d)
	(_ent
		(_time 1676415418148)
	)
	(_comp
		(ContUnit
			(_object
				(_port(_int state 4 0 141(_ent (_in))))
				(_port(_int opcode 5 0 142(_ent (_in))))
				(_port(_int cond 6 0 143(_ent (_in))))
				(_port(_int sf -1 0 144(_ent (_in))))
				(_port(_int zero -1 0 145(_ent (_in))))
				(_port(_int clk -1 0 146(_ent (_in))))
				(_port(_int nextstate 4 0 147(_ent (_out))))
				(_port(_int flags 7 0 148(_ent (_out))))
			)
		)
	)
	(_inst uut 0 153(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zero))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(flags))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 128(_array -1((_dto i 3 i 0)))))
		(_sig(_int state 0 0 128(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 129(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 1 0 129(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 2 0 130(_arch(_uni((_others(i 2)))))))
		(_sig(_int sf -1 0 131(_arch(_uni((i 2))))))
		(_sig(_int zero -1 0 132(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 133(_arch(_uni((i 2))))))
		(_sig(_int nextstate 0 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 135(_array -1((_dto i 19 i 0)))))
		(_sig(_int flags 3 0 135(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 137(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 141(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 142(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~138 0 148(_array -1((_dto i 19 i 0)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 165(_prcs(_wait_for)(_trgt(5)))))
			(stimulus(_arch 1 0 176(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 2)
		(514)
		(33751554)
		(50463234 3)
		(770)
		(50529026)
		(50528770 2)
		(515)
		(33686019)
		(50463234)
		(33751554 3)
		(771)
		(33686275)
		(50463490 3)
		(50529026 3)
	)
	(_model . tb 3 -1)
)
V 000049 55 14848         1676487611588 DataPath
(_unit VHDL(datapath 0 27(datapath 0 35))
	(_version vef)
	(_time 1676487611589 2023.02.15 21:00:11)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code 9ccfca93cecacc8a9d9a95cf8dc7c99a949a989a9d9b98)
	(_ent
		(_time 1676478317263)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 91(_ent (_in))))
				(_port(_int in0 14 0 92(_ent (_in))))
				(_port(_int in1 14 0 93(_ent (_in))))
				(_port(_int out1 14 0 94(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 142(_ent (_in))))
				(_port(_int clk -1 0 143(_ent (_in))))
				(_port(_int dout 23 0 144(_ent (_out))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 68(_ent (_in))))
				(_port(_int instw -1 0 69(_ent (_in))))
				(_port(_int cond 9 0 70(_ent (_out))))
				(_port(_int op 10 0 71(_ent (_out))))
				(_port(_int sf -1 0 72(_ent (_out))))
				(_port(_int rd 11 0 73(_ent (_out))))
				(_port(_int rs 11 0 74(_ent (_out))))
				(_port(_int rt 11 0 75(_ent (_out))))
				(_port(_int imm 12 0 76(_ent (_out))))
			)
		)
		(clock_generator
			(_object
				(_port(_int clk_out -1 0 51(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 118(_ent (_in))))
				(_port(_int in0 20 0 119(_ent (_in))))
				(_port(_int in1 20 0 120(_ent (_in))))
				(_port(_int in2 20 0 121(_ent (_in))))
				(_port(_int in3 20 0 122(_ent (_in))))
				(_port(_int out1 20 0 123(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 149(_ent (_in))))
				(_port(_int read_reg1 24 0 150(_ent (_in))))
				(_port(_int read_reg2 24 0 151(_ent (_in))))
				(_port(_int write_reg 24 0 152(_ent (_in))))
				(_port(_int write_data 25 0 153(_ent (_in))))
				(_port(_int read_data1 25 0 154(_ent (_out))))
				(_port(_int read_data2 25 0 155(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 99(_ent (_in))))
				(_port(_int in0 16 0 100(_ent (_in))))
				(_port(_int in1 16 0 101(_ent (_in))))
				(_port(_int in2 16 0 102(_ent (_in))))
				(_port(_int out1 16 0 103(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 41(_ent (_in))))
				(_port(_int B 2 0 42(_ent (_in))))
				(_port(_int ctrl 3 0 43(_ent (_in))))
				(_port(_int sign -1 0 44(_ent (_in))))
				(_port(_int zero -1 0 45(_ent (_out))))
				(_port(_int result 2 0 46(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 135(_ent (_in))))
				(_port(_int clk -1 0 136(_ent (_in))))
				(_port(_int dout 22 0 137(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 56(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 57(_ent (_in))))
				(_port(_int cond 6 0 58(_ent (_in))))
				(_port(_int sf -1 0 59(_ent (_in))))
				(_port(_int zero -1 0 60(_ent (_in))))
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int nextstate 4 0 62(_ent (_out))))
				(_port(_int flags 7 0 63(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 108(_ent (_in))))
				(_port(_int in0 18 0 109(_ent (_in))))
				(_port(_int in1 18 0 110(_ent (_in))))
				(_port(_int in2 18 0 111(_ent (_in))))
				(_port(_int in3 18 0 112(_ent (_in))))
				(_port(_int out1 18 0 113(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 81(_ent (_in))))
				(_port(_int address 13 0 82(_ent (_in))))
				(_port(_int wflag -1 0 83(_ent (_in))))
				(_port(_int dataIn 13 0 84(_ent (_in))))
				(_port(_int rflag -1 0 85(_ent (_in))))
				(_port(_int dataOut 13 0 86(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int enable -1 0 128(_ent (_in))))
				(_port(_int pc_in 21 0 129(_ent (_in))))
				(_port(_int pc_out 21 0 130(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 160(_ent (_in))))
				(_port(_int out1 27 0 161(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 166(_ent (_in))))
				(_port(_int out1 29 0 167(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 172(_ent (_in))))
				(_port(_int wflag -1 0 173(_ent (_in))))
				(_port(_int dout -1 0 174(_ent (_out))))
			)
		)
	)
	(_inst U10 0 223(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(pcbus))
			((in1)(aluout))
			((out1)(adress))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 231(_comp register_4bit)
		(_port
			((din)(nextstate))
			((clk)(clk))
			((dout)(state))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 240(_comp inst_decode)
		(_port
			((inst)(BUS1473))
			((instw)(control(13)))
			((cond)(cond))
			((op)(opcode))
			((sf)(sf))
			((rd)(rd))
			((rs)(rs))
			((rt)(rt))
			((imm)(BUS4565))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U15 0 255(_comp clock_generator)
		(_port
			((clk_out)(clk))
		)
		(_use(_ent . clock_generator)
		)
	)
	(_inst U16 0 260(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(rd))
			((in1)(rt))
			((in2)(n1))
			((in3)(n7))
			((out1)(regw))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 271(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(rs))
			((read_reg2)(rt))
			((write_reg)(regw))
			((write_data)(regwriteback))
			((read_data1)(BUS3388))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 282(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(pcbus))
			((in1)(a))
			((out1)(BUS803))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 290(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(b))
			((in1)(signextimm))
			((in2)(Input3))
			((out1)(BUS822))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 300(_comp alu)
		(_port
			((A)(BUS803))
			((B)(BUS822))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(zeroflag))
			((result)(BUS1212))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 312(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(a))
			((in1)(aluout))
			((out1)(pcsrc))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 320(_comp register_24bit)
		(_port
			((din)(BUS1212))
			((clk)(clk))
			((dout)(aluout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 327(_comp register_24bit)
		(_port
			((din)(BUS3388))
			((clk)(clk))
			((dout)(a))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 334(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(clk))
			((dout)(b))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 341(_comp register_24bit)
		(_port
			((din)(BUS1473))
			((clk)(clk))
			((dout)(memoryout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 348(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zeroreg))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 360(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(memoryout))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(aluout))
			((in3)(luiimm))
			((out1)(regwriteback))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 394(_comp memory)
		(_port
			((clk)(clk))
			((address)(adress))
			((wflag)(control(17)))
			((dataIn)(aluout))
			((rflag)(control(16)))
			((dataOut)(BUS1473))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 404(_comp pc)
		(_port
			((enable)(NET2709))
			((pc_in)(pcsrc))
			((pc_out)(pcbus))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 411(_comp rotate)
		(_port
			((in1)(BUS4565))
			((out1)(luiimm))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 417(_comp sign_extender)
		(_port
			((in1)(BUS4565))
			((out1)(signextimm))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 423(_comp status_register_8bit)
		(_port
			((din)(zeroflag))
			((wflag)(control(3)))
			((dout)(zeroreg))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 41(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 63(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 68(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 73(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 76(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 82(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 92(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 100(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 109(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 118(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 119(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 129(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 135(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 142(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 150(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 153(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 160(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 161(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 166(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 167(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 179(_arch((i 4)))))
		(_sig(_int beq -1 0 183(_int(_uni))))
		(_sig(_int clk -1 0 184(_arch(_uni))))
		(_sig(_int NET2709 -1 0 185(_arch(_uni))))
		(_sig(_int sf -1 0 186(_arch(_uni))))
		(_sig(_int zeroflag -1 0 187(_arch(_uni))))
		(_sig(_int zeroreg -1 0 188(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 189(_array -1((_dto i 23 i 0)))))
		(_sig(_int a 30 0 189(_arch(_uni))))
		(_sig(_int adress 30 0 190(_arch(_uni))))
		(_sig(_int aluout 30 0 191(_arch(_uni))))
		(_sig(_int b 30 0 192(_arch(_uni))))
		(_sig(_int BUS1212 30 0 193(_arch(_uni))))
		(_sig(_int BUS1426 30 0 194(_arch(_uni))))
		(_sig(_int BUS1473 30 0 195(_arch(_uni))))
		(_sig(_int BUS3388 30 0 196(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1346 0 197(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS4565 31 0 197(_arch(_uni))))
		(_sig(_int BUS803 30 0 198(_arch(_uni))))
		(_sig(_int BUS822 30 0 199(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 200(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 32 0 200(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1350 0 201(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 33 0 201(_arch(_uni))))
		(_sig(_int luiimm 30 0 202(_arch(_uni))))
		(_sig(_int memoryout 30 0 203(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1352 0 204(_array -1((_dto i 3 i 0)))))
		(_sig(_int nextstate 34 0 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 205(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 35 0 205(_arch(_uni))))
		(_sig(_int pcbus 30 0 206(_arch(_uni))))
		(_sig(_int pcsrc 30 0 207(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1356 0 208(_array -1((_dto i 2 i 0)))))
		(_sig(_int rd 36 0 208(_arch(_uni))))
		(_sig(_int regw 36 0 209(_arch(_uni))))
		(_sig(_int regwriteback 30 0 210(_arch(_uni))))
		(_sig(_int rs 36 0 211(_arch(_uni))))
		(_sig(_int rt 36 0 212(_arch(_uni))))
		(_sig(_int signextimm 30 0 213(_arch(_uni))))
		(_sig(_int state 34 0 214(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 217(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment(_trgt(5))(_sens(7)(21(19))(21(0))))))
			(line__433(_arch 1 0 433(_assignment(_trgt(35)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
V 000049 55 14876         1676487741786 DataPath
(_unit VHDL(datapath 0 27(datapath 0 35))
	(_version vef)
	(_time 1676487741787 2023.02.15 21:02:21)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code 37643b323161672136313e64266c62313f313331363033)
	(_ent
		(_time 1676478317263)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 91(_ent (_in))))
				(_port(_int in0 14 0 92(_ent (_in))))
				(_port(_int in1 14 0 93(_ent (_in))))
				(_port(_int out1 14 0 94(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 142(_ent (_in))))
				(_port(_int clk -1 0 143(_ent (_in))))
				(_port(_int dout 23 0 144(_ent (_out))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 68(_ent (_in))))
				(_port(_int instw -1 0 69(_ent (_in((i 2))))))
				(_port(_int cond 9 0 70(_ent (_out))))
				(_port(_int op 10 0 71(_ent (_out))))
				(_port(_int sf -1 0 72(_ent (_out))))
				(_port(_int rd 11 0 73(_ent (_out))))
				(_port(_int rs 11 0 74(_ent (_out))))
				(_port(_int rt 11 0 75(_ent (_out))))
				(_port(_int imm 12 0 76(_ent (_out))))
			)
		)
		(clock_generator
			(_object
				(_port(_int clk_out -1 0 51(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 118(_ent (_in))))
				(_port(_int in0 20 0 119(_ent (_in))))
				(_port(_int in1 20 0 120(_ent (_in))))
				(_port(_int in2 20 0 121(_ent (_in))))
				(_port(_int in3 20 0 122(_ent (_in))))
				(_port(_int out1 20 0 123(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 149(_ent (_in((i 2))))))
				(_port(_int read_reg1 24 0 150(_ent (_in))))
				(_port(_int read_reg2 24 0 151(_ent (_in))))
				(_port(_int write_reg 24 0 152(_ent (_in))))
				(_port(_int write_data 25 0 153(_ent (_in))))
				(_port(_int read_data1 25 0 154(_ent (_out))))
				(_port(_int read_data2 25 0 155(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 99(_ent (_in))))
				(_port(_int in0 16 0 100(_ent (_in))))
				(_port(_int in1 16 0 101(_ent (_in))))
				(_port(_int in2 16 0 102(_ent (_in))))
				(_port(_int out1 16 0 103(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 41(_ent (_in))))
				(_port(_int B 2 0 42(_ent (_in))))
				(_port(_int ctrl 3 0 43(_ent (_in))))
				(_port(_int sign -1 0 44(_ent (_in))))
				(_port(_int zero -1 0 45(_ent (_out))))
				(_port(_int result 2 0 46(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 135(_ent (_in))))
				(_port(_int clk -1 0 136(_ent (_in))))
				(_port(_int dout 22 0 137(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 56(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 57(_ent (_in))))
				(_port(_int cond 6 0 58(_ent (_in))))
				(_port(_int sf -1 0 59(_ent (_in))))
				(_port(_int zero -1 0 60(_ent (_in))))
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int nextstate 4 0 62(_ent (_out))))
				(_port(_int flags 7 0 63(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 108(_ent (_in))))
				(_port(_int in0 18 0 109(_ent (_in))))
				(_port(_int in1 18 0 110(_ent (_in))))
				(_port(_int in2 18 0 111(_ent (_in))))
				(_port(_int in3 18 0 112(_ent (_in))))
				(_port(_int out1 18 0 113(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 81(_ent (_in))))
				(_port(_int address 13 0 82(_ent (_in))))
				(_port(_int wflag -1 0 83(_ent (_in))))
				(_port(_int dataIn 13 0 84(_ent (_in))))
				(_port(_int rflag -1 0 85(_ent (_in))))
				(_port(_int dataOut 13 0 86(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int enable -1 0 128(_ent (_in((i 2))))))
				(_port(_int pc_in 21 0 129(_ent (_in))))
				(_port(_int pc_out 21 0 130(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 160(_ent (_in))))
				(_port(_int out1 27 0 161(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 166(_ent (_in))))
				(_port(_int out1 29 0 167(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 172(_ent (_in))))
				(_port(_int wflag -1 0 173(_ent (_in((i 2))))))
				(_port(_int dout -1 0 174(_ent (_out))))
			)
		)
	)
	(_inst U10 0 223(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(pcbus))
			((in1)(aluout))
			((out1)(adress))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 231(_comp register_4bit)
		(_port
			((din)(nextstate))
			((clk)(clk))
			((dout)(state))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 240(_comp inst_decode)
		(_port
			((inst)(BUS1473))
			((instw)(control(13)))
			((cond)(cond))
			((op)(opcode))
			((sf)(sf))
			((rd)(rd))
			((rs)(rs))
			((rt)(rt))
			((imm)(BUS4565))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U15 0 255(_comp clock_generator)
		(_port
			((clk_out)(clk))
		)
		(_use(_ent . clock_generator)
		)
	)
	(_inst U16 0 260(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(rd))
			((in1)(rt))
			((in2)(n1))
			((in3)(n7))
			((out1)(regw))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 271(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(rs))
			((read_reg2)(rt))
			((write_reg)(regw))
			((write_data)(regwriteback))
			((read_data1)(BUS3388))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 282(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(pcbus))
			((in1)(a))
			((out1)(BUS803))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 290(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(b))
			((in1)(signextimm))
			((in2)(Input3))
			((out1)(BUS822))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 300(_comp alu)
		(_port
			((A)(BUS803))
			((B)(BUS822))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(zeroflag))
			((result)(BUS1212))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 312(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(a))
			((in1)(aluout))
			((out1)(pcsrc))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 320(_comp register_24bit)
		(_port
			((din)(BUS1212))
			((clk)(clk))
			((dout)(aluout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 327(_comp register_24bit)
		(_port
			((din)(BUS3388))
			((clk)(clk))
			((dout)(a))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 334(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(clk))
			((dout)(b))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 341(_comp register_24bit)
		(_port
			((din)(BUS1473))
			((clk)(clk))
			((dout)(memoryout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 348(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zeroreg))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 360(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(memoryout))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(aluout))
			((in3)(luiimm))
			((out1)(regwriteback))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 394(_comp memory)
		(_port
			((clk)(clk))
			((address)(adress))
			((wflag)(control(17)))
			((dataIn)(aluout))
			((rflag)(control(16)))
			((dataOut)(BUS1473))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 404(_comp pc)
		(_port
			((enable)(NET2709))
			((pc_in)(pcsrc))
			((pc_out)(pcbus))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 411(_comp rotate)
		(_port
			((in1)(BUS4565))
			((out1)(luiimm))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 417(_comp sign_extender)
		(_port
			((in1)(BUS4565))
			((out1)(signextimm))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 423(_comp status_register_8bit)
		(_port
			((din)(zeroflag))
			((wflag)(control(3)))
			((dout)(zeroreg))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 41(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 63(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 68(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 73(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 76(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 82(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 92(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 100(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 109(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 118(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 119(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 129(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 135(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 142(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 150(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 153(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 160(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 161(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 166(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 167(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 179(_arch((i 4)))))
		(_sig(_int beq -1 0 183(_int(_uni))))
		(_sig(_int clk -1 0 184(_arch(_uni))))
		(_sig(_int NET2709 -1 0 185(_arch(_uni))))
		(_sig(_int sf -1 0 186(_arch(_uni))))
		(_sig(_int zeroflag -1 0 187(_arch(_uni))))
		(_sig(_int zeroreg -1 0 188(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 189(_array -1((_dto i 23 i 0)))))
		(_sig(_int a 30 0 189(_arch(_uni))))
		(_sig(_int adress 30 0 190(_arch(_uni))))
		(_sig(_int aluout 30 0 191(_arch(_uni))))
		(_sig(_int b 30 0 192(_arch(_uni))))
		(_sig(_int BUS1212 30 0 193(_arch(_uni))))
		(_sig(_int BUS1426 30 0 194(_arch(_uni))))
		(_sig(_int BUS1473 30 0 195(_arch(_uni))))
		(_sig(_int BUS3388 30 0 196(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1346 0 197(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS4565 31 0 197(_arch(_uni))))
		(_sig(_int BUS803 30 0 198(_arch(_uni))))
		(_sig(_int BUS822 30 0 199(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 200(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 32 0 200(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1350 0 201(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 33 0 201(_arch(_uni))))
		(_sig(_int luiimm 30 0 202(_arch(_uni))))
		(_sig(_int memoryout 30 0 203(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1352 0 204(_array -1((_dto i 3 i 0)))))
		(_sig(_int nextstate 34 0 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 205(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 35 0 205(_arch(_uni))))
		(_sig(_int pcbus 30 0 206(_arch(_uni))))
		(_sig(_int pcsrc 30 0 207(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1356 0 208(_array -1((_dto i 2 i 0)))))
		(_sig(_int rd 36 0 208(_arch(_uni))))
		(_sig(_int regw 36 0 209(_arch(_uni))))
		(_sig(_int regwriteback 30 0 210(_arch(_uni))))
		(_sig(_int rs 36 0 211(_arch(_uni))))
		(_sig(_int rt 36 0 212(_arch(_uni))))
		(_sig(_int signextimm 30 0 213(_arch(_uni))))
		(_sig(_int state 34 0 214(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 217(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment(_trgt(5))(_sens(7)(21(19))(21(0))))))
			(line__433(_arch 1 0 433(_assignment(_trgt(35)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
I 000051 55 930           1676487981273 behavioral
(_unit VHDL(status_register_8bit 0 5(behavioral 0 13))
	(_version vef)
	(_time 1676487981274 2023.02.15 21:06:21)
	(_source(\../src/status_reg.vhd\))
	(_parameters tan)
	(_code b3bce6e6b4e4e6a4b6b2a6e8e1b6e5b4b1b5b6b5b4)
	(_ent
		(_time 1676487336159)
	)
	(_object
		(_port(_int din -1 0 7(_ent(_in))))
		(_port(_int wflag -1 0 8(_ent(_in((i 2))))))
		(_port(_int dout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int reg 0 0 14(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3(d_7_1))))))
			(line__22(_arch 1 0 22(_assignment(_alias((dout)(reg(0))))(_simpleassign BUF)(_trgt(2))(_sens(3(0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000051 55 778           1676487981284 behavioral
(_unit VHDL(status_register_8bit_tb 0 28(behavioral 0 31))
	(_version vef)
	(_time 1676487981285 2023.02.15 21:06:21)
	(_source(\../src/status_reg.vhd\))
	(_parameters tan)
	(_code c3cc9697c49496d4c4c2d69891c695c4c1c5c6c5c4)
	(_ent
		(_time 1675976840303)
	)
	(_inst uut 0 37(_ent . status_register_8bit)
		(_port
			((din)(din))
			((wflag)(wflag))
			((dout)(dout))
		)
	)
	(_object
		(_sig(_int din -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int wflag -1 0 33(_arch(_uni((i 2))))))
		(_sig(_int dout -1 0 34(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000051 55 937           1676487998693 behavioral
(_unit VHDL(status_register_8bit 0 5(behavioral 0 13))
	(_version vef)
	(_time 1676487998694 2023.02.15 21:06:38)
	(_source(\../src/status_reg.vhd\))
	(_parameters tan)
	(_code c192c195c49694d6c4c0d49a93c497c6c3c7c4c7c6)
	(_ent
		(_time 1676487998691)
	)
	(_object
		(_port(_int din -1 0 7(_ent(_in((i 2))))))
		(_port(_int wflag -1 0 8(_ent(_in((i 2))))))
		(_port(_int dout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int reg 0 0 14(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3(d_7_1))))))
			(line__22(_arch 1 0 22(_assignment(_alias((dout)(reg(0))))(_simpleassign BUF)(_trgt(2))(_sens(3(0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000051 55 778           1676487998699 behavioral
(_unit VHDL(status_register_8bit_tb 0 28(behavioral 0 31))
	(_version vef)
	(_time 1676487998700 2023.02.15 21:06:38)
	(_source(\../src/status_reg.vhd\))
	(_parameters tan)
	(_code c192c195c49694d6c6c0d49a93c497c6c3c7c4c7c6)
	(_ent
		(_time 1675976840303)
	)
	(_inst uut 0 37(_ent . status_register_8bit)
		(_port
			((din)(din))
			((wflag)(wflag))
			((dout)(dout))
		)
	)
	(_object
		(_sig(_int din -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int wflag -1 0 33(_arch(_uni((i 2))))))
		(_sig(_int dout -1 0 34(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
I 000051 55 1016          1676488062828 behavioral
(_unit VHDL(register_24bit 0 5(behavioral 0 13))
	(_version vef)
	(_time 1676488062829 2023.02.15 21:07:42)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code 3e6a693b6e696d28363e2d656b383b393c3b683d3c)
	(_ent
		(_time 1675977050377)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 7(_array -1((_dto i 23 i 0)))))
		(_port(_int din 0 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int dout 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 14(_array -1((_dto i 23 i 0)))))
		(_sig(_int reg 1 0 14(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(1)(0))(_dssslsensitivity 1))))
			(line__23(_arch 1 0 23(_assignment(_alias((dout)(reg)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000051 55 1034          1676488062838 behavioral
(_unit VHDL(register_4bit 0 30(behavioral 0 38))
	(_version vef)
	(_time 1676488062839 2023.02.15 21:07:42)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code 4e1a194c1e191d58464f5d151b484b494c4b184d4a)
	(_ent
		(_time 1676488062834)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int din 0 0 32(_ent(_in(_string \"0000"\)))))
		(_port(_int clk -1 0 33(_ent(_in)(_event))))
		(_port(_int dout 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int reg 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(3))(_sens(1)(0))(_dssslsensitivity 1))))
			(line__47(_arch 1 0 47(_assignment(_alias((dout)(reg)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000051 55 1094          1676488062850 behavioral
(_unit VHDL(register_24bit_tb 0 29(behavioral 0 57))
	(_version vef)
	(_time 1676488062851 2023.02.15 21:07:42)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code 5d090a5e0c0a0e4b565c4e06085b585a5f580b5e5f)
	(_ent
		(_time 1675977050383)
	)
	(_inst dut 0 63(_ent . register_24bit)
		(_port
			((din)(din))
			((clk)(clk))
			((dout)(dout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 58(_array -1((_dto i 23 i 0)))))
		(_sig(_int din 0 0 58(_arch(_uni((_others(i 2)))))))
		(_sig(_int clk -1 0 59(_arch(_uni((i 2))))))
		(_sig(_int dout 0 0 60(_arch(_uni))))
		(_prcs
			(clk_gen(_arch 0 0 70(_prcs(_wait_for)(_trgt(1)))))
			(stimulus(_arch 1 0 78(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686274 50463235 33751554 33686274)
		(50529027 50529027 50529027 50529027 50529027 50529027)
		(33751555 33751555 33751555 33751555 33751555 33751555)
	)
	(_model . behavioral 2 -1)
)
V 000049 55 14901         1676488139503 DataPath
(_unit VHDL(datapath 0 27(datapath 0 35))
	(_version vef)
	(_time 1676488139504 2023.02.15 21:08:59)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code ce9ec39b9a989ed8cfc8c79ddf959bc8c6c8cac8cfc9ca)
	(_ent
		(_time 1676478317263)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 91(_ent (_in))))
				(_port(_int in0 14 0 92(_ent (_in))))
				(_port(_int in1 14 0 93(_ent (_in))))
				(_port(_int out1 14 0 94(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 142(_ent (_in(_string \"0000"\)))))
				(_port(_int clk -1 0 143(_ent (_in))))
				(_port(_int dout 23 0 144(_ent (_out))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 68(_ent (_in))))
				(_port(_int instw -1 0 69(_ent (_in((i 2))))))
				(_port(_int cond 9 0 70(_ent (_out))))
				(_port(_int op 10 0 71(_ent (_out))))
				(_port(_int sf -1 0 72(_ent (_out))))
				(_port(_int rd 11 0 73(_ent (_out))))
				(_port(_int rs 11 0 74(_ent (_out))))
				(_port(_int rt 11 0 75(_ent (_out))))
				(_port(_int imm 12 0 76(_ent (_out))))
			)
		)
		(clock_generator
			(_object
				(_port(_int clk_out -1 0 51(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 118(_ent (_in))))
				(_port(_int in0 20 0 119(_ent (_in))))
				(_port(_int in1 20 0 120(_ent (_in))))
				(_port(_int in2 20 0 121(_ent (_in))))
				(_port(_int in3 20 0 122(_ent (_in))))
				(_port(_int out1 20 0 123(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 149(_ent (_in((i 2))))))
				(_port(_int read_reg1 24 0 150(_ent (_in))))
				(_port(_int read_reg2 24 0 151(_ent (_in))))
				(_port(_int write_reg 24 0 152(_ent (_in))))
				(_port(_int write_data 25 0 153(_ent (_in))))
				(_port(_int read_data1 25 0 154(_ent (_out))))
				(_port(_int read_data2 25 0 155(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 99(_ent (_in))))
				(_port(_int in0 16 0 100(_ent (_in))))
				(_port(_int in1 16 0 101(_ent (_in))))
				(_port(_int in2 16 0 102(_ent (_in))))
				(_port(_int out1 16 0 103(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 41(_ent (_in))))
				(_port(_int B 2 0 42(_ent (_in))))
				(_port(_int ctrl 3 0 43(_ent (_in))))
				(_port(_int sign -1 0 44(_ent (_in))))
				(_port(_int zero -1 0 45(_ent (_out))))
				(_port(_int result 2 0 46(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 135(_ent (_in))))
				(_port(_int clk -1 0 136(_ent (_in))))
				(_port(_int dout 22 0 137(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 56(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 57(_ent (_in))))
				(_port(_int cond 6 0 58(_ent (_in))))
				(_port(_int sf -1 0 59(_ent (_in))))
				(_port(_int zero -1 0 60(_ent (_in))))
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int nextstate 4 0 62(_ent (_out))))
				(_port(_int flags 7 0 63(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 108(_ent (_in))))
				(_port(_int in0 18 0 109(_ent (_in))))
				(_port(_int in1 18 0 110(_ent (_in))))
				(_port(_int in2 18 0 111(_ent (_in))))
				(_port(_int in3 18 0 112(_ent (_in))))
				(_port(_int out1 18 0 113(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 81(_ent (_in))))
				(_port(_int address 13 0 82(_ent (_in))))
				(_port(_int wflag -1 0 83(_ent (_in))))
				(_port(_int dataIn 13 0 84(_ent (_in))))
				(_port(_int rflag -1 0 85(_ent (_in))))
				(_port(_int dataOut 13 0 86(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int enable -1 0 128(_ent (_in((i 2))))))
				(_port(_int pc_in 21 0 129(_ent (_in))))
				(_port(_int pc_out 21 0 130(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 160(_ent (_in))))
				(_port(_int out1 27 0 161(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 166(_ent (_in))))
				(_port(_int out1 29 0 167(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 172(_ent (_in((i 2))))))
				(_port(_int wflag -1 0 173(_ent (_in((i 2))))))
				(_port(_int dout -1 0 174(_ent (_out))))
			)
		)
	)
	(_inst U10 0 223(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(pcbus))
			((in1)(aluout))
			((out1)(adress))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 231(_comp register_4bit)
		(_port
			((din)(nextstate))
			((clk)(clk))
			((dout)(state))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 240(_comp inst_decode)
		(_port
			((inst)(BUS1473))
			((instw)(control(13)))
			((cond)(cond))
			((op)(opcode))
			((sf)(sf))
			((rd)(rd))
			((rs)(rs))
			((rt)(rt))
			((imm)(BUS4565))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U15 0 255(_comp clock_generator)
		(_port
			((clk_out)(clk))
		)
		(_use(_ent . clock_generator)
		)
	)
	(_inst U16 0 260(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(rd))
			((in1)(rt))
			((in2)(n1))
			((in3)(n7))
			((out1)(regw))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 271(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(rs))
			((read_reg2)(rt))
			((write_reg)(regw))
			((write_data)(regwriteback))
			((read_data1)(BUS3388))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 282(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(pcbus))
			((in1)(a))
			((out1)(BUS803))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 290(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(b))
			((in1)(signextimm))
			((in2)(Input3))
			((out1)(BUS822))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 300(_comp alu)
		(_port
			((A)(BUS803))
			((B)(BUS822))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(zeroflag))
			((result)(BUS1212))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 312(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(a))
			((in1)(aluout))
			((out1)(pcsrc))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 320(_comp register_24bit)
		(_port
			((din)(BUS1212))
			((clk)(clk))
			((dout)(aluout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 327(_comp register_24bit)
		(_port
			((din)(BUS3388))
			((clk)(clk))
			((dout)(a))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 334(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(clk))
			((dout)(b))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 341(_comp register_24bit)
		(_port
			((din)(BUS1473))
			((clk)(clk))
			((dout)(memoryout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 348(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zeroreg))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 360(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(memoryout))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(aluout))
			((in3)(luiimm))
			((out1)(regwriteback))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 394(_comp memory)
		(_port
			((clk)(clk))
			((address)(adress))
			((wflag)(control(17)))
			((dataIn)(aluout))
			((rflag)(control(16)))
			((dataOut)(BUS1473))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 404(_comp pc)
		(_port
			((enable)(NET2709))
			((pc_in)(pcsrc))
			((pc_out)(pcbus))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 411(_comp rotate)
		(_port
			((in1)(BUS4565))
			((out1)(luiimm))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 417(_comp sign_extender)
		(_port
			((in1)(BUS4565))
			((out1)(signextimm))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 423(_comp status_register_8bit)
		(_port
			((din)(zeroflag))
			((wflag)(control(3)))
			((dout)(zeroreg))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 41(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 63(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 68(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 73(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 76(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 82(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 92(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 100(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 109(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 118(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 119(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 129(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 135(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 142(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 150(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 153(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 160(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 161(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 166(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 167(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 179(_arch((i 4)))))
		(_sig(_int beq -1 0 183(_int(_uni))))
		(_sig(_int clk -1 0 184(_arch(_uni))))
		(_sig(_int NET2709 -1 0 185(_arch(_uni))))
		(_sig(_int sf -1 0 186(_arch(_uni))))
		(_sig(_int zeroflag -1 0 187(_arch(_uni))))
		(_sig(_int zeroreg -1 0 188(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 189(_array -1((_dto i 23 i 0)))))
		(_sig(_int a 30 0 189(_arch(_uni))))
		(_sig(_int adress 30 0 190(_arch(_uni))))
		(_sig(_int aluout 30 0 191(_arch(_uni))))
		(_sig(_int b 30 0 192(_arch(_uni))))
		(_sig(_int BUS1212 30 0 193(_arch(_uni))))
		(_sig(_int BUS1426 30 0 194(_arch(_uni))))
		(_sig(_int BUS1473 30 0 195(_arch(_uni))))
		(_sig(_int BUS3388 30 0 196(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1346 0 197(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS4565 31 0 197(_arch(_uni))))
		(_sig(_int BUS803 30 0 198(_arch(_uni))))
		(_sig(_int BUS822 30 0 199(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 200(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 32 0 200(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1350 0 201(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 33 0 201(_arch(_uni))))
		(_sig(_int luiimm 30 0 202(_arch(_uni))))
		(_sig(_int memoryout 30 0 203(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1352 0 204(_array -1((_dto i 3 i 0)))))
		(_sig(_int nextstate 34 0 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 205(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 35 0 205(_arch(_uni))))
		(_sig(_int pcbus 30 0 206(_arch(_uni))))
		(_sig(_int pcsrc 30 0 207(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1356 0 208(_array -1((_dto i 2 i 0)))))
		(_sig(_int rd 36 0 208(_arch(_uni))))
		(_sig(_int regw 36 0 209(_arch(_uni))))
		(_sig(_int regwriteback 30 0 210(_arch(_uni))))
		(_sig(_int rs 36 0 211(_arch(_uni))))
		(_sig(_int rt 36 0 212(_arch(_uni))))
		(_sig(_int signextimm 30 0 213(_arch(_uni))))
		(_sig(_int state 34 0 214(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 217(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment(_trgt(5))(_sens(7)(21(19))(21(0))))))
			(line__433(_arch 1 0 433(_assignment(_trgt(35)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
V 000049 55 14901         1676488190451 DataPath
(_unit VHDL(datapath 0 27(datapath 0 35))
	(_version vef)
	(_time 1676488190452 2023.02.15 21:09:50)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code c792c392c19197d1c6c1ce94d69c92c1cfc1c3c1c6c0c3)
	(_ent
		(_time 1676478317263)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 91(_ent (_in))))
				(_port(_int in0 14 0 92(_ent (_in))))
				(_port(_int in1 14 0 93(_ent (_in))))
				(_port(_int out1 14 0 94(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 142(_ent (_in(_string \"0000"\)))))
				(_port(_int clk -1 0 143(_ent (_in))))
				(_port(_int dout 23 0 144(_ent (_out))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 68(_ent (_in))))
				(_port(_int instw -1 0 69(_ent (_in((i 2))))))
				(_port(_int cond 9 0 70(_ent (_out))))
				(_port(_int op 10 0 71(_ent (_out))))
				(_port(_int sf -1 0 72(_ent (_out))))
				(_port(_int rd 11 0 73(_ent (_out))))
				(_port(_int rs 11 0 74(_ent (_out))))
				(_port(_int rt 11 0 75(_ent (_out))))
				(_port(_int imm 12 0 76(_ent (_out))))
			)
		)
		(clock_generator
			(_object
				(_port(_int clk_out -1 0 51(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 118(_ent (_in))))
				(_port(_int in0 20 0 119(_ent (_in))))
				(_port(_int in1 20 0 120(_ent (_in))))
				(_port(_int in2 20 0 121(_ent (_in))))
				(_port(_int in3 20 0 122(_ent (_in))))
				(_port(_int out1 20 0 123(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 149(_ent (_in((i 2))))))
				(_port(_int read_reg1 24 0 150(_ent (_in))))
				(_port(_int read_reg2 24 0 151(_ent (_in))))
				(_port(_int write_reg 24 0 152(_ent (_in))))
				(_port(_int write_data 25 0 153(_ent (_in))))
				(_port(_int read_data1 25 0 154(_ent (_out))))
				(_port(_int read_data2 25 0 155(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 99(_ent (_in))))
				(_port(_int in0 16 0 100(_ent (_in))))
				(_port(_int in1 16 0 101(_ent (_in))))
				(_port(_int in2 16 0 102(_ent (_in))))
				(_port(_int out1 16 0 103(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 41(_ent (_in))))
				(_port(_int B 2 0 42(_ent (_in))))
				(_port(_int ctrl 3 0 43(_ent (_in))))
				(_port(_int sign -1 0 44(_ent (_in))))
				(_port(_int zero -1 0 45(_ent (_out))))
				(_port(_int result 2 0 46(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 135(_ent (_in))))
				(_port(_int clk -1 0 136(_ent (_in))))
				(_port(_int dout 22 0 137(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 56(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 57(_ent (_in))))
				(_port(_int cond 6 0 58(_ent (_in))))
				(_port(_int sf -1 0 59(_ent (_in))))
				(_port(_int zero -1 0 60(_ent (_in))))
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int nextstate 4 0 62(_ent (_out))))
				(_port(_int flags 7 0 63(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 108(_ent (_in))))
				(_port(_int in0 18 0 109(_ent (_in))))
				(_port(_int in1 18 0 110(_ent (_in))))
				(_port(_int in2 18 0 111(_ent (_in))))
				(_port(_int in3 18 0 112(_ent (_in))))
				(_port(_int out1 18 0 113(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 81(_ent (_in))))
				(_port(_int address 13 0 82(_ent (_in))))
				(_port(_int wflag -1 0 83(_ent (_in))))
				(_port(_int dataIn 13 0 84(_ent (_in))))
				(_port(_int rflag -1 0 85(_ent (_in))))
				(_port(_int dataOut 13 0 86(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int enable -1 0 128(_ent (_in((i 2))))))
				(_port(_int pc_in 21 0 129(_ent (_in))))
				(_port(_int pc_out 21 0 130(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 160(_ent (_in))))
				(_port(_int out1 27 0 161(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 166(_ent (_in))))
				(_port(_int out1 29 0 167(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 172(_ent (_in((i 2))))))
				(_port(_int wflag -1 0 173(_ent (_in((i 2))))))
				(_port(_int dout -1 0 174(_ent (_out))))
			)
		)
	)
	(_inst U10 0 223(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(pcbus))
			((in1)(aluout))
			((out1)(adress))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 231(_comp register_4bit)
		(_port
			((din)(nextstate))
			((clk)(clk))
			((dout)(state))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 240(_comp inst_decode)
		(_port
			((inst)(BUS1473))
			((instw)(control(13)))
			((cond)(cond))
			((op)(opcode))
			((sf)(sf))
			((rd)(rd))
			((rs)(rs))
			((rt)(rt))
			((imm)(BUS4565))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U15 0 255(_comp clock_generator)
		(_port
			((clk_out)(clk))
		)
		(_use(_ent . clock_generator)
		)
	)
	(_inst U16 0 260(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(rd))
			((in1)(rt))
			((in2)(n1))
			((in3)(n7))
			((out1)(regw))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 271(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(rs))
			((read_reg2)(rt))
			((write_reg)(regw))
			((write_data)(regwriteback))
			((read_data1)(BUS3388))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 282(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(pcbus))
			((in1)(a))
			((out1)(BUS803))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 290(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(b))
			((in1)(signextimm))
			((in2)(Input3))
			((out1)(BUS822))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 300(_comp alu)
		(_port
			((A)(BUS803))
			((B)(BUS822))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(zeroflag))
			((result)(BUS1212))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 312(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(a))
			((in1)(aluout))
			((out1)(pcsrc))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 320(_comp register_24bit)
		(_port
			((din)(BUS1212))
			((clk)(clk))
			((dout)(aluout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 327(_comp register_24bit)
		(_port
			((din)(BUS3388))
			((clk)(clk))
			((dout)(a))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 334(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(clk))
			((dout)(b))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 341(_comp register_24bit)
		(_port
			((din)(BUS1473))
			((clk)(clk))
			((dout)(memoryout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 348(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zeroreg))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 360(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(memoryout))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(aluout))
			((in3)(luiimm))
			((out1)(regwriteback))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 394(_comp memory)
		(_port
			((clk)(clk))
			((address)(adress))
			((wflag)(control(17)))
			((dataIn)(aluout))
			((rflag)(control(16)))
			((dataOut)(BUS1473))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 404(_comp pc)
		(_port
			((enable)(NET2709))
			((pc_in)(pcsrc))
			((pc_out)(pcbus))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 411(_comp rotate)
		(_port
			((in1)(BUS4565))
			((out1)(luiimm))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 417(_comp sign_extender)
		(_port
			((in1)(BUS4565))
			((out1)(signextimm))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 423(_comp status_register_8bit)
		(_port
			((din)(zeroflag))
			((wflag)(control(3)))
			((dout)(zeroreg))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 41(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 63(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 68(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 73(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 76(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 82(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 92(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 100(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 109(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 118(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 119(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 129(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 135(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 142(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 150(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 153(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 160(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 161(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 166(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 167(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 179(_arch((i 4)))))
		(_sig(_int beq -1 0 183(_int(_uni))))
		(_sig(_int clk -1 0 184(_arch(_uni))))
		(_sig(_int NET2709 -1 0 185(_arch(_uni))))
		(_sig(_int sf -1 0 186(_arch(_uni))))
		(_sig(_int zeroflag -1 0 187(_arch(_uni))))
		(_sig(_int zeroreg -1 0 188(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 189(_array -1((_dto i 23 i 0)))))
		(_sig(_int a 30 0 189(_arch(_uni))))
		(_sig(_int adress 30 0 190(_arch(_uni))))
		(_sig(_int aluout 30 0 191(_arch(_uni))))
		(_sig(_int b 30 0 192(_arch(_uni))))
		(_sig(_int BUS1212 30 0 193(_arch(_uni))))
		(_sig(_int BUS1426 30 0 194(_arch(_uni))))
		(_sig(_int BUS1473 30 0 195(_arch(_uni))))
		(_sig(_int BUS3388 30 0 196(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1346 0 197(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS4565 31 0 197(_arch(_uni))))
		(_sig(_int BUS803 30 0 198(_arch(_uni))))
		(_sig(_int BUS822 30 0 199(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 200(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 32 0 200(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1350 0 201(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 33 0 201(_arch(_uni))))
		(_sig(_int luiimm 30 0 202(_arch(_uni))))
		(_sig(_int memoryout 30 0 203(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1352 0 204(_array -1((_dto i 3 i 0)))))
		(_sig(_int nextstate 34 0 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 205(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 35 0 205(_arch(_uni))))
		(_sig(_int pcbus 30 0 206(_arch(_uni))))
		(_sig(_int pcsrc 30 0 207(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1356 0 208(_array -1((_dto i 2 i 0)))))
		(_sig(_int rd 36 0 208(_arch(_uni))))
		(_sig(_int regw 36 0 209(_arch(_uni))))
		(_sig(_int regwriteback 30 0 210(_arch(_uni))))
		(_sig(_int rs 36 0 211(_arch(_uni))))
		(_sig(_int rt 36 0 212(_arch(_uni))))
		(_sig(_int signextimm 30 0 213(_arch(_uni))))
		(_sig(_int state 34 0 214(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 217(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment(_trgt(5))(_sens(7)(21(19))(21(0))))))
			(line__433(_arch 1 0 433(_assignment(_trgt(35)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
I 000051 55 1690          1676489867527 behavioral
(_unit VHDL(memory 0 5(behavioral 0 16))
	(_version vef)
	(_time 1676489867528 2023.02.15 21:37:47)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code ddde8e8f8c8addcb8988cf8685db89dbd8db89db8b)
	(_ent
		(_time 1676469157079)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 8(_array -1((_dto i 23 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int wflag -1 0 9(_ent(_in))))
		(_port(_int dataIn 0 0 10(_ent(_in))))
		(_port(_int rflag -1 0 11(_ent(_in))))
		(_port(_int dataOut 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int memory_block 0 17(_array 1((_to i 0 i 4095)))))
		(_sig(_int mem 2 0 18(_arch(_uni((0(_string \"00010010"\))(1(_string \"01000000"\))(2(_string \"00101010"\))(3(_string \"00010010"\))(4(_string \"00100000"\))(5(_string \"00101101"\))(6(_string \"00000110"\))(7(_string \"01101000"\))(8(_string \"10000000"\))(42(_string \"00000001"\))(45(_string \"00000010"\))(_others(_string \"00000000"\)))))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(6))(_sens(0)(1(d_11_0))(2)(3(d_7_0))(3(d_15_8))(3(d_23_16)))(_dssslsensitivity 1)(_mon))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(6)(1(d_11_0))(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1775          1676489867536 behavioral
(_unit VHDL(memory_tb 0 40(behavioral 0 54))
	(_version vef)
	(_time 1676489867537 2023.02.15 21:37:47)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code edeebebebcbaedfbbfe2ffb6b5e8bbeae9ebefebb9)
	(_ent
		(_time 1675458965046)
	)
	(_comp
		(memory
			(_object
				(_port(_int clk -1 0 57(_ent (_in))))
				(_port(_int address 0 0 58(_ent (_in))))
				(_port(_int wflag -1 0 59(_ent (_in))))
				(_port(_int dataIn 0 0 60(_ent (_in))))
				(_port(_int rflag -1 0 61(_ent (_in))))
				(_port(_int dataOut 0 0 62(_ent (_out))))
			)
		)
	)
	(_inst mem_inst 0 74(_comp memory)
		(_port
			((clk)(clk))
			((address)(address))
			((wflag)(wflag))
			((dataIn)(dataIn))
			((rflag)(rflag))
			((dataOut)(dataOut))
		)
		(_use(_ent . memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 58(_array -1((_dto i 23 i 0)))))
		(_sig(_int clk -1 0 66(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 67(_array -1((_dto i 23 i 0)))))
		(_sig(_int address 1 0 67(_arch(_uni((_others(i 2)))))))
		(_sig(_int wflag -1 0 68(_arch(_uni((i 2))))))
		(_sig(_int dataIn 1 0 69(_arch(_uni((_others(i 2)))))))
		(_sig(_int rflag -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int dataOut 1 0 71(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 84(_prcs(_wait_for)(_trgt(0)))))
			(test_process(_arch 1 0 92(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33751555 33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . behavioral 2 -1)
)
V 000049 55 14901         1676489871560 DataPath
(_unit VHDL(datapath 0 27(datapath 0 35))
	(_version vef)
	(_time 1676489871561 2023.02.15 21:37:51)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code 9d9d9e92c8cbcd8b9c9b94ce8cc6c89b959b999b9c9a99)
	(_ent
		(_time 1676478317263)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 91(_ent (_in))))
				(_port(_int in0 14 0 92(_ent (_in))))
				(_port(_int in1 14 0 93(_ent (_in))))
				(_port(_int out1 14 0 94(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 142(_ent (_in(_string \"0000"\)))))
				(_port(_int clk -1 0 143(_ent (_in))))
				(_port(_int dout 23 0 144(_ent (_out))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 68(_ent (_in))))
				(_port(_int instw -1 0 69(_ent (_in((i 2))))))
				(_port(_int cond 9 0 70(_ent (_out))))
				(_port(_int op 10 0 71(_ent (_out))))
				(_port(_int sf -1 0 72(_ent (_out))))
				(_port(_int rd 11 0 73(_ent (_out))))
				(_port(_int rs 11 0 74(_ent (_out))))
				(_port(_int rt 11 0 75(_ent (_out))))
				(_port(_int imm 12 0 76(_ent (_out))))
			)
		)
		(clock_generator
			(_object
				(_port(_int clk_out -1 0 51(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 118(_ent (_in))))
				(_port(_int in0 20 0 119(_ent (_in))))
				(_port(_int in1 20 0 120(_ent (_in))))
				(_port(_int in2 20 0 121(_ent (_in))))
				(_port(_int in3 20 0 122(_ent (_in))))
				(_port(_int out1 20 0 123(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 149(_ent (_in((i 2))))))
				(_port(_int read_reg1 24 0 150(_ent (_in))))
				(_port(_int read_reg2 24 0 151(_ent (_in))))
				(_port(_int write_reg 24 0 152(_ent (_in))))
				(_port(_int write_data 25 0 153(_ent (_in))))
				(_port(_int read_data1 25 0 154(_ent (_out))))
				(_port(_int read_data2 25 0 155(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 99(_ent (_in))))
				(_port(_int in0 16 0 100(_ent (_in))))
				(_port(_int in1 16 0 101(_ent (_in))))
				(_port(_int in2 16 0 102(_ent (_in))))
				(_port(_int out1 16 0 103(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 41(_ent (_in))))
				(_port(_int B 2 0 42(_ent (_in))))
				(_port(_int ctrl 3 0 43(_ent (_in))))
				(_port(_int sign -1 0 44(_ent (_in))))
				(_port(_int zero -1 0 45(_ent (_out))))
				(_port(_int result 2 0 46(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 135(_ent (_in))))
				(_port(_int clk -1 0 136(_ent (_in))))
				(_port(_int dout 22 0 137(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 56(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 57(_ent (_in))))
				(_port(_int cond 6 0 58(_ent (_in))))
				(_port(_int sf -1 0 59(_ent (_in))))
				(_port(_int zero -1 0 60(_ent (_in))))
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int nextstate 4 0 62(_ent (_out))))
				(_port(_int flags 7 0 63(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 108(_ent (_in))))
				(_port(_int in0 18 0 109(_ent (_in))))
				(_port(_int in1 18 0 110(_ent (_in))))
				(_port(_int in2 18 0 111(_ent (_in))))
				(_port(_int in3 18 0 112(_ent (_in))))
				(_port(_int out1 18 0 113(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 81(_ent (_in))))
				(_port(_int address 13 0 82(_ent (_in))))
				(_port(_int wflag -1 0 83(_ent (_in))))
				(_port(_int dataIn 13 0 84(_ent (_in))))
				(_port(_int rflag -1 0 85(_ent (_in))))
				(_port(_int dataOut 13 0 86(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int enable -1 0 128(_ent (_in((i 2))))))
				(_port(_int pc_in 21 0 129(_ent (_in))))
				(_port(_int pc_out 21 0 130(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 160(_ent (_in))))
				(_port(_int out1 27 0 161(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 166(_ent (_in))))
				(_port(_int out1 29 0 167(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 172(_ent (_in((i 2))))))
				(_port(_int wflag -1 0 173(_ent (_in((i 2))))))
				(_port(_int dout -1 0 174(_ent (_out))))
			)
		)
	)
	(_inst U10 0 223(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(pcbus))
			((in1)(aluout))
			((out1)(adress))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 231(_comp register_4bit)
		(_port
			((din)(nextstate))
			((clk)(clk))
			((dout)(state))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 240(_comp inst_decode)
		(_port
			((inst)(BUS1473))
			((instw)(control(13)))
			((cond)(cond))
			((op)(opcode))
			((sf)(sf))
			((rd)(rd))
			((rs)(rs))
			((rt)(rt))
			((imm)(BUS4565))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U15 0 255(_comp clock_generator)
		(_port
			((clk_out)(clk))
		)
		(_use(_ent . clock_generator)
		)
	)
	(_inst U16 0 260(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(rd))
			((in1)(rt))
			((in2)(n1))
			((in3)(n7))
			((out1)(regw))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 271(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(rs))
			((read_reg2)(rt))
			((write_reg)(regw))
			((write_data)(regwriteback))
			((read_data1)(BUS3388))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 282(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(pcbus))
			((in1)(a))
			((out1)(BUS803))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 290(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(b))
			((in1)(signextimm))
			((in2)(Input3))
			((out1)(BUS822))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 300(_comp alu)
		(_port
			((A)(BUS803))
			((B)(BUS822))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(zeroflag))
			((result)(BUS1212))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 312(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(a))
			((in1)(aluout))
			((out1)(pcsrc))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 320(_comp register_24bit)
		(_port
			((din)(BUS1212))
			((clk)(clk))
			((dout)(aluout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 327(_comp register_24bit)
		(_port
			((din)(BUS3388))
			((clk)(clk))
			((dout)(a))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 334(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(clk))
			((dout)(b))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 341(_comp register_24bit)
		(_port
			((din)(BUS1473))
			((clk)(clk))
			((dout)(memoryout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 348(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zeroreg))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 360(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(memoryout))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(aluout))
			((in3)(luiimm))
			((out1)(regwriteback))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 394(_comp memory)
		(_port
			((clk)(clk))
			((address)(adress))
			((wflag)(control(17)))
			((dataIn)(aluout))
			((rflag)(control(16)))
			((dataOut)(BUS1473))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 404(_comp pc)
		(_port
			((enable)(NET2709))
			((pc_in)(pcsrc))
			((pc_out)(pcbus))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 411(_comp rotate)
		(_port
			((in1)(BUS4565))
			((out1)(luiimm))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 417(_comp sign_extender)
		(_port
			((in1)(BUS4565))
			((out1)(signextimm))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 423(_comp status_register_8bit)
		(_port
			((din)(zeroflag))
			((wflag)(control(3)))
			((dout)(zeroreg))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 41(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 63(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 68(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 73(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 76(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 82(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 92(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 100(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 109(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 118(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 119(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 129(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 135(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 142(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 150(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 153(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 160(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 161(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 166(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 167(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 179(_arch((i 4)))))
		(_sig(_int beq -1 0 183(_int(_uni))))
		(_sig(_int clk -1 0 184(_arch(_uni))))
		(_sig(_int NET2709 -1 0 185(_arch(_uni))))
		(_sig(_int sf -1 0 186(_arch(_uni))))
		(_sig(_int zeroflag -1 0 187(_arch(_uni))))
		(_sig(_int zeroreg -1 0 188(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 189(_array -1((_dto i 23 i 0)))))
		(_sig(_int a 30 0 189(_arch(_uni))))
		(_sig(_int adress 30 0 190(_arch(_uni))))
		(_sig(_int aluout 30 0 191(_arch(_uni))))
		(_sig(_int b 30 0 192(_arch(_uni))))
		(_sig(_int BUS1212 30 0 193(_arch(_uni))))
		(_sig(_int BUS1426 30 0 194(_arch(_uni))))
		(_sig(_int BUS1473 30 0 195(_arch(_uni))))
		(_sig(_int BUS3388 30 0 196(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1346 0 197(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS4565 31 0 197(_arch(_uni))))
		(_sig(_int BUS803 30 0 198(_arch(_uni))))
		(_sig(_int BUS822 30 0 199(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 200(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 32 0 200(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1350 0 201(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 33 0 201(_arch(_uni))))
		(_sig(_int luiimm 30 0 202(_arch(_uni))))
		(_sig(_int memoryout 30 0 203(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1352 0 204(_array -1((_dto i 3 i 0)))))
		(_sig(_int nextstate 34 0 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 205(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 35 0 205(_arch(_uni))))
		(_sig(_int pcbus 30 0 206(_arch(_uni))))
		(_sig(_int pcsrc 30 0 207(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1356 0 208(_array -1((_dto i 2 i 0)))))
		(_sig(_int rd 36 0 208(_arch(_uni))))
		(_sig(_int regw 36 0 209(_arch(_uni))))
		(_sig(_int regwriteback 30 0 210(_arch(_uni))))
		(_sig(_int rs 36 0 211(_arch(_uni))))
		(_sig(_int rt 36 0 212(_arch(_uni))))
		(_sig(_int signextimm 30 0 213(_arch(_uni))))
		(_sig(_int state 34 0 214(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 217(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment(_trgt(5))(_sens(7)(21(19))(21(0))))))
			(line__433(_arch 1 0 433(_assignment(_trgt(35)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
V 000049 55 14901         1676491257608 DataPath
(_unit VHDL(datapath 0 27(datapath 0 35))
	(_version vef)
	(_time 1676491257609 2023.02.15 22:00:57)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code ebe5bbb8b8bdbbfdeaede2b8fab0beede3edefedeaecef)
	(_ent
		(_time 1676478317263)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 91(_ent (_in))))
				(_port(_int in0 14 0 92(_ent (_in))))
				(_port(_int in1 14 0 93(_ent (_in))))
				(_port(_int out1 14 0 94(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 142(_ent (_in(_string \"0000"\)))))
				(_port(_int clk -1 0 143(_ent (_in))))
				(_port(_int dout 23 0 144(_ent (_out))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 68(_ent (_in))))
				(_port(_int instw -1 0 69(_ent (_in((i 2))))))
				(_port(_int cond 9 0 70(_ent (_out))))
				(_port(_int op 10 0 71(_ent (_out))))
				(_port(_int sf -1 0 72(_ent (_out))))
				(_port(_int rd 11 0 73(_ent (_out))))
				(_port(_int rs 11 0 74(_ent (_out))))
				(_port(_int rt 11 0 75(_ent (_out))))
				(_port(_int imm 12 0 76(_ent (_out))))
			)
		)
		(clock_generator
			(_object
				(_port(_int clk_out -1 0 51(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 118(_ent (_in))))
				(_port(_int in0 20 0 119(_ent (_in))))
				(_port(_int in1 20 0 120(_ent (_in))))
				(_port(_int in2 20 0 121(_ent (_in))))
				(_port(_int in3 20 0 122(_ent (_in))))
				(_port(_int out1 20 0 123(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 149(_ent (_in((i 2))))))
				(_port(_int read_reg1 24 0 150(_ent (_in))))
				(_port(_int read_reg2 24 0 151(_ent (_in))))
				(_port(_int write_reg 24 0 152(_ent (_in))))
				(_port(_int write_data 25 0 153(_ent (_in))))
				(_port(_int read_data1 25 0 154(_ent (_out))))
				(_port(_int read_data2 25 0 155(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 99(_ent (_in))))
				(_port(_int in0 16 0 100(_ent (_in))))
				(_port(_int in1 16 0 101(_ent (_in))))
				(_port(_int in2 16 0 102(_ent (_in))))
				(_port(_int out1 16 0 103(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 41(_ent (_in))))
				(_port(_int B 2 0 42(_ent (_in))))
				(_port(_int ctrl 3 0 43(_ent (_in))))
				(_port(_int sign -1 0 44(_ent (_in))))
				(_port(_int zero -1 0 45(_ent (_out))))
				(_port(_int result 2 0 46(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 135(_ent (_in))))
				(_port(_int clk -1 0 136(_ent (_in))))
				(_port(_int dout 22 0 137(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 56(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 57(_ent (_in))))
				(_port(_int cond 6 0 58(_ent (_in))))
				(_port(_int sf -1 0 59(_ent (_in))))
				(_port(_int zero -1 0 60(_ent (_in))))
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int nextstate 4 0 62(_ent (_out))))
				(_port(_int flags 7 0 63(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 108(_ent (_in))))
				(_port(_int in0 18 0 109(_ent (_in))))
				(_port(_int in1 18 0 110(_ent (_in))))
				(_port(_int in2 18 0 111(_ent (_in))))
				(_port(_int in3 18 0 112(_ent (_in))))
				(_port(_int out1 18 0 113(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 81(_ent (_in))))
				(_port(_int address 13 0 82(_ent (_in))))
				(_port(_int wflag -1 0 83(_ent (_in))))
				(_port(_int dataIn 13 0 84(_ent (_in))))
				(_port(_int rflag -1 0 85(_ent (_in))))
				(_port(_int dataOut 13 0 86(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int enable -1 0 128(_ent (_in((i 2))))))
				(_port(_int pc_in 21 0 129(_ent (_in))))
				(_port(_int pc_out 21 0 130(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 160(_ent (_in))))
				(_port(_int out1 27 0 161(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 166(_ent (_in))))
				(_port(_int out1 29 0 167(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 172(_ent (_in((i 2))))))
				(_port(_int wflag -1 0 173(_ent (_in((i 2))))))
				(_port(_int dout -1 0 174(_ent (_out))))
			)
		)
	)
	(_inst U10 0 223(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(pcbus))
			((in1)(aluout))
			((out1)(adress))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 231(_comp register_4bit)
		(_port
			((din)(nextstate))
			((clk)(clk))
			((dout)(state))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 240(_comp inst_decode)
		(_port
			((inst)(BUS1473))
			((instw)(control(13)))
			((cond)(cond))
			((op)(opcode))
			((sf)(sf))
			((rd)(rd))
			((rs)(rs))
			((rt)(rt))
			((imm)(BUS4565))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U15 0 255(_comp clock_generator)
		(_port
			((clk_out)(clk))
		)
		(_use(_ent . clock_generator)
		)
	)
	(_inst U16 0 260(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(rd))
			((in1)(rt))
			((in2)(n1))
			((in3)(n7))
			((out1)(regw))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 271(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(rs))
			((read_reg2)(rt))
			((write_reg)(regw))
			((write_data)(regwriteback))
			((read_data1)(BUS3388))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 282(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(pcbus))
			((in1)(a))
			((out1)(BUS803))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 290(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(b))
			((in1)(signextimm))
			((in2)(Input3))
			((out1)(BUS822))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 300(_comp alu)
		(_port
			((A)(BUS803))
			((B)(BUS822))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(zeroflag))
			((result)(BUS4752))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 312(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(a))
			((in1)(aluout))
			((out1)(pcsrc))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 320(_comp register_24bit)
		(_port
			((din)(BUS4752))
			((clk)(clk))
			((dout)(aluout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 327(_comp register_24bit)
		(_port
			((din)(BUS3388))
			((clk)(clk))
			((dout)(a))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 334(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(clk))
			((dout)(b))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 341(_comp register_24bit)
		(_port
			((din)(BUS1473))
			((clk)(clk))
			((dout)(memoryout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 348(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zeroreg))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 360(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(memoryout))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(aluout))
			((in3)(luiimm))
			((out1)(regwriteback))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 394(_comp memory)
		(_port
			((clk)(clk))
			((address)(adress))
			((wflag)(control(17)))
			((dataIn)(aluout))
			((rflag)(control(16)))
			((dataOut)(BUS1473))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 404(_comp pc)
		(_port
			((enable)(NET2709))
			((pc_in)(pcsrc))
			((pc_out)(pcbus))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 411(_comp rotate)
		(_port
			((in1)(BUS4565))
			((out1)(luiimm))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 417(_comp sign_extender)
		(_port
			((in1)(BUS4565))
			((out1)(signextimm))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 423(_comp status_register_8bit)
		(_port
			((din)(zeroflag))
			((wflag)(control(3)))
			((dout)(zeroreg))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 41(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 63(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 68(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 73(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 76(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 82(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 92(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 100(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 109(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 118(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 119(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 129(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 135(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 142(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 150(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 153(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 160(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 161(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 166(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 167(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 179(_arch((i 4)))))
		(_sig(_int beq -1 0 183(_int(_uni))))
		(_sig(_int clk -1 0 184(_arch(_uni))))
		(_sig(_int NET2709 -1 0 185(_arch(_uni))))
		(_sig(_int sf -1 0 186(_arch(_uni))))
		(_sig(_int zeroflag -1 0 187(_arch(_uni))))
		(_sig(_int zeroreg -1 0 188(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 189(_array -1((_dto i 23 i 0)))))
		(_sig(_int a 30 0 189(_arch(_uni))))
		(_sig(_int adress 30 0 190(_arch(_uni))))
		(_sig(_int aluout 30 0 191(_arch(_uni))))
		(_sig(_int b 30 0 192(_arch(_uni))))
		(_sig(_int BUS1426 30 0 193(_arch(_uni))))
		(_sig(_int BUS1473 30 0 194(_arch(_uni))))
		(_sig(_int BUS3388 30 0 195(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1346 0 196(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS4565 31 0 196(_arch(_uni))))
		(_sig(_int BUS4752 30 0 197(_arch(_uni))))
		(_sig(_int BUS803 30 0 198(_arch(_uni))))
		(_sig(_int BUS822 30 0 199(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 200(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 32 0 200(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1350 0 201(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 33 0 201(_arch(_uni))))
		(_sig(_int luiimm 30 0 202(_arch(_uni))))
		(_sig(_int memoryout 30 0 203(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1352 0 204(_array -1((_dto i 3 i 0)))))
		(_sig(_int nextstate 34 0 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 205(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 35 0 205(_arch(_uni))))
		(_sig(_int pcbus 30 0 206(_arch(_uni))))
		(_sig(_int pcsrc 30 0 207(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1356 0 208(_array -1((_dto i 2 i 0)))))
		(_sig(_int rd 36 0 208(_arch(_uni))))
		(_sig(_int regw 36 0 209(_arch(_uni))))
		(_sig(_int regwriteback 30 0 210(_arch(_uni))))
		(_sig(_int rs 36 0 211(_arch(_uni))))
		(_sig(_int rt 36 0 212(_arch(_uni))))
		(_sig(_int signextimm 30 0 213(_arch(_uni))))
		(_sig(_int state 34 0 214(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 217(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment(_trgt(5))(_sens(7)(21(19))(21(0))))))
			(line__433(_arch 1 0 433(_assignment(_trgt(35)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
V 000049 55 14901         1676491295069 DataPath
(_unit VHDL(datapath 0 27(datapath 0 35))
	(_version vef)
	(_time 1676491295070 2023.02.15 22:01:35)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code 383c3c3d316e682e393e316b29636d3e303e3c3e393f3c)
	(_ent
		(_time 1676478317263)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 91(_ent (_in))))
				(_port(_int in0 14 0 92(_ent (_in))))
				(_port(_int in1 14 0 93(_ent (_in))))
				(_port(_int out1 14 0 94(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 142(_ent (_in(_string \"0000"\)))))
				(_port(_int clk -1 0 143(_ent (_in))))
				(_port(_int dout 23 0 144(_ent (_out))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 68(_ent (_in))))
				(_port(_int instw -1 0 69(_ent (_in((i 2))))))
				(_port(_int cond 9 0 70(_ent (_out))))
				(_port(_int op 10 0 71(_ent (_out))))
				(_port(_int sf -1 0 72(_ent (_out))))
				(_port(_int rd 11 0 73(_ent (_out))))
				(_port(_int rs 11 0 74(_ent (_out))))
				(_port(_int rt 11 0 75(_ent (_out))))
				(_port(_int imm 12 0 76(_ent (_out))))
			)
		)
		(clock_generator
			(_object
				(_port(_int clk_out -1 0 51(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 118(_ent (_in))))
				(_port(_int in0 20 0 119(_ent (_in))))
				(_port(_int in1 20 0 120(_ent (_in))))
				(_port(_int in2 20 0 121(_ent (_in))))
				(_port(_int in3 20 0 122(_ent (_in))))
				(_port(_int out1 20 0 123(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 149(_ent (_in((i 2))))))
				(_port(_int read_reg1 24 0 150(_ent (_in))))
				(_port(_int read_reg2 24 0 151(_ent (_in))))
				(_port(_int write_reg 24 0 152(_ent (_in))))
				(_port(_int write_data 25 0 153(_ent (_in))))
				(_port(_int read_data1 25 0 154(_ent (_out))))
				(_port(_int read_data2 25 0 155(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 99(_ent (_in))))
				(_port(_int in0 16 0 100(_ent (_in))))
				(_port(_int in1 16 0 101(_ent (_in))))
				(_port(_int in2 16 0 102(_ent (_in))))
				(_port(_int out1 16 0 103(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 41(_ent (_in))))
				(_port(_int B 2 0 42(_ent (_in))))
				(_port(_int ctrl 3 0 43(_ent (_in))))
				(_port(_int sign -1 0 44(_ent (_in))))
				(_port(_int zero -1 0 45(_ent (_out))))
				(_port(_int result 2 0 46(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 135(_ent (_in))))
				(_port(_int clk -1 0 136(_ent (_in))))
				(_port(_int dout 22 0 137(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 56(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 57(_ent (_in))))
				(_port(_int cond 6 0 58(_ent (_in))))
				(_port(_int sf -1 0 59(_ent (_in))))
				(_port(_int zero -1 0 60(_ent (_in))))
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int nextstate 4 0 62(_ent (_out))))
				(_port(_int flags 7 0 63(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 108(_ent (_in))))
				(_port(_int in0 18 0 109(_ent (_in))))
				(_port(_int in1 18 0 110(_ent (_in))))
				(_port(_int in2 18 0 111(_ent (_in))))
				(_port(_int in3 18 0 112(_ent (_in))))
				(_port(_int out1 18 0 113(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 81(_ent (_in))))
				(_port(_int address 13 0 82(_ent (_in))))
				(_port(_int wflag -1 0 83(_ent (_in))))
				(_port(_int dataIn 13 0 84(_ent (_in))))
				(_port(_int rflag -1 0 85(_ent (_in))))
				(_port(_int dataOut 13 0 86(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int enable -1 0 128(_ent (_in((i 2))))))
				(_port(_int pc_in 21 0 129(_ent (_in))))
				(_port(_int pc_out 21 0 130(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 160(_ent (_in))))
				(_port(_int out1 27 0 161(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 166(_ent (_in))))
				(_port(_int out1 29 0 167(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 172(_ent (_in((i 2))))))
				(_port(_int wflag -1 0 173(_ent (_in((i 2))))))
				(_port(_int dout -1 0 174(_ent (_out))))
			)
		)
	)
	(_inst U10 0 223(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(pcbus))
			((in1)(aluout))
			((out1)(adress))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 231(_comp register_4bit)
		(_port
			((din)(nextstate))
			((clk)(clk))
			((dout)(state))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 240(_comp inst_decode)
		(_port
			((inst)(BUS1473))
			((instw)(control(13)))
			((cond)(cond))
			((op)(opcode))
			((sf)(sf))
			((rd)(rd))
			((rs)(rs))
			((rt)(rt))
			((imm)(BUS4565))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U15 0 255(_comp clock_generator)
		(_port
			((clk_out)(clk))
		)
		(_use(_ent . clock_generator)
		)
	)
	(_inst U16 0 260(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(rd))
			((in1)(rt))
			((in2)(n1))
			((in3)(n7))
			((out1)(regw))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 271(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(rs))
			((read_reg2)(rt))
			((write_reg)(regw))
			((write_data)(regwriteback))
			((read_data1)(BUS3388))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 282(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(pcbus))
			((in1)(a))
			((out1)(BUS803))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 290(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(b))
			((in1)(signextimm))
			((in2)(Input3))
			((out1)(BUS822))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 300(_comp alu)
		(_port
			((A)(BUS803))
			((B)(BUS822))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(zeroflag))
			((result)(alubreg))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 312(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(a))
			((in1)(aluout))
			((out1)(pcsrc))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 320(_comp register_24bit)
		(_port
			((din)(alubreg))
			((clk)(clk))
			((dout)(aluout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 327(_comp register_24bit)
		(_port
			((din)(BUS3388))
			((clk)(clk))
			((dout)(a))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 334(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(clk))
			((dout)(b))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 341(_comp register_24bit)
		(_port
			((din)(BUS1473))
			((clk)(clk))
			((dout)(memoryout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 348(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zeroreg))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 360(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(memoryout))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(aluout))
			((in3)(luiimm))
			((out1)(regwriteback))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 394(_comp memory)
		(_port
			((clk)(clk))
			((address)(adress))
			((wflag)(control(17)))
			((dataIn)(aluout))
			((rflag)(control(16)))
			((dataOut)(BUS1473))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 404(_comp pc)
		(_port
			((enable)(NET2709))
			((pc_in)(pcsrc))
			((pc_out)(pcbus))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 411(_comp rotate)
		(_port
			((in1)(BUS4565))
			((out1)(luiimm))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 417(_comp sign_extender)
		(_port
			((in1)(BUS4565))
			((out1)(signextimm))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 423(_comp status_register_8bit)
		(_port
			((din)(zeroflag))
			((wflag)(control(3)))
			((dout)(zeroreg))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 41(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 63(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 68(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 73(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 76(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 82(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 92(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 100(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 109(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 118(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 119(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 129(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 135(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 142(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 150(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 153(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 160(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 161(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 166(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 167(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 179(_arch((i 4)))))
		(_sig(_int beq -1 0 183(_int(_uni))))
		(_sig(_int clk -1 0 184(_arch(_uni))))
		(_sig(_int NET2709 -1 0 185(_arch(_uni))))
		(_sig(_int sf -1 0 186(_arch(_uni))))
		(_sig(_int zeroflag -1 0 187(_arch(_uni))))
		(_sig(_int zeroreg -1 0 188(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 189(_array -1((_dto i 23 i 0)))))
		(_sig(_int a 30 0 189(_arch(_uni))))
		(_sig(_int adress 30 0 190(_arch(_uni))))
		(_sig(_int alubreg 30 0 191(_arch(_uni))))
		(_sig(_int aluout 30 0 192(_arch(_uni))))
		(_sig(_int b 30 0 193(_arch(_uni))))
		(_sig(_int BUS1426 30 0 194(_arch(_uni))))
		(_sig(_int BUS1473 30 0 195(_arch(_uni))))
		(_sig(_int BUS3388 30 0 196(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1346 0 197(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS4565 31 0 197(_arch(_uni))))
		(_sig(_int BUS803 30 0 198(_arch(_uni))))
		(_sig(_int BUS822 30 0 199(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 200(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 32 0 200(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1350 0 201(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 33 0 201(_arch(_uni))))
		(_sig(_int luiimm 30 0 202(_arch(_uni))))
		(_sig(_int memoryout 30 0 203(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1352 0 204(_array -1((_dto i 3 i 0)))))
		(_sig(_int nextstate 34 0 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 205(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 35 0 205(_arch(_uni))))
		(_sig(_int pcbus 30 0 206(_arch(_uni))))
		(_sig(_int pcsrc 30 0 207(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1356 0 208(_array -1((_dto i 2 i 0)))))
		(_sig(_int rd 36 0 208(_arch(_uni))))
		(_sig(_int regw 36 0 209(_arch(_uni))))
		(_sig(_int regwriteback 30 0 210(_arch(_uni))))
		(_sig(_int rs 36 0 211(_arch(_uni))))
		(_sig(_int rt 36 0 212(_arch(_uni))))
		(_sig(_int signextimm 30 0 213(_arch(_uni))))
		(_sig(_int state 34 0 214(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 217(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment(_trgt(5))(_sens(7)(21(19))(21(0))))))
			(line__433(_arch 1 0 433(_assignment(_trgt(35)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
V 000049 55 14889         1676491819543 DataPath
(_unit VHDL(datapath 0 27(datapath 0 35))
	(_version vef)
	(_time 1676491819544 2023.02.15 22:10:19)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code ede9e9beb8bbbdfbecebe4befcb6b8ebe5ebe9ebeceae9)
	(_ent
		(_time 1676478317263)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 91(_ent (_in))))
				(_port(_int in0 14 0 92(_ent (_in))))
				(_port(_int in1 14 0 93(_ent (_in))))
				(_port(_int out1 14 0 94(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 142(_ent (_in(_string \"0000"\)))))
				(_port(_int clk -1 0 143(_ent (_in))))
				(_port(_int dout 23 0 144(_ent (_out))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 68(_ent (_in))))
				(_port(_int instw -1 0 69(_ent (_in((i 2))))))
				(_port(_int cond 9 0 70(_ent (_out))))
				(_port(_int op 10 0 71(_ent (_out))))
				(_port(_int sf -1 0 72(_ent (_out))))
				(_port(_int rd 11 0 73(_ent (_out))))
				(_port(_int rs 11 0 74(_ent (_out))))
				(_port(_int rt 11 0 75(_ent (_out))))
				(_port(_int imm 12 0 76(_ent (_out))))
			)
		)
		(clock_generator
			(_object
				(_port(_int clk_out -1 0 51(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 118(_ent (_in))))
				(_port(_int in0 20 0 119(_ent (_in))))
				(_port(_int in1 20 0 120(_ent (_in))))
				(_port(_int in2 20 0 121(_ent (_in))))
				(_port(_int in3 20 0 122(_ent (_in))))
				(_port(_int out1 20 0 123(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 149(_ent (_in((i 2))))))
				(_port(_int read_reg1 24 0 150(_ent (_in))))
				(_port(_int read_reg2 24 0 151(_ent (_in))))
				(_port(_int write_reg 24 0 152(_ent (_in))))
				(_port(_int write_data 25 0 153(_ent (_in))))
				(_port(_int read_data1 25 0 154(_ent (_out))))
				(_port(_int read_data2 25 0 155(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 99(_ent (_in))))
				(_port(_int in0 16 0 100(_ent (_in))))
				(_port(_int in1 16 0 101(_ent (_in))))
				(_port(_int in2 16 0 102(_ent (_in))))
				(_port(_int out1 16 0 103(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 41(_ent (_in))))
				(_port(_int B 2 0 42(_ent (_in))))
				(_port(_int ctrl 3 0 43(_ent (_in))))
				(_port(_int sign -1 0 44(_ent (_in))))
				(_port(_int zero -1 0 45(_ent (_out))))
				(_port(_int result 2 0 46(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 135(_ent (_in))))
				(_port(_int clk -1 0 136(_ent (_in))))
				(_port(_int dout 22 0 137(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 56(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 57(_ent (_in))))
				(_port(_int cond 6 0 58(_ent (_in))))
				(_port(_int sf -1 0 59(_ent (_in))))
				(_port(_int zero -1 0 60(_ent (_in))))
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int nextstate 4 0 62(_ent (_out))))
				(_port(_int flags 7 0 63(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 108(_ent (_in))))
				(_port(_int in0 18 0 109(_ent (_in))))
				(_port(_int in1 18 0 110(_ent (_in))))
				(_port(_int in2 18 0 111(_ent (_in))))
				(_port(_int in3 18 0 112(_ent (_in))))
				(_port(_int out1 18 0 113(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 81(_ent (_in))))
				(_port(_int address 13 0 82(_ent (_in))))
				(_port(_int wflag -1 0 83(_ent (_in))))
				(_port(_int dataIn 13 0 84(_ent (_in))))
				(_port(_int rflag -1 0 85(_ent (_in))))
				(_port(_int dataOut 13 0 86(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int enable -1 0 128(_ent (_in((i 2))))))
				(_port(_int pc_in 21 0 129(_ent (_in))))
				(_port(_int pc_out 21 0 130(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 160(_ent (_in))))
				(_port(_int out1 27 0 161(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 166(_ent (_in))))
				(_port(_int out1 29 0 167(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 172(_ent (_in((i 2))))))
				(_port(_int wflag -1 0 173(_ent (_in((i 2))))))
				(_port(_int dout -1 0 174(_ent (_out))))
			)
		)
	)
	(_inst U10 0 223(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(pcbus))
			((in1)(aluout))
			((out1)(adress))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 231(_comp register_4bit)
		(_port
			((din)(nextstate))
			((clk)(clk))
			((dout)(state))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 240(_comp inst_decode)
		(_port
			((inst)(BUS1473))
			((instw)(control(13)))
			((cond)(cond))
			((op)(opcode))
			((sf)(sf))
			((rd)(rd))
			((rs)(rs))
			((rt)(rt))
			((imm)(BUS4565))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U15 0 255(_comp clock_generator)
		(_port
			((clk_out)(clk))
		)
		(_use(_ent . clock_generator)
		)
	)
	(_inst U16 0 260(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(rd))
			((in1)(rt))
			((in2)(n1))
			((in3)(n7))
			((out1)(regw))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 271(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(rs))
			((read_reg2)(rt))
			((write_reg)(regw))
			((write_data)(regwriteback))
			((read_data1)(BUS3388))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 282(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(pcbus))
			((in1)(a))
			((out1)(alu1))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 290(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(b))
			((in1)(signextimm))
			((in2)(Input3))
			((out1)(alu2))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 300(_comp alu)
		(_port
			((A)(alu1))
			((B)(alu2))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(zeroflag))
			((result)(alubreg))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 312(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(a))
			((in1)(aluout))
			((out1)(pcsrc))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 320(_comp register_24bit)
		(_port
			((din)(alubreg))
			((clk)(clk))
			((dout)(aluout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 327(_comp register_24bit)
		(_port
			((din)(BUS3388))
			((clk)(clk))
			((dout)(a))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 334(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(clk))
			((dout)(b))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 341(_comp register_24bit)
		(_port
			((din)(BUS1473))
			((clk)(clk))
			((dout)(memoryout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 348(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zeroreg))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 360(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(memoryout))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(aluout))
			((in3)(luiimm))
			((out1)(regwriteback))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 394(_comp memory)
		(_port
			((clk)(clk))
			((address)(adress))
			((wflag)(control(17)))
			((dataIn)(aluout))
			((rflag)(control(16)))
			((dataOut)(BUS1473))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 404(_comp pc)
		(_port
			((enable)(NET2709))
			((pc_in)(pcsrc))
			((pc_out)(pcbus))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 411(_comp rotate)
		(_port
			((in1)(BUS4565))
			((out1)(luiimm))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 417(_comp sign_extender)
		(_port
			((in1)(BUS4565))
			((out1)(signextimm))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 423(_comp status_register_8bit)
		(_port
			((din)(zeroflag))
			((wflag)(control(3)))
			((dout)(zeroreg))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 41(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 63(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 68(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 73(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 76(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 82(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 92(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 100(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 109(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 118(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 119(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 129(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 135(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 142(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 150(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 153(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 160(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 161(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 166(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 167(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 179(_arch((i 4)))))
		(_sig(_int beq -1 0 183(_int(_uni))))
		(_sig(_int clk -1 0 184(_arch(_uni))))
		(_sig(_int NET2709 -1 0 185(_arch(_uni))))
		(_sig(_int sf -1 0 186(_arch(_uni))))
		(_sig(_int zeroflag -1 0 187(_arch(_uni))))
		(_sig(_int zeroreg -1 0 188(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 189(_array -1((_dto i 23 i 0)))))
		(_sig(_int a 30 0 189(_arch(_uni))))
		(_sig(_int adress 30 0 190(_arch(_uni))))
		(_sig(_int alu1 30 0 191(_arch(_uni))))
		(_sig(_int alu2 30 0 192(_arch(_uni))))
		(_sig(_int alubreg 30 0 193(_arch(_uni))))
		(_sig(_int aluout 30 0 194(_arch(_uni))))
		(_sig(_int b 30 0 195(_arch(_uni))))
		(_sig(_int BUS1426 30 0 196(_arch(_uni))))
		(_sig(_int BUS1473 30 0 197(_arch(_uni))))
		(_sig(_int BUS3388 30 0 198(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1346 0 199(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS4565 31 0 199(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 200(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 32 0 200(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1350 0 201(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 33 0 201(_arch(_uni))))
		(_sig(_int luiimm 30 0 202(_arch(_uni))))
		(_sig(_int memoryout 30 0 203(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1352 0 204(_array -1((_dto i 3 i 0)))))
		(_sig(_int nextstate 34 0 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 205(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 35 0 205(_arch(_uni))))
		(_sig(_int pcbus 30 0 206(_arch(_uni))))
		(_sig(_int pcsrc 30 0 207(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1356 0 208(_array -1((_dto i 2 i 0)))))
		(_sig(_int rd 36 0 208(_arch(_uni))))
		(_sig(_int regw 36 0 209(_arch(_uni))))
		(_sig(_int regwriteback 30 0 210(_arch(_uni))))
		(_sig(_int rs 36 0 211(_arch(_uni))))
		(_sig(_int rt 36 0 212(_arch(_uni))))
		(_sig(_int signextimm 30 0 213(_arch(_uni))))
		(_sig(_int state 34 0 214(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 217(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment(_trgt(5))(_sens(7)(21(19))(21(0))))))
			(line__433(_arch 1 0 433(_assignment(_trgt(35)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
I 000047 55 7586          1676492063930 static
(_unit VHDL(contunit 0 5(static 0 18))
	(_version vef)
	(_time 1676492063931 2023.02.15 22:14:23)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 94c6c59bc6c39583979681ce90929d9390929792c2)
	(_ent
		(_time 1676464365294)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int state 0 0 7(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int cond 2 0 9(_ent(_in))))
		(_port(_int sf -1 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int nextstate 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int flags 3 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 19(_array -1((_dto i 19 i 0)))))
		(_type(_int arr1 0 19(_array 4((_to i 0 i 14)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int arr2 0 20(_array 6((_to i 0 i 14)))))
		(_type(_int arr3 0 21(_array 7((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 22(_array -1((_dto i 4 i 0)))))
		(_type(_int arr4 0 22(_array 9((_to i 0 i 14)))))
		(_sig(_int flagArr 5 0 23(_arch(_uni(((_string \"1001XX1XX00100000010"\))((_string \"0X00XX0XX000100000X0"\))((_string \"0X00XX0XX0100XXX0XX0"\))((_string \"0X00100001XXXXXX0XX0"\))((_string \"1X00XX0XX0XXXXXX0X00"\))((_string \"0101XX0XX0XXXXXX0XX0"\))((_string \"0X00000001XXXXXX0XX0"\))((_string \"0X00XX0XX0101XXX0XX0"\))((_string \"0X00100011XXXXXX0XX0"\))((_string \"0X00000011XXXXXX0XX0"\))((_string \"0110XX0XX0XXXXXX0XX0"\))((_string \"0X00XX0XX11001000111"\))((_string \"0X00110101XXXXXX0XX0"\))((_string \"0X00100111XXXXXX0XX0"\))((_string \"1X00XX0XX0XXXXXX0X10"\)))))))
		(_sig(_int nextS 8 0 41(_arch(_uni((((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0101"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0110"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0100"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1000"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1000"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1001"\))((_string \"XXXX"\))((_string \"0101"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1010"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"1011"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"1110"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\)))(((_string \"0001"\))((_string \"1101"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1110"\))((_string \"0000"\)))(((_string \"0001"\))((_string \"1100"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1000"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 63(_array -1((_dto i 3 i 0)))))
		(_var(_int nstate 11 0 63(_prcs 0)))
		(_prcs
			(line__62(_arch 0 0 62(_prcs(_trgt(6)(7(d_6_2))(7))(_sens(5)(8)(9)(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50529026)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33751554 3)
		(50528771 3)
		(50463235 3)
		(770)
		(515)
		(771)
	)
	(_model . static 1 -1)
)
I 000043 55 2708          1676492063941 tb
(_unit VHDL(tb_contunit 0 105(tb 0 127))
	(_version vef)
	(_time 1676492063942 2023.02.15 22:14:23)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code a3f0f5f4a2f7a1b5a5f6e5f9a7a4a7a4a6a5f6a5aa)
	(_ent
		(_time 1676415418148)
	)
	(_comp
		(ContUnit
			(_object
				(_port(_int state 4 0 141(_ent (_in))))
				(_port(_int opcode 5 0 142(_ent (_in))))
				(_port(_int cond 6 0 143(_ent (_in))))
				(_port(_int sf -1 0 144(_ent (_in))))
				(_port(_int zero -1 0 145(_ent (_in))))
				(_port(_int clk -1 0 146(_ent (_in))))
				(_port(_int nextstate 4 0 147(_ent (_out))))
				(_port(_int flags 7 0 148(_ent (_out))))
			)
		)
	)
	(_inst uut 0 153(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zero))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(flags))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 128(_array -1((_dto i 3 i 0)))))
		(_sig(_int state 0 0 128(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 129(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 1 0 129(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 2 0 130(_arch(_uni((_others(i 2)))))))
		(_sig(_int sf -1 0 131(_arch(_uni((i 2))))))
		(_sig(_int zero -1 0 132(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 133(_arch(_uni((i 2))))))
		(_sig(_int nextstate 0 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 135(_array -1((_dto i 19 i 0)))))
		(_sig(_int flags 3 0 135(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 137(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 141(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 142(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~138 0 148(_array -1((_dto i 19 i 0)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 165(_prcs(_wait_for)(_trgt(5)))))
			(stimulus(_arch 1 0 176(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 2)
		(514)
		(33751554)
		(50463234 3)
		(770)
		(50529026)
		(50528770 2)
		(515)
		(33686019)
		(50463234)
		(33751554 3)
		(771)
		(33686275)
		(50463490 3)
		(50529026 3)
	)
	(_model . tb 3 -1)
)
I 000047 55 7586          1676492073821 static
(_unit VHDL(contunit 0 5(static 0 18))
	(_version vef)
	(_time 1676492073822 2023.02.15 22:14:33)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 36303733666137213534236c32303f313230353060)
	(_ent
		(_time 1676464365294)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int state 0 0 7(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int cond 2 0 9(_ent(_in))))
		(_port(_int sf -1 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int nextstate 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int flags 3 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 19(_array -1((_dto i 19 i 0)))))
		(_type(_int arr1 0 19(_array 4((_to i 0 i 14)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int arr2 0 20(_array 6((_to i 0 i 14)))))
		(_type(_int arr3 0 21(_array 7((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 22(_array -1((_dto i 4 i 0)))))
		(_type(_int arr4 0 22(_array 9((_to i 0 i 14)))))
		(_sig(_int flagArr 5 0 23(_arch(_uni(((_string \"1001XX1XX00100000010"\))((_string \"0X00XX0XX000100000X0"\))((_string \"0X00XX0XX0100XXX0XX0"\))((_string \"0X00100001XXXXXX0XX0"\))((_string \"1X00XX0XX0XXXXXX0X00"\))((_string \"0101XX0XX0XXXXXX0XX0"\))((_string \"0X00000001XXXXXX0XX0"\))((_string \"0X00XX0XX0101XXX0XX0"\))((_string \"0X00100011XXXXXX0XX0"\))((_string \"0X00000011XXXXXX0XX0"\))((_string \"0110XX0XX0XXXXXX0XX0"\))((_string \"0X00XX0XX11001000111"\))((_string \"0X00110101XXXXXX0XX0"\))((_string \"0X00100111XXXXXX0XX0"\))((_string \"1X00XX0XX0XXXXXX0X10"\)))))))
		(_sig(_int nextS 8 0 41(_arch(_uni((((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0101"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0110"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0100"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1000"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1000"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1001"\))((_string \"XXXX"\))((_string \"0101"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1010"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"1011"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"1110"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\)))(((_string \"0001"\))((_string \"1101"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1110"\))((_string \"0000"\)))(((_string \"0001"\))((_string \"1100"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1000"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 63(_array -1((_dto i 3 i 0)))))
		(_var(_int nstate 11 0 63(_prcs 0)))
		(_prcs
			(line__62(_arch 0 0 62(_prcs(_trgt(6)(7(d_6_2))(7))(_sens(5)(8)(9)(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50529026)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33751554 3)
		(50528771 3)
		(50463235 3)
		(770)
		(515)
		(771)
	)
	(_model . static 1 -1)
)
I 000043 55 2708          1676492073839 tb
(_unit VHDL(tb_contunit 0 105(tb 0 127))
	(_version vef)
	(_time 1676492073840 2023.02.15 22:14:33)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 46414044421244504013001c42414241434013404f)
	(_ent
		(_time 1676415418148)
	)
	(_comp
		(ContUnit
			(_object
				(_port(_int state 4 0 141(_ent (_in))))
				(_port(_int opcode 5 0 142(_ent (_in))))
				(_port(_int cond 6 0 143(_ent (_in))))
				(_port(_int sf -1 0 144(_ent (_in))))
				(_port(_int zero -1 0 145(_ent (_in))))
				(_port(_int clk -1 0 146(_ent (_in))))
				(_port(_int nextstate 4 0 147(_ent (_out))))
				(_port(_int flags 7 0 148(_ent (_out))))
			)
		)
	)
	(_inst uut 0 153(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zero))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(flags))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 128(_array -1((_dto i 3 i 0)))))
		(_sig(_int state 0 0 128(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 129(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 1 0 129(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 2 0 130(_arch(_uni((_others(i 2)))))))
		(_sig(_int sf -1 0 131(_arch(_uni((i 2))))))
		(_sig(_int zero -1 0 132(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 133(_arch(_uni((i 2))))))
		(_sig(_int nextstate 0 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 135(_array -1((_dto i 19 i 0)))))
		(_sig(_int flags 3 0 135(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 137(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 141(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 142(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~138 0 148(_array -1((_dto i 19 i 0)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 165(_prcs(_wait_for)(_trgt(5)))))
			(stimulus(_arch 1 0 176(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 2)
		(514)
		(33751554)
		(50463234 3)
		(770)
		(50529026)
		(50528770 2)
		(515)
		(33686019)
		(50463234)
		(33751554 3)
		(771)
		(33686275)
		(50463490 3)
		(50529026 3)
	)
	(_model . tb 3 -1)
)
V 000049 55 14889         1676492076894 DataPath
(_unit VHDL(datapath 0 27(datapath 0 35))
	(_version vef)
	(_time 1676492076895 2023.02.15 22:14:36)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code 3c3a6d396e6a6c2a3d3a356f2d67693a343a383a3d3b38)
	(_ent
		(_time 1676478317263)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 91(_ent (_in))))
				(_port(_int in0 14 0 92(_ent (_in))))
				(_port(_int in1 14 0 93(_ent (_in))))
				(_port(_int out1 14 0 94(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 142(_ent (_in(_string \"0000"\)))))
				(_port(_int clk -1 0 143(_ent (_in))))
				(_port(_int dout 23 0 144(_ent (_out))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 68(_ent (_in))))
				(_port(_int instw -1 0 69(_ent (_in((i 2))))))
				(_port(_int cond 9 0 70(_ent (_out))))
				(_port(_int op 10 0 71(_ent (_out))))
				(_port(_int sf -1 0 72(_ent (_out))))
				(_port(_int rd 11 0 73(_ent (_out))))
				(_port(_int rs 11 0 74(_ent (_out))))
				(_port(_int rt 11 0 75(_ent (_out))))
				(_port(_int imm 12 0 76(_ent (_out))))
			)
		)
		(clock_generator
			(_object
				(_port(_int clk_out -1 0 51(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 118(_ent (_in))))
				(_port(_int in0 20 0 119(_ent (_in))))
				(_port(_int in1 20 0 120(_ent (_in))))
				(_port(_int in2 20 0 121(_ent (_in))))
				(_port(_int in3 20 0 122(_ent (_in))))
				(_port(_int out1 20 0 123(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 149(_ent (_in((i 2))))))
				(_port(_int read_reg1 24 0 150(_ent (_in))))
				(_port(_int read_reg2 24 0 151(_ent (_in))))
				(_port(_int write_reg 24 0 152(_ent (_in))))
				(_port(_int write_data 25 0 153(_ent (_in))))
				(_port(_int read_data1 25 0 154(_ent (_out))))
				(_port(_int read_data2 25 0 155(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 99(_ent (_in))))
				(_port(_int in0 16 0 100(_ent (_in))))
				(_port(_int in1 16 0 101(_ent (_in))))
				(_port(_int in2 16 0 102(_ent (_in))))
				(_port(_int out1 16 0 103(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 41(_ent (_in))))
				(_port(_int B 2 0 42(_ent (_in))))
				(_port(_int ctrl 3 0 43(_ent (_in))))
				(_port(_int sign -1 0 44(_ent (_in))))
				(_port(_int zero -1 0 45(_ent (_out))))
				(_port(_int result 2 0 46(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 135(_ent (_in))))
				(_port(_int clk -1 0 136(_ent (_in))))
				(_port(_int dout 22 0 137(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 56(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 57(_ent (_in))))
				(_port(_int cond 6 0 58(_ent (_in))))
				(_port(_int sf -1 0 59(_ent (_in))))
				(_port(_int zero -1 0 60(_ent (_in))))
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int nextstate 4 0 62(_ent (_out))))
				(_port(_int flags 7 0 63(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 108(_ent (_in))))
				(_port(_int in0 18 0 109(_ent (_in))))
				(_port(_int in1 18 0 110(_ent (_in))))
				(_port(_int in2 18 0 111(_ent (_in))))
				(_port(_int in3 18 0 112(_ent (_in))))
				(_port(_int out1 18 0 113(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 81(_ent (_in))))
				(_port(_int address 13 0 82(_ent (_in))))
				(_port(_int wflag -1 0 83(_ent (_in))))
				(_port(_int dataIn 13 0 84(_ent (_in))))
				(_port(_int rflag -1 0 85(_ent (_in))))
				(_port(_int dataOut 13 0 86(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int enable -1 0 128(_ent (_in((i 2))))))
				(_port(_int pc_in 21 0 129(_ent (_in))))
				(_port(_int pc_out 21 0 130(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 160(_ent (_in))))
				(_port(_int out1 27 0 161(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 166(_ent (_in))))
				(_port(_int out1 29 0 167(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 172(_ent (_in((i 2))))))
				(_port(_int wflag -1 0 173(_ent (_in((i 2))))))
				(_port(_int dout -1 0 174(_ent (_out))))
			)
		)
	)
	(_inst U10 0 223(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(pcbus))
			((in1)(aluout))
			((out1)(adress))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 231(_comp register_4bit)
		(_port
			((din)(nextstate))
			((clk)(clk))
			((dout)(state))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 240(_comp inst_decode)
		(_port
			((inst)(BUS1473))
			((instw)(control(13)))
			((cond)(cond))
			((op)(opcode))
			((sf)(sf))
			((rd)(rd))
			((rs)(rs))
			((rt)(rt))
			((imm)(BUS4565))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U15 0 255(_comp clock_generator)
		(_port
			((clk_out)(clk))
		)
		(_use(_ent . clock_generator)
		)
	)
	(_inst U16 0 260(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(rd))
			((in1)(rt))
			((in2)(n1))
			((in3)(n7))
			((out1)(regw))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 271(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(rs))
			((read_reg2)(rt))
			((write_reg)(regw))
			((write_data)(regwriteback))
			((read_data1)(BUS3388))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 282(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(pcbus))
			((in1)(a))
			((out1)(alu1))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 290(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(b))
			((in1)(signextimm))
			((in2)(Input3))
			((out1)(alu2))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 300(_comp alu)
		(_port
			((A)(alu1))
			((B)(alu2))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(zeroflag))
			((result)(alubreg))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 312(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(a))
			((in1)(aluout))
			((out1)(pcsrc))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 320(_comp register_24bit)
		(_port
			((din)(alubreg))
			((clk)(clk))
			((dout)(aluout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 327(_comp register_24bit)
		(_port
			((din)(BUS3388))
			((clk)(clk))
			((dout)(a))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 334(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(clk))
			((dout)(b))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 341(_comp register_24bit)
		(_port
			((din)(BUS1473))
			((clk)(clk))
			((dout)(memoryout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 348(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zeroreg))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 360(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(memoryout))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(aluout))
			((in3)(luiimm))
			((out1)(regwriteback))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 394(_comp memory)
		(_port
			((clk)(clk))
			((address)(adress))
			((wflag)(control(17)))
			((dataIn)(aluout))
			((rflag)(control(16)))
			((dataOut)(BUS1473))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 404(_comp pc)
		(_port
			((enable)(NET2709))
			((pc_in)(pcsrc))
			((pc_out)(pcbus))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 411(_comp rotate)
		(_port
			((in1)(BUS4565))
			((out1)(luiimm))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 417(_comp sign_extender)
		(_port
			((in1)(BUS4565))
			((out1)(signextimm))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 423(_comp status_register_8bit)
		(_port
			((din)(zeroflag))
			((wflag)(control(3)))
			((dout)(zeroreg))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 41(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 63(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 68(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 73(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 76(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 82(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 92(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 100(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 109(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 118(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 119(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 129(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 135(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 142(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 150(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 153(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 160(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 161(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 166(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 167(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 179(_arch((i 4)))))
		(_sig(_int beq -1 0 183(_int(_uni))))
		(_sig(_int clk -1 0 184(_arch(_uni))))
		(_sig(_int NET2709 -1 0 185(_arch(_uni))))
		(_sig(_int sf -1 0 186(_arch(_uni))))
		(_sig(_int zeroflag -1 0 187(_arch(_uni))))
		(_sig(_int zeroreg -1 0 188(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 189(_array -1((_dto i 23 i 0)))))
		(_sig(_int a 30 0 189(_arch(_uni))))
		(_sig(_int adress 30 0 190(_arch(_uni))))
		(_sig(_int alu1 30 0 191(_arch(_uni))))
		(_sig(_int alu2 30 0 192(_arch(_uni))))
		(_sig(_int alubreg 30 0 193(_arch(_uni))))
		(_sig(_int aluout 30 0 194(_arch(_uni))))
		(_sig(_int b 30 0 195(_arch(_uni))))
		(_sig(_int BUS1426 30 0 196(_arch(_uni))))
		(_sig(_int BUS1473 30 0 197(_arch(_uni))))
		(_sig(_int BUS3388 30 0 198(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1346 0 199(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS4565 31 0 199(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 200(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 32 0 200(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1350 0 201(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 33 0 201(_arch(_uni))))
		(_sig(_int luiimm 30 0 202(_arch(_uni))))
		(_sig(_int memoryout 30 0 203(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1352 0 204(_array -1((_dto i 3 i 0)))))
		(_sig(_int nextstate 34 0 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 205(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 35 0 205(_arch(_uni))))
		(_sig(_int pcbus 30 0 206(_arch(_uni))))
		(_sig(_int pcsrc 30 0 207(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1356 0 208(_array -1((_dto i 2 i 0)))))
		(_sig(_int rd 36 0 208(_arch(_uni))))
		(_sig(_int regw 36 0 209(_arch(_uni))))
		(_sig(_int regwriteback 30 0 210(_arch(_uni))))
		(_sig(_int rs 36 0 211(_arch(_uni))))
		(_sig(_int rt 36 0 212(_arch(_uni))))
		(_sig(_int signextimm 30 0 213(_arch(_uni))))
		(_sig(_int state 34 0 214(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 217(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment(_trgt(5))(_sens(7)(21(19))(21(0))))))
			(line__433(_arch 1 0 433(_assignment(_trgt(35)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
I 000051 55 1690          1676492330953 behavioral
(_unit VHDL(memory 0 5(behavioral 0 16))
	(_version vef)
	(_time 1676492330954 2023.02.15 22:18:50)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code abf8aafcfcfcabbdfffeb9f0f3adffadaeadffadfd)
	(_ent
		(_time 1676469157079)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 8(_array -1((_dto i 23 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int wflag -1 0 9(_ent(_in))))
		(_port(_int dataIn 0 0 10(_ent(_in))))
		(_port(_int rflag -1 0 11(_ent(_in))))
		(_port(_int dataOut 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int memory_block 0 17(_array 1((_to i 0 i 4095)))))
		(_sig(_int mem 2 0 18(_arch(_uni((0(_string \"00010010"\))(1(_string \"01000000"\))(2(_string \"00101010"\))(3(_string \"00010010"\))(4(_string \"00100000"\))(5(_string \"00101101"\))(6(_string \"00000110"\))(7(_string \"01101000"\))(8(_string \"10000000"\))(44(_string \"00000001"\))(47(_string \"00000010"\))(_others(_string \"00000000"\)))))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(6))(_sens(0)(1(d_11_0))(2)(3(d_7_0))(3(d_15_8))(3(d_23_16)))(_dssslsensitivity 1)(_mon))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(6)(1(d_11_0))(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1775          1676492330960 behavioral
(_unit VHDL(memory_tb 0 40(behavioral 0 54))
	(_version vef)
	(_time 1676492330961 2023.02.15 22:18:50)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code abf8aafcfcfcabbdf9a4b9f0f3aefdacafada9adff)
	(_ent
		(_time 1675458965046)
	)
	(_comp
		(memory
			(_object
				(_port(_int clk -1 0 57(_ent (_in))))
				(_port(_int address 0 0 58(_ent (_in))))
				(_port(_int wflag -1 0 59(_ent (_in))))
				(_port(_int dataIn 0 0 60(_ent (_in))))
				(_port(_int rflag -1 0 61(_ent (_in))))
				(_port(_int dataOut 0 0 62(_ent (_out))))
			)
		)
	)
	(_inst mem_inst 0 74(_comp memory)
		(_port
			((clk)(clk))
			((address)(address))
			((wflag)(wflag))
			((dataIn)(dataIn))
			((rflag)(rflag))
			((dataOut)(dataOut))
		)
		(_use(_ent . memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 58(_array -1((_dto i 23 i 0)))))
		(_sig(_int clk -1 0 66(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 67(_array -1((_dto i 23 i 0)))))
		(_sig(_int address 1 0 67(_arch(_uni((_others(i 2)))))))
		(_sig(_int wflag -1 0 68(_arch(_uni((i 2))))))
		(_sig(_int dataIn 1 0 69(_arch(_uni((_others(i 2)))))))
		(_sig(_int rflag -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int dataOut 1 0 71(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 84(_prcs(_wait_for)(_trgt(0)))))
			(test_process(_arch 1 0 92(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33751555 33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . behavioral 2 -1)
)
V 000049 55 14889         1676492341023 DataPath
(_unit VHDL(datapath 0 27(datapath 0 35))
	(_version vef)
	(_time 1676492341024 2023.02.15 22:19:01)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code f9fef8a9f1afa9eff8fff0aae8a2acfff1fffdfff8fefd)
	(_ent
		(_time 1676478317263)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 91(_ent (_in))))
				(_port(_int in0 14 0 92(_ent (_in))))
				(_port(_int in1 14 0 93(_ent (_in))))
				(_port(_int out1 14 0 94(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 142(_ent (_in(_string \"0000"\)))))
				(_port(_int clk -1 0 143(_ent (_in))))
				(_port(_int dout 23 0 144(_ent (_out))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 68(_ent (_in))))
				(_port(_int instw -1 0 69(_ent (_in((i 2))))))
				(_port(_int cond 9 0 70(_ent (_out))))
				(_port(_int op 10 0 71(_ent (_out))))
				(_port(_int sf -1 0 72(_ent (_out))))
				(_port(_int rd 11 0 73(_ent (_out))))
				(_port(_int rs 11 0 74(_ent (_out))))
				(_port(_int rt 11 0 75(_ent (_out))))
				(_port(_int imm 12 0 76(_ent (_out))))
			)
		)
		(clock_generator
			(_object
				(_port(_int clk_out -1 0 51(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 118(_ent (_in))))
				(_port(_int in0 20 0 119(_ent (_in))))
				(_port(_int in1 20 0 120(_ent (_in))))
				(_port(_int in2 20 0 121(_ent (_in))))
				(_port(_int in3 20 0 122(_ent (_in))))
				(_port(_int out1 20 0 123(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 149(_ent (_in((i 2))))))
				(_port(_int read_reg1 24 0 150(_ent (_in))))
				(_port(_int read_reg2 24 0 151(_ent (_in))))
				(_port(_int write_reg 24 0 152(_ent (_in))))
				(_port(_int write_data 25 0 153(_ent (_in))))
				(_port(_int read_data1 25 0 154(_ent (_out))))
				(_port(_int read_data2 25 0 155(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 99(_ent (_in))))
				(_port(_int in0 16 0 100(_ent (_in))))
				(_port(_int in1 16 0 101(_ent (_in))))
				(_port(_int in2 16 0 102(_ent (_in))))
				(_port(_int out1 16 0 103(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 41(_ent (_in))))
				(_port(_int B 2 0 42(_ent (_in))))
				(_port(_int ctrl 3 0 43(_ent (_in))))
				(_port(_int sign -1 0 44(_ent (_in))))
				(_port(_int zero -1 0 45(_ent (_out))))
				(_port(_int result 2 0 46(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 135(_ent (_in))))
				(_port(_int clk -1 0 136(_ent (_in))))
				(_port(_int dout 22 0 137(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 56(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 57(_ent (_in))))
				(_port(_int cond 6 0 58(_ent (_in))))
				(_port(_int sf -1 0 59(_ent (_in))))
				(_port(_int zero -1 0 60(_ent (_in))))
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int nextstate 4 0 62(_ent (_out))))
				(_port(_int flags 7 0 63(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 108(_ent (_in))))
				(_port(_int in0 18 0 109(_ent (_in))))
				(_port(_int in1 18 0 110(_ent (_in))))
				(_port(_int in2 18 0 111(_ent (_in))))
				(_port(_int in3 18 0 112(_ent (_in))))
				(_port(_int out1 18 0 113(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 81(_ent (_in))))
				(_port(_int address 13 0 82(_ent (_in))))
				(_port(_int wflag -1 0 83(_ent (_in))))
				(_port(_int dataIn 13 0 84(_ent (_in))))
				(_port(_int rflag -1 0 85(_ent (_in))))
				(_port(_int dataOut 13 0 86(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int enable -1 0 128(_ent (_in((i 2))))))
				(_port(_int pc_in 21 0 129(_ent (_in))))
				(_port(_int pc_out 21 0 130(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 160(_ent (_in))))
				(_port(_int out1 27 0 161(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 166(_ent (_in))))
				(_port(_int out1 29 0 167(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 172(_ent (_in((i 2))))))
				(_port(_int wflag -1 0 173(_ent (_in((i 2))))))
				(_port(_int dout -1 0 174(_ent (_out))))
			)
		)
	)
	(_inst U10 0 223(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(pcbus))
			((in1)(aluout))
			((out1)(adress))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 231(_comp register_4bit)
		(_port
			((din)(nextstate))
			((clk)(clk))
			((dout)(state))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 240(_comp inst_decode)
		(_port
			((inst)(BUS1473))
			((instw)(control(13)))
			((cond)(cond))
			((op)(opcode))
			((sf)(sf))
			((rd)(rd))
			((rs)(rs))
			((rt)(rt))
			((imm)(BUS4565))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U15 0 255(_comp clock_generator)
		(_port
			((clk_out)(clk))
		)
		(_use(_ent . clock_generator)
		)
	)
	(_inst U16 0 260(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(rd))
			((in1)(rt))
			((in2)(n1))
			((in3)(n7))
			((out1)(regw))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 271(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(rs))
			((read_reg2)(rt))
			((write_reg)(regw))
			((write_data)(regwriteback))
			((read_data1)(BUS3388))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 282(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(pcbus))
			((in1)(a))
			((out1)(alu1))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 290(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(b))
			((in1)(signextimm))
			((in2)(Input3))
			((out1)(alu2))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 300(_comp alu)
		(_port
			((A)(alu1))
			((B)(alu2))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(zeroflag))
			((result)(alubreg))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 312(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(a))
			((in1)(aluout))
			((out1)(pcsrc))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 320(_comp register_24bit)
		(_port
			((din)(alubreg))
			((clk)(clk))
			((dout)(aluout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 327(_comp register_24bit)
		(_port
			((din)(BUS3388))
			((clk)(clk))
			((dout)(a))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 334(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(clk))
			((dout)(b))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 341(_comp register_24bit)
		(_port
			((din)(BUS1473))
			((clk)(clk))
			((dout)(memoryout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 348(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zeroreg))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 360(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(memoryout))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(aluout))
			((in3)(luiimm))
			((out1)(regwriteback))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 394(_comp memory)
		(_port
			((clk)(clk))
			((address)(adress))
			((wflag)(control(17)))
			((dataIn)(aluout))
			((rflag)(control(16)))
			((dataOut)(BUS1473))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 404(_comp pc)
		(_port
			((enable)(NET2709))
			((pc_in)(pcsrc))
			((pc_out)(pcbus))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 411(_comp rotate)
		(_port
			((in1)(BUS4565))
			((out1)(luiimm))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 417(_comp sign_extender)
		(_port
			((in1)(BUS4565))
			((out1)(signextimm))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 423(_comp status_register_8bit)
		(_port
			((din)(zeroflag))
			((wflag)(control(3)))
			((dout)(zeroreg))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 41(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 63(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 68(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 73(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 76(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 82(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 92(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 100(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 109(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 118(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 119(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 129(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 135(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 142(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 150(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 153(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 160(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 161(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 166(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 167(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 179(_arch((i 4)))))
		(_sig(_int beq -1 0 183(_int(_uni))))
		(_sig(_int clk -1 0 184(_arch(_uni))))
		(_sig(_int NET2709 -1 0 185(_arch(_uni))))
		(_sig(_int sf -1 0 186(_arch(_uni))))
		(_sig(_int zeroflag -1 0 187(_arch(_uni))))
		(_sig(_int zeroreg -1 0 188(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 189(_array -1((_dto i 23 i 0)))))
		(_sig(_int a 30 0 189(_arch(_uni))))
		(_sig(_int adress 30 0 190(_arch(_uni))))
		(_sig(_int alu1 30 0 191(_arch(_uni))))
		(_sig(_int alu2 30 0 192(_arch(_uni))))
		(_sig(_int alubreg 30 0 193(_arch(_uni))))
		(_sig(_int aluout 30 0 194(_arch(_uni))))
		(_sig(_int b 30 0 195(_arch(_uni))))
		(_sig(_int BUS1426 30 0 196(_arch(_uni))))
		(_sig(_int BUS1473 30 0 197(_arch(_uni))))
		(_sig(_int BUS3388 30 0 198(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1346 0 199(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS4565 31 0 199(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 200(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 32 0 200(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1350 0 201(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 33 0 201(_arch(_uni))))
		(_sig(_int luiimm 30 0 202(_arch(_uni))))
		(_sig(_int memoryout 30 0 203(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1352 0 204(_array -1((_dto i 3 i 0)))))
		(_sig(_int nextstate 34 0 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 205(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 35 0 205(_arch(_uni))))
		(_sig(_int pcbus 30 0 206(_arch(_uni))))
		(_sig(_int pcsrc 30 0 207(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1356 0 208(_array -1((_dto i 2 i 0)))))
		(_sig(_int rd 36 0 208(_arch(_uni))))
		(_sig(_int regw 36 0 209(_arch(_uni))))
		(_sig(_int regwriteback 30 0 210(_arch(_uni))))
		(_sig(_int rs 36 0 211(_arch(_uni))))
		(_sig(_int rt 36 0 212(_arch(_uni))))
		(_sig(_int signextimm 30 0 213(_arch(_uni))))
		(_sig(_int state 34 0 214(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 217(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment(_trgt(5))(_sens(7)(21(19))(21(0))))))
			(line__433(_arch 1 0 433(_assignment(_trgt(35)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
V 000049 55 14883         1676492622444 DataPath
(_unit VHDL(datapath 0 27(datapath 0 35))
	(_version vef)
	(_time 1676492622445 2023.02.15 22:23:42)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code 474742454111175146414e14561c12414f414341464043)
	(_ent
		(_time 1676478317263)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 91(_ent (_in))))
				(_port(_int in0 14 0 92(_ent (_in))))
				(_port(_int in1 14 0 93(_ent (_in))))
				(_port(_int out1 14 0 94(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 142(_ent (_in(_string \"0000"\)))))
				(_port(_int clk -1 0 143(_ent (_in))))
				(_port(_int dout 23 0 144(_ent (_out))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 68(_ent (_in))))
				(_port(_int instw -1 0 69(_ent (_in((i 2))))))
				(_port(_int cond 9 0 70(_ent (_out))))
				(_port(_int op 10 0 71(_ent (_out))))
				(_port(_int sf -1 0 72(_ent (_out))))
				(_port(_int rd 11 0 73(_ent (_out))))
				(_port(_int rs 11 0 74(_ent (_out))))
				(_port(_int rt 11 0 75(_ent (_out))))
				(_port(_int imm 12 0 76(_ent (_out))))
			)
		)
		(clock_generator
			(_object
				(_port(_int clk_out -1 0 51(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 118(_ent (_in))))
				(_port(_int in0 20 0 119(_ent (_in))))
				(_port(_int in1 20 0 120(_ent (_in))))
				(_port(_int in2 20 0 121(_ent (_in))))
				(_port(_int in3 20 0 122(_ent (_in))))
				(_port(_int out1 20 0 123(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 149(_ent (_in((i 2))))))
				(_port(_int read_reg1 24 0 150(_ent (_in))))
				(_port(_int read_reg2 24 0 151(_ent (_in))))
				(_port(_int write_reg 24 0 152(_ent (_in))))
				(_port(_int write_data 25 0 153(_ent (_in))))
				(_port(_int read_data1 25 0 154(_ent (_out))))
				(_port(_int read_data2 25 0 155(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 99(_ent (_in))))
				(_port(_int in0 16 0 100(_ent (_in))))
				(_port(_int in1 16 0 101(_ent (_in))))
				(_port(_int in2 16 0 102(_ent (_in))))
				(_port(_int out1 16 0 103(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 41(_ent (_in))))
				(_port(_int B 2 0 42(_ent (_in))))
				(_port(_int ctrl 3 0 43(_ent (_in))))
				(_port(_int sign -1 0 44(_ent (_in))))
				(_port(_int zero -1 0 45(_ent (_out))))
				(_port(_int result 2 0 46(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 135(_ent (_in))))
				(_port(_int clk -1 0 136(_ent (_in))))
				(_port(_int dout 22 0 137(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 56(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 57(_ent (_in))))
				(_port(_int cond 6 0 58(_ent (_in))))
				(_port(_int sf -1 0 59(_ent (_in))))
				(_port(_int zero -1 0 60(_ent (_in))))
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int nextstate 4 0 62(_ent (_out))))
				(_port(_int flags 7 0 63(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 108(_ent (_in))))
				(_port(_int in0 18 0 109(_ent (_in))))
				(_port(_int in1 18 0 110(_ent (_in))))
				(_port(_int in2 18 0 111(_ent (_in))))
				(_port(_int in3 18 0 112(_ent (_in))))
				(_port(_int out1 18 0 113(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 81(_ent (_in))))
				(_port(_int address 13 0 82(_ent (_in))))
				(_port(_int wflag -1 0 83(_ent (_in))))
				(_port(_int dataIn 13 0 84(_ent (_in))))
				(_port(_int rflag -1 0 85(_ent (_in))))
				(_port(_int dataOut 13 0 86(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int enable -1 0 128(_ent (_in((i 2))))))
				(_port(_int pc_in 21 0 129(_ent (_in))))
				(_port(_int pc_out 21 0 130(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 160(_ent (_in))))
				(_port(_int out1 27 0 161(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 166(_ent (_in))))
				(_port(_int out1 29 0 167(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 172(_ent (_in((i 2))))))
				(_port(_int wflag -1 0 173(_ent (_in((i 2))))))
				(_port(_int dout -1 0 174(_ent (_out))))
			)
		)
	)
	(_inst U10 0 223(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(pcbus))
			((in1)(aluout))
			((out1)(adress))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 231(_comp register_4bit)
		(_port
			((din)(nextstate))
			((clk)(clk))
			((dout)(state))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 240(_comp inst_decode)
		(_port
			((inst)(BUS1473))
			((instw)(control(13)))
			((cond)(cond))
			((op)(opcode))
			((sf)(sf))
			((rd)(rd))
			((rs)(rs))
			((rt)(rt))
			((imm)(BUS4565))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U15 0 255(_comp clock_generator)
		(_port
			((clk_out)(clk))
		)
		(_use(_ent . clock_generator)
		)
	)
	(_inst U16 0 260(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(rd))
			((in1)(rt))
			((in2)(n1))
			((in3)(n7))
			((out1)(regw))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 271(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(rs))
			((read_reg2)(rt))
			((write_reg)(regw))
			((write_data)(regwriteback))
			((read_data1)(BUS3388))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 282(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(pcbus))
			((in1)(a))
			((out1)(alu1))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 290(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(b))
			((in1)(signextimm))
			((in2)(Input3))
			((out1)(alu2))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 300(_comp alu)
		(_port
			((A)(alu1))
			((B)(alu2))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(zeroflag))
			((result)(alubreg))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 312(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(a))
			((in1)(aluout))
			((out1)(pcsrc))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 320(_comp register_24bit)
		(_port
			((din)(alubreg))
			((clk)(clk))
			((dout)(aluout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 327(_comp register_24bit)
		(_port
			((din)(BUS3388))
			((clk)(clk))
			((dout)(a))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 334(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(clk))
			((dout)(b))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 341(_comp register_24bit)
		(_port
			((din)(BUS1473))
			((clk)(clk))
			((dout)(memoryout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 348(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zeroreg))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 360(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(memoryout))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(aluout))
			((in3)(luiimm))
			((out1)(regwriteback))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 394(_comp memory)
		(_port
			((clk)(clk))
			((address)(adress))
			((wflag)(control(17)))
			((dataIn)(aluout))
			((rflag)(control(16)))
			((dataOut)(BUS1473))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 404(_comp pc)
		(_port
			((enable)(pcen))
			((pc_in)(pcsrc))
			((pc_out)(pcbus))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 411(_comp rotate)
		(_port
			((in1)(BUS4565))
			((out1)(luiimm))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 417(_comp sign_extender)
		(_port
			((in1)(BUS4565))
			((out1)(signextimm))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 423(_comp status_register_8bit)
		(_port
			((din)(zeroflag))
			((wflag)(control(3)))
			((dout)(zeroreg))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 41(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 63(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 68(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 73(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 76(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 82(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 92(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 100(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 109(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 118(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 119(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 129(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 135(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 142(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 150(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 153(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 160(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 161(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 166(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 167(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 179(_arch((i 4)))))
		(_sig(_int beq -1 0 183(_int(_uni))))
		(_sig(_int clk -1 0 184(_arch(_uni))))
		(_sig(_int pcen -1 0 185(_arch(_uni))))
		(_sig(_int sf -1 0 186(_arch(_uni))))
		(_sig(_int zeroflag -1 0 187(_arch(_uni))))
		(_sig(_int zeroreg -1 0 188(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 189(_array -1((_dto i 23 i 0)))))
		(_sig(_int a 30 0 189(_arch(_uni))))
		(_sig(_int adress 30 0 190(_arch(_uni))))
		(_sig(_int alu1 30 0 191(_arch(_uni))))
		(_sig(_int alu2 30 0 192(_arch(_uni))))
		(_sig(_int alubreg 30 0 193(_arch(_uni))))
		(_sig(_int aluout 30 0 194(_arch(_uni))))
		(_sig(_int b 30 0 195(_arch(_uni))))
		(_sig(_int BUS1426 30 0 196(_arch(_uni))))
		(_sig(_int BUS1473 30 0 197(_arch(_uni))))
		(_sig(_int BUS3388 30 0 198(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1346 0 199(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS4565 31 0 199(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 200(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 32 0 200(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1350 0 201(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 33 0 201(_arch(_uni))))
		(_sig(_int luiimm 30 0 202(_arch(_uni))))
		(_sig(_int memoryout 30 0 203(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1352 0 204(_array -1((_dto i 3 i 0)))))
		(_sig(_int nextstate 34 0 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 205(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 35 0 205(_arch(_uni))))
		(_sig(_int pcbus 30 0 206(_arch(_uni))))
		(_sig(_int pcsrc 30 0 207(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1356 0 208(_array -1((_dto i 2 i 0)))))
		(_sig(_int rd 36 0 208(_arch(_uni))))
		(_sig(_int regw 36 0 209(_arch(_uni))))
		(_sig(_int regwriteback 30 0 210(_arch(_uni))))
		(_sig(_int rs 36 0 211(_arch(_uni))))
		(_sig(_int rt 36 0 212(_arch(_uni))))
		(_sig(_int signextimm 30 0 213(_arch(_uni))))
		(_sig(_int state 34 0 214(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 217(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment(_trgt(5))(_sens(7)(21(19))(21(0))))))
			(line__433(_arch 1 0 433(_assignment(_trgt(35)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
V 000049 55 14895         1676492903829 DataPath
(_unit VHDL(datapath 0 27(datapath 0 35))
	(_version vef)
	(_time 1676492903830 2023.02.15 22:28:23)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code 762121777120266077707f25672d23707e707270777172)
	(_ent
		(_time 1676478317263)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 91(_ent (_in))))
				(_port(_int in0 14 0 92(_ent (_in))))
				(_port(_int in1 14 0 93(_ent (_in))))
				(_port(_int out1 14 0 94(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 142(_ent (_in(_string \"0000"\)))))
				(_port(_int clk -1 0 143(_ent (_in))))
				(_port(_int dout 23 0 144(_ent (_out))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 68(_ent (_in))))
				(_port(_int instw -1 0 69(_ent (_in((i 2))))))
				(_port(_int cond 9 0 70(_ent (_out))))
				(_port(_int op 10 0 71(_ent (_out))))
				(_port(_int sf -1 0 72(_ent (_out))))
				(_port(_int rd 11 0 73(_ent (_out))))
				(_port(_int rs 11 0 74(_ent (_out))))
				(_port(_int rt 11 0 75(_ent (_out))))
				(_port(_int imm 12 0 76(_ent (_out))))
			)
		)
		(clock_generator
			(_object
				(_port(_int clk_out -1 0 51(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 118(_ent (_in))))
				(_port(_int in0 20 0 119(_ent (_in))))
				(_port(_int in1 20 0 120(_ent (_in))))
				(_port(_int in2 20 0 121(_ent (_in))))
				(_port(_int in3 20 0 122(_ent (_in))))
				(_port(_int out1 20 0 123(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 149(_ent (_in((i 2))))))
				(_port(_int read_reg1 24 0 150(_ent (_in))))
				(_port(_int read_reg2 24 0 151(_ent (_in))))
				(_port(_int write_reg 24 0 152(_ent (_in))))
				(_port(_int write_data 25 0 153(_ent (_in))))
				(_port(_int read_data1 25 0 154(_ent (_out))))
				(_port(_int read_data2 25 0 155(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 99(_ent (_in))))
				(_port(_int in0 16 0 100(_ent (_in))))
				(_port(_int in1 16 0 101(_ent (_in))))
				(_port(_int in2 16 0 102(_ent (_in))))
				(_port(_int out1 16 0 103(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 41(_ent (_in))))
				(_port(_int B 2 0 42(_ent (_in))))
				(_port(_int ctrl 3 0 43(_ent (_in))))
				(_port(_int sign -1 0 44(_ent (_in))))
				(_port(_int zero -1 0 45(_ent (_out))))
				(_port(_int result 2 0 46(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 135(_ent (_in))))
				(_port(_int clk -1 0 136(_ent (_in))))
				(_port(_int dout 22 0 137(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 56(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 57(_ent (_in))))
				(_port(_int cond 6 0 58(_ent (_in))))
				(_port(_int sf -1 0 59(_ent (_in))))
				(_port(_int zero -1 0 60(_ent (_in))))
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int nextstate 4 0 62(_ent (_out))))
				(_port(_int flags 7 0 63(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 108(_ent (_in))))
				(_port(_int in0 18 0 109(_ent (_in))))
				(_port(_int in1 18 0 110(_ent (_in))))
				(_port(_int in2 18 0 111(_ent (_in))))
				(_port(_int in3 18 0 112(_ent (_in))))
				(_port(_int out1 18 0 113(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 81(_ent (_in))))
				(_port(_int address 13 0 82(_ent (_in))))
				(_port(_int wflag -1 0 83(_ent (_in))))
				(_port(_int dataIn 13 0 84(_ent (_in))))
				(_port(_int rflag -1 0 85(_ent (_in))))
				(_port(_int dataOut 13 0 86(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int enable -1 0 128(_ent (_in((i 2))))))
				(_port(_int pc_in 21 0 129(_ent (_in))))
				(_port(_int pc_out 21 0 130(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 160(_ent (_in))))
				(_port(_int out1 27 0 161(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 166(_ent (_in))))
				(_port(_int out1 29 0 167(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 172(_ent (_in((i 2))))))
				(_port(_int wflag -1 0 173(_ent (_in((i 2))))))
				(_port(_int dout -1 0 174(_ent (_out))))
			)
		)
	)
	(_inst U10 0 223(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(pcbus))
			((in1)(aluout))
			((out1)(adress))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 231(_comp register_4bit)
		(_port
			((din)(nextstate))
			((clk)(clk))
			((dout)(state))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 240(_comp inst_decode)
		(_port
			((inst)(memoutbreg))
			((instw)(control(13)))
			((cond)(cond))
			((op)(opcode))
			((sf)(sf))
			((rd)(rd))
			((rs)(rs))
			((rt)(rt))
			((imm)(BUS4565))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U15 0 255(_comp clock_generator)
		(_port
			((clk_out)(clk))
		)
		(_use(_ent . clock_generator)
		)
	)
	(_inst U16 0 260(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(rd))
			((in1)(rt))
			((in2)(n1))
			((in3)(n7))
			((out1)(regw))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 271(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(rs))
			((read_reg2)(rt))
			((write_reg)(regw))
			((write_data)(regwriteback))
			((read_data1)(BUS3388))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 282(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(pcbus))
			((in1)(a))
			((out1)(alu1))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 290(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(b))
			((in1)(signextimm))
			((in2)(Input3))
			((out1)(alu2))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 300(_comp alu)
		(_port
			((A)(alu1))
			((B)(alu2))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(zeroflag))
			((result)(alubreg))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 312(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(a))
			((in1)(aluout))
			((out1)(pcsrc))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 320(_comp register_24bit)
		(_port
			((din)(alubreg))
			((clk)(clk))
			((dout)(aluout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 327(_comp register_24bit)
		(_port
			((din)(BUS3388))
			((clk)(clk))
			((dout)(a))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 334(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(clk))
			((dout)(b))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 341(_comp register_24bit)
		(_port
			((din)(memoutbreg))
			((clk)(clk))
			((dout)(memoryout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 348(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zeroreg))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 360(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(memoryout))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(aluout))
			((in3)(luiimm))
			((out1)(regwriteback))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 394(_comp memory)
		(_port
			((clk)(clk))
			((address)(adress))
			((wflag)(control(17)))
			((dataIn)(aluout))
			((rflag)(control(16)))
			((dataOut)(memoutbreg))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 404(_comp pc)
		(_port
			((enable)(pcen))
			((pc_in)(pcsrc))
			((pc_out)(pcbus))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 411(_comp rotate)
		(_port
			((in1)(BUS4565))
			((out1)(luiimm))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 417(_comp sign_extender)
		(_port
			((in1)(BUS4565))
			((out1)(signextimm))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 423(_comp status_register_8bit)
		(_port
			((din)(zeroflag))
			((wflag)(control(3)))
			((dout)(zeroreg))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 41(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 63(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 68(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 73(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 76(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 82(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 92(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 100(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 109(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 118(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 119(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 129(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 135(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 142(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 150(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 153(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 160(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 161(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 166(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 167(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 179(_arch((i 4)))))
		(_sig(_int beq -1 0 183(_int(_uni))))
		(_sig(_int clk -1 0 184(_arch(_uni))))
		(_sig(_int pcen -1 0 185(_arch(_uni))))
		(_sig(_int sf -1 0 186(_arch(_uni))))
		(_sig(_int zeroflag -1 0 187(_arch(_uni))))
		(_sig(_int zeroreg -1 0 188(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 189(_array -1((_dto i 23 i 0)))))
		(_sig(_int a 30 0 189(_arch(_uni))))
		(_sig(_int adress 30 0 190(_arch(_uni))))
		(_sig(_int alu1 30 0 191(_arch(_uni))))
		(_sig(_int alu2 30 0 192(_arch(_uni))))
		(_sig(_int alubreg 30 0 193(_arch(_uni))))
		(_sig(_int aluout 30 0 194(_arch(_uni))))
		(_sig(_int b 30 0 195(_arch(_uni))))
		(_sig(_int BUS1426 30 0 196(_arch(_uni))))
		(_sig(_int BUS3388 30 0 197(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1346 0 198(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS4565 31 0 198(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 199(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 32 0 199(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1350 0 200(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 33 0 200(_arch(_uni))))
		(_sig(_int luiimm 30 0 201(_arch(_uni))))
		(_sig(_int memoryout 30 0 202(_arch(_uni))))
		(_sig(_int memoutbreg 30 0 203(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1352 0 204(_array -1((_dto i 3 i 0)))))
		(_sig(_int nextstate 34 0 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 205(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 35 0 205(_arch(_uni))))
		(_sig(_int pcbus 30 0 206(_arch(_uni))))
		(_sig(_int pcsrc 30 0 207(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1356 0 208(_array -1((_dto i 2 i 0)))))
		(_sig(_int rd 36 0 208(_arch(_uni))))
		(_sig(_int regw 36 0 209(_arch(_uni))))
		(_sig(_int regwriteback 30 0 210(_arch(_uni))))
		(_sig(_int rs 36 0 211(_arch(_uni))))
		(_sig(_int rt 36 0 212(_arch(_uni))))
		(_sig(_int signextimm 30 0 213(_arch(_uni))))
		(_sig(_int state 34 0 214(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 217(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment(_trgt(5))(_sens(7)(20(19))(20(0))))))
			(line__433(_arch 1 0 433(_assignment(_trgt(35)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
I 000051 55 1616          1676493484382 behavioral
(_unit VHDL(memory 0 5(behavioral 0 16))
	(_version vef)
	(_time 1676493484383 2023.02.15 22:38:04)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code 3937653c356e392f6d6c2b62613f6d3f3c3f6d3f6f)
	(_ent
		(_time 1676469157079)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 8(_array -1((_dto i 23 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int wflag -1 0 9(_ent(_in))))
		(_port(_int dataIn 0 0 10(_ent(_in))))
		(_port(_int rflag -1 0 11(_ent(_in))))
		(_port(_int dataOut 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int memory_block 0 17(_array 1((_to i 0 i 4095)))))
		(_sig(_int mem 2 0 18(_arch(_uni((0(_string \"00010010"\))(1(_string \"01000000"\))(2(_string \"00101010"\))(3(_string \"00010010"\))(4(_string \"00100000"\))(5(_string \"00101101"\))(6(_string \"00000110"\))(7(_string \"01101000"\))(8(_string \"10000000"\))(44(_string \"00000001"\))(47(_string \"00000010"\))(_others(_string \"00000000"\)))))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(6))(_sens(0)(1(d_11_0))(2)(3(d_7_0))(3(d_15_8))(3(d_23_16)))(_dssslsensitivity 1)(_mon))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(6)(1(d_11_0))(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1775          1676493484390 behavioral
(_unit VHDL(memory_tb 0 40(behavioral 0 54))
	(_version vef)
	(_time 1676493484391 2023.02.15 22:38:04)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code 3937653c356e392f6b362b62613c6f3e3d3f3b3f6d)
	(_ent
		(_time 1675458965046)
	)
	(_comp
		(memory
			(_object
				(_port(_int clk -1 0 57(_ent (_in))))
				(_port(_int address 0 0 58(_ent (_in))))
				(_port(_int wflag -1 0 59(_ent (_in))))
				(_port(_int dataIn 0 0 60(_ent (_in))))
				(_port(_int rflag -1 0 61(_ent (_in))))
				(_port(_int dataOut 0 0 62(_ent (_out))))
			)
		)
	)
	(_inst mem_inst 0 74(_comp memory)
		(_port
			((clk)(clk))
			((address)(address))
			((wflag)(wflag))
			((dataIn)(dataIn))
			((rflag)(rflag))
			((dataOut)(dataOut))
		)
		(_use(_ent . memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 58(_array -1((_dto i 23 i 0)))))
		(_sig(_int clk -1 0 66(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 67(_array -1((_dto i 23 i 0)))))
		(_sig(_int address 1 0 67(_arch(_uni((_others(i 2)))))))
		(_sig(_int wflag -1 0 68(_arch(_uni((i 2))))))
		(_sig(_int dataIn 1 0 69(_arch(_uni((_others(i 2)))))))
		(_sig(_int rflag -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int dataOut 1 0 71(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 84(_prcs(_wait_for)(_trgt(0)))))
			(test_process(_arch 1 0 92(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33751555 33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . behavioral 2 -1)
)
V 000049 55 14895         1676493495610 DataPath
(_unit VHDL(datapath 0 27(datapath 0 35))
	(_version vef)
	(_time 1676493495611 2023.02.15 22:38:15)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code 1b4f1b1c484d4b0d1a1d12480a404e1d131d1f1d1a1c1f)
	(_ent
		(_time 1676478317263)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 91(_ent (_in))))
				(_port(_int in0 14 0 92(_ent (_in))))
				(_port(_int in1 14 0 93(_ent (_in))))
				(_port(_int out1 14 0 94(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 142(_ent (_in(_string \"0000"\)))))
				(_port(_int clk -1 0 143(_ent (_in))))
				(_port(_int dout 23 0 144(_ent (_out))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 68(_ent (_in))))
				(_port(_int instw -1 0 69(_ent (_in((i 2))))))
				(_port(_int cond 9 0 70(_ent (_out))))
				(_port(_int op 10 0 71(_ent (_out))))
				(_port(_int sf -1 0 72(_ent (_out))))
				(_port(_int rd 11 0 73(_ent (_out))))
				(_port(_int rs 11 0 74(_ent (_out))))
				(_port(_int rt 11 0 75(_ent (_out))))
				(_port(_int imm 12 0 76(_ent (_out))))
			)
		)
		(clock_generator
			(_object
				(_port(_int clk_out -1 0 51(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 118(_ent (_in))))
				(_port(_int in0 20 0 119(_ent (_in))))
				(_port(_int in1 20 0 120(_ent (_in))))
				(_port(_int in2 20 0 121(_ent (_in))))
				(_port(_int in3 20 0 122(_ent (_in))))
				(_port(_int out1 20 0 123(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 149(_ent (_in((i 2))))))
				(_port(_int read_reg1 24 0 150(_ent (_in))))
				(_port(_int read_reg2 24 0 151(_ent (_in))))
				(_port(_int write_reg 24 0 152(_ent (_in))))
				(_port(_int write_data 25 0 153(_ent (_in))))
				(_port(_int read_data1 25 0 154(_ent (_out))))
				(_port(_int read_data2 25 0 155(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 99(_ent (_in))))
				(_port(_int in0 16 0 100(_ent (_in))))
				(_port(_int in1 16 0 101(_ent (_in))))
				(_port(_int in2 16 0 102(_ent (_in))))
				(_port(_int out1 16 0 103(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 41(_ent (_in))))
				(_port(_int B 2 0 42(_ent (_in))))
				(_port(_int ctrl 3 0 43(_ent (_in))))
				(_port(_int sign -1 0 44(_ent (_in))))
				(_port(_int zero -1 0 45(_ent (_out))))
				(_port(_int result 2 0 46(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 135(_ent (_in))))
				(_port(_int clk -1 0 136(_ent (_in))))
				(_port(_int dout 22 0 137(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 56(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 57(_ent (_in))))
				(_port(_int cond 6 0 58(_ent (_in))))
				(_port(_int sf -1 0 59(_ent (_in))))
				(_port(_int zero -1 0 60(_ent (_in))))
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int nextstate 4 0 62(_ent (_out))))
				(_port(_int flags 7 0 63(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 108(_ent (_in))))
				(_port(_int in0 18 0 109(_ent (_in))))
				(_port(_int in1 18 0 110(_ent (_in))))
				(_port(_int in2 18 0 111(_ent (_in))))
				(_port(_int in3 18 0 112(_ent (_in))))
				(_port(_int out1 18 0 113(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 81(_ent (_in))))
				(_port(_int address 13 0 82(_ent (_in))))
				(_port(_int wflag -1 0 83(_ent (_in))))
				(_port(_int dataIn 13 0 84(_ent (_in))))
				(_port(_int rflag -1 0 85(_ent (_in))))
				(_port(_int dataOut 13 0 86(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int enable -1 0 128(_ent (_in((i 2))))))
				(_port(_int pc_in 21 0 129(_ent (_in))))
				(_port(_int pc_out 21 0 130(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 160(_ent (_in))))
				(_port(_int out1 27 0 161(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 166(_ent (_in))))
				(_port(_int out1 29 0 167(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 172(_ent (_in((i 2))))))
				(_port(_int wflag -1 0 173(_ent (_in((i 2))))))
				(_port(_int dout -1 0 174(_ent (_out))))
			)
		)
	)
	(_inst U10 0 223(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(pcbus))
			((in1)(aluout))
			((out1)(adress))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 231(_comp register_4bit)
		(_port
			((din)(nextstate))
			((clk)(clk))
			((dout)(state))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 240(_comp inst_decode)
		(_port
			((inst)(memoutbreg))
			((instw)(control(13)))
			((cond)(cond))
			((op)(opcode))
			((sf)(sf))
			((rd)(rd))
			((rs)(rs))
			((rt)(rt))
			((imm)(BUS4565))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U15 0 255(_comp clock_generator)
		(_port
			((clk_out)(clk))
		)
		(_use(_ent . clock_generator)
		)
	)
	(_inst U16 0 260(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(rd))
			((in1)(rt))
			((in2)(n1))
			((in3)(n7))
			((out1)(regw))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 271(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(rs))
			((read_reg2)(rt))
			((write_reg)(regw))
			((write_data)(regwriteback))
			((read_data1)(BUS3388))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 282(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(pcbus))
			((in1)(a))
			((out1)(alu1))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 290(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(b))
			((in1)(signextimm))
			((in2)(Input3))
			((out1)(alu2))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 300(_comp alu)
		(_port
			((A)(alu1))
			((B)(alu2))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(zeroflag))
			((result)(alubreg))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 312(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(a))
			((in1)(aluout))
			((out1)(pcsrc))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 320(_comp register_24bit)
		(_port
			((din)(alubreg))
			((clk)(clk))
			((dout)(aluout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 327(_comp register_24bit)
		(_port
			((din)(BUS3388))
			((clk)(clk))
			((dout)(a))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 334(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(clk))
			((dout)(b))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 341(_comp register_24bit)
		(_port
			((din)(memoutbreg))
			((clk)(clk))
			((dout)(memoryout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 348(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zeroreg))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 360(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(memoryout))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(aluout))
			((in3)(luiimm))
			((out1)(regwriteback))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 394(_comp memory)
		(_port
			((clk)(clk))
			((address)(adress))
			((wflag)(control(17)))
			((dataIn)(aluout))
			((rflag)(control(16)))
			((dataOut)(memoutbreg))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 404(_comp pc)
		(_port
			((enable)(pcen))
			((pc_in)(pcsrc))
			((pc_out)(pcbus))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 411(_comp rotate)
		(_port
			((in1)(BUS4565))
			((out1)(luiimm))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 417(_comp sign_extender)
		(_port
			((in1)(BUS4565))
			((out1)(signextimm))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 423(_comp status_register_8bit)
		(_port
			((din)(zeroflag))
			((wflag)(control(3)))
			((dout)(zeroreg))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 41(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 63(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 68(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 73(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 76(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 82(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 92(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 100(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 109(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 118(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 119(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 129(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 135(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 142(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 150(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 153(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 160(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 161(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 166(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 167(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 179(_arch((i 4)))))
		(_sig(_int beq -1 0 183(_int(_uni))))
		(_sig(_int clk -1 0 184(_arch(_uni))))
		(_sig(_int pcen -1 0 185(_arch(_uni))))
		(_sig(_int sf -1 0 186(_arch(_uni))))
		(_sig(_int zeroflag -1 0 187(_arch(_uni))))
		(_sig(_int zeroreg -1 0 188(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 189(_array -1((_dto i 23 i 0)))))
		(_sig(_int a 30 0 189(_arch(_uni))))
		(_sig(_int adress 30 0 190(_arch(_uni))))
		(_sig(_int alu1 30 0 191(_arch(_uni))))
		(_sig(_int alu2 30 0 192(_arch(_uni))))
		(_sig(_int alubreg 30 0 193(_arch(_uni))))
		(_sig(_int aluout 30 0 194(_arch(_uni))))
		(_sig(_int b 30 0 195(_arch(_uni))))
		(_sig(_int BUS1426 30 0 196(_arch(_uni))))
		(_sig(_int BUS3388 30 0 197(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1346 0 198(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS4565 31 0 198(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 199(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 32 0 199(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1350 0 200(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 33 0 200(_arch(_uni))))
		(_sig(_int luiimm 30 0 201(_arch(_uni))))
		(_sig(_int memoryout 30 0 202(_arch(_uni))))
		(_sig(_int memoutbreg 30 0 203(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1352 0 204(_array -1((_dto i 3 i 0)))))
		(_sig(_int nextstate 34 0 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 205(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 35 0 205(_arch(_uni))))
		(_sig(_int pcbus 30 0 206(_arch(_uni))))
		(_sig(_int pcsrc 30 0 207(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1356 0 208(_array -1((_dto i 2 i 0)))))
		(_sig(_int rd 36 0 208(_arch(_uni))))
		(_sig(_int regw 36 0 209(_arch(_uni))))
		(_sig(_int regwriteback 30 0 210(_arch(_uni))))
		(_sig(_int rs 36 0 211(_arch(_uni))))
		(_sig(_int rt 36 0 212(_arch(_uni))))
		(_sig(_int signextimm 30 0 213(_arch(_uni))))
		(_sig(_int state 34 0 214(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 217(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment(_trgt(5))(_sens(7)(20(19))(20(0))))))
			(line__433(_arch 1 0 433(_assignment(_trgt(35)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
I 000051 55 1016          1676493814164 behavioral
(_unit VHDL(register_24bit 0 5(behavioral 0 13))
	(_version vef)
	(_time 1676493814165 2023.02.15 22:43:34)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code 6e606c6e3e393d78666e7d353b686b696c6b386d6c)
	(_ent
		(_time 1675977050377)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 7(_array -1((_dto i 23 i 0)))))
		(_port(_int din 0 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int dout 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 14(_array -1((_dto i 23 i 0)))))
		(_sig(_int reg 1 0 14(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(1)(0))(_dssslsensitivity 1))))
			(line__23(_arch 1 0 23(_assignment(_alias((dout)(reg)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000051 55 1034          1676493814177 behavioral
(_unit VHDL(register_4bit 0 30(behavioral 0 38))
	(_version vef)
	(_time 1676493814178 2023.02.15 22:43:34)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code 7e707c7f2e292d68767f6d252b787b797c7b287d7a)
	(_ent
		(_time 1676488062833)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int din 0 0 32(_ent(_in(_string \"0000"\)))))
		(_port(_int clk -1 0 33(_ent(_in)(_event))))
		(_port(_int dout 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int reg 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(3))(_sens(1)(0))(_dssslsensitivity 1))))
			(line__47(_arch 1 0 47(_assignment(_alias((dout)(reg)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000051 55 1094          1676493814187 behavioral
(_unit VHDL(register_24bit_tb 0 29(behavioral 0 57))
	(_version vef)
	(_time 1676493814188 2023.02.15 22:43:34)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code 8d838f83dcdade9b868c9ed6d88b888a8f88db8e8f)
	(_ent
		(_time 1675977050383)
	)
	(_inst dut 0 63(_ent . register_24bit)
		(_port
			((din)(din))
			((clk)(clk))
			((dout)(dout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 58(_array -1((_dto i 23 i 0)))))
		(_sig(_int din 0 0 58(_arch(_uni((_others(i 2)))))))
		(_sig(_int clk -1 0 59(_arch(_uni((i 2))))))
		(_sig(_int dout 0 0 60(_arch(_uni))))
		(_prcs
			(clk_gen(_arch 0 0 70(_prcs(_wait_for)(_trgt(1)))))
			(stimulus(_arch 1 0 78(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686274 50463235 33751554 33686274)
		(50529027 50529027 50529027 50529027 50529027 50529027)
		(33751555 33751555 33751555 33751555 33751555 33751555)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1016          1676493820659 behavioral
(_unit VHDL(register_24bit 0 5(behavioral 0 13))
	(_version vef)
	(_time 1676493820660 2023.02.15 22:43:40)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code d284d980d58581c4dad2c18987d4d7d5d0d784d1d0)
	(_ent
		(_time 1675977050377)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 7(_array -1((_dto i 23 i 0)))))
		(_port(_int din 0 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int dout 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 14(_array -1((_dto i 23 i 0)))))
		(_sig(_int reg 1 0 14(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(1)(0))(_dssslsensitivity 1))))
			(line__23(_arch 1 0 23(_assignment(_alias((dout)(reg)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000051 55 1052          1676493820665 behavioral
(_unit VHDL(register_4bit 0 30(behavioral 0 38))
	(_version vef)
	(_time 1676493820666 2023.02.15 22:43:40)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code d284d980d58581c4dad3c18987d4d7d5d0d784d1d6)
	(_ent
		(_time 1676493820663)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int din 0 0 32(_ent(_in(_string \"0000"\)))))
		(_port(_int clk -1 0 33(_ent(_in)(_event))))
		(_port(_int dout 0 0 34(_ent(_out(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int reg 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(3))(_sens(1)(0))(_dssslsensitivity 1))))
			(line__47(_arch 1 0 47(_assignment(_alias((dout)(reg)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000051 55 1094          1676493820671 behavioral
(_unit VHDL(register_24bit_tb 0 29(behavioral 0 57))
	(_version vef)
	(_time 1676493820672 2023.02.15 22:43:40)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code d284d980d58581c4d9d3c18987d4d7d5d0d784d1d0)
	(_ent
		(_time 1675977050383)
	)
	(_inst dut 0 63(_ent . register_24bit)
		(_port
			((din)(din))
			((clk)(clk))
			((dout)(dout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 58(_array -1((_dto i 23 i 0)))))
		(_sig(_int din 0 0 58(_arch(_uni((_others(i 2)))))))
		(_sig(_int clk -1 0 59(_arch(_uni((i 2))))))
		(_sig(_int dout 0 0 60(_arch(_uni))))
		(_prcs
			(clk_gen(_arch 0 0 70(_prcs(_wait_for)(_trgt(1)))))
			(stimulus(_arch 1 0 78(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686274 50463235 33751554 33686274)
		(50529027 50529027 50529027 50529027 50529027 50529027)
		(33751555 33751555 33751555 33751555 33751555 33751555)
	)
	(_model . behavioral 2 -1)
)
V 000049 55 14913         1676493852310 DataPath
(_unit VHDL(datapath 0 27(datapath 0 35))
	(_version vef)
	(_time 1676493852311 2023.02.15 22:44:12)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code 6b6f6a6b383d3b7d6a6d62387a303e6d636d6f6d6a6c6f)
	(_ent
		(_time 1676478317263)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 91(_ent (_in))))
				(_port(_int in0 14 0 92(_ent (_in))))
				(_port(_int in1 14 0 93(_ent (_in))))
				(_port(_int out1 14 0 94(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 142(_ent (_in(_string \"0000"\)))))
				(_port(_int clk -1 0 143(_ent (_in))))
				(_port(_int dout 23 0 144(_ent (_out(_string \"0000"\)))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 68(_ent (_in))))
				(_port(_int instw -1 0 69(_ent (_in((i 2))))))
				(_port(_int cond 9 0 70(_ent (_out))))
				(_port(_int op 10 0 71(_ent (_out))))
				(_port(_int sf -1 0 72(_ent (_out))))
				(_port(_int rd 11 0 73(_ent (_out))))
				(_port(_int rs 11 0 74(_ent (_out))))
				(_port(_int rt 11 0 75(_ent (_out))))
				(_port(_int imm 12 0 76(_ent (_out))))
			)
		)
		(clock_generator
			(_object
				(_port(_int clk_out -1 0 51(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 118(_ent (_in))))
				(_port(_int in0 20 0 119(_ent (_in))))
				(_port(_int in1 20 0 120(_ent (_in))))
				(_port(_int in2 20 0 121(_ent (_in))))
				(_port(_int in3 20 0 122(_ent (_in))))
				(_port(_int out1 20 0 123(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 149(_ent (_in((i 2))))))
				(_port(_int read_reg1 24 0 150(_ent (_in))))
				(_port(_int read_reg2 24 0 151(_ent (_in))))
				(_port(_int write_reg 24 0 152(_ent (_in))))
				(_port(_int write_data 25 0 153(_ent (_in))))
				(_port(_int read_data1 25 0 154(_ent (_out))))
				(_port(_int read_data2 25 0 155(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 99(_ent (_in))))
				(_port(_int in0 16 0 100(_ent (_in))))
				(_port(_int in1 16 0 101(_ent (_in))))
				(_port(_int in2 16 0 102(_ent (_in))))
				(_port(_int out1 16 0 103(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 41(_ent (_in))))
				(_port(_int B 2 0 42(_ent (_in))))
				(_port(_int ctrl 3 0 43(_ent (_in))))
				(_port(_int sign -1 0 44(_ent (_in))))
				(_port(_int zero -1 0 45(_ent (_out))))
				(_port(_int result 2 0 46(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 135(_ent (_in))))
				(_port(_int clk -1 0 136(_ent (_in))))
				(_port(_int dout 22 0 137(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 56(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 57(_ent (_in))))
				(_port(_int cond 6 0 58(_ent (_in))))
				(_port(_int sf -1 0 59(_ent (_in))))
				(_port(_int zero -1 0 60(_ent (_in))))
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int nextstate 4 0 62(_ent (_out))))
				(_port(_int flags 7 0 63(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 108(_ent (_in))))
				(_port(_int in0 18 0 109(_ent (_in))))
				(_port(_int in1 18 0 110(_ent (_in))))
				(_port(_int in2 18 0 111(_ent (_in))))
				(_port(_int in3 18 0 112(_ent (_in))))
				(_port(_int out1 18 0 113(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 81(_ent (_in))))
				(_port(_int address 13 0 82(_ent (_in))))
				(_port(_int wflag -1 0 83(_ent (_in))))
				(_port(_int dataIn 13 0 84(_ent (_in))))
				(_port(_int rflag -1 0 85(_ent (_in))))
				(_port(_int dataOut 13 0 86(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int enable -1 0 128(_ent (_in((i 2))))))
				(_port(_int pc_in 21 0 129(_ent (_in))))
				(_port(_int pc_out 21 0 130(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 160(_ent (_in))))
				(_port(_int out1 27 0 161(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 166(_ent (_in))))
				(_port(_int out1 29 0 167(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 172(_ent (_in((i 2))))))
				(_port(_int wflag -1 0 173(_ent (_in((i 2))))))
				(_port(_int dout -1 0 174(_ent (_out))))
			)
		)
	)
	(_inst U10 0 223(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(pcbus))
			((in1)(aluout))
			((out1)(adress))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 231(_comp register_4bit)
		(_port
			((din)(nextstate))
			((clk)(clk))
			((dout)(state))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 240(_comp inst_decode)
		(_port
			((inst)(memoutbreg))
			((instw)(control(13)))
			((cond)(cond))
			((op)(opcode))
			((sf)(sf))
			((rd)(rd))
			((rs)(rs))
			((rt)(rt))
			((imm)(BUS4565))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U15 0 255(_comp clock_generator)
		(_port
			((clk_out)(clk))
		)
		(_use(_ent . clock_generator)
		)
	)
	(_inst U16 0 260(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(rd))
			((in1)(rt))
			((in2)(n1))
			((in3)(n7))
			((out1)(regw))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 271(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(rs))
			((read_reg2)(rt))
			((write_reg)(regw))
			((write_data)(regwriteback))
			((read_data1)(BUS3388))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 282(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(pcbus))
			((in1)(a))
			((out1)(alu1))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 290(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(b))
			((in1)(signextimm))
			((in2)(Input3))
			((out1)(alu2))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 300(_comp alu)
		(_port
			((A)(alu1))
			((B)(alu2))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(zeroflag))
			((result)(alubreg))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 312(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(a))
			((in1)(aluout))
			((out1)(pcsrc))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 320(_comp register_24bit)
		(_port
			((din)(alubreg))
			((clk)(clk))
			((dout)(aluout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 327(_comp register_24bit)
		(_port
			((din)(BUS3388))
			((clk)(clk))
			((dout)(a))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 334(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(clk))
			((dout)(b))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 341(_comp register_24bit)
		(_port
			((din)(memoutbreg))
			((clk)(clk))
			((dout)(memoryout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 348(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zeroreg))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 360(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(memoryout))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(aluout))
			((in3)(luiimm))
			((out1)(regwriteback))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 394(_comp memory)
		(_port
			((clk)(clk))
			((address)(adress))
			((wflag)(control(17)))
			((dataIn)(aluout))
			((rflag)(control(16)))
			((dataOut)(memoutbreg))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 404(_comp pc)
		(_port
			((enable)(pcen))
			((pc_in)(pcsrc))
			((pc_out)(pcbus))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 411(_comp rotate)
		(_port
			((in1)(BUS4565))
			((out1)(luiimm))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 417(_comp sign_extender)
		(_port
			((in1)(BUS4565))
			((out1)(signextimm))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 423(_comp status_register_8bit)
		(_port
			((din)(zeroflag))
			((wflag)(control(3)))
			((dout)(zeroreg))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 41(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 63(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 68(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 73(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 76(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 82(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 92(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 100(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 109(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 118(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 119(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 129(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 135(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 142(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 150(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 153(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 160(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 161(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 166(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 167(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 179(_arch((i 4)))))
		(_sig(_int beq -1 0 183(_int(_uni))))
		(_sig(_int clk -1 0 184(_arch(_uni))))
		(_sig(_int pcen -1 0 185(_arch(_uni))))
		(_sig(_int sf -1 0 186(_arch(_uni))))
		(_sig(_int zeroflag -1 0 187(_arch(_uni))))
		(_sig(_int zeroreg -1 0 188(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 189(_array -1((_dto i 23 i 0)))))
		(_sig(_int a 30 0 189(_arch(_uni))))
		(_sig(_int adress 30 0 190(_arch(_uni))))
		(_sig(_int alu1 30 0 191(_arch(_uni))))
		(_sig(_int alu2 30 0 192(_arch(_uni))))
		(_sig(_int alubreg 30 0 193(_arch(_uni))))
		(_sig(_int aluout 30 0 194(_arch(_uni))))
		(_sig(_int b 30 0 195(_arch(_uni))))
		(_sig(_int BUS1426 30 0 196(_arch(_uni))))
		(_sig(_int BUS3388 30 0 197(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1346 0 198(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS4565 31 0 198(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 199(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 32 0 199(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1350 0 200(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 33 0 200(_arch(_uni))))
		(_sig(_int luiimm 30 0 201(_arch(_uni))))
		(_sig(_int memoryout 30 0 202(_arch(_uni))))
		(_sig(_int memoutbreg 30 0 203(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1352 0 204(_array -1((_dto i 3 i 0)))))
		(_sig(_int nextstate 34 0 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 205(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 35 0 205(_arch(_uni))))
		(_sig(_int pcbus 30 0 206(_arch(_uni))))
		(_sig(_int pcsrc 30 0 207(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1356 0 208(_array -1((_dto i 2 i 0)))))
		(_sig(_int rd 36 0 208(_arch(_uni))))
		(_sig(_int regw 36 0 209(_arch(_uni))))
		(_sig(_int regwriteback 30 0 210(_arch(_uni))))
		(_sig(_int rs 36 0 211(_arch(_uni))))
		(_sig(_int rt 36 0 212(_arch(_uni))))
		(_sig(_int signextimm 30 0 213(_arch(_uni))))
		(_sig(_int state 34 0 214(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 217(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment(_trgt(5))(_sens(7)(20(19))(20(0))))))
			(line__433(_arch 1 0 433(_assignment(_trgt(35)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
I 000049 55 941           1676494169944 behavior
(_unit VHDL(pc 0 5(behavior 0 13))
	(_version vef)
	(_time 1676494169945 2023.02.15 22:49:29)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 336266363365672531322369613433353034333530)
	(_ent
		(_time 1676487300771)
	)
	(_object
		(_port(_int enable -1 0 7(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 8(_array -1((_dto i 23 i 0)))))
		(_port(_int pc_in 0 0 8(_ent(_in)(_event))))
		(_port(_int pc_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 14(_array -1((_dto i 23 i 0)))))
		(_sig(_int pc_reg 1 0 14(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)))))
			(line__22(_arch 1 0 22(_assignment(_alias((pc_out)(pc_reg)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 2 -1)
)
I 000047 55 1382          1676494169962 simple
(_unit VHDL(pc_tb 0 33(simple 0 33))
	(_version vef)
	(_time 1676494169963 2023.02.15 22:49:29)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 431216414317415444165118124540461544474541)
	(_ent
		(_time 1675461836040)
	)
	(_inst uut 0 42(_ent . pc)
		(_port
			((enable)(enable))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int enable -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 37(_array -1((_dto i 23 i 0)))))
		(_sig(_int pc_in 0 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 0 0 38(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 50(_prcs(_wait_for)(_trgt(0)))))
			(test_process(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 50463235 50463234 50528771 50528770)
		(1953719636 1176514848 1701603681 100)
		(33686018 33686018 33686018 33686274 33686018 33686019)
		(1953719636 1176515104 1701603681 100)
		(33686018 33686018 50463491 50529026 50463234 50463234)
		(1953719636 1176515360 1701603681 100)
		(33686018 33686018 50528771 33751810 50463491 50528771)
		(1953719636 1176515616 1701603681 100)
	)
	(_model . simple 2 -1)
)
V 000049 55 14913         1676494175205 DataPath
(_unit VHDL(datapath 0 27(datapath 0 35))
	(_version vef)
	(_time 1676494175206 2023.02.15 22:49:35)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code c5c2c390c19395d3c4c3cc96d49e90c3cdc3c1c3c4c2c1)
	(_ent
		(_time 1676478317263)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 91(_ent (_in))))
				(_port(_int in0 14 0 92(_ent (_in))))
				(_port(_int in1 14 0 93(_ent (_in))))
				(_port(_int out1 14 0 94(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 142(_ent (_in(_string \"0000"\)))))
				(_port(_int clk -1 0 143(_ent (_in))))
				(_port(_int dout 23 0 144(_ent (_out(_string \"0000"\)))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 68(_ent (_in))))
				(_port(_int instw -1 0 69(_ent (_in((i 2))))))
				(_port(_int cond 9 0 70(_ent (_out))))
				(_port(_int op 10 0 71(_ent (_out))))
				(_port(_int sf -1 0 72(_ent (_out))))
				(_port(_int rd 11 0 73(_ent (_out))))
				(_port(_int rs 11 0 74(_ent (_out))))
				(_port(_int rt 11 0 75(_ent (_out))))
				(_port(_int imm 12 0 76(_ent (_out))))
			)
		)
		(clock_generator
			(_object
				(_port(_int clk_out -1 0 51(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 118(_ent (_in))))
				(_port(_int in0 20 0 119(_ent (_in))))
				(_port(_int in1 20 0 120(_ent (_in))))
				(_port(_int in2 20 0 121(_ent (_in))))
				(_port(_int in3 20 0 122(_ent (_in))))
				(_port(_int out1 20 0 123(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 149(_ent (_in((i 2))))))
				(_port(_int read_reg1 24 0 150(_ent (_in))))
				(_port(_int read_reg2 24 0 151(_ent (_in))))
				(_port(_int write_reg 24 0 152(_ent (_in))))
				(_port(_int write_data 25 0 153(_ent (_in))))
				(_port(_int read_data1 25 0 154(_ent (_out))))
				(_port(_int read_data2 25 0 155(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 99(_ent (_in))))
				(_port(_int in0 16 0 100(_ent (_in))))
				(_port(_int in1 16 0 101(_ent (_in))))
				(_port(_int in2 16 0 102(_ent (_in))))
				(_port(_int out1 16 0 103(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 41(_ent (_in))))
				(_port(_int B 2 0 42(_ent (_in))))
				(_port(_int ctrl 3 0 43(_ent (_in))))
				(_port(_int sign -1 0 44(_ent (_in))))
				(_port(_int zero -1 0 45(_ent (_out))))
				(_port(_int result 2 0 46(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 135(_ent (_in))))
				(_port(_int clk -1 0 136(_ent (_in))))
				(_port(_int dout 22 0 137(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 56(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 57(_ent (_in))))
				(_port(_int cond 6 0 58(_ent (_in))))
				(_port(_int sf -1 0 59(_ent (_in))))
				(_port(_int zero -1 0 60(_ent (_in))))
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int nextstate 4 0 62(_ent (_out))))
				(_port(_int flags 7 0 63(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 108(_ent (_in))))
				(_port(_int in0 18 0 109(_ent (_in))))
				(_port(_int in1 18 0 110(_ent (_in))))
				(_port(_int in2 18 0 111(_ent (_in))))
				(_port(_int in3 18 0 112(_ent (_in))))
				(_port(_int out1 18 0 113(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 81(_ent (_in))))
				(_port(_int address 13 0 82(_ent (_in))))
				(_port(_int wflag -1 0 83(_ent (_in))))
				(_port(_int dataIn 13 0 84(_ent (_in))))
				(_port(_int rflag -1 0 85(_ent (_in))))
				(_port(_int dataOut 13 0 86(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int enable -1 0 128(_ent (_in((i 2))))))
				(_port(_int pc_in 21 0 129(_ent (_in))))
				(_port(_int pc_out 21 0 130(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 160(_ent (_in))))
				(_port(_int out1 27 0 161(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 166(_ent (_in))))
				(_port(_int out1 29 0 167(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 172(_ent (_in((i 2))))))
				(_port(_int wflag -1 0 173(_ent (_in((i 2))))))
				(_port(_int dout -1 0 174(_ent (_out))))
			)
		)
	)
	(_inst U10 0 223(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(pcbus))
			((in1)(aluout))
			((out1)(adress))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 231(_comp register_4bit)
		(_port
			((din)(nextstate))
			((clk)(clk))
			((dout)(state))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 240(_comp inst_decode)
		(_port
			((inst)(memoutbreg))
			((instw)(control(13)))
			((cond)(cond))
			((op)(opcode))
			((sf)(sf))
			((rd)(rd))
			((rs)(rs))
			((rt)(rt))
			((imm)(BUS4565))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U15 0 255(_comp clock_generator)
		(_port
			((clk_out)(clk))
		)
		(_use(_ent . clock_generator)
		)
	)
	(_inst U16 0 260(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(rd))
			((in1)(rt))
			((in2)(n1))
			((in3)(n7))
			((out1)(regw))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 271(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(rs))
			((read_reg2)(rt))
			((write_reg)(regw))
			((write_data)(regwriteback))
			((read_data1)(BUS3388))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 282(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(pcbus))
			((in1)(a))
			((out1)(alu1))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 290(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(b))
			((in1)(signextimm))
			((in2)(Input3))
			((out1)(alu2))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 300(_comp alu)
		(_port
			((A)(alu1))
			((B)(alu2))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(zeroflag))
			((result)(alubreg))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 312(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(a))
			((in1)(aluout))
			((out1)(pcsrc))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 320(_comp register_24bit)
		(_port
			((din)(alubreg))
			((clk)(clk))
			((dout)(aluout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 327(_comp register_24bit)
		(_port
			((din)(BUS3388))
			((clk)(clk))
			((dout)(a))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 334(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(clk))
			((dout)(b))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 341(_comp register_24bit)
		(_port
			((din)(memoutbreg))
			((clk)(clk))
			((dout)(memoryout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 348(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zeroreg))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 360(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(memoryout))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(aluout))
			((in3)(luiimm))
			((out1)(regwriteback))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 394(_comp memory)
		(_port
			((clk)(clk))
			((address)(adress))
			((wflag)(control(17)))
			((dataIn)(aluout))
			((rflag)(control(16)))
			((dataOut)(memoutbreg))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 404(_comp pc)
		(_port
			((enable)(pcen))
			((pc_in)(pcsrc))
			((pc_out)(pcbus))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 411(_comp rotate)
		(_port
			((in1)(BUS4565))
			((out1)(luiimm))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 417(_comp sign_extender)
		(_port
			((in1)(BUS4565))
			((out1)(signextimm))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 423(_comp status_register_8bit)
		(_port
			((din)(zeroflag))
			((wflag)(control(3)))
			((dout)(zeroreg))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 41(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 63(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 68(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 73(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 76(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 82(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 92(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 100(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 109(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 118(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 119(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 129(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 135(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 142(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 150(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 153(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 160(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 161(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 166(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 167(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 179(_arch((i 4)))))
		(_sig(_int beq -1 0 183(_int(_uni))))
		(_sig(_int clk -1 0 184(_arch(_uni))))
		(_sig(_int pcen -1 0 185(_arch(_uni))))
		(_sig(_int sf -1 0 186(_arch(_uni))))
		(_sig(_int zeroflag -1 0 187(_arch(_uni))))
		(_sig(_int zeroreg -1 0 188(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 189(_array -1((_dto i 23 i 0)))))
		(_sig(_int a 30 0 189(_arch(_uni))))
		(_sig(_int adress 30 0 190(_arch(_uni))))
		(_sig(_int alu1 30 0 191(_arch(_uni))))
		(_sig(_int alu2 30 0 192(_arch(_uni))))
		(_sig(_int alubreg 30 0 193(_arch(_uni))))
		(_sig(_int aluout 30 0 194(_arch(_uni))))
		(_sig(_int b 30 0 195(_arch(_uni))))
		(_sig(_int BUS1426 30 0 196(_arch(_uni))))
		(_sig(_int BUS3388 30 0 197(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1346 0 198(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS4565 31 0 198(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 199(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 32 0 199(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1350 0 200(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 33 0 200(_arch(_uni))))
		(_sig(_int luiimm 30 0 201(_arch(_uni))))
		(_sig(_int memoryout 30 0 202(_arch(_uni))))
		(_sig(_int memoutbreg 30 0 203(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1352 0 204(_array -1((_dto i 3 i 0)))))
		(_sig(_int nextstate 34 0 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 205(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 35 0 205(_arch(_uni))))
		(_sig(_int pcbus 30 0 206(_arch(_uni))))
		(_sig(_int pcsrc 30 0 207(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1356 0 208(_array -1((_dto i 2 i 0)))))
		(_sig(_int rd 36 0 208(_arch(_uni))))
		(_sig(_int regw 36 0 209(_arch(_uni))))
		(_sig(_int regwriteback 30 0 210(_arch(_uni))))
		(_sig(_int rs 36 0 211(_arch(_uni))))
		(_sig(_int rt 36 0 212(_arch(_uni))))
		(_sig(_int signextimm 30 0 213(_arch(_uni))))
		(_sig(_int state 34 0 214(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 217(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment(_trgt(5))(_sens(7)(20(19))(20(0))))))
			(line__433(_arch 1 0 433(_assignment(_trgt(35)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
I 000049 55 941           1676494246556 behavior
(_unit VHDL(pc 0 5(behavior 0 13))
	(_version vef)
	(_time 1676494246557 2023.02.15 22:50:46)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 75707c74732321637774652f277275737672757376)
	(_ent
		(_time 1676487300771)
	)
	(_object
		(_port(_int enable -1 0 7(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 8(_array -1((_dto i 23 i 0)))))
		(_port(_int pc_in 0 0 8(_ent(_in)(_event))))
		(_port(_int pc_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 14(_array -1((_dto i 23 i 0)))))
		(_sig(_int pc_reg 1 0 14(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)))))
			(line__22(_arch 1 0 22(_assignment(_alias((pc_out)(pc_reg)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 2 -1)
)
I 000047 55 1382          1676494246569 simple
(_unit VHDL(pc_tb 0 33(simple 0 33))
	(_version vef)
	(_time 1676494246570 2023.02.15 22:50:46)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 84818d8a83d0869383d196dfd5828781d283808286)
	(_ent
		(_time 1675461836040)
	)
	(_inst uut 0 42(_ent . pc)
		(_port
			((enable)(enable))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int enable -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 37(_array -1((_dto i 23 i 0)))))
		(_sig(_int pc_in 0 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 0 0 38(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 50(_prcs(_wait_for)(_trgt(0)))))
			(test_process(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 50463235 50463234 50528771 50528770)
		(1953719636 1176514848 1701603681 100)
		(33686018 33686018 33686018 33686274 33686018 33686019)
		(1953719636 1176515104 1701603681 100)
		(33686018 33686018 50463491 50529026 50463234 50463234)
		(1953719636 1176515360 1701603681 100)
		(33686018 33686018 50528771 33751810 50463491 50528771)
		(1953719636 1176515616 1701603681 100)
	)
	(_model . simple 2 -1)
)
I 000049 55 941           1676494270508 behavior
(_unit VHDL(pc 0 5(behavior 0 13))
	(_version vef)
	(_time 1676494270509 2023.02.15 22:51:10)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 06090100035052100407165c540106000501060005)
	(_ent
		(_time 1676487300771)
	)
	(_object
		(_port(_int enable -1 0 7(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 8(_array -1((_dto i 23 i 0)))))
		(_port(_int pc_in 0 0 8(_ent(_in)(_event))))
		(_port(_int pc_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 14(_array -1((_dto i 23 i 0)))))
		(_sig(_int pc_reg 1 0 14(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)))))
			(line__22(_arch 1 0 22(_assignment(_alias((pc_out)(pc_reg)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 2 -1)
)
I 000047 55 1382          1676494270520 simple
(_unit VHDL(pc_tb 0 33(simple 0 33))
	(_version vef)
	(_time 1676494270521 2023.02.15 22:51:10)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 151a1212134117021240074e441316104312111317)
	(_ent
		(_time 1675461836040)
	)
	(_inst uut 0 42(_ent . pc)
		(_port
			((enable)(enable))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int enable -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 37(_array -1((_dto i 23 i 0)))))
		(_sig(_int pc_in 0 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 0 0 38(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 50(_prcs(_wait_for)(_trgt(0)))))
			(test_process(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 50463235 50463234 50528771 50528770)
		(1953719636 1176514848 1701603681 100)
		(33686018 33686018 33686018 33686274 33686018 33686019)
		(1953719636 1176515104 1701603681 100)
		(33686018 33686018 50463491 50529026 50463234 50463234)
		(1953719636 1176515360 1701603681 100)
		(33686018 33686018 50528771 33751810 50463491 50528771)
		(1953719636 1176515616 1701603681 100)
	)
	(_model . simple 2 -1)
)
I 000049 55 1017          1676494283487 behavior
(_unit VHDL(pc 0 5(behavior 0 13))
	(_version vef)
	(_time 1676494283488 2023.02.15 22:51:23)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code beebb7eae8e8eaa8bcbfaee4ecb9beb8bdb9beb8bd)
	(_ent
		(_time 1676494283485)
	)
	(_object
		(_port(_int enable -1 0 7(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 8(_array -1((_dto i 23 i 0)))))
		(_port(_int pc_in 0 0 8(_ent(_in(_string \"000000000000000000000000"\))(_event))))
		(_port(_int pc_out 0 0 9(_ent(_out(_string \"000000000000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 14(_array -1((_dto i 23 i 0)))))
		(_sig(_int pc_reg 1 0 14(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)))))
			(line__22(_arch 1 0 22(_assignment(_alias((pc_out)(pc_reg)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 2 -1)
)
I 000047 55 1382          1676494283493 simple
(_unit VHDL(pc_tb 0 33(simple 0 33))
	(_version vef)
	(_time 1676494283494 2023.02.15 22:51:23)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code beebb7eae8eabca9b9ebace5efb8bdbbe8b9bab8bc)
	(_ent
		(_time 1675461836040)
	)
	(_inst uut 0 42(_ent . pc)
		(_port
			((enable)(enable))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int enable -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 37(_array -1((_dto i 23 i 0)))))
		(_sig(_int pc_in 0 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 0 0 38(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 50(_prcs(_wait_for)(_trgt(0)))))
			(test_process(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 50463235 50463234 50528771 50528770)
		(1953719636 1176514848 1701603681 100)
		(33686018 33686018 33686018 33686274 33686018 33686019)
		(1953719636 1176515104 1701603681 100)
		(33686018 33686018 50463491 50529026 50463234 50463234)
		(1953719636 1176515360 1701603681 100)
		(33686018 33686018 50528771 33751810 50463491 50528771)
		(1953719636 1176515616 1701603681 100)
	)
	(_model . simple 2 -1)
)
V 000049 55 14989         1676494310485 DataPath
(_unit VHDL(datapath 0 27(datapath 0 35))
	(_version vef)
	(_time 1676494310486 2023.02.15 22:51:50)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code 363231333160662037303f65276d63303e303230373132)
	(_ent
		(_time 1676478317263)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 91(_ent (_in))))
				(_port(_int in0 14 0 92(_ent (_in))))
				(_port(_int in1 14 0 93(_ent (_in))))
				(_port(_int out1 14 0 94(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 142(_ent (_in(_string \"0000"\)))))
				(_port(_int clk -1 0 143(_ent (_in))))
				(_port(_int dout 23 0 144(_ent (_out(_string \"0000"\)))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 68(_ent (_in))))
				(_port(_int instw -1 0 69(_ent (_in((i 2))))))
				(_port(_int cond 9 0 70(_ent (_out))))
				(_port(_int op 10 0 71(_ent (_out))))
				(_port(_int sf -1 0 72(_ent (_out))))
				(_port(_int rd 11 0 73(_ent (_out))))
				(_port(_int rs 11 0 74(_ent (_out))))
				(_port(_int rt 11 0 75(_ent (_out))))
				(_port(_int imm 12 0 76(_ent (_out))))
			)
		)
		(clock_generator
			(_object
				(_port(_int clk_out -1 0 51(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 118(_ent (_in))))
				(_port(_int in0 20 0 119(_ent (_in))))
				(_port(_int in1 20 0 120(_ent (_in))))
				(_port(_int in2 20 0 121(_ent (_in))))
				(_port(_int in3 20 0 122(_ent (_in))))
				(_port(_int out1 20 0 123(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 149(_ent (_in((i 2))))))
				(_port(_int read_reg1 24 0 150(_ent (_in))))
				(_port(_int read_reg2 24 0 151(_ent (_in))))
				(_port(_int write_reg 24 0 152(_ent (_in))))
				(_port(_int write_data 25 0 153(_ent (_in))))
				(_port(_int read_data1 25 0 154(_ent (_out))))
				(_port(_int read_data2 25 0 155(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 99(_ent (_in))))
				(_port(_int in0 16 0 100(_ent (_in))))
				(_port(_int in1 16 0 101(_ent (_in))))
				(_port(_int in2 16 0 102(_ent (_in))))
				(_port(_int out1 16 0 103(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 41(_ent (_in))))
				(_port(_int B 2 0 42(_ent (_in))))
				(_port(_int ctrl 3 0 43(_ent (_in))))
				(_port(_int sign -1 0 44(_ent (_in))))
				(_port(_int zero -1 0 45(_ent (_out))))
				(_port(_int result 2 0 46(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 135(_ent (_in))))
				(_port(_int clk -1 0 136(_ent (_in))))
				(_port(_int dout 22 0 137(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 56(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 57(_ent (_in))))
				(_port(_int cond 6 0 58(_ent (_in))))
				(_port(_int sf -1 0 59(_ent (_in))))
				(_port(_int zero -1 0 60(_ent (_in))))
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int nextstate 4 0 62(_ent (_out))))
				(_port(_int flags 7 0 63(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 108(_ent (_in))))
				(_port(_int in0 18 0 109(_ent (_in))))
				(_port(_int in1 18 0 110(_ent (_in))))
				(_port(_int in2 18 0 111(_ent (_in))))
				(_port(_int in3 18 0 112(_ent (_in))))
				(_port(_int out1 18 0 113(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 81(_ent (_in))))
				(_port(_int address 13 0 82(_ent (_in))))
				(_port(_int wflag -1 0 83(_ent (_in))))
				(_port(_int dataIn 13 0 84(_ent (_in))))
				(_port(_int rflag -1 0 85(_ent (_in))))
				(_port(_int dataOut 13 0 86(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int enable -1 0 128(_ent (_in((i 2))))))
				(_port(_int pc_in 21 0 129(_ent (_in(_string \"000000000000000000000000"\)))))
				(_port(_int pc_out 21 0 130(_ent (_out(_string \"000000000000000000000000"\)))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 160(_ent (_in))))
				(_port(_int out1 27 0 161(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 166(_ent (_in))))
				(_port(_int out1 29 0 167(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 172(_ent (_in((i 2))))))
				(_port(_int wflag -1 0 173(_ent (_in((i 2))))))
				(_port(_int dout -1 0 174(_ent (_out))))
			)
		)
	)
	(_inst U10 0 223(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(pcbus))
			((in1)(aluout))
			((out1)(adress))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 231(_comp register_4bit)
		(_port
			((din)(nextstate))
			((clk)(clk))
			((dout)(state))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 240(_comp inst_decode)
		(_port
			((inst)(memoutbreg))
			((instw)(control(13)))
			((cond)(cond))
			((op)(opcode))
			((sf)(sf))
			((rd)(rd))
			((rs)(rs))
			((rt)(rt))
			((imm)(BUS4565))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U15 0 255(_comp clock_generator)
		(_port
			((clk_out)(clk))
		)
		(_use(_ent . clock_generator)
		)
	)
	(_inst U16 0 260(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(rd))
			((in1)(rt))
			((in2)(n1))
			((in3)(n7))
			((out1)(regw))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 271(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(rs))
			((read_reg2)(rt))
			((write_reg)(regw))
			((write_data)(regwriteback))
			((read_data1)(BUS3388))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 282(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(pcbus))
			((in1)(a))
			((out1)(alu1))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 290(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(b))
			((in1)(signextimm))
			((in2)(Input3))
			((out1)(alu2))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 300(_comp alu)
		(_port
			((A)(alu1))
			((B)(alu2))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(zeroflag))
			((result)(alubreg))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 312(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(a))
			((in1)(aluout))
			((out1)(pcsrc))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 320(_comp register_24bit)
		(_port
			((din)(alubreg))
			((clk)(clk))
			((dout)(aluout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 327(_comp register_24bit)
		(_port
			((din)(BUS3388))
			((clk)(clk))
			((dout)(a))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 334(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(clk))
			((dout)(b))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 341(_comp register_24bit)
		(_port
			((din)(memoutbreg))
			((clk)(clk))
			((dout)(memoryout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 348(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zeroreg))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 360(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(memoryout))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(aluout))
			((in3)(luiimm))
			((out1)(regwriteback))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 394(_comp memory)
		(_port
			((clk)(clk))
			((address)(adress))
			((wflag)(control(17)))
			((dataIn)(aluout))
			((rflag)(control(16)))
			((dataOut)(memoutbreg))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 404(_comp pc)
		(_port
			((enable)(pcen))
			((pc_in)(pcsrc))
			((pc_out)(pcbus))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 411(_comp rotate)
		(_port
			((in1)(BUS4565))
			((out1)(luiimm))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 417(_comp sign_extender)
		(_port
			((in1)(BUS4565))
			((out1)(signextimm))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 423(_comp status_register_8bit)
		(_port
			((din)(zeroflag))
			((wflag)(control(3)))
			((dout)(zeroreg))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 41(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 63(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 68(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 73(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 76(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 82(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 92(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 100(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 109(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 118(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 119(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 129(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 135(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 142(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 150(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 153(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 160(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 161(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 166(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 167(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 179(_arch((i 4)))))
		(_sig(_int beq -1 0 183(_int(_uni))))
		(_sig(_int clk -1 0 184(_arch(_uni))))
		(_sig(_int pcen -1 0 185(_arch(_uni))))
		(_sig(_int sf -1 0 186(_arch(_uni))))
		(_sig(_int zeroflag -1 0 187(_arch(_uni))))
		(_sig(_int zeroreg -1 0 188(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 189(_array -1((_dto i 23 i 0)))))
		(_sig(_int a 30 0 189(_arch(_uni))))
		(_sig(_int adress 30 0 190(_arch(_uni))))
		(_sig(_int alu1 30 0 191(_arch(_uni))))
		(_sig(_int alu2 30 0 192(_arch(_uni))))
		(_sig(_int alubreg 30 0 193(_arch(_uni))))
		(_sig(_int aluout 30 0 194(_arch(_uni))))
		(_sig(_int b 30 0 195(_arch(_uni))))
		(_sig(_int BUS1426 30 0 196(_arch(_uni))))
		(_sig(_int BUS3388 30 0 197(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1346 0 198(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS4565 31 0 198(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 199(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 32 0 199(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1350 0 200(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 33 0 200(_arch(_uni))))
		(_sig(_int luiimm 30 0 201(_arch(_uni))))
		(_sig(_int memoryout 30 0 202(_arch(_uni))))
		(_sig(_int memoutbreg 30 0 203(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1352 0 204(_array -1((_dto i 3 i 0)))))
		(_sig(_int nextstate 34 0 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 205(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 35 0 205(_arch(_uni))))
		(_sig(_int pcbus 30 0 206(_arch(_uni))))
		(_sig(_int pcsrc 30 0 207(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1356 0 208(_array -1((_dto i 2 i 0)))))
		(_sig(_int rd 36 0 208(_arch(_uni))))
		(_sig(_int regw 36 0 209(_arch(_uni))))
		(_sig(_int regwriteback 30 0 210(_arch(_uni))))
		(_sig(_int rs 36 0 211(_arch(_uni))))
		(_sig(_int rt 36 0 212(_arch(_uni))))
		(_sig(_int signextimm 30 0 213(_arch(_uni))))
		(_sig(_int state 34 0 214(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 217(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment(_trgt(5))(_sens(7)(20(19))(20(0))))))
			(line__433(_arch 1 0 433(_assignment(_trgt(35)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
I 000049 55 954           1676494480955 behavior
(_unit VHDL(pc 0 5(behavior 0 13))
	(_version vef)
	(_time 1676494480956 2023.02.15 22:54:40)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 1b4e4f1c4a4d4f0d191a0b41491c1b1d181c1b1d18)
	(_ent
		(_time 1676494480953)
	)
	(_object
		(_port(_int enable -1 0 7(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 8(_array -1((_dto i 23 i 0)))))
		(_port(_int pc_in 0 0 8(_ent(_in))))
		(_port(_int pc_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 14(_array -1((_dto i 23 i 0)))))
		(_sig(_int pc_reg 1 0 14(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1))(_dssslsensitivity 1))))
			(line__22(_arch 1 0 22(_assignment(_alias((pc_out)(pc_reg)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 2 -1)
)
I 000047 55 1382          1676494480965 simple
(_unit VHDL(pc_tb 0 33(simple 0 33))
	(_version vef)
	(_time 1676494480966 2023.02.15 22:54:40)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 1b4e4f1c4a4f190c1c4e09404a1d181e4d1c1f1d19)
	(_ent
		(_time 1675461836040)
	)
	(_inst uut 0 42(_ent . pc)
		(_port
			((enable)(enable))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int enable -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 37(_array -1((_dto i 23 i 0)))))
		(_sig(_int pc_in 0 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 0 0 38(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 50(_prcs(_wait_for)(_trgt(0)))))
			(test_process(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 50463235 50463234 50528771 50528770)
		(1953719636 1176514848 1701603681 100)
		(33686018 33686018 33686018 33686274 33686018 33686019)
		(1953719636 1176515104 1701603681 100)
		(33686018 33686018 50463491 50529026 50463234 50463234)
		(1953719636 1176515360 1701603681 100)
		(33686018 33686018 50528771 33751810 50463491 50528771)
		(1953719636 1176515616 1701603681 100)
	)
	(_model . simple 2 -1)
)
V 000049 55 14913         1676494525854 DataPath
(_unit VHDL(datapath 0 27(datapath 0 35))
	(_version vef)
	(_time 1676494525855 2023.02.15 22:55:25)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code 757522747123256374737c26642e20737d737173747271)
	(_ent
		(_time 1676478317263)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 91(_ent (_in))))
				(_port(_int in0 14 0 92(_ent (_in))))
				(_port(_int in1 14 0 93(_ent (_in))))
				(_port(_int out1 14 0 94(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 142(_ent (_in(_string \"0000"\)))))
				(_port(_int clk -1 0 143(_ent (_in))))
				(_port(_int dout 23 0 144(_ent (_out(_string \"0000"\)))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 68(_ent (_in))))
				(_port(_int instw -1 0 69(_ent (_in((i 2))))))
				(_port(_int cond 9 0 70(_ent (_out))))
				(_port(_int op 10 0 71(_ent (_out))))
				(_port(_int sf -1 0 72(_ent (_out))))
				(_port(_int rd 11 0 73(_ent (_out))))
				(_port(_int rs 11 0 74(_ent (_out))))
				(_port(_int rt 11 0 75(_ent (_out))))
				(_port(_int imm 12 0 76(_ent (_out))))
			)
		)
		(clock_generator
			(_object
				(_port(_int clk_out -1 0 51(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 118(_ent (_in))))
				(_port(_int in0 20 0 119(_ent (_in))))
				(_port(_int in1 20 0 120(_ent (_in))))
				(_port(_int in2 20 0 121(_ent (_in))))
				(_port(_int in3 20 0 122(_ent (_in))))
				(_port(_int out1 20 0 123(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 149(_ent (_in((i 2))))))
				(_port(_int read_reg1 24 0 150(_ent (_in))))
				(_port(_int read_reg2 24 0 151(_ent (_in))))
				(_port(_int write_reg 24 0 152(_ent (_in))))
				(_port(_int write_data 25 0 153(_ent (_in))))
				(_port(_int read_data1 25 0 154(_ent (_out))))
				(_port(_int read_data2 25 0 155(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 99(_ent (_in))))
				(_port(_int in0 16 0 100(_ent (_in))))
				(_port(_int in1 16 0 101(_ent (_in))))
				(_port(_int in2 16 0 102(_ent (_in))))
				(_port(_int out1 16 0 103(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 41(_ent (_in))))
				(_port(_int B 2 0 42(_ent (_in))))
				(_port(_int ctrl 3 0 43(_ent (_in))))
				(_port(_int sign -1 0 44(_ent (_in))))
				(_port(_int zero -1 0 45(_ent (_out))))
				(_port(_int result 2 0 46(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 135(_ent (_in))))
				(_port(_int clk -1 0 136(_ent (_in))))
				(_port(_int dout 22 0 137(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 56(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 57(_ent (_in))))
				(_port(_int cond 6 0 58(_ent (_in))))
				(_port(_int sf -1 0 59(_ent (_in))))
				(_port(_int zero -1 0 60(_ent (_in))))
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int nextstate 4 0 62(_ent (_out))))
				(_port(_int flags 7 0 63(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 108(_ent (_in))))
				(_port(_int in0 18 0 109(_ent (_in))))
				(_port(_int in1 18 0 110(_ent (_in))))
				(_port(_int in2 18 0 111(_ent (_in))))
				(_port(_int in3 18 0 112(_ent (_in))))
				(_port(_int out1 18 0 113(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 81(_ent (_in))))
				(_port(_int address 13 0 82(_ent (_in))))
				(_port(_int wflag -1 0 83(_ent (_in))))
				(_port(_int dataIn 13 0 84(_ent (_in))))
				(_port(_int rflag -1 0 85(_ent (_in))))
				(_port(_int dataOut 13 0 86(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int enable -1 0 128(_ent (_in((i 2))))))
				(_port(_int pc_in 21 0 129(_ent (_in))))
				(_port(_int pc_out 21 0 130(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 160(_ent (_in))))
				(_port(_int out1 27 0 161(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 166(_ent (_in))))
				(_port(_int out1 29 0 167(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 172(_ent (_in((i 2))))))
				(_port(_int wflag -1 0 173(_ent (_in((i 2))))))
				(_port(_int dout -1 0 174(_ent (_out))))
			)
		)
	)
	(_inst U10 0 223(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(pcbus))
			((in1)(aluout))
			((out1)(adress))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 231(_comp register_4bit)
		(_port
			((din)(nextstate))
			((clk)(clk))
			((dout)(state))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 240(_comp inst_decode)
		(_port
			((inst)(memoutbreg))
			((instw)(control(13)))
			((cond)(cond))
			((op)(opcode))
			((sf)(sf))
			((rd)(rd))
			((rs)(rs))
			((rt)(rt))
			((imm)(BUS4565))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U15 0 255(_comp clock_generator)
		(_port
			((clk_out)(clk))
		)
		(_use(_ent . clock_generator)
		)
	)
	(_inst U16 0 260(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(rd))
			((in1)(rt))
			((in2)(n1))
			((in3)(n7))
			((out1)(regw))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 271(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(rs))
			((read_reg2)(rt))
			((write_reg)(regw))
			((write_data)(regwriteback))
			((read_data1)(BUS3388))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 282(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(pcbus))
			((in1)(a))
			((out1)(alu1))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 290(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(b))
			((in1)(signextimm))
			((in2)(Input3))
			((out1)(alu2))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 300(_comp alu)
		(_port
			((A)(alu1))
			((B)(alu2))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(zeroflag))
			((result)(alubreg))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 312(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(a))
			((in1)(aluout))
			((out1)(pcsrc))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 320(_comp register_24bit)
		(_port
			((din)(alubreg))
			((clk)(clk))
			((dout)(aluout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 327(_comp register_24bit)
		(_port
			((din)(BUS3388))
			((clk)(clk))
			((dout)(a))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 334(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(clk))
			((dout)(b))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 341(_comp register_24bit)
		(_port
			((din)(memoutbreg))
			((clk)(clk))
			((dout)(memoryout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 348(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zeroreg))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 360(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(memoryout))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(aluout))
			((in3)(luiimm))
			((out1)(regwriteback))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 394(_comp memory)
		(_port
			((clk)(clk))
			((address)(adress))
			((wflag)(control(17)))
			((dataIn)(aluout))
			((rflag)(control(16)))
			((dataOut)(memoutbreg))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 404(_comp pc)
		(_port
			((enable)(pcen))
			((pc_in)(pcsrc))
			((pc_out)(pcbus))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 411(_comp rotate)
		(_port
			((in1)(BUS4565))
			((out1)(luiimm))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 417(_comp sign_extender)
		(_port
			((in1)(BUS4565))
			((out1)(signextimm))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 423(_comp status_register_8bit)
		(_port
			((din)(zeroflag))
			((wflag)(control(3)))
			((dout)(zeroreg))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 41(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 63(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 68(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 73(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 76(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 82(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 92(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 100(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 109(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 118(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 119(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 129(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 135(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 142(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 150(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 153(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 160(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 161(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 166(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 167(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 179(_arch((i 4)))))
		(_sig(_int beq -1 0 183(_int(_uni))))
		(_sig(_int clk -1 0 184(_arch(_uni))))
		(_sig(_int pcen -1 0 185(_arch(_uni))))
		(_sig(_int sf -1 0 186(_arch(_uni))))
		(_sig(_int zeroflag -1 0 187(_arch(_uni))))
		(_sig(_int zeroreg -1 0 188(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 189(_array -1((_dto i 23 i 0)))))
		(_sig(_int a 30 0 189(_arch(_uni))))
		(_sig(_int adress 30 0 190(_arch(_uni))))
		(_sig(_int alu1 30 0 191(_arch(_uni))))
		(_sig(_int alu2 30 0 192(_arch(_uni))))
		(_sig(_int alubreg 30 0 193(_arch(_uni))))
		(_sig(_int aluout 30 0 194(_arch(_uni))))
		(_sig(_int b 30 0 195(_arch(_uni))))
		(_sig(_int BUS1426 30 0 196(_arch(_uni))))
		(_sig(_int BUS3388 30 0 197(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1346 0 198(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS4565 31 0 198(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 199(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 32 0 199(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1350 0 200(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 33 0 200(_arch(_uni))))
		(_sig(_int luiimm 30 0 201(_arch(_uni))))
		(_sig(_int memoryout 30 0 202(_arch(_uni))))
		(_sig(_int memoutbreg 30 0 203(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1352 0 204(_array -1((_dto i 3 i 0)))))
		(_sig(_int nextstate 34 0 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 205(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 35 0 205(_arch(_uni))))
		(_sig(_int pcbus 30 0 206(_arch(_uni))))
		(_sig(_int pcsrc 30 0 207(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1356 0 208(_array -1((_dto i 2 i 0)))))
		(_sig(_int rd 36 0 208(_arch(_uni))))
		(_sig(_int regw 36 0 209(_arch(_uni))))
		(_sig(_int regwriteback 30 0 210(_arch(_uni))))
		(_sig(_int rs 36 0 211(_arch(_uni))))
		(_sig(_int rt 36 0 212(_arch(_uni))))
		(_sig(_int signextimm 30 0 213(_arch(_uni))))
		(_sig(_int state 34 0 214(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 217(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment(_trgt(5))(_sens(7)(20(19))(20(0))))))
			(line__433(_arch 1 0 433(_assignment(_trgt(35)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
V 000049 55 14931         1676494869083 DataPath
(_unit VHDL(datapath 0 27(datapath 0 35))
	(_version vef)
	(_time 1676494869084 2023.02.15 23:01:09)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code 386f353d316e682e393e316b29636d3e303e3c3e393f3c)
	(_ent
		(_time 1676478317263)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 91(_ent (_in))))
				(_port(_int in0 14 0 92(_ent (_in))))
				(_port(_int in1 14 0 93(_ent (_in))))
				(_port(_int out1 14 0 94(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 142(_ent (_in(_string \"0000"\)))))
				(_port(_int clk -1 0 143(_ent (_in))))
				(_port(_int dout 23 0 144(_ent (_out(_string \"0000"\)))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 68(_ent (_in))))
				(_port(_int instw -1 0 69(_ent (_in((i 2))))))
				(_port(_int cond 9 0 70(_ent (_out))))
				(_port(_int op 10 0 71(_ent (_out))))
				(_port(_int sf -1 0 72(_ent (_out))))
				(_port(_int rd 11 0 73(_ent (_out))))
				(_port(_int rs 11 0 74(_ent (_out))))
				(_port(_int rt 11 0 75(_ent (_out))))
				(_port(_int imm 12 0 76(_ent (_out))))
			)
		)
		(clock_generator
			(_object
				(_port(_int clk_out -1 0 51(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 118(_ent (_in))))
				(_port(_int in0 20 0 119(_ent (_in))))
				(_port(_int in1 20 0 120(_ent (_in))))
				(_port(_int in2 20 0 121(_ent (_in))))
				(_port(_int in3 20 0 122(_ent (_in))))
				(_port(_int out1 20 0 123(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 149(_ent (_in((i 2))))))
				(_port(_int read_reg1 24 0 150(_ent (_in))))
				(_port(_int read_reg2 24 0 151(_ent (_in))))
				(_port(_int write_reg 24 0 152(_ent (_in))))
				(_port(_int write_data 25 0 153(_ent (_in))))
				(_port(_int read_data1 25 0 154(_ent (_out))))
				(_port(_int read_data2 25 0 155(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 99(_ent (_in))))
				(_port(_int in0 16 0 100(_ent (_in))))
				(_port(_int in1 16 0 101(_ent (_in))))
				(_port(_int in2 16 0 102(_ent (_in))))
				(_port(_int out1 16 0 103(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 41(_ent (_in))))
				(_port(_int B 2 0 42(_ent (_in))))
				(_port(_int ctrl 3 0 43(_ent (_in))))
				(_port(_int sign -1 0 44(_ent (_in))))
				(_port(_int zero -1 0 45(_ent (_out))))
				(_port(_int result 2 0 46(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 135(_ent (_in))))
				(_port(_int clk -1 0 136(_ent (_in))))
				(_port(_int dout 22 0 137(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 56(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 57(_ent (_in))))
				(_port(_int cond 6 0 58(_ent (_in))))
				(_port(_int sf -1 0 59(_ent (_in))))
				(_port(_int zero -1 0 60(_ent (_in))))
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int nextstate 4 0 62(_ent (_out))))
				(_port(_int flags 7 0 63(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 108(_ent (_in))))
				(_port(_int in0 18 0 109(_ent (_in))))
				(_port(_int in1 18 0 110(_ent (_in))))
				(_port(_int in2 18 0 111(_ent (_in))))
				(_port(_int in3 18 0 112(_ent (_in))))
				(_port(_int out1 18 0 113(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 81(_ent (_in))))
				(_port(_int address 13 0 82(_ent (_in))))
				(_port(_int wflag -1 0 83(_ent (_in))))
				(_port(_int dataIn 13 0 84(_ent (_in))))
				(_port(_int rflag -1 0 85(_ent (_in))))
				(_port(_int dataOut 13 0 86(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int enable -1 0 128(_ent (_in((i 2))))))
				(_port(_int pc_in 21 0 129(_ent (_in))))
				(_port(_int pc_out 21 0 130(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 160(_ent (_in))))
				(_port(_int out1 27 0 161(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 166(_ent (_in))))
				(_port(_int out1 29 0 167(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 172(_ent (_in((i 2))))))
				(_port(_int wflag -1 0 173(_ent (_in((i 2))))))
				(_port(_int dout -1 0 174(_ent (_out))))
			)
		)
	)
	(_inst U10 0 223(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(pcbus))
			((in1)(aluout))
			((out1)(adress))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 231(_comp register_4bit)
		(_port
			((din)(nextstate))
			((clk)(clk))
			((dout)(state))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 240(_comp inst_decode)
		(_port
			((inst)(memoutbreg))
			((instw)(control(13)))
			((cond)(cond))
			((op)(opcode))
			((sf)(sf))
			((rd)(rd))
			((rs)(rs))
			((rt)(rt))
			((imm)(BUS4565))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U15 0 255(_comp clock_generator)
		(_port
			((clk_out)(clk))
		)
		(_use(_ent . clock_generator)
		)
	)
	(_inst U16 0 260(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(rd))
			((in1)(rt))
			((in2)(n1))
			((in3)(n7))
			((out1)(regw))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 271(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(rs))
			((read_reg2)(rt))
			((write_reg)(regw))
			((write_data)(regwriteback))
			((read_data1)(BUS3388))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 282(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(pcbus))
			((in1)(a))
			((out1)(alu1))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 290(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(b))
			((in1)(signextimm))
			((in2)(Input3))
			((out1)(alu2))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 300(_comp alu)
		(_port
			((A)(alu1))
			((B)(alu2))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(zeroflag))
			((result)(alubreg))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 312(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(a))
			((in1)(aluout))
			((out1)(pcsrc))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 320(_comp register_24bit)
		(_port
			((din)(alubreg))
			((clk)(clk))
			((dout)(aluout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 327(_comp register_24bit)
		(_port
			((din)(BUS3388))
			((clk)(clk))
			((dout)(a))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 334(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(clk))
			((dout)(b))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 341(_comp register_24bit)
		(_port
			((din)(memoutbreg))
			((clk)(clk))
			((dout)(memoryout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 348(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zeroreg))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 360(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(memoryout))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(aluout))
			((in3)(luiimm))
			((out1)(regwriteback))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 394(_comp memory)
		(_port
			((clk)(clk))
			((address)(adress))
			((wflag)(control(17)))
			((dataIn)(aluout))
			((rflag)(control(16)))
			((dataOut)(memoutbreg))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 404(_comp pc)
		(_port
			((enable)(pcen))
			((pc_in)(pcsrc))
			((pc_out)(pcbus))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 411(_comp rotate)
		(_port
			((in1)(BUS4565))
			((out1)(luiimm))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 417(_comp sign_extender)
		(_port
			((in1)(BUS4565))
			((out1)(signextimm))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 423(_comp status_register_8bit)
		(_port
			((din)(zeroflag))
			((wflag)(control(3)))
			((dout)(zeroreg))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 41(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 63(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 68(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 73(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 76(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 82(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 92(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 100(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 109(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 118(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 119(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 129(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 135(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 142(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 150(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 153(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 160(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 161(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 166(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 167(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 179(_arch((i 4)))))
		(_sig(_int beq -1 0 183(_int(_uni))))
		(_sig(_int clk -1 0 184(_arch(_uni))))
		(_sig(_int pcen -1 0 185(_arch(_uni))))
		(_sig(_int sf -1 0 186(_arch(_uni))))
		(_sig(_int zeroflag -1 0 187(_arch(_uni))))
		(_sig(_int zeroreg -1 0 188(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 189(_array -1((_dto i 23 i 0)))))
		(_sig(_int a 30 0 189(_arch(_uni))))
		(_sig(_int adress 30 0 190(_arch(_uni))))
		(_sig(_int alu1 30 0 191(_arch(_uni))))
		(_sig(_int alu2 30 0 192(_arch(_uni))))
		(_sig(_int alubreg 30 0 193(_arch(_uni))))
		(_sig(_int aluout 30 0 194(_arch(_uni))))
		(_sig(_int b 30 0 195(_arch(_uni))))
		(_sig(_int BUS1426 30 0 196(_arch(_uni))))
		(_sig(_int BUS3388 30 0 197(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1346 0 198(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS4565 31 0 198(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 199(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 32 0 199(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1350 0 200(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 33 0 200(_arch(_uni))))
		(_sig(_int luiimm 30 0 201(_arch(_uni))))
		(_sig(_int memoryout 30 0 202(_arch(_uni))))
		(_sig(_int memoutbreg 30 0 203(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1352 0 204(_array -1((_dto i 3 i 0)))))
		(_sig(_int nextstate 34 0 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 205(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 35 0 205(_arch(_uni))))
		(_sig(_int pcbus 30 0 206(_arch(_uni))))
		(_sig(_int pcsrc 30 0 207(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1356 0 208(_array -1((_dto i 2 i 0)))))
		(_sig(_int rd 36 0 208(_arch(_uni))))
		(_sig(_int regw 36 0 209(_arch(_uni))))
		(_sig(_int regwriteback 30 0 210(_arch(_uni))))
		(_sig(_int rs 36 0 211(_arch(_uni))))
		(_sig(_int rt 36 0 212(_arch(_uni))))
		(_sig(_int signextimm 30 0 213(_arch(_uni))))
		(_sig(_int state 34 0 214(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Dangling_Input_Signal -1 0 217(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment(_trgt(5))(_sens(7)(20(19))(20(0))))))
			(line__433(_arch 1 0 433(_assignment(_trgt(35)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
V 000049 55 14949         1676494931771 DataPath
(_unit VHDL(datapath 0 27(datapath 0 35))
	(_version vef)
	(_time 1676494931772 2023.02.15 23:02:11)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code 171846101141470116111e44064c42111f111311161013)
	(_ent
		(_time 1676478317263)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 91(_ent (_in))))
				(_port(_int in0 14 0 92(_ent (_in))))
				(_port(_int in1 14 0 93(_ent (_in))))
				(_port(_int out1 14 0 94(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 142(_ent (_in(_string \"0000"\)))))
				(_port(_int clk -1 0 143(_ent (_in))))
				(_port(_int dout 23 0 144(_ent (_out(_string \"0000"\)))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 68(_ent (_in))))
				(_port(_int instw -1 0 69(_ent (_in((i 2))))))
				(_port(_int cond 9 0 70(_ent (_out))))
				(_port(_int op 10 0 71(_ent (_out))))
				(_port(_int sf -1 0 72(_ent (_out))))
				(_port(_int rd 11 0 73(_ent (_out))))
				(_port(_int rs 11 0 74(_ent (_out))))
				(_port(_int rt 11 0 75(_ent (_out))))
				(_port(_int imm 12 0 76(_ent (_out))))
			)
		)
		(clock_generator
			(_object
				(_port(_int clk_out -1 0 51(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 118(_ent (_in))))
				(_port(_int in0 20 0 119(_ent (_in))))
				(_port(_int in1 20 0 120(_ent (_in))))
				(_port(_int in2 20 0 121(_ent (_in))))
				(_port(_int in3 20 0 122(_ent (_in))))
				(_port(_int out1 20 0 123(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 149(_ent (_in((i 2))))))
				(_port(_int read_reg1 24 0 150(_ent (_in))))
				(_port(_int read_reg2 24 0 151(_ent (_in))))
				(_port(_int write_reg 24 0 152(_ent (_in))))
				(_port(_int write_data 25 0 153(_ent (_in))))
				(_port(_int read_data1 25 0 154(_ent (_out))))
				(_port(_int read_data2 25 0 155(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 99(_ent (_in))))
				(_port(_int in0 16 0 100(_ent (_in))))
				(_port(_int in1 16 0 101(_ent (_in))))
				(_port(_int in2 16 0 102(_ent (_in))))
				(_port(_int out1 16 0 103(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 41(_ent (_in))))
				(_port(_int B 2 0 42(_ent (_in))))
				(_port(_int ctrl 3 0 43(_ent (_in))))
				(_port(_int sign -1 0 44(_ent (_in))))
				(_port(_int zero -1 0 45(_ent (_out))))
				(_port(_int result 2 0 46(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 135(_ent (_in))))
				(_port(_int clk -1 0 136(_ent (_in))))
				(_port(_int dout 22 0 137(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 56(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 57(_ent (_in))))
				(_port(_int cond 6 0 58(_ent (_in))))
				(_port(_int sf -1 0 59(_ent (_in))))
				(_port(_int zero -1 0 60(_ent (_in))))
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int nextstate 4 0 62(_ent (_out))))
				(_port(_int flags 7 0 63(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 108(_ent (_in))))
				(_port(_int in0 18 0 109(_ent (_in))))
				(_port(_int in1 18 0 110(_ent (_in))))
				(_port(_int in2 18 0 111(_ent (_in))))
				(_port(_int in3 18 0 112(_ent (_in))))
				(_port(_int out1 18 0 113(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 81(_ent (_in))))
				(_port(_int address 13 0 82(_ent (_in))))
				(_port(_int wflag -1 0 83(_ent (_in))))
				(_port(_int dataIn 13 0 84(_ent (_in))))
				(_port(_int rflag -1 0 85(_ent (_in))))
				(_port(_int dataOut 13 0 86(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int enable -1 0 128(_ent (_in((i 2))))))
				(_port(_int pc_in 21 0 129(_ent (_in))))
				(_port(_int pc_out 21 0 130(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 160(_ent (_in))))
				(_port(_int out1 27 0 161(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 166(_ent (_in))))
				(_port(_int out1 29 0 167(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 172(_ent (_in((i 2))))))
				(_port(_int wflag -1 0 173(_ent (_in((i 2))))))
				(_port(_int dout -1 0 174(_ent (_out))))
			)
		)
	)
	(_inst U10 0 223(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(pcbus))
			((in1)(aluout))
			((out1)(adress))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 231(_comp register_4bit)
		(_port
			((din)(nextstate))
			((clk)(clk))
			((dout)(state))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 240(_comp inst_decode)
		(_port
			((inst)(memoutbreg))
			((instw)(control(13)))
			((cond)(cond))
			((op)(opcode))
			((sf)(sf))
			((rd)(rd))
			((rs)(rs))
			((rt)(rt))
			((imm)(BUS4565))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U15 0 255(_comp clock_generator)
		(_port
			((clk_out)(clk))
		)
		(_use(_ent . clock_generator)
		)
	)
	(_inst U16 0 260(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(rd))
			((in1)(rt))
			((in2)(n1))
			((in3)(n7))
			((out1)(regw))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 271(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(rs))
			((read_reg2)(rt))
			((write_reg)(regw))
			((write_data)(regwriteback))
			((read_data1)(BUS3388))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 282(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(pcbus))
			((in1)(a))
			((out1)(alu1))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 290(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(b))
			((in1)(signextimm))
			((in2)(Input3))
			((out1)(alu2))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 300(_comp alu)
		(_port
			((A)(alu1))
			((B)(alu2))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(zeroflag))
			((result)(alubreg))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 312(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(a))
			((in1)(aluout))
			((out1)(pcsrc))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 320(_comp register_24bit)
		(_port
			((din)(alubreg))
			((clk)(clk))
			((dout)(aluout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 327(_comp register_24bit)
		(_port
			((din)(BUS3388))
			((clk)(clk))
			((dout)(a))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 334(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(clk))
			((dout)(b))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 341(_comp register_24bit)
		(_port
			((din)(memoutbreg))
			((clk)(clk))
			((dout)(memoryout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 348(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zeroreg))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 360(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(memoryout))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(aluout))
			((in3)(luiimm))
			((out1)(regwriteback))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 394(_comp memory)
		(_port
			((clk)(clk))
			((address)(adress))
			((wflag)(control(17)))
			((dataIn)(aluout))
			((rflag)(control(16)))
			((dataOut)(memoutbreg))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 404(_comp pc)
		(_port
			((enable)(pcen))
			((pc_in)(pcsrc))
			((pc_out)(pcbus))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 411(_comp rotate)
		(_port
			((in1)(BUS4565))
			((out1)(luiimm))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 417(_comp sign_extender)
		(_port
			((in1)(BUS4565))
			((out1)(signextimm))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 423(_comp status_register_8bit)
		(_port
			((din)(zeroflag))
			((wflag)(control(3)))
			((dout)(zeroreg))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 41(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 63(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 68(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 73(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 76(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 82(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 92(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 100(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 109(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 118(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 119(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 129(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 135(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 142(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 150(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 153(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 160(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 161(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 166(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 167(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 179(_arch((i 4)))))
		(_sig(_int beq -1 0 183(_int(_uni))))
		(_sig(_int clk -1 0 184(_arch(_uni))))
		(_sig(_int pcen -1 0 185(_arch(_uni))))
		(_sig(_int sf -1 0 186(_arch(_uni))))
		(_sig(_int zeroflag -1 0 187(_arch(_uni))))
		(_sig(_int zeroreg -1 0 188(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 189(_array -1((_dto i 23 i 0)))))
		(_sig(_int a 30 0 189(_arch(_uni))))
		(_sig(_int adress 30 0 190(_arch(_uni))))
		(_sig(_int alu1 30 0 191(_arch(_uni))))
		(_sig(_int alu2 30 0 192(_arch(_uni))))
		(_sig(_int alubreg 30 0 193(_arch(_uni))))
		(_sig(_int aluout 30 0 194(_arch(_uni))))
		(_sig(_int b 30 0 195(_arch(_uni))))
		(_sig(_int BUS1426 30 0 196(_arch(_uni))))
		(_sig(_int BUS3388 30 0 197(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1346 0 198(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS4565 31 0 198(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 199(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 32 0 199(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1350 0 200(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 33 0 200(_arch(_uni))))
		(_sig(_int luiimm 30 0 201(_arch(_uni))))
		(_sig(_int memoryout 30 0 202(_arch(_uni))))
		(_sig(_int memoutbreg 30 0 203(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1352 0 204(_array -1((_dto i 3 i 0)))))
		(_sig(_int nextstate 34 0 204(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 205(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 35 0 205(_arch(_uni))))
		(_sig(_int pcbus 30 0 206(_arch(_uni))))
		(_sig(_int pcsrc 30 0 207(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1356 0 208(_array -1((_dto i 2 i 0)))))
		(_sig(_int rd 36 0 208(_arch(_uni))))
		(_sig(_int regw 36 0 209(_arch(_uni))))
		(_sig(_int regwriteback 30 0 210(_arch(_uni))))
		(_sig(_int rs 36 0 211(_arch(_uni))))
		(_sig(_int rt 36 0 212(_arch(_uni))))
		(_sig(_int signextimm 30 0 213(_arch(_uni))))
		(_sig(_int state 34 0 214(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Dangling_Input_Signal -1 0 217(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment(_trgt(5))(_sens(7)(20(19))(20(0))))))
			(line__433(_arch 1 0 433(_assignment(_trgt(35)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
V 000049 55 958           1676497979445 behavior
(_unit VHDL(pc 0 5(behavior 0 13))
	(_version ve8)
	(_time 1676497979446 2023.02.15 23:52:59)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 5858585b530e0c4e5a5948020a5f585e5b5f585e5b)
	(_ent
		(_time 1676497979436)
	)
	(_object
		(_port(_int enable -1 0 7(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 8(_array -1((_dto i 23 i 0)))))
		(_port(_int pc_in 0 0 8(_ent(_in))))
		(_port(_int pc_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 14(_array -1((_dto i 23 i 0)))))
		(_sig(_int pc_reg 1 0 14(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1))(_dssslsensitivity 1))))
			(line__22(_arch 1 0 22(_assignment(_alias((pc_out)(pc_reg)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 2 -1)
)
V 000047 55 1386          1676497979460 simple
(_unit VHDL(pc_tb 0 30(simple 0 33))
	(_version ve8)
	(_time 1676497979461 2023.02.15 23:52:59)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 68686868633c6a7f6f3d7a33396e6b6d3e6f6c6e6a)
	(_ent
		(_time 1676497979456)
	)
	(_inst uut 0 42(_ent . pc)
		(_port
			((enable)(enable))
			((pc_in)(pc_in))
			((pc_out)(pc_out))
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int enable -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 37(_array -1((_dto i 23 i 0)))))
		(_sig(_int pc_in 0 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int pc_out 0 0 38(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 50(_prcs(_wait_for)(_trgt(0)))))
			(test_process(_arch 1 0 59(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 50463235 50463234 50528771 50528770)
		(1953719636 1176514848 1701603681 100)
		(33686018 33686018 33686018 33686274 33686018 33686019)
		(1953719636 1176515104 1701603681 100)
		(33686018 33686018 50463491 50529026 50463234 50463234)
		(1953719636 1176515360 1701603681 100)
		(33686018 33686018 50528771 33751810 50463491 50528771)
		(1953719636 1176515616 1701603681 100)
	)
	(_model . simple 2 -1)
)
V 000051 55 1437          1676497979518 behavioral
(_unit VHDL(register_file 0 4(behavioral 0 16))
	(_version ve8)
	(_time 1676497979519 2023.02.15 23:52:59)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code 9797959895c0c4819fc284ccc29192909592c19191)
	(_ent
		(_time 1676497979513)
	)
	(_object
		(_port(_int wflag -1 0 6(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 10(_array -1((_dto i 23 i 0)))))
		(_port(_int write_data 1 0 10(_ent(_in))))
		(_port(_int read_data1 1 0 11(_ent(_out))))
		(_port(_int read_data2 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 17(_array -1((_dto i 23 i 0)))))
		(_type(_int reg_file 0 17(_array 2((_to i 0 i 7)))))
		(_sig(_int regs 3 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(7))(_sens(0))(_mon)(_read(3)(4)(7)))))
			(line__26(_arch 1 0 26(_assignment(_trgt(5))(_sens(3)(7))(_mon))))
			(line__27(_arch 2 0 27(_assignment(_trgt(6))(_sens(3)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
V 000051 55 1796          1676497979532 behavioral
(_unit VHDL(register_file_tb 0 34(behavioral 0 37))
	(_version ve8)
	(_time 1676497979533 2023.02.15 23:52:59)
	(_source(\../src/registerfile.vhd\))
	(_parameters tan)
	(_code a7a7a5f0a5f0f4b1acf6b4fcf2a1a2a0a5a2f1a1a1)
	(_ent
		(_time 1676497979528)
	)
	(_inst dut 0 43(_ent . register_file)
		(_port
			((wflag)(wflag))
			((read_reg1)(read_reg1))
			((read_reg2)(read_reg2))
			((write_reg)(write_reg))
			((write_data)(write_data))
			((read_data1)(read_data1))
			((read_data2)(read_data2))
		)
	)
	(_object
		(_sig(_int wflag -1 0 38(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 39(_array -1((_dto i 2 i 0)))))
		(_sig(_int read_reg1 0 0 39(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_reg2 0 0 39(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_reg 0 0 39(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 40(_array -1((_dto i 23 i 0)))))
		(_sig(_int write_data 1 0 40(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_data1 1 0 41(_arch(_uni))))
		(_sig(_int read_data2 1 0 41(_arch(_uni))))
		(_prcs
			(wflag_gen(_arch 0 0 53(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(test(_arch 1 0 61(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(197123)
		(33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(50529027 50529027 50529027 50529027 50529027 50529027)
		(1869771333 1914714738 1600414053 1635017060 1852383281 1920102243 7627621)
		(33686018 33686018 33686018 33686018 33686018 33686018)
		(1869771333 1914714738 1600414053 1635017060 1852383282 1920102243 7627621)
	)
	(_model . behavioral 2 -1)
)
V 000051 55 941           1676497979586 behavioral
(_unit VHDL(status_register_8bit 0 5(behavioral 0 13))
	(_version ve8)
	(_time 1676497979587 2023.02.15 23:52:59)
	(_source(\../src/status_reg.vhd\))
	(_parameters tan)
	(_code e5e5e6b7e4b2b0f2e0e4f0beb7e0b3e2e7e3e0e3e2)
	(_ent
		(_time 1676497979577)
	)
	(_object
		(_port(_int din -1 0 7(_ent(_in((i 2))))))
		(_port(_int wflag -1 0 8(_ent(_in((i 2))))))
		(_port(_int dout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14(_array -1((_dto i 7 i 0)))))
		(_sig(_int reg 0 0 14(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(3(d_7_1))))))
			(line__22(_arch 1 0 22(_assignment(_alias((dout)(reg(0))))(_simpleassign BUF)(_trgt(2))(_sens(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
V 000051 55 782           1676497979613 behavioral
(_unit VHDL(status_register_8bit_tb 0 28(behavioral 0 31))
	(_version ve8)
	(_time 1676497979614 2023.02.15 23:52:59)
	(_source(\../src/status_reg.vhd\))
	(_parameters tan)
	(_code f5f5f6a4f4a2a0e2f2f4e0aea7f0a3f2f7f3f0f3f2)
	(_ent
		(_time 1676497979603)
	)
	(_inst uut 0 37(_ent . status_register_8bit)
		(_port
			((din)(din))
			((wflag)(wflag))
			((dout)(dout))
		)
	)
	(_object
		(_sig(_int din -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int wflag -1 0 33(_arch(_uni((i 2))))))
		(_sig(_int dout -1 0 34(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
V 000048 55 1592          1676497979681 decoder
(_unit VHDL(inst_decode 0 5(decoder 0 19))
	(_version ve8)
	(_time 1676497979682 2023.02.15 23:52:59)
	(_source(\../src/regdecode.vhd\))
	(_parameters tan)
	(_code 43424b411515145444440519164546454045154547)
	(_ent
		(_time 1676497979671)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 7(_array -1((_dto i 23 i 0)))))
		(_port(_int inst 0 0 7(_ent(_in)(_event))))
		(_port(_int instw -1 0 8(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int cond 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int op 2 0 10(_ent(_out))))
		(_port(_int sf -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1((_dto i 2 i 0)))))
		(_port(_int rd 3 0 12(_ent(_out))))
		(_port(_int rs 3 0 13(_ent(_out))))
		(_port(_int rt 3 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~12 0 15(_array -1((_dto i 16 i 0)))))
		(_port(_int imm 4 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 20(_array -1((_dto i 6 i 0)))))
		(_sig(_int pos 5 0 20(_arch(_uni((_others(i 2)))))))
		(_sig(_int neg 5 0 21(_arch(_uni((_others(i 3)))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(2)(3)(4)(5)(6)(7)(8))(_sens(0)(1)(9)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50528770 2)
		(33751810 2)
		(50529026 3)
	)
	(_model . decoder 1 -1)
)
V 000043 55 1888          1676497979708 tb
(_unit VHDL(inst_decode_tb 0 58(tb 0 61))
	(_version ve8)
	(_time 1676497979709 2023.02.15 23:52:59)
	(_source(\../src/regdecode.vhd\))
	(_parameters tan)
	(_code 52535a5105040545545e1408075457545154045456)
	(_ent
		(_time 1676497979700)
	)
	(_inst dut 0 75(_ent . inst_decode decoder)
		(_port
			((inst)(inst))
			((instw)(instw))
			((cond)(cond))
			((op)(op))
			((sf)(sf))
			((rd)(rd))
			((rs)(rs))
			((rt)(rt))
			((imm)(imm))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 63(_array -1((_dto i 23 i 0)))))
		(_sig(_int inst 0 0 63(_arch(_uni))))
		(_sig(_int instw -1 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 65(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_int op 2 0 66(_arch(_uni))))
		(_sig(_int sf -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int rd 3 0 68(_arch(_uni))))
		(_sig(_int rs 3 0 69(_arch(_uni))))
		(_sig(_int rt 3 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 71(_array -1((_dto i 16 i 0)))))
		(_sig(_int imm 4 0 71(_arch(_uni))))
		(_prcs
			(line__88(_arch 0 0 88(_assignment(_trgt(0)))))
			(line__93(_arch 1 0 93(_assignment(_alias((instw)(_string \"1"\)))(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528771 33751554 33686275 50463235 33686018)
		(50463491 50463235 33751810 50463490 50463235 33686019)
		(50463235 33751554 50463491 50528770 33686019 33686018)
		(50463490 33751554 50463491 50463234 33686019 33686018)
		(33686018 33686018 33751554 50463235 33686019 33686018)
	)
	(_model . tb 2 -1)
)
V 000051 55 1024          1676497979783 behavioral
(_unit VHDL(register_24bit 0 5(behavioral 0 13))
	(_version ve8)
	(_time 1676497979784 2023.02.15 23:52:59)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code a1a1a2f6a5f6f2b7a9a1b2faf4a7a4a6a3a4f7a2a3)
	(_ent
		(_time 1676497979776)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 7(_array -1((_dto i 23 i 0)))))
		(_port(_int din 0 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int dout 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 14(_array -1((_dto i 23 i 0)))))
		(_sig(_int reg 1 0 14(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(1)(0))(_dssslsensitivity 1))))
			(line__23(_arch 1 0 23(_assignment(_alias((dout)(reg)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
V 000051 55 1060          1676497979803 behavioral
(_unit VHDL(register_4bit 0 30(behavioral 0 38))
	(_version ve8)
	(_time 1676497979804 2023.02.15 23:52:59)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code b0b0b3e4b5e7e3a6b8b1a3ebe5b6b5b7b2b5e6b3b4)
	(_ent
		(_time 1676497979797)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int din 0 0 32(_ent(_in(_string \"0000"\)))))
		(_port(_int clk -1 0 33(_ent(_in)(_event))))
		(_port(_int dout 0 0 34(_ent(_out(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 39(_array -1((_dto i 3 i 0)))))
		(_sig(_int reg 1 0 39(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_trgt(3))(_sens(1)(0))(_dssslsensitivity 1))))
			(line__47(_arch 1 0 47(_assignment(_alias((dout)(reg)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
V 000051 55 1098          1676497979817 behavioral
(_unit VHDL(register_24bit_tb 0 54(behavioral 0 57))
	(_version ve8)
	(_time 1676497979818 2023.02.15 23:52:59)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code c0c0c395c59793d6cbc1d39b95c6c5c7c2c596c3c2)
	(_ent
		(_time 1676497979813)
	)
	(_inst dut 0 63(_ent . register_24bit)
		(_port
			((din)(din))
			((clk)(clk))
			((dout)(dout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 58(_array -1((_dto i 23 i 0)))))
		(_sig(_int din 0 0 58(_arch(_uni((_others(i 2)))))))
		(_sig(_int clk -1 0 59(_arch(_uni((i 2))))))
		(_sig(_int dout 0 0 60(_arch(_uni))))
		(_prcs
			(clk_gen(_arch 0 0 70(_prcs(_wait_for)(_trgt(1)))))
			(stimulus(_arch 1 0 78(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686274 50463235 33751554 33686274)
		(50529027 50529027 50529027 50529027 50529027 50529027)
		(33751555 33751555 33751555 33751555 33751555 33751555)
	)
	(_model . behavioral 2 -1)
)
V 000047 55 7598          1676497979874 static
(_unit VHDL(contunit 0 5(static 0 18))
	(_version ve8)
	(_time 1676497979875 2023.02.15 23:52:59)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code fefffcaefda9ffe9fdfceba4faf8f7f9faf8fdf8a8)
	(_ent
		(_time 1676497979866)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int state 0 0 7(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int cond 2 0 9(_ent(_in))))
		(_port(_int sf -1 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_in))))
		(_port(_int clk -1 0 12(_ent(_in)(_event))))
		(_port(_int nextstate 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~12 0 14(_array -1((_dto i 19 i 0)))))
		(_port(_int flags 3 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 19(_array -1((_dto i 19 i 0)))))
		(_type(_int arr1 0 19(_array 4((_to i 0 i 14)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int arr2 0 20(_array 6((_to i 0 i 14)))))
		(_type(_int arr3 0 21(_array 7((_to i 0 i 15)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 22(_array -1((_dto i 4 i 0)))))
		(_type(_int arr4 0 22(_array 9((_to i 0 i 14)))))
		(_sig(_int flagArr 5 0 23(_arch(_uni(((_string \"1001XX1XX00100000010"\))((_string \"0X00XX0XX000100000X0"\))((_string \"0X00XX0XX0100XXX0XX0"\))((_string \"0X00100001XXXXXX0XX0"\))((_string \"1X00XX0XX0XXXXXX0X00"\))((_string \"0101XX0XX0XXXXXX0XX0"\))((_string \"0X00000001XXXXXX0XX0"\))((_string \"0X00XX0XX0101XXX0XX0"\))((_string \"0X00100011XXXXXX0XX0"\))((_string \"0X00000011XXXXXX0XX0"\))((_string \"0110XX0XX0XXXXXX0XX0"\))((_string \"0X00XX0XX11001000111"\))((_string \"0X00110101XXXXXX0XX0"\))((_string \"0X00100111XXXXXX0XX0"\))((_string \"1X00XX0XX0XXXXXX0X10"\)))))))
		(_sig(_int nextS 8 0 41(_arch(_uni((((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0101"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0110"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0010"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0100"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1000"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1000"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1001"\))((_string \"XXXX"\))((_string \"0101"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1010"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"1011"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"1110"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\)))(((_string \"0001"\))((_string \"1101"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1110"\))((_string \"0000"\)))(((_string \"0001"\))((_string \"1100"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\)))(((_string \"0001"\))((_string \"0111"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"1000"\))((_string \"0000"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))((_string \"XXXX"\))))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 63(_array -1((_dto i 3 i 0)))))
		(_var(_int nstate 11 0 63(_prcs 0)))
		(_prcs
			(line__62(_arch 0 0 62(_prcs(_trgt(6)(7(d_6_2))(7))(_sens(5)(0)(1)(2)(3)(4)(8)(9))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50529026)
		(33686274 3)
		(33751810 3)
		(33686018 3)
		(33751554 3)
		(50528771 3)
		(50463235 3)
		(770)
		(515)
		(771)
	)
	(_model . static 1 -1)
)
V 000043 55 2716          1676497979892 tb
(_unit VHDL(tb_contunit 0 124(tb 0 127))
	(_version ve8)
	(_time 1676497979893 2023.02.15 23:52:59)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 0e0e0808595a0c18085b48540a090a090b085b0807)
	(_ent
		(_time 1676497979885)
	)
	(_comp
		(ContUnit
			(_object
				(_port(_int state 4 0 141(_ent (_in))))
				(_port(_int opcode 5 0 142(_ent (_in))))
				(_port(_int cond 6 0 143(_ent (_in))))
				(_port(_int sf -1 0 144(_ent (_in))))
				(_port(_int zero -1 0 145(_ent (_in))))
				(_port(_int clk -1 0 146(_ent (_in))))
				(_port(_int nextstate 4 0 147(_ent (_out))))
				(_port(_int flags 7 0 148(_ent (_out))))
			)
		)
	)
	(_inst uut 0 153(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zero))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(flags))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 128(_array -1((_dto i 3 i 0)))))
		(_sig(_int state 0 0 128(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 129(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 1 0 129(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 130(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 2 0 130(_arch(_uni((_others(i 2)))))))
		(_sig(_int sf -1 0 131(_arch(_uni((i 2))))))
		(_sig(_int zero -1 0 132(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 133(_arch(_uni((i 2))))))
		(_sig(_int nextstate 0 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 135(_array -1((_dto i 19 i 0)))))
		(_sig(_int flags 3 0 135(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 137(_arch((ns 4621819117588971520)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 141(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 142(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 143(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~138 0 148(_array -1((_dto i 19 i 0)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 165(_prcs(_wait_for)(_trgt(5)))))
			(stimulus(_arch 1 0 176(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(33686018 2)
		(514)
		(33751554)
		(50463234 3)
		(770)
		(50529026)
		(50528770 2)
		(515)
		(33686019)
		(50463234)
		(33751554 3)
		(771)
		(33686275)
		(50463490 3)
		(50529026 3)
	)
	(_model . tb 3 -1)
)
V 000051 55 1628          1676497979951 behavioral
(_unit VHDL(memory 0 5(behavioral 0 16))
	(_version ve8)
	(_time 1676497979952 2023.02.15 23:52:59)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code 4c4d1a4e1a1b4c5a18195e17144a184a494a184a1a)
	(_ent
		(_time 1676497979945)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 8(_array -1((_dto i 23 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int wflag -1 0 9(_ent(_in))))
		(_port(_int dataIn 0 0 10(_ent(_in))))
		(_port(_int rflag -1 0 11(_ent(_in))))
		(_port(_int dataOut 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int memory_block 0 17(_array 1((_to i 0 i 4095)))))
		(_sig(_int mem 2 0 18(_arch(_uni((0(_string \"00010010"\))(1(_string \"01000000"\))(2(_string \"00101010"\))(3(_string \"00010010"\))(4(_string \"00100000"\))(5(_string \"00101101"\))(6(_string \"00000110"\))(7(_string \"01101000"\))(8(_string \"10000000"\))(44(_string \"00000001"\))(47(_string \"00000010"\))(_others(_string \"00000000"\)))))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(6))(_sens(0)(1(d_11_0))(2)(3(d_7_0))(3(d_15_8))(3(d_23_16)))(_dssslsensitivity 1)(_mon))))
			(line__43(_arch 1 0 43(_assignment(_trgt(5))(_sens(1(d_11_0))(4)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
V 000051 55 1779          1676497979968 behavioral
(_unit VHDL(memory_tb 0 51(behavioral 0 54))
	(_version ve8)
	(_time 1676497979969 2023.02.15 23:52:59)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code 5c5d0a5f0a0b5c4a0e534e0704590a5b585a5e5a08)
	(_ent
		(_time 1676497979962)
	)
	(_comp
		(memory
			(_object
				(_port(_int clk -1 0 57(_ent (_in))))
				(_port(_int address 0 0 58(_ent (_in))))
				(_port(_int wflag -1 0 59(_ent (_in))))
				(_port(_int dataIn 0 0 60(_ent (_in))))
				(_port(_int rflag -1 0 61(_ent (_in))))
				(_port(_int dataOut 0 0 62(_ent (_out))))
			)
		)
	)
	(_inst mem_inst 0 74(_comp memory)
		(_port
			((clk)(clk))
			((address)(address))
			((wflag)(wflag))
			((dataIn)(dataIn))
			((rflag)(rflag))
			((dataOut)(dataOut))
		)
		(_use(_ent . memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 58(_array -1((_dto i 23 i 0)))))
		(_sig(_int clk -1 0 66(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 67(_array -1((_dto i 23 i 0)))))
		(_sig(_int address 1 0 67(_arch(_uni((_others(i 2)))))))
		(_sig(_int wflag -1 0 68(_arch(_uni((i 2))))))
		(_sig(_int dataIn 1 0 69(_arch(_uni((_others(i 2)))))))
		(_sig(_int rflag -1 0 70(_arch(_uni((i 2))))))
		(_sig(_int dataOut 1 0 71(_arch(_uni))))
		(_prcs
			(clk_process(_arch 0 0 84(_prcs(_wait_for)(_trgt(0)))))
			(test_process(_arch 1 0 92(_prcs(_wait_for)(_trgt(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018)
		(33751555 33751555 33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490 50463490 50463490)
	)
	(_model . behavioral 2 -1)
)
V 000049 55 951           1676497980009 behavior
(_unit VHDL(sign_extender 0 5(behavior 0 12))
	(_version ve8)
	(_time 1676497980010 2023.02.15 23:53:00)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code 8b8b8a85d0dcd89dded8cdd1df8c838c8f8d8e8dde)
	(_ent
		(_time 1676497980005)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~12 0 7(_array -1((_dto i 16 i 0)))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 8(_array -1((_dto i 23 i 0)))))
		(_port(_int out1 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((out1(d_23_17))(in1(16))(in1(16))(in1(16))(in1(16))(in1(16))(in1(16))(in1(16))))(_trgt(1(d_23_17)))(_sens(0(16))))))
			(line__15(_arch 1 0 15(_assignment(_alias((out1(d_16_0))(in1)))(_trgt(1(d_16_0)))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 2 -1)
)
V 000049 55 1369          1676497980025 behavior
(_unit VHDL(sign_extender_tb 0 22(behavior 0 25))
	(_version ve8)
	(_time 1676497980026 2023.02.15 23:53:00)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code 9b9b9a94c0ccc88dcc9eddc1cf9c939c9f9d9e9dce)
	(_ent
		(_time 1676497980017)
	)
	(_comp
		(sign_extender
			(_object
				(_port(_int in1 0 0 28(_ent (_in))))
				(_port(_int out1 1 0 29(_ent (_out))))
			)
		)
	)
	(_inst dut 0 38(_comp sign_extender)
		(_port
			((in1)(in1))
			((out1)(out1))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 28(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 29(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~132 0 33(_array -1((_dto i 16 i 0)))))
		(_sig(_int in1 2 0 33(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~134 0 34(_array -1((_dto i 23 i 0)))))
		(_sig(_int out1 3 0 34(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018 33686018 33686018 2)
		(50529027 50529027 50529027 50529027 3)
		(33686018 33686018 33686018 33686018 3)
	)
	(_model . behavior 1 -1)
)
V 000049 55 881           1676497980046 behavior
(_unit VHDL(rotate 0 56(behavior 0 63))
	(_version ve8)
	(_time 1676497980047 2023.02.15 23:53:00)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code aaaaaafdadfcfabcabfbbef0feada8acfcadaeacab)
	(_ent
		(_time 1676497980041)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~12 0 58(_array -1((_dto i 16 i 0)))))
		(_port(_int in1 0 0 58(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 59(_array -1((_dto i 23 i 0)))))
		(_port(_int out1 1 0 59(_ent(_out))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_alias((out1(d_23_7))(in1)))(_trgt(1(d_23_7)))(_sens(0)))))
			(line__66(_arch 1 0 66(_assignment(_trgt(1(d_6_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
	)
	(_model . behavior 2 -1)
)
V 000049 55 756           1676497980063 behavior
(_unit VHDL(mux2x1_24 0 73(behavior 0 82))
	(_version ve8)
	(_time 1676497980064 2023.02.15 23:53:00)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code babbecefeeece6a9b9baa2e5eabfecb9b8b9bebcee)
	(_ent
		(_time 1676497980058)
	)
	(_object
		(_port(_int sel -1 0 75(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 76(_array -1((_dto i 23 i 0)))))
		(_port(_int in0 0 0 76(_ent(_in))))
		(_port(_int in1 0 0 77(_ent(_in))))
		(_port(_int out1 0 0 78(_ent(_out))))
		(_prcs
			(line__84(_arch 0 0 84(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 1 -1)
)
V 000049 55 1150          1676497980077 behavior
(_unit VHDL(mux2x1_24_tb 0 97(behavior 0 100))
	(_version ve8)
	(_time 1676497980078 2023.02.15 23:53:00)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code c9c89f9dc59f95daca9cd19699cc9fcacbcacdcc9f)
	(_ent
		(_time 1676497980070)
	)
	(_inst dut 0 107(_ent . mux2x1_24)
		(_port
			((sel)(sel))
			((in0)(in0))
			((in1)(in1))
			((out1)(out1))
		)
	)
	(_object
		(_sig(_int sel -1 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 102(_array -1((_dto i 23 i 0)))))
		(_sig(_int in0 0 0 102(_arch(_uni((_others(i 2)))))))
		(_sig(_int in1 0 0 103(_arch(_uni((_others(i 2)))))))
		(_sig(_int out1 0 0 104(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(0)))))
			(line__118(_arch 1 0 118(_assignment(_trgt(1)))))
			(line__119(_arch 2 0 119(_assignment(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 50463234)
		(50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . behavior 3 -1)
)
V 000049 55 932           1676497980090 behavior
(_unit VHDL(mux3x1_24 0 126(behavior 0 136))
	(_version ve8)
	(_time 1676497980091 2023.02.15 23:53:00)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code d9d88f8ad58f85cadb8fc18689dc8fdadbdadddf8d)
	(_ent
		(_time 1676497980086)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 128(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 128(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 129(_array -1((_dto i 23 i 0)))))
		(_port(_int in0 1 0 129(_ent(_in))))
		(_port(_int in1 1 0 130(_ent(_in))))
		(_port(_int in2 1 0 131(_ent(_in))))
		(_port(_int out1 1 0 132(_ent(_out))))
		(_prcs
			(line__138(_arch 0 0 138(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . behavior 1 -1)
)
V 000049 55 1465          1676497980101 behavior
(_unit VHDL(mux3x1_24_tb 0 154(behavior 0 157))
	(_version ve8)
	(_time 1676497980102 2023.02.15 23:53:00)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code e9e8bfbbe5bfb5faebb8f1b6b9ecbfeaebeaedecbf)
	(_ent
		(_time 1676497980098)
	)
	(_inst dut 0 165(_ent . mux3x1_24)
		(_port
			((sel)(sel))
			((in0)(in0))
			((in1)(in1))
			((in2)(in2))
			((out1)(out1))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 158(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel 0 0 158(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 159(_array -1((_dto i 23 i 0)))))
		(_sig(_int in0 1 0 159(_arch(_uni((_others(i 2)))))))
		(_sig(_int in1 1 0 160(_arch(_uni((_others(i 2)))))))
		(_sig(_int in2 1 0 161(_arch(_uni((_others(i 2)))))))
		(_sig(_int out1 1 0 162(_arch(_uni))))
		(_prcs
			(line__175(_arch 0 0 175(_assignment(_trgt(0)))))
			(line__178(_arch 1 0 178(_assignment(_trgt(1)))))
			(line__179(_arch 2 0 179(_assignment(_trgt(2)))))
			(line__180(_arch 3 0 180(_assignment(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(515)
		(770)
		(514)
		(33686018 33686018 33686018 33686018 33686018 50463234)
		(50529027 50529027 50529027 50529027 50529027 50529027)
		(33751554 33751554 33751554 33751554 33751554 33751554)
	)
	(_model . behavior 4 -1)
)
V 000049 55 969           1676497980112 behavior
(_unit VHDL(mux4x1_3 0 188(behavior 0 199))
	(_version ve8)
	(_time 1676497980113 2023.02.15 23:53:00)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code e9e8bfbbe5bfb5faecbcf1b6b9ecbfeaeaefbdeeec)
	(_ent
		(_time 1676497980109)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 190(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 190(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 191(_array -1((_dto i 2 i 0)))))
		(_port(_int in0 1 0 191(_ent(_in))))
		(_port(_int in1 1 0 192(_ent(_in))))
		(_port(_int in2 1 0 193(_ent(_in))))
		(_port(_int in3 1 0 194(_ent(_in))))
		(_port(_int out1 1 0 195(_ent(_out))))
		(_prcs
			(line__201(_arch 0 0 201(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . behavior 1 -1)
)
V 000049 55 991           1676497980122 behavior
(_unit VHDL(mux4x1_24 0 217(behavior 0 228))
	(_version ve8)
	(_time 1676497980123 2023.02.15 23:53:00)
	(_source(\../src/Muxes&units.vhd\))
	(_parameters tan)
	(_code f8f9aea9f5aea4ebfdabe0a7a8fdaefbfafbfcfeac)
	(_ent
		(_time 1676497980119)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 219(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 219(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 220(_array -1((_dto i 23 i 0)))))
		(_port(_int in0 1 0 220(_ent(_in))))
		(_port(_int in1 1 0 221(_ent(_in))))
		(_port(_int in2 1 0 222(_ent(_in))))
		(_port(_int in3 1 0 223(_ent(_in))))
		(_port(_int out1 1 0 224(_ent(_out))))
		(_prcs
			(line__230(_arch 0 0 230(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . behavior 1 -1)
)
V 000051 55 1052          1676497980201 behavioral
(_unit VHDL(alu 0 6(behavioral 0 17))
	(_version ve8)
	(_time 1676497980202 2023.02.15 23:53:00)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 46474444131017504516051d124047401541434047)
	(_ent
		(_time 1676497980197)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 8(_array -1((_dto i 23 i 0)))))
		(_port(_int A 0 0 8(_ent(_in))))
		(_port(_int B 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ctrl 1 0 10(_ent(_in))))
		(_port(_int sign -1 0 11(_ent(_in))))
		(_port(_int zero -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 20(_array -1((_dto i 23 i 0)))))
		(_var(_int max 2 0 20(_prcs 0)))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . behavioral 1 -1)
)
V 000050 55 2017          1676497980214 testbench
(_unit VHDL(alu_tb 0 55(testbench 0 58))
	(_version ve8)
	(_time 1676497980215 2023.02.15 23:53:00)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 56575455030007430307420c055057500551535300)
	(_ent
		(_time 1676497980212)
	)
	(_comp
		(alu
			(_object
				(_port(_int A 0 0 62(_ent (_in))))
				(_port(_int B 0 0 63(_ent (_in))))
				(_port(_int ctrl 1 0 64(_ent (_in))))
				(_port(_int sign -1 0 65(_ent (_in))))
				(_port(_int zero -1 0 66(_ent (_out))))
				(_port(_int result 0 0 67(_ent (_out))))
			)
		)
	)
	(_inst dut 0 79(_comp alu)
		(_port
			((A)(A))
			((B)(B))
			((ctrl)(ctrl))
			((sign)(sign))
			((zero)(zero))
			((result)(result))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 62(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 71(_array -1((_dto i 23 i 0)))))
		(_sig(_int A 2 0 71(_arch(_uni))))
		(_sig(_int B 2 0 71(_arch(_uni))))
		(_sig(_int sign -1 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int ctrl 3 0 73(_arch(_uni))))
		(_sig(_int zero -1 0 74(_arch(_uni))))
		(_sig(_int result 2 0 75(_arch(_uni))))
		(_prcs
			(test(_arch 0 0 81(_prcs(_wait_for)(_trgt(0)(1)(3))(_mon)(_read(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(50529027 33686018 33686018 33686018 33686018 50463234)
		(50529027 50529027 33686018 33686018 33686018 33751554)
		(131586)
		(33686018 33686018 33686018 33686018 50463234 50463234)
		(33686018 33686018 33686018 33686018 50463234 33686018)
		(131842)
		(197378)
		(131587)
		(1347243843 541413953 1818845542 25701)
		(197123)
		(1413633363 1413693778 1297040175 1163018576 1767990816 6579564)
	)
	(_model . testbench 1 -1)
)
V 000049 55 523           1676497980253 behavior
(_unit VHDL(clock_generator 0 4(behavior 0 10))
	(_version ve8)
	(_time 1676497980254 2023.02.15 23:53:00)
	(_source(\../src/Clock.vhd\))
	(_parameters tan)
	(_code 75747574232277637777372c727372737073207370)
	(_ent
		(_time 1676497980249)
	)
	(_object
		(_port(_int clk_out -1 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 1 -1)
)
V 000049 55 14953         1676497980551 DataPath
(_unit VHDL(datapath 0 27(datapath 0 35))
	(_version ve8)
	(_time 1676497980552 2023.02.15 23:53:00)
	(_source(\../compile/DataPath.vhd\))
	(_parameters tan)
	(_code 9e9f9e91cac8ce889f9897cd8fc5cb9896989a989f999a)
	(_ent
		(_time 1676497980305)
	)
	(_comp
		(mux2x1_24
			(_object
				(_port(_int sel -1 0 91(_ent (_in))))
				(_port(_int in0 14 0 92(_ent (_in))))
				(_port(_int in1 14 0 93(_ent (_in))))
				(_port(_int out1 14 0 94(_ent (_out))))
			)
		)
		(register_4bit
			(_object
				(_port(_int din 23 0 142(_ent (_in(_string \"0000"\)))))
				(_port(_int clk -1 0 143(_ent (_in))))
				(_port(_int dout 23 0 144(_ent (_out(_string \"0000"\)))))
			)
		)
		(inst_decode
			(_object
				(_port(_int inst 8 0 68(_ent (_in))))
				(_port(_int instw -1 0 69(_ent (_in((i 2))))))
				(_port(_int cond 9 0 70(_ent (_out))))
				(_port(_int op 10 0 71(_ent (_out))))
				(_port(_int sf -1 0 72(_ent (_out))))
				(_port(_int rd 11 0 73(_ent (_out))))
				(_port(_int rs 11 0 74(_ent (_out))))
				(_port(_int rt 11 0 75(_ent (_out))))
				(_port(_int imm 12 0 76(_ent (_out))))
			)
		)
		(clock_generator
			(_object
				(_port(_int clk_out -1 0 51(_ent (_out))))
			)
		)
		(mux4x1_3
			(_object
				(_port(_int sel 19 0 118(_ent (_in))))
				(_port(_int in0 20 0 119(_ent (_in))))
				(_port(_int in1 20 0 120(_ent (_in))))
				(_port(_int in2 20 0 121(_ent (_in))))
				(_port(_int in3 20 0 122(_ent (_in))))
				(_port(_int out1 20 0 123(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int wflag -1 0 149(_ent (_in((i 2))))))
				(_port(_int read_reg1 24 0 150(_ent (_in))))
				(_port(_int read_reg2 24 0 151(_ent (_in))))
				(_port(_int write_reg 24 0 152(_ent (_in))))
				(_port(_int write_data 25 0 153(_ent (_in))))
				(_port(_int read_data1 25 0 154(_ent (_out))))
				(_port(_int read_data2 25 0 155(_ent (_out))))
			)
		)
		(mux3x1_24
			(_object
				(_port(_int sel 15 0 99(_ent (_in))))
				(_port(_int in0 16 0 100(_ent (_in))))
				(_port(_int in1 16 0 101(_ent (_in))))
				(_port(_int in2 16 0 102(_ent (_in))))
				(_port(_int out1 16 0 103(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int A 2 0 41(_ent (_in))))
				(_port(_int B 2 0 42(_ent (_in))))
				(_port(_int ctrl 3 0 43(_ent (_in))))
				(_port(_int sign -1 0 44(_ent (_in))))
				(_port(_int zero -1 0 45(_ent (_out))))
				(_port(_int result 2 0 46(_ent (_out))))
			)
		)
		(register_24bit
			(_object
				(_port(_int din 22 0 135(_ent (_in))))
				(_port(_int clk -1 0 136(_ent (_in))))
				(_port(_int dout 22 0 137(_ent (_out))))
			)
		)
		(ContUnit
			(_object
				(_port(_int state 4 0 56(_ent (_in(_string \"0000"\)))))
				(_port(_int opcode 5 0 57(_ent (_in))))
				(_port(_int cond 6 0 58(_ent (_in))))
				(_port(_int sf -1 0 59(_ent (_in))))
				(_port(_int zero -1 0 60(_ent (_in))))
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int nextstate 4 0 62(_ent (_out))))
				(_port(_int flags 7 0 63(_ent (_out))))
			)
		)
		(mux4x1_24
			(_object
				(_port(_int sel 17 0 108(_ent (_in))))
				(_port(_int in0 18 0 109(_ent (_in))))
				(_port(_int in1 18 0 110(_ent (_in))))
				(_port(_int in2 18 0 111(_ent (_in))))
				(_port(_int in3 18 0 112(_ent (_in))))
				(_port(_int out1 18 0 113(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port(_int clk -1 0 81(_ent (_in))))
				(_port(_int address 13 0 82(_ent (_in))))
				(_port(_int wflag -1 0 83(_ent (_in))))
				(_port(_int dataIn 13 0 84(_ent (_in))))
				(_port(_int rflag -1 0 85(_ent (_in))))
				(_port(_int dataOut 13 0 86(_ent (_out))))
			)
		)
		(pc
			(_object
				(_port(_int enable -1 0 128(_ent (_in((i 2))))))
				(_port(_int pc_in 21 0 129(_ent (_in))))
				(_port(_int pc_out 21 0 130(_ent (_out))))
			)
		)
		(rotate
			(_object
				(_port(_int in1 26 0 160(_ent (_in))))
				(_port(_int out1 27 0 161(_ent (_out))))
			)
		)
		(sign_extender
			(_object
				(_port(_int in1 28 0 166(_ent (_in))))
				(_port(_int out1 29 0 167(_ent (_out))))
			)
		)
		(status_register_8bit
			(_object
				(_port(_int din -1 0 172(_ent (_in((i 2))))))
				(_port(_int wflag -1 0 173(_ent (_in((i 2))))))
				(_port(_int dout -1 0 174(_ent (_out))))
			)
		)
	)
	(_inst U10 0 223(_comp mux2x1_24)
		(_port
			((sel)(control(18)))
			((in0)(pcbus))
			((in1)(aluout))
			((out1)(adress))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U11 0 231(_comp register_4bit)
		(_port
			((din)(nextstate))
			((clk)(clk))
			((dout)(state))
		)
		(_use(_ent . register_4bit)
		)
	)
	(_inst U13 0 240(_comp inst_decode)
		(_port
			((inst)(memoutbreg))
			((instw)(control(13)))
			((cond)(cond))
			((op)(opcode))
			((sf)(sf))
			((rd)(rd))
			((rs)(rs))
			((rt)(rt))
			((imm)(BUS4565))
		)
		(_use(_ent . inst_decode)
		)
	)
	(_inst U15 0 255(_comp clock_generator)
		(_port
			((clk_out)(clk))
		)
		(_use(_ent . clock_generator)
		)
	)
	(_inst U16 0 260(_comp mux4x1_3)
		(_port
			((sel(1))(control(12)))
			((sel(0))(control(11)))
			((in0)(rd))
			((in1)(rt))
			((in2)(n1))
			((in3)(n7))
			((out1)(regw))
		)
		(_use(_ent . mux4x1_3)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U17 0 271(_comp register_file)
		(_port
			((wflag)(control(10)))
			((read_reg1)(rs))
			((read_reg2)(rt))
			((write_reg)(regw))
			((write_data)(regwriteback))
			((read_data1)(BUS3388))
			((read_data2)(BUS1426))
		)
		(_use(_ent . register_file)
		)
	)
	(_inst U18 0 282(_comp mux2x1_24)
		(_port
			((sel)(control(9)))
			((in0)(pcbus))
			((in1)(a))
			((out1)(alu1))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U19 0 290(_comp mux3x1_24)
		(_port
			((sel(1))(control(8)))
			((sel(0))(control(7)))
			((in0)(b))
			((in1)(signextimm))
			((in2)(Input3))
			((out1)(alu2))
		)
		(_use(_ent . mux3x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((out1)(out1))
			)
		)
	)
	(_inst U2 0 300(_comp alu)
		(_port
			((A)(alu1))
			((B)(alu2))
			((ctrl(2))(control(6)))
			((ctrl(1))(control(5)))
			((ctrl(0))(control(4)))
			((sign)(control(2)))
			((zero)(zeroflag))
			((result)(alubreg))
		)
		(_use(_ent . alu)
			(_port
				((A)(A))
				((B)(B))
				((ctrl)(ctrl))
				((sign)(sign))
				((zero)(zero))
				((result)(result))
			)
		)
	)
	(_inst U20 0 312(_comp mux2x1_24)
		(_port
			((sel)(control(1)))
			((in0)(a))
			((in1)(aluout))
			((out1)(pcsrc))
		)
		(_use(_ent . mux2x1_24)
		)
	)
	(_inst U22 0 320(_comp register_24bit)
		(_port
			((din)(alubreg))
			((clk)(clk))
			((dout)(aluout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U23 0 327(_comp register_24bit)
		(_port
			((din)(BUS3388))
			((clk)(clk))
			((dout)(a))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U24 0 334(_comp register_24bit)
		(_port
			((din)(BUS1426))
			((clk)(clk))
			((dout)(b))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U25 0 341(_comp register_24bit)
		(_port
			((din)(memoutbreg))
			((clk)(clk))
			((dout)(memoryout))
		)
		(_use(_ent . register_24bit)
		)
	)
	(_inst U3 0 348(_comp ContUnit)
		(_port
			((state)(state))
			((opcode)(opcode))
			((cond)(cond))
			((sf)(sf))
			((zero)(zeroreg))
			((clk)(clk))
			((nextstate)(nextstate))
			((flags)(control))
		)
		(_use(_ent . ContUnit)
		)
	)
	(_inst U4 0 360(_comp mux4x1_24)
		(_port
			((sel(1))(control(15)))
			((sel(0))(control(14)))
			((in0)(memoryout))
			((in1(23))(Dangling_Input_Signal))
			((in1(22))(Dangling_Input_Signal))
			((in1(21))(Dangling_Input_Signal))
			((in1(20))(Dangling_Input_Signal))
			((in1(19))(Dangling_Input_Signal))
			((in1(18))(Dangling_Input_Signal))
			((in1(17))(Dangling_Input_Signal))
			((in1(16))(Dangling_Input_Signal))
			((in1(15))(Dangling_Input_Signal))
			((in1(14))(Dangling_Input_Signal))
			((in1(13))(Dangling_Input_Signal))
			((in1(12))(Dangling_Input_Signal))
			((in1(11))(Dangling_Input_Signal))
			((in1(10))(Dangling_Input_Signal))
			((in1(9))(Dangling_Input_Signal))
			((in1(8))(Dangling_Input_Signal))
			((in1(7))(Dangling_Input_Signal))
			((in1(6))(Dangling_Input_Signal))
			((in1(5))(Dangling_Input_Signal))
			((in1(4))(Dangling_Input_Signal))
			((in1(3))(Dangling_Input_Signal))
			((in1(2))(Dangling_Input_Signal))
			((in1(1))(Dangling_Input_Signal))
			((in1(0))(Dangling_Input_Signal))
			((in2)(aluout))
			((in3)(luiimm))
			((out1)(regwriteback))
		)
		(_use(_ent . mux4x1_24)
			(_port
				((sel)(sel))
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((out1)(out1))
			)
		)
	)
	(_inst U5 0 394(_comp memory)
		(_port
			((clk)(clk))
			((address)(adress))
			((wflag)(control(17)))
			((dataIn)(aluout))
			((rflag)(control(16)))
			((dataOut)(memoutbreg))
		)
		(_use(_ent . memory)
		)
	)
	(_inst U6 0 404(_comp pc)
		(_port
			((enable)(pcen))
			((pc_in)(pcsrc))
			((pc_out)(pcbus))
		)
		(_use(_ent . pc)
		)
	)
	(_inst U7 0 411(_comp rotate)
		(_port
			((in1)(BUS4565))
			((out1)(luiimm))
		)
		(_use(_ent . rotate)
		)
	)
	(_inst U8 0 417(_comp sign_extender)
		(_port
			((in1)(BUS4565))
			((out1)(signextimm))
		)
		(_use(_ent . sign_extender)
		)
	)
	(_inst U9 0 423(_comp status_register_8bit)
		(_port
			((din)(zeroflag))
			((wflag)(control(3)))
			((dout)(zeroreg))
		)
		(_use(_ent . status_register_8bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1((_dto i 2 i 0)))))
		(_port(_int n1 0 0 29(_ent(_in(_string \"001"\)))))
		(_port(_int n7 0 0 30(_ent(_in(_string \"111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~12 0 31(_array -1((_dto i 23 i 0)))))
		(_port(_int Input3 1 0 31(_ent(_in(_string \"000000000000000000000011"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~13 0 41(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 63(_array -1((_dto i 19 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~132 0 68(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 71(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 73(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 76(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1310 0 82(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1312 0 92(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1316 0 100(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 108(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1320 0 109(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 118(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 119(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1326 0 129(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1328 0 135(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 142(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 150(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1334 0 153(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1336 0 160(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1338 0 161(_array -1((_dto i 23 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1340 0 166(_array -1((_dto i 16 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1342 0 167(_array -1((_dto i 23 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 179(_arch((i 4)))))
		(_sig(_int beq -1 0 183(_int(_uni))))
		(_sig(_int clk -1 0 184(_arch(_uni))))
		(_sig(_int pcen -1 0 185(_arch(_uni))))
		(_sig(_int sf -1 0 186(_arch(_uni))))
		(_sig(_int zeroflag -1 0 187(_arch(_uni))))
		(_sig(_int zeroreg -1 0 188(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{23~downto~0}~1344 0 189(_array -1((_dto i 23 i 0)))))
		(_sig(_int a 30 0 189(_arch(_uni))))
		(_sig(_int adress 30 0 190(_arch(_uni))))
		(_sig(_int alu1 30 0 191(_arch(_uni))))
		(_sig(_int alu2 30 0 192(_arch(_uni))))
		(_sig(_int alubreg 30 0 193(_arch(_uni))))
		(_sig(_int aluout 30 0 194(_arch(_uni))))
		(_sig(_int b 30 0 195(_arch(_uni))))
		(_sig(_int BUS1426 30 0 196(_arch(_uni))))
		(_sig(_int BUS3388 30 0 197(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~1346 0 198(_array -1((_dto i 16 i 0)))))
		(_sig(_int BUS4565 31 0 198(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 199(_array -1((_dto i 1 i 0)))))
		(_sig(_int cond 32 0 199(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~1350 0 200(_array -1((_dto i 19 i 0)))))
		(_sig(_int control 33 0 200(_arch(_uni))))
		(_sig(_int luiimm 30 0 201(_arch(_uni))))
		(_sig(_int memoryout 30 0 202(_arch(_uni))))
		(_sig(_int memoutbreg 30 0 203(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1352 0 204(_array -1((_dto i 3 i 0)))))
		(_sig(_int nextstate 34 0 204(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 205(_array -1((_dto i 4 i 0)))))
		(_sig(_int opcode 35 0 205(_arch(_uni))))
		(_sig(_int pcbus 30 0 206(_arch(_uni))))
		(_sig(_int pcsrc 30 0 207(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1356 0 208(_array -1((_dto i 2 i 0)))))
		(_sig(_int rd 36 0 208(_arch(_uni))))
		(_sig(_int regw 36 0 209(_arch(_uni))))
		(_sig(_int regwriteback 30 0 210(_arch(_uni))))
		(_sig(_int rs 36 0 211(_arch(_uni))))
		(_sig(_int rt 36 0 212(_arch(_uni))))
		(_sig(_int signextimm 30 0 213(_arch(_uni))))
		(_sig(_int state 34 0 214(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Dangling_Input_Signal -1 0 217(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment(_trgt(5))(_sens(7)(20(19))(20(0))))))
			(line__433(_arch 1 0 433(_assignment(_trgt(35)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . DataPath 2 -1)
)
