$date
	Thu Jun 29 19:38:04 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module xita_tan_lut_tb $end
$var wire 32 ! xita [31:0] $end
$var reg 5 " i [4:0] $end
$scope module xita_tan_lut_dut $end
$var wire 5 # i [4:0] $end
$var reg 32 $ xita [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
bx #
bx "
bx !
$end
#20000
b1011010000000000000000 !
b1011010000000000000000 $
b0 "
b0 #
#40000
b110101001000010100111 !
b110101001000010100111 $
b1 "
b1 #
#60000
b11100000100101000111 !
b11100000100101000111 $
b10 "
b10 #
#80000
b1110010000000000001 !
b1110010000000000001 $
b11 "
b11 #
#100000
b111001001110001010 !
b111001001110001010 $
b100 "
b100 #
#120000
b11100101000110111 !
b11100101000110111 $
b101 "
b101 #
#140000
b1110010100101010 !
b1110010100101010 $
b110 "
b110 #
#160000
b111001010010110 !
b111001010010110 $
b111 "
b111 #
#180000
b11100101001011 !
b11100101001011 $
b1000 "
b1000 #
#200000
b1110010100101 !
b1110010100101 $
b1001 "
b1001 #
#220000
b111001010010 !
b111001010010 $
b1010 "
b1010 #
#240000
