

================================================================
== Vivado HLS Report for 'pool2'
================================================================
* Date:           Wed Jun 17 16:36:24 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_hls
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.625|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  15617|  15617|  15617|  15617|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                              |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- pool_layer2_label18         |  15616|  15616|       976|          -|          -|    16|    no    |
        | + pool_layer2_label181       |    169|    169|         1|          -|          -|   169|    no    |
        | + pool_layer2_label13        |    804|    804|       134|          -|          -|     6|    no    |
        |  ++ pool_layer2_label14      |    132|    132|        22|          -|          -|     6|    no    |
        |   +++ pool_layer2_label6     |     20|     20|        10|          -|          -|     2|    no    |
        |    ++++ pool_layer2_label15  |      8|      8|         4|          -|          -|     2|    no    |
        +------------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      0|      0|   406|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      0|     66|   239|
|Memory           |        1|      -|      0|     0|
|Multiplexer      |        -|      -|      -|   164|
|Register         |        -|      -|    123|     -|
+-----------------+---------+-------+-------+------+
|Total            |        1|      0|    189|   809|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        2|      0|      1|    10|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+-------+----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP48E| FF | LUT |
    +------------------------------------+--------------------------------+---------+-------+----+-----+
    |lenet_hls_fcmp_32ns_32ns_1_1_1_U25  |lenet_hls_fcmp_32ns_32ns_1_1_1  |        0|      0|  66|  239|
    +------------------------------------+--------------------------------+---------+-------+----+-----+
    |Total                               |                                |        0|      0|  66|  239|
    +------------------------------------+--------------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+-----------------+---------+---+----+------+-----+------+-------------+
    |    Memory   |      Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------------+---------+---+----+------+-----+------+-------------+
    |pool_buff_U  |pool2_pool_buff  |        1|  0|   0|   169|   32|     1|         5408|
    +-------------+-----------------+---------+---+----+------+-----+------+-------------+
    |Total        |                 |        1|  0|   0|   169|   32|     1|         5408|
    +-------------+-----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |tmp_s_fu_309_p2         |     *    |      0|  0|  13|           4|           4|
    |array_access_fu_357_p2  |     +    |      0|  0|  15|           8|           8|
    |i_1_fu_273_p2           |     +    |      0|  0|  13|           4|           2|
    |j_1_fu_321_p2           |     +    |      0|  0|  13|           4|           2|
    |k_1_fu_238_p2           |     +    |      0|  0|  15|           5|           1|
    |l_1_fu_293_p2           |     +    |      0|  0|  10|           1|           2|
    |m_1_fu_341_p2           |     +    |      0|  0|  10|           1|           2|
    |p_1_fu_250_p2           |     +    |      0|  0|  15|           8|           1|
    |tmp4_fu_347_p2          |     +    |      0|  0|  13|           4|           4|
    |tmp_9_fu_299_p2         |     +    |      0|  0|  13|           4|           4|
    |ap_block_state10        |    and   |      0|  0|   8|           1|           1|
    |ap_block_state3         |    and   |      0|  0|   8|           1|           1|
    |or_cond_fu_378_p2       |    and   |      0|  0|   8|           1|           1|
    |sel_tmp_fu_468_p2       |    and   |      0|  0|   8|           1|           1|
    |tmp_20_fu_457_p2        |    and   |      0|  0|   8|           1|           1|
    |tmp_22_fu_463_p2        |    and   |      0|  0|   8|           1|           1|
    |exitcond1_fu_232_p2     |   icmp   |      0|  0|  11|           5|           6|
    |exitcond8_fu_287_p2     |   icmp   |      0|  0|   9|           2|           3|
    |exitcond9_fu_244_p2     |   icmp   |      0|  0|  11|           8|           8|
    |exitcond_fu_335_p2      |   icmp   |      0|  0|   9|           2|           3|
    |notlhs5_fu_439_p2       |   icmp   |      0|  0|  11|           8|           2|
    |notlhs_fu_421_p2        |   icmp   |      0|  0|  11|           8|           2|
    |notrhs6_fu_445_p2       |   icmp   |      0|  0|  18|          23|           1|
    |notrhs_fu_427_p2        |   icmp   |      0|  0|  18|          23|           1|
    |tmp_13_fu_372_p2        |   icmp   |      0|  0|   8|           2|           1|
    |tmp_2_fu_315_p2         |   icmp   |      0|  0|   8|           2|           1|
    |tmp_4_fu_261_p2         |   icmp   |      0|  0|   9|           4|           4|
    |tmp_6_fu_267_p2         |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_state1         |    or    |      0|  0|   8|           1|           1|
    |tmp_18_fu_433_p2        |    or    |      0|  0|   8|           1|           1|
    |tmp_19_fu_451_p2        |    or    |      0|  0|   8|           1|           1|
    |tmp_5_fu_362_p2         |    or    |      0|  0|   8|           1|           1|
    |out_V_din               |  select  |      0|  0|  32|           1|          32|
    |value_1_fu_473_p3       |  select  |      0|  0|  32|           1|          32|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 406|         146|         140|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  50|         11|    1|         11|
    |ap_done             |   9|          2|    1|          2|
    |i_reg_177           |   9|          2|    4|          8|
    |in_V_blk_n          |   9|          2|    1|          2|
    |j_reg_189           |   9|          2|    4|          8|
    |k_reg_155           |   9|          2|    5|         10|
    |l_reg_201           |   9|          2|    2|          4|
    |m_reg_212           |   9|          2|    2|          4|
    |out_V_blk_n         |   9|          2|    1|          2|
    |p_reg_166           |   9|          2|    8|         16|
    |pool_buff_address0  |  15|          3|    8|         24|
    |real_start          |   9|          2|    1|          2|
    |tmp_1_fu_114        |   9|          2|   32|         64|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 164|         36|   70|        157|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |  10|   0|   10|          0|
    |ap_done_reg      |   1|   0|    1|          0|
    |i_reg_177        |   4|   0|    4|          0|
    |j_reg_189        |   4|   0|    4|          0|
    |k_1_reg_501      |   5|   0|    5|          0|
    |k_reg_155        |   5|   0|    5|          0|
    |l_1_reg_533      |   2|   0|    2|          0|
    |l_reg_201        |   2|   0|    2|          0|
    |m_1_reg_556      |   2|   0|    2|          0|
    |m_reg_212        |   2|   0|    2|          0|
    |or_cond_reg_572  |   1|   0|    1|          0|
    |p_reg_166        |   8|   0|    8|          0|
    |start_once_reg   |   1|   0|    1|          0|
    |tmp_15_reg_525   |   1|   0|    1|          0|
    |tmp_1_fu_114     |  32|   0|   32|          0|
    |tmp_21_reg_590   |   1|   0|    1|          0|
    |tmp_2_reg_543    |   1|   0|    1|          0|
    |tmp_5_reg_561    |   1|   0|    1|          0|
    |tmp_s_reg_538    |   8|   0|    8|          0|
    |value_reg_576    |  32|   0|   32|          0|
    +-----------------+----+----+-----+-----------+
    |Total            | 123|   0|  123|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |     pool2    | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |     pool2    | return value |
|ap_start      |  in |    1| ap_ctrl_hs |     pool2    | return value |
|start_full_n  |  in |    1| ap_ctrl_hs |     pool2    | return value |
|ap_done       | out |    1| ap_ctrl_hs |     pool2    | return value |
|ap_continue   |  in |    1| ap_ctrl_hs |     pool2    | return value |
|ap_idle       | out |    1| ap_ctrl_hs |     pool2    | return value |
|ap_ready      | out |    1| ap_ctrl_hs |     pool2    | return value |
|start_out     | out |    1| ap_ctrl_hs |     pool2    | return value |
|start_write   | out |    1| ap_ctrl_hs |     pool2    | return value |
|out_V_din     | out |   32|   ap_fifo  |     out_V    |    pointer   |
|out_V_full_n  |  in |    1|   ap_fifo  |     out_V    |    pointer   |
|out_V_write   | out |    1|   ap_fifo  |     out_V    |    pointer   |
|in_V_dout     |  in |   32|   ap_fifo  |     in_V     |    pointer   |
|in_V_empty_n  |  in |    1|   ap_fifo  |     in_V     |    pointer   |
|in_V_read     | out |    1|   ap_fifo  |     in_V     |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	3  / (!exitcond9)
	4  / (exitcond9)
4 --> 
	5  / (tmp_4)
	2  / (!tmp_4)
5 --> 
	6  / (tmp_6)
	4  / (!tmp_6)
6 --> 
	7  / (!exitcond8)
	5  / (exitcond8)
7 --> 
	8  / (!exitcond)
	6  / (exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	7  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_1 = alloca float"   --->   Operation 11 'alloca' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str78, [1 x i8]* @p_str79, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str80, [1 x i8]* @p_str81)"   --->   Operation 12 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecInterface(float* %in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str69, i32 0, i32 0, [1 x i8]* @p_str70, [1 x i8]* @p_str71, [1 x i8]* @p_str72, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str73, [1 x i8]* @p_str74)"   --->   Operation 13 'specinterface' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%pool_buff = alloca [169 x float], align 16" [lenet_hls/lenet_hls.cpp:239]   --->   Operation 14 'alloca' 'pool_buff' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_1 : Operation 15 [1/1] (1.66ns)   --->   "store float 0.000000e+00, float* %tmp_1"   --->   Operation 15 'store' <Predicate = true> <Delay = 1.66>
ST_1 : Operation 16 [1/1] (1.66ns)   --->   "br label %1" [lenet_hls/lenet_hls.cpp:243]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 1.86>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%k = phi i5 [ 0, %0 ], [ %k_1, %14 ]"   --->   Operation 17 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.44ns)   --->   "%exitcond1 = icmp eq i5 %k, -16" [lenet_hls/lenet_hls.cpp:243]   --->   Operation 18 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 19 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.86ns)   --->   "%k_1 = add i5 %k, 1" [lenet_hls/lenet_hls.cpp:243]   --->   Operation 20 'add' 'k_1' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %15, label %2" [lenet_hls/lenet_hls.cpp:243]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str19) nounwind" [lenet_hls/lenet_hls.cpp:243]   --->   Operation 22 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str19)" [lenet_hls/lenet_hls.cpp:243]   --->   Operation 23 'specregionbegin' 'tmp_7' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.66ns)   --->   "br label %3" [lenet_hls/lenet_hls.cpp:245]   --->   Operation 24 'br' <Predicate = (!exitcond1)> <Delay = 1.66>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [lenet_hls/lenet_hls.cpp:279]   --->   Operation 25 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.16>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%p = phi i8 [ 0, %2 ], [ %p_1, %4 ]"   --->   Operation 26 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.47ns)   --->   "%exitcond9 = icmp eq i8 %p, -87" [lenet_hls/lenet_hls.cpp:245]   --->   Operation 27 'icmp' 'exitcond9' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 169, i64 169, i64 169)"   --->   Operation 28 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (2.11ns)   --->   "%p_1 = add i8 %p, 1" [lenet_hls/lenet_hls.cpp:245]   --->   Operation 29 'add' 'p_1' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %.preheader.preheader, label %4" [lenet_hls/lenet_hls.cpp:245]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str20) nounwind" [lenet_hls/lenet_hls.cpp:245]   --->   Operation 31 'specloopname' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = zext i8 %p to i64" [lenet_hls/lenet_hls.cpp:246]   --->   Operation 32 'zext' 'tmp' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%pool_buff_addr_1 = getelementptr inbounds [169 x float]* %pool_buff, i64 0, i64 %tmp" [lenet_hls/lenet_hls.cpp:246]   --->   Operation 33 'getelementptr' 'pool_buff_addr_1' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (3.90ns)   --->   "%tmp_14 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %in_V)" [lenet_hls/lenet_hls.cpp:246]   --->   Operation 34 'read' 'tmp_14' <Predicate = (!exitcond9)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 35 [1/1] (3.25ns)   --->   "store float %tmp_14, float* %pool_buff_addr_1, align 4" [lenet_hls/lenet_hls.cpp:246]   --->   Operation 35 'store' <Predicate = (!exitcond9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %3" [lenet_hls/lenet_hls.cpp:245]   --->   Operation 36 'br' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.66ns)   --->   "br label %.preheader" [lenet_hls/lenet_hls.cpp:249]   --->   Operation 37 'br' <Predicate = (exitcond9)> <Delay = 1.66>

State 4 <SV = 3> <Delay = 1.66>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%i = phi i4 [ %i_1, %13 ], [ 0, %.preheader.preheader ]"   --->   Operation 38 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.44ns)   --->   "%tmp_4 = icmp ult i4 %i, -4" [lenet_hls/lenet_hls.cpp:249]   --->   Operation 39 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 40 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %5, label %14" [lenet_hls/lenet_hls.cpp:249]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str21) nounwind" [lenet_hls/lenet_hls.cpp:249]   --->   Operation 42 'specloopname' <Predicate = (tmp_4)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str21)" [lenet_hls/lenet_hls.cpp:249]   --->   Operation 43 'specregionbegin' 'tmp_3' <Predicate = (tmp_4)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.66ns)   --->   "br label %6" [lenet_hls/lenet_hls.cpp:250]   --->   Operation 44 'br' <Predicate = (tmp_4)> <Delay = 1.66>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str19, i32 %tmp_7)" [lenet_hls/lenet_hls.cpp:278]   --->   Operation 45 'specregionend' 'empty_16' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br label %1" [lenet_hls/lenet_hls.cpp:243]   --->   Operation 46 'br' <Predicate = (!tmp_4)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.77>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%j = phi i4 [ 0, %5 ], [ %j_1, %12 ]"   --->   Operation 47 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.44ns)   --->   "%tmp_6 = icmp ult i4 %j, -4" [lenet_hls/lenet_hls.cpp:250]   --->   Operation 48 'icmp' 'tmp_6' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 49 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %7, label %13" [lenet_hls/lenet_hls.cpp:250]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str22) nounwind" [lenet_hls/lenet_hls.cpp:250]   --->   Operation 51 'specloopname' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str22)" [lenet_hls/lenet_hls.cpp:250]   --->   Operation 52 'specregionbegin' 'tmp_10' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.66ns)   --->   "br label %8" [lenet_hls/lenet_hls.cpp:251]   --->   Operation 53 'br' <Predicate = (tmp_6)> <Delay = 1.66>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str21, i32 %tmp_3)" [lenet_hls/lenet_hls.cpp:277]   --->   Operation 54 'specregionend' 'empty_15' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.77ns)   --->   "%i_1 = add i4 %i, 2" [lenet_hls/lenet_hls.cpp:249]   --->   Operation 55 'add' 'i_1' <Predicate = (!tmp_6)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br label %.preheader" [lenet_hls/lenet_hls.cpp:249]   --->   Operation 56 'br' <Predicate = (!tmp_6)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.25>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%l = phi i2 [ 0, %7 ], [ %l_1, %11 ]"   --->   Operation 57 'phi' 'l' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%l_cast4 = zext i2 %l to i4" [lenet_hls/lenet_hls.cpp:251]   --->   Operation 58 'zext' 'l_cast4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i2 %l to i1" [lenet_hls/lenet_hls.cpp:251]   --->   Operation 59 'trunc' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.93ns)   --->   "%exitcond8 = icmp eq i2 %l, -2" [lenet_hls/lenet_hls.cpp:251]   --->   Operation 60 'icmp' 'exitcond8' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 61 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.58ns)   --->   "%l_1 = add i2 1, %l" [lenet_hls/lenet_hls.cpp:251]   --->   Operation 62 'add' 'l_1' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %12, label %9" [lenet_hls/lenet_hls.cpp:251]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str23) nounwind" [lenet_hls/lenet_hls.cpp:251]   --->   Operation 64 'specloopname' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str23)" [lenet_hls/lenet_hls.cpp:251]   --->   Operation 65 'specregionbegin' 'tmp_11' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (1.77ns)   --->   "%tmp_9 = add i4 %i, %l_cast4" [lenet_hls/lenet_hls.cpp:253]   --->   Operation 66 'add' 'tmp_9' <Predicate = (!exitcond8)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_9_cast_cast = zext i4 %tmp_9 to i8" [lenet_hls/lenet_hls.cpp:264]   --->   Operation 67 'zext' 'tmp_9_cast_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (3.48ns)   --->   "%tmp_s = mul i8 %tmp_9_cast_cast, 13" [lenet_hls/lenet_hls.cpp:264]   --->   Operation 68 'mul' 'tmp_s' <Predicate = (!exitcond8)> <Delay = 3.48> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.93ns)   --->   "%tmp_2 = icmp eq i2 %l, 1" [lenet_hls/lenet_hls.cpp:264]   --->   Operation 69 'icmp' 'tmp_2' <Predicate = (!exitcond8)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (1.66ns)   --->   "br label %._crit_edge12" [lenet_hls/lenet_hls.cpp:252]   --->   Operation 70 'br' <Predicate = (!exitcond8)> <Delay = 1.66>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str22, i32 %tmp_10)" [lenet_hls/lenet_hls.cpp:274]   --->   Operation 71 'specregionend' 'empty_14' <Predicate = (exitcond8)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (1.77ns)   --->   "%j_1 = add i4 %j, 2" [lenet_hls/lenet_hls.cpp:250]   --->   Operation 72 'add' 'j_1' <Predicate = (exitcond8)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "br label %6" [lenet_hls/lenet_hls.cpp:250]   --->   Operation 73 'br' <Predicate = (exitcond8)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.14>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%m = phi i2 [ 0, %9 ], [ %m_1, %._crit_edge12.backedge ]"   --->   Operation 74 'phi' 'm' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%m_cast2_cast = zext i2 %m to i4" [lenet_hls/lenet_hls.cpp:252]   --->   Operation 75 'zext' 'm_cast2_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i2 %m to i1" [lenet_hls/lenet_hls.cpp:252]   --->   Operation 76 'trunc' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.93ns)   --->   "%exitcond = icmp eq i2 %m, -2" [lenet_hls/lenet_hls.cpp:252]   --->   Operation 77 'icmp' 'exitcond' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 78 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (1.58ns)   --->   "%m_1 = add i2 1, %m" [lenet_hls/lenet_hls.cpp:252]   --->   Operation 79 'add' 'm_1' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %11, label %_ifconv" [lenet_hls/lenet_hls.cpp:252]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (1.77ns)   --->   "%tmp4 = add i4 %j, %m_cast2_cast" [lenet_hls/lenet_hls.cpp:253]   --->   Operation 81 'add' 'tmp4' <Predicate = (!exitcond)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%tmp4_cast = zext i4 %tmp4 to i8" [lenet_hls/lenet_hls.cpp:253]   --->   Operation 82 'zext' 'tmp4_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (2.11ns)   --->   "%array_access = add i8 %tmp4_cast, %tmp_s" [lenet_hls/lenet_hls.cpp:253]   --->   Operation 83 'add' 'array_access' <Predicate = (!exitcond)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.94ns)   --->   "%tmp_5 = or i1 %tmp_17, %tmp_15" [lenet_hls/lenet_hls.cpp:256]   --->   Operation 84 'or' 'tmp_5' <Predicate = (!exitcond)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_8 = zext i8 %array_access to i64" [lenet_hls/lenet_hls.cpp:258]   --->   Operation 85 'zext' 'tmp_8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%pool_buff_addr = getelementptr inbounds [169 x float]* %pool_buff, i64 0, i64 %tmp_8" [lenet_hls/lenet_hls.cpp:258]   --->   Operation 86 'getelementptr' 'pool_buff_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 87 [2/2] (3.25ns)   --->   "%value = load float* %pool_buff_addr, align 4" [lenet_hls/lenet_hls.cpp:258]   --->   Operation 87 'load' 'value' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 88 [1/1] (0.93ns)   --->   "%tmp_13 = icmp eq i2 %m, 1" [lenet_hls/lenet_hls.cpp:264]   --->   Operation 88 'icmp' 'tmp_13' <Predicate = (!exitcond)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.94ns)   --->   "%or_cond = and i1 %tmp_2, %tmp_13" [lenet_hls/lenet_hls.cpp:264]   --->   Operation 89 'and' 'or_cond' <Predicate = (!exitcond)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str23, i32 %tmp_11)" [lenet_hls/lenet_hls.cpp:271]   --->   Operation 90 'specregionend' 'empty_13' <Predicate = (exitcond)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "br label %8" [lenet_hls/lenet_hls.cpp:251]   --->   Operation 91 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 92 [1/2] (3.25ns)   --->   "%value = load float* %pool_buff_addr, align 4" [lenet_hls/lenet_hls.cpp:258]   --->   Operation 92 'load' 'value' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>

State 9 <SV = 8> <Delay = 6.61>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_1_load = load float* %tmp_1" [lenet_hls/lenet_hls.cpp:258]   --->   Operation 93 'load' 'tmp_1_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (6.61ns)   --->   "%tmp_21 = fcmp ogt float %tmp_1_load, %value" [lenet_hls/lenet_hls.cpp:262]   --->   Operation 94 'fcmp' 'tmp_21' <Predicate = (tmp_5)> <Delay = 6.61> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.61> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.62>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str24) nounwind" [lenet_hls/lenet_hls.cpp:252]   --->   Operation 95 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%p_0_4_to_int = bitcast float %tmp_1_load to i32" [lenet_hls/lenet_hls.cpp:262]   --->   Operation 96 'bitcast' 'p_0_4_to_int' <Predicate = (tmp_5)> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_0_4_to_int, i32 23, i32 30)" [lenet_hls/lenet_hls.cpp:262]   --->   Operation 97 'partselect' 'tmp_12' <Predicate = (tmp_5)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i32 %p_0_4_to_int to i23" [lenet_hls/lenet_hls.cpp:262]   --->   Operation 98 'trunc' 'tmp_23' <Predicate = (tmp_5)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%value_to_int = bitcast float %value to i32" [lenet_hls/lenet_hls.cpp:262]   --->   Operation 99 'bitcast' 'value_to_int' <Predicate = (tmp_5)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %value_to_int, i32 23, i32 30)" [lenet_hls/lenet_hls.cpp:262]   --->   Operation 100 'partselect' 'tmp_16' <Predicate = (tmp_5)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i32 %value_to_int to i23" [lenet_hls/lenet_hls.cpp:262]   --->   Operation 101 'trunc' 'tmp_24' <Predicate = (tmp_5)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (1.47ns)   --->   "%notlhs = icmp ne i8 %tmp_12, -1" [lenet_hls/lenet_hls.cpp:262]   --->   Operation 102 'icmp' 'notlhs' <Predicate = (tmp_5)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 103 [1/1] (2.40ns)   --->   "%notrhs = icmp eq i23 %tmp_23, 0" [lenet_hls/lenet_hls.cpp:262]   --->   Operation 103 'icmp' 'notrhs' <Predicate = (tmp_5)> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%tmp_18 = or i1 %notrhs, %notlhs" [lenet_hls/lenet_hls.cpp:262]   --->   Operation 104 'or' 'tmp_18' <Predicate = (tmp_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (1.47ns)   --->   "%notlhs5 = icmp ne i8 %tmp_16, -1" [lenet_hls/lenet_hls.cpp:262]   --->   Operation 105 'icmp' 'notlhs5' <Predicate = (tmp_5)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [1/1] (2.40ns)   --->   "%notrhs6 = icmp eq i23 %tmp_24, 0" [lenet_hls/lenet_hls.cpp:262]   --->   Operation 106 'icmp' 'notrhs6' <Predicate = (tmp_5)> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%tmp_19 = or i1 %notrhs6, %notlhs5" [lenet_hls/lenet_hls.cpp:262]   --->   Operation 107 'or' 'tmp_19' <Predicate = (tmp_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%tmp_20 = and i1 %tmp_18, %tmp_19" [lenet_hls/lenet_hls.cpp:262]   --->   Operation 108 'and' 'tmp_20' <Predicate = (tmp_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%tmp_22 = and i1 %tmp_20, %tmp_21" [lenet_hls/lenet_hls.cpp:262]   --->   Operation 109 'and' 'tmp_22' <Predicate = (tmp_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [1/1] (0.94ns) (out node of the LUT)   --->   "%sel_tmp = and i1 %tmp_5, %tmp_22" [lenet_hls/lenet_hls.cpp:262]   --->   Operation 110 'and' 'sel_tmp' <Predicate = (tmp_5)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node value_3)   --->   "%value_1 = select i1 %sel_tmp, float %tmp_1_load, float %value" [lenet_hls/lenet_hls.cpp:258]   --->   Operation 111 'select' 'value_1' <Predicate = (tmp_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 112 [1/1] (1.37ns) (out node of the LUT)   --->   "%value_3 = select i1 %tmp_5, float %value_1, float %value" [lenet_hls/lenet_hls.cpp:258]   --->   Operation 112 'select' 'value_3' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %10, label %_ifconv.._crit_edge12.backedge_crit_edge" [lenet_hls/lenet_hls.cpp:264]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (1.66ns)   --->   "store float %value_3, float* %tmp_1" [lenet_hls/lenet_hls.cpp:258]   --->   Operation 114 'store' <Predicate = (!or_cond)> <Delay = 1.66>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "br label %._crit_edge12.backedge" [lenet_hls/lenet_hls.cpp:264]   --->   Operation 115 'br' <Predicate = (!or_cond)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %out_V, float %value_3)" [lenet_hls/lenet_hls.cpp:265]   --->   Operation 116 'write' <Predicate = (or_cond)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_10 : Operation 117 [1/1] (1.66ns)   --->   "store float 0.000000e+00, float* %tmp_1"   --->   Operation 117 'store' <Predicate = (or_cond)> <Delay = 1.66>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "br label %._crit_edge12.backedge" [lenet_hls/lenet_hls.cpp:269]   --->   Operation 118 'br' <Predicate = (or_cond)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "br label %._crit_edge12"   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_1            (alloca           ) [ 01111111111]
empty            (specinterface    ) [ 00000000000]
empty_6          (specinterface    ) [ 00000000000]
pool_buff        (alloca           ) [ 00111111111]
StgValue_15      (store            ) [ 00000000000]
StgValue_16      (br               ) [ 01111111111]
k                (phi              ) [ 00100000000]
exitcond1        (icmp             ) [ 00111111111]
empty_7          (speclooptripcount) [ 00000000000]
k_1              (add              ) [ 01111111111]
StgValue_21      (br               ) [ 00000000000]
StgValue_22      (specloopname     ) [ 00000000000]
tmp_7            (specregionbegin  ) [ 00011111111]
StgValue_24      (br               ) [ 00111111111]
StgValue_25      (ret              ) [ 00000000000]
p                (phi              ) [ 00010000000]
exitcond9        (icmp             ) [ 00111111111]
empty_8          (speclooptripcount) [ 00000000000]
p_1              (add              ) [ 00111111111]
StgValue_30      (br               ) [ 00000000000]
StgValue_31      (specloopname     ) [ 00000000000]
tmp              (zext             ) [ 00000000000]
pool_buff_addr_1 (getelementptr    ) [ 00000000000]
tmp_14           (read             ) [ 00000000000]
StgValue_35      (store            ) [ 00000000000]
StgValue_36      (br               ) [ 00111111111]
StgValue_37      (br               ) [ 00111111111]
i                (phi              ) [ 00001111111]
tmp_4            (icmp             ) [ 00111111111]
empty_9          (speclooptripcount) [ 00000000000]
StgValue_41      (br               ) [ 00000000000]
StgValue_42      (specloopname     ) [ 00000000000]
tmp_3            (specregionbegin  ) [ 00000111111]
StgValue_44      (br               ) [ 00111111111]
empty_16         (specregionend    ) [ 00000000000]
StgValue_46      (br               ) [ 01111111111]
j                (phi              ) [ 00000111111]
tmp_6            (icmp             ) [ 00111111111]
empty_10         (speclooptripcount) [ 00000000000]
StgValue_50      (br               ) [ 00000000000]
StgValue_51      (specloopname     ) [ 00000000000]
tmp_10           (specregionbegin  ) [ 00000011111]
StgValue_53      (br               ) [ 00111111111]
empty_15         (specregionend    ) [ 00000000000]
i_1              (add              ) [ 00111111111]
StgValue_56      (br               ) [ 00111111111]
l                (phi              ) [ 00000010000]
l_cast4          (zext             ) [ 00000000000]
tmp_15           (trunc            ) [ 00000001111]
exitcond8        (icmp             ) [ 00111111111]
empty_11         (speclooptripcount) [ 00000000000]
l_1              (add              ) [ 00111111111]
StgValue_63      (br               ) [ 00000000000]
StgValue_64      (specloopname     ) [ 00000000000]
tmp_11           (specregionbegin  ) [ 00000001111]
tmp_9            (add              ) [ 00000000000]
tmp_9_cast_cast  (zext             ) [ 00000000000]
tmp_s            (mul              ) [ 00000001111]
tmp_2            (icmp             ) [ 00000001111]
StgValue_70      (br               ) [ 00111111111]
empty_14         (specregionend    ) [ 00000000000]
j_1              (add              ) [ 00111111111]
StgValue_73      (br               ) [ 00111111111]
m                (phi              ) [ 00000001000]
m_cast2_cast     (zext             ) [ 00000000000]
tmp_17           (trunc            ) [ 00000000000]
exitcond         (icmp             ) [ 00111111111]
empty_12         (speclooptripcount) [ 00000000000]
m_1              (add              ) [ 00111111111]
StgValue_80      (br               ) [ 00000000000]
tmp4             (add              ) [ 00000000000]
tmp4_cast        (zext             ) [ 00000000000]
array_access     (add              ) [ 00000000000]
tmp_5            (or               ) [ 00000000111]
tmp_8            (zext             ) [ 00000000000]
pool_buff_addr   (getelementptr    ) [ 00000000100]
tmp_13           (icmp             ) [ 00000000000]
or_cond          (and              ) [ 00000000111]
empty_13         (specregionend    ) [ 00000000000]
StgValue_91      (br               ) [ 00111111111]
value            (load             ) [ 00000000011]
tmp_1_load       (load             ) [ 00000000001]
tmp_21           (fcmp             ) [ 00000000001]
StgValue_95      (specloopname     ) [ 00000000000]
p_0_4_to_int     (bitcast          ) [ 00000000000]
tmp_12           (partselect       ) [ 00000000000]
tmp_23           (trunc            ) [ 00000000000]
value_to_int     (bitcast          ) [ 00000000000]
tmp_16           (partselect       ) [ 00000000000]
tmp_24           (trunc            ) [ 00000000000]
notlhs           (icmp             ) [ 00000000000]
notrhs           (icmp             ) [ 00000000000]
tmp_18           (or               ) [ 00000000000]
notlhs5          (icmp             ) [ 00000000000]
notrhs6          (icmp             ) [ 00000000000]
tmp_19           (or               ) [ 00000000000]
tmp_20           (and              ) [ 00000000000]
tmp_22           (and              ) [ 00000000000]
sel_tmp          (and              ) [ 00000000000]
value_1          (select           ) [ 00000000000]
value_3          (select           ) [ 00000000000]
StgValue_113     (br               ) [ 00000000000]
StgValue_114     (store            ) [ 00000000000]
StgValue_115     (br               ) [ 00000000000]
StgValue_116     (write            ) [ 00000000000]
StgValue_117     (store            ) [ 00000000000]
StgValue_118     (br               ) [ 00000000000]
StgValue_119     (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str76"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str78"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str79"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str80"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str81"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str69"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str70"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str72"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str73"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str74"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="pool_buff_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_buff/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_14_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="StgValue_116_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_116/10 "/>
</bind>
</comp>

<comp id="135" class="1004" name="pool_buff_addr_1_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="8" slack="0"/>
<pin id="139" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_buff_addr_1/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_35/3 value/7 "/>
</bind>
</comp>

<comp id="148" class="1004" name="pool_buff_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="8" slack="0"/>
<pin id="152" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_buff_addr/7 "/>
</bind>
</comp>

<comp id="155" class="1005" name="k_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="5" slack="1"/>
<pin id="157" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="k_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="5" slack="0"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="166" class="1005" name="p_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="1"/>
<pin id="168" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="8" slack="0"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p/3 "/>
</bind>
</comp>

<comp id="177" class="1005" name="i_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="1"/>
<pin id="179" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="i_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="1" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="189" class="1005" name="j_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="1"/>
<pin id="191" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="j_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="4" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="201" class="1005" name="l_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="1"/>
<pin id="203" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="l_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="2" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l/6 "/>
</bind>
</comp>

<comp id="212" class="1005" name="m_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="1"/>
<pin id="214" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="m_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="2" slack="0"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/7 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_21_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="1"/>
<pin id="226" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_21/9 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 StgValue_117/10 "/>
</bind>
</comp>

<comp id="232" class="1004" name="exitcond1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="0"/>
<pin id="234" dir="0" index="1" bw="5" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="k_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="exitcond9_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="p_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_1/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_4_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="0" index="1" bw="4" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_6_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="0" index="1" bw="4" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="i_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="1"/>
<pin id="275" dir="0" index="1" bw="3" slack="0"/>
<pin id="276" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="l_cast4_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="2" slack="0"/>
<pin id="281" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="l_cast4/6 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_15_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="2" slack="0"/>
<pin id="285" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/6 "/>
</bind>
</comp>

<comp id="287" class="1004" name="exitcond8_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="2" slack="0"/>
<pin id="289" dir="0" index="1" bw="2" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/6 "/>
</bind>
</comp>

<comp id="293" class="1004" name="l_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="2" slack="0"/>
<pin id="296" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l_1/6 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_9_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="2"/>
<pin id="301" dir="0" index="1" bw="2" slack="0"/>
<pin id="302" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_9_cast_cast_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast_cast/6 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_s_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="0" index="1" bw="5" slack="0"/>
<pin id="312" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_2_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="2" slack="0"/>
<pin id="317" dir="0" index="1" bw="2" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="321" class="1004" name="j_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="1"/>
<pin id="323" dir="0" index="1" bw="3" slack="0"/>
<pin id="324" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/6 "/>
</bind>
</comp>

<comp id="327" class="1004" name="m_cast2_cast_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="2" slack="0"/>
<pin id="329" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast2_cast/7 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_17_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="2" slack="0"/>
<pin id="333" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/7 "/>
</bind>
</comp>

<comp id="335" class="1004" name="exitcond_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="2" slack="0"/>
<pin id="337" dir="0" index="1" bw="2" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="341" class="1004" name="m_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="2" slack="0"/>
<pin id="344" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/7 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp4_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="2"/>
<pin id="349" dir="0" index="1" bw="2" slack="0"/>
<pin id="350" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/7 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp4_cast_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp4_cast/7 "/>
</bind>
</comp>

<comp id="357" class="1004" name="array_access_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="0"/>
<pin id="359" dir="0" index="1" bw="8" slack="1"/>
<pin id="360" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="array_access/7 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_5_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="1"/>
<pin id="365" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_8_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_13_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="2" slack="0"/>
<pin id="374" dir="0" index="1" bw="2" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="378" class="1004" name="or_cond_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="1"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/7 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_1_load_load_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="8"/>
<pin id="385" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_1_load/9 "/>
</bind>
</comp>

<comp id="387" class="1004" name="p_0_4_to_int_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_0_4_to_int/10 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_12_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="0" index="2" bw="6" slack="0"/>
<pin id="394" dir="0" index="3" bw="6" slack="0"/>
<pin id="395" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/10 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_23_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/10 "/>
</bind>
</comp>

<comp id="404" class="1004" name="value_to_int_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="2"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="value_to_int/10 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_16_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="0" index="2" bw="6" slack="0"/>
<pin id="411" dir="0" index="3" bw="6" slack="0"/>
<pin id="412" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/10 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_24_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/10 "/>
</bind>
</comp>

<comp id="421" class="1004" name="notlhs_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="0"/>
<pin id="423" dir="0" index="1" bw="8" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/10 "/>
</bind>
</comp>

<comp id="427" class="1004" name="notrhs_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="23" slack="0"/>
<pin id="429" dir="0" index="1" bw="23" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/10 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_18_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_18/10 "/>
</bind>
</comp>

<comp id="439" class="1004" name="notlhs5_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="0"/>
<pin id="441" dir="0" index="1" bw="8" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs5/10 "/>
</bind>
</comp>

<comp id="445" class="1004" name="notrhs6_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="23" slack="0"/>
<pin id="447" dir="0" index="1" bw="23" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs6/10 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_19_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_19/10 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_20_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_20/10 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_22_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="1"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_22/10 "/>
</bind>
</comp>

<comp id="468" class="1004" name="sel_tmp_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="3"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp/10 "/>
</bind>
</comp>

<comp id="473" class="1004" name="value_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="1"/>
<pin id="476" dir="0" index="2" bw="32" slack="2"/>
<pin id="477" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="value_1/10 "/>
</bind>
</comp>

<comp id="479" class="1004" name="value_3_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="3"/>
<pin id="481" dir="0" index="1" bw="32" slack="0"/>
<pin id="482" dir="0" index="2" bw="32" slack="2"/>
<pin id="483" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="value_3/10 "/>
</bind>
</comp>

<comp id="486" class="1004" name="StgValue_114_store_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="9"/>
<pin id="489" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_114/10 "/>
</bind>
</comp>

<comp id="491" class="1005" name="tmp_1_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="501" class="1005" name="k_1_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="5" slack="0"/>
<pin id="503" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="509" class="1005" name="p_1_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="0"/>
<pin id="511" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="520" class="1005" name="i_1_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="4" slack="1"/>
<pin id="522" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="525" class="1005" name="tmp_15_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="1"/>
<pin id="527" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="533" class="1005" name="l_1_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="2" slack="0"/>
<pin id="535" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="l_1 "/>
</bind>
</comp>

<comp id="538" class="1005" name="tmp_s_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="1"/>
<pin id="540" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="543" class="1005" name="tmp_2_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="548" class="1005" name="j_1_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="4" slack="1"/>
<pin id="550" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="556" class="1005" name="m_1_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="2" slack="0"/>
<pin id="558" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="561" class="1005" name="tmp_5_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="2"/>
<pin id="563" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="567" class="1005" name="pool_buff_addr_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="1"/>
<pin id="569" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pool_buff_addr "/>
</bind>
</comp>

<comp id="572" class="1005" name="or_cond_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="3"/>
<pin id="574" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="576" class="1005" name="value_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="value "/>
</bind>
</comp>

<comp id="584" class="1005" name="tmp_1_load_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="1"/>
<pin id="586" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_load "/>
</bind>
</comp>

<comp id="590" class="1005" name="tmp_21_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="1"/>
<pin id="592" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="40" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="72" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="112" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="70" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="146"><net_src comp="122" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="153"><net_src comp="70" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="154"><net_src comp="148" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="158"><net_src comp="44" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="60" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="74" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="188"><net_src comp="181" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="192"><net_src comp="74" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="193" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="204"><net_src comp="88" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="88" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="231"><net_src comp="42" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="159" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="159" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="52" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="170" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="62" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="170" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="66" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="170" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="265"><net_src comp="181" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="76" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="193" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="76" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="177" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="86" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="205" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="205" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="205" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="90" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="94" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="205" pin="4"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="177" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="279" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="305" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="98" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="205" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="94" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="189" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="86" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="216" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="216" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="216" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="90" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="94" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="216" pin="4"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="189" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="327" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="347" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="353" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="331" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="357" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="376"><net_src comp="216" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="94" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="372" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="383" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="396"><net_src comp="102" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="104" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="399"><net_src comp="106" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="403"><net_src comp="387" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="413"><net_src comp="102" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="404" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="104" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="416"><net_src comp="106" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="420"><net_src comp="404" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="390" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="108" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="400" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="110" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="427" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="421" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="407" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="108" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="417" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="110" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="445" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="439" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="433" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="451" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="457" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="472"><net_src comp="463" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="468" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="484"><net_src comp="473" pin="3"/><net_sink comp="479" pin=1"/></net>

<net id="485"><net_src comp="479" pin="3"/><net_sink comp="128" pin=2"/></net>

<net id="490"><net_src comp="479" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="114" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="497"><net_src comp="491" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="504"><net_src comp="238" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="512"><net_src comp="250" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="523"><net_src comp="273" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="528"><net_src comp="283" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="536"><net_src comp="293" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="541"><net_src comp="309" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="546"><net_src comp="315" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="551"><net_src comp="321" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="559"><net_src comp="341" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="564"><net_src comp="362" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="570"><net_src comp="148" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="575"><net_src comp="378" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="141" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="582"><net_src comp="576" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="583"><net_src comp="576" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="587"><net_src comp="383" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="593"><net_src comp="223" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="463" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {10 }
 - Input state : 
	Port: pool2 : in_V | {3 }
  - Chain level:
	State 1
		StgValue_15 : 1
	State 2
		exitcond1 : 1
		k_1 : 1
		StgValue_21 : 2
	State 3
		exitcond9 : 1
		p_1 : 1
		StgValue_30 : 2
		tmp : 1
		pool_buff_addr_1 : 2
		StgValue_35 : 3
	State 4
		tmp_4 : 1
		StgValue_41 : 2
	State 5
		tmp_6 : 1
		StgValue_50 : 2
	State 6
		l_cast4 : 1
		tmp_15 : 1
		exitcond8 : 1
		l_1 : 1
		StgValue_63 : 2
		tmp_9 : 2
		tmp_9_cast_cast : 3
		tmp_s : 4
		tmp_2 : 1
	State 7
		m_cast2_cast : 1
		tmp_17 : 1
		exitcond : 1
		m_1 : 1
		StgValue_80 : 2
		tmp4 : 2
		tmp4_cast : 3
		array_access : 4
		tmp_5 : 2
		tmp_8 : 5
		pool_buff_addr : 6
		value : 7
		tmp_13 : 1
		or_cond : 2
	State 8
	State 9
		tmp_21 : 1
	State 10
		tmp_12 : 1
		tmp_23 : 1
		tmp_16 : 1
		tmp_24 : 1
		notlhs : 2
		notrhs : 2
		tmp_18 : 3
		notlhs5 : 2
		notrhs6 : 2
		tmp_19 : 3
		tmp_20 : 3
		tmp_22 : 3
		sel_tmp : 3
		value_1 : 3
		value_3 : 4
		StgValue_114 : 5
		StgValue_116 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   fcmp   |       tmp_21_fu_223       |    0    |    66   |   239   |
|----------|---------------------------|---------|---------|---------|
|          |      exitcond1_fu_232     |    0    |    0    |    11   |
|          |      exitcond9_fu_244     |    0    |    0    |    11   |
|          |        tmp_4_fu_261       |    0    |    0    |    9    |
|          |        tmp_6_fu_267       |    0    |    0    |    9    |
|          |      exitcond8_fu_287     |    0    |    0    |    8    |
|   icmp   |        tmp_2_fu_315       |    0    |    0    |    8    |
|          |      exitcond_fu_335      |    0    |    0    |    8    |
|          |       tmp_13_fu_372       |    0    |    0    |    8    |
|          |       notlhs_fu_421       |    0    |    0    |    11   |
|          |       notrhs_fu_427       |    0    |    0    |    18   |
|          |       notlhs5_fu_439      |    0    |    0    |    11   |
|          |       notrhs6_fu_445      |    0    |    0    |    18   |
|----------|---------------------------|---------|---------|---------|
|          |         k_1_fu_238        |    0    |    0    |    15   |
|          |         p_1_fu_250        |    0    |    0    |    15   |
|          |         i_1_fu_273        |    0    |    0    |    13   |
|          |         l_1_fu_293        |    0    |    0    |    10   |
|    add   |        tmp_9_fu_299       |    0    |    0    |    13   |
|          |         j_1_fu_321        |    0    |    0    |    13   |
|          |         m_1_fu_341        |    0    |    0    |    10   |
|          |        tmp4_fu_347        |    0    |    0    |    13   |
|          |    array_access_fu_357    |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|
|  select  |       value_1_fu_473      |    0    |    0    |    32   |
|          |       value_3_fu_479      |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|
|          |       or_cond_fu_378      |    0    |    0    |    8    |
|    and   |       tmp_20_fu_457       |    0    |    0    |    8    |
|          |       tmp_22_fu_463       |    0    |    0    |    8    |
|          |       sel_tmp_fu_468      |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_5_fu_362       |    0    |    0    |    8    |
|    or    |       tmp_18_fu_433       |    0    |    0    |    8    |
|          |       tmp_19_fu_451       |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|    mul   |        tmp_s_fu_309       |    0    |    0    |    17   |
|----------|---------------------------|---------|---------|---------|
|   read   |     tmp_14_read_fu_122    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  | StgValue_116_write_fu_128 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         tmp_fu_256        |    0    |    0    |    0    |
|          |       l_cast4_fu_279      |    0    |    0    |    0    |
|   zext   |   tmp_9_cast_cast_fu_305  |    0    |    0    |    0    |
|          |    m_cast2_cast_fu_327    |    0    |    0    |    0    |
|          |      tmp4_cast_fu_353     |    0    |    0    |    0    |
|          |        tmp_8_fu_367       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_15_fu_283       |    0    |    0    |    0    |
|   trunc  |       tmp_17_fu_331       |    0    |    0    |    0    |
|          |       tmp_23_fu_400       |    0    |    0    |    0    |
|          |       tmp_24_fu_417       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|       tmp_12_fu_390       |    0    |    0    |    0    |
|          |       tmp_16_fu_407       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    0    |    66   |   623   |
|----------|---------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|pool_buff|    1   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    1   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      i_1_reg_520     |    4   |
|       i_reg_177      |    4   |
|      j_1_reg_548     |    4   |
|       j_reg_189      |    4   |
|      k_1_reg_501     |    5   |
|       k_reg_155      |    5   |
|      l_1_reg_533     |    2   |
|       l_reg_201      |    2   |
|      m_1_reg_556     |    2   |
|       m_reg_212      |    2   |
|    or_cond_reg_572   |    1   |
|      p_1_reg_509     |    8   |
|       p_reg_166      |    8   |
|pool_buff_addr_reg_567|    8   |
|    tmp_15_reg_525    |    1   |
|  tmp_1_load_reg_584  |   32   |
|     tmp_1_reg_491    |   32   |
|    tmp_21_reg_590    |    1   |
|     tmp_2_reg_543    |    1   |
|     tmp_5_reg_561    |    1   |
|     tmp_s_reg_538    |    8   |
|     value_reg_576    |   32   |
+----------------------+--------+
|         Total        |   167  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_141 |  p0  |   3  |   8  |   24   ||    15   |
|     i_reg_177     |  p0  |   2  |   4  |    8   ||    9    |
|     j_reg_189     |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   40   || 5.03675 ||    33   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |    -   |   66   |   623  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    5   |    -   |   33   |
|  Register |    -   |    -   |    -   |   167  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    0   |    5   |   233  |   656  |
+-----------+--------+--------+--------+--------+--------+
