<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.4"/>
<title>OpenWSN Firmware: C:/Jenkins/jobs/Firmware Docs/workspace/firmware/openos/bsp/boards/openmotestm/library/inc/stm32f10x_map.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">OpenWSN Firmware
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f10x__map_8h_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">stm32f10x_map.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f10x__map_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">* File Name          : stm32f10x_map.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">* Author             : MCD Application Team</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">* Version            : V2.0.3</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">* Date               : 09/22/2008</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">* Description        : This file contains all the peripheral register&#39;s definitions,</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">*                      bits definitions and memory mapping.</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">********************************************************************************</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">*******************************************************************************/</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#ifndef __STM32F10x_MAP_H</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __STM32F10x_MAP_H</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#ifndef EXT</span></div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">   22</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define EXT extern</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* EXT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;stm32f10x_conf.h&quot;</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f10x__type_8h.html">stm32f10x_type.h</a>&quot;</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cortexm3__macro_8h.html">cortexm3_macro.h</a>&quot;</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/*                         Peripheral registers structures                    */</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/*------------------------ Analog to Digital Converter -----------------------*/</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="code" href="struct_a_d_c___type_def.html">   36</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;{</div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="code" href="struct_a_d_c___type_def.html#a82054986c72ab6f03b02d0048f0ebb71">   38</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_a_d_c___type_def.html#a82054986c72ab6f03b02d0048f0ebb71">SR</a>;</div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="code" href="struct_a_d_c___type_def.html#a4894f58c5609f35333bd3b7c3e930047">   39</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_a_d_c___type_def.html#a4894f58c5609f35333bd3b7c3e930047">CR1</a>;</div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="code" href="struct_a_d_c___type_def.html#ae190b17dde49db076edd4666f4829474">   40</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_a_d_c___type_def.html#ae190b17dde49db076edd4666f4829474">CR2</a>;</div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="code" href="struct_a_d_c___type_def.html#abb74e489a8fab11d8b6c4318f2e65be9">   41</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_a_d_c___type_def.html#abb74e489a8fab11d8b6c4318f2e65be9">SMPR1</a>;</div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="code" href="struct_a_d_c___type_def.html#a25a11631231e1d9fce16398d38ae9f78">   42</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_a_d_c___type_def.html#a25a11631231e1d9fce16398d38ae9f78">SMPR2</a>;</div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="code" href="struct_a_d_c___type_def.html#a025356360bd58b8e418b475519966158">   43</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_a_d_c___type_def.html#a025356360bd58b8e418b475519966158">JOFR1</a>;</div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="code" href="struct_a_d_c___type_def.html#a2a93817df0e5ddd878a4729eefe0b4c9">   44</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_a_d_c___type_def.html#a2a93817df0e5ddd878a4729eefe0b4c9">JOFR2</a>;</div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="code" href="struct_a_d_c___type_def.html#a000bd3b7fe44a293e8e306a4d9f732b5">   45</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_a_d_c___type_def.html#a000bd3b7fe44a293e8e306a4d9f732b5">JOFR3</a>;</div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="code" href="struct_a_d_c___type_def.html#ab4d4d0df96a597807230e0b39fe56ebf">   46</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_a_d_c___type_def.html#ab4d4d0df96a597807230e0b39fe56ebf">JOFR4</a>;</div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="code" href="struct_a_d_c___type_def.html#af336fb467bd833adbbcf49bbf52ae042">   47</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_a_d_c___type_def.html#af336fb467bd833adbbcf49bbf52ae042">HTR</a>;</div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="code" href="struct_a_d_c___type_def.html#a732d08141b69602f43d88da543f860c2">   48</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_a_d_c___type_def.html#a732d08141b69602f43d88da543f860c2">LTR</a>;</div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="code" href="struct_a_d_c___type_def.html#a8711d6ff6d9bbc7d6e5ec7e0d5dcf9a5">   49</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_a_d_c___type_def.html#a8711d6ff6d9bbc7d6e5ec7e0d5dcf9a5">SQR1</a>;</div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="code" href="struct_a_d_c___type_def.html#ac0ed87105d0c8cf5475ebdc75eba50bf">   50</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_a_d_c___type_def.html#ac0ed87105d0c8cf5475ebdc75eba50bf">SQR2</a>;</div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="code" href="struct_a_d_c___type_def.html#a6f27cd5a402be937bcd4402972fce08c">   51</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_a_d_c___type_def.html#a6f27cd5a402be937bcd4402972fce08c">SQR3</a>;</div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="code" href="struct_a_d_c___type_def.html#a70d3a399496e58c7172eee92daa5a0c6">   52</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_a_d_c___type_def.html#a70d3a399496e58c7172eee92daa5a0c6">JSQR</a>;</div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="code" href="struct_a_d_c___type_def.html#a97375286bb34c13dccda289012dabf28">   53</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_a_d_c___type_def.html#a97375286bb34c13dccda289012dabf28">JDR1</a>;</div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="code" href="struct_a_d_c___type_def.html#a4c1ce8625b1d30ad239c8fab3625b244">   54</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_a_d_c___type_def.html#a4c1ce8625b1d30ad239c8fab3625b244">JDR2</a>;</div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="code" href="struct_a_d_c___type_def.html#a3104d6b4a461a30c6016d11f1baf8a58">   55</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_a_d_c___type_def.html#a3104d6b4a461a30c6016d11f1baf8a58">JDR3</a>;</div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="code" href="struct_a_d_c___type_def.html#ad27a1708e64fbfe9aa99c2345f82774a">   56</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_a_d_c___type_def.html#ad27a1708e64fbfe9aa99c2345f82774a">JDR4</a>;</div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="code" href="struct_a_d_c___type_def.html#a756f36c475dfe294afdaa622f7059423">   57</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_a_d_c___type_def.html#a756f36c475dfe294afdaa622f7059423">DR</a>;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;} <a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a>;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/*------------------------ Backup Registers ----------------------------------*/</span></div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html">   61</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;{</div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#abc00ffe9172a10966afc9df973447779">   63</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a>  <a class="code" href="struct_b_k_p___type_def.html#abc00ffe9172a10966afc9df973447779">RESERVED0</a>;</div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a2742b2f82b8e49ec5d96eb4ac7c8942d">   64</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#a2742b2f82b8e49ec5d96eb4ac7c8942d">DR1</a>;</div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a850bbac5c300929f554de4a02fc213da">   65</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#a850bbac5c300929f554de4a02fc213da">RESERVED1</a>;</div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a2f346873d6e60a84ef187a6de6421b9e">   66</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#a2f346873d6e60a84ef187a6de6421b9e">DR2</a>;</div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a93c7a0e9952d9d70325d14df1c55af66">   67</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#a93c7a0e9952d9d70325d14df1c55af66">RESERVED2</a>;</div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#ac0194d538895adf29d606ae1bfd43d5a">   68</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#ac0194d538895adf29d606ae1bfd43d5a">DR3</a>;</div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a5349700f2884355cfde92d48f23de6eb">   69</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#a5349700f2884355cfde92d48f23de6eb">RESERVED3</a>;</div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#abf24ea0255f4d952aa785729bbc1b9a9">   70</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#abf24ea0255f4d952aa785729bbc1b9a9">DR4</a>;</div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#af779331358af65c93ac4b4b96f8105bf">   71</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#af779331358af65c93ac4b4b96f8105bf">RESERVED4</a>;</div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a85bf35648a1a923f897eee191c225219">   72</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#a85bf35648a1a923f897eee191c225219">DR5</a>;</div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a3929c6dc89700b5f434558d04937622f">   73</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#a3929c6dc89700b5f434558d04937622f">RESERVED5</a>;</div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a85602503653ce0a5447a13e25fe24360">   74</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#a85602503653ce0a5447a13e25fe24360">DR6</a>;</div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#aba2ea44f763f07e330a098811e90b3df">   75</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#aba2ea44f763f07e330a098811e90b3df">RESERVED6</a>;</div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#addd267f35704faf67b33e6e8a404bf76">   76</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#addd267f35704faf67b33e6e8a404bf76">DR7</a>;</div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a8e76e6baf2366f7fd75b23b365d72554">   77</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#a8e76e6baf2366f7fd75b23b365d72554">RESERVED7</a>;</div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#abf534921a910c9d450aa5c454e1e92fb">   78</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#abf534921a910c9d450aa5c454e1e92fb">DR8</a>;</div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a58ef903a0b9d68daf324e4e9e6d182de">   79</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#a58ef903a0b9d68daf324e4e9e6d182de">RESERVED8</a>;</div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#aec5de43d4d6ca7bc95a80564b83a9806">   80</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#aec5de43d4d6ca7bc95a80564b83a9806">DR9</a>;</div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#ac347fc86802cd81c425e21a5824f72a0">   81</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#ac347fc86802cd81c425e21a5824f72a0">RESERVED9</a>;</div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#aaa67cb37bf33dc1df7bda0e73444b8ef">   82</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#aaa67cb37bf33dc1df7bda0e73444b8ef">DR10</a>;</div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a7a28a37082025ae7694b266d31646196">   83</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#a7a28a37082025ae7694b266d31646196">RESERVED10</a>; </div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a8e9f38c03cabe12c1ef7c96dce876773">   84</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#a8e9f38c03cabe12c1ef7c96dce876773">RTCCR</a>;</div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a9fb0a23cbeee10487a8acba24153cf86">   85</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#a9fb0a23cbeee10487a8acba24153cf86">RESERVED11</a>;</div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a9a76e9cb8b4455db2cf2bd3d7fbec111">   86</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#a9a76e9cb8b4455db2cf2bd3d7fbec111">CR</a>;</div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#ac54760938ee5c9d497b657afa59f2720">   87</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#ac54760938ee5c9d497b657afa59f2720">RESERVED12</a>;</div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a1ad08040a52cd6f33743c9618299c087">   88</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#a1ad08040a52cd6f33743c9618299c087">CSR</a>;</div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a1e570d4f02c56a137a62af1b9318899d">   89</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  RESERVED13[5];</div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#aa3b4f91fdbd08f9fcc9e3549ff12f517">   90</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#aa3b4f91fdbd08f9fcc9e3549ff12f517">DR11</a>;</div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a06e4d4ce54c0912be3463a3643488949">   91</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#a06e4d4ce54c0912be3463a3643488949">RESERVED14</a>;</div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#aa63b4a64f5eb74cd9b199650c80378ca">   92</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#aa63b4a64f5eb74cd9b199650c80378ca">DR12</a>;</div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#abcdeb29d34d5b8dc5c1801da5f223147">   93</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#abcdeb29d34d5b8dc5c1801da5f223147">RESERVED15</a>;</div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a52082b01728068c2f957cf8b51222de7">   94</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#a52082b01728068c2f957cf8b51222de7">DR13</a>;</div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a214be496803cf6b7db93cf2b0d557cdf">   95</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#a214be496803cf6b7db93cf2b0d557cdf">RESERVED16</a>;</div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a54745f22667edf868b93050e8d0e9d8a">   96</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#a54745f22667edf868b93050e8d0e9d8a">DR14</a>;</div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a8946a5ad99ff23ef3d569c38427b02d8">   97</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#a8946a5ad99ff23ef3d569c38427b02d8">RESERVED17</a>;</div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#aa5093d6618785147b80dbc0232f72eb9">   98</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#aa5093d6618785147b80dbc0232f72eb9">DR15</a>;</div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a929b97262138b5095ecc9ad7c2efd3f5">   99</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#a929b97262138b5095ecc9ad7c2efd3f5">RESERVED18</a>;</div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a201e9b72fd194825adf762796bd1ece9">  100</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#a201e9b72fd194825adf762796bd1ece9">DR16</a>;</div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a48a716547501ece87edb63e6aabe06f2">  101</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#a48a716547501ece87edb63e6aabe06f2">RESERVED19</a>;</div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a31580c4ea5c897a8b60c1d041f66c8b9">  102</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#a31580c4ea5c897a8b60c1d041f66c8b9">DR17</a>;</div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a83e5ce6eace7d95c56377cc4fc690829">  103</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#a83e5ce6eace7d95c56377cc4fc690829">RESERVED20</a>;</div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#ad120183c3e720e059a3c1f02a23d6237">  104</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#ad120183c3e720e059a3c1f02a23d6237">DR18</a>;</div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a07582a9113d57fa8eaef690a4d13ca24">  105</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#a07582a9113d57fa8eaef690a4d13ca24">RESERVED21</a>;</div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a03dae9a74c76ae459fa685fbd4f40902">  106</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#a03dae9a74c76ae459fa685fbd4f40902">DR19</a>;</div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a3c06bcf38afb1086d1f941179a7dfc11">  107</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#a3c06bcf38afb1086d1f941179a7dfc11">RESERVED22</a>;</div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a39d359109fc04cd86346ae2470ca42fe">  108</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#a39d359109fc04cd86346ae2470ca42fe">DR20</a>;</div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a12ef0544390e9cfcf57cdd64f10961f3">  109</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#a12ef0544390e9cfcf57cdd64f10961f3">RESERVED23</a>;</div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a57ceaa7ddbf8aa16bdc551572f1aa6e4">  110</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#a57ceaa7ddbf8aa16bdc551572f1aa6e4">DR21</a>;</div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a14ba3e155bea99996250516c167b5b89">  111</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#a14ba3e155bea99996250516c167b5b89">RESERVED24</a>;</div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a7b70a45caa9051d258f410113480e945">  112</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#a7b70a45caa9051d258f410113480e945">DR22</a>;</div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#aa1a70939f037fe156e47941df16d6eb8">  113</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#aa1a70939f037fe156e47941df16d6eb8">RESERVED25</a>;</div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#ae7ef2a17dbc5d7586de47cedce448144">  114</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#ae7ef2a17dbc5d7586de47cedce448144">DR23</a>;</div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a530eaac88e82767e42c9c280919e36d0">  115</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#a530eaac88e82767e42c9c280919e36d0">RESERVED26</a>;</div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#ae471184469e6a0e823f04d8a18f6df5d">  116</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#ae471184469e6a0e823f04d8a18f6df5d">DR24</a>;</div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a459b1696f5bb6a5a4935c79873951084">  117</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#a459b1696f5bb6a5a4935c79873951084">RESERVED27</a>;</div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a622e17f157e94859ccc18a422790d929">  118</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#a622e17f157e94859ccc18a422790d929">DR25</a>;</div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#ad82dd23cf8f41d7d3cec185644d3bb30">  119</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#ad82dd23cf8f41d7d3cec185644d3bb30">RESERVED28</a>;</div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#abdc70515320da550b56089627e0a5f29">  120</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#abdc70515320da550b56089627e0a5f29">DR26</a>;</div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#ad65a8350fdca1241dc27e7a1faa5da68">  121</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#ad65a8350fdca1241dc27e7a1faa5da68">RESERVED29</a>;</div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a8ff794e778ec9d2d99886bf606b39d83">  122</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#a8ff794e778ec9d2d99886bf606b39d83">DR27</a>;</div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a2088bb973d2e98c7c505813c43120acd">  123</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#a2088bb973d2e98c7c505813c43120acd">RESERVED30</a>;</div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a3e14a1665d6f29374de74b87bd6dd72a">  124</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#a3e14a1665d6f29374de74b87bd6dd72a">DR28</a>;</div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a573d45a7b9641db8ac7b9a3e398d6750">  125</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#a573d45a7b9641db8ac7b9a3e398d6750">RESERVED31</a>;</div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#ae52c49a9328a5cfc59ff791274d8e297">  126</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#ae52c49a9328a5cfc59ff791274d8e297">DR29</a>;</div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a28b5921c31ff4fd797a799fed8a66dad">  127</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#a28b5921c31ff4fd797a799fed8a66dad">RESERVED32</a>;</div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a2665545511784fb3becab9ed746d57d3">  128</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#a2665545511784fb3becab9ed746d57d3">DR30</a>;</div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#ad6266dd8458f973e40578aad416399b4">  129</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#ad6266dd8458f973e40578aad416399b4">RESERVED33</a>; </div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a6bf95d971aebaaf9bafd72cd656ab959">  130</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#a6bf95d971aebaaf9bafd72cd656ab959">DR31</a>;</div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a19d71dda38b75e57478fcd001b6e8bf0">  131</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#a19d71dda38b75e57478fcd001b6e8bf0">RESERVED34</a>;</div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a4f9a9e7d74f26121e3d2f636f3b05662">  132</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#a4f9a9e7d74f26121e3d2f636f3b05662">DR32</a>;</div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a665eab8721072253e400c3f5e5ef86a2">  133</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#a665eab8721072253e400c3f5e5ef86a2">RESERVED35</a>;</div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#ae2381930ea25f3402536b2969273244b">  134</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#ae2381930ea25f3402536b2969273244b">DR33</a>;</div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a676f932a13dda87de205e40ea955f026">  135</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#a676f932a13dda87de205e40ea955f026">RESERVED36</a>;</div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a24b70371b8d2f0f724b3b82ea52bccad">  136</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#a24b70371b8d2f0f724b3b82ea52bccad">DR34</a>;</div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#aa983bfc92620785899560ba094235d2c">  137</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#aa983bfc92620785899560ba094235d2c">RESERVED37</a>;</div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#abb107024bab42d3a0095bed9ed3aedda">  138</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#abb107024bab42d3a0095bed9ed3aedda">DR35</a>;</div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a9542610008d5340e26fdb7072039f149">  139</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#a9542610008d5340e26fdb7072039f149">RESERVED38</a>;</div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#ab3e3fa61d2b80456b7b49f53184b8328">  140</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#ab3e3fa61d2b80456b7b49f53184b8328">DR36</a>;</div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a19cc162afa519221ce0fd7b0b3fa172d">  141</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#a19cc162afa519221ce0fd7b0b3fa172d">RESERVED39</a>;</div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a6b9c6fc8c518eb17369bd53091ed7cfc">  142</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#a6b9c6fc8c518eb17369bd53091ed7cfc">DR37</a>;</div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a45c9e07e08eb3a293a9989b808d15e5e">  143</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#a45c9e07e08eb3a293a9989b808d15e5e">RESERVED40</a>;</div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a86e8700af0c9ad23b8a3e34b7203d7c0">  144</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#a86e8700af0c9ad23b8a3e34b7203d7c0">DR38</a>;</div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a5e72c3e3d753cebf3c25ce08e694c0eb">  145</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#a5e72c3e3d753cebf3c25ce08e694c0eb">RESERVED41</a>;</div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a668cdf5ad046b9abb9b02fb3e0c17a3d">  146</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#a668cdf5ad046b9abb9b02fb3e0c17a3d">DR39</a>;</div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a1d576431fb72041c1e7eaf5aefe9d342">  147</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#a1d576431fb72041c1e7eaf5aefe9d342">RESERVED42</a>;</div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#ae87dc297066ccc65c724c33f6517879d">  148</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#ae87dc297066ccc65c724c33f6517879d">DR40</a>;</div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a80f2d3dc6747d20fadac763bae190b49">  149</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#a80f2d3dc6747d20fadac763bae190b49">RESERVED43</a>;</div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#ace950bc137c2575dac4b811001a8af2b">  150</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#ace950bc137c2575dac4b811001a8af2b">DR41</a>;</div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a0d416fc6494d601329edbec3256b7091">  151</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#a0d416fc6494d601329edbec3256b7091">RESERVED44</a>;</div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#aa429855c3f9d64124d0f8bf12deb98bc">  152</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_b_k_p___type_def.html#aa429855c3f9d64124d0f8bf12deb98bc">DR42</a>;</div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="code" href="struct_b_k_p___type_def.html#a2976fdd8aee1e60c8bc14faa0ac75b0a">  153</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_b_k_p___type_def.html#a2976fdd8aee1e60c8bc14faa0ac75b0a">RESERVED45</a>;    </div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;} <a class="code" href="struct_b_k_p___type_def.html">BKP_TypeDef</a>;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/*------------------------ Controller Area Network ---------------------------*/</span></div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="code" href="struct_c_a_n___tx_mail_box___type_def.html">  157</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;{</div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="code" href="struct_c_a_n___tx_mail_box___type_def.html#a5291882cf87c9db04113dff632ef2759">  159</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_c_a_n___tx_mail_box___type_def.html#a5291882cf87c9db04113dff632ef2759">TIR</a>;</div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="code" href="struct_c_a_n___tx_mail_box___type_def.html#aa4e9f8ceb262c3844d5d3f0964997905">  160</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_c_a_n___tx_mail_box___type_def.html#aa4e9f8ceb262c3844d5d3f0964997905">TDTR</a>;</div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="code" href="struct_c_a_n___tx_mail_box___type_def.html#ad568887a82aaba47caba0a15184b6130">  161</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_c_a_n___tx_mail_box___type_def.html#ad568887a82aaba47caba0a15184b6130">TDLR</a>;</div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="code" href="struct_c_a_n___tx_mail_box___type_def.html#a6abd69b9760b9a4b142eeb3737a1d1db">  162</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_c_a_n___tx_mail_box___type_def.html#a6abd69b9760b9a4b142eeb3737a1d1db">TDHR</a>;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;} <a class="code" href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a>;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">  165</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;{</div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#afb080a9d386d93eb2d32fe2afc652817">  167</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#afb080a9d386d93eb2d32fe2afc652817">RIR</a>;</div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#ab999cd65d623800039b42f51232c6e9e">  168</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#ab999cd65d623800039b42f51232c6e9e">RDTR</a>;</div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#a2b4e9515f1cf016bd42eb66660ae3542">  169</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#a2b4e9515f1cf016bd42eb66660ae3542">RDLR</a>;</div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#a30ab6d0a61a8db2a35898d9d5e3d4c4b">  170</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#a30ab6d0a61a8db2a35898d9d5e3d4c4b">RDHR</a>;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;} <a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a>;</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="code" href="struct_c_a_n___filter_register___type_def.html">  173</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;{</div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="code" href="struct_c_a_n___filter_register___type_def.html#acdc1be8df8ab97a91c9f01037c8dbc50">  175</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_c_a_n___filter_register___type_def.html#acdc1be8df8ab97a91c9f01037c8dbc50">FR1</a>;</div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="code" href="struct_c_a_n___filter_register___type_def.html#a79f4219ce881ab795aa18f50de57eaa8">  176</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_c_a_n___filter_register___type_def.html#a79f4219ce881ab795aa18f50de57eaa8">FR2</a>;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;} <a class="code" href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a>;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="code" href="struct_c_a_n___type_def.html">  179</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;{</div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="code" href="struct_c_a_n___type_def.html#aa8c95c5792ab799ac789743c4d43f431">  181</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_c_a_n___type_def.html#aa8c95c5792ab799ac789743c4d43f431">MCR</a>;</div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="code" href="struct_c_a_n___type_def.html#a609b517aeaec888a0e42632920d86e53">  182</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_c_a_n___type_def.html#a609b517aeaec888a0e42632920d86e53">MSR</a>;</div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="code" href="struct_c_a_n___type_def.html#a416c5b8fbb90f7d019d09fecd5f16c12">  183</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_c_a_n___type_def.html#a416c5b8fbb90f7d019d09fecd5f16c12">TSR</a>;</div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="code" href="struct_c_a_n___type_def.html#a759b1d2aab1bca68c84cb2e85df06dc0">  184</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_c_a_n___type_def.html#a759b1d2aab1bca68c84cb2e85df06dc0">RF0R</a>;</div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="code" href="struct_c_a_n___type_def.html#a5885d4efb8090619c9aa84a4aa8b1040">  185</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_c_a_n___type_def.html#a5885d4efb8090619c9aa84a4aa8b1040">RF1R</a>;</div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="code" href="struct_c_a_n___type_def.html#afc4c4b3b741deeb2512e91702939e1c0">  186</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_c_a_n___type_def.html#afc4c4b3b741deeb2512e91702939e1c0">IER</a>;</div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="code" href="struct_c_a_n___type_def.html#a3d55d1021922acadab316e776dff6f53">  187</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_c_a_n___type_def.html#a3d55d1021922acadab316e776dff6f53">ESR</a>;</div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="code" href="struct_c_a_n___type_def.html#a32ac4a15d01c65f147a180723b707415">  188</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_c_a_n___type_def.html#a32ac4a15d01c65f147a180723b707415">BTR</a>;</div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="code" href="struct_c_a_n___type_def.html#a22cde4cedf74527ae73e9d9c0d8a085e">  189</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a>  RESERVED0[88];</div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="code" href="struct_c_a_n___type_def.html#ae37503ab1a7bbd29846f94cdadf0a9ef">  190</a></span>&#160;  <a class="code" href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a> sTxMailBox[3];</div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="code" href="struct_c_a_n___type_def.html#a21b030b34e131f7ef6ea273416449fe4">  191</a></span>&#160;  <a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a> sFIFOMailBox[2];</div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="code" href="struct_c_a_n___type_def.html#a866c5f359b94b86b069061eb158e008a">  192</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a>  RESERVED1[12];</div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="code" href="struct_c_a_n___type_def.html#a0bcb079aa60ce0d0fd7b70b4f97021a0">  193</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_c_a_n___type_def.html#a0bcb079aa60ce0d0fd7b70b4f97021a0">FMR</a>;</div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="code" href="struct_c_a_n___type_def.html#aca207f53f448369a803bbce7b0417955">  194</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_c_a_n___type_def.html#aca207f53f448369a803bbce7b0417955">FM1R</a>;</div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="code" href="struct_c_a_n___type_def.html#aff6fa1b0050047734356109ee3f1704b">  195</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a>  <a class="code" href="struct_c_a_n___type_def.html#aff6fa1b0050047734356109ee3f1704b">RESERVED2</a>;</div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="code" href="struct_c_a_n___type_def.html#ab07486014ab6e526a14ed88ee88883a2">  196</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_c_a_n___type_def.html#ab07486014ab6e526a14ed88ee88883a2">FS1R</a>;</div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="code" href="struct_c_a_n___type_def.html#a074c0d7321d1aa76ccd5fe8a62afaf0c">  197</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a>  <a class="code" href="struct_c_a_n___type_def.html#a074c0d7321d1aa76ccd5fe8a62afaf0c">RESERVED3</a>;</div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="code" href="struct_c_a_n___type_def.html#aa4c60039588d40e3b22afc3352aa9d52">  198</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_c_a_n___type_def.html#aa4c60039588d40e3b22afc3352aa9d52">FFA1R</a>;</div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="code" href="struct_c_a_n___type_def.html#a251882cdf659c20676b9bbe6a3a7aba6">  199</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a>  <a class="code" href="struct_c_a_n___type_def.html#a251882cdf659c20676b9bbe6a3a7aba6">RESERVED4</a>;</div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="code" href="struct_c_a_n___type_def.html#a1202b1464a819bd5ec7d069b0493e709">  200</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_c_a_n___type_def.html#a1202b1464a819bd5ec7d069b0493e709">FA1R</a>;</div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="code" href="struct_c_a_n___type_def.html#a174da3c8f9cdbd36d58a7e9058e88a26">  201</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a>  RESERVED5[8];</div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="code" href="struct_c_a_n___type_def.html#a6f34c431b88ced05a7315dfd33b343b2">  202</a></span>&#160;  <a class="code" href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a> sFilterRegister[14];</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;} <a class="code" href="struct_c_a_n___type_def.html">CAN_TypeDef</a>;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">/*------------------------ CRC calculation unit ------------------------------*/</span></div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="code" href="struct_c_r_c___type_def.html">  206</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;{</div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="code" href="struct_c_r_c___type_def.html#a756f36c475dfe294afdaa622f7059423">  208</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_c_r_c___type_def.html#a756f36c475dfe294afdaa622f7059423">DR</a>;</div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="code" href="struct_c_r_c___type_def.html#afe16fd5751e9ef10c271a9bf3904cd2d">  209</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#aecf7c4189e2bd5ee7ac61f5639b1327a">vu8</a>  <a class="code" href="struct_c_r_c___type_def.html#afe16fd5751e9ef10c271a9bf3904cd2d">IDR</a>;</div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="code" href="struct_c_r_c___type_def.html#a0ab88e9af5209572ecb45b0a777ff42f">  210</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#aed742c436da53c1080638ce6ef7d13de">u8</a>   <a class="code" href="struct_c_r_c___type_def.html#a0ab88e9af5209572ecb45b0a777ff42f">RESERVED0</a>;</div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="code" href="struct_c_r_c___type_def.html#a850bbac5c300929f554de4a02fc213da">  211</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_c_r_c___type_def.html#a850bbac5c300929f554de4a02fc213da">RESERVED1</a>;</div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="code" href="struct_c_r_c___type_def.html#a82c31d8d0b51b47d46d02283769b0dfe">  212</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_c_r_c___type_def.html#a82c31d8d0b51b47d46d02283769b0dfe">CR</a>;</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;} <a class="code" href="struct_c_r_c___type_def.html">CRC_TypeDef</a>;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">/*------------------------ Digital to Analog Converter -----------------------*/</span></div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="code" href="struct_d_a_c___type_def.html">  217</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;{</div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="code" href="struct_d_a_c___type_def.html#a82c31d8d0b51b47d46d02283769b0dfe">  219</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_d_a_c___type_def.html#a82c31d8d0b51b47d46d02283769b0dfe">CR</a>;</div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="code" href="struct_d_a_c___type_def.html#a490b87e359babdae06f4bd7b5be9daa9">  220</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_d_a_c___type_def.html#a490b87e359babdae06f4bd7b5be9daa9">SWTRIGR</a>;</div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="code" href="struct_d_a_c___type_def.html#a988fd1f1aec97765262e0e5b69586a36">  221</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_d_a_c___type_def.html#a988fd1f1aec97765262e0e5b69586a36">DHR12R1</a>;</div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="code" href="struct_d_a_c___type_def.html#a245b8bf9539950116a6032b1bb82f962">  222</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_d_a_c___type_def.html#a245b8bf9539950116a6032b1bb82f962">DHR12L1</a>;</div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="code" href="struct_d_a_c___type_def.html#aa6117e6fadf979ba0921e2b2e6ac99b7">  223</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_d_a_c___type_def.html#aa6117e6fadf979ba0921e2b2e6ac99b7">DHR8R1</a>;</div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="code" href="struct_d_a_c___type_def.html#aded2f652686e0a2d27b2a758f003a583">  224</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_d_a_c___type_def.html#aded2f652686e0a2d27b2a758f003a583">DHR12R2</a>;</div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="code" href="struct_d_a_c___type_def.html#ac2ddf244aa09ebbbf72aca237f3a7b11">  225</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_d_a_c___type_def.html#ac2ddf244aa09ebbbf72aca237f3a7b11">DHR12L2</a>;</div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="code" href="struct_d_a_c___type_def.html#a87cdc7b9776dad6e487ab935154ea722">  226</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_d_a_c___type_def.html#a87cdc7b9776dad6e487ab935154ea722">DHR8R2</a>;</div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="code" href="struct_d_a_c___type_def.html#afaa930f240a6fc6bbed6256ee422e604">  227</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_d_a_c___type_def.html#afaa930f240a6fc6bbed6256ee422e604">DHR12RD</a>;</div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="code" href="struct_d_a_c___type_def.html#a7a1ebcb4d2f37ad220be8fa7944f5388">  228</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_d_a_c___type_def.html#a7a1ebcb4d2f37ad220be8fa7944f5388">DHR12LD</a>;</div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="code" href="struct_d_a_c___type_def.html#ae90c5343a17d052c40b1b17a38a1dc94">  229</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_d_a_c___type_def.html#ae90c5343a17d052c40b1b17a38a1dc94">DHR8RD</a>;</div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="code" href="struct_d_a_c___type_def.html#aa118f83f42dcd7cd7676a730842ce1dc">  230</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_d_a_c___type_def.html#aa118f83f42dcd7cd7676a730842ce1dc">DOR1</a>;</div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="code" href="struct_d_a_c___type_def.html#ad6fdf325e05504756ed4d95093d23803">  231</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_d_a_c___type_def.html#ad6fdf325e05504756ed4d95093d23803">DOR2</a>;</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;} <a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a>;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">/*------------------------ Debug MCU -----------------------------------------*/</span></div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="code" href="struct_d_b_g_m_c_u___type_def.html">  235</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;{</div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="code" href="struct_d_b_g_m_c_u___type_def.html#a117695c5881a1d3f90e8edfa3420d6b5">  237</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_d_b_g_m_c_u___type_def.html#a117695c5881a1d3f90e8edfa3420d6b5">IDCODE</a>;</div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="code" href="struct_d_b_g_m_c_u___type_def.html#a82c31d8d0b51b47d46d02283769b0dfe">  238</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_d_b_g_m_c_u___type_def.html#a82c31d8d0b51b47d46d02283769b0dfe">CR</a>;  </div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;}<a class="code" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a>;</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">/*------------------------ DMA Controller ------------------------------------*/</span></div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="code" href="struct_d_m_a___channel___type_def.html">  242</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;{</div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="code" href="struct_d_m_a___channel___type_def.html#a0cd333b8309c0f213251427affef9569">  244</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_d_m_a___channel___type_def.html#a0cd333b8309c0f213251427affef9569">CCR</a>;</div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="code" href="struct_d_m_a___channel___type_def.html#a030a48042e92c798954ec3cebe9eee4a">  245</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_d_m_a___channel___type_def.html#a030a48042e92c798954ec3cebe9eee4a">CNDTR</a>;</div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="code" href="struct_d_m_a___channel___type_def.html#a4e8c7f9ce3a951a817ce289efb569b0e">  246</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_d_m_a___channel___type_def.html#a4e8c7f9ce3a951a817ce289efb569b0e">CPAR</a>;</div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="code" href="struct_d_m_a___channel___type_def.html#ac58b323619d224ebc94ead8cdd43332c">  247</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_d_m_a___channel___type_def.html#ac58b323619d224ebc94ead8cdd43332c">CMAR</a>;</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;} <a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>;</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="code" href="struct_d_m_a___type_def.html">  250</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;{</div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="code" href="struct_d_m_a___type_def.html#aeca888ccf2c0faa8ac2075d2288a966b">  252</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_d_m_a___type_def.html#aeca888ccf2c0faa8ac2075d2288a966b">ISR</a>;</div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="code" href="struct_d_m_a___type_def.html#a9f677d1cec3dbb061224e57a8f638516">  253</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_d_m_a___type_def.html#a9f677d1cec3dbb061224e57a8f638516">IFCR</a>;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;} <a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">/*------------------------ External Interrupt/Event Controller ---------------*/</span></div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="code" href="struct_e_x_t_i___type_def.html">  257</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;{</div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="code" href="struct_e_x_t_i___type_def.html#a0d17f176a49aaa3985162d362c929565">  259</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_e_x_t_i___type_def.html#a0d17f176a49aaa3985162d362c929565">IMR</a>;</div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="code" href="struct_e_x_t_i___type_def.html#a2061bd071d08f054e320c007eaefa89d">  260</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_e_x_t_i___type_def.html#a2061bd071d08f054e320c007eaefa89d">EMR</a>;</div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="code" href="struct_e_x_t_i___type_def.html#a2b865749c6fe8b708f474ab0f202dbad">  261</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_e_x_t_i___type_def.html#a2b865749c6fe8b708f474ab0f202dbad">RTSR</a>;</div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="code" href="struct_e_x_t_i___type_def.html#a4196a8fd198755950bb34e992cff6df9">  262</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_e_x_t_i___type_def.html#a4196a8fd198755950bb34e992cff6df9">FTSR</a>;</div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="code" href="struct_e_x_t_i___type_def.html#adc85141dd8da80adea2734c8961c93e1">  263</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_e_x_t_i___type_def.html#adc85141dd8da80adea2734c8961c93e1">SWIER</a>;</div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="code" href="struct_e_x_t_i___type_def.html#a60a7733f449df51406fe2fde4c883381">  264</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_e_x_t_i___type_def.html#a60a7733f449df51406fe2fde4c883381">PR</a>;</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;} <a class="code" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a>;</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">/*------------------------ FLASH and Option Bytes Registers ------------------*/</span></div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="code" href="struct_f_l_a_s_h___type_def.html">  268</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;{</div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="code" href="struct_f_l_a_s_h___type_def.html#a1b93cde432536afdf198f1117ac74ec9">  270</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_f_l_a_s_h___type_def.html#a1b93cde432536afdf198f1117ac74ec9">ACR</a>;</div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="code" href="struct_f_l_a_s_h___type_def.html#a775e4608d9b7564abaca34c09939d6d2">  271</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_f_l_a_s_h___type_def.html#a775e4608d9b7564abaca34c09939d6d2">KEYR</a>;</div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="code" href="struct_f_l_a_s_h___type_def.html#add26416e96b3e57e0a398b32b82c86f8">  272</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_f_l_a_s_h___type_def.html#add26416e96b3e57e0a398b32b82c86f8">OPTKEYR</a>;</div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="code" href="struct_f_l_a_s_h___type_def.html#a82054986c72ab6f03b02d0048f0ebb71">  273</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_f_l_a_s_h___type_def.html#a82054986c72ab6f03b02d0048f0ebb71">SR</a>;</div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="code" href="struct_f_l_a_s_h___type_def.html#a82c31d8d0b51b47d46d02283769b0dfe">  274</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_f_l_a_s_h___type_def.html#a82c31d8d0b51b47d46d02283769b0dfe">CR</a>;</div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="code" href="struct_f_l_a_s_h___type_def.html#a154241ac2c85cf0341e64faa47fba39c">  275</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_f_l_a_s_h___type_def.html#a154241ac2c85cf0341e64faa47fba39c">AR</a>;</div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="code" href="struct_f_l_a_s_h___type_def.html#a43cc3f3da18eca85c61f864d95a04608">  276</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_f_l_a_s_h___type_def.html#a43cc3f3da18eca85c61f864d95a04608">RESERVED</a>;</div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="code" href="struct_f_l_a_s_h___type_def.html#ac17052f6522502e0bb779a8fbfc6d47a">  277</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_f_l_a_s_h___type_def.html#ac17052f6522502e0bb779a8fbfc6d47a">OBR</a>;</div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="code" href="struct_f_l_a_s_h___type_def.html#aac2140f467860b36921d0b0d45741fdd">  278</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_f_l_a_s_h___type_def.html#aac2140f467860b36921d0b0d45741fdd">WRPR</a>;</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;} <a class="code" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a>;</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="code" href="struct_o_b___type_def.html">  281</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;{</div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="code" href="struct_o_b___type_def.html#adc1da43fa7184d176613ec12c5777140">  283</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_o_b___type_def.html#adc1da43fa7184d176613ec12c5777140">RDP</a>;</div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="code" href="struct_o_b___type_def.html#a52992dc50773101b44207f3b3d99aff9">  284</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_o_b___type_def.html#a52992dc50773101b44207f3b3d99aff9">USER</a>;</div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="code" href="struct_o_b___type_def.html#a989ab42950779380decc42f56658cd43">  285</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_o_b___type_def.html#a989ab42950779380decc42f56658cd43">Data0</a>;</div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="code" href="struct_o_b___type_def.html#aae0256cd5b03fe197ee7446a0f72b2a8">  286</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_o_b___type_def.html#aae0256cd5b03fe197ee7446a0f72b2a8">Data1</a>;</div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="code" href="struct_o_b___type_def.html#a7f2336cf47f0abdddf0caaf3e576f349">  287</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_o_b___type_def.html#a7f2336cf47f0abdddf0caaf3e576f349">WRP0</a>;</div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="code" href="struct_o_b___type_def.html#aec63e22c9c3939fbc5c5b6f7d7710726">  288</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_o_b___type_def.html#aec63e22c9c3939fbc5c5b6f7d7710726">WRP1</a>;</div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="code" href="struct_o_b___type_def.html#adc9051386d6c776d377cb08e33ce8c3a">  289</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_o_b___type_def.html#adc9051386d6c776d377cb08e33ce8c3a">WRP2</a>;</div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="code" href="struct_o_b___type_def.html#ae4c32edeb4c93b9e57a420697183e1d0">  290</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_o_b___type_def.html#ae4c32edeb4c93b9e57a420697183e1d0">WRP3</a>;</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;} <a class="code" href="struct_o_b___type_def.html">OB_TypeDef</a>;</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">/*------------------------ Flexible Static Memory Controller -----------------*/</span></div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="code" href="struct_f_s_m_c___bank1___type_def.html">  294</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;{</div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="code" href="struct_f_s_m_c___bank1___type_def.html#a4d1b1c7ec8553d78b5893a5910ac84ff">  296</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> BTCR[8];   </div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;} <a class="code" href="struct_f_s_m_c___bank1___type_def.html">FSMC_Bank1_TypeDef</a>; </div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="code" href="struct_f_s_m_c___bank1_e___type_def.html">  299</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;{</div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="code" href="struct_f_s_m_c___bank1_e___type_def.html#a30fbf429a178fa1c2dce8d35f2147cba">  301</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> BWTR[7];</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;} <a class="code" href="struct_f_s_m_c___bank1_e___type_def.html">FSMC_Bank1E_TypeDef</a>;</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="code" href="struct_f_s_m_c___bank2___type_def.html">  304</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;{</div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="code" href="struct_f_s_m_c___bank2___type_def.html#a42af74daffde8b18d805bdb0b9099283">  306</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_f_s_m_c___bank2___type_def.html#a42af74daffde8b18d805bdb0b9099283">PCR2</a>;</div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="code" href="struct_f_s_m_c___bank2___type_def.html#a24222734ec9cbe6f6849fc2745ad0e89">  307</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_f_s_m_c___bank2___type_def.html#a24222734ec9cbe6f6849fc2745ad0e89">SR2</a>;</div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="code" href="struct_f_s_m_c___bank2___type_def.html#a367d5eb12a9323f0c6fa26f94bfcf798">  308</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_f_s_m_c___bank2___type_def.html#a367d5eb12a9323f0c6fa26f94bfcf798">PMEM2</a>;</div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="code" href="struct_f_s_m_c___bank2___type_def.html#a302756f6502c6b497fcbff55d190c178">  309</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_f_s_m_c___bank2___type_def.html#a302756f6502c6b497fcbff55d190c178">PATT2</a>;</div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="code" href="struct_f_s_m_c___bank2___type_def.html#abc00ffe9172a10966afc9df973447779">  310</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a>  <a class="code" href="struct_f_s_m_c___bank2___type_def.html#abc00ffe9172a10966afc9df973447779">RESERVED0</a>;   </div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="code" href="struct_f_s_m_c___bank2___type_def.html#a36c9141e49fb251df9ba37a5c8037ff0">  311</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_f_s_m_c___bank2___type_def.html#a36c9141e49fb251df9ba37a5c8037ff0">ECCR2</a>; </div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;} <a class="code" href="struct_f_s_m_c___bank2___type_def.html">FSMC_Bank2_TypeDef</a>;  </div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="code" href="struct_f_s_m_c___bank3___type_def.html">  314</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;{</div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="code" href="struct_f_s_m_c___bank3___type_def.html#aa1f4602a89cbdab6f31cc9b4d8efaaa8">  316</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_f_s_m_c___bank3___type_def.html#aa1f4602a89cbdab6f31cc9b4d8efaaa8">PCR3</a>;</div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="code" href="struct_f_s_m_c___bank3___type_def.html#a645eb37a4e0395ea9f981c673e6a0d87">  317</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_f_s_m_c___bank3___type_def.html#a645eb37a4e0395ea9f981c673e6a0d87">SR3</a>;</div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="code" href="struct_f_s_m_c___bank3___type_def.html#a141e218ce4f9e8dad337fe307d36e52e">  318</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_f_s_m_c___bank3___type_def.html#a141e218ce4f9e8dad337fe307d36e52e">PMEM3</a>;</div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="code" href="struct_f_s_m_c___bank3___type_def.html#ac8bac7f19155c946732868f03a1af149">  319</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_f_s_m_c___bank3___type_def.html#ac8bac7f19155c946732868f03a1af149">PATT3</a>;</div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="code" href="struct_f_s_m_c___bank3___type_def.html#abc00ffe9172a10966afc9df973447779">  320</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a>  <a class="code" href="struct_f_s_m_c___bank3___type_def.html#abc00ffe9172a10966afc9df973447779">RESERVED0</a>;   </div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="code" href="struct_f_s_m_c___bank3___type_def.html#a4fef8335a42aed931a971525aeaab4ea">  321</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_f_s_m_c___bank3___type_def.html#a4fef8335a42aed931a971525aeaab4ea">ECCR3</a>; </div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;} <a class="code" href="struct_f_s_m_c___bank3___type_def.html">FSMC_Bank3_TypeDef</a>; </div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="code" href="struct_f_s_m_c___bank4___type_def.html">  324</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;{</div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="code" href="struct_f_s_m_c___bank4___type_def.html#a3d919a36e491043efa0f9bca4f886f96">  326</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_f_s_m_c___bank4___type_def.html#a3d919a36e491043efa0f9bca4f886f96">PCR4</a>;</div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="code" href="struct_f_s_m_c___bank4___type_def.html#ab79c612ed203a426747635f3d2ccd7b3">  327</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_f_s_m_c___bank4___type_def.html#ab79c612ed203a426747635f3d2ccd7b3">SR4</a>;</div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="code" href="struct_f_s_m_c___bank4___type_def.html#a0ae79e0cf82564c85d9845867e64334b">  328</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_f_s_m_c___bank4___type_def.html#a0ae79e0cf82564c85d9845867e64334b">PMEM4</a>;</div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="code" href="struct_f_s_m_c___bank4___type_def.html#a27e099330370e4024408c590a39bb7fe">  329</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_f_s_m_c___bank4___type_def.html#a27e099330370e4024408c590a39bb7fe">PATT4</a>;</div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="code" href="struct_f_s_m_c___bank4___type_def.html#a6c5fdcda0dd4930d10ca6f46c2c85720">  330</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_f_s_m_c___bank4___type_def.html#a6c5fdcda0dd4930d10ca6f46c2c85720">PIO4</a>; </div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;} <a class="code" href="struct_f_s_m_c___bank4___type_def.html">FSMC_Bank4_TypeDef</a>; </div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">/*------------------------ General Purpose and Alternate Function IO ---------*/</span></div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="code" href="struct_g_p_i_o___type_def.html">  334</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;{</div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="code" href="struct_g_p_i_o___type_def.html#a6750f9f02e0691f2990029c548bbc207">  336</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_g_p_i_o___type_def.html#a6750f9f02e0691f2990029c548bbc207">CRL</a>;</div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="code" href="struct_g_p_i_o___type_def.html#a4b2f45508a5047826076bde7437f0a20">  337</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_g_p_i_o___type_def.html#a4b2f45508a5047826076bde7437f0a20">CRH</a>;</div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="code" href="struct_g_p_i_o___type_def.html#a5ab68d7bccaeb9f4a44abe695d8cab63">  338</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_g_p_i_o___type_def.html#a5ab68d7bccaeb9f4a44abe695d8cab63">IDR</a>;</div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="code" href="struct_g_p_i_o___type_def.html#a958c3ad97abfc5a5a77a15fcb2b0f7c3">  339</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_g_p_i_o___type_def.html#a958c3ad97abfc5a5a77a15fcb2b0f7c3">ODR</a>;</div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="code" href="struct_g_p_i_o___type_def.html#ad0c881d242e1eeed5f991a0c478c8222">  340</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_g_p_i_o___type_def.html#ad0c881d242e1eeed5f991a0c478c8222">BSRR</a>;</div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="code" href="struct_g_p_i_o___type_def.html#a0ecd9f9a37f0db625fb8ad9e8f49ada8">  341</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_g_p_i_o___type_def.html#a0ecd9f9a37f0db625fb8ad9e8f49ada8">BRR</a>;</div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="code" href="struct_g_p_i_o___type_def.html#a2bca23a47234351d617fdf4b6dff8faa">  342</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_g_p_i_o___type_def.html#a2bca23a47234351d617fdf4b6dff8faa">LCKR</a>;</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;} <a class="code" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>;</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="code" href="struct_a_f_i_o___type_def.html">  345</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;{</div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="code" href="struct_a_f_i_o___type_def.html#a75bd647b5d2cff6171c2df036387af2e">  347</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_a_f_i_o___type_def.html#a75bd647b5d2cff6171c2df036387af2e">EVCR</a>;</div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="code" href="struct_a_f_i_o___type_def.html#a4ee0c60404e5b12744efd871b885aa0a">  348</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_a_f_i_o___type_def.html#a4ee0c60404e5b12744efd871b885aa0a">MAPR</a>;</div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="code" href="struct_a_f_i_o___type_def.html#a1204bf66f126254772ecb6aa9f99e23c">  349</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> EXTICR[4];</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;} <a class="code" href="struct_a_f_i_o___type_def.html">AFIO_TypeDef</a>;</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">/*------------------------ Inter-integrated Circuit Interface ----------------*/</span></div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="code" href="struct_i2_c___type_def.html">  353</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;{</div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="code" href="struct_i2_c___type_def.html#a1375ab90f9b33772eefc68d40b20242e">  355</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_i2_c___type_def.html#a1375ab90f9b33772eefc68d40b20242e">CR1</a>;</div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="code" href="struct_i2_c___type_def.html#a011c11885b01bb3d7213905723b6c05a">  356</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_i2_c___type_def.html#a011c11885b01bb3d7213905723b6c05a">RESERVED0</a>;</div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="code" href="struct_i2_c___type_def.html#a084d69cc1d6ed49692f62ce3f1e287df">  357</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_i2_c___type_def.html#a084d69cc1d6ed49692f62ce3f1e287df">CR2</a>;</div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="code" href="struct_i2_c___type_def.html#a850bbac5c300929f554de4a02fc213da">  358</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_i2_c___type_def.html#a850bbac5c300929f554de4a02fc213da">RESERVED1</a>;</div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="code" href="struct_i2_c___type_def.html#a885a17f880ac1d982ce16614d7c5afcf">  359</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_i2_c___type_def.html#a885a17f880ac1d982ce16614d7c5afcf">OAR1</a>;</div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="code" href="struct_i2_c___type_def.html#a93c7a0e9952d9d70325d14df1c55af66">  360</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_i2_c___type_def.html#a93c7a0e9952d9d70325d14df1c55af66">RESERVED2</a>;</div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="code" href="struct_i2_c___type_def.html#a6fdcad2645d108862d24d5616239da91">  361</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_i2_c___type_def.html#a6fdcad2645d108862d24d5616239da91">OAR2</a>;</div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="code" href="struct_i2_c___type_def.html#a5349700f2884355cfde92d48f23de6eb">  362</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_i2_c___type_def.html#a5349700f2884355cfde92d48f23de6eb">RESERVED3</a>;</div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="code" href="struct_i2_c___type_def.html#a7bbaaac36a1fba01f246eb9091399fb7">  363</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_i2_c___type_def.html#a7bbaaac36a1fba01f246eb9091399fb7">DR</a>;</div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="code" href="struct_i2_c___type_def.html#af779331358af65c93ac4b4b96f8105bf">  364</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_i2_c___type_def.html#af779331358af65c93ac4b4b96f8105bf">RESERVED4</a>;</div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="code" href="struct_i2_c___type_def.html#a8e2790d35a10a0c2d72083e78f0c54ac">  365</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_i2_c___type_def.html#a8e2790d35a10a0c2d72083e78f0c54ac">SR1</a>;</div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="code" href="struct_i2_c___type_def.html#a3929c6dc89700b5f434558d04937622f">  366</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_i2_c___type_def.html#a3929c6dc89700b5f434558d04937622f">RESERVED5</a>;</div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="code" href="struct_i2_c___type_def.html#a26a984cadeb0cd35468ec1304963b24b">  367</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_i2_c___type_def.html#a26a984cadeb0cd35468ec1304963b24b">SR2</a>;</div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="code" href="struct_i2_c___type_def.html#aba2ea44f763f07e330a098811e90b3df">  368</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_i2_c___type_def.html#aba2ea44f763f07e330a098811e90b3df">RESERVED6</a>;</div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="code" href="struct_i2_c___type_def.html#ab036103858159b518894eb0ae78b3c84">  369</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_i2_c___type_def.html#ab036103858159b518894eb0ae78b3c84">CCR</a>;</div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="code" href="struct_i2_c___type_def.html#a8e76e6baf2366f7fd75b23b365d72554">  370</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_i2_c___type_def.html#a8e76e6baf2366f7fd75b23b365d72554">RESERVED7</a>;</div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="code" href="struct_i2_c___type_def.html#a25c9cebc5c2297e1dfec0900cfa5ec68">  371</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_i2_c___type_def.html#a25c9cebc5c2297e1dfec0900cfa5ec68">TRISE</a>;</div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="code" href="struct_i2_c___type_def.html#a58ef903a0b9d68daf324e4e9e6d182de">  372</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_i2_c___type_def.html#a58ef903a0b9d68daf324e4e9e6d182de">RESERVED8</a>;</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;} <a class="code" href="struct_i2_c___type_def.html">I2C_TypeDef</a>;</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">/*------------------------ Independent WATCHDOG ------------------------------*/</span></div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="code" href="struct_i_w_d_g___type_def.html">  376</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;{</div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="code" href="struct_i_w_d_g___type_def.html#a5c12d9a9b15f1d9503e31ed05f402d30">  378</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_i_w_d_g___type_def.html#a5c12d9a9b15f1d9503e31ed05f402d30">KR</a>;</div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="code" href="struct_i_w_d_g___type_def.html#a60a7733f449df51406fe2fde4c883381">  379</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_i_w_d_g___type_def.html#a60a7733f449df51406fe2fde4c883381">PR</a>;</div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="code" href="struct_i_w_d_g___type_def.html#ac53bbf2d4a2e1318ee454cfc0ac633ef">  380</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_i_w_d_g___type_def.html#ac53bbf2d4a2e1318ee454cfc0ac633ef">RLR</a>;</div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="code" href="struct_i_w_d_g___type_def.html#a82054986c72ab6f03b02d0048f0ebb71">  381</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_i_w_d_g___type_def.html#a82054986c72ab6f03b02d0048f0ebb71">SR</a>;</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;} <a class="code" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a>;</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">/*------------------------ Nested Vectored Interrupt Controller --------------*/</span></div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="code" href="struct_n_v_i_c___type_def.html">  385</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;{</div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="code" href="struct_n_v_i_c___type_def.html#a40ff815cfb0e59982ba5cefa071226f4">  387</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> ISER[2];</div>
<div class="line"><a name="l00388"></a><span class="lineno"><a class="code" href="struct_n_v_i_c___type_def.html#a082dd01c2393f35dd2ee465d0db3d782">  388</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a>  RESERVED0[30];</div>
<div class="line"><a name="l00389"></a><span class="lineno"><a class="code" href="struct_n_v_i_c___type_def.html#afbcf9a2cce9336edce2bde3280427384">  389</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> ICER[2];</div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="code" href="struct_n_v_i_c___type_def.html#a92decfe5e4cdaa8ff575b9713131c081">  390</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a>  RSERVED1[30];</div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="code" href="struct_n_v_i_c___type_def.html#ac4f31b36f33531cba72f9646afb8a9c3">  391</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> ISPR[2];</div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="code" href="struct_n_v_i_c___type_def.html#a22fac82ba0d6a2f0d76c1ce2671fc577">  392</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a>  RESERVED2[30];</div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="code" href="struct_n_v_i_c___type_def.html#a40b5941fc2af2180605131faa5377830">  393</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> ICPR[2];</div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="code" href="struct_n_v_i_c___type_def.html#a6f863f752eecd73231e0243b41a9bf96">  394</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a>  RESERVED3[30];</div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="code" href="struct_n_v_i_c___type_def.html#a7a915144da4b24d2707ed2a074278f8b">  395</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> IABR[2];</div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="code" href="struct_n_v_i_c___type_def.html#aee6628c64ab4f3323e174479560ebd95">  396</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a>  RESERVED4[62];</div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="code" href="struct_n_v_i_c___type_def.html#add56361947109782500ad31a2e29efb7">  397</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> IPR[15];</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;} <a class="code" href="struct_n_v_i_c___type_def.html">NVIC_TypeDef</a>;</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="code" href="struct_s_c_b___type_def.html">  400</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;{</div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="code" href="struct_s_c_b___type_def.html#a77ccafc42ee68b300708fc0792b8d065">  402</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#aafafa689bea126b0ac382c789206f51e">vuc32</a> <a class="code" href="struct_s_c_b___type_def.html#a77ccafc42ee68b300708fc0792b8d065">CPUID</a>;</div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="code" href="struct_s_c_b___type_def.html#ac93683cca7a1ac01edec4fc643eef362">  403</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_s_c_b___type_def.html#ac93683cca7a1ac01edec4fc643eef362">ICSR</a>;</div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="code" href="struct_s_c_b___type_def.html#aaf617d7d5da81d3ae1abfdeb3fe18576">  404</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_s_c_b___type_def.html#aaf617d7d5da81d3ae1abfdeb3fe18576">VTOR</a>;</div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="code" href="struct_s_c_b___type_def.html#a3b6147a53a2e6cae22b1db962ef46b16">  405</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_s_c_b___type_def.html#a3b6147a53a2e6cae22b1db962ef46b16">AIRCR</a>;</div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="code" href="struct_s_c_b___type_def.html#af33935dbd13ebba72df8f277c535f637">  406</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_s_c_b___type_def.html#af33935dbd13ebba72df8f277c535f637">SCR</a>;</div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="code" href="struct_s_c_b___type_def.html#a0cd333b8309c0f213251427affef9569">  407</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_s_c_b___type_def.html#a0cd333b8309c0f213251427affef9569">CCR</a>;</div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="code" href="struct_s_c_b___type_def.html#ac949d0a3d37bd311690c27f2e4ba12ea">  408</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> SHPR[3];</div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="code" href="struct_s_c_b___type_def.html#a5f2bca105d085b63d227e295a7746e9e">  409</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_s_c_b___type_def.html#a5f2bca105d085b63d227e295a7746e9e">SHCSR</a>;</div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="code" href="struct_s_c_b___type_def.html#aa02714aa83cddfd49bc5e67e84c3b403">  410</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_s_c_b___type_def.html#aa02714aa83cddfd49bc5e67e84c3b403">CFSR</a>;</div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="code" href="struct_s_c_b___type_def.html#a98c926cdc481d1b60d3c853108f40ca0">  411</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_s_c_b___type_def.html#a98c926cdc481d1b60d3c853108f40ca0">HFSR</a>;</div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="code" href="struct_s_c_b___type_def.html#ae99a326e52376275075ecd72f0191cf6">  412</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_s_c_b___type_def.html#ae99a326e52376275075ecd72f0191cf6">DFSR</a>;</div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="code" href="struct_s_c_b___type_def.html#a78c221bd332a7d215d1a64be126410dc">  413</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_s_c_b___type_def.html#a78c221bd332a7d215d1a64be126410dc">MMFAR</a>;</div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="code" href="struct_s_c_b___type_def.html#a288f588180bfd5ae2c15cf6baf3509c4">  414</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_s_c_b___type_def.html#a288f588180bfd5ae2c15cf6baf3509c4">BFAR</a>;</div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="code" href="struct_s_c_b___type_def.html#a17fafa9c7f3f734df68fec956b7f16d1">  415</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_s_c_b___type_def.html#a17fafa9c7f3f734df68fec956b7f16d1">AFSR</a>;</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;} <a class="code" href="struct_s_c_b___type_def.html">SCB_TypeDef</a>;</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">/*------------------------ Power Control -------------------------------------*/</span></div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="code" href="struct_p_w_r___type_def.html">  419</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;{</div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="code" href="struct_p_w_r___type_def.html#a82c31d8d0b51b47d46d02283769b0dfe">  421</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_p_w_r___type_def.html#a82c31d8d0b51b47d46d02283769b0dfe">CR</a>;</div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="code" href="struct_p_w_r___type_def.html#ab272680fc1b2c2443fceb531492f8134">  422</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_p_w_r___type_def.html#ab272680fc1b2c2443fceb531492f8134">CSR</a>;</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;} <a class="code" href="struct_p_w_r___type_def.html">PWR_TypeDef</a>;</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">/*------------------------ Reset and Clock Control ---------------------------*/</span></div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="code" href="struct_r_c_c___type_def.html">  426</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;{</div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="code" href="struct_r_c_c___type_def.html#a82c31d8d0b51b47d46d02283769b0dfe">  428</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_r_c_c___type_def.html#a82c31d8d0b51b47d46d02283769b0dfe">CR</a>;</div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="code" href="struct_r_c_c___type_def.html#acf5339b49ccdd74101682e7137ce7a95">  429</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_r_c_c___type_def.html#acf5339b49ccdd74101682e7137ce7a95">CFGR</a>;</div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="code" href="struct_r_c_c___type_def.html#a4a6271cca64ca5e20e4952ae0eee52d4">  430</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_r_c_c___type_def.html#a4a6271cca64ca5e20e4952ae0eee52d4">CIR</a>;</div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="code" href="struct_r_c_c___type_def.html#ac5d1018a39358ebb56265ea6b191489e">  431</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_r_c_c___type_def.html#ac5d1018a39358ebb56265ea6b191489e">APB2RSTR</a>;</div>
<div class="line"><a name="l00432"></a><span class="lineno"><a class="code" href="struct_r_c_c___type_def.html#aae5b3e4ddbb352c68df118b42174cc3b">  432</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_r_c_c___type_def.html#aae5b3e4ddbb352c68df118b42174cc3b">APB1RSTR</a>;</div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="code" href="struct_r_c_c___type_def.html#a191a1e840b50baea19bf8be9e7a3dec1">  433</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_r_c_c___type_def.html#a191a1e840b50baea19bf8be9e7a3dec1">AHBENR</a>;</div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="code" href="struct_r_c_c___type_def.html#aa91f460023d31729726e9a9df2e91d94">  434</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_r_c_c___type_def.html#aa91f460023d31729726e9a9df2e91d94">APB2ENR</a>;</div>
<div class="line"><a name="l00435"></a><span class="lineno"><a class="code" href="struct_r_c_c___type_def.html#af11e35f173b382be69dc1ce2b2614801">  435</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_r_c_c___type_def.html#af11e35f173b382be69dc1ce2b2614801">APB1ENR</a>;</div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="code" href="struct_r_c_c___type_def.html#a478cd5370079799eada544364cf03c32">  436</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_r_c_c___type_def.html#a478cd5370079799eada544364cf03c32">BDCR</a>;</div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="code" href="struct_r_c_c___type_def.html#ab272680fc1b2c2443fceb531492f8134">  437</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_r_c_c___type_def.html#ab272680fc1b2c2443fceb531492f8134">CSR</a>;</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;} <a class="code" href="struct_r_c_c___type_def.html">RCC_TypeDef</a>;</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">/*------------------------ Real-Time Clock -----------------------------------*/</span></div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="code" href="struct_r_t_c___type_def.html">  441</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;{</div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="code" href="struct_r_t_c___type_def.html#a2d2a14aef7976e122bce42ce2bda5548">  443</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_r_t_c___type_def.html#a2d2a14aef7976e122bce42ce2bda5548">CRH</a>;</div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="code" href="struct_r_t_c___type_def.html#a011c11885b01bb3d7213905723b6c05a">  444</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_r_t_c___type_def.html#a011c11885b01bb3d7213905723b6c05a">RESERVED0</a>;</div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="code" href="struct_r_t_c___type_def.html#afebb237345d6a505a296752e7b5ac37e">  445</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_r_t_c___type_def.html#afebb237345d6a505a296752e7b5ac37e">CRL</a>;</div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="code" href="struct_r_t_c___type_def.html#a850bbac5c300929f554de4a02fc213da">  446</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_r_t_c___type_def.html#a850bbac5c300929f554de4a02fc213da">RESERVED1</a>;</div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="code" href="struct_r_t_c___type_def.html#a7685ac6506e132932a7e8670a3558e2c">  447</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_r_t_c___type_def.html#a7685ac6506e132932a7e8670a3558e2c">PRLH</a>;</div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="code" href="struct_r_t_c___type_def.html#a93c7a0e9952d9d70325d14df1c55af66">  448</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_r_t_c___type_def.html#a93c7a0e9952d9d70325d14df1c55af66">RESERVED2</a>;</div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="code" href="struct_r_t_c___type_def.html#afc002b7296647dc28f996d2ad056137d">  449</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_r_t_c___type_def.html#afc002b7296647dc28f996d2ad056137d">PRLL</a>;</div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="code" href="struct_r_t_c___type_def.html#a5349700f2884355cfde92d48f23de6eb">  450</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_r_t_c___type_def.html#a5349700f2884355cfde92d48f23de6eb">RESERVED3</a>;</div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="code" href="struct_r_t_c___type_def.html#a44ecf7614a5c5a5217cff910bdac0f66">  451</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_r_t_c___type_def.html#a44ecf7614a5c5a5217cff910bdac0f66">DIVH</a>;</div>
<div class="line"><a name="l00452"></a><span class="lineno"><a class="code" href="struct_r_t_c___type_def.html#af779331358af65c93ac4b4b96f8105bf">  452</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_r_t_c___type_def.html#af779331358af65c93ac4b4b96f8105bf">RESERVED4</a>;</div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="code" href="struct_r_t_c___type_def.html#a591e0a9b20b12db01969f726a4e8ed30">  453</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_r_t_c___type_def.html#a591e0a9b20b12db01969f726a4e8ed30">DIVL</a>;</div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="code" href="struct_r_t_c___type_def.html#a3929c6dc89700b5f434558d04937622f">  454</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_r_t_c___type_def.html#a3929c6dc89700b5f434558d04937622f">RESERVED5</a>;</div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="code" href="struct_r_t_c___type_def.html#a1926a1ef816b22e610fa2449bb371d9f">  455</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_r_t_c___type_def.html#a1926a1ef816b22e610fa2449bb371d9f">CNTH</a>;</div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="code" href="struct_r_t_c___type_def.html#aba2ea44f763f07e330a098811e90b3df">  456</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_r_t_c___type_def.html#aba2ea44f763f07e330a098811e90b3df">RESERVED6</a>;</div>
<div class="line"><a name="l00457"></a><span class="lineno"><a class="code" href="struct_r_t_c___type_def.html#a175be053fc7e65ee78324c8c0239a782">  457</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_r_t_c___type_def.html#a175be053fc7e65ee78324c8c0239a782">CNTL</a>;</div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="code" href="struct_r_t_c___type_def.html#a8e76e6baf2366f7fd75b23b365d72554">  458</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_r_t_c___type_def.html#a8e76e6baf2366f7fd75b23b365d72554">RESERVED7</a>;</div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="code" href="struct_r_t_c___type_def.html#a309a8c052a9b7971b5c53c408d6898af">  459</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_r_t_c___type_def.html#a309a8c052a9b7971b5c53c408d6898af">ALRH</a>;</div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="code" href="struct_r_t_c___type_def.html#a58ef903a0b9d68daf324e4e9e6d182de">  460</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_r_t_c___type_def.html#a58ef903a0b9d68daf324e4e9e6d182de">RESERVED8</a>;</div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="code" href="struct_r_t_c___type_def.html#a05254e7f66c9b6478126a3a30ae916f8">  461</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_r_t_c___type_def.html#a05254e7f66c9b6478126a3a30ae916f8">ALRL</a>;</div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="code" href="struct_r_t_c___type_def.html#ac347fc86802cd81c425e21a5824f72a0">  462</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_r_t_c___type_def.html#ac347fc86802cd81c425e21a5824f72a0">RESERVED9</a>;</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;} <a class="code" href="struct_r_t_c___type_def.html">RTC_TypeDef</a>;</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">/*------------------------ SD host Interface ---------------------------------*/</span></div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="code" href="struct_s_d_i_o___type_def.html">  466</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;{</div>
<div class="line"><a name="l00468"></a><span class="lineno"><a class="code" href="struct_s_d_i_o___type_def.html#a27992280a3cef91b333cb588e4f09a27">  468</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_s_d_i_o___type_def.html#a27992280a3cef91b333cb588e4f09a27">POWER</a>;</div>
<div class="line"><a name="l00469"></a><span class="lineno"><a class="code" href="struct_s_d_i_o___type_def.html#a955134eeaf1bc010fb8b364dc0745d97">  469</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_s_d_i_o___type_def.html#a955134eeaf1bc010fb8b364dc0745d97">CLKCR</a>;</div>
<div class="line"><a name="l00470"></a><span class="lineno"><a class="code" href="struct_s_d_i_o___type_def.html#a792ee2883ca6b70c968126f5accced77">  470</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_s_d_i_o___type_def.html#a792ee2883ca6b70c968126f5accced77">ARG</a>;</div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="code" href="struct_s_d_i_o___type_def.html#a8620c9d235ff26189e2444920b715bb1">  471</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_s_d_i_o___type_def.html#a8620c9d235ff26189e2444920b715bb1">CMD</a>;</div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="code" href="struct_s_d_i_o___type_def.html#afe6576298e2bd232453b6c427c2a4be6">  472</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#aafafa689bea126b0ac382c789206f51e">vuc32</a> <a class="code" href="struct_s_d_i_o___type_def.html#afe6576298e2bd232453b6c427c2a4be6">RESPCMD</a>;</div>
<div class="line"><a name="l00473"></a><span class="lineno"><a class="code" href="struct_s_d_i_o___type_def.html#aabb95480297e3c3e4019728ccdc0eeb4">  473</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#aafafa689bea126b0ac382c789206f51e">vuc32</a> <a class="code" href="struct_s_d_i_o___type_def.html#aabb95480297e3c3e4019728ccdc0eeb4">RESP1</a>;</div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="code" href="struct_s_d_i_o___type_def.html#ac8cbc08fed9d2961e0704ca6dcf05812">  474</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#aafafa689bea126b0ac382c789206f51e">vuc32</a> <a class="code" href="struct_s_d_i_o___type_def.html#ac8cbc08fed9d2961e0704ca6dcf05812">RESP2</a>;</div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="code" href="struct_s_d_i_o___type_def.html#a9797a42a22200ff494417c2ac1c32734">  475</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#aafafa689bea126b0ac382c789206f51e">vuc32</a> <a class="code" href="struct_s_d_i_o___type_def.html#a9797a42a22200ff494417c2ac1c32734">RESP3</a>;</div>
<div class="line"><a name="l00476"></a><span class="lineno"><a class="code" href="struct_s_d_i_o___type_def.html#af5972f56dfd72ad11222442b4c449b33">  476</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#aafafa689bea126b0ac382c789206f51e">vuc32</a> <a class="code" href="struct_s_d_i_o___type_def.html#af5972f56dfd72ad11222442b4c449b33">RESP4</a>;</div>
<div class="line"><a name="l00477"></a><span class="lineno"><a class="code" href="struct_s_d_i_o___type_def.html#ae6bf627948cf99ee6aa7fd0dd53750e3">  477</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_s_d_i_o___type_def.html#ae6bf627948cf99ee6aa7fd0dd53750e3">DTIMER</a>;</div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="code" href="struct_s_d_i_o___type_def.html#a997fee193d60436e7acbc5c4ac302e1b">  478</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_s_d_i_o___type_def.html#a997fee193d60436e7acbc5c4ac302e1b">DLEN</a>;</div>
<div class="line"><a name="l00479"></a><span class="lineno"><a class="code" href="struct_s_d_i_o___type_def.html#ae6c52eefefbae9436c4b34c5f26cda05">  479</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_s_d_i_o___type_def.html#ae6c52eefefbae9436c4b34c5f26cda05">DCTRL</a>;</div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="code" href="struct_s_d_i_o___type_def.html#a136189f78d86ac7bd99ddecb368fa2af">  480</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#aafafa689bea126b0ac382c789206f51e">vuc32</a> <a class="code" href="struct_s_d_i_o___type_def.html#a136189f78d86ac7bd99ddecb368fa2af">DCOUNT</a>;</div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="code" href="struct_s_d_i_o___type_def.html#a7b3c17a47ea97c0271801924d8e4ff60">  481</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#aafafa689bea126b0ac382c789206f51e">vuc32</a> <a class="code" href="struct_s_d_i_o___type_def.html#a7b3c17a47ea97c0271801924d8e4ff60">STA</a>;</div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="code" href="struct_s_d_i_o___type_def.html#a66a09a76d8fbd6600edd2debadea7a9f">  482</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_s_d_i_o___type_def.html#a66a09a76d8fbd6600edd2debadea7a9f">ICR</a>;</div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="code" href="struct_s_d_i_o___type_def.html#a6f1e39a3229e806e1d5c65bdcaa49bac">  483</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_s_d_i_o___type_def.html#a6f1e39a3229e806e1d5c65bdcaa49bac">MASK</a>;</div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="code" href="struct_s_d_i_o___type_def.html#a9b50ae91cb37129bb24078ef5574df89">  484</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a>  RESERVED0[2];</div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="code" href="struct_s_d_i_o___type_def.html#a5e252440275e691ea1ef908e290ab36b">  485</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#aafafa689bea126b0ac382c789206f51e">vuc32</a> <a class="code" href="struct_s_d_i_o___type_def.html#a5e252440275e691ea1ef908e290ab36b">FIFOCNT</a>;</div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="code" href="struct_s_d_i_o___type_def.html#aae18d2d080ef1938c83950c60c4b4c23">  486</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a>  RESERVED1[13];</div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="code" href="struct_s_d_i_o___type_def.html#a36131a2758d4a23c5d39064de6f36ca4">  487</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_s_d_i_o___type_def.html#a36131a2758d4a23c5d39064de6f36ca4">FIFO</a>;</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;} <a class="code" href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a>;</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">/*------------------------ Serial Peripheral Interface -----------------------*/</span></div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="code" href="struct_s_p_i___type_def.html">  491</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;{</div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="code" href="struct_s_p_i___type_def.html#a1375ab90f9b33772eefc68d40b20242e">  493</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_s_p_i___type_def.html#a1375ab90f9b33772eefc68d40b20242e">CR1</a>;</div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="code" href="struct_s_p_i___type_def.html#a011c11885b01bb3d7213905723b6c05a">  494</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_s_p_i___type_def.html#a011c11885b01bb3d7213905723b6c05a">RESERVED0</a>;</div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="code" href="struct_s_p_i___type_def.html#a084d69cc1d6ed49692f62ce3f1e287df">  495</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_s_p_i___type_def.html#a084d69cc1d6ed49692f62ce3f1e287df">CR2</a>;</div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="code" href="struct_s_p_i___type_def.html#a850bbac5c300929f554de4a02fc213da">  496</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_s_p_i___type_def.html#a850bbac5c300929f554de4a02fc213da">RESERVED1</a>;</div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="code" href="struct_s_p_i___type_def.html#a67106f02bf32f31385604134572efcc9">  497</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_s_p_i___type_def.html#a67106f02bf32f31385604134572efcc9">SR</a>;</div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="code" href="struct_s_p_i___type_def.html#a93c7a0e9952d9d70325d14df1c55af66">  498</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_s_p_i___type_def.html#a93c7a0e9952d9d70325d14df1c55af66">RESERVED2</a>;</div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="code" href="struct_s_p_i___type_def.html#a7bbaaac36a1fba01f246eb9091399fb7">  499</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_s_p_i___type_def.html#a7bbaaac36a1fba01f246eb9091399fb7">DR</a>;</div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="code" href="struct_s_p_i___type_def.html#a5349700f2884355cfde92d48f23de6eb">  500</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_s_p_i___type_def.html#a5349700f2884355cfde92d48f23de6eb">RESERVED3</a>;</div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="code" href="struct_s_p_i___type_def.html#af53f581cb2c6aabbcb6e9eaff5640472">  501</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_s_p_i___type_def.html#af53f581cb2c6aabbcb6e9eaff5640472">CRCPR</a>;</div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="code" href="struct_s_p_i___type_def.html#af779331358af65c93ac4b4b96f8105bf">  502</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_s_p_i___type_def.html#af779331358af65c93ac4b4b96f8105bf">RESERVED4</a>;</div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="code" href="struct_s_p_i___type_def.html#af2215caa0dd2503820ead1a8ab7f745f">  503</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_s_p_i___type_def.html#af2215caa0dd2503820ead1a8ab7f745f">RXCRCR</a>;</div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="code" href="struct_s_p_i___type_def.html#a3929c6dc89700b5f434558d04937622f">  504</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_s_p_i___type_def.html#a3929c6dc89700b5f434558d04937622f">RESERVED5</a>;</div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="code" href="struct_s_p_i___type_def.html#a47e19fefbde28eb451f6142deb3c7e29">  505</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_s_p_i___type_def.html#a47e19fefbde28eb451f6142deb3c7e29">TXCRCR</a>;</div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="code" href="struct_s_p_i___type_def.html#aba2ea44f763f07e330a098811e90b3df">  506</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_s_p_i___type_def.html#aba2ea44f763f07e330a098811e90b3df">RESERVED6</a>;</div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="code" href="struct_s_p_i___type_def.html#adecd610cde1b37979b90213b46353cf6">  507</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_s_p_i___type_def.html#adecd610cde1b37979b90213b46353cf6">I2SCFGR</a>;</div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="code" href="struct_s_p_i___type_def.html#a8e76e6baf2366f7fd75b23b365d72554">  508</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_s_p_i___type_def.html#a8e76e6baf2366f7fd75b23b365d72554">RESERVED7</a>;</div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="code" href="struct_s_p_i___type_def.html#a2d75460d0fd7cbb1e083492de11065b9">  509</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_s_p_i___type_def.html#a2d75460d0fd7cbb1e083492de11065b9">I2SPR</a>;</div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="code" href="struct_s_p_i___type_def.html#a58ef903a0b9d68daf324e4e9e6d182de">  510</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_s_p_i___type_def.html#a58ef903a0b9d68daf324e4e9e6d182de">RESERVED8</a>;  </div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;} <a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a>;</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">/*------------------------ SystemTick ----------------------------------------*/</span></div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="code" href="struct_sys_tick___type_def.html">  514</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;{</div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="code" href="struct_sys_tick___type_def.html#a03582de5b3528ec532c596f5077e3157">  516</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_sys_tick___type_def.html#a03582de5b3528ec532c596f5077e3157">CTRL</a>;</div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="code" href="struct_sys_tick___type_def.html#a4d554f1ebbba45bda67688e3e312f5d1">  517</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_sys_tick___type_def.html#a4d554f1ebbba45bda67688e3e312f5d1">LOAD</a>;</div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="code" href="struct_sys_tick___type_def.html#aeaffd56551a4e882387f01846b3f2003">  518</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_sys_tick___type_def.html#aeaffd56551a4e882387f01846b3f2003">VAL</a>;</div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="code" href="struct_sys_tick___type_def.html#a563fa6f042f844d592c92f888b0b0233">  519</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#aafafa689bea126b0ac382c789206f51e">vuc32</a> <a class="code" href="struct_sys_tick___type_def.html#a563fa6f042f844d592c92f888b0b0233">CALIB</a>;</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;} <a class="code" href="struct_sys_tick___type_def.html">SysTick_TypeDef</a>;</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">/*------------------------ TIM -----------------------------------------------*/</span></div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html">  523</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;{</div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#a1375ab90f9b33772eefc68d40b20242e">  525</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_t_i_m___type_def.html#a1375ab90f9b33772eefc68d40b20242e">CR1</a>;</div>
<div class="line"><a name="l00526"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#a011c11885b01bb3d7213905723b6c05a">  526</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_t_i_m___type_def.html#a011c11885b01bb3d7213905723b6c05a">RESERVED0</a>;</div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#a084d69cc1d6ed49692f62ce3f1e287df">  527</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_t_i_m___type_def.html#a084d69cc1d6ed49692f62ce3f1e287df">CR2</a>;</div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#a850bbac5c300929f554de4a02fc213da">  528</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_t_i_m___type_def.html#a850bbac5c300929f554de4a02fc213da">RESERVED1</a>;</div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#abd3ae6c481538eb59d33bf0f449a7446">  529</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_t_i_m___type_def.html#abd3ae6c481538eb59d33bf0f449a7446">SMCR</a>;</div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#a93c7a0e9952d9d70325d14df1c55af66">  530</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_t_i_m___type_def.html#a93c7a0e9952d9d70325d14df1c55af66">RESERVED2</a>;</div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#a6f7d15a7e1d1ecad3490eeb2fdef8109">  531</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_t_i_m___type_def.html#a6f7d15a7e1d1ecad3490eeb2fdef8109">DIER</a>;</div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#a5349700f2884355cfde92d48f23de6eb">  532</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_t_i_m___type_def.html#a5349700f2884355cfde92d48f23de6eb">RESERVED3</a>;</div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#a67106f02bf32f31385604134572efcc9">  533</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_t_i_m___type_def.html#a67106f02bf32f31385604134572efcc9">SR</a>;</div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#af779331358af65c93ac4b4b96f8105bf">  534</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_t_i_m___type_def.html#af779331358af65c93ac4b4b96f8105bf">RESERVED4</a>;</div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#a9521b489707ddfd54a1844d255dd7b59">  535</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_t_i_m___type_def.html#a9521b489707ddfd54a1844d255dd7b59">EGR</a>;</div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#a3929c6dc89700b5f434558d04937622f">  536</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_t_i_m___type_def.html#a3929c6dc89700b5f434558d04937622f">RESERVED5</a>;</div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#aca4a5e4cff4bcedb44b57062898ff2ad">  537</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_t_i_m___type_def.html#aca4a5e4cff4bcedb44b57062898ff2ad">CCMR1</a>;</div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#aba2ea44f763f07e330a098811e90b3df">  538</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_t_i_m___type_def.html#aba2ea44f763f07e330a098811e90b3df">RESERVED6</a>;</div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#a2a63a15a2f73acf5f77f5fd413d5189e">  539</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_t_i_m___type_def.html#a2a63a15a2f73acf5f77f5fd413d5189e">CCMR2</a>;</div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#a8e76e6baf2366f7fd75b23b365d72554">  540</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_t_i_m___type_def.html#a8e76e6baf2366f7fd75b23b365d72554">RESERVED7</a>;</div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#a0125264915c3ed806019fe3087570e6e">  541</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_t_i_m___type_def.html#a0125264915c3ed806019fe3087570e6e">CCER</a>;</div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#a58ef903a0b9d68daf324e4e9e6d182de">  542</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_t_i_m___type_def.html#a58ef903a0b9d68daf324e4e9e6d182de">RESERVED8</a>;</div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#a29630ca08de477831c4c36783a22b5b5">  543</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_t_i_m___type_def.html#a29630ca08de477831c4c36783a22b5b5">CNT</a>;</div>
<div class="line"><a name="l00544"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#ac347fc86802cd81c425e21a5824f72a0">  544</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_t_i_m___type_def.html#ac347fc86802cd81c425e21a5824f72a0">RESERVED9</a>;</div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#a5870248631708a888b36328d7e34d632">  545</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_t_i_m___type_def.html#a5870248631708a888b36328d7e34d632">PSC</a>;</div>
<div class="line"><a name="l00546"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#a7a28a37082025ae7694b266d31646196">  546</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_t_i_m___type_def.html#a7a28a37082025ae7694b266d31646196">RESERVED10</a>;</div>
<div class="line"><a name="l00547"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#a7d7fd1a73486834e924dd54ad22614ef">  547</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_t_i_m___type_def.html#a7d7fd1a73486834e924dd54ad22614ef">ARR</a>;</div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#a9fb0a23cbeee10487a8acba24153cf86">  548</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_t_i_m___type_def.html#a9fb0a23cbeee10487a8acba24153cf86">RESERVED11</a>;</div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#a78d29252328041d55f8a52f91291d10f">  549</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_t_i_m___type_def.html#a78d29252328041d55f8a52f91291d10f">RCR</a>;</div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#ac54760938ee5c9d497b657afa59f2720">  550</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_t_i_m___type_def.html#ac54760938ee5c9d497b657afa59f2720">RESERVED12</a>;</div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#a61a4a0218ff94e74df4fe5b1725fba2d">  551</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_t_i_m___type_def.html#a61a4a0218ff94e74df4fe5b1725fba2d">CCR1</a>;</div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#a07a80c9792585da8e676ea08b7aad851">  552</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_t_i_m___type_def.html#a07a80c9792585da8e676ea08b7aad851">RESERVED13</a>;</div>
<div class="line"><a name="l00553"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#a681d35753d606afec0cfe6da8730e3b2">  553</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_t_i_m___type_def.html#a681d35753d606afec0cfe6da8730e3b2">CCR2</a>;</div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#a06e4d4ce54c0912be3463a3643488949">  554</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_t_i_m___type_def.html#a06e4d4ce54c0912be3463a3643488949">RESERVED14</a>;</div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#af48609e38a9e3baf65853f56a28beb42">  555</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_t_i_m___type_def.html#af48609e38a9e3baf65853f56a28beb42">CCR3</a>;</div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#abcdeb29d34d5b8dc5c1801da5f223147">  556</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_t_i_m___type_def.html#abcdeb29d34d5b8dc5c1801da5f223147">RESERVED15</a>;</div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#ad8917e67ac35194f5ff9872757ab9641">  557</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_t_i_m___type_def.html#ad8917e67ac35194f5ff9872757ab9641">CCR4</a>;</div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#a214be496803cf6b7db93cf2b0d557cdf">  558</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_t_i_m___type_def.html#a214be496803cf6b7db93cf2b0d557cdf">RESERVED16</a>;</div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#ab8ba8533fa89718da8d3a2bc98b6637e">  559</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_t_i_m___type_def.html#ab8ba8533fa89718da8d3a2bc98b6637e">BDTR</a>;</div>
<div class="line"><a name="l00560"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#a8946a5ad99ff23ef3d569c38427b02d8">  560</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_t_i_m___type_def.html#a8946a5ad99ff23ef3d569c38427b02d8">RESERVED17</a>;</div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#aa57e88c98fa886c893b4b3ca706ec7fd">  561</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_t_i_m___type_def.html#aa57e88c98fa886c893b4b3ca706ec7fd">DCR</a>;</div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#a929b97262138b5095ecc9ad7c2efd3f5">  562</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_t_i_m___type_def.html#a929b97262138b5095ecc9ad7c2efd3f5">RESERVED18</a>;</div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#af82d7480de2dacca72ed47edbac3ff7b">  563</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_t_i_m___type_def.html#af82d7480de2dacca72ed47edbac3ff7b">DMAR</a>;</div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="code" href="struct_t_i_m___type_def.html#a48a716547501ece87edb63e6aabe06f2">  564</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_t_i_m___type_def.html#a48a716547501ece87edb63e6aabe06f2">RESERVED19</a>;</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;} <a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>;</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">/*----------------- Universal Synchronous Asynchronous Receiver Transmitter --*/</span></div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="code" href="struct_u_s_a_r_t___type_def.html">  568</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;{</div>
<div class="line"><a name="l00570"></a><span class="lineno"><a class="code" href="struct_u_s_a_r_t___type_def.html#a67106f02bf32f31385604134572efcc9">  570</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_u_s_a_r_t___type_def.html#a67106f02bf32f31385604134572efcc9">SR</a>;</div>
<div class="line"><a name="l00571"></a><span class="lineno"><a class="code" href="struct_u_s_a_r_t___type_def.html#a011c11885b01bb3d7213905723b6c05a">  571</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_u_s_a_r_t___type_def.html#a011c11885b01bb3d7213905723b6c05a">RESERVED0</a>;</div>
<div class="line"><a name="l00572"></a><span class="lineno"><a class="code" href="struct_u_s_a_r_t___type_def.html#a7bbaaac36a1fba01f246eb9091399fb7">  572</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_u_s_a_r_t___type_def.html#a7bbaaac36a1fba01f246eb9091399fb7">DR</a>;</div>
<div class="line"><a name="l00573"></a><span class="lineno"><a class="code" href="struct_u_s_a_r_t___type_def.html#a850bbac5c300929f554de4a02fc213da">  573</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_u_s_a_r_t___type_def.html#a850bbac5c300929f554de4a02fc213da">RESERVED1</a>;</div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="code" href="struct_u_s_a_r_t___type_def.html#ae623d2bc6052ec4319b334a811b89aa9">  574</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_u_s_a_r_t___type_def.html#ae623d2bc6052ec4319b334a811b89aa9">BRR</a>;</div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="code" href="struct_u_s_a_r_t___type_def.html#a93c7a0e9952d9d70325d14df1c55af66">  575</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_u_s_a_r_t___type_def.html#a93c7a0e9952d9d70325d14df1c55af66">RESERVED2</a>;</div>
<div class="line"><a name="l00576"></a><span class="lineno"><a class="code" href="struct_u_s_a_r_t___type_def.html#a1375ab90f9b33772eefc68d40b20242e">  576</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_u_s_a_r_t___type_def.html#a1375ab90f9b33772eefc68d40b20242e">CR1</a>;</div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="code" href="struct_u_s_a_r_t___type_def.html#a5349700f2884355cfde92d48f23de6eb">  577</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_u_s_a_r_t___type_def.html#a5349700f2884355cfde92d48f23de6eb">RESERVED3</a>;</div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="code" href="struct_u_s_a_r_t___type_def.html#a084d69cc1d6ed49692f62ce3f1e287df">  578</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_u_s_a_r_t___type_def.html#a084d69cc1d6ed49692f62ce3f1e287df">CR2</a>;</div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="code" href="struct_u_s_a_r_t___type_def.html#af779331358af65c93ac4b4b96f8105bf">  579</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_u_s_a_r_t___type_def.html#af779331358af65c93ac4b4b96f8105bf">RESERVED4</a>;</div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="code" href="struct_u_s_a_r_t___type_def.html#ae13d4fa6b92fe888c23d89ce2ecbfd12">  580</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_u_s_a_r_t___type_def.html#ae13d4fa6b92fe888c23d89ce2ecbfd12">CR3</a>;</div>
<div class="line"><a name="l00581"></a><span class="lineno"><a class="code" href="struct_u_s_a_r_t___type_def.html#a3929c6dc89700b5f434558d04937622f">  581</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_u_s_a_r_t___type_def.html#a3929c6dc89700b5f434558d04937622f">RESERVED5</a>;</div>
<div class="line"><a name="l00582"></a><span class="lineno"><a class="code" href="struct_u_s_a_r_t___type_def.html#a6706b422d5a514253f296d00899f6748">  582</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> <a class="code" href="struct_u_s_a_r_t___type_def.html#a6706b422d5a514253f296d00899f6748">GTPR</a>;</div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="code" href="struct_u_s_a_r_t___type_def.html#aba2ea44f763f07e330a098811e90b3df">  583</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a9e6c91d77e24643b888dbd1a1a590054">u16</a>  <a class="code" href="struct_u_s_a_r_t___type_def.html#aba2ea44f763f07e330a098811e90b3df">RESERVED6</a>;</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;} <a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a>;</div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">/*------------------------ Window WATCHDOG -----------------------------------*/</span></div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="code" href="struct_w_w_d_g___type_def.html">  587</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;{</div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="code" href="struct_w_w_d_g___type_def.html#a82c31d8d0b51b47d46d02283769b0dfe">  589</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_w_w_d_g___type_def.html#a82c31d8d0b51b47d46d02283769b0dfe">CR</a>;</div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="code" href="struct_w_w_d_g___type_def.html#ae7e6b3fdc4b56bc17ee9fde9b07dbeab">  590</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_w_w_d_g___type_def.html#ae7e6b3fdc4b56bc17ee9fde9b07dbeab">CFR</a>;</div>
<div class="line"><a name="l00591"></a><span class="lineno"><a class="code" href="struct_w_w_d_g___type_def.html#a82054986c72ab6f03b02d0048f0ebb71">  591</a></span>&#160;  <a class="code" href="stm32f10x__type_8h.html#a6e2761f0a1011f84ed96b946f2c8a563">vu32</a> <a class="code" href="struct_w_w_d_g___type_def.html#a82054986c72ab6f03b02d0048f0ebb71">SR</a>;</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;} <a class="code" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a>;</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">/*                         Peripheral memory map                              */</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment">/* Peripheral and SRAM base address in the alias region */</span></div>
<div class="line"><a name="l00598"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aed7efc100877000845c236ccdc9e144a">  598</a></span>&#160;<span class="preprocessor">#define PERIPH_BB_BASE        ((u32)0x42000000)</span></div>
<div class="line"><a name="l00599"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad3548b6e2f017f39d399358f3ac98454">  599</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SRAM_BB_BASE          ((u32)0x22000000)</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">/* Peripheral and SRAM base address in the bit-band region */</span></div>
<div class="line"><a name="l00602"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a05e8f3d2e5868754a7cd88614955aecc">  602</a></span>&#160;<span class="preprocessor">#define SRAM_BASE             ((u32)0x20000000)</span></div>
<div class="line"><a name="l00603"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9171f49478fa86d932f89e78e73b88b0">  603</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PERIPH_BASE           ((u32)0x40000000)</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">/* FSMC registers base address */</span></div>
<div class="line"><a name="l00606"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#addf0e199dccba83272b20c9fb4d3aaed">  606</a></span>&#160;<span class="preprocessor">#define FSMC_R_BASE           ((u32)0xA0000000)</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">/* Peripheral memory map */</span></div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a45666d911f39addd4c8c0a0ac3388cfb">  609</a></span>&#160;<span class="preprocessor">#define APB1PERIPH_BASE       PERIPH_BASE</span></div>
<div class="line"><a name="l00610"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a25b99d6065f1c8f751e78f43ade652cb">  610</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define APB2PERIPH_BASE       (PERIPH_BASE + 0x10000)</span></div>
<div class="line"><a name="l00611"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">  611</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AHBPERIPH_BASE        (PERIPH_BASE + 0x20000)</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a00d0fe6ad532ab32f0f81cafca8d3aa5">  613</a></span>&#160;<span class="preprocessor">#define TIM2_BASE             (APB1PERIPH_BASE + 0x0000)</span></div>
<div class="line"><a name="l00614"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af0c34a518f87e1e505cd2332e989564a">  614</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIM3_BASE             (APB1PERIPH_BASE + 0x0400)</span></div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a56e2d44b0002f316527b8913866a370d">  615</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIM4_BASE             (APB1PERIPH_BASE + 0x0800)</span></div>
<div class="line"><a name="l00616"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3e1671477190d065ba7c944558336d7e">  616</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIM5_BASE             (APB1PERIPH_BASE + 0x0C00)</span></div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8268ec947929f192559f28c6bf7d1eac">  617</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIM6_BASE             (APB1PERIPH_BASE + 0x1000)</span></div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0ebf54364c6a2be6eb19ded6b18b6387">  618</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIM7_BASE             (APB1PERIPH_BASE + 0x1400)</span></div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4265e665d56225412e57a61d87417022">  619</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RTC_BASE              (APB1PERIPH_BASE + 0x2800)</span></div>
<div class="line"><a name="l00620"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9a5bf4728ab93dea5b569f5b972cbe62">  620</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WWDG_BASE             (APB1PERIPH_BASE + 0x2C00)</span></div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8543ee4997296af5536b007cd4748f55">  621</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IWDG_BASE             (APB1PERIPH_BASE + 0x3000)</span></div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac3e357b4c25106ed375fb1affab6bb86">  622</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI2_BASE             (APB1PERIPH_BASE + 0x3800)</span></div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae634fe8faa6922690e90fbec2fc86162">  623</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI3_BASE             (APB1PERIPH_BASE + 0x3C00)</span></div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ade83162a04bca0b15b39018a8e8ec090">  624</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USART2_BASE           (APB1PERIPH_BASE + 0x4400)</span></div>
<div class="line"><a name="l00625"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abe0d6539ac0026d598274ee7f45b0251">  625</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USART3_BASE           (APB1PERIPH_BASE + 0x4800)</span></div>
<div class="line"><a name="l00626"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a94d92270bf587ccdc3a37a5bb5d20467">  626</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART4_BASE            (APB1PERIPH_BASE + 0x4C00)</span></div>
<div class="line"><a name="l00627"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa155689c0e206e6994951dc3cf31052a">  627</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UART5_BASE            (APB1PERIPH_BASE + 0x5000)</span></div>
<div class="line"><a name="l00628"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acd72dbffb1738ca87c838545c4eb85a3">  628</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C1_BASE             (APB1PERIPH_BASE + 0x5400)</span></div>
<div class="line"><a name="l00629"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a04bda70f25c795fb79f163b633ad4a5d">  629</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define I2C2_BASE             (APB1PERIPH_BASE + 0x5800)</span></div>
<div class="line"><a name="l00630"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acbe030cda8eb3031d55a759612a9042d">  630</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAN_BASE              (APB1PERIPH_BASE + 0x6400)</span></div>
<div class="line"><a name="l00631"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa15d5a9f40794105397ba5ea567c4ae1">  631</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BKP_BASE              (APB1PERIPH_BASE + 0x6C00)</span></div>
<div class="line"><a name="l00632"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac691ec23dace8b7a649a25acb110217a">  632</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PWR_BASE              (APB1PERIPH_BASE + 0x7000)</span></div>
<div class="line"><a name="l00633"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad18d0b914c7f68cecbee1a2d23a67d38">  633</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DAC_BASE              (APB1PERIPH_BASE + 0x7400)</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00635"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5f7e3eacfcf4c313c25012795148a680">  635</a></span>&#160;<span class="preprocessor">#define AFIO_BASE             (APB2PERIPH_BASE + 0x0000)</span></div>
<div class="line"><a name="l00636"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a87371508b3bcdcd98cd1ec629be29061">  636</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EXTI_BASE             (APB2PERIPH_BASE + 0x0400)</span></div>
<div class="line"><a name="l00637"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad7723846cc5db8e43a44d78cf21f6efa">  637</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIOA_BASE            (APB2PERIPH_BASE + 0x0800)</span></div>
<div class="line"><a name="l00638"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac944a89eb789000ece920c0f89cb6a68">  638</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIOB_BASE            (APB2PERIPH_BASE + 0x0C00)</span></div>
<div class="line"><a name="l00639"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a26f267dc35338eef219544c51f1e6b3f">  639</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIOC_BASE            (APB2PERIPH_BASE + 0x1000)</span></div>
<div class="line"><a name="l00640"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1a93ab27129f04064089616910c296ec">  640</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIOD_BASE            (APB2PERIPH_BASE + 0x1400)</span></div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab487b1983d936c4fee3e9e88b95aad9d">  641</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIOE_BASE            (APB2PERIPH_BASE + 0x1800)</span></div>
<div class="line"><a name="l00642"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7f9a3f4223a1a784af464a114978d26e">  642</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIOF_BASE            (APB2PERIPH_BASE + 0x1C00)</span></div>
<div class="line"><a name="l00643"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5d8ca4020f2e8c00bde974e8e7c13cfe">  643</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIOG_BASE            (APB2PERIPH_BASE + 0x2000)</span></div>
<div class="line"><a name="l00644"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a695c9a2f892363a1c942405c8d351b91">  644</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC1_BASE             (APB2PERIPH_BASE + 0x2400)</span></div>
<div class="line"><a name="l00645"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6544abc57f9759f610eee09a02442ae6">  645</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC2_BASE             (APB2PERIPH_BASE + 0x2800)</span></div>
<div class="line"><a name="l00646"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af8aa324ca5011b8173ab16585ed7324a">  646</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIM1_BASE             (APB2PERIPH_BASE + 0x2C00)</span></div>
<div class="line"><a name="l00647"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">  647</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI1_BASE             (APB2PERIPH_BASE + 0x3000)</span></div>
<div class="line"><a name="l00648"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5b72f698b7a048a6f9fcfe2efe5bc1db">  648</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIM8_BASE             (APB2PERIPH_BASE + 0x3400)</span></div>
<div class="line"><a name="l00649"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a86162ab3f740db9026c1320d46938b4d">  649</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USART1_BASE           (APB2PERIPH_BASE + 0x3800)</span></div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aca766f86c8e0b00a8e2b0224dcbb4c82">  650</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ADC3_BASE             (APB2PERIPH_BASE + 0x3C00)</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00652"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a95dd0abbc6767893b4b02935fa846f52">  652</a></span>&#160;<span class="preprocessor">#define SDIO_BASE             (PERIPH_BASE + 0x18000)</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00654"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab2d8a917a0e4ea99a22ac6ebf279bc72">  654</a></span>&#160;<span class="preprocessor">#define DMA1_BASE             (AHBPERIPH_BASE + 0x0000)</span></div>
<div class="line"><a name="l00655"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a888dbc1608243badeb3554ffedc7364c">  655</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel1_BASE    (AHBPERIPH_BASE + 0x0008)</span></div>
<div class="line"><a name="l00656"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a38a70090eef3687e83fa6ac0c6d22267">  656</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel2_BASE    (AHBPERIPH_BASE + 0x001C)</span></div>
<div class="line"><a name="l00657"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a70b3d9f36ca9ce95b4e421c11154fe5d">  657</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel3_BASE    (AHBPERIPH_BASE + 0x0030)</span></div>
<div class="line"><a name="l00658"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1adc93cd0baf0897202c71110e045692">  658</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel4_BASE    (AHBPERIPH_BASE + 0x0044)</span></div>
<div class="line"><a name="l00659"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac041a71cd6c1973964f847a68aa14478">  659</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel5_BASE    (AHBPERIPH_BASE + 0x0058)</span></div>
<div class="line"><a name="l00660"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a896c2c7585dd8bc3969cf8561f689d2d">  660</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel6_BASE    (AHBPERIPH_BASE + 0x006C)</span></div>
<div class="line"><a name="l00661"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aeee0d1f77d0db1db533016a09351166c">  661</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel7_BASE    (AHBPERIPH_BASE + 0x0080)</span></div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab72a9ae145053ee13d1d491fb5c1df64">  662</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2_BASE             (AHBPERIPH_BASE + 0x0400)</span></div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad3bd6c4201d12f5d474518c1b02f8e3b">  663</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2_Channel1_BASE    (AHBPERIPH_BASE + 0x0408)</span></div>
<div class="line"><a name="l00664"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a22f39f23c879c699b88e04a629f69d1c">  664</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2_Channel2_BASE    (AHBPERIPH_BASE + 0x041C)</span></div>
<div class="line"><a name="l00665"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6f2369b8bc155fb55a28891987605c2c">  665</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2_Channel3_BASE    (AHBPERIPH_BASE + 0x0430)</span></div>
<div class="line"><a name="l00666"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a01b063266473f290a55047654fbbfbee">  666</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2_Channel4_BASE    (AHBPERIPH_BASE + 0x0444)</span></div>
<div class="line"><a name="l00667"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1eea983a5d68bf36f4d19fbb07955ca1">  667</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA2_Channel5_BASE    (AHBPERIPH_BASE + 0x0458)</span></div>
<div class="line"><a name="l00668"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0e681b03f364532055d88f63fec0d99d">  668</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_BASE              (AHBPERIPH_BASE + 0x1000)</span></div>
<div class="line"><a name="l00669"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a656a447589e785594cbf2f45c835ad7e">  669</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CRC_BASE              (AHBPERIPH_BASE + 0x3000)</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment">/* Flash registers base address */</span></div>
<div class="line"><a name="l00672"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8e21f4845015730c5731763169ec0e9b">  672</a></span>&#160;<span class="preprocessor">#define FLASH_R_BASE          (AHBPERIPH_BASE + 0x2000)</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor"></span><span class="comment">/* Flash Option Bytes base address */</span></div>
<div class="line"><a name="l00674"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab5b5fb155f9ee15dfb6d757da1adc926">  674</a></span>&#160;<span class="preprocessor">#define OB_BASE               ((u32)0x1FFFF800)</span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">/* FSMC Bankx registers base address */</span></div>
<div class="line"><a name="l00677"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad196fe6f5e4041b201d14f43508c06d2">  677</a></span>&#160;<span class="preprocessor">#define FSMC_Bank1_R_BASE     (FSMC_R_BASE + 0x0000)</span></div>
<div class="line"><a name="l00678"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aea182589c84aee30b7f735474d8774e2">  678</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FSMC_Bank1E_R_BASE    (FSMC_R_BASE + 0x0104)</span></div>
<div class="line"><a name="l00679"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3cb46d62f4f6458e186a5a4c753e4918">  679</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FSMC_Bank2_R_BASE     (FSMC_R_BASE + 0x0060)</span></div>
<div class="line"><a name="l00680"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acf056152c9e5aefcc67db78d1302c0d7">  680</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FSMC_Bank3_R_BASE     (FSMC_R_BASE + 0x0080)</span></div>
<div class="line"><a name="l00681"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af9e5417133160b0bdd0498d982acec19">  681</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FSMC_Bank4_R_BASE     (FSMC_R_BASE + 0x00A0)</span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">/* Debug MCU registers base address */</span></div>
<div class="line"><a name="l00684"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4adaf4fd82ccc3a538f1f27a70cdbbef">  684</a></span>&#160;<span class="preprocessor">#define DBGMCU_BASE          ((u32)0xE0042000)</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">/* System Control Space memory map */</span></div>
<div class="line"><a name="l00687"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3c14ed93192c8d9143322bbf77ebf770">  687</a></span>&#160;<span class="preprocessor">#define SCS_BASE              ((u32)0xE000E000)</span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00689"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a58effaac0b93006b756d33209e814646">  689</a></span>&#160;<span class="preprocessor">#define SysTick_BASE          (SCS_BASE + 0x0010)</span></div>
<div class="line"><a name="l00690"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa0288691785a5f868238e0468b39523d">  690</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NVIC_BASE             (SCS_BASE + 0x0100)</span></div>
<div class="line"><a name="l00691"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad55a7ddb8d4b2398b0c1cfec76c0d9fd">  691</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCB_BASE              (SCS_BASE + 0x0D00)</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">/*                         Peripheral declaration                             */</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">/*------------------------ Non Debug Mode ------------------------------------*/</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#ifndef DEBUG</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef _TIM2</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define TIM2                ((TIM_TypeDef *) TIM2_BASE)</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_TIM2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#ifdef _TIM3</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define TIM3                ((TIM_TypeDef *) TIM3_BASE)</span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_TIM3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#ifdef _TIM4</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define TIM4                ((TIM_TypeDef *) TIM4_BASE)</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_TIM4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#ifdef _TIM5</span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define TIM5                ((TIM_TypeDef *) TIM5_BASE)</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_TIM5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#ifdef _TIM6</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define TIM6                ((TIM_TypeDef *) TIM6_BASE)</span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_TIM6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#ifdef _TIM7</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define TIM7                ((TIM_TypeDef *) TIM7_BASE)</span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_TIM7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#ifdef _RTC</span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define RTC                 ((RTC_TypeDef *) RTC_BASE)</span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_RTC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#ifdef _WWDG</span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define WWDG                ((WWDG_TypeDef *) WWDG_BASE)</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_WWDG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#ifdef _IWDG</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define IWDG                ((IWDG_TypeDef *) IWDG_BASE)</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_IWDG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#ifdef _SPI2</span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define SPI2                ((SPI_TypeDef *) SPI2_BASE)</span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_SPI2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#ifdef _SPI3</span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define SPI3                ((SPI_TypeDef *) SPI3_BASE)</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_SPI3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#ifdef _USART2</span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define USART2              ((USART_TypeDef *) USART2_BASE)</span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_USART2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#ifdef _USART3</span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define USART3              ((USART_TypeDef *) USART3_BASE)</span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_USART3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#ifdef _UART4</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define UART4              ((USART_TypeDef *) UART4_BASE)</span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_UART4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#ifdef _UART5</span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define UART5              ((USART_TypeDef *) UART5_BASE)</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_USART5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#ifdef _I2C1</span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define I2C1                ((I2C_TypeDef *) I2C1_BASE)</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_I2C1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#ifdef _I2C2</span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define I2C2                ((I2C_TypeDef *) I2C2_BASE)</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_I2C2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#ifdef _CAN</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define CAN                 ((CAN_TypeDef *) CAN_BASE)</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_CAN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#ifdef _BKP</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define BKP                 ((BKP_TypeDef *) BKP_BASE)</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_BKP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#ifdef _PWR</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define PWR                 ((PWR_TypeDef *) PWR_BASE)</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_PWR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#ifdef _DAC</span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define DAC                 ((DAC_TypeDef *) DAC_BASE)</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#ifdef _AFIO</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define AFIO                ((AFIO_TypeDef *) AFIO_BASE)</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_AFIO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#ifdef _EXTI</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define EXTI                ((EXTI_TypeDef *) EXTI_BASE)</span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_EXTI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#ifdef _GPIOA</span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_GPIOA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#ifdef _GPIOB</span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_GPIOB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#ifdef _GPIOC</span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_GPIOC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#ifdef _GPIOD</span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_GPIOD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#ifdef _GPIOE</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define GPIOE               ((GPIO_TypeDef *) GPIOE_BASE)</span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_GPIOE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#ifdef _GPIOF</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)</span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_GPIOF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#ifdef _GPIOG</span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define GPIOG               ((GPIO_TypeDef *) GPIOG_BASE)</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_GPIOG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#ifdef _ADC1</span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define ADC1                ((ADC_TypeDef *) ADC1_BASE)</span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_ADC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#ifdef _ADC2</span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define ADC2                ((ADC_TypeDef *) ADC2_BASE)</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_ADC2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#ifdef _TIM1</span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define TIM1                ((TIM_TypeDef *) TIM1_BASE)</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_TIM1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#ifdef _SPI1</span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define SPI1                ((SPI_TypeDef *) SPI1_BASE)</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_SPI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#ifdef _TIM8</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define TIM8                ((TIM_TypeDef *) TIM8_BASE)</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_TIM8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#ifdef _USART1</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define USART1              ((USART_TypeDef *) USART1_BASE)</span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_USART1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">#ifdef _ADC3</span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define ADC3                ((ADC_TypeDef *) ADC3_BASE)</span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_ADC3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#ifdef _SDIO</span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define SDIO                ((SDIO_TypeDef *) SDIO_BASE)</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_SDIO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#ifdef _DMA</span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define DMA1                ((DMA_TypeDef *) DMA1_BASE)</span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define DMA2                ((DMA_TypeDef *) DMA2_BASE)</span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_DMA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#ifdef _DMA1_Channel1</span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_DMA1_Channel1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#ifdef _DMA1_Channel2</span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)</span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_DMA1_Channel2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#ifdef _DMA1_Channel3</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)</span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_DMA1_Channel3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#ifdef _DMA1_Channel4</span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)</span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_DMA1_Channel4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#ifdef _DMA1_Channel5</span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)</span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_DMA1_Channel5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#ifdef _DMA1_Channel6</span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define DMA1_Channel6       ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_DMA1_Channel6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#ifdef _DMA1_Channel7</span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define DMA1_Channel7       ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)</span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_DMA1_Channel7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#ifdef _DMA2_Channel1</span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define DMA2_Channel1       ((DMA_Channel_TypeDef *) DMA2_Channel1_BASE)</span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_DMA2_Channel1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#ifdef _DMA2_Channel2</span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define DMA2_Channel2       ((DMA_Channel_TypeDef *) DMA2_Channel2_BASE)</span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_DMA2_Channel2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#ifdef _DMA2_Channel3</span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define DMA2_Channel3       ((DMA_Channel_TypeDef *) DMA2_Channel3_BASE)</span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_DMA2_Channel3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#ifdef _DMA2_Channel4</span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define DMA2_Channel4       ((DMA_Channel_TypeDef *) DMA2_Channel4_BASE)</span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_DMA2_Channel4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#ifdef _DMA2_Channel5</span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define DMA2_Channel5       ((DMA_Channel_TypeDef *) DMA2_Channel5_BASE)</span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_DMA2_Channel5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#ifdef _RCC</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define RCC                 ((RCC_TypeDef *) RCC_BASE)</span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_RCC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#ifdef _CRC</span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define CRC                 ((CRC_TypeDef *) CRC_BASE)</span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_CRC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">#ifdef _FLASH</span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)</span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define OB                  ((OB_TypeDef *) OB_BASE) </span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_FLASH */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#ifdef _FSMC</span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define FSMC_Bank1          ((FSMC_Bank1_TypeDef *) FSMC_Bank1_R_BASE)</span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define FSMC_Bank1E         ((FSMC_Bank1E_TypeDef *) FSMC_Bank1E_R_BASE)</span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define FSMC_Bank2          ((FSMC_Bank2_TypeDef *) FSMC_Bank2_R_BASE)</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define FSMC_Bank3          ((FSMC_Bank3_TypeDef *) FSMC_Bank3_R_BASE)</span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define FSMC_Bank4          ((FSMC_Bank4_TypeDef *) FSMC_Bank4_R_BASE)</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_FSMC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#ifdef _DBGMCU</span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)</span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_DBGMCU */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">#ifdef _SysTick</span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define SysTick             ((SysTick_TypeDef *) SysTick_BASE)</span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_SysTick */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#ifdef _NVIC</span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define NVIC                ((NVIC_TypeDef *) NVIC_BASE)</span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define SCB                 ((SCB_TypeDef *) SCB_BASE)  </span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_NVIC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="comment">/*------------------------ Debug Mode ----------------------------------------*/</span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#else   </span><span class="comment">/* DEBUG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef _TIM2</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>             *TIM2;</div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_TIM2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#ifdef _TIM3</span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>             *TIM3;</div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_TIM3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#ifdef _TIM4</span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>             *TIM4;</div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_TIM4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#ifdef _TIM5</span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>             *TIM5;</div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_TIM5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#ifdef _TIM6</span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>             *TIM6;</div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_TIM6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#ifdef _TIM7</span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>             *TIM7;</div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_TIM7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#ifdef _RTC</span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_r_t_c___type_def.html">RTC_TypeDef</a>             *RTC;</div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_RTC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#ifdef _WWDG</span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a>            *WWDG;</div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_WWDG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#ifdef _IWDG</span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a>            *IWDG;</div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_IWDG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">#ifdef _SPI2</span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a>             *SPI2;</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_SPI2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#ifdef _SPI3</span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a>             *SPI3;</div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_SPI3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#ifdef _USART2</span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a>           *USART2;</div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_USART2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#ifdef _USART3</span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a>           *USART3;</div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_USART3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#ifdef _UART4</span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a>           *UART4;</div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_UART4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#ifdef _UART5</span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a>           *UART5;</div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_UART5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#ifdef _I2C1</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_i2_c___type_def.html">I2C_TypeDef</a>             *I2C1;</div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_I2C1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#ifdef _I2C2</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_i2_c___type_def.html">I2C_TypeDef</a>             *I2C2;</div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_I2C2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#ifdef _CAN</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_c_a_n___type_def.html">CAN_TypeDef</a>             *CAN;</div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_CAN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#ifdef _BKP</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_b_k_p___type_def.html">BKP_TypeDef</a>             *BKP;</div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_BKP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#ifdef _PWR</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_p_w_r___type_def.html">PWR_TypeDef</a>             *PWR;</div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_PWR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#ifdef _DAC</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a>             *DAC;</div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#ifdef _AFIO</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_a_f_i_o___type_def.html">AFIO_TypeDef</a>            *AFIO;</div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_AFIO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#ifdef _EXTI</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a>            *EXTI;</div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_EXTI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#ifdef _GPIOA</span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>            *GPIOA;</div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_GPIOA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#ifdef _GPIOB</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>            *GPIOB;</div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_GPIOB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">#ifdef _GPIOC</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>            *GPIOC;</div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_GPIOC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#ifdef _GPIOD</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>            *GPIOD;</div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_GPIOD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#ifdef _GPIOE</span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>            *GPIOE;</div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_GPIOE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#ifdef _GPIOF</span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>            *GPIOF;</div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_GPIOF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#ifdef _GPIOG</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>            *GPIOG;</div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_GPIOG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">#ifdef _ADC1</span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a>             *ADC1;</div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_ADC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#ifdef _ADC2</span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a>             *ADC2;</div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_ADC2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#ifdef _TIM1</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>             *TIM1;</div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_TIM1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#ifdef _SPI1</span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a>             *SPI1;</div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_SPI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#ifdef _TIM8</span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>             *TIM8;</div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_TIM8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#ifdef _USART1</span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a>           *USART1;</div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_USART1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#ifdef _ADC3</span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a>             *ADC3;</div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_ADC3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#ifdef _SDIO</span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a>            *SDIO;</div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_SDIO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">#ifdef _DMA</span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>             *DMA1;</div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>             *DMA2;</div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_DMA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor">#ifdef _DMA1_Channel1</span></div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>     *DMA1_Channel1;</div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_DMA1_Channel1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#ifdef _DMA1_Channel2</span></div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>     *DMA1_Channel2;</div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_DMA1_Channel2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">#ifdef _DMA1_Channel3</span></div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>     *DMA1_Channel3;</div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_DMA1_Channel3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">#ifdef _DMA1_Channel4</span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>     *DMA1_Channel4;</div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_DMA1_Channel4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#ifdef _DMA1_Channel5</span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>     *DMA1_Channel5;</div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_DMA1_Channel5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#ifdef _DMA1_Channel6</span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>     *DMA1_Channel6;</div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_DMA1_Channel6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#ifdef _DMA1_Channel7</span></div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>     *DMA1_Channel7;</div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_DMA1_Channel7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#ifdef _DMA2_Channel1</span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>     *DMA2_Channel1;</div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_DMA2_Channel1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#ifdef _DMA2_Channel2</span></div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>     *DMA2_Channel2;</div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_DMA2_Channel2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#ifdef _DMA2_Channel3</span></div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>     *DMA2_Channel3;</div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_DMA2_Channel3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">#ifdef _DMA2_Channel4</span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>     *DMA2_Channel4;</div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_DMA2_Channel4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#ifdef _DMA2_Channel5</span></div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>     *DMA2_Channel5;</div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_DMA2_Channel5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor">#ifdef _RCC</span></div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_r_c_c___type_def.html">RCC_TypeDef</a>             *RCC;</div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_RCC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">#ifdef _CRC</span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_c_r_c___type_def.html">CRC_TypeDef</a>             *CRC;</div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_CRC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">#ifdef _FLASH</span></div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a>            *FLASH;</div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_o_b___type_def.html">OB_TypeDef</a>               *OB;  </div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_FLASH */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#ifdef _FSMC</span></div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_f_s_m_c___bank1___type_def.html">FSMC_Bank1_TypeDef</a>      *FSMC_Bank1;</div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_f_s_m_c___bank1_e___type_def.html">FSMC_Bank1E_TypeDef</a>     *FSMC_Bank1E;</div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_f_s_m_c___bank2___type_def.html">FSMC_Bank2_TypeDef</a>      *FSMC_Bank2;</div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_f_s_m_c___bank3___type_def.html">FSMC_Bank3_TypeDef</a>      *FSMC_Bank3;</div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_f_s_m_c___bank4___type_def.html">FSMC_Bank4_TypeDef</a>      *FSMC_Bank4;</div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_FSMC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#ifdef _DBGMCU</span></div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a>          *DBGMCU;</div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_DBGMCU */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">#ifdef _SysTick</span></div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_sys_tick___type_def.html">SysTick_TypeDef</a>         *SysTick;</div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_SysTick */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#ifdef _NVIC</span></div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor"></span>  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_n_v_i_c___type_def.html">NVIC_TypeDef</a>            *NVIC;</div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;  <a class="code" href="stm32f10x__map_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">EXT</a> <a class="code" href="struct_s_c_b___type_def.html">SCB_TypeDef</a>             *SCB;</div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*_NVIC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* DEBUG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="comment">/*                          CRC calculation unit                              */</span></div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;</div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="comment">/*******************  Bit definition for CRC_DR register  *********************/</span></div>
<div class="line"><a name="l01189"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2bf4701d3b15924e657942ce3caa4105"> 1189</a></span>&#160;<span class="preprocessor">#define  CRC_DR_DR                           ((u32)0xFFFFFFFF) </span><span class="comment">/* Data register bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;</div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="comment">/*******************  Bit definition for CRC_IDR register  ********************/</span></div>
<div class="line"><a name="l01193"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae9a0feb3cf1d8c5871e663ca4a174cc0"> 1193</a></span>&#160;<span class="preprocessor">#define  CRC_IDR_IDR                         ((u8)0xFF)        </span><span class="comment">/* General-purpose 8-bit data register bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;</div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="comment">/********************  Bit definition for CRC_CR register  ********************/</span></div>
<div class="line"><a name="l01197"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7d57481fb891a0964b40f721354c56d7"> 1197</a></span>&#160;<span class="preprocessor">#define  CRC_CR_RESET                        ((u8)0x01)        </span><span class="comment">/* RESET bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;</div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;</div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="comment">/*                             Power Control                                  */</span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;</div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="comment">/********************  Bit definition for PWR_CR register  ********************/</span></div>
<div class="line"><a name="l01208"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3aeb8d6f2539b0a3a4b851aeba0eea66"> 1208</a></span>&#160;<span class="preprocessor">#define  PWR_CR_LPDS                         ((u16)0x0001)     </span><span class="comment">/* Low-Power Deepsleep */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01209"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8c8075e98772470804c9e3fe74984115"> 1209</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  PWR_CR_PDDS                         ((u16)0x0002)     </span><span class="comment">/* Power Down Deepsleep */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01210"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3928de64f633b84770b1cfecea702fa7"> 1210</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  PWR_CR_CWUF                         ((u16)0x0004)     </span><span class="comment">/* Clear Wakeup Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01211"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab44484cacc35c80cf82eb011d6cbe13a"> 1211</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  PWR_CR_CSBF                         ((u16)0x0008)     </span><span class="comment">/* Clear Standby Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01212"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a05d5c39759e69a294c0ab9bea8f142e5"> 1212</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  PWR_CR_PVDE                         ((u16)0x0010)     </span><span class="comment">/* Power Voltage Detector Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01214"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac73c24d43953c7598e42acdd4c4e7435"> 1214</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS                          ((u16)0x00E0)     </span><span class="comment">/* PLS[2:0] bits (PVD Level Selection) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01215"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acef447510818c468c202e3b4991ea08e"> 1215</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  PWR_CR_PLS_0                        ((u16)0x0020)     </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01216"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afcd19d78943514a2f695a39b45594623"> 1216</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  PWR_CR_PLS_1                        ((u16)0x0040)     </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01217"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1a8986ee557f443d4a8eebf68026bd52"> 1217</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  PWR_CR_PLS_2                        ((u16)0x0080)     </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="comment">/* PVD level configuration */</span></div>
<div class="line"><a name="l01220"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8d9155f3ce77fb69b829fc2f9f45b460"> 1220</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_2V2                      ((u16)0x0000)     </span><span class="comment">/* PVD level 2.2V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01221"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac26a7748bef468020ea4c0b204d89e6c"> 1221</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  PWR_CR_PLS_2V3                      ((u16)0x0020)     </span><span class="comment">/* PVD level 2.3V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01222"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4e25e407d55a33f5b77dce63d8e1bacb"> 1222</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  PWR_CR_PLS_2V4                      ((u16)0x0040)     </span><span class="comment">/* PVD level 2.4V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01223"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad7d71e9b5c0a51e9ba45feed5f759e0f"> 1223</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  PWR_CR_PLS_2V5                      ((u16)0x0060)     </span><span class="comment">/* PVD level 2.5V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01224"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acef8ac40cffdc1fa769865ae497ab979"> 1224</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  PWR_CR_PLS_2V6                      ((u16)0x0080)     </span><span class="comment">/* PVD level 2.6V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01225"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab3b9c67db5eb99dfa8651cc0d95ee6ba"> 1225</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  PWR_CR_PLS_2V7                      ((u16)0x00A0)     </span><span class="comment">/* PVD level 2.7V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01226"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a95f1787c8af928f1fb2e267943d19c7c"> 1226</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  PWR_CR_PLS_2V8                      ((u16)0x00C0)     </span><span class="comment">/* PVD level 2.8V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01227"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac179ee1e4ceef0c1b1b3bafe2326b047"> 1227</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  PWR_CR_PLS_2V9                      ((u16)0x00E0)     </span><span class="comment">/* PVD level 2.9V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01229"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af5c65ab845794ef48f09faa2ee44f718"> 1229</a></span>&#160;<span class="preprocessor">#define  PWR_CR_DBP                          ((u16)0x0100)     </span><span class="comment">/* Disable Backup Domain write protection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;</div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="comment">/*******************  Bit definition for PWR_CSR register  ********************/</span></div>
<div class="line"><a name="l01233"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9465bb7ad9ca936688344e2a077539e6"> 1233</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_WUF                         ((u16)0x0001)     </span><span class="comment">/* Wakeup Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01234"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab4fd42f153660593cad6f4fe22ff76bb"> 1234</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  PWR_CSR_SBF                         ((u16)0x0002)     </span><span class="comment">/* Standby Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01235"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3535ce181895cc00afeb28dcac68d04c"> 1235</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  PWR_CSR_PVDO                        ((u16)0x0004)     </span><span class="comment">/* PVD Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01236"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7ac8c15a08bbee754ea720b0d4a4f580"> 1236</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  PWR_CSR_EWUP                        ((u16)0x0100)     </span><span class="comment">/* Enable WKUP pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;</div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;</div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="comment">/*                            Backup registers                                */</span></div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;</div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR1 register  ********************/</span></div>
<div class="line"><a name="l01247"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af93fe6fb7fdba26550964903c65e6a76"> 1247</a></span>&#160;<span class="preprocessor">#define  BKP_DR1_D                           ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;</div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR2 register  ********************/</span></div>
<div class="line"><a name="l01251"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad5bf0698730c611befa365d9af1e9d69"> 1251</a></span>&#160;<span class="preprocessor">#define  BKP_DR2_D                           ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;</div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR3 register  ********************/</span></div>
<div class="line"><a name="l01255"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a20eceb252f64fe20e458e998935d1aa8"> 1255</a></span>&#160;<span class="preprocessor">#define  BKP_DR3_D                           ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;</div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR4 register  ********************/</span></div>
<div class="line"><a name="l01259"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a28d8d13d7e78c9963fbd4efbfc176c55"> 1259</a></span>&#160;<span class="preprocessor">#define  BKP_DR4_D                           ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;</div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR5 register  ********************/</span></div>
<div class="line"><a name="l01263"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9fb21f36a74563bffacf9a47ec0b6cf3"> 1263</a></span>&#160;<span class="preprocessor">#define  BKP_DR5_D                           ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;</div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR6 register  ********************/</span></div>
<div class="line"><a name="l01267"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a38085c3926abbf483ba60ef9495eb8db"> 1267</a></span>&#160;<span class="preprocessor">#define  BKP_DR6_D                           ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;</div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR7 register  ********************/</span></div>
<div class="line"><a name="l01271"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6e99b1b85bf33bf9f6ce79c3a30ae03b"> 1271</a></span>&#160;<span class="preprocessor">#define  BKP_DR7_D                           ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;</div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR8 register  ********************/</span></div>
<div class="line"><a name="l01275"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a95495c00cbbaf0495fb42be0ca7ce633"> 1275</a></span>&#160;<span class="preprocessor">#define  BKP_DR8_D                           ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;</div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR9 register  ********************/</span></div>
<div class="line"><a name="l01279"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4f5a18517f79bedaa6576a295285c0ad"> 1279</a></span>&#160;<span class="preprocessor">#define  BKP_DR9_D                           ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;</div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR10 register  *******************/</span></div>
<div class="line"><a name="l01283"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2feea44d20bbb9e0f20a3b774c8935c2"> 1283</a></span>&#160;<span class="preprocessor">#define  BKP_DR10_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;</div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR11 register  *******************/</span></div>
<div class="line"><a name="l01287"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2178ea3cdf4683470a4415f2a1f79a82"> 1287</a></span>&#160;<span class="preprocessor">#define  BKP_DR11_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;</div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR12 register  *******************/</span></div>
<div class="line"><a name="l01291"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5da28c0d4573a06a322ef33ffb8432e2"> 1291</a></span>&#160;<span class="preprocessor">#define  BKP_DR12_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;</div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR13 register  *******************/</span></div>
<div class="line"><a name="l01295"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6931ffc4bdd533d19d3cc18e55259863"> 1295</a></span>&#160;<span class="preprocessor">#define  BKP_DR13_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;</div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR14 register  *******************/</span></div>
<div class="line"><a name="l01299"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3b608296fd6fa48bc26a1d8d070ea585"> 1299</a></span>&#160;<span class="preprocessor">#define  BKP_DR14_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;</div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR15 register  *******************/</span></div>
<div class="line"><a name="l01303"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae1da46f20e328f6f4bbdc5db10d669a5"> 1303</a></span>&#160;<span class="preprocessor">#define  BKP_DR15_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;</div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR16 register  *******************/</span></div>
<div class="line"><a name="l01307"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5c1b11c989fc5b618da8acaaeb31ddfb"> 1307</a></span>&#160;<span class="preprocessor">#define  BKP_DR16_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;</div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR17 register  *******************/</span></div>
<div class="line"><a name="l01311"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a049362d1ecda8041febef5c0b534e6e8"> 1311</a></span>&#160;<span class="preprocessor">#define  BKP_DR17_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;</div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="comment">/******************  Bit definition for BKP_DR18 register  ********************/</span></div>
<div class="line"><a name="l01315"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acc2fe2add547f72f4e4a1b27e6a04bb0"> 1315</a></span>&#160;<span class="preprocessor">#define  BKP_DR18_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;</div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR19 register  *******************/</span></div>
<div class="line"><a name="l01319"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1ff659781fc8bb221a7e85733a232ddf"> 1319</a></span>&#160;<span class="preprocessor">#define  BKP_DR19_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;</div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR20 register  *******************/</span></div>
<div class="line"><a name="l01323"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab40a604af9458664068eec575dcef368"> 1323</a></span>&#160;<span class="preprocessor">#define  BKP_DR20_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;</div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR21 register  *******************/</span></div>
<div class="line"><a name="l01327"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aed370331baa4c4f194bc6f59b4a1433d"> 1327</a></span>&#160;<span class="preprocessor">#define  BKP_DR21_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;</div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR22 register  *******************/</span></div>
<div class="line"><a name="l01331"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a196a385131a04fb68e85a29884df5c69"> 1331</a></span>&#160;<span class="preprocessor">#define  BKP_DR22_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;</div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR23 register  *******************/</span></div>
<div class="line"><a name="l01335"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a478b45732836ca02ce3480002270aa43"> 1335</a></span>&#160;<span class="preprocessor">#define  BKP_DR23_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;</div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR24 register  *******************/</span></div>
<div class="line"><a name="l01339"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6e18e9e4d061bf30fa1044a63815c70d"> 1339</a></span>&#160;<span class="preprocessor">#define  BKP_DR24_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;</div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR25 register  *******************/</span></div>
<div class="line"><a name="l01343"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3b1bfb7bf5ce1caaf896ae15f30adb9d"> 1343</a></span>&#160;<span class="preprocessor">#define  BKP_DR25_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;</div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR26 register  *******************/</span></div>
<div class="line"><a name="l01347"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab3d8d41878279a53b722ee3c0d3ec3a9"> 1347</a></span>&#160;<span class="preprocessor">#define  BKP_DR26_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;</div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR27 register  *******************/</span></div>
<div class="line"><a name="l01351"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a66cf65090649507cf7756d086ee3d3c0"> 1351</a></span>&#160;<span class="preprocessor">#define  BKP_DR27_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;</div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR28 register  *******************/</span></div>
<div class="line"><a name="l01355"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1b2b651a9e340d5d33d4783cd01ac692"> 1355</a></span>&#160;<span class="preprocessor">#define  BKP_DR28_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;</div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR29 register  *******************/</span></div>
<div class="line"><a name="l01359"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab243e41c6111e787d3a8d04de524ce1b"> 1359</a></span>&#160;<span class="preprocessor">#define  BKP_DR29_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;</div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR30 register  *******************/</span></div>
<div class="line"><a name="l01363"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2a9f35467043d5c0098c37455b6c8e0c"> 1363</a></span>&#160;<span class="preprocessor">#define  BKP_DR30_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;</div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR31 register  *******************/</span></div>
<div class="line"><a name="l01367"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a60136c78cd0f3326d12bbd387642536e"> 1367</a></span>&#160;<span class="preprocessor">#define  BKP_DR31_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;</div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR32 register  *******************/</span></div>
<div class="line"><a name="l01371"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6864816526392b882cf93be082db0079"> 1371</a></span>&#160;<span class="preprocessor">#define  BKP_DR32_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;</div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR33 register  *******************/</span></div>
<div class="line"><a name="l01375"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0178b0ead4fc6313c36d2fbf20ebb0ba"> 1375</a></span>&#160;<span class="preprocessor">#define  BKP_DR33_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;</div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR34 register  *******************/</span></div>
<div class="line"><a name="l01379"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5b81902daecb9cb9128d840a03aaf0e3"> 1379</a></span>&#160;<span class="preprocessor">#define  BKP_DR34_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;</div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR35 register  *******************/</span></div>
<div class="line"><a name="l01383"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1cdf3e6f18b6cf55ed23d0a36fb27a2c"> 1383</a></span>&#160;<span class="preprocessor">#define  BKP_DR35_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;</div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR36 register  *******************/</span></div>
<div class="line"><a name="l01387"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aeba2b2fc9e847f9aaa39fde989a75f01"> 1387</a></span>&#160;<span class="preprocessor">#define  BKP_DR36_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;</div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR37 register  *******************/</span></div>
<div class="line"><a name="l01391"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ade3cfe82181cf1631accdf88a73c69e0"> 1391</a></span>&#160;<span class="preprocessor">#define  BKP_DR37_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;</div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR38 register  *******************/</span></div>
<div class="line"><a name="l01395"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a21cd0d4ff33759d6f603e68ebac211d4"> 1395</a></span>&#160;<span class="preprocessor">#define  BKP_DR38_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;</div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR39 register  *******************/</span></div>
<div class="line"><a name="l01399"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaa3e50f20b70a964030c73a5ee32c4e2"> 1399</a></span>&#160;<span class="preprocessor">#define  BKP_DR39_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;</div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR40 register  *******************/</span></div>
<div class="line"><a name="l01403"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1e651d6a3294e88d021a4a71cf204ee9"> 1403</a></span>&#160;<span class="preprocessor">#define  BKP_DR40_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;</div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR41 register  *******************/</span></div>
<div class="line"><a name="l01407"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a681af509f6602773cee33a9a0ad73fc7"> 1407</a></span>&#160;<span class="preprocessor">#define  BKP_DR41_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;</div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR42 register  *******************/</span></div>
<div class="line"><a name="l01411"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad4f23fbe1a7abde5516df64bcf2bbab4"> 1411</a></span>&#160;<span class="preprocessor">#define  BKP_DR42_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;</div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="comment">/******************  Bit definition for BKP_RTCCR register  *******************/</span></div>
<div class="line"><a name="l01415"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4f2eeeef42c2f7a59d28a9d5eb4c6857"> 1415</a></span>&#160;<span class="preprocessor">#define  BKP_RTCCR_CAL                       ((u16)0x007F)     </span><span class="comment">/* Calibration value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01416"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a639d569ffd9211519b910c1e6304f7b3"> 1416</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  BKP_RTCCR_CCO                       ((u16)0x0080)     </span><span class="comment">/* Calibration Clock Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01417"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a924692225ba4db945660687fe47f50b4"> 1417</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  BKP_RTCCR_ASOE                      ((u16)0x0100)     </span><span class="comment">/* Alarm or Second Output Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01418"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8d017e8f3c09696cd74e170a95966be4"> 1418</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  BKP_RTCCR_ASOS                      ((u16)0x0200)     </span><span class="comment">/* Alarm or Second Output Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;</div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="comment">/********************  Bit definition for BKP_CR register  ********************/</span></div>
<div class="line"><a name="l01422"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adbb835fd9fbe4d74e598d15de3c12e63"> 1422</a></span>&#160;<span class="preprocessor">#define  BKP_CR_TPE                          ((u8)0x01)        </span><span class="comment">/* TAMPER pin enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01423"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a28cd1469212463d8a772b0b67543d320"> 1423</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  BKP_CR_TPAL                         ((u8)0x02)        </span><span class="comment">/* TAMPER pin active level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;</div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="comment">/*******************  Bit definition for BKP_CSR register  ********************/</span></div>
<div class="line"><a name="l01427"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad8cec91d3c30db07961227bcea5c5452"> 1427</a></span>&#160;<span class="preprocessor">#define  BKP_CSR_CTE                         ((u16)0x0001)     </span><span class="comment">/* Clear Tamper event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01428"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad7dc97ae504ef58fb2137c1fdd02fc4e"> 1428</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  BKP_CSR_CTI                         ((u16)0x0002)     </span><span class="comment">/* Clear Tamper Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01429"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a38baaf48576f4b3ab209369e04d468ad"> 1429</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  BKP_CSR_TPIE                        ((u16)0x0004)     </span><span class="comment">/* TAMPER Pin interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01430"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a71a05fe4e45b0dc0b1f970e51085678d"> 1430</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  BKP_CSR_TEF                         ((u16)0x0100)     </span><span class="comment">/* Tamper Event Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01431"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3a8317e460ec3e18c78869beacd0bac8"> 1431</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  BKP_CSR_TIF                         ((u16)0x0200)     </span><span class="comment">/* Tamper Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;</div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;</div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="comment">/*                         Reset and Clock Control                            */</span></div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;</div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;</div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="comment">/********************  Bit definition for RCC_CR register  ********************/</span></div>
<div class="line"><a name="l01443"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af4fcacf94a97f7d49a70e089b39cf474"> 1443</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSION                        ((u32)0x00000001)        </span><span class="comment">/* Internal High Speed clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01444"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9dbac3f2bc04f04ebafe1e66ae3fcf0d"> 1444</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CR_HSIRDY                       ((u32)0x00000002)        </span><span class="comment">/* Internal High Speed clock ready flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01445"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5cb4397b2095c31660a01b748386aa70"> 1445</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CR_HSITRIM                      ((u32)0x000000F8)        </span><span class="comment">/* Internal High Speed clock trimming */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01446"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a67ae770db9851f14ad7c14a693f0f6d3"> 1446</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CR_HSICAL                       ((u32)0x0000FF00)        </span><span class="comment">/* Internal High Speed clock Calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01447"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adb8228c9020595b4cf9995137b8c9a7d"> 1447</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CR_HSEON                        ((u32)0x00010000)        </span><span class="comment">/* External High Speed clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01448"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a86a34e00182c83409d89ff566cb02cc4"> 1448</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CR_HSERDY                       ((u32)0x00020000)        </span><span class="comment">/* External High Speed clock ready flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01449"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa3288090671af5a959aae4d7f7696d55"> 1449</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CR_HSEBYP                       ((u32)0x00040000)        </span><span class="comment">/* External High Speed clock Bypass */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01450"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acc05308869ad055e1e6f2c32d738aecd"> 1450</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CR_CSSON                        ((u32)0x00080000)        </span><span class="comment">/* Clock Security System enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01451"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad0e73d5b0a4883e074d40029b49ee47e"> 1451</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CR_PLLON                        ((u32)0x01000000)        </span><span class="comment">/* PLL enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01452"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afa12d7ac6a7f0f91d066aeb2c6071888"> 1452</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CR_PLLRDY                       ((u32)0x02000000)        </span><span class="comment">/* PLL clock ready flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;</div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="comment">/*******************  Bit definition for RCC_CFGR register  *******************/</span></div>
<div class="line"><a name="l01456"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0eea5e5f7743a7e8995b8beeb18355c1"> 1456</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW                         ((u32)0x00000003)        </span><span class="comment">/* SW[1:0] bits (System clock Switch) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01457"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a99f08d86fd41824058a7fdf817f7e2fd"> 1457</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_SW_0                       ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01458"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a72d51cb5d66ee1aa4d2c6f14796a072f"> 1458</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_SW_1                       ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="comment">/* SW configuration */</span></div>
<div class="line"><a name="l01461"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acbac8bae4f0808b3c3a5185aa10081fb"> 1461</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_HSI                     ((u32)0x00000000)        </span><span class="comment">/* HSI selected as system clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01462"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afb563f217242d969f4355d0818fde705"> 1462</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_SW_HSE                     ((u32)0x00000001)        </span><span class="comment">/* HSE selected as system clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01463"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a87389cacb2eaf53730da13a2a33cd487"> 1463</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_SW_PLL                     ((u32)0x00000002)        </span><span class="comment">/* PLL selected as system clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01465"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a15bf2269500dc97e137315f44aa015c9"> 1465</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS                        ((u32)0x0000000C)        </span><span class="comment">/* SWS[1:0] bits (System Clock Switch Status) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01466"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1eae59112c51def51979e31e8695b39f"> 1466</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_SWS_0                      ((u32)0x00000004)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01467"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aad3a5718999d7259f216137a23c2a379"> 1467</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_SWS_1                      ((u32)0x00000008)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="comment">/* SWS configuration */</span></div>
<div class="line"><a name="l01470"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6764639cf221e1ebc0b5448dcaed590a"> 1470</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_HSI                    ((u32)0x00000000)        </span><span class="comment">/* HSI oscillator used as system clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01471"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae09a0202f441c1a43e69c62331d50a08"> 1471</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_SWS_HSE                    ((u32)0x00000004)        </span><span class="comment">/* HSE oscillator used as system clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01472"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2c67e2279804a83ef24438267d9d4a6c"> 1472</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_SWS_PLL                    ((u32)0x00000008)        </span><span class="comment">/* PLL used as system clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01474"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afe10e66938644ee8054a2426ff23efea"> 1474</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE                       ((u32)0x000000F0)        </span><span class="comment">/* HPRE[3:0] bits (AHB prescaler) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01475"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a88ece6ca270b3ecf6f63bf20893bc172"> 1475</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_HPRE_0                     ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01476"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acbdd3a02814178ba02b8ebbaccd91599"> 1476</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_HPRE_1                     ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01477"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adac734bddb507eed4a62a0af4cef74a3"> 1477</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_HPRE_2                     ((u32)0x00000040)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01478"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5a1180512cc5f3dde7895040a9037286"> 1478</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_HPRE_3                     ((u32)0x00000080)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="comment">/* HPRE configuration */</span></div>
<div class="line"><a name="l01481"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2b7d7f29b09a49c31404fc0d44645c84"> 1481</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV1                  ((u32)0x00000000)        </span><span class="comment">/* SYSCLK not divided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01482"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa9eeb5e38e53e79b08a4ac438497ebea"> 1482</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_HPRE_DIV2                  ((u32)0x00000080)        </span><span class="comment">/* SYSCLK divided by 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01483"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#affe860867ae4b1b6d28473ded1546d91"> 1483</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_HPRE_DIV4                  ((u32)0x00000090)        </span><span class="comment">/* SYSCLK divided by 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01484"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aca71d6b42bdb83b5ff5320578869a058"> 1484</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_HPRE_DIV8                  ((u32)0x000000A0)        </span><span class="comment">/* SYSCLK divided by 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01485"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3806da4f1afc9e5be0fca001c8c57815"> 1485</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_HPRE_DIV16                 ((u32)0x000000B0)        </span><span class="comment">/* SYSCLK divided by 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01486"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1caeba8dc2b4c0bb11be600e983e3370"> 1486</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_HPRE_DIV64                 ((u32)0x000000C0)        </span><span class="comment">/* SYSCLK divided by 64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01487"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a280da821f0da1bec1f4c0e132ddf8eab"> 1487</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_HPRE_DIV128                ((u32)0x000000D0)        </span><span class="comment">/* SYSCLK divided by 128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01488"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a089930cedd5b2cb201e717438f29d25b"> 1488</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_HPRE_DIV256                ((u32)0x000000E0)        </span><span class="comment">/* SYSCLK divided by 256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01489"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae5088dcbaefc55d4b6693e9b1e595ed0"> 1489</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_HPRE_DIV512                ((u32)0x000000F0)        </span><span class="comment">/* SYSCLK divided by 512 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01491"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a50b2423a5fea74a47b9eb8ab51869412"> 1491</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1                      ((u32)0x00000700)        </span><span class="comment">/* PRE1[2:0] bits (APB1 prescaler) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01492"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2d37c20686faa340a77021117f5908b7"> 1492</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_PPRE1_0                    ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01493"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad41049f8a28fdced6bb4d9267845ffa2"> 1493</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_PPRE1_1                    ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01494"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5fcb524f6ca203ddff1862c124d4f89f"> 1494</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_PPRE1_2                    ((u32)0x00000400)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="comment">/* PPRE1 configuration */</span></div>
<div class="line"><a name="l01497"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac8f6562bb2ecf65055a2f42cbb48ef11"> 1497</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV1                 ((u32)0x00000000)        </span><span class="comment">/* HCLK not divided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01498"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af832ad6844c907d9bb37c1536defcb0d"> 1498</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV2                 ((u32)0x00000400)        </span><span class="comment">/* HCLK divided by 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01499"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0e340725f46e9462d9b02a079b9fa8ae"> 1499</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV4                 ((u32)0x00000500)        </span><span class="comment">/* HCLK divided by 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01500"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9ddd6d657837e1971bb86e3bf1c15e72"> 1500</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV8                 ((u32)0x00000600)        </span><span class="comment">/* HCLK divided by 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01501"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5c38ba326bde7c7a18c4f7f2aacf823f"> 1501</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV16                ((u32)0x00000700)        </span><span class="comment">/* HCLK divided by 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01503"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad61bd4f9f345ba41806813b0bfff1311"> 1503</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2                      ((u32)0x00003800)        </span><span class="comment">/* PRE2[2:0] bits (APB2 prescaler) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01504"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a82ca63155494ed59eb5e34bec1e5f4e9"> 1504</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_PPRE2_0                    ((u32)0x00000800)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01505"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afdb19c9e76fe8e8a7c991714c92e937f"> 1505</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_PPRE2_1                    ((u32)0x00001000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01506"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9adc802687eab5b6ece99a20793219db"> 1506</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_PPRE2_2                    ((u32)0x00002000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="comment">/* PPRE2 configuration */</span></div>
<div class="line"><a name="l01509"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a247aebf1999a38ea07785558d277bb1a"> 1509</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV1                 ((u32)0x00000000)        </span><span class="comment">/* HCLK not divided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01510"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a99d9c91eaad122460d324a71cc939d1b"> 1510</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV2                 ((u32)0x00002000)        </span><span class="comment">/* HCLK divided by 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01511"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4340fc3fc52eca36eb302959fbecb715"> 1511</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV4                 ((u32)0x00002800)        </span><span class="comment">/* HCLK divided by 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01512"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a412b382a1134e0ee5614e0f4bcf97552"> 1512</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV8                 ((u32)0x00003000)        </span><span class="comment">/* HCLK divided by 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01513"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aece3ee58d4138f7452733bfa1ad37eb9"> 1513</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV16                ((u32)0x00003800)        </span><span class="comment">/* HCLK divided by 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01515"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a970436533d6ba9f1cb8ac840476093fb"> 1515</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_ADCPRE                     ((u32)0x0000C000)        </span><span class="comment">/* ADCPRE[1:0] bits (ADC prescaler) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01516"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7c74a8025b95975be34bee12dc470c48"> 1516</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_ADCPRE_0                   ((u32)0x00004000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01517"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a81b5aa588027e12ad1483885db4db3a8"> 1517</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_ADCPRE_1                   ((u32)0x00008000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="comment">/* ADCPPRE configuration */</span></div>
<div class="line"><a name="l01520"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9514a85f55de77d1c7d7be1f2f1f9665"> 1520</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_ADCPRE_DIV2                ((u32)0x00000000)        </span><span class="comment">/* PCLK2 divided by 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01521"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a748ba0a0bbb1ad1fe7e4e00f40695402"> 1521</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_ADCPRE_DIV4                ((u32)0x00004000)        </span><span class="comment">/* PCLK2 divided by 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01522"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8337d95f8480d74072e817540a333b6c"> 1522</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_ADCPRE_DIV6                ((u32)0x00008000)        </span><span class="comment">/* PCLK2 divided by 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01523"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7898d2e86664877dc43fbc2421a16347"> 1523</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_ADCPRE_DIV8                ((u32)0x0000C000)        </span><span class="comment">/* PCLK2 divided by 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01525"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aba4a5dbbd286f07a97f5aa6e6f3f6a57"> 1525</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLSRC                     ((u32)0x00010000)        </span><span class="comment">/* PLL entry clock source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01526"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a39cb6bd06fb93eed1e2fe9da0297810a"> 1526</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_PLLXTPRE                   ((u32)0x00020000)        </span><span class="comment">/* HSE divider for PLL entry */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01528"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9735c088436b547fff3baae2bbaa0426"> 1528</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL                    ((u32)0x003C0000)        </span><span class="comment">/* PLLMUL[3:0] bits (PLL multiplication factor) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01529"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afb6ca064b9e67d2b5b9b432e34784af5"> 1529</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_PLLMULL_0                  ((u32)0x00040000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01530"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a81c7cc1ebda470255592844cbd05ee1c"> 1530</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_PLLMULL_1                  ((u32)0x00080000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01531"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab26410b868aa7b07921560f91852a791"> 1531</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_PLLMULL_2                  ((u32)0x00100000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01532"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acce99349c21265ea13b8fe3c9bcda130"> 1532</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_PLLMULL_3                  ((u32)0x00200000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="comment">/* PLLMUL configuration */</span></div>
<div class="line"><a name="l01535"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa19a3c7d27836012150a86fd9c950cdf"> 1535</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL2                   ((u32)0x00000000)        </span><span class="comment">/* PLL input clock*2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01536"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aeb4c410e818f5a68d58a723e7355e6e8"> 1536</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_PLLMULL3                   ((u32)0x00040000)        </span><span class="comment">/* PLL input clock*3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01537"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6066f758a13c7686d1dc709ac0a7d976"> 1537</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_PLLMULL4                   ((u32)0x00080000)        </span><span class="comment">/* PLL input clock*4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01538"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af2290e27c9c1b64d2dd076652db40a68"> 1538</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_PLLMULL5                   ((u32)0x000C0000)        </span><span class="comment">/* PLL input clock*5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01539"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5ea3b717fd226bc6ff5a78b711c051eb"> 1539</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_PLLMULL6                   ((u32)0x00100000)        </span><span class="comment">/* PLL input clock*6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01540"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6ff8d8dcf3876d1c85657680a64c1696"> 1540</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_PLLMULL7                   ((u32)0x00140000)        </span><span class="comment">/* PLL input clock*7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01541"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a95d6580b1595ff2d5c3383218370cfca"> 1541</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_PLLMULL8                   ((u32)0x00180000)        </span><span class="comment">/* PLL input clock*8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01542"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a384c396ec051b958c9a5781c13faf7e5"> 1542</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_PLLMULL9                   ((u32)0x001C0000)        </span><span class="comment">/* PLL input clock*9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01543"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae07bb87d09d30874a5eebb32510f647f"> 1543</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_PLLMULL10                  ((u32)0x00200000)        </span><span class="comment">/* PLL input clock10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01544"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad338c178459b97d617398dca92b2a699"> 1544</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_PLLMULL11                  ((u32)0x00240000)        </span><span class="comment">/* PLL input clock*11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01545"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a79000f4e48edc56ee6ff315b64dcbfa5"> 1545</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_PLLMULL12                  ((u32)0x00280000)        </span><span class="comment">/* PLL input clock*12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01546"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a647a6f3d6de31737ca95de9db3925274"> 1546</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_PLLMULL13                  ((u32)0x002C0000)        </span><span class="comment">/* PLL input clock*13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01547"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9ffe33153aa4ffd2fe43439a6d2eaf5c"> 1547</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_PLLMULL14                  ((u32)0x00300000)        </span><span class="comment">/* PLL input clock*14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01548"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa9afaf1b82cb9c1e9c8b34c5b77b3f17"> 1548</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_PLLMULL15                  ((u32)0x00340000)        </span><span class="comment">/* PLL input clock*15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01549"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aecd78b92c36f3a3aafc6cc8fbf90a7e7"> 1549</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_PLLMULL16                  ((u32)0x00380000)        </span><span class="comment">/* PLL input clock*16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01551"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ade6d5077566e1bf81dd47156743dd05e"> 1551</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_USBPRE                     ((u32)0x00400000)        </span><span class="comment">/* USB prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01553"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af2d7212d83114d355736613e6dc1dbde"> 1553</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO                        ((u32)0x07000000)        </span><span class="comment">/* MCO[2:0] bits (Microcontroller Clock Output) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01554"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7147402d137ccaa1c8608fcb1d3d2e01"> 1554</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_MCO_0                      ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01555"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa6ec148346aa17c67aafebcb616dd57b"> 1555</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_MCO_1                      ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01556"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aad02d5012ff73e9c839b909887ffde7f"> 1556</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_MCO_2                      ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="comment">/* MCO configuration */</span></div>
<div class="line"><a name="l01559"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab345908eef02b3029dd78be58baa0c8d"> 1559</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO_NOCLOCK                ((u32)0x00000000)        </span><span class="comment">/* No clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01560"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aecf3b078108fdaf7e66d15ae71ec4181"> 1560</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_MCO_SYSCLK                 ((u32)0x04000000)        </span><span class="comment">/* System clock selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01561"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a91f0ac507b8c4e5d443c107d934cfdb1"> 1561</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_MCO_HSI                    ((u32)0x05000000)        </span><span class="comment">/* Internal 8 MHz RC oscillator clock selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01562"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a183179f1b1763f38ae88f2d8d90acd70"> 1562</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_MCO_HSE                    ((u32)0x06000000)        </span><span class="comment">/* External 1-25 MHz oscillator clock selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01563"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac1b83ae21df9327e2a705b19ce981da6"> 1563</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CFGR_MCO_PLL                    ((u32)0x07000000)        </span><span class="comment">/* PLL clock divided by 2 selected*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;</div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="comment">/*******************  Bit definition for RCC_CIR register  ********************/</span></div>
<div class="line"><a name="l01567"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acb94ccfe6a212f020e732d1dd787a6fb"> 1567</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSIRDYF                     ((u32)0x00000001)        </span><span class="comment">/* LSI Ready Interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01568"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abfc100e7ae673dfcec7be79af0d91dfe"> 1568</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CIR_LSERDYF                     ((u32)0x00000002)        </span><span class="comment">/* LSE Ready Interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01569"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad38877547c4cbbb94659d5726f377163"> 1569</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CIR_HSIRDYF                     ((u32)0x00000004)        </span><span class="comment">/* HSI Ready Interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01570"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a11ea196450aac9ac35e283a66afc3da6"> 1570</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CIR_HSERDYF                     ((u32)0x00000008)        </span><span class="comment">/* HSE Ready Interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01571"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0f007895a17e668f22f7b8b24ca90aec"> 1571</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CIR_PLLRDYF                     ((u32)0x00000010)        </span><span class="comment">/* PLL Ready Interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01572"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad66b719e4061294de35af58cc27aba7f"> 1572</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CIR_CSSF                        ((u32)0x00000080)        </span><span class="comment">/* Clock Security System Interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01573"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a872ba937149a7372138df06f8188ab56"> 1573</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CIR_LSIRDYIE                    ((u32)0x00000100)        </span><span class="comment">/* LSI Ready Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01574"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6a0ad2672c9ba1b26012cbc6d423dff8"> 1574</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CIR_LSERDYIE                    ((u32)0x00000200)        </span><span class="comment">/* LSE Ready Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01575"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac714351a6f9dab4741354fb017638580"> 1575</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CIR_HSIRDYIE                    ((u32)0x00000400)        </span><span class="comment">/* HSI Ready Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01576"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5492f9b58600cf66616eb931b48b3c11"> 1576</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CIR_HSERDYIE                    ((u32)0x00000800)        </span><span class="comment">/* HSE Ready Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01577"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1b70927cab2ba9cf82d1620cf88b0f95"> 1577</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CIR_PLLRDYIE                    ((u32)0x00001000)        </span><span class="comment">/* PLL Ready Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01578"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a982989563f1a95c89bf7f4a25d99f704"> 1578</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CIR_LSIRDYC                     ((u32)0x00010000)        </span><span class="comment">/* LSI Ready Interrupt Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01579"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a144b5147f3a8d0bfda04618e301986aa"> 1579</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CIR_LSERDYC                     ((u32)0x00020000)        </span><span class="comment">/* LSE Ready Interrupt Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01580"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad1b58377908e5c31a684747d0a80ecb2"> 1580</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CIR_HSIRDYC                     ((u32)0x00040000)        </span><span class="comment">/* HSI Ready Interrupt Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01581"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9464e8188d717902990b467a9396d238"> 1581</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CIR_HSERDYC                     ((u32)0x00080000)        </span><span class="comment">/* HSE Ready Interrupt Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01582"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a245af864b194f0c2b2389ea1ee49a396"> 1582</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CIR_PLLRDYC                     ((u32)0x00100000)        </span><span class="comment">/* PLL Ready Interrupt Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01583"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a46edb2b9568f002feba7b4312ed92c1f"> 1583</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CIR_CSSC                        ((u32)0x00800000)        </span><span class="comment">/* Clock Security System Interrupt Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;</div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="comment">/*****************  Bit definition for RCC_APB2RSTR register  *****************/</span></div>
<div class="line"><a name="l01587"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a54c01f7eac4d00d2011162116931a165"> 1587</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_AFIORST                ((u16)0x0001)            </span><span class="comment">/* Alternate Function I/O reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01588"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a364c5d4966543fe7fa3ef02e1d6c9bde"> 1588</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB2RSTR_IOPARST                ((u16)0x0004)            </span><span class="comment">/* I/O port A reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01589"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a86b613f6af828f006926a59d2000c4d8"> 1589</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB2RSTR_IOPBRST                ((u16)0x0008)            </span><span class="comment">/* IO port B reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01590"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2db2325306703e2f20b6ea2658b79ae9"> 1590</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB2RSTR_IOPCRST                ((u16)0x0010)            </span><span class="comment">/* IO port C reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01591"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a206daa5c302d774247f217d6eec788df"> 1591</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB2RSTR_IOPDRST                ((u16)0x0020)            </span><span class="comment">/* IO port D reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01592"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a881a72d9654ea036eabb104279b8d5e8"> 1592</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB2RSTR_IOPERST                ((u16)0x0040)            </span><span class="comment">/* IO port E reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01593"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aeaf521ea67482ea73540f02db44d2f0e"> 1593</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB2RSTR_IOPFRST                ((u16)0x0080)            </span><span class="comment">/* IO port F reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01594"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5909d3306f632f4f3fcaa1d3319b3506"> 1594</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB2RSTR_IOPGRST                ((u16)0x0100)            </span><span class="comment">/* IO port G reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01595"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7b818d0d9747621c936ad16c93a4956a"> 1595</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB2RSTR_ADC1RST                ((u16)0x0200)            </span><span class="comment">/* ADC 1 interface reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01596"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a080ce46887825380c2c3aa902f31c3ae"> 1596</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB2RSTR_ADC2RST                ((u16)0x0400)            </span><span class="comment">/* ADC 2 interface reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01597"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5bd060cbefaef05487963bbd6c48d7c6"> 1597</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB2RSTR_TIM1RST                ((u16)0x0800)            </span><span class="comment">/* TIM1 Timer reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01598"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a345f05d3508a9fd5128208761feb29fb"> 1598</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB2RSTR_SPI1RST                ((u16)0x1000)            </span><span class="comment">/* SPI 1 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01599"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa129b34dbaf6c5301f751410ab4668ca"> 1599</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB2RSTR_TIM8RST                ((u16)0x2000)            </span><span class="comment">/* TIM8 Timer reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01600"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae7ae8e338b3b42ad037e9e5b6eeb2c41"> 1600</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB2RSTR_USART1RST              ((u16)0x4000)            </span><span class="comment">/* USART1 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01601"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a285db3fa6eae87b5e23595bed50216ae"> 1601</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB2RSTR_ADC3RST                ((u16)0x8000)            </span><span class="comment">/* ADC3 interface reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;</div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="comment">/*****************  Bit definition for RCC_APB1RSTR register  *****************/</span></div>
<div class="line"><a name="l01605"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a51ca4659706d0e00333d4abff049dc0d"> 1605</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM2RST                ((u32)0x00000001)        </span><span class="comment">/* Timer 2 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01606"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8680c562fd372b494a160594525d7ce9"> 1606</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1RSTR_TIM3RST                ((u32)0x00000002)        </span><span class="comment">/* Timer 3 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01607"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6a720364de988965b6d2f91ed6519570"> 1607</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1RSTR_TIM4RST                ((u32)0x00000004)        </span><span class="comment">/* Timer 4 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01608"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1d1233dd5266ba55d9951e3b1a334552"> 1608</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1RSTR_TIM5RST                ((u32)0x00000008)        </span><span class="comment">/* Timer 5 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01609"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8d64bd82cf47a209afebc7d663e28383"> 1609</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1RSTR_TIM6RST                ((u32)0x00000010)        </span><span class="comment">/* Timer 6 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01610"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a40b1d355ee76ad9a044ad37f1629e760"> 1610</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1RSTR_TIM7RST                ((u32)0x00000020)        </span><span class="comment">/* Timer 7 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01611"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0d2591ac0655a8798f4c16cef97e6f94"> 1611</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1RSTR_WWDGRST                ((u32)0x00000800)        </span><span class="comment">/* Window Watchdog reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01612"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0a6289a35547cf0d5300706f9baa18ea"> 1612</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1RSTR_SPI2RST                ((u32)0x00004000)        </span><span class="comment">/* SPI 2 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01613"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a261e0f1b39cd1cab41ec6bf40c21867b"> 1613</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1RSTR_SPI3RST                ((u32)0x00008000)        </span><span class="comment">/* SPI 3 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01614"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a195c39f08384ca1fa13b53a31d65d0a5"> 1614</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1RSTR_USART2RST              ((u32)0x00020000)        </span><span class="comment">/* USART 2 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01615"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a766478ebdcbb647eb3f32962543bd194"> 1615</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1RSTR_USART3RST              ((u32)0x00040000)        </span><span class="comment">/* RUSART 3 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01616"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0802e99fa9eb9388393af3135ca2cb2b"> 1616</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1RSTR_UART4RST               ((u32)0x00080000)        </span><span class="comment">/* USART 4 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01617"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5e4d54359192c58725e5ece2b539f8ee"> 1617</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1RSTR_UART5RST               ((u32)0x00100000)        </span><span class="comment">/* USART 5 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01618"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adcd25346a7d7b0009090adfbca899b93"> 1618</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1RSTR_I2C1RST                ((u32)0x00200000)        </span><span class="comment">/* I2C 1 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01619"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a412d59407e5dad43cf8ae1ea6f8bc5c3"> 1619</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1RSTR_I2C2RST                ((u32)0x00400000)        </span><span class="comment">/* I2C 2 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01620"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a51baa4f973f66eb9781d690fa061f97f"> 1620</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1RSTR_USBRST                 ((u32)0x00800000)        </span><span class="comment">/* USB reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01621"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abc9931aa7274a24666d5f7c45f77849e"> 1621</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1RSTR_CANRST                 ((u32)0x02000000)        </span><span class="comment">/* CAN reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01622"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3d90a520513e93163dd96058874ba7b0"> 1622</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1RSTR_BKPRST                 ((u32)0x08000000)        </span><span class="comment">/* Backup interface reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01623"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a274d8cb48f0e89831efabea66d64af2a"> 1623</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1RSTR_PWRRST                 ((u32)0x10000000)        </span><span class="comment">/* Power interface reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01624"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7fb9c125237cfe5b6436ca795e7f3564"> 1624</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1RSTR_DACRST                 ((u32)0x20000000)        </span><span class="comment">/* DAC interface reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;</div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="comment">/******************  Bit definition for RCC_AHBENR register  ******************/</span></div>
<div class="line"><a name="l01628"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac8c3053f1ce37c9f643f0e31471927ea"> 1628</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_DMA1EN                   ((u16)0x0001)            </span><span class="comment">/* DMA1 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01629"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5c1919d23da5027f6d44fda6963fc984"> 1629</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_AHBENR_DMA2EN                   ((u16)0x0002)            </span><span class="comment">/* DMA2 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01630"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a295a704767cb94ee624cbc4dd4c4cd9a"> 1630</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_AHBENR_SRAMEN                   ((u16)0x0004)            </span><span class="comment">/* SRAM interface clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01631"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a67a12de126652d191a1bc2c114c3395a"> 1631</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_AHBENR_FLITFEN                  ((u16)0x0010)            </span><span class="comment">/* FLITF clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01632"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ade3ee302bf659a2bfbf75e1a00630242"> 1632</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_AHBENR_CRCEN                    ((u16)0x0040)            </span><span class="comment">/* CRC clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01633"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa9cb07b151b9ea4c8e34f2af743ee0ea"> 1633</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_AHBENR_FSMCEN                   ((u16)0x0100)            </span><span class="comment">/* FSMC clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01634"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaedfef4e0ebcbd9d052b33bb496801f4"> 1634</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_AHBENR_SDIOEN                   ((u16)0x0400)            </span><span class="comment">/* SDIO clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;</div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="comment">/******************  Bit definition for RCC_APB2ENR register  *****************/</span></div>
<div class="line"><a name="l01638"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af67d9fc402ce254dd914525bee7361a6"> 1638</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_AFIOEN                  ((u16)0x0001)            </span><span class="comment">/* Alternate Function I/O clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01639"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad7b860fbeb386425bd7d4ef00ce17c27"> 1639</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB2ENR_IOPAEN                  ((u16)0x0004)            </span><span class="comment">/* I/O port A clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01640"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa9ba85777143e752841c2e6a6977deb9"> 1640</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB2ENR_IOPBEN                  ((u16)0x0008)            </span><span class="comment">/* I/O port B clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01641"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a443ef1518a62fa7ecee3f1386b545d8c"> 1641</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB2ENR_IOPCEN                  ((u16)0x0010)            </span><span class="comment">/* I/O port C clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01642"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a778a0ac70714122cf143a6b7b275cc83"> 1642</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB2ENR_IOPDEN                  ((u16)0x0020)            </span><span class="comment">/* I/O port D clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01643"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae6193d7181f2f19656f08d40182b6f9d"> 1643</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB2ENR_IOPEEN                  ((u16)0x0040)            </span><span class="comment">/* I/O port E clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01644"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a362395fa4b2b8375717f4bf521411596"> 1644</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB2ENR_IOPFEN                  ((u16)0x0080)            </span><span class="comment">/* I/O port F clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01645"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3456ae618be58c593cff70c4b04e15cc"> 1645</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB2ENR_IOPGEN                  ((u16)0x0100)            </span><span class="comment">/* I/O port G clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01646"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a57b9f50cb96a2e4ceba37728b4a32a42"> 1646</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB2ENR_ADC1EN                  ((u16)0x0200)            </span><span class="comment">/* ADC 1 interface clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01647"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a11a9732e1cef24f107e815caecdbb445"> 1647</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB2ENR_ADC2EN                  ((u16)0x0400)            </span><span class="comment">/* ADC 2 interface clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01648"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a25852ad4ebc09edc724814de967816bc"> 1648</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB2ENR_TIM1EN                  ((u16)0x0800)            </span><span class="comment">/* TIM1 Timer clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01649"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae08a3510371b9234eb96369c91d3552f"> 1649</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB2ENR_SPI1EN                  ((u16)0x1000)            </span><span class="comment">/* SPI 1 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01650"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3669393b3538bc4543184d4bccd0b292"> 1650</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB2ENR_TIM8EN                  ((u16)0x2000)            </span><span class="comment">/* TIM8 Timer clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01651"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4666bb90842e8134b32e6a34a0f165f3"> 1651</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB2ENR_USART1EN                ((u16)0x4000)            </span><span class="comment">/* USART1 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01652"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5df23f931ddad97274ce7e2050b90a5a"> 1652</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB2ENR_ADC3EN                  ((u16)0x8000)            </span><span class="comment">/* DMA1 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;</div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="comment">/*****************  Bit definition for RCC_APB1ENR register  ******************/</span></div>
<div class="line"><a name="l01656"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acd3966a4d6ae47f06b3c095eaf26a610"> 1656</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM2EN                  ((u32)0x00000001)        </span><span class="comment">/* Timer 2 clock enabled*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01657"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a75bfa33eb00ee30c6e22f7ceea464ac7"> 1657</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1ENR_TIM3EN                  ((u32)0x00000002)        </span><span class="comment">/* Timer 3 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01658"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad4fbbf6b1beeec92c7d80e9e05bd1461"> 1658</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1ENR_TIM4EN                  ((u32)0x00000004)        </span><span class="comment">/* Timer 4 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01659"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a49abbbc8fd297c544df2d337b28f80e4"> 1659</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1ENR_TIM5EN                  ((u32)0x00000008)        </span><span class="comment">/* Timer 5 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01660"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afb0279b1f0ff35c2df728d9653cabc0c"> 1660</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1ENR_TIM6EN                  ((u32)0x00000010)        </span><span class="comment">/* Timer 6 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01661"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab595fbaf4167297d8fe2825e41f41990"> 1661</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1ENR_TIM7EN                  ((u32)0x00000020)        </span><span class="comment">/* Timer 7 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01662"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af712b922ee776a972d2efa3da0ea4733"> 1662</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1ENR_WWDGEN                  ((u32)0x00000800)        </span><span class="comment">/* Window Watchdog clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01663"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afdce64692c44bf95efbf2fed054e59be"> 1663</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1ENR_SPI2EN                  ((u32)0x00004000)        </span><span class="comment">/* SPI 2 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01664"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8757f8d1e1ff1447e08e5abea4615083"> 1664</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1ENR_SPI3EN                  ((u32)0x00008000)        </span><span class="comment">/* SPI 3 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01665"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab840af4f735ec36419d61c7db3cfa00d"> 1665</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1ENR_USART2EN                ((u32)0x00020000)        </span><span class="comment">/* USART 2 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01666"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8033e0312aea02ae7eb2d57da13e8298"> 1666</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1ENR_USART3EN                ((u32)0x00040000)        </span><span class="comment">/* USART 3 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01667"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae6b0fe571aa29ed30389f87bdbf37b46"> 1667</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1ENR_UART4EN                 ((u32)0x00080000)        </span><span class="comment">/* USART 4 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01668"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a24a9eea153892405f53007f521efee2e"> 1668</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1ENR_UART5EN                 ((u32)0x00100000)        </span><span class="comment">/* USART 5 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01669"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5ca3afe0c517702b2d1366b692c8db0e"> 1669</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1ENR_I2C1EN                  ((u32)0x00200000)        </span><span class="comment">/* I2C 1 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01670"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afd7d1c3c7dbe20aea87a694ae15840f6"> 1670</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1ENR_I2C2EN                  ((u32)0x00400000)        </span><span class="comment">/* I2C 2 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01671"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a563ec3f13e60adc91bc8741c5cc8184f"> 1671</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1ENR_USBEN                   ((u32)0x00800000)        </span><span class="comment">/* USB clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01672"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad447a7fe0f4949f283ea5617eb0535f7"> 1672</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1ENR_CANEN                   ((u32)0x02000000)        </span><span class="comment">/* CAN clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01673"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad32a0efcb7062b8ffbf77865951d2a54"> 1673</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1ENR_BKPEN                   ((u32)0x08000000)        </span><span class="comment">/* Backup interface clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01674"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5c19997ccd28464b80a7c3325da0ca60"> 1674</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1ENR_PWREN                   ((u32)0x10000000)        </span><span class="comment">/* Power interface clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01675"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a087968e2786321fb8645c46b22eea132"> 1675</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_APB1ENR_DACEN                   ((u32)0x20000000)        </span><span class="comment">/* DAC interface clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;</div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="comment">/*******************  Bit definition for RCC_BDCR register  *******************/</span></div>
<div class="line"><a name="l01679"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a00145f8814cb9a5b180d76499d97aead"> 1679</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSEON                      ((u32)0x00000001)        </span><span class="comment">/* External Low Speed oscillator enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01680"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aafca81172ed857ce6b94582fcaada87c"> 1680</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_BDCR_LSERDY                     ((u32)0x00000002)        </span><span class="comment">/* External Low Speed oscillator Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01681"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a542dffd7f8dc4da5401b54d822a22af0"> 1681</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_BDCR_LSEBYP                     ((u32)0x00000004)        </span><span class="comment">/* External Low Speed oscillator Bypass */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01683"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abe30dbd38f6456990ee641648bc05d40"> 1683</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL                     ((u32)0x00000300)        </span><span class="comment">/* RTCSEL[1:0] bits (RTC clock source selection) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01684"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6701d58e40e4c16e9be49436fcbe23d0"> 1684</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_BDCR_RTCSEL_0                   ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01685"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aac4e378027f3293ec520ed6d18c633f4"> 1685</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_BDCR_RTCSEL_1                   ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="preprocessor"></span><span class="comment">/* RTC congiguration */</span></div>
<div class="line"><a name="l01687"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af9c65ae31ae9175346857b1ace10645c"> 1687</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL_NOCLOCK             ((u32)0x00000000)        </span><span class="comment">/* No clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01688"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a07f6cd2e581dabf6d442145603033205"> 1688</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_BDCR_RTCSEL_LSE                 ((u32)0x00000100)        </span><span class="comment">/* LSE oscillator clock used as RTC clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01689"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a66773d3ffb98fb0c7a72e39a224f1cfd"> 1689</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_BDCR_RTCSEL_LSI                 ((u32)0x00000200)        </span><span class="comment">/* LSI oscillator clock used as RTC clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01690"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac9db61bfa161573b4225c147d4ea0c3e"> 1690</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_BDCR_RTCSEL_HSE                 ((u32)0x00000300)        </span><span class="comment">/* HSE oscillator clock divided by 128 used as RTC clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01692"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a79ea6f2df75f09b17df9582037ed6a53"> 1692</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCEN                      ((u32)0x00008000)        </span><span class="comment">/* RTC clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01693"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2b85b3ab656dfa2809b15e6e530c17a2"> 1693</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_BDCR_BDRST                      ((u32)0x00010000)        </span><span class="comment">/* Backup domain software reset  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;</div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="comment">/*******************  Bit definition for RCC_CSR register  ********************/</span>  </div>
<div class="line"><a name="l01697"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a803cbf97bda1ebaf9afee2a3c9f0851b"> 1697</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_LSION                       ((u32)0x00000001)        </span><span class="comment">/* Internal Low Speed oscillator enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01698"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab569110e757aee573ebf9ad80812e8bb"> 1698</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CSR_LSIRDY                      ((u32)0x00000002)        </span><span class="comment">/* Internal Low Speed oscillator Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01699"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afc26c5996b14005a70afbeaa29aae716"> 1699</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CSR_RMVF                        ((u32)0x01000000)        </span><span class="comment">/* Remove reset flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01700"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4e26d2902d11e638cd0b702332f53ab1"> 1700</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CSR_PINRSTF                     ((u32)0x04000000)        </span><span class="comment">/* PIN reset flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01701"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a837e2d7e2395ac45ebe2aea95ecde9bf"> 1701</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CSR_PORRSTF                     ((u32)0x08000000)        </span><span class="comment">/* POR/PDR reset flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01702"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a16e89534934436ee8958440882b71e6f"> 1702</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CSR_SFTRSTF                     ((u32)0x10000000)        </span><span class="comment">/* Software Reset flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01703"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a22a7079ba87dd7acd5ed7fe7b704e85f"> 1703</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CSR_IWDGRSTF                    ((u32)0x20000000)        </span><span class="comment">/* Independent Watchdog reset flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01704"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acabd7bbde7e78c9c8f5fd46e34771826"> 1704</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CSR_WWDGRSTF                    ((u32)0x40000000)        </span><span class="comment">/* Window watchdog reset flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01705"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a675455250b91f125d52f5d347c2c0fbf"> 1705</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RCC_CSR_LPWRRSTF                    ((u32)0x80000000)        </span><span class="comment">/* Low-Power reset flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;</div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;</div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="comment">/*                General Purpose and Alternate Function IO                   */</span></div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;</div>
<div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="comment">/*******************  Bit definition for GPIO_CRL register  *******************/</span></div>
<div class="line"><a name="l01716"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a423aaaebb1846603eaf2b91f7d2b9fa1"> 1716</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE                       ((u32)0x33333333)        </span><span class="comment">/* Port x mode bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01718"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2cdd3f5cad389fbe7c96458fb115035b"> 1718</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE0                      ((u32)0x00000003)        </span><span class="comment">/* MODE0[1:0] bits (Port x mode bits, pin 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01719"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1facefbe58e0198f424d1e4487af72f6"> 1719</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRL_MODE0_0                    ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01720"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8e03107c8dbdeb512d612bb52d88014e"> 1720</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRL_MODE0_1                    ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01722"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3ba5b9f5ed5a0ed429893f9cf0425328"> 1722</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE1                      ((u32)0x00000030)        </span><span class="comment">/* MODE1[1:0] bits (Port x mode bits, pin 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01723"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae58972b411ad8d1f9ac4de980bde84d6"> 1723</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRL_MODE1_0                    ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01724"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a321825c44a1d436fa483fdf363791ebc"> 1724</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRL_MODE1_1                    ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01726"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a97a6c37c1f5fc8e89ae2cb017c4f545b"> 1726</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE2                      ((u32)0x00000300)        </span><span class="comment">/* MODE2[1:0] bits (Port x mode bits, pin 2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01727"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1acdc817f1d3a0ceedbe13f4ce625a2d"> 1727</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRL_MODE2_0                    ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01728"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5ed274efc4fbcb5a6b9e733fc23f6343"> 1728</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRL_MODE2_1                    ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01730"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac4f6e7d1dcc681e79e3ec70f3c13dff7"> 1730</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE3                      ((u32)0x00003000)        </span><span class="comment">/* MODE3[1:0] bits (Port x mode bits, pin 3) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01731"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7894b794fc3568954dcd0bf4ce97f291"> 1731</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRL_MODE3_0                    ((u32)0x00001000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01732"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae2e0d4d691512704d52c9a4d94921a37"> 1732</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRL_MODE3_1                    ((u32)0x00002000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01734"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a88c0d876b6305cbf60ec6b3add96658b"> 1734</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE4                      ((u32)0x00030000)        </span><span class="comment">/* MODE4[1:0] bits (Port x mode bits, pin 4) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01735"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae110cd4ac6cc9ad00eec9089ab08a43e"> 1735</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRL_MODE4_0                    ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01736"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a78534f019846a3c2a541c346798a480b"> 1736</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRL_MODE4_1                    ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01738"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6baa7197a06e539323e0d551a19500d9"> 1738</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE5                      ((u32)0x00300000)        </span><span class="comment">/* MODE5[1:0] bits (Port x mode bits, pin 5) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01739"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4264ac5999e94bb3807ea2078fa2b7a6"> 1739</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRL_MODE5_0                    ((u32)0x00100000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01740"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a13de7f1f4a2b6db8afc28785e30d32c7"> 1740</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRL_MODE5_1                    ((u32)0x00200000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01742"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4b353c5507b6cc8575a89a4f445dafd6"> 1742</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE6                      ((u32)0x03000000)        </span><span class="comment">/* MODE6[1:0] bits (Port x mode bits, pin 6) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01743"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aeda9df54fcfbcb8ee978785b08b0b0e6"> 1743</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRL_MODE6_0                    ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01744"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9c5ba2cfc5febb76210d8cc10a815cd0"> 1744</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRL_MODE6_1                    ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01746"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9050a4d57b9ed8190d730a98bdf4d3f1"> 1746</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE7                      ((u32)0x30000000)        </span><span class="comment">/* MODE7[1:0] bits (Port x mode bits, pin 7) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01747"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a441dd58c2652fdd2787c827165a7f052"> 1747</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRL_MODE7_0                    ((u32)0x10000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01748"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae043168c37d4a1c133a9da8cdd94080e"> 1748</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRL_MODE7_1                    ((u32)0x20000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;</div>
<div class="line"><a name="l01751"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4b71e50e58307256aad81040c855f66c"> 1751</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF                        ((u32)0xCCCCCCCC)        </span><span class="comment">/* Port x configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01753"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a58c66290c450d7078597125c0e127903"> 1753</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF0                       ((u32)0x0000000C)        </span><span class="comment">/* CNF0[1:0] bits (Port x configuration bits, pin 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01754"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0bf8a6e162d564a0f69b580d417acae8"> 1754</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRL_CNF0_0                     ((u32)0x00000004)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01755"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5291190c37de6ae57e06e8586a393a59"> 1755</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRL_CNF0_1                     ((u32)0x00000008)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01757"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af9ca2d3a0f7587608aba569acde3317b"> 1757</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF1                       ((u32)0x000000C0)        </span><span class="comment">/* CNF1[1:0] bits (Port x configuration bits, pin 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01758"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7a3173c39ee01b0389024f8612469cf2"> 1758</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRL_CNF1_0                     ((u32)0x00000040)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01759"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a32d35220984bf84c5eaae064e3defc3a"> 1759</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRL_CNF1_1                     ((u32)0x00000080)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01761"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a63db6056280880a85b6103195d6d43ac"> 1761</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF2                       ((u32)0x00000C00)        </span><span class="comment">/* CNF2[1:0] bits (Port x configuration bits, pin 2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01762"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad5a2a2770e852c94f4b75c4ca0e6a89e"> 1762</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRL_CNF2_0                     ((u32)0x00000400)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01763"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aae7c1604bc9d187e8d339385b6be7c05"> 1763</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRL_CNF2_1                     ((u32)0x00000800)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01765"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5b201ed339a417f4a6b16c75ad473ff2"> 1765</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF3                       ((u32)0x0000C000)        </span><span class="comment">/* CNF3[1:0] bits (Port x configuration bits, pin 3) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01766"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab8ee38d349593c64ca11c3b901289fd6"> 1766</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRL_CNF3_0                     ((u32)0x00004000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01767"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3fc2aa63cf9d1e41e90e83686efac0be"> 1767</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRL_CNF3_1                     ((u32)0x00008000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01769"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad2ae25542ecc928b5be2efa02cb65a7d"> 1769</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF4                       ((u32)0x000C0000)        </span><span class="comment">/* CNF4[1:0] bits (Port x configuration bits, pin 4) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01770"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7c8e19f954197c54c587df29aad5047e"> 1770</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRL_CNF4_0                     ((u32)0x00040000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01771"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6cabe5a2a5ee896d7abf4471d48b4591"> 1771</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRL_CNF4_1                     ((u32)0x00080000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01773"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a36bc3cc93deb6d6223f5868e73b70115"> 1773</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF5                       ((u32)0x00C00000)        </span><span class="comment">/* CNF5[1:0] bits (Port x configuration bits, pin 5) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01774"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad5aa19ce2af8682762cccaa141ec2949"> 1774</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRL_CNF5_0                     ((u32)0x00400000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01775"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adae9d028c9c08feab521de69344ef2bb"> 1775</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRL_CNF5_1                     ((u32)0x00800000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01777"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab14aa5957aba048d58b8eecf7afd331a"> 1777</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF6                       ((u32)0x0C000000)        </span><span class="comment">/* CNF6[1:0] bits (Port x configuration bits, pin 6) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01778"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a363316a6d179a6b19f7742e6e976f30c"> 1778</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRL_CNF6_0                     ((u32)0x04000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01779"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0b03c0d4a3e05113f0e9315bffd522f6"> 1779</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRL_CNF6_1                     ((u32)0x08000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01781"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7ce116816638e3ef36b5a94e2fad38dd"> 1781</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF7                       ((u32)0xC0000000)        </span><span class="comment">/* CNF7[1:0] bits (Port x configuration bits, pin 7) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01782"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab9a0556440a284e54f5d6f94e4fabed6"> 1782</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRL_CNF7_0                     ((u32)0x40000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01783"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abb42794f5eb4dfef4df5bb9e73275347"> 1783</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRL_CNF7_1                     ((u32)0x80000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;</div>
<div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="comment">/*******************  Bit definition for GPIO_CRH register  *******************/</span></div>
<div class="line"><a name="l01787"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac114257ba9f8d812b8a18da30e4b9e07"> 1787</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE                       ((u32)0x33333333)        </span><span class="comment">/* Port x mode bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01789"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a989e5974697fe08359d1bcd9f76624a1"> 1789</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE8                      ((u32)0x00000003)        </span><span class="comment">/* MODE8[1:0] bits (Port x mode bits, pin 8) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01790"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a52b1bd12a10cafb51a9e4090f2826b78"> 1790</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRH_MODE8_0                    ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01791"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3756f19dcfb0be9f377d1335b716d8b6"> 1791</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRH_MODE8_1                    ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01793"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a950066b5b6fc68f7373bbcdd70ed28e1"> 1793</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE9                      ((u32)0x00000030)        </span><span class="comment">/* MODE9[1:0] bits (Port x mode bits, pin 9) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01794"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9bd8c2c6db28e9905cb7a9b8798e7b56"> 1794</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRH_MODE9_0                    ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01795"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7ea120b509cb127a36ccd5658b1f88b1"> 1795</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRH_MODE9_1                    ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01797"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1ac3791e8f42fa3d53d9d0f122feb76b"> 1797</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE10                     ((u32)0x00000300)        </span><span class="comment">/* MODE10[1:0] bits (Port x mode bits, pin 10) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01798"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad0ffaef25716156e25dc268af778969a"> 1798</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRH_MODE10_0                   ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01799"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a331c724df71676215d0090c9123628cd"> 1799</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRH_MODE10_1                   ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01801"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae99de91066740ee08d4a1f1e5bd3ee69"> 1801</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE11                     ((u32)0x00003000)        </span><span class="comment">/* MODE11[1:0] bits (Port x mode bits, pin 11) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01802"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5933c89958d25223e8b88b00a4dc522a"> 1802</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRH_MODE11_0                   ((u32)0x00001000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01803"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a52a6803a7c23e649416cb25942e0d113"> 1803</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRH_MODE11_1                   ((u32)0x00002000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01805"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9282af7b7fa56285cc805784ba0126dd"> 1805</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE12                     ((u32)0x00030000)        </span><span class="comment">/* MODE12[1:0] bits (Port x mode bits, pin 12) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01806"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a20adb71ffdd8dad9f2ae2b1e42b4809c"> 1806</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRH_MODE12_0                   ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01807"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6fd15ab3ae38aa1ad96c6361c5c24531"> 1807</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRH_MODE12_1                   ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01809"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4b20c047a004488b23e24d581935146c"> 1809</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE13                     ((u32)0x00300000)        </span><span class="comment">/* MODE13[1:0] bits (Port x mode bits, pin 13) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01810"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abcd514c53d9095c26b47e5206b734c24"> 1810</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRH_MODE13_0                   ((u32)0x00100000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01811"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8a07c5b52a5caa565c8eb8988c2f5b9c"> 1811</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRH_MODE13_1                   ((u32)0x00200000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01813"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a167bc46193971870fa4f3717f04e8299"> 1813</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE14                     ((u32)0x03000000)        </span><span class="comment">/* MODE14[1:0] bits (Port x mode bits, pin 14) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01814"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac343dc334e140a60b4e46332c733336b"> 1814</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRH_MODE14_0                   ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01815"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a15154111d901547358f87c767958e3a2"> 1815</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRH_MODE14_1                   ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01817"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afa7713e0cfe0e94c8435e4a537e77f14"> 1817</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE15                     ((u32)0x30000000)        </span><span class="comment">/* MODE15[1:0] bits (Port x mode bits, pin 15) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01818"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0f79bf2c41499678dcba5a72eb4183e1"> 1818</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRH_MODE15_0                   ((u32)0x10000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01819"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aebad3a6ac2874e7cd38cba27369da7d8"> 1819</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRH_MODE15_1                   ((u32)0x20000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;</div>
<div class="line"><a name="l01822"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a59019c41cf8244eab80bb023686c68a2"> 1822</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF                        ((u32)0xCCCCCCCC)        </span><span class="comment">/* Port x configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01824"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ace87ab29a8ba8aa75ed31f2482d93a16"> 1824</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF8                       ((u32)0x0000000C)        </span><span class="comment">/* CNF8[1:0] bits (Port x configuration bits, pin 8) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01825"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a76f35602ac8a9be36425faf6d68ecafb"> 1825</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRH_CNF8_0                     ((u32)0x00000004)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01826"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5e200a5a3b500ef22782e2a6267a2a63"> 1826</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRH_CNF8_1                     ((u32)0x00000008)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01828"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa1884160084a2e83912cdd1ef9ee8378"> 1828</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF9                       ((u32)0x000000C0)        </span><span class="comment">/* CNF9[1:0] bits (Port x configuration bits, pin 9) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01829"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac8152db5db71a40d79ae2a01cc826f9d"> 1829</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRH_CNF9_0                     ((u32)0x00000040)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01830"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4db7c6d54edcef8a714417c426966ad0"> 1830</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRH_CNF9_1                     ((u32)0x00000080)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01832"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afd9d14adc37b5e47c9c62f2ad7f5d800"> 1832</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF10                      ((u32)0x00000C00)        </span><span class="comment">/* CNF10[1:0] bits (Port x configuration bits, pin 10) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01833"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a36572f76f92f081a7353689019c560fb"> 1833</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRH_CNF10_0                    ((u32)0x00000400)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01834"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1878a0c7076953418f89ef3986eefa4a"> 1834</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRH_CNF10_1                    ((u32)0x00000800)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01836"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afdda3fcbd9a508bdfc2133bca746a563"> 1836</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF11                      ((u32)0x0000C000)        </span><span class="comment">/* CNF11[1:0] bits (Port x configuration bits, pin 11) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01837"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4b4db43bf530fbc40071bc55afdb8a12"> 1837</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRH_CNF11_0                    ((u32)0x00004000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01838"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a611063f86356e4bb141166e9714d09a6"> 1838</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRH_CNF11_1                    ((u32)0x00008000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01840"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7df966bbe464e265539646deca04f936"> 1840</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF12                      ((u32)0x000C0000)        </span><span class="comment">/* CNF12[1:0] bits (Port x configuration bits, pin 12) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01841"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa088520031f81f5d31377a438154160b"> 1841</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRH_CNF12_0                    ((u32)0x00040000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01842"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a96f2bdaf714b96bb2ff0fca5828ad328"> 1842</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRH_CNF12_1                    ((u32)0x00080000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01844"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aeaf717ae90411d43f184214af6ba48c1"> 1844</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF13                      ((u32)0x00C00000)        </span><span class="comment">/* CNF13[1:0] bits (Port x configuration bits, pin 13) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01845"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afd4f7c84833863dc528f4ebfdf2033ee"> 1845</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRH_CNF13_0                    ((u32)0x00400000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01846"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4087c56a3b179f61cb2bb207236bbc0e"> 1846</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRH_CNF13_1                    ((u32)0x00800000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01848"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a675b06b78f03c59517257ed709d0714a"> 1848</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF14                      ((u32)0x0C000000)        </span><span class="comment">/* CNF14[1:0] bits (Port x configuration bits, pin 14) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01849"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa9c3bc0232af0e0ae1e4146320048109"> 1849</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRH_CNF14_0                    ((u32)0x04000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01850"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a39b7deb9a6f017ac1f554dae003c3d6b"> 1850</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRH_CNF14_1                    ((u32)0x08000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01852"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a778bedf9e530d780496a427f3f7239a9"> 1852</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF15                      ((u32)0xC0000000)        </span><span class="comment">/* CNF15[1:0] bits (Port x configuration bits, pin 15) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01853"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a76f6ebf102a5788df027573b13a6438c"> 1853</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRH_CNF15_0                    ((u32)0x40000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01854"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afd696e9e854d83886aa713bcad9fcf8d"> 1854</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  GPIO_CRH_CNF15_1                    ((u32)0x80000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;</div>
<div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="comment">/*******************  Bit definition for GPIO_IDR register  *******************/</span></div>
<div class="line"><a name="l01858"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac7a850e3aa5c1543380ef3ac4136cc11"> 1858</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR0                        ((u16)0x0001)            </span><span class="comment">/* Port input data, bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01859"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aba8fd128cd05bfd794c8cdcde0881019"> 1859</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_IDR_IDR1                        ((u16)0x0002)            </span><span class="comment">/* Port input data, bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01860"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae9784fabf7bbd2ebdb5f7e2630234fb4"> 1860</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_IDR_IDR2                        ((u16)0x0004)            </span><span class="comment">/* Port input data, bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01861"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0a6d373ac7af05410cfbc4d35d996ca8"> 1861</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_IDR_IDR3                        ((u16)0x0008)            </span><span class="comment">/* Port input data, bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01862"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a478dccec7de2abcbd927ed6923ef32c7"> 1862</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_IDR_IDR4                        ((u16)0x0010)            </span><span class="comment">/* Port input data, bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01863"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac20a373bc5a5869e3ce5c87a26cc5c26"> 1863</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_IDR_IDR5                        ((u16)0x0020)            </span><span class="comment">/* Port input data, bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01864"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9c647c0fa98de3db7abe16149e56b912"> 1864</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_IDR_IDR6                        ((u16)0x0040)            </span><span class="comment">/* Port input data, bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01865"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a21781c5e4e74462c4d48b0619f3735f2"> 1865</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_IDR_IDR7                        ((u16)0x0080)            </span><span class="comment">/* Port input data, bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01866"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae6cd32d3b32f70f4d0e7a7635fb22969"> 1866</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_IDR_IDR8                        ((u16)0x0100)            </span><span class="comment">/* Port input data, bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01867"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2c804c5fca2b891e63c691872c440253"> 1867</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_IDR_IDR9                        ((u16)0x0200)            </span><span class="comment">/* Port input data, bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01868"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa7d58438899588f2a4eeeb7d1f9607d9"> 1868</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_IDR_IDR10                       ((u16)0x0400)            </span><span class="comment">/* Port input data, bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01869"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4b8c6e2fcd0bf5b5284008e1b4d72fb8"> 1869</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_IDR_IDR11                       ((u16)0x0800)            </span><span class="comment">/* Port input data, bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01870"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a56777a4d0c73a16970b2b7d7ca7dda18"> 1870</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_IDR_IDR12                       ((u16)0x1000)            </span><span class="comment">/* Port input data, bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01871"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a45d488afaf42e3a447b274f73486ad00"> 1871</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_IDR_IDR13                       ((u16)0x2000)            </span><span class="comment">/* Port input data, bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01872"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a811118b05ed3aff70264813823a69851"> 1872</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_IDR_IDR14                       ((u16)0x4000)            </span><span class="comment">/* Port input data, bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01873"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abccccbeaa1672daedf0837b60dfd5b45"> 1873</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_IDR_IDR15                       ((u16)0x8000)            </span><span class="comment">/* Port input data, bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;</div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="comment">/*******************  Bit definition for GPIO_ODR register  *******************/</span></div>
<div class="line"><a name="l01877"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3fdb4b0764d21e748916ea683a9c2d51"> 1877</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR0                        ((u16)0x0001)            </span><span class="comment">/* Port output data, bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01878"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a410ccbcd45e0c2a52f4785bf931f447e"> 1878</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_ODR_ODR1                        ((u16)0x0002)            </span><span class="comment">/* Port output data, bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01879"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa7065029983e1d4b3e5d29c39c806fcb"> 1879</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_ODR_ODR2                        ((u16)0x0004)            </span><span class="comment">/* Port output data, bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01880"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae76bac33647c09342ce6aa992546f7a2"> 1880</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_ODR_ODR3                        ((u16)0x0008)            </span><span class="comment">/* Port output data, bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01881"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afa23bde84b70b480e5348394cee5d8f2"> 1881</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_ODR_ODR4                        ((u16)0x0010)            </span><span class="comment">/* Port output data, bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01882"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad3a874859723b3e8fe7ce1a68afa9afd"> 1882</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_ODR_ODR5                        ((u16)0x0020)            </span><span class="comment">/* Port output data, bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01883"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a00ae0b0c4bc32f9b21b1bc1cea174230"> 1883</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_ODR_ODR6                        ((u16)0x0040)            </span><span class="comment">/* Port output data, bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01884"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a12b634cee6d6e10f6cf464e28e164b3c"> 1884</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_ODR_ODR7                        ((u16)0x0080)            </span><span class="comment">/* Port output data, bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01885"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9280b6d2fc7b12bd6fe91e82b9feb377"> 1885</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_ODR_ODR8                        ((u16)0x0100)            </span><span class="comment">/* Port output data, bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01886"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2ec739eff617930cb7c60ef7aab6ba58"> 1886</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_ODR_ODR9                        ((u16)0x0200)            </span><span class="comment">/* Port output data, bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01887"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab32f8a517f25bcae7b60330523ff878a"> 1887</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_ODR_ODR10                       ((u16)0x0400)            </span><span class="comment">/* Port output data, bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01888"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3133087355e6c2f73db21065f74b8254"> 1888</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_ODR_ODR11                       ((u16)0x0800)            </span><span class="comment">/* Port output data, bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01889"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af62ec1e54fb8b76bd2f31aa4c32852f0"> 1889</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_ODR_ODR12                       ((u16)0x1000)            </span><span class="comment">/* Port output data, bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01890"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae15416db0d5f54d03e101d7a84bafd0d"> 1890</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_ODR_ODR13                       ((u16)0x2000)            </span><span class="comment">/* Port output data, bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01891"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a93c550f614a85b6f7889559010c4f0b3"> 1891</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_ODR_ODR14                       ((u16)0x4000)            </span><span class="comment">/* Port output data, bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01892"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af788434fb27537f1a3f508b1cedbfbab"> 1892</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_ODR_ODR15                       ((u16)0x8000)            </span><span class="comment">/* Port output data, bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;</div>
<div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="comment">/******************  Bit definition for GPIO_BSRR register  *******************/</span></div>
<div class="line"><a name="l01896"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4bdfbe2a618de42c420de923b2f8507d"> 1896</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS0                        ((u32)0x00000001)        </span><span class="comment">/* Port x Set bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01897"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a316604d9223fee0c0591b58bd42b5f51"> 1897</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BS1                        ((u32)0x00000002)        </span><span class="comment">/* Port x Set bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01898"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acc89617a25217236b94eec1fd93891cb"> 1898</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BS2                        ((u32)0x00000004)        </span><span class="comment">/* Port x Set bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01899"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a79e5ac9ace2d797ecfcc3d633c7ca52f"> 1899</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BS3                        ((u32)0x00000008)        </span><span class="comment">/* Port x Set bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01900"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a692f3966c5260fd55f3bb09829f69e75"> 1900</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BS4                        ((u32)0x00000010)        </span><span class="comment">/* Port x Set bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01901"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5ea824455e136eee60ec17f42dabab0b"> 1901</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BS5                        ((u32)0x00000020)        </span><span class="comment">/* Port x Set bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01902"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a69b3333e39824fde00bc36b181de3929"> 1902</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BS6                        ((u32)0x00000040)        </span><span class="comment">/* Port x Set bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01903"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af9836771d1c021b9b7350fd3c3d544b0"> 1903</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BS7                        ((u32)0x00000080)        </span><span class="comment">/* Port x Set bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01904"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2c295b6482aa91ef51198e570166f60f"> 1904</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BS8                        ((u32)0x00000100)        </span><span class="comment">/* Port x Set bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01905"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a49258fbb201ec8e332b248bbd0370b07"> 1905</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BS9                        ((u32)0x00000200)        </span><span class="comment">/* Port x Set bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01906"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adbe42933da56edaa62f89d6fb5093b32"> 1906</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BS10                       ((u32)0x00000400)        </span><span class="comment">/* Port x Set bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01907"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a71b06aba868da67827335c823cde772c"> 1907</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BS11                       ((u32)0x00000800)        </span><span class="comment">/* Port x Set bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01908"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a34dec3bc91096fccb3339f2d6d181846"> 1908</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BS12                       ((u32)0x00001000)        </span><span class="comment">/* Port x Set bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01909"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1ea853befe5a2a238f0e0fe5d6c41b9c"> 1909</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BS13                       ((u32)0x00002000)        </span><span class="comment">/* Port x Set bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01910"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a24e32d8f8af43a171ed1a4c7eb202d17"> 1910</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BS14                       ((u32)0x00004000)        </span><span class="comment">/* Port x Set bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01911"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad8427fb5c9074e51fbf27480a6a65a80"> 1911</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BS15                       ((u32)0x00008000)        </span><span class="comment">/* Port x Set bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01913"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a44316fb208a551d63550ab435a65faaf"> 1913</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR0                        ((u32)0x00010000)        </span><span class="comment">/* Port x Reset bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01914"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a855ce6a1019d453bd1fbe9f61b5531b8"> 1914</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BR1                        ((u32)0x00020000)        </span><span class="comment">/* Port x Reset bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01915"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7ac2103861a8ab0c8c8fed5e3bf7db0a"> 1915</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BR2                        ((u32)0x00040000)        </span><span class="comment">/* Port x Reset bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01916"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af256a26094e33026f7f575f04d0e05c9"> 1916</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BR3                        ((u32)0x00080000)        </span><span class="comment">/* Port x Reset bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01917"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac84f66118397bb661ad9edfdd50432f0"> 1917</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BR4                        ((u32)0x00100000)        </span><span class="comment">/* Port x Reset bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01918"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a09a777f006ef68641e80110f20117a8d"> 1918</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BR5                        ((u32)0x00200000)        </span><span class="comment">/* Port x Reset bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01919"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8695c8bfcc32bda2806805339db1e8ce"> 1919</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BR6                        ((u32)0x00400000)        </span><span class="comment">/* Port x Reset bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01920"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aba577e8f2650976f219ad7ad93244f8a"> 1920</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BR7                        ((u32)0x00800000)        </span><span class="comment">/* Port x Reset bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01921"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaedbc146cc7659d51bc5f472d3a405ee"> 1921</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BR8                        ((u32)0x01000000)        </span><span class="comment">/* Port x Reset bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01922"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa3e0c779115c59cb98e021ede5605df3"> 1922</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BR9                        ((u32)0x02000000)        </span><span class="comment">/* Port x Reset bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01923"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a98581ac23be9f4fa003686d2ea523a81"> 1923</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BR10                       ((u32)0x04000000)        </span><span class="comment">/* Port x Reset bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01924"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acedacd6c3e840a8172269cac3dbb550b"> 1924</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BR11                       ((u32)0x08000000)        </span><span class="comment">/* Port x Reset bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01925"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4622e78de418b59cd4199928801b6958"> 1925</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BR12                       ((u32)0x10000000)        </span><span class="comment">/* Port x Reset bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01926"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a292c1d0172620e0454ccc36f91f0c6ea"> 1926</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BR13                       ((u32)0x20000000)        </span><span class="comment">/* Port x Reset bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01927"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a32477ac5ab4f5c7257ca332bb691b7cf"> 1927</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BR14                       ((u32)0x40000000)        </span><span class="comment">/* Port x Reset bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01928"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3c6d612adeaae9b26d0ea4af74ffe1cd"> 1928</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BSRR_BR15                       ((u32)0x80000000)        </span><span class="comment">/* Port x Reset bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;</div>
<div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="comment">/*******************  Bit definition for GPIO_BRR register  *******************/</span></div>
<div class="line"><a name="l01932"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad8acd11feb4223a7ca438effb3d926fc"> 1932</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR0                         ((u16)0x0001)            </span><span class="comment">/* Port x Reset bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01933"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a68f94e96c502467ad528983494cb6645"> 1933</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BRR_BR1                         ((u16)0x0002)            </span><span class="comment">/* Port x Reset bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01934"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aeebe4dddede0f14e00885b70c09bbd09"> 1934</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BRR_BR2                         ((u16)0x0004)            </span><span class="comment">/* Port x Reset bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01935"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a95b3047fcdfe9269f5a94b6412ec6a3c"> 1935</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BRR_BR3                         ((u16)0x0008)            </span><span class="comment">/* Port x Reset bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01936"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8fc7d79f0103f892f8c3a87d8038525a"> 1936</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BRR_BR4                         ((u16)0x0010)            </span><span class="comment">/* Port x Reset bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01937"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6cc7663eaa1496185041af93b4ff808b"> 1937</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BRR_BR5                         ((u16)0x0020)            </span><span class="comment">/* Port x Reset bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01938"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afa84d5cb9d0a0a945389ad0fef07eb2a"> 1938</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BRR_BR6                         ((u16)0x0040)            </span><span class="comment">/* Port x Reset bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01939"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5110afe1f5bda4fde7983b447ce162c4"> 1939</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BRR_BR7                         ((u16)0x0080)            </span><span class="comment">/* Port x Reset bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01940"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae1560a3457fcec47c6f1871cf225557e"> 1940</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BRR_BR8                         ((u16)0x0100)            </span><span class="comment">/* Port x Reset bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01941"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a248ac798aa8fdd42573fa6ff4762ba58"> 1941</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BRR_BR9                         ((u16)0x0200)            </span><span class="comment">/* Port x Reset bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01942"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8fe20398333e9f7e5c247e0bcfcd1d31"> 1942</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BRR_BR10                        ((u16)0x0400)            </span><span class="comment">/* Port x Reset bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01943"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac65c4bf495800254168edce220f12294"> 1943</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BRR_BR11                        ((u16)0x0800)            </span><span class="comment">/* Port x Reset bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01944"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a443c4943581f7590d706b183fb47250e"> 1944</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BRR_BR12                        ((u16)0x1000)            </span><span class="comment">/* Port x Reset bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01945"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a41f1e586a459fe54089921daed6b99cc"> 1945</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BRR_BR13                        ((u16)0x2000)            </span><span class="comment">/* Port x Reset bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01946"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4a77aa07922b7541f1e1c936a6651713"> 1946</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BRR_BR14                        ((u16)0x4000)            </span><span class="comment">/* Port x Reset bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01947"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab2ab1e0d0902e871836ae13d70c566df"> 1947</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_BRR_BR15                        ((u16)0x8000)            </span><span class="comment">/* Port x Reset bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;</div>
<div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="comment">/******************  Bit definition for GPIO_LCKR register  *******************/</span></div>
<div class="line"><a name="l01951"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af6ae6b6d787a6af758bfde54b6ae934f"> 1951</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0                       ((u32)0x00000001)        </span><span class="comment">/* Port x Lock bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01952"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a627d088ded79e6da761eaa880582372a"> 1952</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_LCKR_LCK1                       ((u32)0x00000002)        </span><span class="comment">/* Port x Lock bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01953"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac5a17a7348d45dbe2b2ea41a0908d7de"> 1953</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_LCKR_LCK2                       ((u32)0x00000004)        </span><span class="comment">/* Port x Lock bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01954"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1597c1b50d32ed0229c38811656ba402"> 1954</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_LCKR_LCK3                       ((u32)0x00000008)        </span><span class="comment">/* Port x Lock bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01955"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a723577475747d2405d86b1ab28767cb5"> 1955</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_LCKR_LCK4                       ((u32)0x00000010)        </span><span class="comment">/* Port x Lock bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01956"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7c2446bfe50cbd04617496c30eda6c18"> 1956</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_LCKR_LCK5                       ((u32)0x00000020)        </span><span class="comment">/* Port x Lock bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01957"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a606249f4cc3ac14cf8133b76f3c7edd7"> 1957</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_LCKR_LCK6                       ((u32)0x00000040)        </span><span class="comment">/* Port x Lock bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01958"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af998da536594af780718084cee0d22a4"> 1958</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_LCKR_LCK7                       ((u32)0x00000080)        </span><span class="comment">/* Port x Lock bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01959"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab00a81afcf4d92f6f5644724803b7404"> 1959</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_LCKR_LCK8                       ((u32)0x00000100)        </span><span class="comment">/* Port x Lock bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01960"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab9aa0442c88bc17eaf07c55dd84910ea"> 1960</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_LCKR_LCK9                       ((u32)0x00000200)        </span><span class="comment">/* Port x Lock bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01961"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aae055f5848967c7929f47e848b2ed812"> 1961</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_LCKR_LCK10                      ((u32)0x00000400)        </span><span class="comment">/* Port x Lock bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01962"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4de971426a1248621733a9b78ef552ab"> 1962</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_LCKR_LCK11                      ((u32)0x00000800)        </span><span class="comment">/* Port x Lock bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01963"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a38e8685790aea3fb09194683d1f58508"> 1963</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_LCKR_LCK12                      ((u32)0x00001000)        </span><span class="comment">/* Port x Lock bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01964"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae0279fa554731160a9115c21d95312a5"> 1964</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_LCKR_LCK13                      ((u32)0x00002000)        </span><span class="comment">/* Port x Lock bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01965"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8bf290cecb54b6b68ac42a544b87dcee"> 1965</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_LCKR_LCK14                      ((u32)0x00004000)        </span><span class="comment">/* Port x Lock bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01966"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a47c3114c8cd603d8aee022d0b426bf04"> 1966</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_LCKR_LCK15                      ((u32)0x00008000)        </span><span class="comment">/* Port x Lock bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01967"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afa2a83bf31ef76ee3857c7cb0a90c4d9"> 1967</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPIO_LCKR_LCKK                       ((u32)0x00010000)        </span><span class="comment">/* Lock key */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;</div>
<div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;</div>
<div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;</div>
<div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="comment">/******************  Bit definition for AFIO_EVCR register  *******************/</span></div>
<div class="line"><a name="l01974"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad5154879c54283130c286f53ba7ba676"> 1974</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN                        ((u8)0x0F)               </span><span class="comment">/* PIN[3:0] bits (Pin selection) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01975"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9277107f232c9726e5e16080610916b8"> 1975</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EVCR_PIN_0                      ((u8)0x01)               </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01976"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa7bdaf9c0f54e75fc88a4c8cc4cfb005"> 1976</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EVCR_PIN_1                      ((u8)0x02)               </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01977"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae3a7db6ae50a43056fe97a1b3b2cc163"> 1977</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EVCR_PIN_2                      ((u8)0x04)               </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01978"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a007202fece2abe8e0d458fd989c9729c"> 1978</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EVCR_PIN_3                      ((u8)0x08)               </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="comment">/* PIN configuration */</span></div>
<div class="line"><a name="l01981"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afc55b0764100c312652f8439c76ead93"> 1981</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX0                    ((u8)0x00)               </span><span class="comment">/* Pin 0 selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01982"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1837985898c39579fb8e2d08a536abc9"> 1982</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EVCR_PIN_PX1                    ((u8)0x01)               </span><span class="comment">/* Pin 1 selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01983"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aefeb8141d1a950490ba1546475a800f7"> 1983</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EVCR_PIN_PX2                    ((u8)0x02)               </span><span class="comment">/* Pin 2 selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01984"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af5f9ed9c7b281ab90977e12567642227"> 1984</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EVCR_PIN_PX3                    ((u8)0x03)               </span><span class="comment">/* Pin 3 selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01985"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a581b5d39100696da09b2ff97a99972da"> 1985</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EVCR_PIN_PX4                    ((u8)0x04)               </span><span class="comment">/* Pin 4 selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01986"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8ad484dafff8764ce9ce9d594dd5a013"> 1986</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EVCR_PIN_PX5                    ((u8)0x05)               </span><span class="comment">/* Pin 5 selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01987"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2f3145a544acb1f90a7282ec5a29c157"> 1987</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EVCR_PIN_PX6                    ((u8)0x06)               </span><span class="comment">/* Pin 6 selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01988"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0a96447627679aea8f50ae5c69ad8cf4"> 1988</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EVCR_PIN_PX7                    ((u8)0x07)               </span><span class="comment">/* Pin 7 selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01989"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a08e94e6d3f024d5cb985c77c726ffc2b"> 1989</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EVCR_PIN_PX8                    ((u8)0x08)               </span><span class="comment">/* Pin 8 selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01990"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a02d0b8d6c4a728bb5149eae7f21bb1df"> 1990</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EVCR_PIN_PX9                    ((u8)0x09)               </span><span class="comment">/* Pin 9 selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01991"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1b6f2cc7e47f2a227bab6776f6e56744"> 1991</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EVCR_PIN_PX10                   ((u8)0x0A)               </span><span class="comment">/* Pin 10 selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01992"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4bbd72a869b61e23731639501e73102e"> 1992</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EVCR_PIN_PX11                   ((u8)0x0B)               </span><span class="comment">/* Pin 11 selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01993"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6f9a1344125a2fad10cf831cafcb6dd8"> 1993</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EVCR_PIN_PX12                   ((u8)0x0C)               </span><span class="comment">/* Pin 12 selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01994"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a62196f78a13b996b3bcd998ce80998b6"> 1994</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EVCR_PIN_PX13                   ((u8)0x0D)               </span><span class="comment">/* Pin 13 selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01995"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adb3233497ca8b69f9ee6be98ac1a5643"> 1995</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EVCR_PIN_PX14                   ((u8)0x0E)               </span><span class="comment">/* Pin 14 selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01996"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab02338e562caabecfd265882afbccfe9"> 1996</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EVCR_PIN_PX15                   ((u8)0x0F)               </span><span class="comment">/* Pin 15 selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01998"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a97ba7af1c959102bbff96b902d3f58a6"> 1998</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT                       ((u8)0x70)               </span><span class="comment">/* PORT[2:0] bits (Port selection) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01999"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2d7cf20c0b2f74b4fd76f906a3a364c6"> 1999</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EVCR_PORT_0                     ((u8)0x10)               </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02000"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a54ae24882fae05bd41cf2511ce60c5fb"> 2000</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EVCR_PORT_1                     ((u8)0x20)               </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02001"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab8bfa404b43ccf576e906a81f7421684"> 2001</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EVCR_PORT_2                     ((u8)0x40)               </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="comment">/* PORT configuration */</span></div>
<div class="line"><a name="l02004"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4a85c353b94b1e9d22dd67088b1ac4d3"> 2004</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PA                    ((u8)0x00)               </span><span class="comment">/* Port A selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02005"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad2d0d2c1f1c046bdf055bb99465592ef"> 2005</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EVCR_PORT_PB                    ((u8)0x10)               </span><span class="comment">/* Port B selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02006"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a15241a60ec90040d0bb2d1b8c4c6b77f"> 2006</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EVCR_PORT_PC                    ((u8)0x20)               </span><span class="comment">/* Port C selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02007"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a45b10610230c14d7cc6a7fe15dabfc7d"> 2007</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EVCR_PORT_PD                    ((u8)0x30)               </span><span class="comment">/* Port D selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02008"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab4931a15c9784e7b7d0e678271cba75a"> 2008</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EVCR_PORT_PE                    ((u8)0x40)               </span><span class="comment">/* Port E selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02010"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5a24af5abfbcc69a979fe2d4410dad79"> 2010</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_EVOE                       ((u8)0x80)               </span><span class="comment">/* Event Output Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;</div>
<div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="comment">/******************  Bit definition for AFIO_MAPR register  *******************/</span></div>
<div class="line"><a name="l02014"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aacde9e752718b04367358d6acb253bd3"> 2014</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SPI1 _REMAP                ((u32)0x00000001)        </span><span class="comment">/* SPI1 remapping */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02015"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aede0612a4efdce1e60bc23f6ec00d29a"> 2015</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_I2C1_REMAP                 ((u32)0x00000002)        </span><span class="comment">/* I2C1 remapping */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02016"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a87539744f607522422b3d5db6d94bd41"> 2016</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_USART1_REMAP               ((u32)0x00000004)        </span><span class="comment">/* USART1 remapping */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02017"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a439c8d7670cfef18450ff624d19ec525"> 2017</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_USART2_REMAP               ((u32)0x00000008)        </span><span class="comment">/* USART2 remapping */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02019"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0bc80459b8258134a4691f6e9462d4a4"> 2019</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP               ((u32)0x00000030)        </span><span class="comment">/* USART3_REMAP[1:0] bits (USART3 remapping) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02020"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aff4a18ac076aecb5aabb1a1baeda9eed"> 2020</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_0             ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02021"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a781b790e3aa34b9eb6d3f074247bd605"> 2021</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_1             ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="comment">/* USART3_REMAP configuration */</span></div>
<div class="line"><a name="l02024"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3073257d802e1b73df5185ea8d463151"> 2024</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_NOREMAP       ((u32)0x00000000)        </span><span class="comment">/* No remap (TX/PB10, RX/PB11, CK/PB12, CTS/PB13, RTS/PB14) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02025"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5c6210874efbd3f2b6a56993ecbf6a28"> 2025</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_PARTIALREMAP  ((u32)0x00000010)        </span><span class="comment">/* Partial remap (TX/PC10, RX/PC11, CK/PC12, CTS/PB13, RTS/PB14) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02026"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7c76f3731fc0fc0004c4d294bc3db3dd"> 2026</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_FULLREMAP     ((u32)0x00000030)        </span><span class="comment">/* Full remap (TX/PD8, RX/PD9, CK/PD10, CTS/PD11, RTS/PD12) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02028"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1527de28449dc06823fc55f6f1d6e61a"> 2028</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP                 ((u32)0x000000C0)        </span><span class="comment">/* TIM1_REMAP[1:0] bits (TIM1 remapping) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02029"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a56d3ea77b2c5be3c0d672471413a1a2b"> 2029</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_0               ((u32)0x00000040)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02030"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a53ca0d06046364087ee6df50a7031979"> 2030</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_1               ((u32)0x00000080)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="comment">/* TIM1_REMAP configuration */</span></div>
<div class="line"><a name="l02033"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1be8a2b8fa5d1c3c77709c888ce496fa"> 2033</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_NOREMAP         ((u32)0x00000000)        </span><span class="comment">/* No remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PB12, CH1N/PB13, CH2N/PB14, CH3N/PB15) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02034"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abf3ca4f106bd35297b1d760b6cbd2408"> 2034</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP    ((u32)0x00000040)        </span><span class="comment">/* Partial remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PA6, CH1N/PA7, CH2N/PB0, CH3N/PB1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02035"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa097f744cd0b50f5c89f41d05ae36592"> 2035</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_FULLREMAP       ((u32)0x000000C0)        </span><span class="comment">/* Full remap (ETR/PE7, CH1/PE9, CH2/PE11, CH3/PE13, CH4/PE14, BKIN/PE15, CH1N/PE8, CH2N/PE10, CH3N/PE12) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02037"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aeb47d9a129138a6f5c7fe5a213c52e8b"> 2037</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP                 ((u32)0x00000300)        </span><span class="comment">/* TIM2_REMAP[1:0] bits (TIM2 remapping) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02038"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7f21bc99a43b999cd3f8c639f13ab1c5"> 2038</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_0               ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02039"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1a712a528988a5b0f5bff444a407553b"> 2039</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_1               ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="comment">/* TIM2_REMAP configuration */</span></div>
<div class="line"><a name="l02042"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0d1037409791928fe7dcd1e683901edc"> 2042</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_NOREMAP         ((u32)0x00000000)        </span><span class="comment">/* No remap (CH1/ETR/PA0, CH2/PA1, CH3/PA2, CH4/PA3) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02043"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a67298a8506ff100041c5a2a8e4d6658a"> 2043</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1   ((u32)0x00000100)        </span><span class="comment">/* Partial remap (CH1/ETR/PA15, CH2/PB3, CH3/PA2, CH4/PA3) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02044"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a45e2ec28f1d1a368540c5c94515663df"> 2044</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2   ((u32)0x00000200)        </span><span class="comment">/* Partial remap (CH1/ETR/PA0, CH2/PA1, CH3/PB10, CH4/PB11) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02045"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5a4088220b588dea4f70aae5211d6691"> 2045</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_FULLREMAP       ((u32)0x00000300)        </span><span class="comment">/* Full remap (CH1/ETR/PA15, CH2/PB3, CH3/PB10, CH4/PB11) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02047"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3ad0b1bfc0ee21ba6cc32116da16368c"> 2047</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP                 ((u32)0x00000C00)        </span><span class="comment">/* TIM3_REMAP[1:0] bits (TIM3 remapping) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02048"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0501b9b6b85406a025c404747a1067f8"> 2048</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_0               ((u32)0x00000400)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02049"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6e3eb1d1173f390df521b427d0c54be2"> 2049</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_1               ((u32)0x00000800)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="comment">/* TIM3_REMAP configuration */</span></div>
<div class="line"><a name="l02052"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8ef4aa05c5514947de224ca62a438e38"> 2052</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_NOREMAP         ((u32)0x00000000)        </span><span class="comment">/* No remap (CH1/PA6, CH2/PA7, CH3/PB0, CH4/PB1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02053"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afaf86fec6b88d4db406144faa3eef76c"> 2053</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP    ((u32)0x00000800)        </span><span class="comment">/* Partial remap (CH1/PB4, CH2/PB5, CH3/PB0, CH4/PB1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02054"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac236354751e4aaa674e87c886e6bbc71"> 2054</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_FULLREMAP       ((u32)0x00000C00)        </span><span class="comment">/* Full remap (CH1/PC6, CH2/PC7, CH3/PC8, CH4/PC9) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02056"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a31d7ee2e14938f50f559a79fc514f277"> 2056</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM4_REMAP                 ((u32)0x00001000)        </span><span class="comment">/* Port D0/Port D1 mapping on OSC_IN/OSC_OUT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02058"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7c0210373a681217cc316f7ccab5fb77"> 2058</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_CAN_REMAP                  ((u32)0x00006000)        </span><span class="comment">/* CAN_REMAP[1:0] bits (CAN Alternate function remapping) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02059"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9290b8c7f674c3dcca54b5b40d738df2"> 2059</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_0                ((u32)0x00002000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02060"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aabc7e19a7d0c1aae60e08497ba6d5c4e"> 2060</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_1                ((u32)0x00004000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="comment">/* CAN_REMAP configuration */</span></div>
<div class="line"><a name="l02063"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3d6ae85049da0f941d954910c8672481"> 2063</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_REMAP1           ((u32)0x00000000)        </span><span class="comment">/* CANRX mapped to PA11, CANTX mapped to PA12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02064"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac33e26189f9cf68be38f3f0f9d1f4201"> 2064</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_REMAP2           ((u32)0x00004000)        </span><span class="comment">/* CANRX mapped to PB8, CANTX mapped to PB9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02065"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa059a9ae5ba460f32854a588242e5176"> 2065</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_REMAP3           ((u32)0x00006000)        </span><span class="comment">/* CANRX mapped to PD0, CANTX mapped to PD1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02067"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3b8e420451eba867183a37b1e0f82112"> 2067</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_PD01_REMAP                 ((u32)0x00008000)        </span><span class="comment">/* Port D0/Port D1 mapping on OSC_IN/OSC_OUT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02068"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad39b3a437c4bef039df225f67104a971"> 2068</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_TIM5CH4_IREMAP             ((u32)0x00010000)        </span><span class="comment">/* TIM5 Channel4 Internal Remap */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02069"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a811c7ccd113621b431a00b8bd403eeb0"> 2069</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_ADC1_ETRGINJ_REMAP         ((u32)0x00020000)        </span><span class="comment">/* ADC 1 External Trigger Injected Conversion remapping */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02070"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a94732d06ac1082d8f5a95ea32fd1c467"> 2070</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_ADC1_ETRGREG_REMAP         ((u32)0x00040000)        </span><span class="comment">/* ADC 1 External Trigger Regular Conversion remapping */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02071"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa9facf28699e7f71bba4bf715cc099a0"> 2071</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_ADC2_ETRGINJ_REMAP         ((u32)0x00080000)        </span><span class="comment">/* ADC 2 External Trigger Injected Conversion remapping */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02072"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abfadf6342c75bfbda1827bf69b651c33"> 2072</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_ADC2_ETRGREG_REMAP         ((u32)0x00100000)        </span><span class="comment">/* ADC 2 External Trigger Regular Conversion remapping */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02074"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1ab89d25a214b239fd90eb466776d4ec"> 2074</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG                    ((u32)0x07000000)        </span><span class="comment">/* SWJ_CFG[2:0] bits (Serial Wire JTAG configuration) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02075"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aac25c0cecfaaabfb66fd2b3cf0d1d172"> 2075</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_0                  ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02076"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac16a858449fec652f1d7ed83494e7361"> 2076</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_1                  ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02077"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a824bd6de9f5032f1f1e3d22ce63e3b68"> 2077</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_2                  ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="comment">/* SWJ_CFG configuration */</span></div>
<div class="line"><a name="l02080"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa25695b91d03cf103d3025d959f466d8"> 2080</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_RESET              ((u32)0x00000000)        </span><span class="comment">/* Full SWJ (JTAG-DP + SW-DP) : Reset State */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02081"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aff8c11cc7f50c04dc5f5f4913030d67b"> 2081</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_NOJNTRST           ((u32)0x01000000)        </span><span class="comment">/* Full SWJ (JTAG-DP + SW-DP) but without JNTRST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02082"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad40f243c5ded60dbba9853f5e3c32e04"> 2082</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_JTAGDISABLE        ((u32)0x02000000)        </span><span class="comment">/* JTAG-DP Disabled and SW-DP Enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02083"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a23584e8819d890dc3de4ffa54146898e"> 2083</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_DISABLE            ((u32)0x04000000)        </span><span class="comment">/* JTAG-DP Disabled and SW-DP Disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;</div>
<div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="comment">/*****************  Bit definition for AFIO_EXTICR1 register  *****************/</span></div>
<div class="line"><a name="l02087"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4a76d7ae8d4926338a6be22ef31b311d"> 2087</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0                   ((u16)0x000F)            </span><span class="comment">/* EXTI 0 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02088"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#accbb32b96a712c94b42bce4e6a4ddfcf"> 2088</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR1_EXTI1                   ((u16)0x00F0)            </span><span class="comment">/* EXTI 1 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02089"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af3ebc91bd269ac45cb6391187bcf7539"> 2089</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR1_EXTI2                   ((u16)0x0F00)            </span><span class="comment">/* EXTI 2 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02090"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abfd03f564c8f57caf98c316539fc0417"> 2090</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR1_EXTI3                   ((u16)0xF000)            </span><span class="comment">/* EXTI 3 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="comment">/* EXTI0 configuration */</span></div>
<div class="line"><a name="l02093"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adabd0f90ffee34a14d6a1f000ae2eaa4"> 2093</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PA                ((u16)0x0000)            </span><span class="comment">/* PA[0] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02094"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aad6bdf8b97cf50ed00d8dd4e8ee7ea8e"> 2094</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PB                ((u16)0x0001)            </span><span class="comment">/* PB[0] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02095"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6bdcac7c0d6ef7acd5f32467fa018568"> 2095</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PC                ((u16)0x0002)            </span><span class="comment">/* PC[0] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02096"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a92350544b7f821599e31dc8aa559af40"> 2096</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PD                ((u16)0x0003)            </span><span class="comment">/* PD[0] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02097"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a05586b1f5c510dd5a49b84d1826582dc"> 2097</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PE                ((u16)0x0004)            </span><span class="comment">/* PE[0] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02098"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a28d9081b7bdfa6201f4325f9378816f0"> 2098</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PF                ((u16)0x0005)            </span><span class="comment">/* PF[0] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02099"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2f2eb1d39f2eabb3d6f0f7eaec1645f5"> 2099</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PG                ((u16)0x0006)            </span><span class="comment">/* PG[0] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="comment">/* EXTI1 configuration */</span></div>
<div class="line"><a name="l02102"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab3a7d9c289eaf89afa117634e212cfc4"> 2102</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PA                ((u16)0x0000)            </span><span class="comment">/* PA[1] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02103"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afcca06b23b4ec1fdb91a45cc873becc6"> 2103</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PB                ((u16)0x0010)            </span><span class="comment">/* PB[1] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02104"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a65af4023576cc741299122a64ae1b383"> 2104</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PC                ((u16)0x0020)            </span><span class="comment">/* PC[1] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02105"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a15bf0d1d0725edac1ad4eb396e6175bb"> 2105</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PD                ((u16)0x0030)            </span><span class="comment">/* PD[1] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02106"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3fe1509dc09a6f87fb35b4373749a98f"> 2106</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PE                ((u16)0x0040)            </span><span class="comment">/* PE[1] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02107"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a011af6e4d078b341cf9e0a449a363a50"> 2107</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PF                ((u16)0x0050)            </span><span class="comment">/* PF[1] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02108"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac84f332aaa2762958523d2bfa143692f"> 2108</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PG                ((u16)0x0060)            </span><span class="comment">/* PG[1] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="comment">/* EXTI2 configuration */</span>  </div>
<div class="line"><a name="l02111"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5d7b7b9307dea62bace42fe51133ca7e"> 2111</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PA                ((u16)0x0000)            </span><span class="comment">/* PA[2] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02112"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad510aa89b9819d17e63b7573fc4aa646"> 2112</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PB                ((u16)0x0100)            </span><span class="comment">/* PB[2] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02113"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af344e3fb3d2317acb4605eb26fc01a86"> 2113</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PC                ((u16)0x0200)            </span><span class="comment">/* PC[2] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02114"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac80da160b943d018c9dc1116d372ebce"> 2114</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PD                ((u16)0x0300)            </span><span class="comment">/* PD[2] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02115"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a15e0e6550f443ec1bbd9692626635880"> 2115</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PE                ((u16)0x0400)            </span><span class="comment">/* PE[2] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02116"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae082912de2c081a8c32324b2ef4658d8"> 2116</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PF                ((u16)0x0500)            </span><span class="comment">/* PF[2] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02117"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a77b87e4b3280d7a7d4c462adafedfcd6"> 2117</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PG                ((u16)0x0600)            </span><span class="comment">/* PG[2] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="comment">/* EXTI3 configuration */</span></div>
<div class="line"><a name="l02120"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a997512c89370ea344a2bcd5c93bd58f5"> 2120</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PA                ((u16)0x0000)            </span><span class="comment">/* PA[3] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02121"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac29af6af53fe4ef204e27297b01f67c2"> 2121</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PB                ((u16)0x1000)            </span><span class="comment">/* PB[3] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02122"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4debafaa8694c4065cd9e24a248cb52e"> 2122</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PC                ((u16)0x2000)            </span><span class="comment">/* PC[3] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02123"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9452bca38bfe641a4fc2050b617671eb"> 2123</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PD                ((u16)0x3000)            </span><span class="comment">/* PD[3] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02124"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5e651df29896772fe9f3853489ee6f2a"> 2124</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PE                ((u16)0x4000)            </span><span class="comment">/* PE[3] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02125"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad54b3ead5fdcdfaa75a70ddd75de76ad"> 2125</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PF                ((u16)0x5000)            </span><span class="comment">/* PF[3] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02126"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a238ec09330b1f3f3413cd94799fe01c2"> 2126</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PG                ((u16)0x6000)            </span><span class="comment">/* PG[3] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;</div>
<div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="comment">/*****************  Bit definition for AFIO_EXTICR2 register  *****************/</span></div>
<div class="line"><a name="l02130"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a33b4ac98df898c047cf7f7bba7345c2c"> 2130</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4                   ((u16)0x000F)            </span><span class="comment">/* EXTI 4 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02131"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad9377dc8598bf60ee3380119c290434a"> 2131</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR2_EXTI5                   ((u16)0x00F0)            </span><span class="comment">/* EXTI 5 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02132"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7317f7e229e75fef4e83e4c22c43909b"> 2132</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR2_EXTI6                   ((u16)0x0F00)            </span><span class="comment">/* EXTI 6 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02133"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a212e4d4cfe884b2c8ccffb6078252cf0"> 2133</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR2_EXTI7                   ((u16)0xF000)            </span><span class="comment">/* EXTI 7 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="comment">/* EXTI4 configuration */</span></div>
<div class="line"><a name="l02136"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae09cf2c0e2b506bdd041f55bdb40b21e"> 2136</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PA                ((u16)0x0000)            </span><span class="comment">/* PA[4] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02137"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5389cf9203b09f15d3b849d722285172"> 2137</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PB                ((u16)0x0001)            </span><span class="comment">/* PB[4] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02138"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6865341c5319938ce60eac3333799f6a"> 2138</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PC                ((u16)0x0002)            </span><span class="comment">/* PC[4] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02139"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad10a38a25ea2f1c66a620faf5c1a838d"> 2139</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PD                ((u16)0x0003)            </span><span class="comment">/* PD[4] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02140"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa0f754184b299727c682ebee9f1fbe1e"> 2140</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PE                ((u16)0x0004)            </span><span class="comment">/* PE[4] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02141"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a060cdc770e394f184301ce634a8f640d"> 2141</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PF                ((u16)0x0005)            </span><span class="comment">/* PF[4] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02142"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1be03ef7c34728481526524399c98b1a"> 2142</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PG                ((u16)0x0006)            </span><span class="comment">/* PG[4] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="comment">/* EXTI5 configuration */</span></div>
<div class="line"><a name="l02145"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adc989656f3311661f081e3b64ce97300"> 2145</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PA                ((u16)0x0000)            </span><span class="comment">/* PA[5] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02146"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a413820e35ed4ee872607877ad95677cb"> 2146</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PB                ((u16)0x0010)            </span><span class="comment">/* PB[5] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02147"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abf7865926d5956e9475cc0c066b04422"> 2147</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PC                ((u16)0x0020)            </span><span class="comment">/* PC[5] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02148"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4f6c7510dab484cee8fbff2706b1f71e"> 2148</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PD                ((u16)0x0030)            </span><span class="comment">/* PD[5] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02149"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adefc651261fc971d87182091bafd6e58"> 2149</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PE                ((u16)0x0040)            </span><span class="comment">/* PE[5] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02150"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac64326ef24af7db6c187ac94c42815a9"> 2150</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PF                ((u16)0x0050)            </span><span class="comment">/* PF[5] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02151"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a19f0f00e4481514764ac4184c60cea0c"> 2151</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PG                ((u16)0x0060)            </span><span class="comment">/* PG[5] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="comment">/* EXTI6 configuration */</span>  </div>
<div class="line"><a name="l02154"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a972dc06c372f38c996d93ef7a1c1f85e"> 2154</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PA                ((u16)0x0000)            </span><span class="comment">/* PA[6] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02155"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af2995275d7c77d46e8bd137aa82ef716"> 2155</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PB                ((u16)0x0100)            </span><span class="comment">/* PB[6] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02156"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5a8ed5d0e9e0fcc0338df5a67917b63b"> 2156</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PC                ((u16)0x0200)            </span><span class="comment">/* PC[6] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02157"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7821358b1f796f98cbbe50a65bca0f72"> 2157</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PD                ((u16)0x0300)            </span><span class="comment">/* PD[6] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02158"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a93a5b1e7d9deec1a54595a66f7af3669"> 2158</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PE                ((u16)0x0400)            </span><span class="comment">/* PE[6] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02159"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a75490e845a33ab81645bc1806e3c68d9"> 2159</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PF                ((u16)0x0500)            </span><span class="comment">/* PF[6] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02160"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad3f90dbce0f5d20e2649a1cbdab95ec7"> 2160</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PG                ((u16)0x0600)            </span><span class="comment">/* PG[6] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="comment">/* EXTI7 configuration */</span></div>
<div class="line"><a name="l02163"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2d447f7884e518e9d7799ad2d6d55405"> 2163</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PA                ((u16)0x0000)            </span><span class="comment">/* PA[7] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02164"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adc1080e69a26838459bb949862d4ae79"> 2164</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PB                ((u16)0x1000)            </span><span class="comment">/* PB[7] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02165"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae15ae0750d0d996c309c2c5e25dd6f9e"> 2165</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PC                ((u16)0x2000)            </span><span class="comment">/* PC[7] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02166"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a38c86aa9bd6e7c670e691a6ca43da769"> 2166</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PD                ((u16)0x3000)            </span><span class="comment">/* PD[7] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02167"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a11e713516450ef91615f044070000cc5"> 2167</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PE                ((u16)0x4000)            </span><span class="comment">/* PE[7] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02168"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a02247fbb913c2011b640615fbd40aa02"> 2168</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PF                ((u16)0x5000)            </span><span class="comment">/* PF[7] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02169"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac85a8ce70fcfb95396b4c9b073588dea"> 2169</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PG                ((u16)0x6000)            </span><span class="comment">/* PG[7] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;</div>
<div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="comment">/*****************  Bit definition for AFIO_EXTICR3 register  *****************/</span></div>
<div class="line"><a name="l02173"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad884eb6b39aeaf19ff10cc2a9b797f42"> 2173</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8                   ((u16)0x000F)            </span><span class="comment">/* EXTI 8 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02174"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3c0d0d9202bb87d664f03fbe6c3c4fee"> 2174</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR3_EXTI9                   ((u16)0x00F0)            </span><span class="comment">/* EXTI 9 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02175"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a92257f1951dcd4c3788e060151fc0f9a"> 2175</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR3_EXTI10                  ((u16)0x0F00)            </span><span class="comment">/* EXTI 10 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02176"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1a093114602f8b27cf3a8ad641d1c7a2"> 2176</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR3_EXTI11                  ((u16)0xF000)            </span><span class="comment">/* EXTI 11 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="comment">/* EXTI8 configuration */</span></div>
<div class="line"><a name="l02179"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a526d9d45feb9aac4b24f1d59fa4c5ee8"> 2179</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PA                ((u16)0x0000)            </span><span class="comment">/* PA[8] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02180"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a45c438d1e706eb5b3ae511bea340be86"> 2180</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PB                ((u16)0x0001)            </span><span class="comment">/* PB[8] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02181"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac883bc8858f41cb30b4f3e21e7a57365"> 2181</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PC                ((u16)0x0002)            </span><span class="comment">/* PC[8] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02182"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af9309b5f34e93238a0e581dbfdca8e48"> 2182</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PD                ((u16)0x0003)            </span><span class="comment">/* PD[8] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02183"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae5f4de9204eef03aaf55b51fbdb0b208"> 2183</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PE                ((u16)0x0004)            </span><span class="comment">/* PE[8] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02184"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af1e38476095ce5f28c2915d6b9094dd9"> 2184</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PF                ((u16)0x0005)            </span><span class="comment">/* PF[8] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02185"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a17aca2794a6b4e5de3d611c1fa56f607"> 2185</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PG                ((u16)0x0006)            </span><span class="comment">/* PG[8] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="comment">/* EXTI9 configuration */</span></div>
<div class="line"><a name="l02188"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afb41e2364549947ff3cc5dbabbb44b8b"> 2188</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PA                ((u16)0x0000)            </span><span class="comment">/* PA[9] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02189"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aca9f3a38dac41c2f33267f1e7d4c6464"> 2189</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PB                ((u16)0x0010)            </span><span class="comment">/* PB[9] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02190"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3b24f72385c49b4660b8ace02ed1ebb6"> 2190</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PC                ((u16)0x0020)            </span><span class="comment">/* PC[9] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02191"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8d3171a6649fd87f8b69a7d322862458"> 2191</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PD                ((u16)0x0030)            </span><span class="comment">/* PD[9] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02192"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afbcff98c1a74db03ae59b55ac23b1f3f"> 2192</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PE                ((u16)0x0040)            </span><span class="comment">/* PE[9] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02193"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae0bc2fed193eedf53ae10679366bc0a7"> 2193</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PF                ((u16)0x0050)            </span><span class="comment">/* PF[9] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02194"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a192508b7d86b6811f53f19a536c2d12c"> 2194</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PG                ((u16)0x0060)            </span><span class="comment">/* PG[9] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="comment">/* EXTI10 configuration */</span>  </div>
<div class="line"><a name="l02197"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a27a139540b2db607b4fd61bcba167b1d"> 2197</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PA               ((u16)0x0000)            </span><span class="comment">/* PA[10] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02198"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abaccb0d21cdfac29d44e044f80bfd551"> 2198</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PB               ((u16)0x0100)            </span><span class="comment">/* PB[10] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02199"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a82d32aa776a2a0610d06ea925f083f3c"> 2199</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PC               ((u16)0x0200)            </span><span class="comment">/* PC[10] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02200"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a793a4b7d1f5ca55e1cc58385c6dc6e24"> 2200</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PD               ((u16)0x0300)            </span><span class="comment">/* PD[10] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02201"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a96ff27d348b606c08277c7ac8f382fb5"> 2201</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PE               ((u16)0x0400)            </span><span class="comment">/* PE[10] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02202"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab734158e98246df055e1a5dbaffe7059"> 2202</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PF               ((u16)0x0500)            </span><span class="comment">/* PF[10] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02203"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a858b106b9e67f1c59c96259a5973f70f"> 2203</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PG               ((u16)0x0600)            </span><span class="comment">/* PG[10] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="comment">/* EXTI11 configuration */</span></div>
<div class="line"><a name="l02206"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a113fe92dc8f073fc04f6ba13fcccc435"> 2206</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PA               ((u16)0x0000)            </span><span class="comment">/* PA[11] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02207"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a68ced8ddefa2584cb540197a681ae3aa"> 2207</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PB               ((u16)0x1000)            </span><span class="comment">/* PB[11] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02208"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adb0b957f573e9058d46707823f76544b"> 2208</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PC               ((u16)0x2000)            </span><span class="comment">/* PC[11] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02209"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac2efedaa9393277d5bc9b0819081089f"> 2209</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PD               ((u16)0x3000)            </span><span class="comment">/* PD[11] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02210"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aac39cba62bb1789a26357c9f2a8ced07"> 2210</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PE               ((u16)0x4000)            </span><span class="comment">/* PE[11] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02211"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0c64cb7d1d35ed9cca38017c22f11b74"> 2211</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PF               ((u16)0x5000)            </span><span class="comment">/* PF[11] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02212"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5f8ae9550ea87d19f0a079e97781ede6"> 2212</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PG               ((u16)0x6000)            </span><span class="comment">/* PG[11] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;</div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="comment">/*****************  Bit definition for AFIO_EXTICR4 register  *****************/</span></div>
<div class="line"><a name="l02216"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8bf4c6bc347fbcfe165f77022e8f62de"> 2216</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12                  ((u16)0x000F)            </span><span class="comment">/* EXTI 12 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02217"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae1c3212d1a9bac9406b3f551d1ae11e2"> 2217</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR4_EXTI13                  ((u16)0x00F0)            </span><span class="comment">/* EXTI 13 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02218"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a118a1c525ee97874729cf90d6c24bd88"> 2218</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR4_EXTI14                  ((u16)0x0F00)            </span><span class="comment">/* EXTI 14 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02219"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9915ab8c0c791aa21024509fa2c4dcae"> 2219</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR4_EXTI15                  ((u16)0xF000)            </span><span class="comment">/* EXTI 15 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="comment">/* EXTI12 configuration */</span></div>
<div class="line"><a name="l02222"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab14150cfe378ed40761843c901b55424"> 2222</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PA               ((u16)0x0000)            </span><span class="comment">/* PA[12] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02223"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0372dff2ea38e52dc120abae0a9f614b"> 2223</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PB               ((u16)0x0001)            </span><span class="comment">/* PB[12] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02224"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4e2751b2064faf2a8486dc8ebc3df06b"> 2224</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PC               ((u16)0x0002)            </span><span class="comment">/* PC[12] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02225"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac49a8808676089ab81b76917fbdb83e2"> 2225</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PD               ((u16)0x0003)            </span><span class="comment">/* PD[12] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02226"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a12c1dc0c5b0511a08df176e59ac54c62"> 2226</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PE               ((u16)0x0004)            </span><span class="comment">/* PE[12] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02227"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa2dcade1e8a16f4f56d24efa0fd9c266"> 2227</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PF               ((u16)0x0005)            </span><span class="comment">/* PF[12] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02228"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a350b1cf171fa08e0d2e9b01f4e81b3d2"> 2228</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PG               ((u16)0x0006)            </span><span class="comment">/* PG[12] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="comment">/* EXTI13 configuration */</span></div>
<div class="line"><a name="l02231"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aef099d495c88bf713d4f1df6d1e757f8"> 2231</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PA               ((u16)0x0000)            </span><span class="comment">/* PA[13] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02232"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae27c1cded5adf9c8d86937cfcba79772"> 2232</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PB               ((u16)0x0010)            </span><span class="comment">/* PB[13] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02233"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a725c50feb4fd0a4e88ac48966ece7ec8"> 2233</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PC               ((u16)0x0020)            </span><span class="comment">/* PC[13] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02234"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a96adabf5909e205280cb845d1e4a9be3"> 2234</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PD               ((u16)0x0030)            </span><span class="comment">/* PD[13] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02235"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a932d092952f72aa7d12021ccfa0aa124"> 2235</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PE               ((u16)0x0040)            </span><span class="comment">/* PE[13] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02236"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a964eb37a1deb6e7270b5a758c5178962"> 2236</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PF               ((u16)0x0050)            </span><span class="comment">/* PF[13] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02237"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aef0c520aabf853685d41ed2cb803ea74"> 2237</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PG               ((u16)0x0060)            </span><span class="comment">/* PG[13] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="comment">/* EXTI14 configuration */</span>  </div>
<div class="line"><a name="l02240"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4a0b67834bf0f920169b07dacb4ea275"> 2240</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PA               ((u16)0x0000)            </span><span class="comment">/* PA[14] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02241"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0722a6e78dec2d4feb9e30e9e1d209b2"> 2241</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PB               ((u16)0x0100)            </span><span class="comment">/* PB[14] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02242"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7e046a51a11685706f585ea9fcb28aae"> 2242</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PC               ((u16)0x0200)            </span><span class="comment">/* PC[14] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02243"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9afe1bae8ab7d5309b0c0ceb45d5ec1b"> 2243</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PD               ((u16)0x0300)            </span><span class="comment">/* PD[14] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02244"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad71f26e3edb8046ead49160a37c4bf80"> 2244</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PE               ((u16)0x0400)            </span><span class="comment">/* PE[14] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02245"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a20127ce8264ecd09815d25d48e813d41"> 2245</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PF               ((u16)0x0500)            </span><span class="comment">/* PF[14] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02246"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae5f36f1af63d61f11841db5dda73348f"> 2246</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PG               ((u16)0x0600)            </span><span class="comment">/* PG[14] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="comment">/* EXTI15 configuration */</span></div>
<div class="line"><a name="l02249"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa1523da936a40d9d9ef6aba6d47154c5"> 2249</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PA               ((u16)0x0000)            </span><span class="comment">/* PA[15] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02250"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ade31635e0f311f643cf6ad8a6920a7a8"> 2250</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PB               ((u16)0x1000)            </span><span class="comment">/* PB[15] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02251"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a73739a4bd90e11b9c24110728fd703c1"> 2251</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PC               ((u16)0x2000)            </span><span class="comment">/* PC[15] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02252"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a003d045f398ab5a524140ff7faf79bdd"> 2252</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PD               ((u16)0x3000)            </span><span class="comment">/* PD[15] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02253"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4c536a6071be05fa17f6b543cc67fd15"> 2253</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PE               ((u16)0x4000)            </span><span class="comment">/* PE[15] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02254"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad5dfd5b21357b531d31a5009bce6422d"> 2254</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PF               ((u16)0x5000)            </span><span class="comment">/* PF[15] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02255"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8cf568bebe87be1e8a7e1206658a50b3"> 2255</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PG               ((u16)0x6000)            </span><span class="comment">/* PG[15] pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;</div>
<div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;</div>
<div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;<span class="comment">/*                               SystemTick                                   */</span></div>
<div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;</div>
<div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="comment">/*****************  Bit definition for SysTick_CTRL register  *****************/</span></div>
<div class="line"><a name="l02266"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae062a243b69b8a56226b0349ec51a9ef"> 2266</a></span>&#160;<span class="preprocessor">#define  SysTick_CTRL_ENABLE                 ((u32)0x00000001)        </span><span class="comment">/* Counter enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02267"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af2621dc0d596c0c744d80e31f040820a"> 2267</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SysTick_CTRL_TICKINT                ((u32)0x00000002)        </span><span class="comment">/* Counting down to 0 pends the SysTick handler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02268"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa1f84beb52c644f8eaa67e4067708c7d"> 2268</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SysTick_CTRL_CLKSOURCE              ((u32)0x00000004)        </span><span class="comment">/* Clock source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02269"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a088dc188d27ba601d5098bb0f7ec5ed7"> 2269</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SysTick_CTRL_COUNTFLAG              ((u32)0x00010000)        </span><span class="comment">/* Count Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;</div>
<div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="comment">/*****************  Bit definition for SysTick_LOAD register  *****************/</span></div>
<div class="line"><a name="l02273"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a42fe61867f9c2975ef85d820856302f5"> 2273</a></span>&#160;<span class="preprocessor">#define  SysTick_LOAD_RELOAD                 ((u32)0x00FFFFFF)        </span><span class="comment">/* Value to load into the SysTick Current Value Register when the counter reaches 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;</div>
<div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="comment">/*****************  Bit definition for SysTick_VAL register  ******************/</span></div>
<div class="line"><a name="l02277"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a20551e8942a2f7578740ef8d2797f5e2"> 2277</a></span>&#160;<span class="preprocessor">#define  SysTick_VAL_CURRENT                 ((u32)0x00FFFFFF)        </span><span class="comment">/* Current value at the time the register is accessed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;</div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="comment">/*****************  Bit definition for SysTick_CALIB register  ****************/</span></div>
<div class="line"><a name="l02281"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3cd8d9bf0fcebcaf96e2f9a131b123d2"> 2281</a></span>&#160;<span class="preprocessor">#define  SysTick_CALIB_TENMS                 ((u32)0x00FFFFFF)        </span><span class="comment">/* Reload value to use for 10ms timing */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02282"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4e88399828475c370fc777a1ab2d3d58"> 2282</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SysTick_CALIB_SKEW                  ((u32)0x40000000)        </span><span class="comment">/* Calibration value is not exactly 10 ms */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02283"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a315aef6279fff87c0dd1fbb691e4d83d"> 2283</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SysTick_CALIB_NOREF                 ((u32)0x80000000)        </span><span class="comment">/* The reference clock is not provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;</div>
<div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;</div>
<div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="comment">/*                  Nested Vectored Interrupt Controller                      */</span></div>
<div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;</div>
<div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="comment">/******************  Bit definition for NVIC_ISER register  *******************/</span></div>
<div class="line"><a name="l02294"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a524d6bb507267b757f54a89b89a8b7b2"> 2294</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA                    ((u32)0xFFFFFFFF)        </span><span class="comment">/* Interrupt set enable bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02295"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4682204947d21842495025382e45a8fb"> 2295</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISER_SETENA_0                  ((u32)0x00000001)        </span><span class="comment">/* bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02296"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3f31ee863432615256b137741793a77a"> 2296</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISER_SETENA_1                  ((u32)0x00000002)        </span><span class="comment">/* bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02297"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a95058dbce83ff1339536029665d216e8"> 2297</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISER_SETENA_2                  ((u32)0x00000004)        </span><span class="comment">/* bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02298"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8bb1cf3d86f49f6785d125fa18352039"> 2298</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISER_SETENA_3                  ((u32)0x00000008)        </span><span class="comment">/* bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02299"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a131d008c6bc5bc26b989913d18d01204"> 2299</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISER_SETENA_4                  ((u32)0x00000010)        </span><span class="comment">/* bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02300"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6cc5a554385260be8ebda6433b691fb2"> 2300</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISER_SETENA_5                  ((u32)0x00000020)        </span><span class="comment">/* bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02301"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af7851457a3c800072677e5cae54cc6cc"> 2301</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISER_SETENA_6                  ((u32)0x00000040)        </span><span class="comment">/* bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02302"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a84068d07c3276a8c03b13aecf67a8ca1"> 2302</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISER_SETENA_7                  ((u32)0x00000080)        </span><span class="comment">/* bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02303"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a259f4752dc739afb8aaf1e4146019ec9"> 2303</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISER_SETENA_8                  ((u32)0x00000100)        </span><span class="comment">/* bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02304"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a371e8d82dd1bcc44c2ea8e90a66c5ae5"> 2304</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISER_SETENA_9                  ((u32)0x00000200)        </span><span class="comment">/* bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02305"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa9a05a01f82e832e6da3452d39a7a6e2"> 2305</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISER_SETENA_10                 ((u32)0x00000400)        </span><span class="comment">/* bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02306"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3b78aa3c425d86301dc148de43115b48"> 2306</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISER_SETENA_11                 ((u32)0x00000800)        </span><span class="comment">/* bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02307"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a447fc01ce241d2ae3cdb631498587efd"> 2307</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISER_SETENA_12                 ((u32)0x00001000)        </span><span class="comment">/* bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02308"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a320d26a7e0e94b3f459bec4c90a3559a"> 2308</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISER_SETENA_13                 ((u32)0x00002000)        </span><span class="comment">/* bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02309"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3dcc230344b6e3401962a260e9ad7d45"> 2309</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISER_SETENA_14                 ((u32)0x00004000)        </span><span class="comment">/* bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02310"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4c792f54013ef2bf46392c813a9f966e"> 2310</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISER_SETENA_15                 ((u32)0x00008000)        </span><span class="comment">/* bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02311"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a574e2c400afa40e90866dec2746b6e3a"> 2311</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISER_SETENA_16                 ((u32)0x00010000)        </span><span class="comment">/* bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02312"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5e6e7ac573075a189cafae29dee4af3e"> 2312</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISER_SETENA_17                 ((u32)0x00020000)        </span><span class="comment">/* bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02313"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a79519b08aa1fbf9449d754f03eaa49d6"> 2313</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISER_SETENA_18                 ((u32)0x00040000)        </span><span class="comment">/* bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02314"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af92a4a2157b8a53c07d0f13f6acc9d6b"> 2314</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISER_SETENA_19                 ((u32)0x00080000)        </span><span class="comment">/* bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02315"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a765aebd3b4d179659c11212754d495d4"> 2315</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISER_SETENA_20                 ((u32)0x00100000)        </span><span class="comment">/* bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02316"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8b78a46bbcf70086a2cd26973f7420cd"> 2316</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISER_SETENA_21                 ((u32)0x00200000)        </span><span class="comment">/* bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02317"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2166c96acab924d0cc6e84c019046a78"> 2317</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISER_SETENA_22                 ((u32)0x00400000)        </span><span class="comment">/* bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02318"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a37a1543e4b66f8662a130e44811d63e8"> 2318</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISER_SETENA_23                 ((u32)0x00800000)        </span><span class="comment">/* bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02319"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acbac420cda087473b34c86e110b5de0a"> 2319</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISER_SETENA_24                 ((u32)0x01000000)        </span><span class="comment">/* bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02320"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af75bfd414772f29ac8d7eb20000cbe94"> 2320</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISER_SETENA_25                 ((u32)0x02000000)        </span><span class="comment">/* bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02321"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9bda2dc8c0afc0b29f8b5ad13ec6fa43"> 2321</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISER_SETENA_26                 ((u32)0x04000000)        </span><span class="comment">/* bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02322"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5ed656de3e29c9870541b3c47041f0e2"> 2322</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISER_SETENA_27                 ((u32)0x08000000)        </span><span class="comment">/* bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02323"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a565ddf52fd22e6d5aa9d606da5bfbb96"> 2323</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISER_SETENA_28                 ((u32)0x10000000)        </span><span class="comment">/* bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02324"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afd010353bce4fed442e08ea918a6642a"> 2324</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISER_SETENA_29                 ((u32)0x20000000)        </span><span class="comment">/* bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02325"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad1134b329f5284ae7b3e429cb905fa4f"> 2325</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISER_SETENA_30                 ((u32)0x40000000)        </span><span class="comment">/* bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02326"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab197009ecc0031bc0a8b62bcdbaff37b"> 2326</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISER_SETENA_31                 ((u32)0x80000000)        </span><span class="comment">/* bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;</div>
<div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;</div>
<div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="comment">/******************  Bit definition for NVIC_ICER register  *******************/</span></div>
<div class="line"><a name="l02331"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abb8048ac27c64c34aef747eb3845f07d"> 2331</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA                   ((u32)0xFFFFFFFF)        </span><span class="comment">/* Interrupt clear-enable bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02332"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad7c0e8d7ead740fbbc6efe1b44336c4d"> 2332</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICER_CLRENA_0                  ((u32)0x00000001)        </span><span class="comment">/* bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02333"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a701dd2c4365790c5a9506ecc41f9fe3c"> 2333</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICER_CLRENA_1                  ((u32)0x00000002)        </span><span class="comment">/* bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02334"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ace5cb2478698a64c214d63d79aeeed75"> 2334</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICER_CLRENA_2                  ((u32)0x00000004)        </span><span class="comment">/* bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02335"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aff9f3ef9ac99c1b266ab1d8963b36560"> 2335</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICER_CLRENA_3                  ((u32)0x00000008)        </span><span class="comment">/* bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02336"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a892fafa00274551ee17971c5f419138b"> 2336</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICER_CLRENA_4                  ((u32)0x00000010)        </span><span class="comment">/* bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02337"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adfd48066d81ddc85be2cb4dd71ddcb60"> 2337</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICER_CLRENA_5                  ((u32)0x00000020)        </span><span class="comment">/* bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02338"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6a92307738d1730bd21d55c6c065b526"> 2338</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICER_CLRENA_6                  ((u32)0x00000040)        </span><span class="comment">/* bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02339"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad7132ff32947d90bf2f537591e77823c"> 2339</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICER_CLRENA_7                  ((u32)0x00000080)        </span><span class="comment">/* bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02340"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a08b4758eebf43cc2bfc8183a3517c8c0"> 2340</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICER_CLRENA_8                  ((u32)0x00000100)        </span><span class="comment">/* bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02341"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5f11ecc81c128ad3ef27899cd2a048dd"> 2341</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICER_CLRENA_9                  ((u32)0x00000200)        </span><span class="comment">/* bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02342"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad9b17e9837b0b1ccf28f7309afba8aa7"> 2342</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICER_CLRENA_10                 ((u32)0x00000400)        </span><span class="comment">/* bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02343"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae1e4b35a58a123c2e8fa4edb7e81aaeb"> 2343</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICER_CLRENA_11                 ((u32)0x00000800)        </span><span class="comment">/* bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02344"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a521ef47669c32ba4b6fb34cdee181115"> 2344</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICER_CLRENA_12                 ((u32)0x00001000)        </span><span class="comment">/* bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02345"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6f787e52461b5e3f777290ac4b8ff6fc"> 2345</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICER_CLRENA_13                 ((u32)0x00002000)        </span><span class="comment">/* bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02346"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac937ce62879648e947d70a4db16727f0"> 2346</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICER_CLRENA_14                 ((u32)0x00004000)        </span><span class="comment">/* bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02347"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa6a88004a2ac9b270d73ab1ff53300bb"> 2347</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICER_CLRENA_15                 ((u32)0x00008000)        </span><span class="comment">/* bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02348"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a73de40429d453b0a63ea4ed788e949f0"> 2348</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICER_CLRENA_16                 ((u32)0x00010000)        </span><span class="comment">/* bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02349"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a393cfbe5e1ce46220aa5ebd9a1891d97"> 2349</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICER_CLRENA_17                 ((u32)0x00020000)        </span><span class="comment">/* bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02350"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7fa2d0859938af8374b0ee52c7acb04b"> 2350</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICER_CLRENA_18                 ((u32)0x00040000)        </span><span class="comment">/* bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02351"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a02572a777aeac75a01c94f56e23ff07b"> 2351</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICER_CLRENA_19                 ((u32)0x00080000)        </span><span class="comment">/* bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02352"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8df2313e7432cabddba0b974b8f4f020"> 2352</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICER_CLRENA_20                 ((u32)0x00100000)        </span><span class="comment">/* bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02353"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a16c4599364e72b2d88ac386144a3fe7e"> 2353</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICER_CLRENA_21                 ((u32)0x00200000)        </span><span class="comment">/* bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02354"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a16b9bade4bebc1c058325e1aafc3fd8f"> 2354</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICER_CLRENA_22                 ((u32)0x00400000)        </span><span class="comment">/* bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02355"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa92531bd55ca6aa771993210d485c0f7"> 2355</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICER_CLRENA_23                 ((u32)0x00800000)        </span><span class="comment">/* bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02356"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab41766a9f4345819d8eea33b8753b9f6"> 2356</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICER_CLRENA_24                 ((u32)0x01000000)        </span><span class="comment">/* bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02357"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac1bb79682735090f6c1bbf2b298f6c5b"> 2357</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICER_CLRENA_25                 ((u32)0x02000000)        </span><span class="comment">/* bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02358"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0e63dfa3c37961071f48a76fd34e92e9"> 2358</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICER_CLRENA_26                 ((u32)0x04000000)        </span><span class="comment">/* bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02359"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ada1793fa80d1a517c94dc975dc1270bc"> 2359</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICER_CLRENA_27                 ((u32)0x08000000)        </span><span class="comment">/* bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02360"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9b389b9803af7187df08ab3031be9509"> 2360</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICER_CLRENA_28                 ((u32)0x10000000)        </span><span class="comment">/* bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02361"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acac7e634d9726387b9026c9504e52582"> 2361</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICER_CLRENA_29                 ((u32)0x20000000)        </span><span class="comment">/* bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02362"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a11d39e1daa7b9c636fe16951745b011d"> 2362</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICER_CLRENA_30                 ((u32)0x40000000)        </span><span class="comment">/* bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02363"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afb10af18569712590c4db5476292cf6f"> 2363</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICER_CLRENA_31                 ((u32)0x80000000)        </span><span class="comment">/* bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;</div>
<div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="comment">/******************  Bit definition for NVIC_ISPR register  *******************/</span></div>
<div class="line"><a name="l02367"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a706ae5af63e84b9d9a901c030d39b2de"> 2367</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND                   ((u32)0xFFFFFFFF)        </span><span class="comment">/* Interrupt set-pending bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02368"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4ea480702ab09562864852893b9005c2"> 2368</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISPR_SETPEND_0                 ((u32)0x00000001)        </span><span class="comment">/* bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02369"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3b5d1b15a80c029c9aa985bb23a7ffb2"> 2369</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISPR_SETPEND_1                 ((u32)0x00000002)        </span><span class="comment">/* bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02370"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa2de13af9ff315637a1cd651847f022d"> 2370</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISPR_SETPEND_2                 ((u32)0x00000004)        </span><span class="comment">/* bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02371"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a76361988bf57c412fe73ffb799afd797"> 2371</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISPR_SETPEND_3                 ((u32)0x00000008)        </span><span class="comment">/* bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02372"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa8e69812ce2bb6458c0c6214b1307c5e"> 2372</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISPR_SETPEND_4                 ((u32)0x00000010)        </span><span class="comment">/* bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02373"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a95c03293d177e1bfe43be1d5eefbf5f8"> 2373</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISPR_SETPEND_5                 ((u32)0x00000020)        </span><span class="comment">/* bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02374"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aeee79d95614db51d2e0ff530d09673e9"> 2374</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISPR_SETPEND_6                 ((u32)0x00000040)        </span><span class="comment">/* bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02375"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a809b3f1ab6def76d15fa0b457445d244"> 2375</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISPR_SETPEND_7                 ((u32)0x00000080)        </span><span class="comment">/* bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02376"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3fae06b9e22eaeb3ee19bd19105b1ae2"> 2376</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISPR_SETPEND_8                 ((u32)0x00000100)        </span><span class="comment">/* bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02377"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac5459e94b315765d3f4e9ab9c6e00aae"> 2377</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISPR_SETPEND_9                 ((u32)0x00000200)        </span><span class="comment">/* bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02378"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a05ef4ef84df65432e2e75448d851b789"> 2378</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISPR_SETPEND_10                ((u32)0x00000400)        </span><span class="comment">/* bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02379"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acbd66dd5953c24688917964115ae796f"> 2379</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISPR_SETPEND_11                ((u32)0x00000800)        </span><span class="comment">/* bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02380"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3cdcc8da708ddeee71a593050dfade50"> 2380</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISPR_SETPEND_12                ((u32)0x00001000)        </span><span class="comment">/* bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02381"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae51ee8367ba000f48692a84505b2b620"> 2381</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISPR_SETPEND_13                ((u32)0x00002000)        </span><span class="comment">/* bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02382"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6588454e29509bb1eae0c96a25bf7ed9"> 2382</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISPR_SETPEND_14                ((u32)0x00004000)        </span><span class="comment">/* bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02383"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4f6fee7fe7c8ee64ddb5cd2a419ac88e"> 2383</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISPR_SETPEND_15                ((u32)0x00008000)        </span><span class="comment">/* bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02384"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a33d421797a1718a74cf4ff4b58d4f4fd"> 2384</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISPR_SETPEND_16                ((u32)0x00010000)        </span><span class="comment">/* bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02385"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aae2b82da99561dd033e74b0b3a3aad0b"> 2385</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISPR_SETPEND_17                ((u32)0x00020000)        </span><span class="comment">/* bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02386"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae5a078aafa6253af4b17ca28cdbc3699"> 2386</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISPR_SETPEND_18                ((u32)0x00040000)        </span><span class="comment">/* bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02387"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a07d2e9109ecccd36be4e6230d95cd648"> 2387</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISPR_SETPEND_19                ((u32)0x00080000)        </span><span class="comment">/* bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02388"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3cf4ff376f8afcc661184028c713c5c0"> 2388</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISPR_SETPEND_20                ((u32)0x00100000)        </span><span class="comment">/* bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02389"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a76ddcc81d3c5e498ab99f23183bf4a5b"> 2389</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISPR_SETPEND_21                ((u32)0x00200000)        </span><span class="comment">/* bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02390"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0db2d31426967beb45500dd82816e6e5"> 2390</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISPR_SETPEND_22                ((u32)0x00400000)        </span><span class="comment">/* bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02391"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aec0b7e1a693eb4a090622b18f79a2b6d"> 2391</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISPR_SETPEND_23                ((u32)0x00800000)        </span><span class="comment">/* bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02392"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac91b78240ce32417e0916fce399c5035"> 2392</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISPR_SETPEND_24                ((u32)0x01000000)        </span><span class="comment">/* bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02393"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acf6576e0ed8e79909372b9f29b36ea05"> 2393</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISPR_SETPEND_25                ((u32)0x02000000)        </span><span class="comment">/* bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02394"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1bc96581240b52ea223b8512e5fe404f"> 2394</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISPR_SETPEND_26                ((u32)0x04000000)        </span><span class="comment">/* bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02395"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acef6dcabdd3b151cf81f65f27f160c8b"> 2395</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISPR_SETPEND_27                ((u32)0x08000000)        </span><span class="comment">/* bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02396"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acaaae73e711685955c9bbd810a8750b2"> 2396</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISPR_SETPEND_28                ((u32)0x10000000)        </span><span class="comment">/* bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02397"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adc01bacfbd4e6533b8114ad67766f50a"> 2397</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISPR_SETPEND_29                ((u32)0x20000000)        </span><span class="comment">/* bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02398"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae7973887dda1478e3941782ec6cc33a6"> 2398</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISPR_SETPEND_30                ((u32)0x40000000)        </span><span class="comment">/* bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02399"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a569e37431b777e42c39bd6a708150081"> 2399</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ISPR_SETPEND_31                ((u32)0x80000000)        </span><span class="comment">/* bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;</div>
<div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="comment">/******************  Bit definition for NVIC_ICPR register  *******************/</span></div>
<div class="line"><a name="l02403"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae3c6a7e54654b4873816afad7984fbb0"> 2403</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND                   ((u32)0xFFFFFFFF)        </span><span class="comment">/* Interrupt clear-pending bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02404"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afecd77abe8ff78b4679c965b11e31ac3"> 2404</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICPR_CLRPEND_0                 ((u32)0x00000001)        </span><span class="comment">/* bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02405"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad1a68ba7be8374cbedfe18c15a852100"> 2405</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICPR_CLRPEND_1                 ((u32)0x00000002)        </span><span class="comment">/* bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02406"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3ad0271ce6eb2fd787881a526acc9ecf"> 2406</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICPR_CLRPEND_2                 ((u32)0x00000004)        </span><span class="comment">/* bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02407"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a601ded5d1439ded3a734b80ae3d9ac42"> 2407</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICPR_CLRPEND_3                 ((u32)0x00000008)        </span><span class="comment">/* bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02408"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8fa186cf67d658dae40dd70cd0b55456"> 2408</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICPR_CLRPEND_4                 ((u32)0x00000010)        </span><span class="comment">/* bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02409"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0560ad9cc66e9a4d3b6d918745752350"> 2409</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICPR_CLRPEND_5                 ((u32)0x00000020)        </span><span class="comment">/* bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02410"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a81743f1b0f020b023cd627dc6b46eed0"> 2410</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICPR_CLRPEND_6                 ((u32)0x00000040)        </span><span class="comment">/* bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02411"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a167cc46ce9628e5cbc971f9248fadbc9"> 2411</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICPR_CLRPEND_7                 ((u32)0x00000080)        </span><span class="comment">/* bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02412"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a19da2023fbcc3856feb1c5e8143d3126"> 2412</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICPR_CLRPEND_8                 ((u32)0x00000100)        </span><span class="comment">/* bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02413"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8047a8411c6e505edab25c0c7db179df"> 2413</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICPR_CLRPEND_9                 ((u32)0x00000200)        </span><span class="comment">/* bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02414"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae9631ca376fd2fb30ca9fba782dbcebc"> 2414</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICPR_CLRPEND_10                ((u32)0x00000400)        </span><span class="comment">/* bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02415"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a65a8a83be00f68acd6d3a6d8dcd81c73"> 2415</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICPR_CLRPEND_11                ((u32)0x00000800)        </span><span class="comment">/* bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02416"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac1535690e1151004707902cc49f280d2"> 2416</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICPR_CLRPEND_12                ((u32)0x00001000)        </span><span class="comment">/* bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02417"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a704f098169cbfd48746e6fdb647cb139"> 2417</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICPR_CLRPEND_13                ((u32)0x00002000)        </span><span class="comment">/* bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02418"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a764a5bb88ee730049cdaa9823238e4eb"> 2418</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICPR_CLRPEND_14                ((u32)0x00004000)        </span><span class="comment">/* bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02419"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a641b9f2fc8a75d9a0f08ee9e764ae67e"> 2419</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICPR_CLRPEND_15                ((u32)0x00008000)        </span><span class="comment">/* bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02420"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9563b3bc48251e3048bba95dcd8ce2ed"> 2420</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICPR_CLRPEND_16                ((u32)0x00010000)        </span><span class="comment">/* bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02421"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acafd4aa7dbd587713c5f8460021ffbbf"> 2421</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICPR_CLRPEND_17                ((u32)0x00020000)        </span><span class="comment">/* bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02422"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acb158cb09839a27399daaec82596bdae"> 2422</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICPR_CLRPEND_18                ((u32)0x00040000)        </span><span class="comment">/* bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02423"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4fa77e3164f76f55c8b65716f7e78b3c"> 2423</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICPR_CLRPEND_19                ((u32)0x00080000)        </span><span class="comment">/* bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02424"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a913321e79e4566f2589d0cf0cbc69951"> 2424</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICPR_CLRPEND_20                ((u32)0x00100000)        </span><span class="comment">/* bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02425"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a82b95b5d83cfed1dc8e93252f350738f"> 2425</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICPR_CLRPEND_21                ((u32)0x00200000)        </span><span class="comment">/* bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02426"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa48498de37ce0e3630539a40e9748ac8"> 2426</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICPR_CLRPEND_22                ((u32)0x00400000)        </span><span class="comment">/* bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02427"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7976e3ca5e53e365b2d5fe622f738800"> 2427</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICPR_CLRPEND_23                ((u32)0x00800000)        </span><span class="comment">/* bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02428"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2a5aa740ee8b8ddcc9e28cad9cc2e287"> 2428</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICPR_CLRPEND_24                ((u32)0x01000000)        </span><span class="comment">/* bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02429"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae71fd6b864214fc20cda783f983a3b99"> 2429</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICPR_CLRPEND_25                ((u32)0x02000000)        </span><span class="comment">/* bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02430"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae5d5368aef48a813695090fd367ec4a6"> 2430</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICPR_CLRPEND_26                ((u32)0x04000000)        </span><span class="comment">/* bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02431"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8092ee7e81ecfa33294e8dc972e736a1"> 2431</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICPR_CLRPEND_27                ((u32)0x08000000)        </span><span class="comment">/* bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02432"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0e05fe155495b02aa07f086600d362af"> 2432</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICPR_CLRPEND_28                ((u32)0x10000000)        </span><span class="comment">/* bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02433"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acd72eea853122e43a77db5d11cf189b2"> 2433</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICPR_CLRPEND_29                ((u32)0x20000000)        </span><span class="comment">/* bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02434"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3482d26f4a66f2e345f5877e5b7d4f59"> 2434</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICPR_CLRPEND_30                ((u32)0x40000000)        </span><span class="comment">/* bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02435"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abfb29b21f8ac81d048b70b6ae17518ee"> 2435</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_ICPR_CLRPEND_31                ((u32)0x80000000)        </span><span class="comment">/* bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;</div>
<div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="comment">/******************  Bit definition for NVIC_IABR register  *******************/</span></div>
<div class="line"><a name="l02439"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a00015005adbb6e281ac05f29b862772b"> 2439</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE                    ((u32)0xFFFFFFFF)        </span><span class="comment">/* Interrupt active flags */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02440"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af96b2c2bf18a5845f65c23761f35c20c"> 2440</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IABR_ACTIVE_0                  ((u32)0x00000001)        </span><span class="comment">/* bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02441"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a29b032782f6ee599b3e6c67a915f2a77"> 2441</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IABR_ACTIVE_1                  ((u32)0x00000002)        </span><span class="comment">/* bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02442"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a87128e17a9e614347d5b27f2e53c92cc"> 2442</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IABR_ACTIVE_2                  ((u32)0x00000004)        </span><span class="comment">/* bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02443"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0b70628725abd184e4f3258f25552ad4"> 2443</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IABR_ACTIVE_3                  ((u32)0x00000008)        </span><span class="comment">/* bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02444"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad31486ae04d73eace12011a850855ffc"> 2444</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IABR_ACTIVE_4                  ((u32)0x00000010)        </span><span class="comment">/* bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02445"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aabdfde449fc6a3c5c6bf5236ebbd14e5"> 2445</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IABR_ACTIVE_5                  ((u32)0x00000020)        </span><span class="comment">/* bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02446"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9888c42aada7bd962b44a207954f7209"> 2446</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IABR_ACTIVE_6                  ((u32)0x00000040)        </span><span class="comment">/* bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02447"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9028f6886fca410cb526352999f4911a"> 2447</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IABR_ACTIVE_7                  ((u32)0x00000080)        </span><span class="comment">/* bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02448"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a101fc66c184d311ee995db2c8c82ef95"> 2448</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IABR_ACTIVE_8                  ((u32)0x00000100)        </span><span class="comment">/* bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02449"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aed6521600ff1bccc832e252b1b5676dd"> 2449</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IABR_ACTIVE_9                  ((u32)0x00000200)        </span><span class="comment">/* bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02450"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1c29cb59542e009f5908814bc73f699a"> 2450</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IABR_ACTIVE_10                 ((u32)0x00000400)        </span><span class="comment">/* bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02451"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aae3ac5a2c4b87dc781facd9f0ab2faa9"> 2451</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IABR_ACTIVE_11                 ((u32)0x00000800)        </span><span class="comment">/* bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02452"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af67765093e4ee4b2911e5f29b011e1a1"> 2452</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IABR_ACTIVE_12                 ((u32)0x00001000)        </span><span class="comment">/* bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02453"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a29b52deba459b2a9a6d2379c9b0b0c26"> 2453</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IABR_ACTIVE_13                 ((u32)0x00002000)        </span><span class="comment">/* bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02454"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a393379d79019d81602dbc4311edc21fe"> 2454</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IABR_ACTIVE_14                 ((u32)0x00004000)        </span><span class="comment">/* bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02455"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab9abe638115ec30e599c34c839515dd4"> 2455</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IABR_ACTIVE_15                 ((u32)0x00008000)        </span><span class="comment">/* bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02456"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adac87de01e114b011a900bca17e7b729"> 2456</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IABR_ACTIVE_16                 ((u32)0x00010000)        </span><span class="comment">/* bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02457"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac7a870327f07feef53199fe4befb2464"> 2457</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IABR_ACTIVE_17                 ((u32)0x00020000)        </span><span class="comment">/* bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02458"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a16bd00a6c07b193fa07761bc4c68cf1a"> 2458</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IABR_ACTIVE_18                 ((u32)0x00040000)        </span><span class="comment">/* bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02459"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5368786bfb44b9d31c62c180cf089b77"> 2459</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IABR_ACTIVE_19                 ((u32)0x00080000)        </span><span class="comment">/* bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02460"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aad1a8c8e757e6d7a30c4dc2073693724"> 2460</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IABR_ACTIVE_20                 ((u32)0x00100000)        </span><span class="comment">/* bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02461"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a89fc27cdcb3a0291dcb03b8d2537b566"> 2461</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IABR_ACTIVE_21                 ((u32)0x00200000)        </span><span class="comment">/* bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02462"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1a1e16e90060fae9442e54a02aade2c3"> 2462</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IABR_ACTIVE_22                 ((u32)0x00400000)        </span><span class="comment">/* bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02463"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a423a9b1f0e4d06137bceaea3d482d7f9"> 2463</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IABR_ACTIVE_23                 ((u32)0x00800000)        </span><span class="comment">/* bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02464"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2a7cb5ecc8420bde213d4e25d698bad0"> 2464</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IABR_ACTIVE_24                 ((u32)0x01000000)        </span><span class="comment">/* bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02465"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3be82eac5db87b085ced6424940e36d7"> 2465</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IABR_ACTIVE_25                 ((u32)0x02000000)        </span><span class="comment">/* bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02466"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5b17346a5573c34ca0d8fc3e8ebee702"> 2466</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IABR_ACTIVE_26                 ((u32)0x04000000)        </span><span class="comment">/* bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02467"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2a42e366c56ce09eb944c8f20c520004"> 2467</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IABR_ACTIVE_27                 ((u32)0x08000000)        </span><span class="comment">/* bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02468"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad2736661ca2d3411bede3dfdbe51edbb"> 2468</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IABR_ACTIVE_28                 ((u32)0x10000000)        </span><span class="comment">/* bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02469"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9e2b52a462248fe00401170951e51e10"> 2469</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IABR_ACTIVE_29                 ((u32)0x20000000)        </span><span class="comment">/* bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02470"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a41ab2699910a3c837f177b81e5c40d33"> 2470</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IABR_ACTIVE_30                 ((u32)0x40000000)        </span><span class="comment">/* bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02471"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7816041fba7d83cd8b3dd1ba10f80c4a"> 2471</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IABR_ACTIVE_31                 ((u32)0x80000000)        </span><span class="comment">/* bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;</div>
<div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;<span class="comment">/******************  Bit definition for NVIC_PRI0 register  *******************/</span></div>
<div class="line"><a name="l02475"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7a3b08d85a1acb7ceb1e099323dcccab"> 2475</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR0_PRI_0                     ((u32)0x000000FF)        </span><span class="comment">/* Priority of interrupt 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02476"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a23faf79e734bfdb5799fac5916ff10cb"> 2476</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IPR0_PRI_1                     ((u32)0x0000FF00)        </span><span class="comment">/* Priority of interrupt 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02477"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a80ea52e5abb18a63bd4c7578e47a1446"> 2477</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IPR0_PRI_2                     ((u32)0x00FF0000)        </span><span class="comment">/* Priority of interrupt 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02478"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9104db3d83a6c566e8bfd2a4b33a7145"> 2478</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IPR0_PRI_3                     ((u32)0xFF000000)        </span><span class="comment">/* Priority of interrupt 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;</div>
<div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="comment">/******************  Bit definition for NVIC_PRI1 register  *******************/</span></div>
<div class="line"><a name="l02482"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1282075e5142524bb85e3d2df0102501"> 2482</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR1_PRI_4                     ((u32)0x000000FF)        </span><span class="comment">/* Priority of interrupt 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02483"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa63b4e9a76d033470c30e0858306ddb2"> 2483</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IPR1_PRI_5                     ((u32)0x0000FF00)        </span><span class="comment">/* Priority of interrupt 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02484"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8b2966818c404ea29e2db4667a3a6f41"> 2484</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IPR1_PRI_6                     ((u32)0x00FF0000)        </span><span class="comment">/* Priority of interrupt 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02485"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a96c1da5dac82bf4644b0a11c3a39cb2d"> 2485</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IPR1_PRI_7                     ((u32)0xFF000000)        </span><span class="comment">/* Priority of interrupt 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;</div>
<div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="comment">/******************  Bit definition for NVIC_PRI2 register  *******************/</span></div>
<div class="line"><a name="l02489"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad02b1193affeeae87f9b1e8af4feded1"> 2489</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR2_PRI_8                     ((u32)0x000000FF)        </span><span class="comment">/* Priority of interrupt 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02490"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a98647b92f40858b03174d73fa9aa50e2"> 2490</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IPR2_PRI_9                     ((u32)0x0000FF00)        </span><span class="comment">/* Priority of interrupt 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02491"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad2498ad6390c001f5520f17600935041"> 2491</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IPR2_PRI_10                    ((u32)0x00FF0000)        </span><span class="comment">/* Priority of interrupt 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02492"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a33f3bb417d3518b39303b9523c1461c1"> 2492</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IPR2_PRI_11                    ((u32)0xFF000000)        </span><span class="comment">/* Priority of interrupt 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;</div>
<div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="comment">/******************  Bit definition for NVIC_PRI3 register  *******************/</span></div>
<div class="line"><a name="l02496"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1a5871dc95a2ca809773a1dde818c63c"> 2496</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR3_PRI_12                    ((u32)0x000000FF)        </span><span class="comment">/* Priority of interrupt 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02497"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ada03b8dae40bf704e4bf523d1aa22496"> 2497</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IPR3_PRI_13                    ((u32)0x0000FF00)        </span><span class="comment">/* Priority of interrupt 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02498"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a966d733853ca1b07d12b7c66bfe7eb3c"> 2498</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IPR3_PRI_14                    ((u32)0x00FF0000)        </span><span class="comment">/* Priority of interrupt 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02499"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9bd3de39c1d0c6c9efbb9fab3b62d094"> 2499</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IPR3_PRI_15                    ((u32)0xFF000000)        </span><span class="comment">/* Priority of interrupt 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;</div>
<div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="comment">/******************  Bit definition for NVIC_PRI4 register  *******************/</span></div>
<div class="line"><a name="l02503"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acbc57da3ac7ef9d6de3b0a1ad84a35c3"> 2503</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR4_PRI_16                    ((u32)0x000000FF)        </span><span class="comment">/* Priority of interrupt 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02504"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8fbcf647ec5f3b88447c40d82cbba784"> 2504</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IPR4_PRI_17                    ((u32)0x0000FF00)        </span><span class="comment">/* Priority of interrupt 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02505"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5980ea116aae6400b74fcbb7ab69db05"> 2505</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IPR4_PRI_18                    ((u32)0x00FF0000)        </span><span class="comment">/* Priority of interrupt 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02506"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5d53e0b085d3151bead07fae93f507b8"> 2506</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IPR4_PRI_19                    ((u32)0xFF000000)        </span><span class="comment">/* Priority of interrupt 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;</div>
<div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;<span class="comment">/******************  Bit definition for NVIC_PRI5 register  *******************/</span></div>
<div class="line"><a name="l02510"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa03b60b41f202d008226bc4a9596a833"> 2510</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR5_PRI_20                    ((u32)0x000000FF)        </span><span class="comment">/* Priority of interrupt 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02511"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac98a9cb7398fba35957f0d9a39451506"> 2511</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IPR5_PRI_21                    ((u32)0x0000FF00)        </span><span class="comment">/* Priority of interrupt 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02512"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab8b37a77e86e910e5f16fec4c1bac200"> 2512</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IPR5_PRI_22                    ((u32)0x00FF0000)        </span><span class="comment">/* Priority of interrupt 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02513"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abc2bc84f21dc418ebca068a7a74fbf13"> 2513</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IPR5_PRI_23                    ((u32)0xFF000000)        </span><span class="comment">/* Priority of interrupt 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;</div>
<div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="comment">/******************  Bit definition for NVIC_PRI6 register  *******************/</span></div>
<div class="line"><a name="l02517"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac35639332d0dd2169659dacb334be746"> 2517</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR6_PRI_24                    ((u32)0x000000FF)        </span><span class="comment">/* Priority of interrupt 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02518"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a31813e988f709143c47b376411b63be3"> 2518</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IPR6_PRI_25                    ((u32)0x0000FF00)        </span><span class="comment">/* Priority of interrupt 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02519"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae874a405758adfc16a21ab2492cc01aa"> 2519</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IPR6_PRI_26                    ((u32)0x00FF0000)        </span><span class="comment">/* Priority of interrupt 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02520"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6cc988dabd555381a1e8546e8b0d4152"> 2520</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IPR6_PRI_27                    ((u32)0xFF000000)        </span><span class="comment">/* Priority of interrupt 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;</div>
<div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;<span class="comment">/******************  Bit definition for NVIC_PRI7 register  *******************/</span></div>
<div class="line"><a name="l02524"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8c01a412ea1d6b0659e53f23edaa42b9"> 2524</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR7_PRI_28                    ((u32)0x000000FF)        </span><span class="comment">/* Priority of interrupt 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02525"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab867187fcd218881e0309938fe902674"> 2525</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IPR7_PRI_29                    ((u32)0x0000FF00)        </span><span class="comment">/* Priority of interrupt 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02526"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abe7e7058f4cf233a7b220bfeb1048443"> 2526</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IPR7_PRI_30                    ((u32)0x00FF0000)        </span><span class="comment">/* Priority of interrupt 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02527"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8df57e06dd24110f7a228efa85131bbe"> 2527</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  NVIC_IPR7_PRI_31                    ((u32)0xFF000000)        </span><span class="comment">/* Priority of interrupt 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;</div>
<div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<span class="comment">/******************  Bit definition for SCB_CPUID register  *******************/</span></div>
<div class="line"><a name="l02531"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8d41122756e2a2a01f07f5863312a0b3"> 2531</a></span>&#160;<span class="preprocessor">#define  SCB_CPUID_REVISION                  ((u32)0x0000000F)        </span><span class="comment">/* Implementation defined revision number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02532"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a550badbbe87c076419c0cc1c914b6d3c"> 2532</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_CPUID_PARTNO                    ((u32)0x0000FFF0)        </span><span class="comment">/* Number of processor within family */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02533"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a601f7f9ef2f371fc3316931cacddd914"> 2533</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_CPUID_Constant                  ((u32)0x000F0000)        </span><span class="comment">/* Reads as 0x0F */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02534"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2918ac8b94d21ece6e60d8e57466b3ac"> 2534</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_CPUID_VARIANT                   ((u32)0x00F00000)        </span><span class="comment">/* Implementation defined variant number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02535"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a07d13461f7ac56baf2bc2005f49b08c9"> 2535</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_CPUID_IMPLEMENTER               ((u32)0xFF000000)        </span><span class="comment">/* Implementer code. ARM is 0x41 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;</div>
<div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="comment">/*******************  Bit definition for SCB_ICSR register  *******************/</span></div>
<div class="line"><a name="l02539"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa03823cedb24b4d4c95812f121a2f493"> 2539</a></span>&#160;<span class="preprocessor">#define  SCB_ICSR_VECTACTIVE                 ((u32)0x000001FF)        </span><span class="comment">/* Active ISR number field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02540"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a842275c9ea59be843c92d28bda1e554c"> 2540</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_ICSR_RETTOBASE                  ((u32)0x00000800)        </span><span class="comment">/* All active exceptions minus the IPSR_current_exception yields the empty set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02541"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a91ba96d4d975d2ad3cd43c091b1e65af"> 2541</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_ICSR_VECTPENDING                ((u32)0x003FF000)        </span><span class="comment">/* Pending ISR number field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02542"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#addc9f4da4f73fd9aaeee3a8c97dac8c2"> 2542</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_ICSR_ISRPENDING                 ((u32)0x00400000)        </span><span class="comment">/* Interrupt pending flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02543"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a699279156aae0333110fe24a5e4e3d21"> 2543</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_ICSR_ISRPREEMPT                 ((u32)0x00800000)        </span><span class="comment">/* It indicates that a pending interrupt becomes active in the next running cycle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02544"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a739c687961a5555b6a3903b617461892"> 2544</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_ICSR_PENDSTCLR                  ((u32)0x02000000)        </span><span class="comment">/* Clear pending SysTick bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02545"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1208f2e1fba16f8ce1fd533f48228898"> 2545</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_ICSR_PENDSTSET                  ((u32)0x04000000)        </span><span class="comment">/* Set pending SysTick bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02546"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a84b3c1eebacbbc3d33ecf875e2e298a1"> 2546</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_ICSR_PENDSVCLR                  ((u32)0x08000000)        </span><span class="comment">/* Clear pending pendSV bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02547"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4d08b3c1bd96c4c12dddd25aea063e35"> 2547</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_ICSR_PENDSVSET                  ((u32)0x10000000)        </span><span class="comment">/* Set pending pendSV bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02548"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0a7d69b63652f05f4ff9b72d110dec7a"> 2548</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_ICSR_NMIPENDSET                 ((u32)0x80000000)        </span><span class="comment">/* Set pending NMI bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;</div>
<div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="comment">/*******************  Bit definition for SCB_VTOR register  *******************/</span></div>
<div class="line"><a name="l02552"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1a53fe56449df9763635b9ef14ec4eef"> 2552</a></span>&#160;<span class="preprocessor">#define  SCB_VTOR_TBLOFF                     ((u32)0x1FFFFF80)        </span><span class="comment">/* Vector table base offset field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02553"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adfbd687e656472904d65b6e76e60d32c"> 2553</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_VTOR_TBLBASE                    ((u32)0x20000000)        </span><span class="comment">/* Table base in code(0) or RAM(1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;</div>
<div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="comment">/******************  Bit definition for SCB_AIRCR register  *******************/</span></div>
<div class="line"><a name="l02557"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aec31f9ed3b476e1ec623b0d89df51280"> 2557</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_VECTRESET                 ((u32)0x00000001)        </span><span class="comment">/* System Reset bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02558"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae3d9b3c94c860a0b0b038285ca817fd3"> 2558</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_AIRCR_VECTCLRACTIVE             ((u32)0x00000002)        </span><span class="comment">/* Clear active vector bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02559"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a86c65d10100e2fb5fdcf826b2573b5d8"> 2559</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_AIRCR_SYSRESETREQ               ((u32)0x00000004)        </span><span class="comment">/* Requests chip control logic to generate a reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02561"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a562fa27a50d34fb3e182eb90d1de7457"> 2561</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP                  ((u32)0x00000700)        </span><span class="comment">/* PRIGROUP[2:0] bits (Priority group) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02562"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a73ed5772b7584aa9100568c39883e2e2"> 2562</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_AIRCR_PRIGROUP_0                ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02563"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae71495c63cf23ccc57ef1d00ce05bccd"> 2563</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_AIRCR_PRIGROUP_1                ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02564"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a355be0b34a767b11718c8e3640e8de7e"> 2564</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_AIRCR_PRIGROUP_2                ((u32)0x00000400)        </span><span class="comment">/* Bit 2  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="comment">/* prority group configuration */</span></div>
<div class="line"><a name="l02567"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a10749836707315bc2ede47d13478bf1d"> 2567</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP0                 ((u32)0x00000000)        </span><span class="comment">/* Priority group=0 (7 bits of pre-emption priority, 1 bit of subpriority) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02568"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a372eac3d95632115359a016557cc9692"> 2568</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_AIRCR_PRIGROUP1                 ((u32)0x00000100)        </span><span class="comment">/* Priority group=1 (6 bits of pre-emption priority, 2 bits of subpriority) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02569"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa75877ae3cc09849e0c4ccf2711d4780"> 2569</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_AIRCR_PRIGROUP2                 ((u32)0x00000200)        </span><span class="comment">/* Priority group=2 (5 bits of pre-emption priority, 3 bits of subpriority) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02570"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adf8f6a9d617d3fed71ee7379243560d1"> 2570</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_AIRCR_PRIGROUP3                 ((u32)0x00000300)        </span><span class="comment">/* Priority group=3 (4 bits of pre-emption priority, 4 bits of subpriority) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02571"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9dfd544733beb12e6097d3c58cfccee5"> 2571</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_AIRCR_PRIGROUP4                 ((u32)0x00000400)        </span><span class="comment">/* Priority group=4 (3 bits of pre-emption priority, 5 bits of subpriority) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02572"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0fb910c0ebae3006b6f6892794627268"> 2572</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_AIRCR_PRIGROUP5                 ((u32)0x00000500)        </span><span class="comment">/* Priority group=5 (2 bits of pre-emption priority, 6 bits of subpriority) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02573"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abe7aa631763933a39471da41af3cfb54"> 2573</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_AIRCR_PRIGROUP6                 ((u32)0x00000600)        </span><span class="comment">/* Priority group=6 (1 bit of pre-emption priority, 7 bits of subpriority) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02574"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2decaa6e4210f1432b59b6939808c61c"> 2574</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_AIRCR_PRIGROUP7                 ((u32)0x00000700)        </span><span class="comment">/* Priority group=7 (no pre-emption priority, 8 bits of subpriority) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02576"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ade5876f1c12d6322a188b09efe77f69d"> 2576</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_ENDIANESS                 ((u32)0x00008000)        </span><span class="comment">/* Data endianness bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02577"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae9c09346491834693c481c5d5a20886d"> 2577</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_AIRCR_VECTKEY                   ((u32)0xFFFF0000)        </span><span class="comment">/* Register key (VECTKEY) - Reads as 0xFA05 (VECTKEYSTAT) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;</div>
<div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="comment">/*******************  Bit definition for SCB_SCR register  ********************/</span></div>
<div class="line"><a name="l02581"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aef484612839a04567ebaeeb57ca0b015"> 2581</a></span>&#160;<span class="preprocessor">#define  SCB_SCR_SLEEPONEXIT                 ((u8)0x02)               </span><span class="comment">/* Sleep on exit bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02582"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac4f4f02bfc91aef800b88fa58329cb92"> 2582</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_SCR_SLEEPDEEP                   ((u8)0x04)               </span><span class="comment">/* Sleep deep bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02583"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afe02e0bb7621be2b7c53f4acd9e8f8c5"> 2583</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_SCR_SEVONPEND                   ((u8)0x10)               </span><span class="comment">/* Wake up from WFE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;</div>
<div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="comment">/********************  Bit definition for SCB_CCR register  *******************/</span></div>
<div class="line"><a name="l02587"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a737bd09d6c94b325cfe96733585ee307"> 2587</a></span>&#160;<span class="preprocessor">#define  SCB_CCR_NONBASETHRDENA              ((u16)0x0001)            </span><span class="comment">/* Thread mode can be entered from any level in Handler mode by controlled return value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02588"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7f3eb65ed64479d1c4223b69be60a786"> 2588</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_CCR_USERSETMPEND                ((u16)0x0002)            </span><span class="comment">/* Enables user code to write the Software Trigger Interrupt register to trigger (pend) a Main exception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02589"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6a075d1f9722f6972ed1a98305e24cf9"> 2589</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_CCR_UNALIGN_TRP                 ((u16)0x0008)            </span><span class="comment">/* Trap for unaligned access */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02590"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9a1ca0625d0b4b5be3c4332258c28ec4"> 2590</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_CCR_DIV_0_TRP                   ((u16)0x0010)            </span><span class="comment">/* Trap on Divide by 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02591"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a985f7560606f6e257a8b2bc2671ed33d"> 2591</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_CCR_BFHFNMIGN                   ((u16)0x0100)            </span><span class="comment">/* Handlers running at priority -1 and -2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02592"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8c71d4e534d7d822ce32c3dec82bebd9"> 2592</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_CCR_STKALIGN                    ((u16)0x0200)            </span><span class="comment">/* On exception entry, the SP used prior to the exception is adjusted to be 8-byte aligned */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;</div>
<div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="comment">/*******************  Bit definition for SCB_SHPR register ********************/</span></div>
<div class="line"><a name="l02596"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a60573307b1130b04328515e7763d46ae"> 2596</a></span>&#160;<span class="preprocessor">#define  SCB_SHPR_PRI_N                      ((u32)0x000000FF)        </span><span class="comment">/* Priority of system handler 4,8, and 12. Mem Manage, reserved and Debug Monitor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02597"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a983c00520a6b78a9460ae3111dfa30e8"> 2597</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_SHPR_PRI_N1                     ((u32)0x0000FF00)        </span><span class="comment">/* Priority of system handler 5,9, and 13. Bus Fault, reserved and reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02598"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab95e7b7b52dfa7c7a36f58aa0647b7fc"> 2598</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_SHPR_PRI_N2                     ((u32)0x00FF0000)        </span><span class="comment">/* Priority of system handler 6,10, and 14. Usage Fault, reserved and PendSV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02599"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1ddf910806ca32e520bffc56c4cbca4a"> 2599</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_SHPR_PRI_N3                     ((u32)0xFF000000)        </span><span class="comment">/* Priority of system handler 7,11, and 15. Reserved, SVCall and SysTick */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;</div>
<div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="comment">/******************  Bit definition for SCB_SHCSR register  *******************/</span></div>
<div class="line"><a name="l02603"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af7e9f142e8f310010b8314e41d21bef1"> 2603</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_MEMFAULTACT               ((u32)0x00000001)        </span><span class="comment">/* MemManage is active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02604"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a22a35f7e2e94c192befb04bab6976598"> 2604</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_SHCSR_BUSFAULTACT               ((u32)0x00000002)        </span><span class="comment">/* BusFault is active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02605"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab6121f12dfa519ab80357d2389830990"> 2605</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_SHCSR_USGFAULTACT               ((u32)0x00000008)        </span><span class="comment">/* UsageFault is active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02606"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a395ad78789946e84ddbb0a91a575331d"> 2606</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_SHCSR_SVCALLACT                 ((u32)0x00000080)        </span><span class="comment">/* SVCall is active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02607"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9d926840743a22c4ff50db650b2a0d75"> 2607</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_SHCSR_MONITORACT                ((u32)0x00000100)        </span><span class="comment">/* Monitor is active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02608"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae5ce384582328f1a9d38466239e03017"> 2608</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_SHCSR_PENDSVACT                 ((u32)0x00000400)        </span><span class="comment">/* PendSV is active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02609"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2f474b85e95da35c9ee1f59d3e3ffbdb"> 2609</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_SHCSR_SYSTICKACT                ((u32)0x00000800)        </span><span class="comment">/* SysTick is active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02610"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5d4a7079ca06fdca02ebe45cd6432cd0"> 2610</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_SHCSR_USGFAULTPENDED            ((u32)0x00001000)        </span><span class="comment">/* Usage Fault is pended */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02611"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afac0c649448a364c53b212ba515e433d"> 2611</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_SHCSR_MEMFAULTPENDED            ((u32)0x00002000)        </span><span class="comment">/* MemManage is pended */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02612"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5c2813665d25281e4777600f0cbdc99c"> 2612</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_SHCSR_BUSFAULTPENDED            ((u32)0x00004000)        </span><span class="comment">/* Bus Fault is pended */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02613"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1300357a6f3ff42e08be39ed6dbfea73"> 2613</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_SHCSR_SVCALLPENDED              ((u32)0x00008000)        </span><span class="comment">/* SVCall is pended */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02614"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac2465518e8ed884599f6b882f27ee6f0"> 2614</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_SHCSR_MEMFAULTENA               ((u32)0x00010000)        </span><span class="comment">/* MemManage enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02615"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a213b425d7d1da3cbaf977d90dc29297d"> 2615</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_SHCSR_BUSFAULTENA               ((u32)0x00020000)        </span><span class="comment">/* Bus Fault enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02616"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5cc5ea368212d871d8fce47fee90527a"> 2616</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_SHCSR_USGFAULTENA               ((u32)0x00040000)        </span><span class="comment">/* UsageFault enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;</div>
<div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="comment">/*******************  Bit definition for SCB_CFSR register  *******************/</span></div>
<div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="comment">/* MFSR */</span></div>
<div class="line"><a name="l02621"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afc88b5969d2dbb51bf897110d3cc0242"> 2621</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_IACCVIOL                   ((u32)0x00000001)        </span><span class="comment">/* Instruction access violation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02622"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9f410df03c7f484fabaa4119abd9746d"> 2622</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_CFSR_DACCVIOL                   ((u32)0x00000002)        </span><span class="comment">/* Data access violation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02623"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5332dd0529939aff8423098fa15ad0dc"> 2623</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_CFSR_MUNSTKERR                  ((u32)0x00000008)        </span><span class="comment">/* Unstacking error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02624"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4b1e442beded4c10598ed3004e8189cb"> 2624</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_CFSR_MSTKERR                    ((u32)0x00000010)        </span><span class="comment">/* Stacking error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02625"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa36c9f483ec60455b3b1c26ea982e214"> 2625</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_CFSR_MMARVALID                  ((u32)0x00000080)        </span><span class="comment">/* Memory Manage Address Register address valid flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="preprocessor"></span><span class="comment">/* BFSR */</span></div>
<div class="line"><a name="l02627"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a378bbf2518753b08a0c179c2e268dc50"> 2627</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_IBUSERR                    ((u32)0x00000100)        </span><span class="comment">/* Instruction bus error flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02628"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5eaebb9d9bc21b989cd725c6e6f15803"> 2628</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_CFSR_PRECISERR                  ((u32)0x00000200)        </span><span class="comment">/* Precise data bus error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02629"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad2464f89eaba18baa6249586cc5b79b3"> 2629</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_CFSR_IMPRECISERR                ((u32)0x00000400)        </span><span class="comment">/* Imprecise data bus error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02630"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac0d8bc67ad889cf6e7ae4f2f25add5fe"> 2630</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_CFSR_UNSTKERR                   ((u32)0x00000800)        </span><span class="comment">/* Unstacking error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02631"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a923371d7146ba7049580ade8ade972b7"> 2631</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_CFSR_STKERR                     ((u32)0x00001000)        </span><span class="comment">/* Stacking error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02632"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab98e5207b4666912c14d8d025fd945e9"> 2632</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_CFSR_BFARVALID                  ((u32)0x00008000)        </span><span class="comment">/* Bus Fault Address Register address valid flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="preprocessor"></span><span class="comment">/* UFSR */</span></div>
<div class="line"><a name="l02634"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afb585bfb9849d490ca5a9c5309e15d92"> 2634</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_UNDEFINSTR                 ((u32)0x00010000)        </span><span class="comment">/* The processor attempt to excecute an undefined instruction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02635"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a93d1d5e9fda7e579adf017c6e1fd391c"> 2635</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_CFSR_INVSTATE                   ((u32)0x00020000)        </span><span class="comment">/* Invalid combination of EPSR and instruction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02636"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aced0c08c35b56d5b9b2c2c2bed7b869b"> 2636</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_CFSR_INVPC                      ((u32)0x00040000)        </span><span class="comment">/* Attempt to load EXC_RETURN into pc illegally */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02637"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afc890a270e6baf8bb6c76ca81d70236d"> 2637</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_CFSR_NOCP                       ((u32)0x00080000)        </span><span class="comment">/* Attempt to use a coprocessor instruction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02638"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af8f4e8e6fa2c0a706df0dd0d167cfe10"> 2638</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_CFSR_UNALIGNED                  ((u32)0x01000000)        </span><span class="comment">/* Fault occurs when there is an attempt to make an unaligned memory access */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02639"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab9ae7e5d5a7432cfd436d2e09a3dab84"> 2639</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_CFSR_DIVBYZERO                  ((u32)0x02000000)        </span><span class="comment">/* Fault occurs when SDIV or DIV instruction is used with a divisor of 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;</div>
<div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="comment">/*******************  Bit definition for SCB_HFSR register  *******************/</span></div>
<div class="line"><a name="l02643"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3027c1edb7f5348120c336517b1c5981"> 2643</a></span>&#160;<span class="preprocessor">#define  SCB_HFSR_VECTTBL                    ((u32)0x00000002)        </span><span class="comment">/* Fault occures because of vector table read on exception processing */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02644"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac83ebdcd8f8eb57b964e6f7d28836a93"> 2644</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_HFSR_FORCED                     ((u32)0x40000000)        </span><span class="comment">/* Hard Fault activated when a configurable Fault was received and cannot activate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02645"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5bc4429b8cd51f602af4c81510d0d156"> 2645</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_HFSR_DEBUGEVT                   ((u32)0x80000000)        </span><span class="comment">/* Fault related to debug */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;</div>
<div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="comment">/*******************  Bit definition for SCB_DFSR register  *******************/</span></div>
<div class="line"><a name="l02649"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad1a7fe275734a0e3c6fc8fc61f32153f"> 2649</a></span>&#160;<span class="preprocessor">#define  SCB_DFSR_HALTED                     ((u8)0x01)               </span><span class="comment">/* Halt request flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02650"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8e74763573130dd268a2723c4ef8ff16"> 2650</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_DFSR_BKPT                       ((u8)0x02)               </span><span class="comment">/* BKPT flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02651"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a57b2711bf71bcd58516b0fe600e7efb1"> 2651</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_DFSR_DWTTRAP                    ((u8)0x04)               </span><span class="comment">/* Data Watchpoint and Trace (DWT) flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02652"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aca3d7db2d008e5b0bb5e0ae8a4dc266a"> 2652</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_DFSR_VCATCH                     ((u8)0x08)               </span><span class="comment">/* Vector catch flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02653"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a823718971909cfa0883c39bc86b97197"> 2653</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SCB_DFSR_EXTERNAL                   ((u8)0x10)               </span><span class="comment">/* External debug request flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;</div>
<div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="comment">/*******************  Bit definition for SCB_MMFAR register  ******************/</span></div>
<div class="line"><a name="l02657"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4e67a3513cfb4a2989f2bcd3e680f3a6"> 2657</a></span>&#160;<span class="preprocessor">#define  SCB_MMFAR_ADDRESS                   ((u32)0xFFFFFFFF)        </span><span class="comment">/* Mem Manage fault address field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;</div>
<div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="comment">/*******************  Bit definition for SCB_BFAR register  *******************/</span></div>
<div class="line"><a name="l02661"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2fa557e7e79fafad57070e8a9fbafd1b"> 2661</a></span>&#160;<span class="preprocessor">#define  SCB_BFAR_ADDRESS                    ((u32)0xFFFFFFFF)        </span><span class="comment">/* Bus fault address field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;</div>
<div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="comment">/*******************  Bit definition for SCB_afsr register  *******************/</span></div>
<div class="line"><a name="l02665"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a46cd60d29b6615de7c70a9d4bfc6297d"> 2665</a></span>&#160;<span class="preprocessor">#define  SCB_AFSR_IMPDEF                     ((u32)0xFFFFFFFF)        </span><span class="comment">/* Implementation defined */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;</div>
<div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;</div>
<div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="comment">/*                    External Interrupt/Event Controller                     */</span></div>
<div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;</div>
<div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_IMR register  *******************/</span></div>
<div class="line"><a name="l02676"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad03b2ba6cde99065627fccabd54ac097"> 2676</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR0                        ((u32)0x00000001)        </span><span class="comment">/* Interrupt Mask on line 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02677"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaaf3f9a86c620149893db38c83f8ba58"> 2677</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_IMR_MR1                        ((u32)0x00000002)        </span><span class="comment">/* Interrupt Mask on line 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02678"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a71604d1c29973c5e2bf69c8e94e89f67"> 2678</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_IMR_MR2                        ((u32)0x00000004)        </span><span class="comment">/* Interrupt Mask on line 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02679"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5edd42f9b2129c18cfa3c3598dcd1134"> 2679</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_IMR_MR3                        ((u32)0x00000008)        </span><span class="comment">/* Interrupt Mask on line 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02680"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a23e920ad334439cd2ad4d683054914e3"> 2680</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_IMR_MR4                        ((u32)0x00000010)        </span><span class="comment">/* Interrupt Mask on line 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02681"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"> 2681</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_IMR_MR5                        ((u32)0x00000020)        </span><span class="comment">/* Interrupt Mask on line 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02682"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5533c8ec796e3bbc9dc4474376056e06"> 2682</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_IMR_MR6                        ((u32)0x00000040)        </span><span class="comment">/* Interrupt Mask on line 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02683"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab620165d3fea1c564fcf1016805a1a8e"> 2683</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_IMR_MR7                        ((u32)0x00000080)        </span><span class="comment">/* Interrupt Mask on line 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02684"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a88e8b274e4398fdcb1c68da2b6320d5b"> 2684</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_IMR_MR8                        ((u32)0x00000100)        </span><span class="comment">/* Interrupt Mask on line 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02685"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af4d177dcf33bb9a34f8590ec509746e8"> 2685</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_IMR_MR9                        ((u32)0x00000200)        </span><span class="comment">/* Interrupt Mask on line 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02686"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5fd7db9a1ce82c152ca7bc6fddf31366"> 2686</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_IMR_MR10                       ((u32)0x00000400)        </span><span class="comment">/* Interrupt Mask on line 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02687"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a68cfe8fe938fcb0fc6925bf493ccfaa7"> 2687</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_IMR_MR11                       ((u32)0x00000800)        </span><span class="comment">/* Interrupt Mask on line 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02688"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad21caf923d2083fb106852493667c16e"> 2688</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_IMR_MR12                       ((u32)0x00001000)        </span><span class="comment">/* Interrupt Mask on line 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02689"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5e1938a063c48d7d6504cb32f7965c0e"> 2689</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_IMR_MR13                       ((u32)0x00002000)        </span><span class="comment">/* Interrupt Mask on line 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02690"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab8827cee06670f256bc8f6301bea9cab"> 2690</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_IMR_MR14                       ((u32)0x00004000)        </span><span class="comment">/* Interrupt Mask on line 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02691"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a88d9990be7f8f9e530a9f930a365fa44"> 2691</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_IMR_MR15                       ((u32)0x00008000)        </span><span class="comment">/* Interrupt Mask on line 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02692"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7419f78ed9044bdd237b452ef49e1b7f"> 2692</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_IMR_MR16                       ((u32)0x00010000)        </span><span class="comment">/* Interrupt Mask on line 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02693"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4489fa85d1552b8f40faed93483a5d35"> 2693</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_IMR_MR17                       ((u32)0x00020000)        </span><span class="comment">/* Interrupt Mask on line 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02694"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a05e16f2cda40cca58a45458cc44d510f"> 2694</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_IMR_MR18                       ((u32)0x00040000)        </span><span class="comment">/* Interrupt Mask on line 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;</div>
<div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_EMR register  *******************/</span></div>
<div class="line"><a name="l02698"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a515c0dc6d2472e06a89e4bb19725e8f3"> 2698</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR0                        ((u32)0x00000001)        </span><span class="comment">/* Event Mask on line 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02699"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6d88e7c10e5985fa425ea7ab4fe4c3e5"> 2699</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_EMR_MR1                        ((u32)0x00000002)        </span><span class="comment">/* Event Mask on line 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02700"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a460d5d4c0b53bcc04d5804e1204ded21"> 2700</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_EMR_MR2                        ((u32)0x00000004)        </span><span class="comment">/* Event Mask on line 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02701"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a73944983ce5a6bde9dc172b4f483898c"> 2701</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_EMR_MR3                        ((u32)0x00000008)        </span><span class="comment">/* Event Mask on line 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02702"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab80f809ead83e747677a31c80c6aae03"> 2702</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_EMR_MR4                        ((u32)0x00000010)        </span><span class="comment">/* Event Mask on line 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02703"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a65976f75b703f740dea3562ba3b8db59"> 2703</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_EMR_MR5                        ((u32)0x00000020)        </span><span class="comment">/* Event Mask on line 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02704"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aea480bd932cd1fa0904f5eb1caee9a12"> 2704</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_EMR_MR6                        ((u32)0x00000040)        </span><span class="comment">/* Event Mask on line 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02705"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adbb27ff8664928994ef96f87052d14be"> 2705</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_EMR_MR7                        ((u32)0x00000080)        </span><span class="comment">/* Event Mask on line 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02706"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4ed4b371da871ffd0cc12ee00147282f"> 2706</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_EMR_MR8                        ((u32)0x00000100)        </span><span class="comment">/* Event Mask on line 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02707"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a109af342179fff1fccfdde582834867a"> 2707</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_EMR_MR9                        ((u32)0x00000200)        </span><span class="comment">/* Event Mask on line 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02708"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af342d34ed1b8e4aa916bf49e30c2a234"> 2708</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_EMR_MR10                       ((u32)0x00000400)        </span><span class="comment">/* Event Mask on line 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02709"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9ec516af1de770c82c3c9c458cbc0172"> 2709</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_EMR_MR11                       ((u32)0x00000800)        </span><span class="comment">/* Event Mask on line 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02710"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a15732553e5b0de9f58180a0b024d4cad"> 2710</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_EMR_MR12                       ((u32)0x00001000)        </span><span class="comment">/* Event Mask on line 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02711"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9fd2ec6472e46869956acb28f5e1b55f"> 2711</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_EMR_MR13                       ((u32)0x00002000)        </span><span class="comment">/* Event Mask on line 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02712"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aecf5890ea71eea034ec1cd9e96284f89"> 2712</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_EMR_MR14                       ((u32)0x00004000)        </span><span class="comment">/* Event Mask on line 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02713"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7a7bacc32351a36aefcd5614abc76ae3"> 2713</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_EMR_MR15                       ((u32)0x00008000)        </span><span class="comment">/* Event Mask on line 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02714"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a34b1a6934265da759bc061f73d5d1374"> 2714</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_EMR_MR16                       ((u32)0x00010000)        </span><span class="comment">/* Event Mask on line 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02715"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6a30aa20cf475eecf7e15171e83035e4"> 2715</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_EMR_MR17                       ((u32)0x00020000)        </span><span class="comment">/* Event Mask on line 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02716"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a25eee729b57b4c78a0613c184fc539e5"> 2716</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_EMR_MR18                       ((u32)0x00040000)        </span><span class="comment">/* Event Mask on line 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;</div>
<div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="comment">/******************  Bit definition for EXTI_RTSR register  *******************/</span></div>
<div class="line"><a name="l02720"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adb1823a87cd797a6066681a3256cecc6"> 2720</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR0                       ((u32)0x00000001)        </span><span class="comment">/* Rising trigger event configuration bit of line 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02721"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1c42cc3763c52d1061b32219fc441566"> 2721</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_RTSR_TR1                       ((u32)0x00000002)        </span><span class="comment">/* Rising trigger event configuration bit of line 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02722"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1c073b519f09b130e4ab4039823e290c"> 2722</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_RTSR_TR2                       ((u32)0x00000004)        </span><span class="comment">/* Rising trigger event configuration bit of line 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02723"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a090f295579a774c215585a55e5066b11"> 2723</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_RTSR_TR3                       ((u32)0x00000008)        </span><span class="comment">/* Rising trigger event configuration bit of line 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02724"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abce4722e99e3f44d40bfb6afb63444cc"> 2724</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_RTSR_TR4                       ((u32)0x00000010)        </span><span class="comment">/* Rising trigger event configuration bit of line 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02725"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac57b970ebc88f7bb015119ece9dd32de"> 2725</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_RTSR_TR5                       ((u32)0x00000020)        </span><span class="comment">/* Rising trigger event configuration bit of line 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02726"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#accc2212ce653d34cf48446ae0a68bed6"> 2726</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_RTSR_TR6                       ((u32)0x00000040)        </span><span class="comment">/* Rising trigger event configuration bit of line 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02727"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad380a0bc59524f4a0846a0b91d3c65c1"> 2727</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_RTSR_TR7                       ((u32)0x00000080)        </span><span class="comment">/* Rising trigger event configuration bit of line 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02728"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a26cd6a5115b0bbe113f39545bff1ee39"> 2728</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_RTSR_TR8                       ((u32)0x00000100)        </span><span class="comment">/* Rising trigger event configuration bit of line 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02729"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3127246b2db3571b00c6af2453941d17"> 2729</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_RTSR_TR9                       ((u32)0x00000200)        </span><span class="comment">/* Rising trigger event configuration bit of line 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02730"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa29df7ddbd067889992eb60ecddce0e4"> 2730</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_RTSR_TR10                      ((u32)0x00000400)        </span><span class="comment">/* Rising trigger event configuration bit of line 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02731"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8cf7a92cdb61b3f8cf6eec9513317ab7"> 2731</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_RTSR_TR11                      ((u32)0x00000800)        </span><span class="comment">/* Rising trigger event configuration bit of line 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02732"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0423be12bfb13f34eec9656d6d274e04"> 2732</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_RTSR_TR12                      ((u32)0x00001000)        </span><span class="comment">/* Rising trigger event configuration bit of line 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02733"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5d5ef451fd76dc0fa9c76d7c520d8f12"> 2733</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_RTSR_TR13                      ((u32)0x00002000)        </span><span class="comment">/* Rising trigger event configuration bit of line 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02734"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a95b0d883fa0fbc49105bda5596463cda"> 2734</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_RTSR_TR14                      ((u32)0x00004000)        </span><span class="comment">/* Rising trigger event configuration bit of line 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02735"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4fe54b09102a18676829c0bafb0aead2"> 2735</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_RTSR_TR15                      ((u32)0x00008000)        </span><span class="comment">/* Rising trigger event configuration bit of line 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02736"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae8e4fb52990f0fa3fb9bed5b74f1a589"> 2736</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_RTSR_TR16                      ((u32)0x00010000)        </span><span class="comment">/* Rising trigger event configuration bit of line 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02737"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad0a8fcb63516a4ed0d91b556f696f806"> 2737</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_RTSR_TR17                      ((u32)0x00020000)        </span><span class="comment">/* Rising trigger event configuration bit of line 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02738"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aca4223b8c4bc8726ac96ec64837f7b62"> 2738</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_RTSR_TR18                      ((u32)0x00040000)        </span><span class="comment">/* Rising trigger event configuration bit of line 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;</div>
<div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;<span class="comment">/******************  Bit definition for EXTI_FTSR register  *******************/</span></div>
<div class="line"><a name="l02742"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acfb6fa5ae3fcaf08aec6d86c3bfefa4c"> 2742</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR0                       ((u32)0x00000001)        </span><span class="comment">/* Falling trigger event configuration bit of line 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02743"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac287be3bd3bad84aed48603dbe8bd4ed"> 2743</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_FTSR_TR1                       ((u32)0x00000002)        </span><span class="comment">/* Falling trigger event configuration bit of line 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02744"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9c4503803cbe1933cd35519cfc809041"> 2744</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_FTSR_TR2                       ((u32)0x00000004)        </span><span class="comment">/* Falling trigger event configuration bit of line 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02745"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a23593d2b8a9ec0147bab28765af30e1f"> 2745</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_FTSR_TR3                       ((u32)0x00000008)        </span><span class="comment">/* Falling trigger event configuration bit of line 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02746"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa77211bfa8f4d77cf373296954dad6b2"> 2746</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_FTSR_TR4                       ((u32)0x00000010)        </span><span class="comment">/* Falling trigger event configuration bit of line 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02747"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a903f9b080c5971dd5d7935e5b87886e2"> 2747</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_FTSR_TR5                       ((u32)0x00000020)        </span><span class="comment">/* Falling trigger event configuration bit of line 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02748"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae8527cce22f69e02a08ed67a67f8e5ca"> 2748</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_FTSR_TR6                       ((u32)0x00000040)        </span><span class="comment">/* Falling trigger event configuration bit of line 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02749"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af408315e497b902922a9bf40a4c6f567"> 2749</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_FTSR_TR7                       ((u32)0x00000080)        </span><span class="comment">/* Falling trigger event configuration bit of line 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02750"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a00f1bded4d121e21116627b8e80784fc"> 2750</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_FTSR_TR8                       ((u32)0x00000100)        </span><span class="comment">/* Falling trigger event configuration bit of line 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02751"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a89f0c4de2b6acb75302d206b697f83ef"> 2751</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_FTSR_TR9                       ((u32)0x00000200)        </span><span class="comment">/* Falling trigger event configuration bit of line 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02752"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac9a2b80699a213f0d2b03658f21ad643"> 2752</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_FTSR_TR10                      ((u32)0x00000400)        </span><span class="comment">/* Falling trigger event configuration bit of line 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02753"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6c74d4d520406a14c517784cdd5fc6ef"> 2753</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_FTSR_TR11                      ((u32)0x00000800)        </span><span class="comment">/* Falling trigger event configuration bit of line 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02754"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3992511ec1785bdf107873b139d74245"> 2754</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_FTSR_TR12                      ((u32)0x00001000)        </span><span class="comment">/* Falling trigger event configuration bit of line 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02755"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0714519a1edcba4695f92f1bba70e825"> 2755</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_FTSR_TR13                      ((u32)0x00002000)        </span><span class="comment">/* Falling trigger event configuration bit of line 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02756"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5b92577e64a95ef2069f1a56176d35ff"> 2756</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_FTSR_TR14                      ((u32)0x00004000)        </span><span class="comment">/* Falling trigger event configuration bit of line 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02757"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2a6cc515f13ffe1a3620d06fa08addc7"> 2757</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_FTSR_TR15                      ((u32)0x00008000)        </span><span class="comment">/* Falling trigger event configuration bit of line 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02758"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa1b4b850094ccc48790a1e4616ceebd2"> 2758</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_FTSR_TR16                      ((u32)0x00010000)        </span><span class="comment">/* Falling trigger event configuration bit of line 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02759"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a009e618c9563b3a8dcaec493006115c7"> 2759</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_FTSR_TR17                      ((u32)0x00020000)        </span><span class="comment">/* Falling trigger event configuration bit of line 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02760"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a405285cdc474ee20085b17ef1f61517e"> 2760</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_FTSR_TR18                      ((u32)0x00040000)        </span><span class="comment">/* Falling trigger event configuration bit of line 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;</div>
<div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<span class="comment">/******************  Bit definition for EXTI_SWIER register  ******************/</span></div>
<div class="line"><a name="l02764"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa6df16d2e8010a2897888a4acf19cee3"> 2764</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER0                   ((u32)0x00000001)        </span><span class="comment">/* Software Interrupt on line 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02765"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aeb0c3fa5a03204d743ae92ff925421ae"> 2765</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_SWIER_SWIER1                   ((u32)0x00000002)        </span><span class="comment">/* Software Interrupt on line 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02766"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6bea1dbaf71e830dd357135524166f4c"> 2766</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_SWIER_SWIER2                   ((u32)0x00000004)        </span><span class="comment">/* Software Interrupt on line 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02767"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a37395ac6729647ab5ee1fa4ca086c08a"> 2767</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_SWIER_SWIER3                   ((u32)0x00000008)        </span><span class="comment">/* Software Interrupt on line 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02768"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab051808f7a1ed9aaf43a3df90fc6a575"> 2768</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_SWIER_SWIER4                   ((u32)0x00000010)        </span><span class="comment">/* Software Interrupt on line 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02769"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa5b4ace22acacac13ce106b2063a3977"> 2769</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_SWIER_SWIER5                   ((u32)0x00000020)        </span><span class="comment">/* Software Interrupt on line 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02770"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad8ad0142288597993852e4cf350f61ed"> 2770</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_SWIER_SWIER6                   ((u32)0x00000040)        </span><span class="comment">/* Software Interrupt on line 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02771"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abdf8eab3e32cc03ca71f519a9111e28f"> 2771</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_SWIER_SWIER7                   ((u32)0x00000080)        </span><span class="comment">/* Software Interrupt on line 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02772"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5e83a373926804449d500b115e9090ce"> 2772</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_SWIER_SWIER8                   ((u32)0x00000100)        </span><span class="comment">/* Software Interrupt on line 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02773"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab102aa929ffe463ffe9f2db651704a61"> 2773</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_SWIER_SWIER9                   ((u32)0x00000200)        </span><span class="comment">/* Software Interrupt on line 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02774"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae9d8691936b6cd80ff8e18c0bfe271d7"> 2774</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_SWIER_SWIER10                  ((u32)0x00000400)        </span><span class="comment">/* Software Interrupt on line 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02775"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7ab9fea9935608ec8ee7fb1e1ae049e7"> 2775</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_SWIER_SWIER11                  ((u32)0x00000800)        </span><span class="comment">/* Software Interrupt on line 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02776"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5d67869db50c848f57633ebf00566539"> 2776</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_SWIER_SWIER12                  ((u32)0x00001000)        </span><span class="comment">/* Software Interrupt on line 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02777"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a930a1d03fe3c32bd65a336ccee418826"> 2777</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_SWIER_SWIER13                  ((u32)0x00002000)        </span><span class="comment">/* Software Interrupt on line 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02778"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad5d645db667cd63d1a9b91963c543a4b"> 2778</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_SWIER_SWIER14                  ((u32)0x00004000)        </span><span class="comment">/* Software Interrupt on line 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02779"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0b9e64d5a1779371fa4678713ab18e08"> 2779</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_SWIER_SWIER15                  ((u32)0x00008000)        </span><span class="comment">/* Software Interrupt on line 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02780"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a55b528743b11f4ab93ae97ee2e639b5b"> 2780</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_SWIER_SWIER16                  ((u32)0x00010000)        </span><span class="comment">/* Software Interrupt on line 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02781"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0da944251419887af3a87c86080fb455"> 2781</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_SWIER_SWIER17                  ((u32)0x00020000)        </span><span class="comment">/* Software Interrupt on line 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02782"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab07aefbb7a8a18c9338b49d3b10ff068"> 2782</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_SWIER_SWIER18                  ((u32)0x00040000)        </span><span class="comment">/* Software Interrupt on line 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;</div>
<div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_PR register  ********************/</span></div>
<div class="line"><a name="l02786"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6da1c8a465606de1f90a74d369fbf25a"> 2786</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR0                         ((u32)0x00000001)        </span><span class="comment">/* Pending bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02787"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4b9b5f97edeccf442998a65b19e77f25"> 2787</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_PR_PR1                         ((u32)0x00000002)        </span><span class="comment">/* Pending bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02788"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a085d2105381752a0aadc9be5a93ea665"> 2788</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_PR_PR2                         ((u32)0x00000004)        </span><span class="comment">/* Pending bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02789"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a064dab3e0d5689b92125713100555ce0"> 2789</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_PR_PR3                         ((u32)0x00000008)        </span><span class="comment">/* Pending bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02790"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a14f73b3693b3353a006d360cb8fd2ddc"> 2790</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_PR_PR4                         ((u32)0x00000010)        </span><span class="comment">/* Pending bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02791"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a319e167fa6e112061997d9a8d79f02f8"> 2791</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_PR_PR5                         ((u32)0x00000020)        </span><span class="comment">/* Pending bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02792"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af6f47cd1f602692258985784ed5e8e76"> 2792</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_PR_PR6                         ((u32)0x00000040)        </span><span class="comment">/* Pending bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02793"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa17ea7e3fb89e98fd6a232f453fcff9e"> 2793</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_PR_PR7                         ((u32)0x00000080)        </span><span class="comment">/* Pending bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02794"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa82e0dcb4961a32a9b7ebdf30493156d"> 2794</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_PR_PR8                         ((u32)0x00000100)        </span><span class="comment">/* Pending bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02795"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2fcc64f03d79af531febc077f45c48eb"> 2795</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_PR_PR9                         ((u32)0x00000200)        </span><span class="comment">/* Pending bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02796"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1ef8e9c691b95763007ed228e98fa108"> 2796</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_PR_PR10                        ((u32)0x00000400)        </span><span class="comment">/* Pending bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02797"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a144f1a41abb7b87a1619c15ba5fb548b"> 2797</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_PR_PR11                        ((u32)0x00000800)        </span><span class="comment">/* Pending bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02798"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae1a68025056b8c84bb13635af5e2a07c"> 2798</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_PR_PR12                        ((u32)0x00001000)        </span><span class="comment">/* Pending bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02799"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3471c79d5b19813785387504a1a5f0c4"> 2799</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_PR_PR13                        ((u32)0x00002000)        </span><span class="comment">/* Pending bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02800"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae5396ec2dbbee9d7585224fa12273598"> 2800</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_PR_PR14                        ((u32)0x00004000)        </span><span class="comment">/* Pending bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02801"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a149f9d9d6c1aab867734b59db1117c41"> 2801</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_PR_PR15                        ((u32)0x00008000)        </span><span class="comment">/* Pending bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02802"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa47e5b07d5a407198e09f05262f18bba"> 2802</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_PR_PR16                        ((u32)0x00010000)        </span><span class="comment">/* Pending bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02803"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adbc7d82eb61e2adf0a955ef0cc97690f"> 2803</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_PR_PR17                        ((u32)0x00020000)        </span><span class="comment">/* Pending bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02804"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a541810a93fbf4cdd9b39f2717f37240d"> 2804</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  EXTI_PR_PR18                        ((u32)0x00040000)        </span><span class="comment">/* Trigger request occurred on the external interrupt line 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;</div>
<div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;</div>
<div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="comment">/*                             DMA Controller                                 */</span></div>
<div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;</div>
<div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="comment">/*******************  Bit definition for DMA_ISR register  ********************/</span></div>
<div class="line"><a name="l02815"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3475228c998897d0f408a4c5da066186"> 2815</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_GIF1                        ((u32)0x00000001)        </span><span class="comment">/* Channel 1 Global interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02816"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1a1522414af27c7fff2cc27edac1d680"> 2816</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_ISR_TCIF1                       ((u32)0x00000002)        </span><span class="comment">/* Channel 1 Transfer Complete flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02817"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5f83359698adf05854b55705f78d8a5c"> 2817</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_ISR_HTIF1                       ((u32)0x00000004)        </span><span class="comment">/* Channel 1 Half Transfer flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02818"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a26bfd55e965445ae253a5c5fa8f1769a"> 2818</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_ISR_TEIF1                       ((u32)0x00000008)        </span><span class="comment">/* Channel 1 Transfer Error flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02819"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a44fa823dbb15b829621961efc60d6a95"> 2819</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_ISR_GIF2                        ((u32)0x00000010)        </span><span class="comment">/* Channel 2 Global interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02820"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a631741eb4843eda3578808a3d8b527b2"> 2820</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_ISR_TCIF2                       ((u32)0x00000020)        </span><span class="comment">/* Channel 2 Transfer Complete flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02821"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8ee1947aef188f437f37d3ff444f8646"> 2821</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_ISR_HTIF2                       ((u32)0x00000040)        </span><span class="comment">/* Channel 2 Half Transfer flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02822"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5bcd07efcadd5fef598edec1cca70e38"> 2822</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_ISR_TEIF2                       ((u32)0x00000080)        </span><span class="comment">/* Channel 2 Transfer Error flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02823"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acb0bd8fb0e580688c5cf617b618bbc17"> 2823</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_ISR_GIF3                        ((u32)0x00000100)        </span><span class="comment">/* Channel 3 Global interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02824"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a28664595df654d9d8052fb6f9cc48495"> 2824</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_ISR_TCIF3                       ((u32)0x00000200)        </span><span class="comment">/* Channel 3 Transfer Complete flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02825"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a53bb9a00737c52faffaaa91ff08b34a1"> 2825</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_ISR_HTIF3                       ((u32)0x00000400)        </span><span class="comment">/* Channel 3 Half Transfer flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02826"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa624379143a2535d7a60d87d59834d10"> 2826</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_ISR_TEIF3                       ((u32)0x00000800)        </span><span class="comment">/* Channel 3 Transfer Error flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02827"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af4f69823d44810c353af1f0a89eaf180"> 2827</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_ISR_GIF4                        ((u32)0x00001000)        </span><span class="comment">/* Channel 4 Global interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02828"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad7d4e46949a35cf037a303bd65a0c87a"> 2828</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_ISR_TCIF4                       ((u32)0x00002000)        </span><span class="comment">/* Channel 4 Transfer Complete flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02829"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a684cf326c770f1ab21c604a5f62907ad"> 2829</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_ISR_HTIF4                       ((u32)0x00004000)        </span><span class="comment">/* Channel 4 Half Transfer flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02830"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a12fcc1471918f3e7b293b2d825177253"> 2830</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_ISR_TEIF4                       ((u32)0x00008000)        </span><span class="comment">/* Channel 4 Transfer Error flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02831"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a83d4d9cba635d1e33e3477b773379cfd"> 2831</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_ISR_GIF5                        ((u32)0x00010000)        </span><span class="comment">/* Channel 5 Global interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02832"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5ea57d09f13edbd6ad8afe9465e0fa70"> 2832</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_ISR_TCIF5                       ((u32)0x00020000)        </span><span class="comment">/* Channel 5 Transfer Complete flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02833"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3d1f2b8c82b1e20b4311af8ca9576736"> 2833</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_ISR_HTIF5                       ((u32)0x00040000)        </span><span class="comment">/* Channel 5 Half Transfer flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02834"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a42f9b12c4c80cbb7cd0f94f139c73de3"> 2834</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_ISR_TEIF5                       ((u32)0x00080000)        </span><span class="comment">/* Channel 5 Transfer Error flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02835"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac55f4836aa8e6cfc9bdcadfabf65b5d8"> 2835</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_ISR_GIF6                        ((u32)0x00100000)        </span><span class="comment">/* Channel 6 Global interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02836"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2d76395cf6c6ef50e05c96d7ae723058"> 2836</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_ISR_TCIF6                       ((u32)0x00200000)        </span><span class="comment">/* Channel 6 Transfer Complete flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02837"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a41b6d9787aeff76a51581d9488b4604f"> 2837</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_ISR_HTIF6                       ((u32)0x00400000)        </span><span class="comment">/* Channel 6 Half Transfer flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02838"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae47d914969922381708ae06c1c71123a"> 2838</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_ISR_TEIF6                       ((u32)0x00800000)        </span><span class="comment">/* Channel 6 Transfer Error flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02839"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a86f178e879b2d8ceeea351e4750272dd"> 2839</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_ISR_GIF7                        ((u32)0x01000000)        </span><span class="comment">/* Channel 7 Global interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02840"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4528af54928542c09502c01827418732"> 2840</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_ISR_TCIF7                       ((u32)0x02000000)        </span><span class="comment">/* Channel 7 Transfer Complete flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02841"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a769016c2b0bf22ff3ad6967b3dc0e2bb"> 2841</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_ISR_HTIF7                       ((u32)0x04000000)        </span><span class="comment">/* Channel 7 Half Transfer flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02842"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af8333b3c78b7d0a07bd4b1e91e902b31"> 2842</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_ISR_TEIF7                       ((u32)0x08000000)        </span><span class="comment">/* Channel 7 Transfer Error flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;</div>
<div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="comment">/*******************  Bit definition for DMA_IFCR register  *******************/</span></div>
<div class="line"><a name="l02846"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a75ad797334d9fb70750ace14b16e0122"> 2846</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CGIF1                      ((u32)0x00000001)        </span><span class="comment">/* Channel 1 Global interrupt clearr */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02847"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a60085fa798cf77f80365839e7d88c8f1"> 2847</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_IFCR_CTCIF1                     ((u32)0x00000002)        </span><span class="comment">/* Channel 1 Transfer Complete clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02848"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a66e9aa2475130fbf63db304ceea019eb"> 2848</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_IFCR_CHTIF1                     ((u32)0x00000004)        </span><span class="comment">/* Channel 1 Half Transfer clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02849"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a989699cace2fa87efa867b825c1deb29"> 2849</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_IFCR_CTEIF1                     ((u32)0x00000008)        </span><span class="comment">/* Channel 1 Transfer Error clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02850"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab907e446bbf1e1400dc5fdbd929d0e5f"> 2850</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_IFCR_CGIF2                      ((u32)0x00000010)        </span><span class="comment">/* Channel 2 Global interrupt clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02851"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8505b947a04834750e164dc320dfae09"> 2851</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_IFCR_CTCIF2                     ((u32)0x00000020)        </span><span class="comment">/* Channel 2 Transfer Complete clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02852"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3e769c78024a22b4d1f528ce03ccc760"> 2852</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_IFCR_CHTIF2                     ((u32)0x00000040)        </span><span class="comment">/* Channel 2 Half Transfer clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02853"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4abb0afb7dbe362c150bf80c4c751a67"> 2853</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_IFCR_CTEIF2                     ((u32)0x00000080)        </span><span class="comment">/* Channel 2 Transfer Error clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02854"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0d98e88c334091e20e931372646a6b0d"> 2854</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_IFCR_CGIF3                      ((u32)0x00000100)        </span><span class="comment">/* Channel 3 Global interrupt clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02855"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#accb4c0c5e0f2e01dec12ba366b83cb4d"> 2855</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_IFCR_CTCIF3                     ((u32)0x00000200)        </span><span class="comment">/* Channel 3 Transfer Complete clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02856"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2dea86ca2ec8aa945b840f2c1866e1f6"> 2856</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_IFCR_CHTIF3                     ((u32)0x00000400)        </span><span class="comment">/* Channel 3 Half Transfer clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02857"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a59bad79f1ae37b69b048834808e8d067"> 2857</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_IFCR_CTEIF3                     ((u32)0x00000800)        </span><span class="comment">/* Channel 3 Transfer Error clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02858"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a73d22139e4567c89e2afcb4aef71104c"> 2858</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_IFCR_CGIF4                      ((u32)0x00001000)        </span><span class="comment">/* Channel 4 Global interrupt clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02859"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a34b431fd4e034f8333e44594712f75eb"> 2859</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_IFCR_CTCIF4                     ((u32)0x00002000)        </span><span class="comment">/* Channel 4 Transfer Complete clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02860"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a950664b81ec2d4d843f89ef102107d7b"> 2860</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_IFCR_CHTIF4                     ((u32)0x00004000)        </span><span class="comment">/* Channel 4 Half Transfer clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02861"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6fdda8f7f2507c1d3988c7310a35d46c"> 2861</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_IFCR_CTEIF4                     ((u32)0x00008000)        </span><span class="comment">/* Channel 4 Transfer Error clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02862"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a943245d2a8300854d53fd07bb957a6fc"> 2862</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_IFCR_CGIF5                      ((u32)0x00010000)        </span><span class="comment">/* Channel 5 Global interrupt clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02863"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aae4c7d1d10beb535aec39de9a8bdc327"> 2863</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_IFCR_CTCIF5                     ((u32)0x00020000)        </span><span class="comment">/* Channel 5 Transfer Complete clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02864"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3c23c727a4dbbc45a356c8418299275d"> 2864</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_IFCR_CHTIF5                     ((u32)0x00040000)        </span><span class="comment">/* Channel 5 Half Transfer clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02865"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6ec6326d337a773b4ced9d8a680c05a9"> 2865</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_IFCR_CTEIF5                     ((u32)0x00080000)        </span><span class="comment">/* Channel 5 Transfer Error clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02866"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7fc61098c5cf9a7d53ddcb155e34c984"> 2866</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_IFCR_CGIF6                      ((u32)0x00100000)        </span><span class="comment">/* Channel 6 Global interrupt clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02867"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac3dca486df2f235aac8f3975f5f4ab75"> 2867</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_IFCR_CTCIF6                     ((u32)0x00200000)        </span><span class="comment">/* Channel 6 Transfer Complete clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02868"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae67273db02ffd8f2bfe0a5c93e9282a4"> 2868</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_IFCR_CHTIF6                     ((u32)0x00400000)        </span><span class="comment">/* Channel 6 Half Transfer clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02869"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1e523c5cbf5594ffe8540c317bce6933"> 2869</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_IFCR_CTEIF6                     ((u32)0x00800000)        </span><span class="comment">/* Channel 6 Transfer Error clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02870"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aad9f01dfeb289156448f5a5a0ad54099"> 2870</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_IFCR_CGIF7                      ((u32)0x01000000)        </span><span class="comment">/* Channel 7 Global interrupt clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02871"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac26181e8c2bd1fddc1e774cb7b621e5b"> 2871</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_IFCR_CTCIF7                     ((u32)0x02000000)        </span><span class="comment">/* Channel 7 Transfer Complete clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02872"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa7378f7a26730bfd5c950b7c7efb9272"> 2872</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_IFCR_CHTIF7                     ((u32)0x04000000)        </span><span class="comment">/* Channel 7 Half Transfer clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02873"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4076bf1ed67fb39d4a0175e5943d5f2d"> 2873</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_IFCR_CTEIF7                     ((u32)0x08000000)        </span><span class="comment">/* Channel 7 Transfer Error clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;</div>
<div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="comment">/*******************  Bit definition for DMA_CCR1 register  *******************/</span></div>
<div class="line"><a name="l02877"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a387640bb30564cbc9479b9e4207d75a9"> 2877</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_EN                         ((u16)0x0001)            </span><span class="comment">/* Channel enable*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02878"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ace00470cb24c0cf4e8c92541a3cc695c"> 2878</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR1_TCIE                       ((u16)0x0002)            </span><span class="comment">/* Transfer complete interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02879"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3f14fe0da3c0d3252002b194097108a9"> 2879</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR1_HTIE                       ((u16)0x0004)            </span><span class="comment">/* Half Transfer interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02880"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2cf72c1527c7610bcecb03816338b262"> 2880</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR1_TEIE                       ((u16)0x0008)            </span><span class="comment">/* Transfer error interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02881"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9512b76e871908af4777604e42676be4"> 2881</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR1_DIR                        ((u16)0x0010)            </span><span class="comment">/* Data transfer direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02882"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2c008055878f08bc33b006847890ac53"> 2882</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR1_CIRC                       ((u16)0x0020)            </span><span class="comment">/* Circular mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02883"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a03421fb76491fccc4b1e6b469570b995"> 2883</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR1_PINC                       ((u16)0x0040)            </span><span class="comment">/* Peripheral increment mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02884"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac0af4a5f4c3e3dab2b6d06f3c11b2882"> 2884</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR1_MINC                       ((u16)0x0080)            </span><span class="comment">/* Memory increment mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02886"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5e7e53a0b94fa38dc14f2f9d4f99c768"> 2886</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_PSIZE                      ((u16)0x0300)            </span><span class="comment">/* PSIZE[1:0] bits (Peripheral size) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02887"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4c5e8b15368d6baca1f74fabde8dab06"> 2887</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR1_PSIZE_0                    ((u16)0x0100)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02888"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a87f1e7b62988eea6758b482ab3deb707"> 2888</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR1_PSIZE_1                    ((u16)0x0200)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02890"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af5f99b77927f2266f275dbbb21b1470f"> 2890</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_MSIZE                      ((u16)0x0C00)            </span><span class="comment">/* MSIZE[1:0] bits (Memory size) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02891"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad55531c87343e2c7a0a7b463903525bc"> 2891</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR1_MSIZE_0                    ((u16)0x0400)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02892"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1be46e87afa09b40f2efd0b00ea552cb"> 2892</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR1_MSIZE_1                    ((u16)0x0800)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02894"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a60b17026db327aaaf6368f13e6f2d358"> 2894</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_PL                         ((u16)0x3000)            </span><span class="comment">/* PL[1:0] bits(Channel Priority level) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02895"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abcfa498b39ded500e6d2c895b26cda70"> 2895</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR1_PL_0                       ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02896"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af158a0849c5c1cb8ff35f29770c71375"> 2896</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR1_PL_1                       ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02898"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a274c65bc7120061ed73fb4aca02bc1a8"> 2898</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_MEM2MEM                    ((u16)0x4000)            </span><span class="comment">/* Memory to memory mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;</div>
<div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="comment">/*******************  Bit definition for DMA_CCR2 register  *******************/</span></div>
<div class="line"><a name="l02902"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acfb96436a038c7077828511d100d4a47"> 2902</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_EN                         ((u16)0x0001)            </span><span class="comment">/* Channel enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02903"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a72231403a4703c8f9b30c31519905f17"> 2903</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR2_TCIE                       ((u16)0x0002)            </span><span class="comment">/* ransfer complete interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02904"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab10c029da9cab8f0166fc0a4d386a6e1"> 2904</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR2_HTIE                       ((u16)0x0004)            </span><span class="comment">/* Half Transfer interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02905"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a39ce03a92cd76c66d01555d2a7565005"> 2905</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR2_TEIE                       ((u16)0x0008)            </span><span class="comment">/* Transfer error interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02906"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5bbde7db83e7bc9df673acffb5d1c6d3"> 2906</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR2_DIR                        ((u16)0x0010)            </span><span class="comment">/* Data transfer direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02907"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8419395c2413c1c5a39293fe3c51b043"> 2907</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR2_CIRC                       ((u16)0x0020)            </span><span class="comment">/* Circular mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02908"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a662ac6a62bd2759b8e254d979b94fd34"> 2908</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR2_PINC                       ((u16)0x0040)            </span><span class="comment">/* Peripheral increment mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02909"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aae69693512a969cb7d71ffb697cc89fb"> 2909</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR2_MINC                       ((u16)0x0080)            </span><span class="comment">/* Memory increment mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02911"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0f7159145fe396545b94eab4449c6487"> 2911</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_PSIZE                      ((u16)0x0300)            </span><span class="comment">/* PSIZE[1:0] bits (Peripheral size) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02912"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9493e150e5c1946483530b346744a6f5"> 2912</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR2_PSIZE_0                    ((u16)0x0100)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02913"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a60acc9d4a361d491459dba62f820d9a4"> 2913</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR2_PSIZE_1                    ((u16)0x0200)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02915"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a62b4a55399708faa6abad771fd3cff5a"> 2915</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_MSIZE                      ((u16)0x0C00)            </span><span class="comment">/* MSIZE[1:0] bits (Memory size) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02916"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a590d9af747a3b70102c0899abbbd2930"> 2916</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR2_MSIZE_0                    ((u16)0x0400)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02917"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3a602816e76397bf90f4394193065984"> 2917</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR2_MSIZE_1                    ((u16)0x0800)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02919"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a03e599da7a5da32129aaeb7b123e5c87"> 2919</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_PL                         ((u16)0x3000)            </span><span class="comment">/* PL[1:0] bits (Channel Priority level) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02920"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aead3fb380db524c848a31d49d7dbedcd"> 2920</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR2_PL_0                       ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02921"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a80cbce6e70c5ffdf03c885791b35c116"> 2921</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR2_PL_1                       ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02923"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a24c6020357c18552920f3a581459f9e8"> 2923</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_MEM2MEM                    ((u16)0x4000)            </span><span class="comment">/* Memory to memory mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;</div>
<div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="comment">/*******************  Bit definition for DMA_CCR3 register  *******************/</span></div>
<div class="line"><a name="l02927"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0fa49b0ad3de90cc1c426b10cf1c191f"> 2927</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_EN                         ((u16)0x0001)            </span><span class="comment">/* Channel enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02928"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adc09c8f9356f8a0d6443d7403a4d405c"> 2928</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR3_TCIE                       ((u16)0x0002)            </span><span class="comment">/* Transfer complete interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02929"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8119a569028b6a6ff49db72f88be1c3b"> 2929</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR3_HTIE                       ((u16)0x0004)            </span><span class="comment">/* Half Transfer interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02930"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8dd2fcd28d0aa8df1ca1bdd3211d455d"> 2930</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR3_TEIE                       ((u16)0x0008)            </span><span class="comment">/* Transfer error interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02931"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a678a5d91e74ce581cba96143eff3e6f7"> 2931</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR3_DIR                        ((u16)0x0010)            </span><span class="comment">/* Data transfer direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02932"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a95188ea292b73cead43bc83578818499"> 2932</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR3_CIRC                       ((u16)0x0020)            </span><span class="comment">/* Circular mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02933"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a68902d94629100d88a45d0367f802f64"> 2933</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR3_PINC                       ((u16)0x0040)            </span><span class="comment">/* Peripheral increment mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02934"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3e2abdd06dc67e7ce3eb58e2c1173708"> 2934</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR3_MINC                       ((u16)0x0080)            </span><span class="comment">/* Memory increment mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02936"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaae55191f69fc976c45423422fe05855"> 2936</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_PSIZE                      ((u16)0x0300)            </span><span class="comment">/* PSIZE[1:0] bits (Peripheral size) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02937"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a61d6c70b2dc2a536356135e5de21bbee"> 2937</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR3_PSIZE_0                    ((u16)0x0100)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02938"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1deb51665fb2061411534cedd06dbbb9"> 2938</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR3_PSIZE_1                    ((u16)0x0200)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02940"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adcb2577046f5e8dbae1752bd399c1635"> 2940</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_MSIZE                      ((u16)0x0C00)            </span><span class="comment">/* MSIZE[1:0] bits (Memory size) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02941"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aee6efcb54d1fec2de2dd5dfc06d56203"> 2941</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR3_MSIZE_0                    ((u16)0x0400)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02942"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a13f2bbe729a55547ae88af0d898615ca"> 2942</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR3_MSIZE_1                    ((u16)0x0800)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02944"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3882481a886166b84696ec3747a5185f"> 2944</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_PL                         ((u16)0x3000)            </span><span class="comment">/* PL[1:0] bits (Channel Priority level) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02945"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a946f5281d2b10185b79ad216a3a0c6bd"> 2945</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR3_PL_0                       ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02946"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a31df7655887ca23e40918b6c73f0e79a"> 2946</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR3_PL_1                       ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02948"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a70d1178c083a156368dc20af8f45c2e8"> 2948</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_MEM2MEM                    ((u16)0x4000)            </span><span class="comment">/* Memory to memory mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;</div>
<div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="comment">/*******************  Bit definition for DMA_CCR4 register  *******************/</span></div>
<div class="line"><a name="l02952"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a03ba637aa09839dd4866d9b79da64271"> 2952</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_EN                         ((u16)0x0001)            </span><span class="comment">/* Channel enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02953"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0ecd535728f0a5e20acd4ca40a6e385a"> 2953</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR4_TCIE                       ((u16)0x0002)            </span><span class="comment">/* Transfer complete interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02954"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a07b1143740ddbb57e6a88a0c1efe6f67"> 2954</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR4_HTIE                       ((u16)0x0004)            </span><span class="comment">/* Half Transfer interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02955"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a352bfbd9d24983387b21755f6680e63b"> 2955</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR4_TEIE                       ((u16)0x0008)            </span><span class="comment">/* Transfer error interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02956"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8205d7602eb7d732726b9e52011e6c72"> 2956</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR4_DIR                        ((u16)0x0010)            </span><span class="comment">/* Data transfer direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02957"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a275ab42b13b8a78755581808efea0fdb"> 2957</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR4_CIRC                       ((u16)0x0020)            </span><span class="comment">/* Circular mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02958"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9a3f35660940e5f9b21bfbcde24a963b"> 2958</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR4_PINC                       ((u16)0x0040)            </span><span class="comment">/* Peripheral increment mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02959"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a390c755f21506c08ff22795ba294eb1b"> 2959</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR4_MINC                       ((u16)0x0080)            </span><span class="comment">/* Memory increment mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02961"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af0234f5972817bd3f211a4418b960992"> 2961</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_PSIZE                      ((u16)0x0300)            </span><span class="comment">/* PSIZE[1:0] bits (Peripheral size) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02962"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a291a24527a4fd15fbb4bde1b86a9d1a1"> 2962</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR4_PSIZE_0                    ((u16)0x0100)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02963"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab59a122427b47da8917ec847c2a11a6d"> 2963</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR4_PSIZE_1                    ((u16)0x0200)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02965"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aca0c3bc34f23d75850aa05254d4a43d9"> 2965</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_MSIZE                      ((u16)0x0C00)            </span><span class="comment">/* MSIZE[1:0] bits (Memory size) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02966"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6bb8ec64346554aa20529e059816ec51"> 2966</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR4_MSIZE_0                    ((u16)0x0400)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02967"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aeb05890600e52d6a7bcac29858ae53b7"> 2967</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR4_MSIZE_1                    ((u16)0x0800)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02969"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a438f94eb5444944e340bb5be9b4abdb0"> 2969</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_PL                         ((u16)0x3000)            </span><span class="comment">/* PL[1:0] bits (Channel Priority level) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02970"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a14772bf86f8d00386f824a974d0930e7"> 2970</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR4_PL_0                       ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02971"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae28029a2215d23ef03ef29e0b096594b"> 2971</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR4_PL_1                       ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02973"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abd5dfffd772e5efa02bf7206f9d01011"> 2973</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_MEM2MEM                    ((u16)0x4000)            </span><span class="comment">/* Memory to memory mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;</div>
<div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="comment">/******************  Bit definition for DMA_CCR5 register  *******************/</span></div>
<div class="line"><a name="l02977"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4b326a9a20d8f2ede71a1230cfc6e037"> 2977</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_EN                         ((u16)0x0001)            </span><span class="comment">/* Channel enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02978"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7bc3e08b6c055364158cfdbf53a18344"> 2978</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR5_TCIE                       ((u16)0x0002)            </span><span class="comment">/* Transfer complete interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02979"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a707914f7d14246d7c993d24ba5d29f7f"> 2979</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR5_HTIE                       ((u16)0x0004)            </span><span class="comment">/* Half Transfer interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02980"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8976e26126b10cb911e81890b94e09cb"> 2980</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR5_TEIE                       ((u16)0x0008)            </span><span class="comment">/* Transfer error interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02981"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af68005a27ead66cb968d430edaa766ee"> 2981</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR5_DIR                        ((u16)0x0010)            </span><span class="comment">/* Data transfer direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02982"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2cdbfb907f2b03485e5555d986245595"> 2982</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR5_CIRC                       ((u16)0x0020)            </span><span class="comment">/* Circular mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02983"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a762ef78adaa655d9f18da462d7f80e16"> 2983</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR5_PINC                       ((u16)0x0040)            </span><span class="comment">/* Peripheral increment mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02984"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a96c1a50b68634e208e1635bb58abf11d"> 2984</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR5_MINC                       ((u16)0x0080)            </span><span class="comment">/* Memory increment mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02986"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1ee4f4f04c32985ad1797f9cb3164519"> 2986</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_PSIZE                      ((u16)0x0300)            </span><span class="comment">/* PSIZE[1:0] bits (Peripheral size) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02987"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2c7ca44fb42b772ff1f75b6481a75c9c"> 2987</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR5_PSIZE_0                    ((u16)0x0100)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02988"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1295ed99d6e5ff626a3929ac4f79ff9d"> 2988</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR5_PSIZE_1                    ((u16)0x0200)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02990"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afbd29cd4f313c5bdd5977263443fa669"> 2990</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_MSIZE                      ((u16)0x0C00)            </span><span class="comment">/* MSIZE[1:0] bits (Memory size) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02991"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a078b357481a99e295deccf8fcdf47cf7"> 2991</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR5_MSIZE_0                    ((u16)0x0400)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02992"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4cf8c01c46bfbaa062fc98cf15ea25f7"> 2992</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR5_MSIZE_1                    ((u16)0x0800)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02994"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0ff8c18d3a085e78a44f45edc0b1db14"> 2994</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_PL                         ((u16)0x3000)            </span><span class="comment">/* PL[1:0] bits (Channel Priority level) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02995"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acb8a9b336b448ef4cb5cc0d1bbb5ae6e"> 2995</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR5_PL_0                       ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02996"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a518692360d821bb30cf836e8c9558c5c"> 2996</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR5_PL_1                       ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02998"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a07bea0e12e0ac706a6f7c448124ef9a4"> 2998</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_MEM2MEM                    ((u16)0x4000)            </span><span class="comment">/* Memory to memory mode enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;</div>
<div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;<span class="comment">/*******************  Bit definition for DMA_CCR6 register  *******************/</span></div>
<div class="line"><a name="l03002"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa390cdfed63dd4e80b9b36ff509a5e62"> 3002</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_EN                         ((u16)0x0001)            </span><span class="comment">/* Channel enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03003"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac7c284e6d04517cb47fd401bb02fc152"> 3003</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR6_TCIE                       ((u16)0x0002)            </span><span class="comment">/* Transfer complete interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03004"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a23bae5accea3b2a305debbc7469c7863"> 3004</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR6_HTIE                       ((u16)0x0004)            </span><span class="comment">/* Half Transfer interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03005"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5e00d1fd85f3d70fb44f8ea3e7a6f2d5"> 3005</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR6_TEIE                       ((u16)0x0008)            </span><span class="comment">/* Transfer error interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03006"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a99cafc3705aa4f224d1a4f804756c9f5"> 3006</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR6_DIR                        ((u16)0x0010)            </span><span class="comment">/* Data transfer direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03007"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab3f17ba2bc4e54fd8f7aab802ab700c8"> 3007</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR6_CIRC                       ((u16)0x0020)            </span><span class="comment">/* Circular mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03008"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a772b475bf4486556456f0c915433a078"> 3008</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR6_PINC                       ((u16)0x0040)            </span><span class="comment">/* Peripheral increment mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03009"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2da9ce010cf743a549c20cd545beb1d8"> 3009</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR6_MINC                       ((u16)0x0080)            </span><span class="comment">/* Memory increment mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03011"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a709ecd29ac92652352442978d19c0d18"> 3011</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_PSIZE                      ((u16)0x0300)            </span><span class="comment">/* PSIZE[1:0] bits (Peripheral size) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03012"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a01f57663551eb1644c8dbd114f6614a0"> 3012</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR6_PSIZE_0                    ((u16)0x0100)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03013"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac737faa55be44e20c09343be2152538b"> 3013</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR6_PSIZE_1                    ((u16)0x0200)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03015"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a05ae53e204d28c22aab4e4065cf836c8"> 3015</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_MSIZE                      ((u16)0x0C00)            </span><span class="comment">/* MSIZE[1:0] bits (Memory size) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03016"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3aabd7ba4fb157fd7ee98986330a5d4c"> 3016</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR6_MSIZE_0                    ((u16)0x0400)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03017"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1338ae6c9e4c7b8795796136c98670a9"> 3017</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR6_MSIZE_1                    ((u16)0x0800)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03019"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9450899a6841c10c33c6de7b6ef517f9"> 3019</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_PL                         ((u16)0x3000)            </span><span class="comment">/* PL[1:0] bits (Channel Priority level) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03020"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a32b6403dbb0eb6c75a0eb947ef8140c7"> 3020</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR6_PL_0                       ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03021"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0b07ce0ad36a27a76d5c2738cfdac7ab"> 3021</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR6_PL_1                       ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03023"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af83d9d61b227309201fc9c6662c294d7"> 3023</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_MEM2MEM                    ((u16)0x4000)            </span><span class="comment">/* Memory to memory mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;</div>
<div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="comment">/*******************  Bit definition for DMA_CCR7 register  *******************/</span></div>
<div class="line"><a name="l03027"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#add71615f84eb85443ca3c5a346ad941a"> 3027</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_EN                         ((u16)0x0001)            </span><span class="comment">/* Channel enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03028"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9ee626e57a25d83365bb9977473fac64"> 3028</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR7_TCIE                       ((u16)0x0002)            </span><span class="comment">/* Transfer complete interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03029"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a00add0c51b7f2be5216b4d9c9bfb482d"> 3029</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR7_HTIE                       ((u16)0x0004)            </span><span class="comment">/* Half Transfer interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03030"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aeb8b8909af2a6f397cfa9a0db25578e9"> 3030</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR7_TEIE                       ((u16)0x0008)            </span><span class="comment">/* Transfer error interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03031"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a171e60ec8ec8d40bd7ede02394fe462a"> 3031</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR7_DIR                        ((u16)0x0010)            </span><span class="comment">/* Data transfer direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03032"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a666b8d997ea29a9a6a1543fa66881a87"> 3032</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR7_CIRC                       ((u16)0x0020)            </span><span class="comment">/* Circular mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03033"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1db13905f5813f7e63009c463d9784cf"> 3033</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR7_PINC                       ((u16)0x0040)            </span><span class="comment">/* Peripheral increment mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03034"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a72f4c74798d6e3389ababb9b1c70375d"> 3034</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR7_MINC                       ((u16)0x0080)            </span><span class="comment">/* Memory increment mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03036"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a543e1c261e0338c6353ce200db71ca16"> 3036</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_PSIZE            ,         ((u16)0x0300)            </span><span class="comment">/* PSIZE[1:0] bits (Peripheral size) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03037"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac22fc178469ac49b63892b777d01bf18"> 3037</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR7_PSIZE_0                    ((u16)0x0100)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03038"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a17b93563b085e30086a6959311ef8556"> 3038</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR7_PSIZE_1                    ((u16)0x0200)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03040"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a980efc51623b9dc2bc7377a6fa340a6b"> 3040</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_MSIZE                      ((u16)0x0C00)            </span><span class="comment">/* MSIZE[1:0] bits (Memory size) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03041"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a78a8c4240d456e518aaf7524e06c9c54"> 3041</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR7_MSIZE_0                    ((u16)0x0400)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03042"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4bdd0a51f96b2bfd2bf9c9259e93a506"> 3042</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR7_MSIZE_1                    ((u16)0x0800)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03044"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acfb0ffacc49baf0a87ec97964c29a801"> 3044</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_PL                         ((u16)0x3000)            </span><span class="comment">/* PL[1:0] bits (Channel Priority level) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03045"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1ea041c610341674d5f3c0dec6474769"> 3045</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR7_PL_0                       ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03046"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad83de368de49aee0b03a5b180671974c"> 3046</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DMA_CCR7_PL_1                       ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03048"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad7aec8d57e5f2c62be5cae2f8d134948"> 3048</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_MEM2MEM                    ((u16)0x4000)            </span><span class="comment">/* Memory to memory mode enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;</div>
<div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;<span class="comment">/******************  Bit definition for DMA_CNDTR1 register  ******************/</span></div>
<div class="line"><a name="l03052"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4a8da69a5631e89e54b5d138b8c0a139"> 3052</a></span>&#160;<span class="preprocessor">#define  DMA_CNDTR1_NDT                      ((u16)0xFFFF)            </span><span class="comment">/* Number of data to Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;</div>
<div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<span class="comment">/******************  Bit definition for DMA_CNDTR2 register  ******************/</span></div>
<div class="line"><a name="l03056"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5c9b2052eb35128233d719f6b4ec995d"> 3056</a></span>&#160;<span class="preprocessor">#define  DMA_CNDTR2_NDT                      ((u16)0xFFFF)            </span><span class="comment">/* Number of data to Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;</div>
<div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="comment">/******************  Bit definition for DMA_CNDTR3 register  ******************/</span></div>
<div class="line"><a name="l03060"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a10d1cb5b77051c2e845033d77970fe61"> 3060</a></span>&#160;<span class="preprocessor">#define  DMA_CNDTR3_NDT                      ((u16)0xFFFF)            </span><span class="comment">/* Number of data to Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;</div>
<div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="comment">/******************  Bit definition for DMA_CNDTR4 register  ******************/</span></div>
<div class="line"><a name="l03064"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab5c5291e36f5610b6fbc06a9a28baa2b"> 3064</a></span>&#160;<span class="preprocessor">#define  DMA_CNDTR4_NDT                      ((u16)0xFFFF)            </span><span class="comment">/* Number of data to Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;</div>
<div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="comment">/******************  Bit definition for DMA_CNDTR5 register  ******************/</span></div>
<div class="line"><a name="l03068"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#affaace354e7c939d6b199d639a24bbb6"> 3068</a></span>&#160;<span class="preprocessor">#define  DMA_CNDTR5_NDT                      ((u16)0xFFFF)            </span><span class="comment">/* Number of data to Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;</div>
<div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="comment">/******************  Bit definition for DMA_CNDTR6 register  ******************/</span></div>
<div class="line"><a name="l03072"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a35dcc846e8e088220e6555d7388b8199"> 3072</a></span>&#160;<span class="preprocessor">#define  DMA_CNDTR6_NDT                      ((u16)0xFFFF)            </span><span class="comment">/* Number of data to Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;</div>
<div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;<span class="comment">/******************  Bit definition for DMA_CNDTR7 register  ******************/</span></div>
<div class="line"><a name="l03076"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7063058cc300e14d1b90c0469eb4688a"> 3076</a></span>&#160;<span class="preprocessor">#define  DMA_CNDTR7_NDT                      ((u16)0xFFFF)            </span><span class="comment">/* Number of data to Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;</div>
<div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;<span class="comment">/******************  Bit definition for DMA_CPAR1 register  *******************/</span></div>
<div class="line"><a name="l03080"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a110deb1459d00898cbf29d06405cc09e"> 3080</a></span>&#160;<span class="preprocessor">#define  DMA_CPAR1_PA                        ((u32)0xFFFFFFFF)        </span><span class="comment">/* Peripheral Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;</div>
<div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="comment">/******************  Bit definition for DMA_CPAR2 register  *******************/</span></div>
<div class="line"><a name="l03084"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adf0272feeaba4aaf2dc745d21c6dab22"> 3084</a></span>&#160;<span class="preprocessor">#define  DMA_CPAR2_PA                        ((u32)0xFFFFFFFF)        </span><span class="comment">/* Peripheral Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;</div>
<div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;<span class="comment">/******************  Bit definition for DMA_CPAR3 register  *******************/</span></div>
<div class="line"><a name="l03088"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afb41094cbcf1cac82c20e55433bba245"> 3088</a></span>&#160;<span class="preprocessor">#define  DMA_CPAR3_PA                        ((u32)0xFFFFFFFF)        </span><span class="comment">/* Peripheral Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;</div>
<div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<span class="comment">/******************  Bit definition for DMA_CPAR4 register  *******************/</span></div>
<div class="line"><a name="l03092"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5d96976601824fef159e69bf0c96f6ff"> 3092</a></span>&#160;<span class="preprocessor">#define  DMA_CPAR4_PA                        ((u32)0xFFFFFFFF)        </span><span class="comment">/* Peripheral Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;</div>
<div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="comment">/******************  Bit definition for DMA_CPAR5 register  *******************/</span></div>
<div class="line"><a name="l03096"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a26c22b129c9ca957e053d69c7b01dc94"> 3096</a></span>&#160;<span class="preprocessor">#define  DMA_CPAR5_PA                        ((u32)0xFFFFFFFF)        </span><span class="comment">/* Peripheral Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;</div>
<div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;<span class="comment">/******************  Bit definition for DMA_CPAR6 register  *******************/</span></div>
<div class="line"><a name="l03100"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a545c0999ca0bdb03c3e7e1cbc48959ee"> 3100</a></span>&#160;<span class="preprocessor">#define  DMA_CPAR6_PA                        ((u32)0xFFFFFFFF)        </span><span class="comment">/* Peripheral Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;</div>
<div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="comment">/******************  Bit definition for DMA_CPAR7 register  *******************/</span></div>
<div class="line"><a name="l03104"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0d017e6632afe7a578d1206009cccc26"> 3104</a></span>&#160;<span class="preprocessor">#define  DMA_CPAR7_PA                        ((u32)0xFFFFFFFF)        </span><span class="comment">/* Peripheral Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;</div>
<div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="comment">/******************  Bit definition for DMA_CMAR1 register  *******************/</span></div>
<div class="line"><a name="l03108"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4dc4e0220aa1355af31da320adc46e19"> 3108</a></span>&#160;<span class="preprocessor">#define  DMA_CMAR1_MA                        ((u32)0xFFFFFFFF)        </span><span class="comment">/* Memory Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;</div>
<div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;<span class="comment">/******************  Bit definition for DMA_CMAR2 register  *******************/</span></div>
<div class="line"><a name="l03112"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a87bdf41371b8840c67eef7d9709e251e"> 3112</a></span>&#160;<span class="preprocessor">#define  DMA_CMAR2_MA                        ((u32)0xFFFFFFFF)        </span><span class="comment">/* Memory Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;</div>
<div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<span class="comment">/******************  Bit definition for DMA_CMAR3 register  *******************/</span></div>
<div class="line"><a name="l03116"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a28ac1f8f47528eab9454472a30998285"> 3116</a></span>&#160;<span class="preprocessor">#define  DMA_CMAR3_MA                        ((u32)0xFFFFFFFF)        </span><span class="comment">/* Memory Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;</div>
<div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;<span class="comment">/******************  Bit definition for DMA_CMAR4 register  *******************/</span></div>
<div class="line"><a name="l03120"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a579544b63b9c56bd70218902594313f6"> 3120</a></span>&#160;<span class="preprocessor">#define  DMA_CMAR4_MA                        ((u32)0xFFFFFFFF)        </span><span class="comment">/* Memory Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;</div>
<div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;<span class="comment">/******************  Bit definition for DMA_CMAR5 register  *******************/</span></div>
<div class="line"><a name="l03124"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a76beec8af3bd0ceb2905c24fa00a957c"> 3124</a></span>&#160;<span class="preprocessor">#define  DMA_CMAR5_MA                        ((u32)0xFFFFFFFF)        </span><span class="comment">/* Memory Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;</div>
<div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;<span class="comment">/******************  Bit definition for DMA_CMAR6 register  *******************/</span></div>
<div class="line"><a name="l03128"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a88187cb1bd9385601fce4fe69a420cad"> 3128</a></span>&#160;<span class="preprocessor">#define  DMA_CMAR6_MA                        ((u32)0xFFFFFFFF)        </span><span class="comment">/* Memory Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;</div>
<div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="comment">/******************  Bit definition for DMA_CMAR7 register  *******************/</span></div>
<div class="line"><a name="l03132"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a511636b3a71aaa2ae4ced1b30b3e805a"> 3132</a></span>&#160;<span class="preprocessor">#define  DMA_CMAR7_MA                        ((u32)0xFFFFFFFF)        </span><span class="comment">/* Memory Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;</div>
<div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;</div>
<div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="comment">/*                        Analog to Digital Converter                         */</span></div>
<div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;</div>
<div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;<span class="comment">/********************  Bit definition for ADC_SR register  ********************/</span></div>
<div class="line"><a name="l03143"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8b7f27694281e4cad956da567e5583b2"> 3143</a></span>&#160;<span class="preprocessor">#define  ADC_SR_AWD                          ((u8)0x01)               </span><span class="comment">/* Analog watchdog flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03144"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3dc295c5253743aeb2cda582953b7b53"> 3144</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SR_EOC                          ((u8)0x02)               </span><span class="comment">/* End of conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03145"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abc9f07589bb1a4e398781df372389b56"> 3145</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SR_JEOC                         ((u8)0x04)               </span><span class="comment">/* Injected channel end of conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03146"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7340a01ffec051c06e80a037eee58a14"> 3146</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SR_JSTRT                        ((u8)0x08)               </span><span class="comment">/* Injected channel Start flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03147"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a45eb11ad986d8220cde9fa47a91ed222"> 3147</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SR_STRT                         ((u8)0x10)               </span><span class="comment">/* Regular channel Start flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;</div>
<div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="comment">/*******************  Bit definition for ADC_CR1 register  ********************/</span></div>
<div class="line"><a name="l03151"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad8bb755c7059bb2d4f5e2e999d2a2677"> 3151</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH                       ((u32)0x0000001F)        </span><span class="comment">/* AWDCH[4:0] bits (Analog watchdog channel select bits) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03152"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a18725d77c35c173cdb5bdab658d9dace"> 3152</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_CR1_AWDCH_0                     ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03153"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afcd37244d74db7c9a34a4f08b94301ae"> 3153</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_CR1_AWDCH_1                     ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03154"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a625eebdc95937325cad90a151853f5a0"> 3154</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_CR1_AWDCH_2                     ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03155"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afb768d4aafbabc114d4650cf962392ec"> 3155</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_CR1_AWDCH_3                     ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03156"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af37f3c0d7c72192803d0772e076cf8ee"> 3156</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_CR1_AWDCH_4                     ((u32)0x00000010)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03158"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa39fee2e812a7ca45998cccf32e90aea"> 3158</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_EOCIE                       ((u32)0x00000020)        </span><span class="comment">/* Interrupt enable for EOC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03159"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acd44f86b189696d5a3780342516de722"> 3159</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_CR1_AWDIE                       ((u32)0x00000040)        </span><span class="comment">/* AAnalog Watchdog interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03160"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5c46fc1dc6c63acf88821f46a8f6d5e7"> 3160</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_CR1_JEOCIE                      ((u32)0x00000080)        </span><span class="comment">/* Interrupt enable for injected channels */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03161"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaeab75ece0c73dd97e8f21911ed22d06"> 3161</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_CR1_SCAN                        ((u32)0x00000100)        </span><span class="comment">/* Scan mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03162"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5c9fc31f19c04033dfa98e982519c451"> 3162</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_CR1_AWDSGL                      ((u32)0x00000200)        </span><span class="comment">/* Enable the watchdog on a single channel in scan mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03163"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6353cb0d564410358b3a086dd0241f8c"> 3163</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_CR1_JAUTO                       ((u32)0x00000400)        </span><span class="comment">/* Automatic injected group conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03164"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abd690297fc73fca40d797f4c90800b9a"> 3164</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_CR1_DISCEN                      ((u32)0x00000800)        </span><span class="comment">/* Discontinuous mode on regular channels */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03165"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acd06a2840346bf45ff335707db0b6e30"> 3165</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_CR1_JDISCEN                     ((u32)0x00001000)        </span><span class="comment">/* Discontinuous mode on injected channels */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03167"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aeaa416a291023449ae82e7ef39844075"> 3167</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCNUM                     ((u32)0x0000E000)        </span><span class="comment">/* DISCNUM[2:0] bits (Discontinuous mode channel count) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03168"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a59ff81db7def261f0e84d5dbb6cca1ce"> 3168</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_CR1_DISCNUM_0                   ((u32)0x00002000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03169"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a39940d3611126052f4f748934c629ebf"> 3169</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_CR1_DISCNUM_1                   ((u32)0x00004000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03170"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab73d5fdf276f5ef3965afdda78ac9e1e"> 3170</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_CR1_DISCNUM_2                   ((u32)0x00008000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03172"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa5a1a3b2c42e51fcd50a46f82d0b0843"> 3172</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DUALMOD                     ((u32)0x000F0000)        </span><span class="comment">/* DUALMOD[3:0] bits (Dual mode selection) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03173"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0eb566ea4be6f0ee17cd1ecbd08b7e26"> 3173</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_CR1_DUALMOD_0                   ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03174"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab94ba8607512ac7c76ec2e3b661bc367"> 3174</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_CR1_DUALMOD_1                   ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03175"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae8fd02b7e150e14f6cc505a568f58c35"> 3175</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_CR1_DUALMOD_2                   ((u32)0x00040000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03176"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a32d91e3b7dc8310b260b114a1e01596d"> 3176</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_CR1_DUALMOD_3                   ((u32)0x00080000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03178"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4886de74bcd3a1e545094089f76fd0b3"> 3178</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_JAWDEN                      ((u32)0x00400000)        </span><span class="comment">/* Analog watchdog enable on injected channels */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03179"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6e006d43fcb9fe1306745c95a1bdd651"> 3179</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_CR1_AWDEN                       ((u32)0x00800000)        </span><span class="comment">/* Analog watchdog enable on regular channels */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;  </div>
<div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="comment">/*******************  Bit definition for ADC_CR2 register  ********************/</span></div>
<div class="line"><a name="l03183"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a89b646f092b052d8488d2016f6290f0e"> 3183</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_ADON                        ((u32)0x00000001)        </span><span class="comment">/* A/D Converter ON / OFF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03184"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a49bb71a868c9d88a0f7bbe48918b2140"> 3184</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_CR2_CONT                        ((u32)0x00000002)        </span><span class="comment">/* Continuous Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03185"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2932a0004cf17558c1445f79baac54a1"> 3185</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_CR2_CAL                         ((u32)0x00000004)        </span><span class="comment">/* A/D Calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03186"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a76a91ece4a71450541ef2637fdcdfdea"> 3186</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_CR2_RSTCAL                      ((u32)0x00000008)        </span><span class="comment">/* Reset Calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03187"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a017309ac4b532bc8c607388f4e2cbbec"> 3187</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_CR2_DMA                         ((u32)0x00000100)        </span><span class="comment">/* Direct Memory access mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03188"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af5950b5a7438a447584f6dd86c343362"> 3188</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_CR2_ALIGN                       ((u32)0x00000800)        </span><span class="comment">/* Data Alignment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03190"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aab3aa5d0e2a4b77960ec8f3b425a3eac"> 3190</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL                     ((u32)0x00007000)        </span><span class="comment">/* JEXTSEL[2:0] bits (External event select for injected group) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03191"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa70c1f30e2101e2177ce564440203ba3"> 3191</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_CR2_JEXTSEL_0                   ((u32)0x00001000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03192"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a99fa4a240d34ce231d6d0543bac7fd9b"> 3192</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_CR2_JEXTSEL_1                   ((u32)0x00002000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03193"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a571bb97f950181fedbc0d4756482713d"> 3193</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_CR2_JEXTSEL_2                   ((u32)0x00004000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03195"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa17af96980f14bc008357812c13bc4b3"> 3195</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTTRIG                    ((u32)0x00008000)        </span><span class="comment">/* External Trigger Conversion mode for injected channels */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03197"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6d1054d6cd017e305cf6e8a864ce96c8"> 3197</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL                      ((u32)0x000E0000)        </span><span class="comment">/* EXTSEL[2:0] bits (External Event Select for regular group) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03198"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9410c7fd93f6d0b157ede745ee269d7b"> 3198</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_CR2_EXTSEL_0                    ((u32)0x00020000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03199"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5a6725419743a8d01b4a223609952893"> 3199</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_CR2_EXTSEL_1                    ((u32)0x00040000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03200"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5c2322988b5fff19d012d9179d412ad0"> 3200</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_CR2_EXTSEL_2                    ((u32)0x00080000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03202"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1c0cfed2e6b3dfe7a8794b29822e314c"> 3202</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTTRIG                     ((u32)0x00100000)        </span><span class="comment">/* External Trigger Conversion mode for regular channels */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03203"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac12fe8a6cc24eef2ed2e1f1525855678"> 3203</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_CR2_JSWSTART                    ((u32)0x00200000)        </span><span class="comment">/* Start Conversion of injected channels */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03204"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5eae65bad1a6c975e1911eb5ba117468"> 3204</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_CR2_SWSTART                     ((u32)0x00400000)        </span><span class="comment">/* Start Conversion of regular channels */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03205"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae97d1f61aa9d8c2279557f18e7303308"> 3205</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_CR2_TSVREFE                     ((u32)0x00800000)        </span><span class="comment">/* Temperature Sensor and VREFINT Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;</div>
<div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;<span class="comment">/******************  Bit definition for ADC_SMPR1 register  *******************/</span></div>
<div class="line"><a name="l03209"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a32242a2c2156a012a7343bcb43d490d0"> 3209</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP10                     ((u32)0x00000007)        </span><span class="comment">/* SMP10[2:0] bits (Channel 10 Sample time selection) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03210"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8a8996c53042759f01e966fb00351ebf"> 3210</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR1_SMP10_0                   ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03211"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a42b96f058436c8bdcfabe1e08c7edd61"> 3211</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR1_SMP10_1                   ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03212"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a289d89b4d92d7f685a8e44aeb9ddcded"> 3212</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR1_SMP10_2                   ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03214"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4c74d559f2a70a2e8c807b7bcaccd800"> 3214</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP11                     ((u32)0x00000038)        </span><span class="comment">/* SMP11[2:0] bits (Channel 11 Sample time selection) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03215"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a60780d613953f48a2dfc8debce72fb28"> 3215</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR1_SMP11_0                   ((u32)0x00000008)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03216"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa61e1dbafcae3e1c8eae4320a6e5ec5d"> 3216</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR1_SMP11_1                   ((u32)0x00000010)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03217"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a93a876a9a6d90cd30456433b7e38c3f2"> 3217</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR1_SMP11_2                   ((u32)0x00000020)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03219"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a433b5a7d944666fb7abed3b107c352fc"> 3219</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP12                     ((u32)0x000001C0)        </span><span class="comment">/* SMP12[2:0] bits (Channel 12 Sample time selection) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03220"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaaac6ae97c00276d7472bc92a9edd6e2"> 3220</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR1_SMP12_0                   ((u32)0x00000040)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03221"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6020f9d742e15650ad919aaccaf2ff6c"> 3221</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR1_SMP12_1                   ((u32)0x00000080)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03222"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adb59adb544d416e91ea0c12d4f39ccc9"> 3222</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR1_SMP12_2                   ((u32)0x00000100)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03224"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2df120cd93a177ea17946a656259129e"> 3224</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP13                     ((u32)0x00000E00)        </span><span class="comment">/* SMP13[2:0] bits (Channel 13 Sample time selection) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03225"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a49e7444d6cf630eccfd52fb4155bd553"> 3225</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR1_SMP13_0                   ((u32)0x00000200)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03226"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad5d5ad9d8d08feaee18d1f2d8d6787a1"> 3226</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR1_SMP13_1                   ((u32)0x00000400)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03227"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac4cd285d46485136deb6223377d0b17c"> 3227</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR1_SMP13_2                   ((u32)0x00000800)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03229"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab1574fc02a40f22fc751073e02ebb781"> 3229</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP14                     ((u32)0x00007000)        </span><span class="comment">/* SMP14[2:0] bits (Channel 14 Sample time selection) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03230"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9243898272b1d27018c971eecfa57f78"> 3230</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR1_SMP14_0                   ((u32)0x00001000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03231"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1016b8ca359247491a2a0a5d77aa1c22"> 3231</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR1_SMP14_1                   ((u32)0x00002000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03232"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8e658a8b72bac244bf919a874690e49e"> 3232</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR1_SMP14_2                   ((u32)0x00004000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03234"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5ae0043ad863f7710834217bc82c8ecf"> 3234</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP15                     ((u32)0x00038000)        </span><span class="comment">/* SMP15[2:0] bits (Channel 15 Sample time selection) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03235"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac5f8e555f5ece2ee632dd9d6c60d9584"> 3235</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR1_SMP15_0                   ((u32)0x00008000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03236"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab978e10b7dcfe6c1b88dd4fef50498ac"> 3236</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR1_SMP15_1                   ((u32)0x00010000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03237"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a045285e1c5ab9ae570e37fe627b0e117"> 3237</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR1_SMP15_2                   ((u32)0x00020000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03239"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2925d05347e46e9c6a970214fa76bbec"> 3239</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP16                     ((u32)0x001C0000)        </span><span class="comment">/* SMP16[2:0] bits (Channel 16 Sample time selection) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03240"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae1a7d0ef695bd2017bcda3949f0134be"> 3240</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR1_SMP16_0                   ((u32)0x00040000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03241"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a793ff2f46f51e1d485a9bd728687bf15"> 3241</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR1_SMP16_1                   ((u32)0x00080000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03242"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ade321fdbf74f830e54951ccfca285686"> 3242</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR1_SMP16_2                   ((u32)0x00100000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03244"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9867370ecef7b99c32b8ecb44ad9e581"> 3244</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP17                     ((u32)0x00E00000)        </span><span class="comment">/* SMP17[2:0] bits (Channel 17 Sample time selection) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03245"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a42b004d74f288cb191bfc6a327f94480"> 3245</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR1_SMP17_0                   ((u32)0x00200000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03246"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3ac4c21586d6a353c208a5175906ecc1"> 3246</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR1_SMP17_1                   ((u32)0x00400000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03247"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac81ceec799a7da2def4f33339bd5e273"> 3247</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR1_SMP17_2                   ((u32)0x00800000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;</div>
<div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;<span class="comment">/******************  Bit definition for ADC_SMPR2 register  *******************/</span></div>
<div class="line"><a name="l03251"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5a13b3c652e5759e2d8bc7e38889bc5e"> 3251</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP0                      ((u32)0x00000007)        </span><span class="comment">/* SMP0[2:0] bits (Channel 0 Sample time selection) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03252"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1bde59fce56980a59a3dfdb0da7ebe0c"> 3252</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR2_SMP0_0                    ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03253"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1d5b6e025d8e70767914c144793b93e6"> 3253</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR2_SMP0_1                    ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03254"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a361de56c56c45834fc837df349f155dc"> 3254</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR2_SMP0_2                    ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03256"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5b85dd0b1708cdf1bf403b07ad51da36"> 3256</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP1                      ((u32)0x00000038)        </span><span class="comment">/* SMP1[2:0] bits (Channel 1 Sample time selection) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03257"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaa99de1a2d2bbe8921353114d03cb7f6"> 3257</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR2_SMP1_0                    ((u32)0x00000008)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03258"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af6ceb41e5e3cb6ae7da28070bc0b07d2"> 3258</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR2_SMP1_1                    ((u32)0x00000010)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03259"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8b9efc8f9488d389301c4a6f9ef4427a"> 3259</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR2_SMP1_2                    ((u32)0x00000020)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03261"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aea6e1e298372596bcdcdf93e763b3683"> 3261</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP2                      ((u32)0x000001C0)        </span><span class="comment">/* SMP2[2:0] bits (Channel 2 Sample time selection) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03262"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a97e2ac0d4d8afb3aa0b4c09c8fa1d018"> 3262</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR2_SMP2_0                    ((u32)0x00000040)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03263"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a83fe79e3e10b689a209dc5a724f89199"> 3263</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR2_SMP2_1                    ((u32)0x00000080)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03264"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad580d376e0a0bcb34183a6d6735b3122"> 3264</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR2_SMP2_2                    ((u32)0x00000100)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03266"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a081c3d61e5311a11cb046d56630e1fd0"> 3266</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP3                      ((u32)0x00000E00)        </span><span class="comment">/* SMP3[2:0] bits (Channel 3 Sample time selection) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03267"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa1679a42f67ca4b9b9496dd6000fec01"> 3267</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR2_SMP3_0                    ((u32)0x00000200)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03268"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1bf92b0a67dcec9b3c325d58e7e517b0"> 3268</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR2_SMP3_1                    ((u32)0x00000400)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03269"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a40682268fa8534bd369eb64a329bdf46"> 3269</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR2_SMP3_2                    ((u32)0x00000800)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03271"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aeab838fcf0aace87b2163b96d208bb64"> 3271</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP4                      ((u32)0x00007000)        </span><span class="comment">/* SMP4[2:0] bits (Channel 4 Sample time selection) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03272"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae4123bce64dc4f1831f992b09d6db4f2"> 3272</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR2_SMP4_0                    ((u32)0x00001000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03273"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad3edf57b459804d17d5a588dd446c763"> 3273</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR2_SMP4_1                    ((u32)0x00002000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03274"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac2a2fd74311c4ffcaed4a8d1a3be2245"> 3274</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR2_SMP4_2                    ((u32)0x00004000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03276"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9500281fa740994b9cfa6a7df8227849"> 3276</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP5                      ((u32)0x00038000)        </span><span class="comment">/* SMP5[2:0] bits (Channel 5 Sample time selection) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03277"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a22dd2b1695a4e7a4b1d4ec2b8e244ffc"> 3277</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR2_SMP5_0                    ((u32)0x00008000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03278"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab4de4f6c62646be62d0710dc46eb5e88"> 3278</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR2_SMP5_1                    ((u32)0x00010000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03279"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6c19081d82f2c6478c6aefc207778e1e"> 3279</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR2_SMP5_2                    ((u32)0x00020000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03281"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a64cd99c27d07298913541dbdc31aa8ae"> 3281</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP6                      ((u32)0x001C0000)        </span><span class="comment">/* SMP6[2:0] bits (Channel 6 Sample time selection) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03282"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adbebc0a7f368e5846408d768603d9b44"> 3282</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR2_SMP6_0                    ((u32)0x00040000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03283"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a27f59166864f7cd0a5e8e6b4450e72d3"> 3283</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR2_SMP6_1                    ((u32)0x00080000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03284"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4139fac7e8ba3e604e35ba906880f909"> 3284</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR2_SMP6_2                    ((u32)0x00100000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03286"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6ec6ee971fc8b2d1890858df94a5c500"> 3286</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP7                      ((u32)0x00E00000)        </span><span class="comment">/* SMP7[2:0] bits (Channel 7 Sample time selection) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03287"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6f30003c59ab6c232d73aa446c77651a"> 3287</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR2_SMP7_0                    ((u32)0x00200000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03288"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0c8708fc97082257b43fa4534c721068"> 3288</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR2_SMP7_1                    ((u32)0x00400000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03289"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2e42897bdc25951a73bac060a7a065ca"> 3289</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR2_SMP7_2                    ((u32)0x00800000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03291"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0695c289e658b772070a7f29797e9cc3"> 3291</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP8                      ((u32)0x07000000)        </span><span class="comment">/* SMP8[2:0] bits (Channel 8 Sample time selection) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03292"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab5f1d2290107eda2dfee33810779b0f6"> 3292</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR2_SMP8_0                    ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03293"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abb9ce9d71f989bad0ed686caf4dd5250"> 3293</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR2_SMP8_1                    ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03294"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3756c6141f55c60da0bcd4d599e7d60d"> 3294</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR2_SMP8_2                    ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03296"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5348f83daaa38060702d7b9cfe2e4005"> 3296</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP9                      ((u32)0x38000000)        </span><span class="comment">/* SMP9[2:0] bits (Channel 9 Sample time selection) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03297"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a892f18c89fbaafc74b7d67db74b41423"> 3297</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR2_SMP9_0                    ((u32)0x08000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03298"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3a6949e61c5845a7ff2331b64cb579bc"> 3298</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR2_SMP9_1                    ((u32)0x10000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03299"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a070135017850599b1e19766c6aa31cd1"> 3299</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SMPR2_SMP9_2                    ((u32)0x20000000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;</div>
<div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="comment">/******************  Bit definition for ADC_JOFR1 register  *******************/</span></div>
<div class="line"><a name="l03303"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad76f97130b391455094605a6c803026c"> 3303</a></span>&#160;<span class="preprocessor">#define  ADC_JOFR1_JOFFSET1                  ((u16)0x0FFF)            </span><span class="comment">/* Data offset for injected channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;</div>
<div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;<span class="comment">/******************  Bit definition for ADC_JOFR2 register  *******************/</span></div>
<div class="line"><a name="l03307"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1b15a9e9ce10303e233059c1de6d956c"> 3307</a></span>&#160;<span class="preprocessor">#define  ADC_JOFR2_JOFFSET2                  ((u16)0x0FFF)            </span><span class="comment">/* Data offset for injected channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;</div>
<div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="comment">/******************  Bit definition for ADC_JOFR3 register  *******************/</span></div>
<div class="line"><a name="l03311"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a743e4c3a7cefc1a193146e77791c3985"> 3311</a></span>&#160;<span class="preprocessor">#define  ADC_JOFR3_JOFFSET3                  ((u16)0x0FFF)            </span><span class="comment">/* Data offset for injected channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;</div>
<div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="comment">/******************  Bit definition for ADC_JOFR4 register  *******************/</span></div>
<div class="line"><a name="l03315"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ada0937f2f6a64bd6b7531ad553471b8d"> 3315</a></span>&#160;<span class="preprocessor">#define  ADC_JOFR4_JOFFSET4                  ((u16)0x0FFF)            </span><span class="comment">/* Data offset for injected channel 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;</div>
<div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="comment">/*******************  Bit definition for ADC_HTR register  ********************/</span></div>
<div class="line"><a name="l03319"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad685f031174465e636ef75a5bd7b637d"> 3319</a></span>&#160;<span class="preprocessor">#define  ADC_HTR_HT                          ((u16)0x0FFF)            </span><span class="comment">/* Analog watchdog high threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;</div>
<div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="comment">/*******************  Bit definition for ADC_LTR register  ********************/</span></div>
<div class="line"><a name="l03323"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac7ac18b970378acf726f04ae68232c24"> 3323</a></span>&#160;<span class="preprocessor">#define  ADC_LTR_LT                          ((u16)0x0FFF)            </span><span class="comment">/* Analog watchdog low threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;</div>
<div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="comment">/*******************  Bit definition for ADC_SQR1 register  *******************/</span></div>
<div class="line"><a name="l03327"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1ae1998c0dd11275958e7347a92852fc"> 3327</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13                       ((u32)0x0000001F)        </span><span class="comment">/* SQ13[4:0] bits (13th conversion in regular sequence) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03328"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a40d24ddd458198e7731d5abf9d15fc08"> 3328</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR1_SQ13_0                     ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03329"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#accdca8b0f3cab9f62ae2ffbb9c30546f"> 3329</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR1_SQ13_1                     ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03330"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a37e8723bfdc43da0b86e40a49b78c9ad"> 3330</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR1_SQ13_2                     ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03331"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a412374f7ce1f62ee187c819391898778"> 3331</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR1_SQ13_3                     ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03332"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a05ca5e303f844f512c9a9cb5df9a1028"> 3332</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR1_SQ13_4                     ((u32)0x00000010)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03334"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab0251199146cb3d0d2c1c0608fbca585"> 3334</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14                       ((u32)0x000003E0)        </span><span class="comment">/* SQ14[4:0] bits (14th conversion in regular sequence) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03335"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acde3a6d9e94aa1c2399e335911fd6212"> 3335</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR1_SQ14_0                     ((u32)0x00000020)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03336"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1bc61e4d3ea200e1fc3e9d621ebbd2b4"> 3336</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR1_SQ14_1                     ((u32)0x00000040)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03337"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aeea616e444521cd58c5d8d574c47ccf0"> 3337</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR1_SQ14_2                     ((u32)0x00000080)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03338"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0e0c9439633fb5c67c8f2138c9d2efae"> 3338</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR1_SQ14_3                     ((u32)0x00000100)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03339"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aea22b4dd0fbb26d2a0babbc483778b0e"> 3339</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR1_SQ14_4                     ((u32)0x00000200)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03341"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a23222c591c6d926f7a741bc9346f1d8f"> 3341</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15                       ((u32)0x00007C00)        </span><span class="comment">/* SQ15[4:0] bits (15th conversion in regular sequence) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03342"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acbfbc70f67ce1d8f227e17a7f19c123b"> 3342</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR1_SQ15_0                     ((u32)0x00000400)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03343"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac00e343ff0dd8f1f29e897148e3e070a"> 3343</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR1_SQ15_1                     ((u32)0x00000800)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03344"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab63443b0c5a2eca60a8c9714f6f31c03"> 3344</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR1_SQ15_2                     ((u32)0x00001000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03345"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adf676d45ba227a2dc641b2afadfa7852"> 3345</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR1_SQ15_3                     ((u32)0x00002000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03346"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7dbc07d0904f60abcc15827ccab1a8c2"> 3346</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR1_SQ15_4                     ((u32)0x00004000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03348"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afecb33099669a080cede6ce0236389e7"> 3348</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16                       ((u32)0x000F8000)        </span><span class="comment">/* SQ16[4:0] bits (16th conversion in regular sequence) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03349"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3404d0bf04b8561bf93455d968b77ea9"> 3349</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR1_SQ16_0                     ((u32)0x00008000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03350"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7ea6af777051f14be5cf166dd4ae69d1"> 3350</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR1_SQ16_1                     ((u32)0x00010000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03351"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af59e4a113346ac3daf6829c3321444f5"> 3351</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR1_SQ16_2                     ((u32)0x00020000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03352"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6052517e5fcab3f58c42b59fb3ffee55"> 3352</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR1_SQ16_3                     ((u32)0x00040000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03353"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7af851b5898b4421958e7a100602c8cd"> 3353</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR1_SQ16_4                     ((u32)0x00080000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03355"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae68a19a18d72f6d87c6f2b8cc8bfc6dc"> 3355</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L                          ((u32)0x00F00000)        </span><span class="comment">/* L[3:0] bits (Regular channel sequence length) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03356"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a00ec56fbf232492ec12c954e27d03c6c"> 3356</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR1_L_0                        ((u32)0x00100000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03357"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a52708c6570da08c295603e5b52461ecd"> 3357</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR1_L_1                        ((u32)0x00200000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03358"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8b914eeb128157c4acf6f6b9a4be5558"> 3358</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR1_L_2                        ((u32)0x00400000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03359"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#affdd34daa55da53d18055417ae895c47"> 3359</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR1_L_3                        ((u32)0x00800000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;</div>
<div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="comment">/*******************  Bit definition for ADC_SQR2 register  *******************/</span></div>
<div class="line"><a name="l03363"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa9f66f702fc124040956117f20ef8df4"> 3363</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7                        ((u32)0x0000001F)        </span><span class="comment">/* SQ7[4:0] bits (7th conversion in regular sequence) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03364"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a12bbc822c10582a80f7e20a11038ce96"> 3364</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR2_SQ7_0                      ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03365"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3d0d7daf3b6db6ff4fa382495f6127c6"> 3365</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR2_SQ7_1                      ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03366"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a74bda24f18a95261661a944cecf45a52"> 3366</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR2_SQ7_2                      ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03367"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2697675d008dda4e6a4905fc0f8d22af"> 3367</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR2_SQ7_3                      ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03368"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2c46dd0f30ef85094ca0cde2e8c00dac"> 3368</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR2_SQ7_4                      ((u32)0x00000010)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03370"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a308ec58a8d20dcb3a348c30c332a0a8e"> 3370</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8                        ((u32)0x000003E0)        </span><span class="comment">/* SQ8[4:0] bits (8th conversion in regular sequence) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03371"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a858717a28d6c26612ad4ced46863ba13"> 3371</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR2_SQ8_0                      ((u32)0x00000020)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03372"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2d06168a43b4845409f2fb9193ee474a"> 3372</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR2_SQ8_1                      ((u32)0x00000040)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03373"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa5eaea65d6719a8199639ec30bb8a07b"> 3373</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR2_SQ8_2                      ((u32)0x00000080)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03374"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a23e22da18926dd107adc69282a445412"> 3374</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR2_SQ8_3                      ((u32)0x00000100)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03375"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acadd092f31f37bb129065be175673c63"> 3375</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR2_SQ8_4                      ((u32)0x00000200)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03377"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af5d91ecfc3d40cc6b1960544e526eb91"> 3377</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9                        ((u32)0x00007C00)        </span><span class="comment">/* SQ9[4:0] bits (9th conversion in regular sequence) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03378"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ace032949b436d9af8a20ea10a349d55b"> 3378</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR2_SQ9_0                      ((u32)0x00000400)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03379"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5cf43f1c5de0e73d6159fabc3681b891"> 3379</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR2_SQ9_1                      ((u32)0x00000800)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03380"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3389c07a9de242151ffa434908fee39d"> 3380</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR2_SQ9_2                      ((u32)0x00001000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03381"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a13f30540b9f2d33640ea7d9652dc3c71"> 3381</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR2_SQ9_3                      ((u32)0x00002000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03382"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a910e5bda9852d49117b76b0d9f420ef2"> 3382</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR2_SQ9_4                      ((u32)0x00004000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03384"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a22e474b65f217ac21137b1d3f3cbb6bb"> 3384</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10                       ((u32)0x000F8000)        </span><span class="comment">/* SQ10[4:0] bits (10th conversion in regular sequence) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03385"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab5a36056dbfce703d22387432ac12262"> 3385</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR2_SQ10_0                     ((u32)0x00008000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03386"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a09a1de734fe67156af26edf3b8a61044"> 3386</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR2_SQ10_1                     ((u32)0x00010000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03387"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3b1d6ad0a40e7171d40a964b361d1eb9"> 3387</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR2_SQ10_2                     ((u32)0x00020000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03388"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a24d63e60eabad897aa9b19dbe56da71e"> 3388</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR2_SQ10_3                     ((u32)0x00040000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03389"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7df899f74116e6cb3205af2767840cfb"> 3389</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR2_SQ10_4                     ((u32)0x00080000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03391"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7bf491b9c1542fb0d0b83fc96166362e"> 3391</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11                       ((u32)0x01F00000)        </span><span class="comment">/* SQ11[4:0] bits (11th conversion in regular sequence) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03392"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5bc91fec2ef468c5d39d19beda9ecd3e"> 3392</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR2_SQ11_0                     ((u32)0x00100000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03393"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3e142789d2bd0584480e923754544ff5"> 3393</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR2_SQ11_1                     ((u32)0x00200000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03394"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad6b844fe698c16437e91c9e05a367a4c"> 3394</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR2_SQ11_2                     ((u32)0x00400000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03395"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1a8127191e3c48f4e0952bdb5e196225"> 3395</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR2_SQ11_3                     ((u32)0x00800000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03396"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5e8a39f645505ef84cb94bbc8d21b8e0"> 3396</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR2_SQ11_4                     ((u32)0x01000000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03398"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8731660b1710e63d5423cd31c11be184"> 3398</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12                       ((u32)0x3E000000)        </span><span class="comment">/* SQ12[4:0] bits (12th conversion in regular sequence) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03399"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5b2da909e54f8f6f61bf2bd2cd3e93e0"> 3399</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR2_SQ12_0                     ((u32)0x02000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03400"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab5930c4a07d594aa23bc868526b42601"> 3400</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR2_SQ12_1                     ((u32)0x04000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03401"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a377805a21e7da2a66a3913a77bcc1e66"> 3401</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR2_SQ12_2                     ((u32)0x08000000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03402"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2e3b45cac9aeb68d33b31a0914692857"> 3402</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR2_SQ12_3                     ((u32)0x10000000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03403"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6043d31a6cb9bd7c1542c3d41eb296c7"> 3403</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR2_SQ12_4                     ((u32)0x20000000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;</div>
<div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;<span class="comment">/*******************  Bit definition for ADC_SQR3 register  *******************/</span></div>
<div class="line"><a name="l03407"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a52491114e8394648559004f3bae718d9"> 3407</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1                        ((u32)0x0000001F)        </span><span class="comment">/* SQ1[4:0] bits (1st conversion in regular sequence) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03408"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a53d3bb1c8bb48c7bcb0f7409db69f7b4"> 3408</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR3_SQ1_0                      ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03409"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#addb9af3a3b23a103fbc34c4f422fd2af"> 3409</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR3_SQ1_1                      ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03410"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adf591f43a15c0c2c5afae2598b8f2afc"> 3410</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR3_SQ1_2                      ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03411"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a05cfde0ef0e6a8dd6311f5cd7a806556"> 3411</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR3_SQ1_3                      ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03412"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9981512f99a6c41ce107a9428d9cfdd0"> 3412</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR3_SQ1_4                      ((u32)0x00000010)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03414"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a60637fb25c099f8da72a8a36211f7a8c"> 3414</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2                        ((u32)0x000003E0)        </span><span class="comment">/* SQ2[4:0] bits (2nd conversion in regular sequence) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03415"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aede0302eb64f023913c7a9e588d77937"> 3415</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR3_SQ2_0                      ((u32)0x00000020)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03416"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a158ab7429a864634a46c81fdb51d7508"> 3416</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR3_SQ2_1                      ((u32)0x00000040)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03417"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae729e21d590271c59c0d653300d5581c"> 3417</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR3_SQ2_2                      ((u32)0x00000080)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03418"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af65c33275178a8777fa8fed8a01f7389"> 3418</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR3_SQ2_3                      ((u32)0x00000100)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03419"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a990aeb689b7cc8f0bebb3dd6af7b27a6"> 3419</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR3_SQ2_4                      ((u32)0x00000200)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03421"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a601f21b7c1e571fb8c5ff310aca021e1"> 3421</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3                        ((u32)0x00007C00)        </span><span class="comment">/* SQ3[4:0] bits (3rd conversion in regular sequence) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03422"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7fd2c154b5852cb08ce60b4adfa36313"> 3422</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR3_SQ3_0                      ((u32)0x00000400)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03423"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a214580377dd3a424ad819f14f6b025d4"> 3423</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR3_SQ3_1                      ((u32)0x00000800)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03424"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abae2353b109c9cda2a176ea1f44db4fe"> 3424</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR3_SQ3_2                      ((u32)0x00001000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03425"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7d2f00d3372bd1d64bf4eb2271277ab0"> 3425</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR3_SQ3_3                      ((u32)0x00002000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03426"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5279e505b1a59b223f30e5be139d5042"> 3426</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR3_SQ3_4                      ((u32)0x00004000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03428"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3fc43f70bb3c67c639678b91d852390b"> 3428</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4                        ((u32)0x000F8000)        </span><span class="comment">/* SQ4[4:0] bits (4th conversion in regular sequence) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03429"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab2a501b20cf758a7353efcb3f95a3a93"> 3429</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR3_SQ4_0                      ((u32)0x00008000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03430"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#affafa27fd561e4c7d419e3f665d80f2c"> 3430</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR3_SQ4_1                      ((u32)0x00010000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03431"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad0251fa70e400ee74f442d8fba2b1afb"> 3431</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR3_SQ4_2                      ((u32)0x00020000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03432"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3dc48c3c6b304517261486d8a63637ae"> 3432</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR3_SQ4_3                      ((u32)0x00040000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03433"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afe23b9e640df96ca84eab4b6b4f44083"> 3433</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR3_SQ4_4                      ((u32)0x00080000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03435"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aae841d68049442e4568b86322ed4be6f"> 3435</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5                        ((u32)0x01F00000)        </span><span class="comment">/* SQ5[4:0] bits (5th conversion in regular sequence) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03436"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa1de9fc24755b715c700c6442f4a396b"> 3436</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR3_SQ5_0                      ((u32)0x00100000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03437"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3f704feb58eecb39bc7f199577064172"> 3437</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR3_SQ5_1                      ((u32)0x00200000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03438"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a88a7994f637a75d105cc5975b154c373"> 3438</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR3_SQ5_2                      ((u32)0x00400000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03439"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a31c6fce8f01e75c68124124061f67f0e"> 3439</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR3_SQ5_3                      ((u32)0x00800000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03440"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6b0cad694c068ea8874b6504bd6ae885"> 3440</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR3_SQ5_4                      ((u32)0x01000000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03442"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a723792274b16b342d16d6a02fce74ba6"> 3442</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6                        ((u32)0x3E000000)        </span><span class="comment">/* SQ6[4:0] bits (6th conversion in regular sequence) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03443"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a91b8b5293abd0601c543c13a0b53b335"> 3443</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR3_SQ6_0                      ((u32)0x02000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03444"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab29847362a613b43eeeda6db758d781e"> 3444</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR3_SQ6_1                      ((u32)0x04000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03445"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa92c8ea1bfb42ed80622770ae2dc41ab"> 3445</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR3_SQ6_2                      ((u32)0x08000000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03446"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aed2d7edb11fb84b02c175acff305a922"> 3446</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR3_SQ6_3                      ((u32)0x10000000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03447"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a78f9e51811549a6797ecfe1468def4ff"> 3447</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_SQR3_SQ6_4                      ((u32)0x20000000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;</div>
<div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;<span class="comment">/*******************  Bit definition for ADC_JSQR register  *******************/</span></div>
<div class="line"><a name="l03451"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad7fa15dfe51b084b36cb5df2fbf44bb2"> 3451</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1                       ((u32)0x0000001F)        </span><span class="comment">/* JSQ1[4:0] bits (1st conversion in injected sequence) */</span><span class="preprocessor">  </span></div>
<div class="line"><a name="l03452"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af3ea38b080462c4571524b5fcbfed292"> 3452</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_JSQR_JSQ1_0                     ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03453"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abae36d7655fb1dce11e60ffa8e57b509"> 3453</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_JSQR_JSQ1_1                     ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03454"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad3e7a96d33f640444b40b70e9ee28671"> 3454</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_JSQR_JSQ1_2                     ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03455"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6066a6aef47f317a5df0c9bbf59121fb"> 3455</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_JSQR_JSQ1_3                     ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03456"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af2c4baf98380a477cebb01be3e8f0594"> 3456</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_JSQR_JSQ1_4                     ((u32)0x00000010)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03458"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3e8446a5857e5379cff8cadf822e15d4"> 3458</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2                       ((u32)0x000003E0)        </span><span class="comment">/* JSQ2[4:0] bits (2nd conversion in injected sequence) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03459"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aabf0889d056b56e4a113142b3694166d"> 3459</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_JSQR_JSQ2_0                     ((u32)0x00000020)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03460"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a048f97e9e332adb21eca27b647af1378"> 3460</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_JSQR_JSQ2_1                     ((u32)0x00000040)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03461"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a18bee187ed94e73b16eeea7501394581"> 3461</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_JSQR_JSQ2_2                     ((u32)0x00000080)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03462"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a78b031d11b56e49b2c28c1a79136b48a"> 3462</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_JSQR_JSQ2_3                     ((u32)0x00000100)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03463"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a064d6ccde30a22430c658b8efc431e59"> 3463</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_JSQR_JSQ2_4                     ((u32)0x00000200)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03465"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae2fbdc1b854a54c4288402c2d3a7fca9"> 3465</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3                       ((u32)0x00007C00)        </span><span class="comment">/* JSQ3[4:0] bits (3rd conversion in injected sequence) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03466"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a12fbc27c3543f23125f632dfa60fdc98"> 3466</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_JSQR_JSQ3_0                     ((u32)0x00000400)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03467"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a169ec7d371e3ee897b73c3ad84b6ed32"> 3467</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_JSQR_JSQ3_1                     ((u32)0x00000800)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03468"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a693542d5a536304f364476589ba0bec9"> 3468</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_JSQR_JSQ3_2                     ((u32)0x00001000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03469"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a139ddd01c0faf219dca844477453149e"> 3469</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_JSQR_JSQ3_3                     ((u32)0x00002000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03470"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac1452b8cf4acc90fb522d90751043aac"> 3470</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_JSQR_JSQ3_4                     ((u32)0x00004000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03472"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a39a279051ef198ee34cad73743b996f4"> 3472</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4                       ((u32)0x000F8000)        </span><span class="comment">/* JSQ4[4:0] bits (4th conversion in injected sequence) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03473"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a13e250d329673c02f7a0d24d25e83649"> 3473</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_JSQR_JSQ4_0                     ((u32)0x00008000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03474"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a30dad81d708c35136e2da4e96cfe07b7"> 3474</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_JSQR_JSQ4_1                     ((u32)0x00010000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03475"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6ceab97acb95b31cb7448c9da38fc11a"> 3475</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_JSQR_JSQ4_2                     ((u32)0x00020000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03476"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a52f6571e7efed6a0f72df19c66d3c917"> 3476</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_JSQR_JSQ4_3                     ((u32)0x00040000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03477"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aede3a17ef541039943d9dcd85df223ca"> 3477</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_JSQR_JSQ4_4                     ((u32)0x00080000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03479"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa624d1fe34014b88873e2dfa91f79232"> 3479</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JL                         ((u32)0x00300000)        </span><span class="comment">/* JL[1:0] bits (Injected Sequence length) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03480"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a117a6719241f20dbd765bc34f9ffcd58"> 3480</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_JSQR_JL_0                       ((u32)0x00100000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03481"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1f82ef3b6e6350b9e52e622daeaa3e6e"> 3481</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_JSQR_JL_1                       ((u32)0x00200000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;</div>
<div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="comment">/*******************  Bit definition for ADC_JDR1 register  *******************/</span></div>
<div class="line"><a name="l03485"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad02fcd8fd97b2f7d70a5a04fed60b558"> 3485</a></span>&#160;<span class="preprocessor">#define  ADC_JDR1_JDATA                      ((u16)0xFFFF)            </span><span class="comment">/* Injected data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;</div>
<div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;<span class="comment">/*******************  Bit definition for ADC_JDR2 register  *******************/</span></div>
<div class="line"><a name="l03489"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9fbd8801b9c60269ca477062985a08e8"> 3489</a></span>&#160;<span class="preprocessor">#define  ADC_JDR2_JDATA                      ((u16)0xFFFF)            </span><span class="comment">/* Injected data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;</div>
<div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;<span class="comment">/*******************  Bit definition for ADC_JDR3 register  *******************/</span></div>
<div class="line"><a name="l03493"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aae84e9e5928bb9ed1aef6c83089fb5ef"> 3493</a></span>&#160;<span class="preprocessor">#define  ADC_JDR3_JDATA                      ((u16)0xFFFF)            </span><span class="comment">/* Injected data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;</div>
<div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="comment">/*******************  Bit definition for ADC_JDR4 register  *******************/</span></div>
<div class="line"><a name="l03497"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a48d8fafdad1fb1bb0f761fd833e7b0c1"> 3497</a></span>&#160;<span class="preprocessor">#define  ADC_JDR4_JDATA                      ((u16)0xFFFF)            </span><span class="comment">/* Injected data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;</div>
<div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;<span class="comment">/********************  Bit definition for ADC_DR register  ********************/</span></div>
<div class="line"><a name="l03501"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ada596183c4087696c486546e88176038"> 3501</a></span>&#160;<span class="preprocessor">#define  ADC_DR_DATA                         ((u32)0x0000FFFF)        </span><span class="comment">/* Regular data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03502"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a67c396288ac97bfab2d37017bd536b98"> 3502</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  ADC_DR_ADC2DATA                     ((u32)0xFFFF0000)        </span><span class="comment">/* ADC2 data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;</div>
<div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;</div>
<div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<span class="comment">/*                      Digital to Analog Converter                           */</span></div>
<div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;</div>
<div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="comment">/********************  Bit definition for DAC_CR register  ********************/</span></div>
<div class="line"><a name="l03513"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abd8cedbb3dda03d56ac0ba92d2d9cefd"> 3513</a></span>&#160;<span class="preprocessor">#define  DAC_CR_EN1                          ((u32)0x00000001)        </span><span class="comment">/* DAC channel1 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03514"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0b1e2b83ae1ab889cb1e34a99746c9d8"> 3514</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DAC_CR_BOFF1                        ((u32)0x00000002)        </span><span class="comment">/* DAC channel1 output buffer disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03515"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a998aa4fd791ea2f4626df6ddc8fc7109"> 3515</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DAC_CR_TEN1                         ((u32)0x00000004)        </span><span class="comment">/* DAC channel1 Trigger enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03517"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af951c1a57a1a19e356df57d908f09c6c"> 3517</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1                        ((u32)0x00000038)        </span><span class="comment">/* TSEL1[2:0] (DAC channel1 Trigger selection) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03518"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8dfa13ec123c583136e24b7890add45b"> 3518</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DAC_CR_TSEL1_0                      ((u32)0x00000008)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03519"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a265e32c4fc43310acdf3ebea01376766"> 3519</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DAC_CR_TSEL1_1                      ((u32)0x00000010)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03520"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa625d7638422e90a616ac93edd4bf408"> 3520</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DAC_CR_TSEL1_2                      ((u32)0x00000020)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03522"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a90491f31219d07175629eecdcdc9271e"> 3522</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE1                        ((u32)0x000000C0)        </span><span class="comment">/* WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03523"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0871e6466e3a7378103c431832ae525a"> 3523</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DAC_CR_WAVE1_0                      ((u32)0x00000040)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03524"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a48e167ae02d2ad5bc9fd30c2f8ea5b37"> 3524</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DAC_CR_WAVE1_1                      ((u32)0x00000080)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03526"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3bcf611b2f0b975513325895bf16e085"> 3526</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1                        ((u32)0x00000F00)        </span><span class="comment">/* MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03527"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4225dcce22b440fcd3a8ad96c5f2baec"> 3527</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DAC_CR_MAMP1_0                      ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03528"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6cc15817842cb7992d449c448684f68d"> 3528</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DAC_CR_MAMP1_1                      ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03529"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0fefef1d798a2685b03e44bd9fdac06b"> 3529</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DAC_CR_MAMP1_2                      ((u32)0x00000400)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03530"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afdc83b4feb742c632ba66f55d102432b"> 3530</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DAC_CR_MAMP1_3                      ((u32)0x00000800)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03532"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a995c19d8c8de9ee09057ec6151154e17"> 3532</a></span>&#160;<span class="preprocessor">#define  DAC_CR_DMAEN1                       ((u32)0x00001000)        </span><span class="comment">/* DAC channel1 DMA enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03533"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa65db2420e02fc6813842f57134d898f"> 3533</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DAC_CR_EN2                          ((u32)0x00010000)        </span><span class="comment">/* DAC channel2 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03534"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#add6f660a5f15262beca06b9098a559e9"> 3534</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DAC_CR_BOFF2                        ((u32)0x00020000)        </span><span class="comment">/* DAC channel2 output buffer disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03535"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab8fc527f6ddb787123da09d2085b772f"> 3535</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DAC_CR_TEN2                         ((u32)0x00040000)        </span><span class="comment">/* DAC channel2 Trigger enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03537"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a73b4d0ccff78f7c3862903e7b0e66302"> 3537</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL2                        ((u32)0x00380000)        </span><span class="comment">/* TSEL2[2:0] (DAC channel2 Trigger selection) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03538"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9753b87f31e7106ecf77b2f01a99b237"> 3538</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DAC_CR_TSEL2_0                      ((u32)0x00080000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03539"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac79323a6c81bfa5c8239b23cd3db737a"> 3539</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DAC_CR_TSEL2_1                      ((u32)0x00100000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03540"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9ad3da8a9c5fe9566d8ffe38916caaff"> 3540</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DAC_CR_TSEL2_2                      ((u32)0x00200000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03542"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acf24e48cf288db4a4643057dd09e3a7b"> 3542</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE2                        ((u32)0x00C00000)        </span><span class="comment">/* WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03543"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a55d97d8bcbfdd72d5aeb9e9fbc0d592d"> 3543</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DAC_CR_WAVE2_0                      ((u32)0x00400000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03544"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4798bf254010b442b4ac4288c2f1b65f"> 3544</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DAC_CR_WAVE2_1                      ((u32)0x00800000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03546"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7cf03fe2359cb0f11c33f793c2e92bdd"> 3546</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2                        ((u32)0x0F000000)        </span><span class="comment">/* MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03547"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae8d952192721dbdcea8d707d43096454"> 3547</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DAC_CR_MAMP2_0                      ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03548"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a860032e8196838cd36a655c1749139d6"> 3548</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DAC_CR_MAMP2_1                      ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03549"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2147ffa3282e9ff22475e5d6040f269e"> 3549</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DAC_CR_MAMP2_2                      ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03550"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa0fe77a2029873111cbe723a5cba9c57"> 3550</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DAC_CR_MAMP2_3                      ((u32)0x08000000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03552"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6f905c2ac89f976df6c4beffdde58b53"> 3552</a></span>&#160;<span class="preprocessor">#define  DAC_CR_DMAEN2                       ((u32)0x10000000)        </span><span class="comment">/* DAC channel2 DMA enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;</div>
<div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="comment">/*****************  Bit definition for DAC_SWTRIGR register  ******************/</span></div>
<div class="line"><a name="l03556"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a970ef02dffaceb35ff1dd7aceb67acdd"> 3556</a></span>&#160;<span class="preprocessor">#define  DAC_SWTRIGR_SWTRIG1                 ((u8)0x01)               </span><span class="comment">/* DAC channel1 software trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03557"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af0e53585b505d21f5c457476bd5a18f8"> 3557</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DAC_SWTRIGR_SWTRIG2                 ((u8)0x02)               </span><span class="comment">/* DAC channel2 software trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;</div>
<div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="comment">/*****************  Bit definition for DAC_DHR12R1 register  ******************/</span></div>
<div class="line"><a name="l03561"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5295b5cb7f5d71ed2e8a310deb00013d"> 3561</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12R1_DACC1DHR                ((u16)0x0FFF)            </span><span class="comment">/* DAC channel1 12-bit Right aligned data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;</div>
<div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<span class="comment">/*****************  Bit definition for DAC_DHR12L1 register  ******************/</span></div>
<div class="line"><a name="l03565"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0d34667f8f4b753689c8c936c28471c5"> 3565</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12L1_DACC1DHR                ((u16)0xFFF0)            </span><span class="comment">/* DAC channel1 12-bit Left aligned data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;</div>
<div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;<span class="comment">/******************  Bit definition for DAC_DHR8R1 register  ******************/</span></div>
<div class="line"><a name="l03569"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae1fc9f022fe4a08f67c51646177b26cb"> 3569</a></span>&#160;<span class="preprocessor">#define  DAC_DHR8R1_DACC1DHR                 ((u8)0xFF)               </span><span class="comment">/* DAC channel1 8-bit Right aligned data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;</div>
<div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="comment">/*****************  Bit definition for DAC_DHR12R2 register  ******************/</span></div>
<div class="line"><a name="l03573"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7506e369b37d55826042b540b10e44c7"> 3573</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12R2_DACC2DHR                ((u16)0x0FFF)            </span><span class="comment">/* DAC channel2 12-bit Right aligned data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;</div>
<div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="comment">/*****************  Bit definition for DAC_DHR12L2 register  ******************/</span></div>
<div class="line"><a name="l03577"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0f66bd794202221e1a55547673b7abab"> 3577</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12L2_DACC2DHR                ((u16)0xFFF0)            </span><span class="comment">/* DAC channel2 12-bit Left aligned data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;</div>
<div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<span class="comment">/******************  Bit definition for DAC_DHR8R2 register  ******************/</span></div>
<div class="line"><a name="l03581"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7da94dc053e6637efb9ccb57b7ae481c"> 3581</a></span>&#160;<span class="preprocessor">#define  DAC_DHR8R2_DACC2DHR                 ((u8)0xFF)               </span><span class="comment">/* DAC channel2 8-bit Right aligned data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;</div>
<div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="comment">/*****************  Bit definition for DAC_DHR12RD register  ******************/</span></div>
<div class="line"><a name="l03585"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aca45719f3d365c9495bdcf6364ae59f8"> 3585</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12RD_DACC1DHR                ((u32)0x00000FFF)        </span><span class="comment">/* DAC channel1 12-bit Right aligned data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03586"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3edd68db1697af93027e05f6b764c540"> 3586</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DAC_DHR12RD_DACC2DHR                ((u32)0x0FFF0000)        </span><span class="comment">/* DAC channel2 12-bit Right aligned data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;</div>
<div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;<span class="comment">/*****************  Bit definition for DAC_DHR12LD register  ******************/</span></div>
<div class="line"><a name="l03590"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a203db656bfef6fedee17b99fb77b1bdd"> 3590</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12LD_DACC1DHR                ((u32)0x0000FFF0)        </span><span class="comment">/* DAC channel1 12-bit Left aligned data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03591"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8421d613b182aab8d6c58592bcda6c17"> 3591</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DAC_DHR12LD_DACC2DHR                ((u32)0xFFF00000)        </span><span class="comment">/* DAC channel2 12-bit Left aligned data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;</div>
<div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;<span class="comment">/******************  Bit definition for DAC_DHR8RD register  ******************/</span></div>
<div class="line"><a name="l03595"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9aee01ad181fa5b541864ed62907d70d"> 3595</a></span>&#160;<span class="preprocessor">#define  DAC_DHR8RD_DACC1DHR                 ((u16)0x00FF)            </span><span class="comment">/* DAC channel1 8-bit Right aligned data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03596"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae31631eaac76ebecb059918c351ef3c9"> 3596</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DAC_DHR8RD_DACC2DHR                 ((u16)0xFF00)            </span><span class="comment">/* DAC channel2 8-bit Right aligned data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;</div>
<div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;<span class="comment">/*******************  Bit definition for DAC_DOR1 register  *******************/</span></div>
<div class="line"><a name="l03600"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5b4192938e039dc25a7df8fcc5f3932a"> 3600</a></span>&#160;<span class="preprocessor">#define  DAC_DOR1_DACC1DOR                   ((u16)0x0FFF)            </span><span class="comment">/* DAC channel1 data output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;</div>
<div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="comment">/*******************  Bit definition for DAC_DOR2 register  *******************/</span></div>
<div class="line"><a name="l03604"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acaaa39c1e82279918918b072fd56db04"> 3604</a></span>&#160;<span class="preprocessor">#define  DAC_DOR2_DACC2DOR                   ((u16)0x0FFF)            </span><span class="comment">/* DAC channel2 data output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;</div>
<div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;</div>
<div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="comment">/*                                    TIM                                     */</span></div>
<div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;</div>
<div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CR1 register  ********************/</span></div>
<div class="line"><a name="l03615"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a93d86355e5e3b399ed45e1ca83abed2a"> 3615</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CEN                         ((u16)0x0001)            </span><span class="comment">/* Counter enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03616"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa4f2a9f0cf7b60e3c623af451f141f3c"> 3616</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CR1_UDIS                        ((u16)0x0002)            </span><span class="comment">/* Update disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03617"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a06c997c2c23e8bef7ca07579762c113b"> 3617</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CR1_URS                         ((u16)0x0004)            </span><span class="comment">/* Update request source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03618"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6d3d1488296350af6d36fbbf71905d29"> 3618</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CR1_OPM                         ((u16)0x0008)            </span><span class="comment">/* One pulse mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03619"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acea10770904af189f3aaeb97b45722aa"> 3619</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CR1_DIR                         ((u16)0x0010)            </span><span class="comment">/* Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03621"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a352b3c389bde13dd6049de0afdd874f1"> 3621</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CMS                         ((u16)0x0060)            </span><span class="comment">/* CMS[1:0] bits (Center-aligned mode selection) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03622"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a83ca6f7810aba73dc8c12f22092d97a2"> 3622</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CR1_CMS_0                       ((u16)0x0020)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03623"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab3ee4adcde3c001d3b97d2eae1730ea9"> 3623</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CR1_CMS_1                       ((u16)0x0040)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03625"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4a3ad409f6b147cdcbafbfe29102f3fd"> 3625</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_ARPE                        ((u16)0x0080)            </span><span class="comment">/* Auto-reload preload enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03627"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acacc4ff7e5b75fd2e4e6b672ccd33a72"> 3627</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CKD                         ((u16)0x0300)            </span><span class="comment">/* CKD[1:0] bits (clock division) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03628"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a458d536d82aa3db7d227b0f00b36808f"> 3628</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CR1_CKD_0                       ((u16)0x0100)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03629"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7ff2d6c2c350e8b719a8ad49c9a6bcbe"> 3629</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CR1_CKD_1                       ((u16)0x0200)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;</div>
<div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CR2 register  ********************/</span></div>
<div class="line"><a name="l03633"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aae22c9c1197107d6fa629f419a29541e"> 3633</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_CCPC                        ((u16)0x0001)            </span><span class="comment">/* Capture/Compare Preloaded Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03634"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af0328c1339b2b1633ef7a8db4c02d0d5"> 3634</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CR2_CCUS                        ((u16)0x0004)            </span><span class="comment">/* Capture/Compare Control Update Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03635"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ade656832d3ec303a2a7a422638dd560e"> 3635</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CR2_CCDS                        ((u16)0x0008)            </span><span class="comment">/* Capture/Compare DMA Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03637"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaa6987d980e5c4c71c7d0faa1eb97a45"> 3637</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS                         ((u16)0x0070)            </span><span class="comment">/* MMS[2:0] bits (Master Mode Selection) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03638"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af3e55308e84106d6501201e66bd46ab6"> 3638</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CR2_MMS_0                       ((u16)0x0010)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03639"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4b1036929b0a4ba5bd5cced9b8e0f4c3"> 3639</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CR2_MMS_1                       ((u16)0x0020)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03640"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acb74a815afdd856d51cfcf1ddf3fce6a"> 3640</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CR2_MMS_2                       ((u16)0x0040)            </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03642"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad07504497b70af628fa1aee8fe7ef63c"> 3642</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_TI1S                        ((u16)0x0080)            </span><span class="comment">/* TI1 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03643"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a31b26bf058f88d771c33aff85ec89358"> 3643</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CR2_OIS1                        ((u16)0x0100)            </span><span class="comment">/* Output Idle state 1 (OC1 output) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03644"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae61f8d54923999fffb6db381e81f2b69"> 3644</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CR2_OIS1N                       ((u16)0x0200)            </span><span class="comment">/* Output Idle state 1 (OC1N output) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03645"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a61467648a433bd887683b9a4760021fa"> 3645</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CR2_OIS2                        ((u16)0x0400)            </span><span class="comment">/* Output Idle state 2 (OC2 output) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03646"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a769146db660b832f3ef26f892b567bd4"> 3646</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CR2_OIS2N                       ((u16)0x0800)            </span><span class="comment">/* Output Idle state 2 (OC2N output) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03647"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad974d7c91edf6f1bd47e892b3b6f7565"> 3647</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CR2_OIS3                        ((u16)0x1000)            </span><span class="comment">/* Output Idle state 3 (OC3 output) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03648"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a20fb9b62a7e8d114fbd180abd9f8ceae"> 3648</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CR2_OIS3N                       ((u16)0x2000)            </span><span class="comment">/* Output Idle state 3 (OC3N output) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03649"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad644f2f4b26e46587abedc8d3164e56e"> 3649</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CR2_OIS4                        ((u16)0x4000)            </span><span class="comment">/* Output Idle state 4 (OC4 output) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;</div>
<div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;<span class="comment">/*******************  Bit definition for TIM_SMCR register  *******************/</span></div>
<div class="line"><a name="l03653"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae92349731a6107e0f3a251b44a67c7ea"> 3653</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS                        ((u16)0x0007)            </span><span class="comment">/* SMS[2:0] bits (Slave mode selection) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03654"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7d1ebece401aeb12abd466d2eafa78b2"> 3654</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_SMCR_SMS_0                      ((u16)0x0001)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03655"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa980a3121ab6cda5a4a42b959da8421e"> 3655</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_SMCR_SMS_1                      ((u16)0x0002)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03656"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a63847fc3c71f582403e6301b1229c3ed"> 3656</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_SMCR_SMS_2                      ((u16)0x0004)            </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03658"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8680e719bca2b672d850504220ae51fc"> 3658</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS                         ((u16)0x0070)            </span><span class="comment">/* TS[2:0] bits (Trigger selection) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03659"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8d1f040f9259acb3c2fba7b0c7eb3d96"> 3659</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_SMCR_TS_0                       ((u16)0x0010)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03660"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acb82212fcc89166a43ff97542da9182d"> 3660</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_SMCR_TS_1                       ((u16)0x0020)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03661"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acf0dbaf4a2ec8759f283f82a958ef6a8"> 3661</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_SMCR_TS_2                       ((u16)0x0040)            </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03663"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a52101db4ca2c7b3003f1b16a49b2032c"> 3663</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_MSM                        ((u16)0x0080)            </span><span class="comment">/* Master/slave mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03665"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae2ed8b32d9eb8eea251bd1dac4f34668"> 3665</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF                        ((u16)0x0F00)            </span><span class="comment">/* ETF[3:0] bits (External trigger filter) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03666"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a43745c2894cfc1e5ee619ac85d8d5a62"> 3666</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_SMCR_ETF_0                      ((u16)0x0100)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03667"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a661e6cce23553cf0ad3a60d8573b9a2c"> 3667</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_SMCR_ETF_1                      ((u16)0x0200)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03668"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afb5528381fb64ffbcc719de478391ae2"> 3668</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_SMCR_ETF_2                      ((u16)0x0400)            </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03669"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6082700946fc61a6f9d6209e258fcc14"> 3669</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_SMCR_ETF_3                      ((u16)0x0800)            </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03671"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0ebb9e631876435e276211d88e797386"> 3671</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETPS                       ((u16)0x3000)            </span><span class="comment">/* ETPS[1:0] bits (External trigger prescaler) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03672"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a00b43cd09557a69ed10471ed76b228d8"> 3672</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_SMCR_ETPS_0                     ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03673"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abf12f04862dbc92ca238d1518b27b16b"> 3673</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_SMCR_ETPS_1                     ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03675"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a331a1d5f39d5f47b5409054e693fc651"> 3675</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ECE                        ((u16)0x4000)            </span><span class="comment">/* External clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03676"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2a5f335c3d7a4f82d1e91dc1511e3322"> 3676</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_SMCR_ETP                        ((u16)0x8000)            </span><span class="comment">/* External trigger polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;</div>
<div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;<span class="comment">/*******************  Bit definition for TIM_DIER register  *******************/</span></div>
<div class="line"><a name="l03680"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5c6d3e0495e6c06da4bdd0ad8995a32b"> 3680</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_UIE                        ((u16)0x0001)            </span><span class="comment">/* Update interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03681"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1ba7f7ca97eeaf6cc23cd6765c6bf678"> 3681</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_DIER_CC1IE                      ((u16)0x0002)            </span><span class="comment">/* Capture/Compare 1 interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03682"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a757c59b690770adebf33e20d3d9dec15"> 3682</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_DIER_CC2IE                      ((u16)0x0004)            </span><span class="comment">/* Capture/Compare 2 interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03683"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4edf003f04bcf250bddf5ed284201c2e"> 3683</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_DIER_CC3IE                      ((u16)0x0008)            </span><span class="comment">/* Capture/Compare 3 interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03684"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6ad0f562a014572793b49fe87184338b"> 3684</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_DIER_CC4IE                      ((u16)0x0010)            </span><span class="comment">/* Capture/Compare 4 interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03685"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ade8a374e04740aac1ece248b868522fe"> 3685</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_DIER_COMIE                      ((u16)0x0020)            </span><span class="comment">/* COM interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03686"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa755fef2c4e96c63f2ea1cd9a32f956a"> 3686</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_DIER_TIE                        ((u16)0x0040)            </span><span class="comment">/* Trigger interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03687"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1fcb0d6d9fb7486a5901032fd81aef6a"> 3687</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_DIER_BIE                        ((u16)0x0080)            </span><span class="comment">/* Break interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03688"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab9f47792b1c2f123464a2955f445c811"> 3688</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_DIER_UDE                        ((u16)0x0100)            </span><span class="comment">/* Update DMA request enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03689"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae181bb16ec916aba8ba86f58f745fdfd"> 3689</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_DIER_CC1DE                      ((u16)0x0200)            </span><span class="comment">/* Capture/Compare 1 DMA request enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03690"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a58f97064991095b28c91028ca3cca28e"> 3690</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_DIER_CC2DE                      ((u16)0x0400)            </span><span class="comment">/* Capture/Compare 2 DMA request enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03691"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1567bff5dc0564b26a8b3cff1f0fe0a4"> 3691</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_DIER_CC3DE                      ((u16)0x0800)            </span><span class="comment">/* Capture/Compare 3 DMA request enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03692"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaba034412c54fa07024e516492748614"> 3692</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_DIER_CC4DE                      ((u16)0x1000)            </span><span class="comment">/* Capture/Compare 4 DMA request enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03693"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a79c3fab9d33de953a0a7f7d6516c73bc"> 3693</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_DIER_COMDE                      ((u16)0x2000)            </span><span class="comment">/* COM DMA request enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03694"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5a752d4295f100708df9b8be5a7f439d"> 3694</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_DIER_TDE                        ((u16)0x4000)            </span><span class="comment">/* Trigger DMA request enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;</div>
<div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;<span class="comment">/********************  Bit definition for TIM_SR register  ********************/</span></div>
<div class="line"><a name="l03698"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac8c03fabc10654d2a3f76ea40fcdbde6"> 3698</a></span>&#160;<span class="preprocessor">#define  TIM_SR_UIF                          ((u16)0x0001)            </span><span class="comment">/* Update interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03699"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a449a61344a97608d85384c29f003c0e9"> 3699</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_SR_CC1IF                        ((u16)0x0002)            </span><span class="comment">/* Capture/Compare 1 interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03700"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a25a48bf099467169aa50464fbf462bd8"> 3700</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_SR_CC2IF                        ((u16)0x0004)            </span><span class="comment">/* Capture/Compare 2 interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03701"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad3cf234a1059c0a04799e88382cdc0f2"> 3701</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_SR_CC3IF                        ((u16)0x0008)            </span><span class="comment">/* Capture/Compare 3 interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03702"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acade8a06303bf216bfb03140c7e16cac"> 3702</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_SR_CC4IF                        ((u16)0x0010)            </span><span class="comment">/* Capture/Compare 4 interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03703"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a91775c029171c4585e9cca6ebf1cd57a"> 3703</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_SR_COMIF                        ((u16)0x0020)            </span><span class="comment">/* COM interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03704"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7c8b16f3ced6ec03e9001276b134846e"> 3704</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_SR_TIF                          ((u16)0x0040)            </span><span class="comment">/* Trigger interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03705"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6d52cd5a57c9a26b0d993c93d9875097"> 3705</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_SR_BIF                          ((u16)0x0080)            </span><span class="comment">/* Break interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03706"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a819c4b27f8fa99b537c4407521f9780c"> 3706</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_SR_CC1OF                        ((u16)0x0200)            </span><span class="comment">/* Capture/Compare 1 Overcapture Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03707"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3b7798da5863d559ea9a642af6658050"> 3707</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_SR_CC2OF                        ((u16)0x0400)            </span><span class="comment">/* Capture/Compare 2 Overcapture Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03708"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af7a2d4c831eb641ba082156e41d03358"> 3708</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_SR_CC3OF                        ((u16)0x0800)            </span><span class="comment">/* Capture/Compare 3 Overcapture Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03709"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a81ba979e8309b66808e06e4de34bc740"> 3709</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_SR_CC4OF                        ((u16)0x1000)            </span><span class="comment">/* Capture/Compare 4 Overcapture Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;</div>
<div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;<span class="comment">/*******************  Bit definition for TIM_EGR register  ********************/</span></div>
<div class="line"><a name="l03713"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a16f52a8e9aad153223405b965566ae91"> 3713</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_UG                          ((u8)0x01)               </span><span class="comment">/* Update Generation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03714"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0a1318609761df5de5213e9e75b5aa6a"> 3714</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_EGR_CC1G                        ((u8)0x02)               </span><span class="comment">/* Capture/Compare 1 Generation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03715"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5423de00e86aeb8a4657a509af485055"> 3715</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_EGR_CC2G                        ((u8)0x04)               </span><span class="comment">/* Capture/Compare 2 Generation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03716"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a064d2030abccc099ded418fd81d6aa07"> 3716</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_EGR_CC3G                        ((u8)0x08)               </span><span class="comment">/* Capture/Compare 3 Generation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03717"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1c4e5555dd3be8ab1e631d1053f4a305"> 3717</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_EGR_CC4G                        ((u8)0x10)               </span><span class="comment">/* Capture/Compare 4 Generation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03718"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adb06f8bb364307695c7d6a028391de7b"> 3718</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_EGR_COMG                        ((u8)0x20)               </span><span class="comment">/* Capture/Compare Control Update Generation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03719"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2eabface433d6adaa2dee3df49852585"> 3719</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_EGR_TG                          ((u8)0x40)               </span><span class="comment">/* Trigger Generation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03720"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a08c5635a0ac0ce5618485319a4fa0f18"> 3720</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_EGR_BG                          ((u8)0x80)               </span><span class="comment">/* Break Generation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;</div>
<div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;<span class="comment">/******************  Bit definition for TIM_CCMR1 register  *******************/</span></div>
<div class="line"><a name="l03724"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a95291df1eaf532c5c996d176648938eb"> 3724</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC1S                      ((u16)0x0003)            </span><span class="comment">/* CC1S[1:0] bits (Capture/Compare 1 Selection) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03725"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1e4968b5500d58d1aebce888da31eb5d"> 3725</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR1_CC1S_0                    ((u16)0x0001)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03726"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a299207b757f31c9c02471ab5f4f59dbe"> 3726</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR1_CC1S_1                    ((u16)0x0002)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03728"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab9c5878e85ce02c22d8a374deebd1b6e"> 3728</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1FE                     ((u16)0x0004)            </span><span class="comment">/* Output Compare 1 Fast enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03729"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1aa54ddf87a4b339881a8d5368ec80eb"> 3729</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR1_OC1PE                     ((u16)0x0008)            </span><span class="comment">/* Output Compare 1 Preload enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03731"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6ddb3dc889733e71d812baa3873cb13b"> 3731</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M                      ((u16)0x0070)            </span><span class="comment">/* OC1M[2:0] bits (Output Compare 1 Mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03732"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a410a4752a98081bad8ab3f72b28e7c5f"> 3732</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR1_OC1M_0                    ((u16)0x0010)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03733"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8b5f6ec25063483641d6dc065d96d2b5"> 3733</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR1_OC1M_1                    ((u16)0x0020)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03734"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac024f6b9972b940925ab5786ee38701b"> 3734</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR1_OC1M_2                    ((u16)0x0040)            </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03736"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8f44c50cf9928d2afab014e2ca29baba"> 3736</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1CE                     ((u16)0x0080)            </span><span class="comment">/* Output Compare 1Clear Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03738"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acdb0986b78bea5b53ea61e4ddd667cbf"> 3738</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC2S                      ((u16)0x0300)            </span><span class="comment">/* CC2S[1:0] bits (Capture/Compare 2 Selection) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03739"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a52bb0e50c11c35dcf42aeff7f1c22874"> 3739</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR1_CC2S_0                    ((u16)0x0100)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03740"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a78303c37fdbe0be80f5fc7d21e9eba45"> 3740</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR1_CC2S_1                    ((u16)0x0200)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03742"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3bf610cf77c3c6c936ce7c4f85992e6c"> 3742</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2FE                     ((u16)0x0400)            </span><span class="comment">/* Output Compare 2 Fast enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03743"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abddbf508732039730125ab3e87e9d370"> 3743</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR1_OC2PE                     ((u16)0x0800)            </span><span class="comment">/* Output Compare 2 Preload enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03745"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2326bafe64ba2ebdde908d66219eaa6f"> 3745</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M                      ((u16)0x7000)            </span><span class="comment">/* OC2M[2:0] bits (Output Compare 2 Mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03746"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adbb68b91da16ffd509a6c7a2a397083c"> 3746</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR1_OC2M_0                    ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03747"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aedb673b7e2c016191579de704eb842e4"> 3747</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR1_OC2M_1                    ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03748"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad039a41e5fe97ddf904a0f9f95eb539e"> 3748</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR1_OC2M_2                    ((u16)0x4000)            </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03750"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a19a8dd4ea04d262ec4e97b5c7a8677a5"> 3750</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2CE                     ((u16)0x8000)            </span><span class="comment">/* Output Compare 2 Clear Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;</div>
<div class="line"><a name="l03754"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab46b7186665f5308cd2ca52acfb63e72"> 3754</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1PSC                    ((u16)0x000C)            </span><span class="comment">/* IC1PSC[1:0] bits (Input Capture 1 Prescaler) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03755"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a05673358a44aeaa56daefca67341b29d"> 3755</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR1_IC1PSC_0                  ((u16)0x0004)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03756"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af42b75da9b2f127dca98b6ca616f7add"> 3756</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR1_IC1PSC_1                  ((u16)0x0008)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03758"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab0ee123675d8b8f98b5a6eeeccf37912"> 3758</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F                      ((u16)0x00F0)            </span><span class="comment">/* IC1F[3:0] bits (Input Capture 1 Filter) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03759"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7dde4afee556d2d8d22885f191da65a6"> 3759</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR1_IC1F_0                    ((u16)0x0010)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03760"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a201491465e6864088210bccb8491be84"> 3760</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR1_IC1F_1                    ((u16)0x0020)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03761"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abaa55ab1e0109b055cabef579c32d67b"> 3761</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR1_IC1F_2                    ((u16)0x0040)            </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03762"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a23da95530eb6d6451c7c9e451a580f42"> 3762</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR1_IC1F_3                    ((u16)0x0080)            </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03764"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5e8e704f9ce5742f45e15e3b3126aa9d"> 3764</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2PSC                    ((u16)0x0C00)            </span><span class="comment">/* IC2PSC[1:0] bits (Input Capture 2 Prescaler) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03765"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a39206b27b5b1c5941b2a14ee8e2f1223"> 3765</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR1_IC2PSC_0                  ((u16)0x0400)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03766"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae861d74943f3c045421f9fdc8b966841"> 3766</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR1_IC2PSC_1                  ((u16)0x0800)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03768"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2b942752d686c23323880ff576e7dffb"> 3768</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F                      ((u16)0xF000)            </span><span class="comment">/* IC2F[3:0] bits (Input Capture 2 Filter) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03769"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5d75acd7072f28844074702683d8493f"> 3769</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR1_IC2F_0                    ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03770"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a40e49318b54b16bda6fd7feea7c9a7dd"> 3770</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR1_IC2F_1                    ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03771"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a932148c784f5cbee4dfcafcbadaf0107"> 3771</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR1_IC2F_2                    ((u16)0x4000)            </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03772"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afece48b6f595ef9717d523fa23cea1e8"> 3772</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR1_IC2F_3                    ((u16)0x8000)            </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;</div>
<div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;<span class="comment">/******************  Bit definition for TIM_CCMR2 register  *******************/</span></div>
<div class="line"><a name="l03776"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2eabcc7e322b02c9c406b3ff70308260"> 3776</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC3S                      ((u16)0x0003)            </span><span class="comment">/* CC3S[1:0] bits (Capture/Compare 3 Selection) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03777"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a68c04aea2e89f1e89bd323d6d6e5e6c0"> 3777</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR2_CC3S_0                    ((u16)0x0001)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03778"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4bed6648aad6e8d16196246b355452dc"> 3778</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR2_CC3S_1                    ((u16)0x0002)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03780"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae6d8d2847058747ce23a648668ce4dba"> 3780</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3FE                     ((u16)0x0004)            </span><span class="comment">/* Output Compare 3 Fast enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03781"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a276fd2250d2b085b73ef51cb4c099d24"> 3781</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR2_OC3PE                     ((u16)0x0008)            </span><span class="comment">/* Output Compare 3 Preload enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03783"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a52095cae524adb237339bfee92e8168a"> 3783</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M                      ((u16)0x0070)            </span><span class="comment">/* OC3M[2:0] bits (Output Compare 3 Mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03784"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a899b26ffa9c5f30f143306b8598a537f"> 3784</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR2_OC3M_0                    ((u16)0x0010)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03785"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a91476ae2cc3449facafcad82569e14f8"> 3785</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR2_OC3M_1                    ((u16)0x0020)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03786"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a20394da7afcada6c3fc455b05004cff5"> 3786</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR2_OC3M_2                    ((u16)0x0040)            </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03788"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4209d414df704ce96c54abb2ea2df66a"> 3788</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3CE                     ((u16)0x0080)            </span><span class="comment">/* Output Compare 3 Clear Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03790"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a294e216b50edd1c2f891143e1f971048"> 3790</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC4S                      ((u16)0x0300)            </span><span class="comment">/* CC4S[1:0] bits (Capture/Compare 4 Selection) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03791"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abebaa6bffd90b32563bd0fc1ff4a9499"> 3791</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR2_CC4S_0                    ((u16)0x0100)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03792"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6386ec77a3a451954325a1512d44f893"> 3792</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR2_CC4S_1                    ((u16)0x0200)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03794"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a70dc197250c2699d470aea1a7a42ad57"> 3794</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4FE                     ((u16)0x0400)            </span><span class="comment">/* Output Compare 4 Fast enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03795"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3e951cd3f6593e321cf79b662a1deaaa"> 3795</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR2_OC4PE                     ((u16)0x0800)            </span><span class="comment">/* Output Compare 4 Preload enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03797"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acbed61ff3ba57c7fe6d3386ce3b7af2b"> 3797</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M                      ((u16)0x7000)            </span><span class="comment">/* OC4M[2:0] bits (Output Compare 4 Mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03798"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad866f52cce9ce32e3c0d181007b82de5"> 3798</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR2_OC4M_0                    ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03799"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afd97b1c86dd4953f3382fea317d165af"> 3799</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR2_OC4M_1                    ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03800"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a431e5cdc0f3dc02fa5a54aa5193ddbab"> 3800</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR2_OC4M_2                    ((u16)0x4000)            </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03802"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1447dfe94bdd234382bb1f43307ea5c3"> 3802</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4CE                     ((u16)0x8000)            </span><span class="comment">/* Output Compare 4 Clear Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;</div>
<div class="line"><a name="l03806"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afc3d11f2e968752bc9ec7131c986c3a6"> 3806</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3PSC                    ((u16)0x000C)            </span><span class="comment">/* IC3PSC[1:0] bits (Input Capture 3 Prescaler) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03807"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a588513395cbf8be6f4749c140fbf811c"> 3807</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR2_IC3PSC_0                  ((u16)0x0004)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03808"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acd27b9bdcc161c90dc1712074a66f29d"> 3808</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR2_IC3PSC_1                  ((u16)0x0008)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03810"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad218af6bd1de72891e1b85d582b766cd"> 3810</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F                      ((u16)0x00F0)            </span><span class="comment">/* IC3F[3:0] bits (Input Capture 3 Filter) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03811"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a31d5450ebc9ac6ea833a2b341ceea061"> 3811</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR2_IC3F_0                    ((u16)0x0010)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03812"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a26f92a3f831685d6df7ab69e68181849"> 3812</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR2_IC3F_1                    ((u16)0x0020)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03813"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5e7d7a3c2686a6e31adc1adf2ce65df9"> 3813</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR2_IC3F_2                    ((u16)0x0040)            </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03814"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9696c3da027f2b292d077f1ab4cdd14b"> 3814</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR2_IC3F_3                    ((u16)0x0080)            </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03816"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6fd7591e2de10272f7fafb08cdd1b7b0"> 3816</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4PSC                    ((u16)0x0C00)            </span><span class="comment">/* IC4PSC[1:0] bits (Input Capture 4 Prescaler) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03817"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a80f7d206409bc551eab06819e17451e4"> 3817</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR2_IC4PSC_0                  ((u16)0x0400)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03818"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af6690f5e98e02addd5e75643767c6d66"> 3818</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR2_IC4PSC_1                  ((u16)0x0800)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03820"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad51653fd06a591294d432385e794a19e"> 3820</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F                      ((u16)0xF000)            </span><span class="comment">/* IC4F[3:0] bits (Input Capture 4 Filter) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03821"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7d5fc8b9a6ea27582cb6c25f9654888c"> 3821</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR2_IC4F_0                    ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03822"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac4dcc1562c0c017493e4ee6b32354e85"> 3822</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR2_IC4F_1                    ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03823"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2b96de7db8b71ac7e414f247b871a53c"> 3823</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR2_IC4F_2                    ((u16)0x4000)            </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03824"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a25d0f55e5b751f2caed6a943f5682a09"> 3824</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCMR2_IC4F_3                    ((u16)0x8000)            </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;</div>
<div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CCER register  *******************/</span></div>
<div class="line"><a name="l03828"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3f494b9881e7b97bb2d79f7ad4e79937"> 3828</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1E                       ((u16)0x0001)            </span><span class="comment">/* Capture/Compare 1 output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03829"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0ca0aedba14241caff739afb3c3ee291"> 3829</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCER_CC1P                       ((u16)0x0002)            </span><span class="comment">/* Capture/Compare 1 output Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03830"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a813056b3f90a13c4432aeba55f28957e"> 3830</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCER_CC1NE                      ((u16)0x0004)            </span><span class="comment">/* Capture/Compare 1 Complementary output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03831"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a403fc501d4d8de6cabee6b07acb81a36"> 3831</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCER_CC1NP                      ((u16)0x0008)            </span><span class="comment">/* Capture/Compare 1 Complementary output Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03832"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a76392a4d63674cd0db0a55762458f16c"> 3832</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCER_CC2E                       ((u16)0x0010)            </span><span class="comment">/* Capture/Compare 2 output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03833"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3136c6e776c6066509d298b6a9b34912"> 3833</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCER_CC2P                       ((u16)0x0020)            </span><span class="comment">/* Capture/Compare 2 output Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03834"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6a784649120eddec31998f34323d4156"> 3834</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCER_CC2NE                      ((u16)0x0040)            </span><span class="comment">/* Capture/Compare 2 Complementary output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03835"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a387de559d8b16b16f3934fddd2aa969f"> 3835</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCER_CC2NP                      ((u16)0x0080)            </span><span class="comment">/* Capture/Compare 2 Complementary output Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03836"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1da114e666b61f09cf25f50cdaa7f81f"> 3836</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCER_CC3E                       ((u16)0x0100)            </span><span class="comment">/* Capture/Compare 3 output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03837"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6220a5cd34c7a7a39e10c854aa00d2e5"> 3837</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCER_CC3P                       ((u16)0x0200)            </span><span class="comment">/* Capture/Compare 3 output Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03838"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad46cce61d3bd83b64257ba75e54ee1aa"> 3838</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCER_CC3NE                      ((u16)0x0400)            </span><span class="comment">/* Capture/Compare 3 Complementary output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03839"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4029686d3307111d3f9f4400e29e4521"> 3839</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCER_CC3NP                      ((u16)0x0800)            </span><span class="comment">/* Capture/Compare 3 Complementary output Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03840"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a940b041ab5975311f42f26d314a4b621"> 3840</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCER_CC4E                       ((u16)0x1000)            </span><span class="comment">/* Capture/Compare 4 output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03841"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3faf23dc47e1b0877352d7f5a00f72e1"> 3841</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_CCER_CC4P                       ((u16)0x2000)            </span><span class="comment">/* Capture/Compare 4 output Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;</div>
<div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CNT register  ********************/</span></div>
<div class="line"><a name="l03845"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8bc45c0315de82c1c3a38a243bcd00fc"> 3845</a></span>&#160;<span class="preprocessor">#define  TIM_CNT_CNT                         ((u16)0xFFFF)            </span><span class="comment">/* Counter Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;</div>
<div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;<span class="comment">/*******************  Bit definition for TIM_PSC register  ********************/</span></div>
<div class="line"><a name="l03849"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aefb85e4000ddab0ada67c5964810da35"> 3849</a></span>&#160;<span class="preprocessor">#define  TIM_PSC_PSC                         ((u16)0xFFFF)            </span><span class="comment">/* Prescaler Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;</div>
<div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;<span class="comment">/*******************  Bit definition for TIM_ARR register  ********************/</span></div>
<div class="line"><a name="l03853"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ace50256fdecc38f641050a4a3266e4d9"> 3853</a></span>&#160;<span class="preprocessor">#define  TIM_ARR_ARR                         ((u16)0xFFFF)            </span><span class="comment">/* actual auto-reload Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;</div>
<div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;<span class="comment">/*******************  Bit definition for TIM_RCR register  ********************/</span></div>
<div class="line"><a name="l03857"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adcef8f28580e36cdfda3be1f7561afc7"> 3857</a></span>&#160;<span class="preprocessor">#define  TIM_RCR_REP                         ((u8)0xFF)               </span><span class="comment">/* Repetition Counter Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;</div>
<div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CCR1 register  *******************/</span></div>
<div class="line"><a name="l03861"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac927cc11eff415210dcf94657d8dfbe0"> 3861</a></span>&#160;<span class="preprocessor">#define  TIM_CCR1_CCR1                       ((u16)0xFFFF)            </span><span class="comment">/* Capture/Compare 1 Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;</div>
<div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CCR2 register  *******************/</span></div>
<div class="line"><a name="l03865"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a751e5efd90bdd1fd5f38609f3f5762ba"> 3865</a></span>&#160;<span class="preprocessor">#define  TIM_CCR2_CCR2                       ((u16)0xFFFF)            </span><span class="comment">/* Capture/Compare 2 Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;</div>
<div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CCR3 register  *******************/</span></div>
<div class="line"><a name="l03869"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4e85064d37d387851e95c5c1f35315a1"> 3869</a></span>&#160;<span class="preprocessor">#define  TIM_CCR3_CCR3                       ((u16)0xFFFF)            </span><span class="comment">/* Capture/Compare 3 Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;</div>
<div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CCR4 register  *******************/</span></div>
<div class="line"><a name="l03873"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a15c9dd67a6701b5498926ae536773eca"> 3873</a></span>&#160;<span class="preprocessor">#define  TIM_CCR4_CCR4                       ((u16)0xFFFF)            </span><span class="comment">/* Capture/Compare 4 Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;</div>
<div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<span class="comment">/*******************  Bit definition for TIM_BDTR register  *******************/</span></div>
<div class="line"><a name="l03877"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abcf985e9c78f15e1e44b2bc4d2bafc67"> 3877</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG                        ((u16)0x00FF)            </span><span class="comment">/* DTG[0:7] bits (Dead-Time Generator set-up) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03878"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4b575cca31b0e22ef1d5b842aa162bfc"> 3878</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_BDTR_DTG_0                      ((u16)0x0001)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03879"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0f33ae1e9b7847a60032a60d0cc7f81d"> 3879</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_BDTR_DTG_1                      ((u16)0x0002)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03880"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2f06a132eba960bd6cc972e3580d537c"> 3880</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_BDTR_DTG_2                      ((u16)0x0004)            </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03881"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae7868643a65285fc7132f040c8950f43"> 3881</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_BDTR_DTG_3                      ((u16)0x0008)            </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03882"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a503b44e30a5fb77c34630d1faca70213"> 3882</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_BDTR_DTG_4                      ((u16)0x0010)            </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03883"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a83a12ecb0a8dd21bc164d9a345ea564f"> 3883</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_BDTR_DTG_5                      ((u16)0x0020)            </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03884"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af7d418cbd0db89991522cb6be34a017e"> 3884</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_BDTR_DTG_6                      ((u16)0x0040)            </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03885"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac945c8bcf5567912a88eb2acee53c45b"> 3885</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_BDTR_DTG_7                      ((u16)0x0080)            </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03887"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7e4215d17f0548dfcf0b15fe4d0f4651"> 3887</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_LOCK                       ((u16)0x0300)            </span><span class="comment">/* LOCK[1:0] bits (Lock Configuration) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03888"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abbd1736c8172e7cd098bb591264b07bf"> 3888</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_BDTR_LOCK_0                     ((u16)0x0100)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03889"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a756df80ff8c34399435f52dca18e6eee"> 3889</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_BDTR_LOCK_1                     ((u16)0x0200)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03891"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab1cf04e70ccf3d4aba5afcf2496a411a"> 3891</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_OSSI                       ((u16)0x0400)            </span><span class="comment">/* Off-State Selection for Idle mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03892"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af9435f36d53c6be1107e57ab6a82c16e"> 3892</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_BDTR_OSSR                       ((u16)0x0800)            </span><span class="comment">/* Off-State Selection for Run mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03893"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a74250b040dd9fd9c09dcc54cdd6d86d8"> 3893</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_BDTR_BKE                        ((u16)0x1000)            </span><span class="comment">/* Break enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03894"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3247abbbf0d00260be051d176d88020e"> 3894</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_BDTR_BKP                        ((u16)0x2000)            </span><span class="comment">/* Break Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03895"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a59f15008050f91fa3ecc9eaaa971a509"> 3895</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_BDTR_AOE                        ((u16)0x4000)            </span><span class="comment">/* Automatic Output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03896"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a277a096614829feba2d0a4fbb7d3dffc"> 3896</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_BDTR_MOE                        ((u16)0x8000)            </span><span class="comment">/* Main Output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;</div>
<div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;<span class="comment">/*******************  Bit definition for TIM_DCR register  ********************/</span></div>
<div class="line"><a name="l03900"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abf9051ecac123cd89f9d2a835e4cde2e"> 3900</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA                         ((u16)0x001F)            </span><span class="comment">/* DBA[4:0] bits (DMA Base Address) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03901"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaaf610e5fe4bb4b10736242df3b62bba"> 3901</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_DCR_DBA_0                       ((u16)0x0001)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03902"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9a0185643c163930e30f0a1cf5fe364e"> 3902</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_DCR_DBA_1                       ((u16)0x0002)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03903"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaa5a89b93b97b0968a7d5563a18ab9d1"> 3903</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_DCR_DBA_2                       ((u16)0x0004)            </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03904"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a105f44ff18cbbd4ff4d60368c9184430"> 3904</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_DCR_DBA_3                       ((u16)0x0008)            </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03905"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abe1bc4b6dd7265dee2857f23d835b2dc"> 3905</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_DCR_DBA_4                       ((u16)0x0010)            </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03907"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab9e197a78484567d4c6093c28265f3eb"> 3907</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL                         ((u16)0x1F00)            </span><span class="comment">/* DBL[4:0] bits (DMA Burst Length) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03908"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a677195c0b4892bb6717564c0528126a9"> 3908</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_DCR_DBL_0                       ((u16)0x0100)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03909"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad427ba987877e491f7a2be60e320dbea"> 3909</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_DCR_DBL_1                       ((u16)0x0200)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03910"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a369926f2a8ca5cf635ded9bb4619189c"> 3910</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_DCR_DBL_2                       ((u16)0x0400)            </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03911"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7f1ec849c41d1abd46c528a4ac378c03"> 3911</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_DCR_DBL_3                       ((u16)0x0800)            </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03912"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a607d7b87b1b4bf167aabad36f922a8f9"> 3912</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  TIM_DCR_DBL_4                       ((u16)0x1000)            </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;</div>
<div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;<span class="comment">/*******************  Bit definition for TIM_DMAR register  *******************/</span></div>
<div class="line"><a name="l03916"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1afa2fc02bcd75c15122c4eb87d6cf83"> 3916</a></span>&#160;<span class="preprocessor">#define  TIM_DMAR_DMAB                       ((u16)0xFFFF)            </span><span class="comment">/* DMA register for burst accesses */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;</div>
<div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;</div>
<div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="comment">/*                             Real-Time Clock                                */</span></div>
<div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;</div>
<div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;<span class="comment">/*******************  Bit definition for RTC_CRH register  ********************/</span></div>
<div class="line"><a name="l03927"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8dd52d261f99a969d9841a4426152b85"> 3927</a></span>&#160;<span class="preprocessor">#define  RTC_CRH_SECIE                       ((u8)0x01)               </span><span class="comment">/* Second Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03928"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a990a6b449f70249a1a4baf19f64617d9"> 3928</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RTC_CRH_ALRIE                       ((u8)0x02)               </span><span class="comment">/* Alarm Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03929"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a04e23d339e15dbf883dbedb054cd1706"> 3929</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RTC_CRH_OWIE                        ((u8)0x04)               </span><span class="comment">/* OverfloW Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;</div>
<div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;<span class="comment">/*******************  Bit definition for RTC_CRL register  ********************/</span></div>
<div class="line"><a name="l03933"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2c039206fc5c1506aba666387c5d34c8"> 3933</a></span>&#160;<span class="preprocessor">#define  RTC_CRL_SECF                        ((u8)0x01)               </span><span class="comment">/* Second Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03934"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aca9bce7cb58e637876d1154710305563"> 3934</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RTC_CRL_ALRF                        ((u8)0x02)               </span><span class="comment">/* Alarm Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03935"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad801db5fbfc407b1959647765076b299"> 3935</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RTC_CRL_OWF                         ((u8)0x04)               </span><span class="comment">/* OverfloW Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03936"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae6fefe3020ad4d61b54a516e8a65f30d"> 3936</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RTC_CRL_RSF                         ((u8)0x08)               </span><span class="comment">/* Registers Synchronized Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03937"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3829687c89579c020665c19b8937a820"> 3937</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RTC_CRL_CNF                         ((u8)0x10)               </span><span class="comment">/* Configuration Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03938"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6bc57b1110a53b82e4445c4770203fe8"> 3938</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  RTC_CRL_RTOFF                       ((u8)0x20)               </span><span class="comment">/* RTC operation OFF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;</div>
<div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;<span class="comment">/*******************  Bit definition for RTC_PRLH register  *******************/</span></div>
<div class="line"><a name="l03942"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5209d66a77da940d9a187bbaf73dc8a0"> 3942</a></span>&#160;<span class="preprocessor">#define  RTC_PRLH_PRL                        ((u16)0x000F)            </span><span class="comment">/* RTC Prescaler Reload Value High */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;</div>
<div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;<span class="comment">/*******************  Bit definition for RTC_PRLL register  *******************/</span></div>
<div class="line"><a name="l03946"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac1cd2db7134d6b3e21477ed466dd4d7c"> 3946</a></span>&#160;<span class="preprocessor">#define  RTC_PRLL_PRL                        ((u16)0xFFFF)            </span><span class="comment">/* RTC Prescaler Reload Value Low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;</div>
<div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;<span class="comment">/*******************  Bit definition for RTC_DIVH register  *******************/</span></div>
<div class="line"><a name="l03950"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae88e723f16ec20925d0bc545428a6670"> 3950</a></span>&#160;<span class="preprocessor">#define  RTC_DIVH_RTC_DIV                    ((u16)0x000F)            </span><span class="comment">/* RTC Clock Divider High */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;</div>
<div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;<span class="comment">/*******************  Bit definition for RTC_DIVL register  *******************/</span></div>
<div class="line"><a name="l03954"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abe06c3de2b371556e207e5079feb9afd"> 3954</a></span>&#160;<span class="preprocessor">#define  RTC_DIVL_RTC_DIV                    ((u16)0xFFFF)            </span><span class="comment">/* RTC Clock Divider Low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;</div>
<div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;<span class="comment">/*******************  Bit definition for RTC_CNTH register  *******************/</span></div>
<div class="line"><a name="l03958"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a256cb0c8e461f345df89d77dae7c31a9"> 3958</a></span>&#160;<span class="preprocessor">#define  RTC_CNTH_RTC_CNT                    ((u16)0xFFFF)            </span><span class="comment">/* RTC Counter High */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;</div>
<div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;<span class="comment">/*******************  Bit definition for RTC_CNTL register  *******************/</span></div>
<div class="line"><a name="l03962"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa079440c3cb1b864f226231f11664e5e"> 3962</a></span>&#160;<span class="preprocessor">#define  RTC_CNTL_RTC_CNT                    ((u16)0xFFFF)            </span><span class="comment">/* RTC Counter Low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;</div>
<div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;<span class="comment">/*******************  Bit definition for RTC_ALRH register  *******************/</span></div>
<div class="line"><a name="l03966"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2c6fab9b1d06bb3f26eb038a1d7e55f5"> 3966</a></span>&#160;<span class="preprocessor">#define  RTC_ALRH_RTC_ALR                    ((u16)0xFFFF)            </span><span class="comment">/* RTC Alarm High */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;</div>
<div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;<span class="comment">/*******************  Bit definition for RTC_ALRL register  *******************/</span></div>
<div class="line"><a name="l03970"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a27e762953f42cf0a323a4372cd780c22"> 3970</a></span>&#160;<span class="preprocessor">#define  RTC_ALRL_RTC_ALR                    ((u16)0xFFFF)            </span><span class="comment">/* RTC Alarm Low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;</div>
<div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;</div>
<div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<span class="comment">/*                           Independent WATCHDOG                             */</span></div>
<div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;</div>
<div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span></div>
<div class="line"><a name="l03981"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a957f7d5f8a0ec1a6956a7f05cfbd97c2"> 3981</a></span>&#160;<span class="preprocessor">#define  IWDG_KR_KEY                         ((u16)0xFFFF)            </span><span class="comment">/* Key value (write only, read 0000h) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;</div>
<div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_PR register  ********************/</span></div>
<div class="line"><a name="l03985"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4de39c5672f17d326fceb5adc9adc090"> 3985</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR                          ((u8)0x07)               </span><span class="comment">/* PR[2:0] (Prescaler divider) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03986"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9b727e7882603df1684cbf230520ca76"> 3986</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  IWDG_PR_PR_0                        ((u8)0x01)               </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03987"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afba2551b90c68d95c736a116224b473e"> 3987</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  IWDG_PR_PR_1                        ((u8)0x02)               </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03988"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a55a1d7fde4e3e724a8644652ba9bb2b9"> 3988</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  IWDG_PR_PR_2                        ((u8)0x04)               </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;</div>
<div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_RLR register  *******************/</span></div>
<div class="line"><a name="l03992"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a87024bbb19f26def4c4c1510b22d3033"> 3992</a></span>&#160;<span class="preprocessor">#define  IWDG_RLR_RL                         ((u16)0x0FFF)            </span><span class="comment">/* Watchdog counter reload value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;</div>
<div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_SR register  ********************/</span></div>
<div class="line"><a name="l03996"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a269bd5618ba773d32275b93be004c554"> 3996</a></span>&#160;<span class="preprocessor">#define  IWDG_SR_PVU                         ((u8)0x01)               </span><span class="comment">/* Watchdog prescaler value update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03997"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adffb8339e556a3b10120b15f0dacc232"> 3997</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  IWDG_SR_RVU                         ((u8)0x02)               </span><span class="comment">/* Watchdog counter reload value update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;</div>
<div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;</div>
<div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;<span class="comment">/*                            Window WATCHDOG                                 */</span></div>
<div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;</div>
<div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;<span class="comment">/*******************  Bit definition for WWDG_CR register  ********************/</span></div>
<div class="line"><a name="l04008"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a400774feb33ed7544d57d6a0a76e0f70"> 4008</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T                           ((u8)0x7F)               </span><span class="comment">/* T[6:0] bits (7-Bit counter (MSB to LSB)) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04009"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4d510237467b8e10ca1001574671ad8e"> 4009</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  WWDG_CR_T0                          ((u8)0x01)               </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04010"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aed4b5d3f4d2e0540058fd2253a8feb95"> 4010</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  WWDG_CR_T1                          ((u8)0x02)               </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04011"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa4e9559da387f10bac2dc8ab0d4f6e6c"> 4011</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  WWDG_CR_T2                          ((u8)0x04)               </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04012"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab1e344f4a12c60e57cb643511379b261"> 4012</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  WWDG_CR_T3                          ((u8)0x08)               </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04013"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af1f89d17eb4b3bb1b67c2b0185061e45"> 4013</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  WWDG_CR_T4                          ((u8)0x10)               </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04014"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adc9870e0e3a5c171b9c1db817afcf0ee"> 4014</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  WWDG_CR_T5                          ((u8)0x20)               </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04015"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab3a493575c9a7c6006a3af9d13399268"> 4015</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  WWDG_CR_T6                          ((u8)0x40)               </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04017"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab647e9997b8b8e67de72af1aaea3f52f"> 4017</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_WDGA                        ((u8)0x80)               </span><span class="comment">/* Activation bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;</div>
<div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;<span class="comment">/*******************  Bit definition for WWDG_CFR register  *******************/</span></div>
<div class="line"><a name="l04021"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abfbb9991bd6a3699399ca569c71fe8c9"> 4021</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W                          ((u16)0x007F)            </span><span class="comment">/* W[6:0] bits (7-bit window value) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04022"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae37e08098d003f44eb8770a9d9bd40d0"> 4022</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  WWDG_CFR_W0                         ((u16)0x0001)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04023"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a698b68239773862647ef5f9d963b80c4"> 4023</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  WWDG_CFR_W1                         ((u16)0x0002)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04024"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a166845425e89d01552bac0baeec686d9"> 4024</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  WWDG_CFR_W2                         ((u16)0x0004)            </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04025"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a344253edc9710aa6db6047b76cce723b"> 4025</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  WWDG_CFR_W3                         ((u16)0x0008)            </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04026"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aec3a0817a2dcde78414d02c0cb5d201d"> 4026</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  WWDG_CFR_W4                         ((u16)0x0010)            </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04027"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8032c21626b10fcf5cd8ad36bc051663"> 4027</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  WWDG_CFR_W5                         ((u16)0x0020)            </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04028"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a106cdb96da03ce192628f54cefcbec2f"> 4028</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  WWDG_CFR_W6                         ((u16)0x0040)            </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04030"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a067b1d8238f1d5613481aba71a946638"> 4030</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB                      ((u16)0x0180)            </span><span class="comment">/* WDGTB[1:0] bits (Timer Base) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04031"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4858525604534e493b8a09e0b04ace61"> 4031</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  WWDG_CFR_WDGTB0                     ((u16)0x0080)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04032"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9d53e6fa74c43522ebacd6dd6f450d33"> 4032</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  WWDG_CFR_WDGTB1                     ((u16)0x0100)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04034"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a931941dc5d795502371ac5dd8fbac1e9"> 4034</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_EWI                        ((u16)0x0200)            </span><span class="comment">/* Early Wakeup Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;</div>
<div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;<span class="comment">/*******************  Bit definition for WWDG_SR register  ********************/</span></div>
<div class="line"><a name="l04038"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a96cf9ddd91b6079c5aceef6f3e857b69"> 4038</a></span>&#160;<span class="preprocessor">#define  WWDG_SR_EWIF                        ((u8)0x01)               </span><span class="comment">/* Early Wakeup Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;</div>
<div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;</div>
<div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;<span class="comment">/*                       Flexible Static Memory Controller                    */</span></div>
<div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;</div>
<div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;<span class="comment">/******************  Bit definition for FSMC_BCR1 register  *******************/</span></div>
<div class="line"><a name="l04049"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad154cab86ce34cebfe1f76e5c2f78e61"> 4049</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MBKEN                     ((u32)0x00000001)        </span><span class="comment">/* Memory bank enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04050"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a28dd9f93d8687cdc08745df9fcc38e89"> 4050</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR1_MUXEN                     ((u32)0x00000002)        </span><span class="comment">/* Address/data multiplexing enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04052"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9bab7a47703902d187502ac765ebb05d"> 4052</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MTYP                      ((u32)0x0000000C)        </span><span class="comment">/* MTYP[1:0] bits (Memory type) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04053"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a29b921567bd5a422c51f9a0f426ac3f6"> 4053</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR1_MTYP_0                    ((u32)0x00000004)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04054"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3fe2fd14b3c0d88aecfb9cf5b44995a0"> 4054</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR1_MTYP_1                    ((u32)0x00000008)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04056"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa12297787a0580fedbd5244f0caa0a76"> 4056</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MWID                      ((u32)0x00000030)        </span><span class="comment">/* MWID[1:0] bits (Memory data bus width) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04057"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1a6fe3b4b28a31c4bbf26a838695fd0c"> 4057</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR1_MWID_0                    ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04058"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a65592a6a20efa6aed5b59fe1eba508d8"> 4058</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR1_MWID_1                    ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04060"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a14aaca2a8bccab73c7726cf73ee9be16"> 4060</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_FACCEN                    ((u32)0x00000040)        </span><span class="comment">/* Flash access enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04061"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a94857a0177ae12f1172da65d8708ae97"> 4061</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR1_BURSTEN                   ((u32)0x00000100)        </span><span class="comment">/* Burst enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04062"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a57dbc565fbc7d8ec20fda7ef0da30df4"> 4062</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR1_WAITPOL                   ((u32)0x00000200)        </span><span class="comment">/* Wait signal polarity bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04063"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad215e95feee8339393bd93a2bcea11f1"> 4063</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR1_WRAPMOD                   ((u32)0x00000400)        </span><span class="comment">/* Wrapped burst mode support */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04064"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a141a337e3f1479e79d62b567ba685bcf"> 4064</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR1_WAITCFG                   ((u32)0x00000800)        </span><span class="comment">/* Wait timing configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04065"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa7349a91da7ba38277a068f4e8eea314"> 4065</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR1_WREN                      ((u32)0x00001000)        </span><span class="comment">/* Write enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04066"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abe4611a02a4fa635b66d5b5e52328fc5"> 4066</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR1_WAITEN                    ((u32)0x00002000)        </span><span class="comment">/* Wait enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04067"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7936ff74a1cfba880a9b5bc943dc8661"> 4067</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR1_EXTMOD                    ((u32)0x00004000)        </span><span class="comment">/* Extended mode enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04068"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a015672f5aa2132a55e316f5b7a577174"> 4068</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR1_CBURSTRW                  ((u32)0x00080000)        </span><span class="comment">/* Write burst enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;</div>
<div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;<span class="comment">/******************  Bit definition for FSMC_BCR2 register  *******************/</span></div>
<div class="line"><a name="l04072"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad9c99df3c6cebc68f6695ad7bc13f717"> 4072</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MBKEN                     ((u32)0x00000001)        </span><span class="comment">/* Memory bank enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04073"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9f65c4348ab55c12695730bde8be8986"> 4073</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR2_MUXEN                     ((u32)0x00000002)        </span><span class="comment">/* Address/data multiplexing enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04075"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abdf82247710aaeff72fb37113bff3daf"> 4075</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MTYP                      ((u32)0x0000000C)        </span><span class="comment">/* MTYP[1:0] bits (Memory type) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04076"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac595e1e3045aad0b379367f47bf10a84"> 4076</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR2_MTYP_0                    ((u32)0x00000004)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04077"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8b9e5b00171ea739ba67a627a2484f47"> 4077</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR2_MTYP_1                    ((u32)0x00000008)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04079"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4099746e30f71a98ea71d1048a5d028a"> 4079</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MWID                      ((u32)0x00000030)        </span><span class="comment">/* MWID[1:0] bits (Memory data bus width) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04080"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8501d3ce728f6a074061294a9e5a54cf"> 4080</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR2_MWID_0                    ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04081"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a74276c5828d545cf4b2db2d568c60627"> 4081</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR2_MWID_1                    ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04083"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7a4e1ad30533ab54b45987cab30d51a0"> 4083</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_FACCEN                    ((u32)0x00000040)        </span><span class="comment">/* Flash access enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04084"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0d8202b9b40d3912a6294fe2a0e28ebf"> 4084</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR2_BURSTEN                   ((u32)0x00000100)        </span><span class="comment">/* Burst enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04085"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa0f59e7aa2664f9c767ce22bec369698"> 4085</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR2_WAITPOL                   ((u32)0x00000200)        </span><span class="comment">/* Wait signal polarity bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04086"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9e93e4e902a636d4d75a1fd7e884afea"> 4086</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR2_WRAPMOD                   ((u32)0x00000400)        </span><span class="comment">/* Wrapped burst mode support */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04087"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5141640b4dcb78a524740b681819f9f1"> 4087</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR2_WAITCFG                   ((u32)0x00000800)        </span><span class="comment">/* Wait timing configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04088"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad446f2fcb7909b80a8c1731141be5186"> 4088</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR2_WREN                      ((u32)0x00001000)        </span><span class="comment">/* Write enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04089"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad015d2aa1c58b48681f35a4f92eaf7f7"> 4089</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR2_WAITEN                    ((u32)0x00002000)        </span><span class="comment">/* Wait enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04090"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a76d3e5d899ba2399d3318da577d58ac6"> 4090</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR2_EXTMOD                    ((u32)0x00004000)        </span><span class="comment">/* Extended mode enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04091"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae64b1874f1ab83a1d0224cb66e504dff"> 4091</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR2_CBURSTRW                  ((u32)0x00080000)        </span><span class="comment">/* Write burst enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;</div>
<div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;<span class="comment">/******************  Bit definition for FSMC_BCR3 register  *******************/</span></div>
<div class="line"><a name="l04095"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0d7810ad338086a1ec9b15f339ed6f4d"> 4095</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MBKEN                     ((u32)0x00000001)        </span><span class="comment">/* Memory bank enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04096"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adaae648c8591e7650cba828910638d3d"> 4096</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR3_MUXEN                     ((u32)0x00000002)        </span><span class="comment">/* Address/data multiplexing enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04098"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a319fb6069b651eb947b4d0ba3c9f6196"> 4098</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MTYP                      ((u32)0x0000000C)        </span><span class="comment">/* MTYP[1:0] bits (Memory type) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04099"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af33b80510e653dd32de2ae1ec1a1dfb5"> 4099</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR3_MTYP_0                    ((u32)0x00000004)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04100"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2a038553e3a30df4b6e331cad504069b"> 4100</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR3_MTYP_1                    ((u32)0x00000008)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04102"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a51097cfe8d4263a30d292e7e9dc73cd2"> 4102</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MWID                      ((u32)0x00000030)        </span><span class="comment">/* MWID[1:0] bits (Memory data bus width) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04103"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a373b764c1a4104300eb587aa4510c1f1"> 4103</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR3_MWID_0                    ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04104"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a43c7292c185269cc11d986f3ae0ceb24"> 4104</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR3_MWID_1                    ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04106"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a380c39b95426ac9a18c70e3f56016c81"> 4106</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_FACCEN                    ((u32)0x00000040)        </span><span class="comment">/* Flash access enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04107"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad9badf60f5caa010e041d66d40af596a"> 4107</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR3_BURSTEN                   ((u32)0x00000100)        </span><span class="comment">/* Burst enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04108"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abbca3d0aa315f3e9bc6bacf244bdb747"> 4108</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR3_WAITPOL                   ((u32)0x00000200)        </span><span class="comment">/* Wait signal polarity bit. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04109"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a44fc6e205695d39b63c0f5b18c3cd214"> 4109</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR3_WRAPMOD                   ((u32)0x00000400)        </span><span class="comment">/* Wrapped burst mode support */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04110"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab845515c37adae28d0e1452596cca7ea"> 4110</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR3_WAITCFG                   ((u32)0x00000800)        </span><span class="comment">/* Wait timing configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04111"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a22c9b0145aa62cafd915a4c7da1931b5"> 4111</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR3_WREN                      ((u32)0x00001000)        </span><span class="comment">/* Write enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04112"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9665b36b791862c464f07ad49dea315c"> 4112</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR3_WAITEN                    ((u32)0x00002000)        </span><span class="comment">/* Wait enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04113"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6ab23550b17dca7ede57f8b5ef05f2e7"> 4113</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR3_EXTMOD                    ((u32)0x00004000)        </span><span class="comment">/* Extended mode enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04114"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a70c6da37696af84767f82efd0df3a7da"> 4114</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR3_CBURSTRW                  ((u32)0x00080000)        </span><span class="comment">/* Write burst enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;</div>
<div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;<span class="comment">/******************  Bit definition for FSMC_BCR4 register  *******************/</span></div>
<div class="line"><a name="l04118"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9a1ea2c2967cda7ef1597c4fb1a9dd9a"> 4118</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MBKEN                     ((u32)0x00000001)        </span><span class="comment">/* Memory bank enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04119"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a92d644d34b59762d0b48f7784d3aed4b"> 4119</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR4_MUXEN                     ((u32)0x00000002)        </span><span class="comment">/* Address/data multiplexing enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04121"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1f9bf2c236b772e76174aff4388a1b6f"> 4121</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MTYP                      ((u32)0x0000000C)        </span><span class="comment">/* MTYP[1:0] bits (Memory type) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04122"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a66d358ec27a34fe13131d852b950643e"> 4122</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR4_MTYP_0                    ((u32)0x00000004)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04123"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aac5abffefdc124215182346aba701183"> 4123</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR4_MTYP_1                    ((u32)0x00000008)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04125"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5c4ce32ca454c42344cfe73f71abd274"> 4125</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MWID                      ((u32)0x00000030)        </span><span class="comment">/* MWID[1:0] bits (Memory data bus width) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04126"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1c8f397cfb1f07421abeaf3060f7a329"> 4126</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR4_MWID_0                    ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04127"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af5cd3a31190eb0cea8a72b55d8369970"> 4127</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR4_MWID_1                    ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04129"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abf769d7958a8c610ccca912600e61f30"> 4129</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_FACCEN                    ((u32)0x00000040)        </span><span class="comment">/* Flash access enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04130"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2c6ffdcee5dc3de1402bd8b644d6ecf4"> 4130</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR4_BURSTEN                   ((u32)0x00000100)        </span><span class="comment">/* Burst enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04131"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a485976f8857949064d060374031cad3d"> 4131</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR4_WAITPOL                   ((u32)0x00000200)        </span><span class="comment">/* Wait signal polarity bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04132"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa35333cfffc35c7948ee0aa0e5672c3c"> 4132</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR4_WRAPMOD                   ((u32)0x00000400)        </span><span class="comment">/* Wrapped burst mode support */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04133"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a11c35ab0ee9ee23a5352218b4b84a258"> 4133</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR4_WAITCFG                   ((u32)0x00000800)        </span><span class="comment">/* Wait timing configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04134"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adf2eef4eb8e6bb99cace5145b6ad09ee"> 4134</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR4_WREN                      ((u32)0x00001000)        </span><span class="comment">/* Write enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04135"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a458727d27c2bc7cede05f6537bfc1bd8"> 4135</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR4_WAITEN                    ((u32)0x00002000)        </span><span class="comment">/* Wait enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04136"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6794966a05855913923294f5c2ab69ed"> 4136</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR4_EXTMOD                    ((u32)0x00004000)        </span><span class="comment">/* Extended mode enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04137"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a19293300b8230e38afa1c16c526b3f29"> 4137</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BCR4_CBURSTRW                  ((u32)0x00080000)        </span><span class="comment">/* Write burst enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;</div>
<div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;<span class="comment">/******************  Bit definition for FSMC_BTR1 register  ******************/</span></div>
<div class="line"><a name="l04141"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab457e5d3a33d80db3ad070b1cf57669a"> 4141</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDSET                    ((u32)0x0000000F)        </span><span class="comment">/* ADDSET[3:0] bits (Address setup phase duration) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04142"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae29ca17c63df62cc12c06e6cfa3429e3"> 4142</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR1_ADDSET_0                  ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04143"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aefb98ce348ba665f122e44ddc0390b45"> 4143</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR1_ADDSET_1                  ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04144"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa5e5c5b00c91aca1cc266622d3f30bf0"> 4144</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR1_ADDSET_2                  ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04145"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2f0105afe671cd62730cf879072c80f3"> 4145</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR1_ADDSET_3                  ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04147"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adc4a3860c48a62ff0290622e1937072d"> 4147</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDHLD                    ((u32)0x000000F0)        </span><span class="comment">/* ADDHLD[3:0] bits (Address-hold phase duration) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04148"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a222a16d5a1a8deebaf39a96d94d3c3f0"> 4148</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR1_ADDHLD_0                  ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04149"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5ad1f9164644c4ff4c6ae5a655478abc"> 4149</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR1_ADDHLD_1                  ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04150"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3f9d68df0fd84b77342a565e9faad929"> 4150</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR1_ADDHLD_2                  ((u32)0x00000040)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04151"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6e88e45163e76f529b5a94937526f45c"> 4151</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR1_ADDHLD_3                  ((u32)0x00000080)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04153"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae39175370a991b500962fd084230e389"> 4153</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATAST                    ((u32)0x0000FF00)        </span><span class="comment">/* DATAST [3:0] bits (Data-phase duration) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04154"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4488a428f33d96263a00a30af42b849b"> 4154</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR1_DATAST_0                  ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04155"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad53bd6a1decfafdb420a37453b3b5545"> 4155</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR1_DATAST_1                  ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04156"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acce8f6cf5a9ba24943b3e762bde00aee"> 4156</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR1_DATAST_2                  ((u32)0x00000400)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04157"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a99638cc2cbe0dead029c201e5f30c3a8"> 4157</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR1_DATAST_3                  ((u32)0x00000800)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04159"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7ec9346bbaf845f1dffe33c4a625c0ac"> 4159</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_BUSTURN                   ((u32)0x000F0000)        </span><span class="comment">/* BUSTURN[3:0] bits (Bus turnaround phase duration) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04160"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6c1578a85c4f2cef9e034c7b5da6d454"> 4160</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR1_BUSTURN_0                 ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04161"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af873cbfe4827496215eb08bb33ae4784"> 4161</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR1_BUSTURN_1                 ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04162"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad768d3ff0a5159e552663c9489b977f6"> 4162</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR1_BUSTURN_2                 ((u32)0x00040000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04163"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af3ecfd25fb64efb3745ee96b2877a017"> 4163</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR1_BUSTURN_3                 ((u32)0x00080000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04165"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac7c4dbd43df84559e30a9c332b265ad5"> 4165</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_CLKDIV                    ((u32)0x00F00000)        </span><span class="comment">/* CLKDIV[3:0] bits (Clock divide ratio) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04166"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abe9c9e09de00afad666ace28c608032f"> 4166</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR1_CLKDIV_0                  ((u32)0x00100000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04167"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afffebd7a0cf6e6d80b65804c2c50ce62"> 4167</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR1_CLKDIV_1                  ((u32)0x00200000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04168"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a43afa754305cc1a7ff3075cdd4309990"> 4168</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR1_CLKDIV_2                  ((u32)0x00400000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04169"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a68a146aec5d723a84945ae6da6c0692f"> 4169</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR1_CLKDIV_3                  ((u32)0x00800000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04171"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4ef6dcccdb11a1b094966be0c019124b"> 4171</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATLAT                    ((u32)0x0F000000)        </span><span class="comment">/* DATLA[3:0] bits (Data latency) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04172"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae2d832593697ba108d99a97e4fdfd159"> 4172</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR1_DATLAT_0                  ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04173"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2a7e4efc546c1c9d16c750a4542e1c55"> 4173</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR1_DATLAT_1                  ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04174"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a22e7d41e0f94ab896c6eea199eb0aef1"> 4174</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR1_DATLAT_2                  ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04175"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8b42f22fc488e0ed0d06832118773123"> 4175</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR1_DATLAT_3                  ((u32)0x08000000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04177"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a027548b6b5971a2c56558932c956fa4c"> 4177</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ACCMOD                    ((u32)0x30000000)        </span><span class="comment">/* ACCMOD[1:0] bits (Access mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04178"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af77aa4936dc4f35d1b426d147c643c80"> 4178</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR1_ACCMOD_0                  ((u32)0x10000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04179"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7b336cf3ae23cfda19895927b63af558"> 4179</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR1_ACCMOD_1                  ((u32)0x20000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;</div>
<div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;<span class="comment">/******************  Bit definition for FSMC_BTR2 register  *******************/</span></div>
<div class="line"><a name="l04183"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a23697810b99730ddf52834a5066c1ba5"> 4183</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDSET                    ((u32)0x0000000F)        </span><span class="comment">/* ADDSET[3:0] bits (Address setup phase duration) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04184"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a827398dc098f2d08bb77a04b2e7d6ba3"> 4184</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR2_ADDSET_0                  ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04185"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1b40f47f2db0db78de6fe2df58b5d591"> 4185</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR2_ADDSET_1                  ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04186"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a558185a28aeedbb098890348a041a74d"> 4186</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR2_ADDSET_2                  ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04187"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adbd4d42459a990825b61962d9118cd7b"> 4187</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR2_ADDSET_3                  ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04189"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac37c974d0260ba1dbd1acaf6fceb425c"> 4189</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDHLD                    ((u32)0x000000F0)        </span><span class="comment">/* ADDHLD[3:0] bits (Address-hold phase duration) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04190"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abbf56fc3a549d1e68d56e1587123bd27"> 4190</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR2_ADDHLD_0                  ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04191"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0b7d19f02444ce8b3286d44258c6caef"> 4191</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR2_ADDHLD_1                  ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04192"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7e9433e15e301d5d3f0dd6b73c9db2f7"> 4192</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR2_ADDHLD_2                  ((u32)0x00000040)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04193"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acc538e46145ed4947194f3ad63e211b7"> 4193</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR2_ADDHLD_3                  ((u32)0x00000080)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04195"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abe1d3fe096ea53ea073b78bd6ddbff58"> 4195</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATAST                    ((u32)0x0000FF00)        </span><span class="comment">/* DATAST [3:0] bits (Data-phase duration) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04196"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa066dab45a22ebd3a7102b92dcd251bd"> 4196</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR2_DATAST_0                  ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04197"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a68c15ca5fdd13efb5499f0e86bd5bc88"> 4197</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR2_DATAST_1                  ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04198"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a36cfe553d431ca6976f0d36c73045836"> 4198</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR2_DATAST_2                  ((u32)0x00000400)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04199"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a874499b29d2b72a75265f16a2d8ed834"> 4199</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR2_DATAST_3                  ((u32)0x00000800)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04201"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5ae7c94522af51d2f96a0fa715dfa9b0"> 4201</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_BUSTURN                   ((u32)0x000F0000)        </span><span class="comment">/* BUSTURN[3:0] bits (Bus turnaround phase duration) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04202"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2617a99e5eab8b31ff168557f93852a3"> 4202</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR2_BUSTURN_0                 ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04203"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a83871fa5cde9d72ec840d29d43aa2e57"> 4203</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR2_BUSTURN_1                 ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04204"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acada2902f8612df1e5ac6e224bcf8d3c"> 4204</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR2_BUSTURN_2                 ((u32)0x00040000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04205"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a66ad543195f36fdb3efdf7550381f982"> 4205</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR2_BUSTURN_3                 ((u32)0x00080000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04207"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a37fdb25c494cf314cb680f84c5e0a503"> 4207</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_CLKDIV                    ((u32)0x00F00000)        </span><span class="comment">/* CLKDIV[3:0] bits (Clock divide ratio) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04208"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1ac8729c8ac330f6ade93a6a15a4ba70"> 4208</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR2_CLKDIV_0                  ((u32)0x00100000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04209"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a31920e8bf2d83ad3c2849f8e942bb6e4"> 4209</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR2_CLKDIV_1                  ((u32)0x00200000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04210"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af5ba3172687049c687e3a38ec08d6c5a"> 4210</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR2_CLKDIV_2                  ((u32)0x00400000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04211"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a453c2a90dc3340596c9d34672cede6a0"> 4211</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR2_CLKDIV_3                  ((u32)0x00800000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04213"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae3247db1653b31df0c34ab7898400bb5"> 4213</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATLAT                    ((u32)0x0F000000)        </span><span class="comment">/* DATLA[3:0] bits (Data latency) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04214"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0510047c932d2833f6cbe0a4a5d7b9b5"> 4214</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR2_DATLAT_0                  ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04215"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4e1852b706b3c719c0eab8ef863b39e0"> 4215</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR2_DATLAT_1                  ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04216"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7ace24f50d1c51c978af55d47c13c0e9"> 4216</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR2_DATLAT_2                  ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04217"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a99389b63c4dee3c54aa1de36a4119add"> 4217</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR2_DATLAT_3                  ((u32)0x08000000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04219"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a07b93600977cde6e31a9464f87606043"> 4219</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ACCMOD                    ((u32)0x30000000)        </span><span class="comment">/* ACCMOD[1:0] bits (Access mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04220"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9383d89d5e557a166f6b8290892b89b3"> 4220</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR2_ACCMOD_0                  ((u32)0x10000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04221"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad200e1dc2d1835e3dc0fa8f0483eb2c0"> 4221</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR2_ACCMOD_1                  ((u32)0x20000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;</div>
<div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;<span class="comment">/*******************  Bit definition for FSMC_BTR3 register  *******************/</span></div>
<div class="line"><a name="l04225"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af3e55daf436a25fadae7384611aa0f89"> 4225</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDSET                    ((u32)0x0000000F)        </span><span class="comment">/* ADDSET[3:0] bits (Address setup phase duration) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04226"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab6a21211dd7a3445e944af0fe1a4b600"> 4226</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR3_ADDSET_0                  ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04227"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a51c23d36fa8e7e38048d94830bf0f74f"> 4227</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR3_ADDSET_1                  ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04228"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a93be4171cb7d0b66d8d4d12e61b07b88"> 4228</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR3_ADDSET_2                  ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04229"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab01cf0b1c88857669d10fee8d7ba4d85"> 4229</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR3_ADDSET_3                  ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04231"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7833ee760b2400e6fb483b1d83cbdff3"> 4231</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDHLD                    ((u32)0x000000F0)        </span><span class="comment">/* ADDHLD[3:0] bits (Address-hold phase duration) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04232"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad417ccae1c4018d0ff5c76c942aeb2ca"> 4232</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR3_ADDHLD_0                  ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04233"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a60d0ae6af13ef088367cef06c7f207d3"> 4233</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR3_ADDHLD_1                  ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04234"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac029aaed48e2a3e2eedf767fe0ce0b92"> 4234</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR3_ADDHLD_2                  ((u32)0x00000040)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04235"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5b6aab5907bc42e140ca5a4d60fcd64c"> 4235</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR3_ADDHLD_3                  ((u32)0x00000080)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04237"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1e9ac671a510ee06e86c41d7876ffe10"> 4237</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATAST                    ((u32)0x0000FF00)        </span><span class="comment">/* DATAST [3:0] bits (Data-phase duration) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04238"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a65fe87d29c1a4ee0b08014ed8e0423e1"> 4238</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR3_DATAST_0                  ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04239"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad33e3df5c80255cb5e11ba427e9c224f"> 4239</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR3_DATAST_1                  ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04240"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4a31f070e41c6785ebc606d4f25d103a"> 4240</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR3_DATAST_2                  ((u32)0x00000400)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04241"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad220fbd264261a37eac09d4f6c0b79a2"> 4241</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR3_DATAST_3                  ((u32)0x00000800)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04243"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae8a3ad9f940c6942682d8d97b1eb0ca4"> 4243</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_BUSTURN                   ((u32)0x000F0000)        </span><span class="comment">/* BUSTURN[3:0] bits (Bus turnaround phase duration) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04244"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a739f2db66e52626aa9a5ee02c11d7a34"> 4244</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR3_BUSTURN_0                 ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04245"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7e4c4102ea6e6cf2082e78168edfc18e"> 4245</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR3_BUSTURN_1                 ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04246"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad5eab2601ae3cd040bf44feb3e70c459"> 4246</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR3_BUSTURN_2                 ((u32)0x00040000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04247"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acf61e23804e0fa3ca45f851ca98de371"> 4247</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR3_BUSTURN_3                 ((u32)0x00080000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04249"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a47a8d8e279c50995143ecf4124580703"> 4249</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_CLKDIV                    ((u32)0x00F00000)        </span><span class="comment">/* CLKDIV[3:0] bits (Clock divide ratio) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04250"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#add9c93b0ee64856981394a63d6a3a964"> 4250</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR3_CLKDIV_0                  ((u32)0x00100000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04251"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a98fa7611b4ae197ab25cdf1cae9f8ee1"> 4251</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR3_CLKDIV_1                  ((u32)0x00200000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04252"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af806c044b2a3d1417acc79907dcaef4b"> 4252</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR3_CLKDIV_2                  ((u32)0x00400000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04253"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa9bf0683d046f9bcfb0d55a065ae69ab"> 4253</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR3_CLKDIV_3                  ((u32)0x00800000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04255"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa88a80458ddd56b0dfa7cf3599b986dd"> 4255</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATLAT                    ((u32)0x0F000000)        </span><span class="comment">/* DATLA[3:0] bits (Data latency) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04256"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a655083fdb0e563b9a4d6ea589194ba02"> 4256</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR3_DATLAT_0                  ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04257"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a486280713c8f07d7033bce4e74825130"> 4257</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR3_DATLAT_1                  ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04258"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8314e30c84dccd983de04fdeeb57c360"> 4258</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR3_DATLAT_2                  ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04259"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac7e7da5269a2dac164c9d1d01da2bc28"> 4259</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR3_DATLAT_3                  ((u32)0x08000000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04261"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a56c8f213e437ceed2140f2c16a0416cd"> 4261</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ACCMOD                    ((u32)0x30000000)        </span><span class="comment">/* ACCMOD[1:0] bits (Access mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04262"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4d50e71940995d42c5f9fadcb7cd61f2"> 4262</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR3_ACCMOD_0                  ((u32)0x10000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04263"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac8bbfd5e08b73d1c5de53ee0ff0ddb9a"> 4263</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR3_ACCMOD_1                  ((u32)0x20000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;</div>
<div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;<span class="comment">/******************  Bit definition for FSMC_BTR4 register  *******************/</span></div>
<div class="line"><a name="l04267"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab44cc2146b4cf6bc8f43292512fd8cf8"> 4267</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDSET                    ((u32)0x0000000F)        </span><span class="comment">/* ADDSET[3:0] bits (Address setup phase duration) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04268"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa0ee1ab3716b0ab1a4e7b51234af7c63"> 4268</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR4_ADDSET_0                  ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04269"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acd427c001c5b17a3e083c81f6b228a50"> 4269</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR4_ADDSET_1                  ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04270"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae722fdaa69bfb7622aa80c82e3772949"> 4270</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR4_ADDSET_2                  ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04271"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0f8ab4a1c7fe6e7dc2b093add88c274e"> 4271</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR4_ADDSET_3                  ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04273"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1e52ae9a5d59507bdf9f4f9da19444ed"> 4273</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDHLD                    ((u32)0x000000F0)        </span><span class="comment">/* ADDHLD[3:0] bits (Address-hold phase duration) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04274"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adf6200f13c3eed1e9646750897a987a2"> 4274</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR4_ADDHLD_0                  ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04275"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0803bc2ad60138e0eef53a53ca5bf537"> 4275</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR4_ADDHLD_1                  ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04276"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a893711250b9d3ea2e5e48ca53d1e0147"> 4276</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR4_ADDHLD_2                  ((u32)0x00000040)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04277"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a75c73d4bb0ddcac383ca610a604d95b3"> 4277</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR4_ADDHLD_3                  ((u32)0x00000080)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04279"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2c28625ee031527a29f7cb7db1bb97cf"> 4279</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATAST                    ((u32)0x0000FF00)        </span><span class="comment">/* DATAST [3:0] bits (Data-phase duration) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04280"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abdb0212604c6c58c9524adc7931e2897"> 4280</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR4_DATAST_0                  ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04281"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2353d753ca5532703b4f822b7d2a7382"> 4281</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR4_DATAST_1                  ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04282"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8d82a6f3fcf69d6b96968118db7b8216"> 4282</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR4_DATAST_2                  ((u32)0x00000400)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04283"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3e0860f92bb204c4b5902d3e34b8b30a"> 4283</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR4_DATAST_3                  ((u32)0x00000800)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04285"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a207a9eedfc1b244c393be3c34ea60a15"> 4285</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_BUSTURN                   ((u32)0x000F0000)        </span><span class="comment">/* BUSTURN[3:0] bits (Bus turnaround phase duration) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04286"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4dec1fa50fca6639be7179d445aacfe4"> 4286</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR4_BUSTURN_0                 ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04287"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab1db211382068251dc5cfe44a175e639"> 4287</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR4_BUSTURN_1                 ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04288"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa5391a8c2a1e8cd6abb81fa5b2836464"> 4288</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR4_BUSTURN_2                 ((u32)0x00040000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04289"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adbfd74790a1e25339151de440e3a93e5"> 4289</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR4_BUSTURN_3                 ((u32)0x00080000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04291"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7ac39964e3792653e454538407b11504"> 4291</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_CLKDIV                    ((u32)0x00F00000)        </span><span class="comment">/* CLKDIV[3:0] bits (Clock divide ratio) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04292"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aacee394c98ac568fe1d6df61c887ed53"> 4292</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR4_CLKDIV_0                  ((u32)0x00100000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04293"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9c7cd1d1a4954d494bd107400925f86f"> 4293</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR4_CLKDIV_1                  ((u32)0x00200000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04294"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a93b0ab3235ffacca24e6b285460c5dd3"> 4294</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR4_CLKDIV_2                  ((u32)0x00400000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04295"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a931463443390c5a706303e87a538d1ce"> 4295</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR4_CLKDIV_3                  ((u32)0x00800000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04297"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa53cb7c299e794915d3aba803374adca"> 4297</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATLAT                    ((u32)0x0F000000)        </span><span class="comment">/* DATLA[3:0] bits (Data latency) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04298"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad2315f17d1cd7dd9da1b0ee2f7e4ea29"> 4298</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR4_DATLAT_0                  ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04299"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a808a7d758e6ca75c573d08ee92228745"> 4299</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR4_DATLAT_1                  ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04300"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac376a62779292d64bfac24d572b743e9"> 4300</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR4_DATLAT_2                  ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04301"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adfc558894dcb263451dbac13f48fffe1"> 4301</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR4_DATLAT_3                  ((u32)0x08000000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04303"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abbf731d99007936586f9e15f17c3c771"> 4303</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ACCMOD                    ((u32)0x30000000)        </span><span class="comment">/* ACCMOD[1:0] bits (Access mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04304"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8e69759ab89b16573bafd2f6ded95bfb"> 4304</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR4_ACCMOD_0                  ((u32)0x10000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04305"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3e486b11f6af0f566f8843a5c95c6a6c"> 4305</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BTR4_ACCMOD_1                  ((u32)0x20000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;</div>
<div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;<span class="comment">/******************  Bit definition for FSMC_BWTR1 register  ******************/</span></div>
<div class="line"><a name="l04309"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4aa5ee153cb4bf79f0d4ae2c47f365c4"> 4309</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDSET                   ((u32)0x0000000F)        </span><span class="comment">/* ADDSET[3:0] bits (Address setup phase duration) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04310"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aacb80aeedb6d0d9cb09e7b4d3ff8b541"> 4310</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR1_ADDSET_0                 ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04311"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a20dbbdff1e2f1d57727dabbc4b03c840"> 4311</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR1_ADDSET_1                 ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04312"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a411f0d164c26dda8132ff22856757470"> 4312</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR1_ADDSET_2                 ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04313"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3e2bc67999e8d2b63771fa223ffa8e4d"> 4313</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR1_ADDSET_3                 ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04315"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afa3d8ff62f87ab6aeb5170dd67de15cf"> 4315</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDHLD                   ((u32)0x000000F0)        </span><span class="comment">/* ADDHLD[3:0] bits (Address-hold phase duration) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04316"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1e24880c23375636d7504d42077a400a"> 4316</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_0                 ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04317"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afb90dec93198b1d3077feb5fe508f004"> 4317</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_1                 ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04318"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a26ef7d6cd5ec547a349462e4f31963b6"> 4318</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_2                 ((u32)0x00000040)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04319"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac4a961ecd844e14a90d1b2f6c5d59196"> 4319</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_3                 ((u32)0x00000080)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04321"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aee2641a6f415d03df324667662bd3dcf"> 4321</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATAST                   ((u32)0x0000FF00)        </span><span class="comment">/* DATAST [3:0] bits (Data-phase duration) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04322"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a162800452847dd98d27a4078370518b2"> 4322</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR1_DATAST_0                 ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04323"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a16476bfbbcb9726c1fbc593d3568a514"> 4323</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR1_DATAST_1                 ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04324"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a623de376d9f5189d73068d0865a5049e"> 4324</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR1_DATAST_2                 ((u32)0x00000400)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04325"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ade0627f53e3df25fdaa973db6159bd70"> 4325</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR1_DATAST_3                 ((u32)0x00000800)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04327"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a01289633ae20e7face5cb85cc031b532"> 4327</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_BUSTURN                  ((u32)0x000F0000)        </span><span class="comment">/* BUSTURN[3:0] bits (Bus turnaround phase duration) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04328"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a98fad3a30bdcb37dadcf7a443798e202"> 4328</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR1_BUSTURN_0                ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04329"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8c0dc053a9639673abb045e1d50756fa"> 4329</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR1_BUSTURN_1                ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04330"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afafcc625222c5be36a617572881d6704"> 4330</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR1_BUSTURN_2                ((u32)0x00040000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04331"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afd830ff4d12444139479977ee13c730b"> 4331</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR1_BUSTURN_3                ((u32)0x00080000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04333"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acab3c524b3e47327b24fa560feb93487"> 4333</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_CLKDIV                   ((u32)0x00F00000)        </span><span class="comment">/* CLKDIV[3:0] bits (Clock divide ratio) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04334"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa16b4376e693343cf65ab05808398b7f"> 4334</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR1_CLKDIV_0                 ((u32)0x00100000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04335"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a632860254f0019e87c2e73c872d8d0c3"> 4335</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR1_CLKDIV_1                 ((u32)0x00200000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04336"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9debedb9d28dc78574eafc829cde91fe"> 4336</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR1_CLKDIV_2                 ((u32)0x00400000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04337"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a67c483e37ed994b71337a0e0777c1290"> 4337</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR1_CLKDIV_3                 ((u32)0x00800000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04339"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5f05e337758cdb98cfc833e43bd6d674"> 4339</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATLAT                   ((u32)0x0F000000)        </span><span class="comment">/* DATLA[3:0] bits (Data latency) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04340"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#add6a7a7678ef3afbbed587cf318d1540"> 4340</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR1_DATLAT_0                 ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04341"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a515ba99da829728fa7128161786c933d"> 4341</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR1_DATLAT_1                 ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04342"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a13d22659082e66df3f0497057cf7dda5"> 4342</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR1_DATLAT_2                 ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04343"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3af303f1131ff3de0894ec908de252c4"> 4343</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR1_DATLAT_3                 ((u32)0x08000000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04345"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa676b8e4f48602c27ea8edab61ce5db0"> 4345</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ACCMOD                   ((u32)0x30000000)        </span><span class="comment">/* ACCMOD[1:0] bits (Access mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04346"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae87cae14e6bb4403b420fc9e4084d6e2"> 4346</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR1_ACCMOD_0                 ((u32)0x10000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04347"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac0cddde5db2e0bb09f1c8938afd6ac98"> 4347</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR1_ACCMOD_1                 ((u32)0x20000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;</div>
<div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;<span class="comment">/******************  Bit definition for FSMC_BWTR2 register  ******************/</span></div>
<div class="line"><a name="l04351"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7b6553bd9ad305aa42341e08b1736260"> 4351</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDSET                   ((u32)0x0000000F)        </span><span class="comment">/* ADDSET[3:0] bits (Address setup phase duration) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04352"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a593fe1987e8c6052cdb992e629f1d059"> 4352</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR2_ADDSET_0                 ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04353"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6dc23a2314a44b6ad9f293716f0c8a11"> 4353</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR2_ADDSET_1                 ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04354"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1e9c799b36f45cad86a3f98d262baa6d"> 4354</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR2_ADDSET_2                 ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04355"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a95abc246eb528275d894346c0665e930"> 4355</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR2_ADDSET_3                 ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04357"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae879db1879650f99b1c75635884bda17"> 4357</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDHLD                   ((u32)0x000000F0)        </span><span class="comment">/* ADDHLD[3:0] bits (Address-hold phase duration) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04358"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af5826c5d5c544cd59210c071358fb8e9"> 4358</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_0                 ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04359"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a258acf47f7706a1cd0b0a914e63cbe17"> 4359</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_1                 ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04360"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a39f1a9ccc80d1218935936539a000b84"> 4360</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_2                 ((u32)0x00000040)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04361"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a81de376a21fc25a7e1c31db341dfcd3f"> 4361</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_3                 ((u32)0x00000080)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04363"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab280652524006fbb3820597112136f14"> 4363</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATAST                   ((u32)0x0000FF00)        </span><span class="comment">/* DATAST [3:0] bits (Data-phase duration) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04364"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a78a0f0466162848135313296ebf44890"> 4364</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR2_DATAST_0                 ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04365"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a51e43e17e99141c9009c779cc359323a"> 4365</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR2_DATAST_1                 ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04366"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1f8791c2a33f740f905d45e3754e3353"> 4366</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR2_DATAST_2                 ((u32)0x00000400)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04367"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8a2a5797dd14b5b89581c5fb08872fae"> 4367</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR2_DATAST_3                 ((u32)0x00000800)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04369"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a46c9ba35109d12ff41e5d40f16911546"> 4369</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_BUSTURN                  ((u32)0x000F0000)        </span><span class="comment">/* BUSTURN[3:0] bits (Bus turnaround phase duration) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04370"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad2e0a32552e1d57efa9ecacb5121a685"> 4370</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR2_BUSTURN_0                ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04371"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aec6ea37fe04083cee9202e3b814095cd"> 4371</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR2_BUSTURN_1                ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04372"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aff765b875a7e16a849d6019e1af147f0"> 4372</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR2_BUSTURN_2                ((u32)0x00040000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04373"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6a0684d050236cdf6c0a1b6e99c523fd"> 4373</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR2_BUSTURN_3                ((u32)0x00080000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04375"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af62bb3c772353b551de22915814115b6"> 4375</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_CLKDIV                   ((u32)0x00F00000)        </span><span class="comment">/* CLKDIV[3:0] bits (Clock divide ratio) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04376"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7d5aaffe4b4c549b247c31dead5585c6"> 4376</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR2_CLKDIV_0                 ((u32)0x00100000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04377"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6caca8a04c9768a84bcd958656ea8209"> 4377</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR2_CLKDIV_1                 ((u32)0x00200000)        </span><span class="comment">/* Bit 1*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04378"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae608705cf36abaf22e96e9c4c63d4363"> 4378</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR2_CLKDIV_2                 ((u32)0x00400000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04379"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af3cb607738f2c3aa4dae4990d0754f73"> 4379</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR2_CLKDIV_3                 ((u32)0x00800000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04381"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7f04b7ebcecadd4b515cac94159ea8d3"> 4381</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATLAT                   ((u32)0x0F000000)        </span><span class="comment">/* DATLA[3:0] bits (Data latency) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04382"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aac5b453a7316f378f6bf222d5de5b515"> 4382</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR2_DATLAT_0                 ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04383"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6f5e6363ecbd1c23b1f49a9cfb3301d2"> 4383</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR2_DATLAT_1                 ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04384"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af028fc0c3148bf9075c09ad311afee65"> 4384</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR2_DATLAT_2                 ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04385"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9984c8161469dd0922de2d8c4cd9dbe5"> 4385</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR2_DATLAT_3                 ((u32)0x08000000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04387"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a320be3e2e266dc25bd02e10787b2ba0d"> 4387</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ACCMOD                   ((u32)0x30000000)        </span><span class="comment">/* ACCMOD[1:0] bits (Access mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04388"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aabe5419d99a7ad4d4eb761c82077d958"> 4388</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR2_ACCMOD_0                 ((u32)0x10000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04389"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab6cdd284ad94abfef0f24fcb813b4558"> 4389</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR2_ACCMOD_1                 ((u32)0x20000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;</div>
<div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="comment">/******************  Bit definition for FSMC_BWTR3 register  ******************/</span></div>
<div class="line"><a name="l04393"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a455ba53d0f18173b0694d71757a084ff"> 4393</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDSET                   ((u32)0x0000000F)        </span><span class="comment">/* ADDSET[3:0] bits (Address setup phase duration) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04394"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9dddd5ba924b56867c9cb39484ef498d"> 4394</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR3_ADDSET_0                 ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04395"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acd242d768da1f9ab4304e91e5dabb5a9"> 4395</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR3_ADDSET_1                 ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04396"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aef99967dc66814cf5d732365c40daebb"> 4396</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR3_ADDSET_2                 ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04397"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a471ebb2d47fb951340df6ba22b40a788"> 4397</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR3_ADDSET_3                 ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04399"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae3d031a0d71677932a68639ba88bd13e"> 4399</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDHLD                   ((u32)0x000000F0)        </span><span class="comment">/* ADDHLD[3:0] bits (Address-hold phase duration) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04400"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5b3948c407a5a4be6a21cccad0a8d12d"> 4400</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_0                 ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04401"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aea21d05228f7771c6306726af5da5a4a"> 4401</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_1                 ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04402"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa574b3a1efe581d195789dcc8bba01f8"> 4402</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_2                 ((u32)0x00000040)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04403"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aae8216cf865785468af58dbce0002a7c"> 4403</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_3                 ((u32)0x00000080)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04405"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae93d9fee8a67491918526019b439a00f"> 4405</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATAST                   ((u32)0x0000FF00)        </span><span class="comment">/* DATAST [3:0] bits (Data-phase duration) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04406"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af1ec40c6360faeb133cb224a6789bb51"> 4406</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR3_DATAST_0                 ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04407"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acaf23316e44d731620f0cbde29ae9a93"> 4407</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR3_DATAST_1                 ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04408"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a31686e755ef0f98078d96c08891cf8f4"> 4408</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR3_DATAST_2                 ((u32)0x00000400)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04409"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5a291f74abf021a7fe66ce8afd714c39"> 4409</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR3_DATAST_3                 ((u32)0x00000800)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04411"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a333004366913e1c938f2efb57c259c39"> 4411</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_BUSTURN                  ((u32)0x000F0000)        </span><span class="comment">/* BUSTURN[3:0] bits (Bus turnaround phase duration) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04412"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a966a4bb7d0878efc320d50457c26749d"> 4412</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR3_BUSTURN_0                ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04413"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a44b560ff9aaa44e2f4a18ac548c8d65e"> 4413</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR3_BUSTURN_1                ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04414"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a89448c3668da87fe261d575166325f3d"> 4414</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR3_BUSTURN_2                ((u32)0x00040000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04415"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a86e615ef161c836eb338cc410f474cf6"> 4415</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR3_BUSTURN_3                ((u32)0x00080000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04417"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5a270daf60bba0a4a9de6607635b0264"> 4417</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_CLKDIV                   ((u32)0x00F00000)        </span><span class="comment">/* CLKDIV[3:0] bits (Clock divide ratio) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04418"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab0e2f5c1eb92f5dba7c2d76b6267805a"> 4418</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR3_CLKDIV_0                 ((u32)0x00100000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04419"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad909c7569c4740c823bf4b31f93d4edb"> 4419</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR3_CLKDIV_1                 ((u32)0x00200000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04420"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab17fdae6a3e63acc21280497e0761d15"> 4420</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR3_CLKDIV_2                 ((u32)0x00400000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04421"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a56fbdeda5582325eb5eea0061209adc9"> 4421</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR3_CLKDIV_3                 ((u32)0x00800000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04423"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a05b769f726e31038cfa6bf4897453088"> 4423</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATLAT                   ((u32)0x0F000000)        </span><span class="comment">/* DATLA[3:0] bits (Data latency) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04424"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a900f347cf4b9debe88252ff1d453098e"> 4424</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR3_DATLAT_0                 ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04425"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afb44640d0ccf25b8c8ec4b24b3600d26"> 4425</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR3_DATLAT_1                 ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04426"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4a6405794f28617802ba7bd3586a5f50"> 4426</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR3_DATLAT_2                 ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04427"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a974cf9ed84e54c78ee995b02cc605706"> 4427</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR3_DATLAT_3                 ((u32)0x08000000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04429"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa32a792c0c93d854a90bfbc36fa1329b"> 4429</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ACCMOD                   ((u32)0x30000000)        </span><span class="comment">/* ACCMOD[1:0] bits (Access mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04430"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a64d4e414ea73b47e07364e1a121af6a4"> 4430</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR3_ACCMOD_0                 ((u32)0x10000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04431"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ada733b2bda718299345fd0191b25b49f"> 4431</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR3_ACCMOD_1                 ((u32)0x20000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;</div>
<div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;<span class="comment">/******************  Bit definition for FSMC_BWTR4 register  ******************/</span></div>
<div class="line"><a name="l04435"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa8c3c14faf87768beced4e297edc7bfd"> 4435</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDSET                   ((u32)0x0000000F)        </span><span class="comment">/* ADDSET[3:0] bits (Address setup phase duration) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04436"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a65ba73495f6192e409cc00f3e26e27e0"> 4436</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR4_ADDSET_0                 ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04437"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3cc9fa3c1ceae0724f5005bb1e101775"> 4437</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR4_ADDSET_1                 ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04438"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad2007941f4869504bfef23edbcc18bfa"> 4438</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR4_ADDSET_2                 ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04439"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abcde23639f64241d95b02f5b950ef3cc"> 4439</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR4_ADDSET_3                 ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04441"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aafe1198e70d843c883260d354b7ce7b5"> 4441</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDHLD                   ((u32)0x000000F0)        </span><span class="comment">/* ADDHLD[3:0] bits (Address-hold phase duration) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04442"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac62786f538820baa3f0f8edb17ef1b74"> 4442</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_0                 ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04443"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa69aa2d9cafe8f952721c88083c8a94e"> 4443</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_1                 ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04444"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4c6d991498c385991b461832fb093399"> 4444</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_2                 ((u32)0x00000040)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04445"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac744bdeb5b9ae048b1fa1a07ce9ce9d1"> 4445</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_3                 ((u32)0x00000080)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04447"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6656c89aac87fc226c0e80f8f753abeb"> 4447</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATAST                   ((u32)0x0000FF00)        </span><span class="comment">/* DATAST [3:0] bits (Data-phase duration) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04448"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5636aaec144530e1c46e819b62c95f09"> 4448</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR4_DATAST_0                 ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04449"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a19eb9fccff444a00caf75b9d20a143ed"> 4449</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR4_DATAST_1                 ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04450"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa40f9fa60ddb69fdcdcdface743f2c26"> 4450</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR4_DATAST_2                 ((u32)0x00000400)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04451"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afa173c5ff9a7d316cd67897f8e36dbf5"> 4451</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR4_DATAST_3                 ((u32)0x00000800)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04453"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2251ad4a30e8fd743b5ee0cf1f64b479"> 4453</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_BUSTURN                  ((u32)0x000F0000)        </span><span class="comment">/* BUSTURN[3:0] bits (Bus turnaround phase duration) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04454"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acc959ee76e0bf42eca48b4cc8ddb5bf6"> 4454</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR4_BUSTURN_0                ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04455"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1e77325faba8acb512b97a5bfac186df"> 4455</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR4_BUSTURN_1                ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04456"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abc92938093fc0c4da4b3e82b0ac0f440"> 4456</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR4_BUSTURN_2                ((u32)0x00040000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04457"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1c239a600bcaa8addc11ef97c5c6248c"> 4457</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR4_BUSTURN_3                ((u32)0x00080000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04459"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ace3c57c780586c96ef5756d642c3bd01"> 4459</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_CLKDIV                   ((u32)0x00F00000)        </span><span class="comment">/* CLKDIV[3:0] bits (Clock divide ratio) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04460"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8eae837a65cdce995c6fc43afd196e76"> 4460</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR4_CLKDIV_0                 ((u32)0x00100000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04461"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a265d50716e1b6ae2395f0da696b4d12a"> 4461</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR4_CLKDIV_1                 ((u32)0x00200000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04462"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a095f121a1739bcc61e40f2fbb5e8b6a0"> 4462</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR4_CLKDIV_2                 ((u32)0x00400000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04463"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a11d5deb7f2aed21baeb4df3015440bc2"> 4463</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR4_CLKDIV_3                 ((u32)0x00800000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04465"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa6f7e16866ecede5f4258c05d95f571b"> 4465</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATLAT                   ((u32)0x0F000000)        </span><span class="comment">/* DATLA[3:0] bits (Data latency) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04466"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9841723700d2b9611be2e7a7b0f19c33"> 4466</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR4_DATLAT_0                 ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04467"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad628c523ceee80e41c02dd4502baee2c"> 4467</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR4_DATLAT_1                 ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04468"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afee2951c0bea4329727767db1bb96a4f"> 4468</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR4_DATLAT_2                 ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04469"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1020e605f8a52d9fd857d3b91d23bf7a"> 4469</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR4_DATLAT_3                 ((u32)0x08000000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04471"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1d13f46a945d5daf6ec339781d3926a9"> 4471</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ACCMOD                   ((u32)0x30000000)        </span><span class="comment">/* ACCMOD[1:0] bits (Access mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04472"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5e30f51c68b4ac4f9efee2cd5a45943c"> 4472</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR4_ACCMOD_0                 ((u32)0x10000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04473"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af7ba26fb09f035addbe1e4c3b0d093c9"> 4473</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_BWTR4_ACCMOD_1                 ((u32)0x20000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;</div>
<div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;<span class="comment">/******************  Bit definition for FSMC_PCR2 register  *******************/</span></div>
<div class="line"><a name="l04477"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a26f3ae80c9bbede6929c20004804476d"> 4477</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_PWAITEN                   ((u32)0x00000002)        </span><span class="comment">/* Wait feature enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04478"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2a2bfd8de14f8c726439ba8f494b38a1"> 4478</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR2_PBKEN                     ((u32)0x00000004)        </span><span class="comment">/* PC Card/NAND Flash memory bank enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04479"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a175ab8f61bbc0bb5692fb62691db1ce3"> 4479</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR2_PTYP                      ((u32)0x00000008)        </span><span class="comment">/* Memory type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04481"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a656155275dc1c2f690687d07717e017a"> 4481</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_PWID                      ((u32)0x00000030)        </span><span class="comment">/* PWID[1:0] bits (NAND Flash databus width) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04482"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae36f67be67a473c318fa937246c6de17"> 4482</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR2_PWID_0                    ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04483"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6180d3899a37f7e518b1e4b8bf935baa"> 4483</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR2_PWID_1                    ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04485"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afa528d578aec8bc0f77a2550d4e48438"> 4485</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_ECCEN                     ((u32)0x00000040)        </span><span class="comment">/* ECC computation logic enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04486"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aea5dc1f273d77d3b8b74b867361203dc"> 4486</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR2_ADLOW                     ((u32)0x00000100)        </span><span class="comment">/* Address low bit delivery */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04488"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa4f2c6c5ed8cd459a0822c35ea9e6800"> 4488</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_TCLR                      ((u32)0x00001E00)        </span><span class="comment">/* TCLR[3:0] bits (CLE to RE delay) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04489"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1edc7eec1b5a76a851175e5a7caa6c5c"> 4489</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR2_TCLR_0                    ((u32)0x00000200)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04490"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af8baae9949bd0f294a698721da24808f"> 4490</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR2_TCLR_1                    ((u32)0x00000400)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04491"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a01ba36d067efffcfe5ecea3af1411675"> 4491</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR2_TCLR_2                    ((u32)0x00000800)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04492"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4999b81ed8783cca5f3b25500183ff9a"> 4492</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR2_TCLR_3                    ((u32)0x00001000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04494"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa6513b62e23afdbadc4b25697378a0f2"> 4494</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_TAR                       ((u32)0x0001E000)        </span><span class="comment">/* TAR[3:0] bits (ALE to RE delay) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04495"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acd7e456c24f5978e8cb1078c633f0d23"> 4495</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR2_TAR_0                     ((u32)0x00002000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04496"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8f0b2191750ab21af10f009e1a97ca13"> 4496</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR2_TAR_1                     ((u32)0x00004000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04497"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3de27b9eb559156b7ed87407206b7a17"> 4497</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR2_TAR_2                     ((u32)0x00008000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04498"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1c70f852bb8809e8ea4800a7dd616266"> 4498</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR2_TAR_3                     ((u32)0x00010000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04500"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af2adbc7b4149193452b69bc55a968cd1"> 4500</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_ECCPS                     ((u32)0x000E0000)        </span><span class="comment">/* ECCPS[1:0] bits (ECC page size) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04501"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae0e06e76b0dd7cc1f6b765b4c3ecfacb"> 4501</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR2_ECCPS_0                   ((u32)0x00020000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04502"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8b947299d05921085b531f12db860f41"> 4502</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR2_ECCPS_1                   ((u32)0x00040000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04503"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a199db72eae8707aba0b22ff18bd8bcd0"> 4503</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR2_ECCPS_2                   ((u32)0x00080000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;</div>
<div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;<span class="comment">/******************  Bit definition for FSMC_PCR3 register  *******************/</span></div>
<div class="line"><a name="l04507"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aae3f15324eb8692ddf3f294f358b1d8c"> 4507</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_PWAITEN                   ((u32)0x00000002)        </span><span class="comment">/* Wait feature enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04508"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aac1334587ebb2f313078aab2c2f76cf7"> 4508</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR3_PBKEN                     ((u32)0x00000004)        </span><span class="comment">/* PC Card/NAND Flash memory bank enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04509"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ade562589d0572ba223d2f6df265fe5b8"> 4509</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR3_PTYP                      ((u32)0x00000008)        </span><span class="comment">/* Memory type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04511"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac6f9b4e4449f105aa9bd3630f0466b9f"> 4511</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_PWID                      ((u32)0x00000030)        </span><span class="comment">/* PWID[1:0] bits (NAND Flash databus width) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04512"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae07191f4d5e3c3ec38b271b30cd1ee07"> 4512</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR3_PWID_0                    ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04513"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa8819a742324c0523f3dc6b8959bcdd5"> 4513</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR3_PWID_1                    ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04515"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a723c4c8c3b97cd1ce18c3b5c888e5b4e"> 4515</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_ECCEN                     ((u32)0x00000040)        </span><span class="comment">/* ECC computation logic enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04516"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af677fbcd93eb0b498f613c9ace4dc723"> 4516</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR3_ADLOW                     ((u32)0x00000100)        </span><span class="comment">/* Address low bit delivery */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04518"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a478e4371d8baf2a0b2675b3113edb071"> 4518</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_TCLR                      ((u32)0x00001E00)        </span><span class="comment">/* TCLR[3:0] bits (CLE to RE delay) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04519"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adedb0d10b5b53656dc152b9264faffbd"> 4519</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR3_TCLR_0                    ((u32)0x00000200)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04520"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab5536285f03b1732aed999d20c0e25aa"> 4520</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR3_TCLR_1                    ((u32)0x00000400)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04521"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae7d40ba9c0f0da58948ee2cc546b634c"> 4521</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR3_TCLR_2                    ((u32)0x00000800)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04522"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a63f96a640afa85d7521b05458f590a19"> 4522</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR3_TCLR_3                    ((u32)0x00001000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04524"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a199c4b0e690f0da0de46e372183da642"> 4524</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_TAR                       ((u32)0x0001E000)        </span><span class="comment">/* TAR[3:0] bits (ALE to RE delay) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04525"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ada0f17bcc683a5a6249348a63004e225"> 4525</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR3_TAR_0                     ((u32)0x00002000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04526"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad4afb373f6f1cb1bedd653d8ea1dca78"> 4526</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR3_TAR_1                     ((u32)0x00004000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04527"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a597698c6059f70f61310456e83353738"> 4527</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR3_TAR_2                     ((u32)0x00008000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04528"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4bd7aaf7ffcad9f4477ac4f2927a0912"> 4528</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR3_TAR_3                     ((u32)0x00010000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04530"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af8d92853ca6f97f72682c2f53f686998"> 4530</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_ECCPS                     ((u32)0x000E0000)        </span><span class="comment">/* ECCPS[2:0] bits (ECC page size) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04531"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a506daa911151e1b9de3ed2b5030d1a5a"> 4531</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR3_ECCPS_0                   ((u32)0x00020000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04532"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6403c557bd93b5297fa7fbbf8dc49cc9"> 4532</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR3_ECCPS_1                   ((u32)0x00040000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04533"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af041e921fb9af07e9c709d79bbfaec89"> 4533</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR3_ECCPS_2                   ((u32)0x00080000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;</div>
<div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;<span class="comment">/******************  Bit definition for FSMC_PCR4 register  *******************/</span></div>
<div class="line"><a name="l04537"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab07ce7c785eb296a615b2c50415de21b"> 4537</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_PWAITEN                   ((u32)0x00000002)        </span><span class="comment">/* Wait feature enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04538"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2f4a72bae5da27f8da23c13a54fe9622"> 4538</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR4_PBKEN                     ((u32)0x00000004)        </span><span class="comment">/* PC Card/NAND Flash memory bank enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04539"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abe2d6f4e9bdef35436d521ebbdca5e40"> 4539</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR4_PTYP                      ((u32)0x00000008)        </span><span class="comment">/* Memory type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04541"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9486b2b7346570ecc5715f1d551c168a"> 4541</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_PWID                      ((u32)0x00000030)        </span><span class="comment">/* PWID[1:0] bits (NAND Flash databus width) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04542"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0995cb320e6293ea435df275ce67359f"> 4542</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR4_PWID_0                    ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04543"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8b6be32b3844a299a2c92089e81e27e9"> 4543</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR4_PWID_1                    ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04545"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a646509f8bebb0d662c730ed4cabe741f"> 4545</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_ECCEN                     ((u32)0x00000040)        </span><span class="comment">/* ECC computation logic enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04546"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af899ed5b64fbdfe88de2bc0beee124d8"> 4546</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR4_ADLOW                     ((u32)0x00000100)        </span><span class="comment">/* Address low bit delivery */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04548"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7c7164974019263cacbc7dda2fc14126"> 4548</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_TCLR                      ((u32)0x00001E00)        </span><span class="comment">/* TCLR[3:0] bits (CLE to RE delay) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04549"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0dd78ad0c755190a69b37ebac75a11dd"> 4549</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR4_TCLR_0                    ((u32)0x00000200)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04550"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af0ea2e2287999d3c7d6583aab492514d"> 4550</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR4_TCLR_1                    ((u32)0x00000400)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04551"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a34dd56ee892fc187e105e4d820ce3b9a"> 4551</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR4_TCLR_2                    ((u32)0x00000800)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04552"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0eb8dc60a469cfa96b3b3b7fad25ac92"> 4552</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR4_TCLR_3                    ((u32)0x00001000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04554"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0c583f305906f19b15ce3dc177fa21bd"> 4554</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_TAR                       ((u32)0x0001E000)        </span><span class="comment">/* TAR[3:0] bits (ALE to RE delay) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04555"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a62fe4ede4c658b788596e8ea6f325c9f"> 4555</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR4_TAR_0                     ((u32)0x00002000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04556"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2a9958cbf815ac97c3500a46aaf573f5"> 4556</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR4_TAR_1                     ((u32)0x00004000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04557"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a669e16ecd48c92f65bd66f2da63fe53f"> 4557</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR4_TAR_2                     ((u32)0x00008000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04558"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad298ef64d36721696517ed0d4ac12d32"> 4558</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR4_TAR_3                     ((u32)0x00010000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04560"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2308baba97f307b8beb6239702471038"> 4560</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_ECCPS                     ((u32)0x000E0000)        </span><span class="comment">/* ECCPS[2:0] bits (ECC page size) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04561"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a76514698225c0734c1e9be46b6dbd298"> 4561</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR4_ECCPS_0                   ((u32)0x00020000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04562"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1c43076003bbf01f95765125e19ab94d"> 4562</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR4_ECCPS_1                   ((u32)0x00040000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04563"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac4ba96304e6618d4eb7672cdc3bd8f01"> 4563</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PCR4_ECCPS_2                   ((u32)0x00080000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;</div>
<div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;<span class="comment">/*******************  Bit definition for FSMC_SR2 register  *******************/</span></div>
<div class="line"><a name="l04567"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a19f1b90b2da89b68aa754d0a89d60de9"> 4567</a></span>&#160;<span class="preprocessor">#define  FSMC_SR2_IRS                        ((u8)0x01)               </span><span class="comment">/* Interrupt Rising Edge status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04568"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a664d6e1440c12e76dfa34f716af85ed1"> 4568</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_SR2_ILS                        ((u8)0x02)               </span><span class="comment">/* Interrupt Level status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04569"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad6492ad6afe175283d07de38978936dc"> 4569</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_SR2_IFS                        ((u8)0x04)               </span><span class="comment">/* Interrupt Falling Edge status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04570"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3216bd665a118239e6ef0b58ec5e8a8e"> 4570</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_SR2_IREN                       ((u8)0x08)               </span><span class="comment">/* Interrupt Rising Edge detection Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04571"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1e9df0edd35d0ad6a35ff3a3b045b47c"> 4571</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_SR2_ILEN                       ((u8)0x10)               </span><span class="comment">/* Interrupt Level detection Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04572"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a755c088c58b27f79108675f56ea9d196"> 4572</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_SR2_IFEN                       ((u8)0x20)               </span><span class="comment">/* Interrupt Falling Edge detection Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04573"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6ae2e544a4a515303f49815cdbd5ebbb"> 4573</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_SR2_FEMPT                      ((u8)0x40)               </span><span class="comment">/* FIFO empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;</div>
<div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;<span class="comment">/*******************  Bit definition for FSMC_SR3 register  *******************/</span></div>
<div class="line"><a name="l04577"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad929e4a8c1fdb49ee6f690121336afea"> 4577</a></span>&#160;<span class="preprocessor">#define  FSMC_SR3_IRS                        ((u8)0x01)               </span><span class="comment">/* Interrupt Rising Edge status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04578"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9803b4ab5b8cce213a80abc11c751d21"> 4578</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_SR3_ILS                        ((u8)0x02)               </span><span class="comment">/* Interrupt Level status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04579"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afadff6b6f9e6430ada2f56bc9921dd7d"> 4579</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_SR3_IFS                        ((u8)0x04)               </span><span class="comment">/* Interrupt Falling Edge status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04580"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a12baad15533ecbc57db95ea4939bc782"> 4580</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_SR3_IREN                       ((u8)0x08)               </span><span class="comment">/* Interrupt Rising Edge detection Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04581"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a86ac8f1f9f99c81a26fb54b597b57f12"> 4581</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_SR3_ILEN                       ((u8)0x10)               </span><span class="comment">/* Interrupt Level detection Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04582"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa7355e5368013759dbfabfec8b609ca8"> 4582</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_SR3_IFEN                       ((u8)0x20)               </span><span class="comment">/* Interrupt Falling Edge detection Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04583"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a230562cf231dc79cd9354933b39ae7de"> 4583</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_SR3_FEMPT                      ((u8)0x40)               </span><span class="comment">/* FIFO empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;</div>
<div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;<span class="comment">/*******************  Bit definition for FSMC_SR4 register  *******************/</span></div>
<div class="line"><a name="l04587"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a163f7143d51b516af0d46b142222957f"> 4587</a></span>&#160;<span class="preprocessor">#define  FSMC_SR4_IRS                        ((u8)0x01)               </span><span class="comment">/* Interrupt Rising Edge status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04588"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0e19feccd1553911d08be673c4af72ad"> 4588</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_SR4_ILS                        ((u8)0x02)               </span><span class="comment">/* Interrupt Level status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04589"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af1e7d71b32a0b70d772fbdc85f7053fc"> 4589</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_SR4_IFS                        ((u8)0x04)               </span><span class="comment">/* Interrupt Falling Edge status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04590"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6f5f17d22e07bb6674cbd68740b9708a"> 4590</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_SR4_IREN                       ((u8)0x08)               </span><span class="comment">/* Interrupt Rising Edge detection Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04591"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac9b8d7c7b68723a4ef01843d547d95bc"> 4591</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_SR4_ILEN                       ((u8)0x10)               </span><span class="comment">/* Interrupt Level detection Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04592"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af97394e42be634cb441204f6bfffb504"> 4592</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_SR4_IFEN                       ((u8)0x20)               </span><span class="comment">/* Interrupt Falling Edge detection Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04593"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aae7081cdf26e75bccfac1b6a29c04124"> 4593</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_SR4_FEMPT                      ((u8)0x40)               </span><span class="comment">/* FIFO empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;</div>
<div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;<span class="comment">/******************  Bit definition for FSMC_PMEM2 register  ******************/</span></div>
<div class="line"><a name="l04597"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a50a34195ddb7ab7aebc2acac39b27536"> 4597</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMSET2                  ((u32)0x000000FF)        </span><span class="comment">/* MEMSET2[7:0] bits (Common memory 2 setup time) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04598"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a529858550113070878ce680da0a6bf7d"> 4598</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_0                ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04599"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a28517c1f5aeded21b3f0326247b0bbe1"> 4599</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_1                ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04600"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1f59339df091ad8a00d75c32b335b711"> 4600</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_2                ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04601"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7715c089272c9709e8f94590b46be609"> 4601</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_3                ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04602"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a31a0e44106c1ec87375054be15b1cb84"> 4602</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_4                ((u32)0x00000010)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04603"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a221edf50060c5dad91de3c0b877fdbfc"> 4603</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_5                ((u32)0x00000020)        </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04604"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5dc6beefe3ea22a84dbc44fd30843778"> 4604</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_6                ((u32)0x00000040)        </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04605"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae14181cbd85100c2b3b104525c42ee6c"> 4605</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_7                ((u32)0x00000080)        </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04607"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7affee760cfe5d04a58bda9cd7fc5f72"> 4607</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2                 ((u32)0x0000FF00)        </span><span class="comment">/* MEMWAIT2[7:0] bits (Common memory 2 wait time) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04608"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7ee1c7f3347678dff204e6ac8c6eaf4f"> 4608</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_0               ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04609"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a56de464fa3f895e75f0ec2ff3f9e1e1e"> 4609</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_1               ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04610"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a922a823292054746923fb13b8f4c1b5c"> 4610</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_2               ((u32)0x00000400)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04611"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a44f9c0141f457b0ef0ff42c1645d7337"> 4611</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_3               ((u32)0x00000800)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04612"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8d15645ffe422f3e35cc03efd93361cb"> 4612</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_4               ((u32)0x00001000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04613"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a640d5866b22b11924b7e4c9bfc608624"> 4613</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_5               ((u32)0x00002000)        </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04614"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a51d69f501306eae03db719cb52065b3c"> 4614</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_6               ((u32)0x00004000)        </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04615"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a127b0e01d15f1007cfa67247a99da26f"> 4615</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_7               ((u32)0x00008000)        </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04617"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aad2c79ef9df8b619e93c15b506f4fd7d"> 4617</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2                 ((u32)0x00FF0000)        </span><span class="comment">/* MEMHOLD2[7:0] bits (Common memory 2 hold time) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04618"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#add16a720c69fcac1f6b798cf6f9bbb7e"> 4618</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_0               ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04619"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4630e2bdb842914d0f7b53d4ed610122"> 4619</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_1               ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04620"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acf699fd414971d0c52159c21652f5e58"> 4620</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_2               ((u32)0x00040000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04621"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad3e1f50389b82f8737a12ef6d1683c4f"> 4621</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_3               ((u32)0x00080000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04622"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a00c7b1a8cbcbcbcc0495ebd7c877ca9e"> 4622</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_4               ((u32)0x00100000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04623"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9cd7c5637824522c2bd0f2cd165ca218"> 4623</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_5               ((u32)0x00200000)        </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04624"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a52ee3806d174025ab98d6c9148f17ae2"> 4624</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_6               ((u32)0x00400000)        </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04625"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad1afae5788b827aebc3df92c74754b38"> 4625</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_7               ((u32)0x00800000)        </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04627"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8a7783e155a688bf79e68ebf570421c4"> 4627</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2                  ((u32)0xFF000000)        </span><span class="comment">/* MEMHIZ2[7:0] bits (Common memory 2 databus HiZ time) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04628"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8bb51ecefa94c1ab3b91c7a14705b8c8"> 4628</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_0                ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04629"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4c0d8bf861d9918763b7391d4ad287b0"> 4629</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_1                ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04630"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aebd6a4457fa0ac4f1b98fdc58bef9999"> 4630</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_2                ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04631"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aded9a6b1b516fa2595988c84c5465f9b"> 4631</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_3                ((u32)0x08000000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04632"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad9b1831fb25422c7a126a7d029223394"> 4632</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_4                ((u32)0x10000000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04633"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae828a4dde56e15f78ab156feeb329af9"> 4633</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_5                ((u32)0x20000000)        </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04634"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acf5464a2e8aeec6eb06c58283168ef97"> 4634</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_6                ((u32)0x40000000)        </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04635"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3c5ca1880a516478e1b8f1142066c004"> 4635</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_7                ((u32)0x80000000)        </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;</div>
<div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;<span class="comment">/******************  Bit definition for FSMC_PMEM3 register  ******************/</span></div>
<div class="line"><a name="l04639"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af69ac574f9be3c11ada1e2dc4c3abe4f"> 4639</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMSET3                  ((u32)0x000000FF)        </span><span class="comment">/* MEMSET3[7:0] bits (Common memory 3 setup time) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04640"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aee68bc7ff3e4cf11c2ca826541858c6a"> 4640</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_0                ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04641"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afa10132605ec4a4be1ab48ee6b36080e"> 4641</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_1                ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04642"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acd867b06de7c7a49244b6a35570d2cd2"> 4642</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_2                ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04643"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a292a8826723614aa2504a376f4a2e5d5"> 4643</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_3                ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04644"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a98703fee6465ba580b052ef76f2c63f2"> 4644</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_4                ((u32)0x00000010)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04645"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaea28a64fc9a7e0df35826b4ec372361"> 4645</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_5                ((u32)0x00000020)        </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04646"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aea51bbe866574be10bdc1d2d16bb9810"> 4646</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_6                ((u32)0x00000040)        </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04647"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a702eeb8c3930ea564af728cc3bb9044b"> 4647</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_7                ((u32)0x00000080)        </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04649"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4243cb8b53a10143621872c0d0ed318b"> 4649</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3                 ((u32)0x0000FF00)        </span><span class="comment">/* MEMWAIT3[7:0] bits (Common memory 3 wait time) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04650"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a30d8aad77f584d1c380b6d04d4984ac5"> 4650</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_0               ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04651"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aacf4638838e3cf2dfa076ef795596967"> 4651</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_1               ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04652"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa1c65a1027062f3fff04dfdd24c33e64"> 4652</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_2               ((u32)0x00000400)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04653"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae23146168ddc8e06defd6e75390dde1d"> 4653</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_3               ((u32)0x00000800)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04654"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a79640d63c03f94bd4f38859c46bad820"> 4654</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_4               ((u32)0x00001000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04655"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8d36841fa1730bbbc825278cffd623f3"> 4655</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_5               ((u32)0x00002000)        </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04656"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2bd34f98ee23b7a58ac63cd195c00d70"> 4656</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_6               ((u32)0x00004000)        </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04657"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0f485579592b7fdf2e480523ee220418"> 4657</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_7               ((u32)0x00008000)        </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04659"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac8ef1e0f4db1e2792b0939f9058a149b"> 4659</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3                 ((u32)0x00FF0000)        </span><span class="comment">/* MEMHOLD3[7:0] bits (Common memory 3 hold time) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04660"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa1abd4698bb45c784b23b8d431eb90f1"> 4660</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_0               ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04661"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0a93e71d784bdb1cd115805feac42d6b"> 4661</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_1               ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04662"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a20a5443b5236e71b8dfe0620abffbd68"> 4662</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_2               ((u32)0x00040000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04663"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3b330eabb266b26cf6aa93b12bfe7b38"> 4663</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_3               ((u32)0x00080000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04664"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac6d1864268bb87124d127d92e8db54dc"> 4664</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_4               ((u32)0x00100000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04665"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8968569a91c0b5d6c456074ddfc98aa3"> 4665</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_5               ((u32)0x00200000)        </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04666"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af40967f9e19b41e2692b7fe1177b8629"> 4666</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_6               ((u32)0x00400000)        </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04667"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af0da29e1e300e47aebb0bd47bf5f0563"> 4667</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_7               ((u32)0x00800000)        </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04669"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3a77d54c66589f233792d30fc83e7f12"> 4669</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3                  ((u32)0xFF000000)        </span><span class="comment">/* MEMHIZ3[7:0] bits (Common memory 3 databus HiZ time) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04670"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2d8453ab8a7488ff13c681154bfd293c"> 4670</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_0                ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04671"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af023951ad4fd31a691cc26fc3c27ec46"> 4671</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_1                ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04672"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaf8d790834161e0224c878cd8eab190e"> 4672</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_2                ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04673"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a26daeb039123824e2de5fdd64cb3a1ff"> 4673</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_3                ((u32)0x08000000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04674"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afd06d96e44933ce665b2af8c2a4098e4"> 4674</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_4                ((u32)0x10000000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04675"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aef1254b2e2251da2b30aa297d1d0a1f8"> 4675</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_5                ((u32)0x20000000)        </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04676"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af33c72c5ab0747d587a801835cf1a897"> 4676</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_6                ((u32)0x40000000)        </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04677"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa7304d0d28edd32a70be474e656fbf8e"> 4677</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_7                ((u32)0x80000000)        </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;</div>
<div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;<span class="comment">/******************  Bit definition for FSMC_PMEM4 register  ******************/</span></div>
<div class="line"><a name="l04681"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3b5cb5385ce2cef772ee4493c25617aa"> 4681</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMSET4                  ((u32)0x000000FF)        </span><span class="comment">/* MEMSET4[7:0] bits (Common memory 4 setup time) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04682"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6df1a1190522593b71da113c7ea8cfab"> 4682</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_0                ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04683"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6fa76a9c077f40e973df8fe6903c69c4"> 4683</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_1                ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04684"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a03ddc1ecb61313593976bf70aec06e9f"> 4684</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_2                ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04685"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4280253a6049c7739c6b70a6d7940998"> 4685</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_3                ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04686"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a153d7b557dc40b797f93bf5593808279"> 4686</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_4                ((u32)0x00000010)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04687"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abc8fc6eadc2e952227c121b6d6114834"> 4687</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_5                ((u32)0x00000020)        </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04688"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aecce633b6da6db82000f1d39dc23bb3b"> 4688</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_6                ((u32)0x00000040)        </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04689"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a04c68698ff6f47551244ae5a26893059"> 4689</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_7                ((u32)0x00000080)        </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04691"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9673f81abf15ad70d09520db9ddfc58d"> 4691</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4                 ((u32)0x0000FF00)        </span><span class="comment">/* MEMWAIT4[7:0] bits (Common memory 4 wait time) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04692"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9c88b294c963e5be76da4bf3048af411"> 4692</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_0               ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04693"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a24d45891fa0a503d81f68f62f5fd18e5"> 4693</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_1               ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04694"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af1fa35a7722b6339a7cef85b5be2280d"> 4694</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_2               ((u32)0x00000400)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04695"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a929f7f1066e3f2d69c72126615d06cb0"> 4695</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_3               ((u32)0x00000800)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04696"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5282e3d9205f778b67ef00c27beb2918"> 4696</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_4               ((u32)0x00001000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04697"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1eed44a0b89a9f14b08c4ab2578ca5cc"> 4697</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_5               ((u32)0x00002000)        </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04698"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab2429913d3b7993dfda75413f0a72bf4"> 4698</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_6               ((u32)0x00004000)        </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04699"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a247eb296ad16d1c7f2ebea0ca85619f9"> 4699</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_7               ((u32)0x00008000)        </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04701"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5028f0c2a642b7faedf602f0b2c0d64c"> 4701</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4                 ((u32)0x00FF0000)        </span><span class="comment">/* MEMHOLD4[7:0] bits (Common memory 4 hold time) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04702"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af07eef15a372886fda3182f49e2e912e"> 4702</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_0               ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04703"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa05a691ca81b6fe6df07adb1c5142597"> 4703</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_1               ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04704"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aafd4f50c33f4ec69e878983fb6065c73"> 4704</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_2               ((u32)0x00040000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04705"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac3cf67d6699d41fc042aed2be6d6aef0"> 4705</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_3               ((u32)0x00080000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04706"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a963acb8aef1a1e3f7f369421a3f9bfd9"> 4706</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_4               ((u32)0x00100000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04707"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac3ca8c6eb5fde2be7d38bde8aedb5522"> 4707</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_5               ((u32)0x00200000)        </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04708"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae0352f9aa02c4037d690b516d7385d27"> 4708</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_6               ((u32)0x00400000)        </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04709"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a880aa86c933687f7565b7ab79776923e"> 4709</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_7               ((u32)0x00800000)        </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04711"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6b194500112e61e5dd41ded843bb08c6"> 4711</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4                  ((u32)0xFF000000)        </span><span class="comment">/* MEMHIZ4[7:0] bits (Common memory 4 databus HiZ time) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04712"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9298e847d13d24cbe87a3c477af9f02c"> 4712</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_0                ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04713"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a591eb0822bbb91c4ba12f80d35424c4c"> 4713</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_1                ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04714"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6db858408154b3694bb1fdc995f7e069"> 4714</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_2                ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04715"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0e38ef7ec628928bea867de00af9b206"> 4715</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_3                ((u32)0x08000000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04716"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a81a86c24f41bd5363793953df972d941"> 4716</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_4                ((u32)0x10000000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04717"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a08a6ec2df1aa20cfcfacaed7e60417a0"> 4717</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_5                ((u32)0x20000000)        </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04718"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a443fff9e0a661cce0d3fe96886eceb0b"> 4718</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_6                ((u32)0x40000000)        </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04719"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a90cf92af2475f9f7cadbb9553225260d"> 4719</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_7                ((u32)0x80000000)        </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;</div>
<div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;<span class="comment">/******************  Bit definition for FSMC_PATT2 register  ******************/</span></div>
<div class="line"><a name="l04723"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aab6cd1418de73ee3b214be589912e45f"> 4723</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTSET2                  ((u32)0x000000FF)        </span><span class="comment">/* ATTSET2[7:0] bits (Attribute memory 2 setup time) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04724"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aab4718770edfb1b9b96df7410a58f79b"> 4724</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT2_ATTSET2_0                ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04725"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4cde8c8360b22a3fb63615b4274653c9"> 4725</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT2_ATTSET2_1                ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04726"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae80034b8760da9dd1faaf7e326b6002a"> 4726</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT2_ATTSET2_2                ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04727"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a11924ff951b3e939d2d20807901a82bf"> 4727</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT2_ATTSET2_3                ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04728"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad1b81efbb998d5e86685075396fd83b0"> 4728</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT2_ATTSET2_4                ((u32)0x00000010)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04729"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3e89896b03049ad636484b44c7ecd670"> 4729</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT2_ATTSET2_5                ((u32)0x00000020)        </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04730"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac751391f5acb1f3229ca65a3424d316d"> 4730</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT2_ATTSET2_6                ((u32)0x00000040)        </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04731"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abb0f3115642332e5aef5cfa1b6b719d8"> 4731</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT2_ATTSET2_7                ((u32)0x00000080)        </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04733"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6fda97184969b04e909ac97d31da48e6"> 4733</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2                 ((u32)0x0000FF00)        </span><span class="comment">/* ATTWAIT2[7:0] bits (Attribute memory 2 wait time) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04734"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af43a2874230fbe9b87f9495a736b9363"> 4734</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_0               ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04735"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aad30fbb45343ced8deb9bbc062dba46b"> 4735</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_1               ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04736"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae78c7794f66cd2063464ab2e6ef2bd07"> 4736</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_2               ((u32)0x00000400)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04737"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a82c2de9009c75560a342122937b25853"> 4737</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_3               ((u32)0x00000800)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04738"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae80b6a2fc197435f6b50b4ba035fb5fe"> 4738</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_4               ((u32)0x00001000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04739"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac924773c5fcbee73186600247618d10b"> 4739</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_5               ((u32)0x00002000)        </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04740"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a70b22c0b9a32e473f0eb56952ba58d95"> 4740</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_6               ((u32)0x00004000)        </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04741"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2ade8feb15ddcef159ccf3ff55fb0c24"> 4741</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_7               ((u32)0x00008000)        </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04743"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad007c3c6fbef432a5e6bb08bd6e0b1ce"> 4743</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2                 ((u32)0x00FF0000)        </span><span class="comment">/* ATTHOLD2[7:0] bits (Attribute memory 2 hold time) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04744"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5b5e19eb38592e84b9c0f3f57df51892"> 4744</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_0               ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04745"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a13dface112bf1300689a4f00ba31abac"> 4745</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_1               ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04746"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aea0e1b34ac27f20c85db0f96eaeff994"> 4746</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_2               ((u32)0x00040000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04747"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1582860673c5e72f9441095d5af7b8ad"> 4747</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_3               ((u32)0x00080000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04748"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acdd679f3b80617291639cafcdd8f77d1"> 4748</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_4               ((u32)0x00100000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04749"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a34e89cd935ec26279bc9876d9dd07b07"> 4749</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_5               ((u32)0x00200000)        </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04750"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a12c42d6d5746ef8d763d36b04f6e4644"> 4750</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_6               ((u32)0x00400000)        </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04751"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a93558ba1372a3709316b4734160b3874"> 4751</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_7               ((u32)0x00800000)        </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04753"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae2726cd505612675158551fd9eed763f"> 4753</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2                  ((u32)0xFF000000)        </span><span class="comment">/* ATTHIZ2[7:0] bits (Attribute memory 2 databus HiZ time) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04754"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae1ff9b8faa8372116ca931826d18a9c7"> 4754</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_0                ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04755"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aac4081b55783073164985488c9d4d6b8"> 4755</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_1                ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04756"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa3cc10b4217452bae11c69ed9f6f1844"> 4756</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_2                ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04757"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a93e2929a1bcde578f374bbebaa9482d1"> 4757</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_3                ((u32)0x08000000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04758"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac536419b5ef258fa3f9140387e2f134f"> 4758</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_4                ((u32)0x10000000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04759"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5deab3153671ff06832dd651372f9ca7"> 4759</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_5                ((u32)0x20000000)        </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04760"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a047723a357976aca5bdf6575327986d2"> 4760</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_6                ((u32)0x40000000)        </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04761"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a859a5af02e12a11e7548085e9e186547"> 4761</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_7                ((u32)0x80000000)        </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;</div>
<div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;<span class="comment">/******************  Bit definition for FSMC_PATT3 register  ******************/</span></div>
<div class="line"><a name="l04765"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae0487c57e948411f16c3a35927e60dd5"> 4765</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTSET3                  ((u32)0x000000FF)        </span><span class="comment">/* ATTSET3[7:0] bits (Attribute memory 3 setup time) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04766"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0e68a5b1bb5996422eac084d586359d4"> 4766</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT3_ATTSET3_0                ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04767"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2d8bd09ad36ab8cae67f87cb930ea428"> 4767</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT3_ATTSET3_1                ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04768"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a29b9389601899ce2731c612ad05d9a96"> 4768</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT3_ATTSET3_2                ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04769"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a97893656a7b65ec5420382de0b264a11"> 4769</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT3_ATTSET3_3                ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04770"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9a6993a1cc304b9300bdc365c2827d43"> 4770</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT3_ATTSET3_4                ((u32)0x00000010)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04771"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8cf65f61ce823183c3866607cab6bd09"> 4771</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT3_ATTSET3_5                ((u32)0x00000020)        </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04772"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab2d5a3dd16094a6279766692694aa16b"> 4772</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT3_ATTSET3_6                ((u32)0x00000040)        </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04773"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7668853b7956cdb13fd73ed10faf4526"> 4773</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT3_ATTSET3_7                ((u32)0x00000080)        </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04775"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad8aaf4c77a663cab07ac6c365a271599"> 4775</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3                 ((u32)0x0000FF00)        </span><span class="comment">/* ATTWAIT3[7:0] bits (Attribute memory 3 wait time) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04776"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac5c5500a07e7885de5c372c55f147836"> 4776</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_0               ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04777"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#addddbd0a403b2aeefcfdb28a7da56bf0"> 4777</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_1               ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04778"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac34cbe7e282e1074e6c4b9645e48db2f"> 4778</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_2               ((u32)0x00000400)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04779"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a771f2a5acde98a9760eb8a1338f416a3"> 4779</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_3               ((u32)0x00000800)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04780"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1bcc944836a379b2b878d5129ff94ddb"> 4780</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_4               ((u32)0x00001000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04781"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acf722482193ca6a1bf90f17af567e019"> 4781</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_5               ((u32)0x00002000)        </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04782"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac2cc3ce135f309f7574f0c3d1a0ffe88"> 4782</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_6               ((u32)0x00004000)        </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04783"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa66342cc1db5dcad99153b5a2f22140e"> 4783</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_7               ((u32)0x00008000)        </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04785"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab3a2e634d0f5e3c9716c0910e1efda60"> 4785</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3                 ((u32)0x00FF0000)        </span><span class="comment">/* ATTHOLD3[7:0] bits (Attribute memory 3 hold time) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04786"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad34a9f1b84d670c4132c56fa30ca26f0"> 4786</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_0               ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04787"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5b2ed392d654694fc330c6721bed5728"> 4787</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_1               ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04788"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a679d3ea50788981dac810ec62bc372f0"> 4788</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_2               ((u32)0x00040000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04789"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a75d74cf52f238826e87d3a3c27b52acc"> 4789</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_3               ((u32)0x00080000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04790"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa8d656d40279e1655a6682dcc2762e92"> 4790</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_4               ((u32)0x00100000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04791"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afee75f2fcf37e20e983732f258f85371"> 4791</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_5               ((u32)0x00200000)        </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04792"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a777b93e1e3c802ede605644d3ff3bba7"> 4792</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_6               ((u32)0x00400000)        </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04793"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a39acada8d54a7a14d3838d042397bd74"> 4793</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_7               ((u32)0x00800000)        </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04795"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aea9d34b131aa7db353eef060ca37788c"> 4795</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3                  ((u32)0xFF000000)        </span><span class="comment">/* ATTHIZ3[7:0] bits (Attribute memory 3 databus HiZ time) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04796"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5bc6736af23f6f033568e0085cd19964"> 4796</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_0                ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04797"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a41270d0ae8670f39b886b49e47e8195b"> 4797</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_1                ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04798"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a988ec453492aafacf205895c5398caf2"> 4798</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_2                ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04799"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a48885375147c060687bbccc6a234ce39"> 4799</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_3                ((u32)0x08000000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04800"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5ea193881223470d7b6a6ca3e3474a84"> 4800</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_4                ((u32)0x10000000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04801"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7ab1f4cb68cfb8717d2b29e3a84987b1"> 4801</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_5                ((u32)0x20000000)        </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04802"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a44fd348b342ec248b821123f3310f475"> 4802</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_6                ((u32)0x40000000)        </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04803"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0ff1a3acc9bbab229000d48845ea1863"> 4803</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_7                ((u32)0x80000000)        </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;</div>
<div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;<span class="comment">/******************  Bit definition for FSMC_PATT4 register  ******************/</span></div>
<div class="line"><a name="l04807"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7f4d8fb0d47b4a3fddf55c2532dd3159"> 4807</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTSET4                  ((u32)0x000000FF)        </span><span class="comment">/* ATTSET4[7:0] bits (Attribute memory 4 setup time) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04808"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1dac8bcf03610eb2d43b557f4d81532a"> 4808</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT4_ATTSET4_0                ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04809"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aac2576c2a95871cbf9babd0778372571"> 4809</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT4_ATTSET4_1                ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04810"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a88e760bbe9714ac07f381de3af0abc36"> 4810</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT4_ATTSET4_2                ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04811"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4b472fd4848733a921998f0305b5bc02"> 4811</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT4_ATTSET4_3                ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04812"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae7d0c69190a0d78fedc875c3dc6b9037"> 4812</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT4_ATTSET4_4                ((u32)0x00000010)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04813"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a168c6f16be9721a5ea0e31230bd1939b"> 4813</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT4_ATTSET4_5                ((u32)0x00000020)        </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04814"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a72fe744c036b2acc4fff8733ac48b0ae"> 4814</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT4_ATTSET4_6                ((u32)0x00000040)        </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04815"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4529b17de7cb4eeeff25496620978adc"> 4815</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT4_ATTSET4_7                ((u32)0x00000080)        </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04817"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a01edeaedc31867997a188fa89cab2ec0"> 4817</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4                 ((u32)0x0000FF00)        </span><span class="comment">/* ATTWAIT4[7:0] bits (Attribute memory 4 wait time) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04818"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5da7db34cd23f3126f224a0b845a66a8"> 4818</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_0               ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04819"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a14644aa2ed55afe2094015d74843a994"> 4819</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_1               ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04820"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af1023d5ae8fab70e7fdfbaff4ed46657"> 4820</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_2               ((u32)0x00000400)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04821"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a906c9684ffcd8f0f9222cbfd0e21885a"> 4821</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_3               ((u32)0x00000800)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04822"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae8d341a7448f645a2f849e591515f020"> 4822</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_4               ((u32)0x00001000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04823"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af278272c5fdaa8fa7c84e1c095690632"> 4823</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_5               ((u32)0x00002000)        </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04824"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3126347e126717a761af0b6e44b9d72d"> 4824</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_6               ((u32)0x00004000)        </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04825"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a34afb78710ca450ac7065f0bc263075c"> 4825</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_7               ((u32)0x00008000)        </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04827"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0bf06c395d55c775b4fbe202bac517a6"> 4827</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4                 ((u32)0x00FF0000)        </span><span class="comment">/* ATTHOLD4[7:0] bits (Attribute memory 4 hold time) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04828"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad5c97b102bd1f2b61dcfb793c0d61d66"> 4828</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_0               ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04829"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a738c8d87ebcdff68725a54ff7f39675d"> 4829</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_1               ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04830"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6d9610198e4710ca394e3aeb32aa229f"> 4830</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_2               ((u32)0x00040000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04831"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#add14059e9f658f37b3a1f18786395717"> 4831</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_3               ((u32)0x00080000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04832"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7a39fa40e2d4990097e31b47ad85283a"> 4832</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_4               ((u32)0x00100000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04833"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a239e412f20305d58416f10a79e253a87"> 4833</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_5               ((u32)0x00200000)        </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04834"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aff1aac62acdf71077ee4a9e8e9e6d2d6"> 4834</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_6               ((u32)0x00400000)        </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04835"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a836fd2ad42b0c9f6d0eb651589d04123"> 4835</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_7               ((u32)0x00800000)        </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04837"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a35948e4e9e5ce9d674e9e70ca2aeafe3"> 4837</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4                  ((u32)0xFF000000)        </span><span class="comment">/* ATTHIZ4[7:0] bits (Attribute memory 4 databus HiZ time) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04838"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5b746d7b655f6379af4dd4d5ba842492"> 4838</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_0                ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04839"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac2dd87929111fc0c888dd7c311f8eba3"> 4839</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_1                ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04840"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a353c0709e22a06998f05b908a597f525"> 4840</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_2                ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04841"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa777a5d42ac1e36044d7b18ffdd61a21"> 4841</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_3                ((u32)0x08000000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04842"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a65c1778d08bfe2a40961f6acf023b9d4"> 4842</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_4                ((u32)0x10000000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04843"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aadb7001986c9a4c28052b46657ad7a7e"> 4843</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_5                ((u32)0x20000000)        </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04844"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa11a8d896354bd1c6645ac096db8e065"> 4844</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_6                ((u32)0x40000000)        </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04845"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1a054f48705ec3fef0686c576f414f29"> 4845</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_7                ((u32)0x80000000)        </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;</div>
<div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;<span class="comment">/******************  Bit definition for FSMC_PIO4 register  *******************/</span></div>
<div class="line"><a name="l04849"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af14b77f09f496a1325b5384eef54dd4a"> 4849</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4                    ((u32)0x000000FF)        </span><span class="comment">/* IOSET4[7:0] bits (I/O 4 setup time) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04850"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a29c07a816f3065ae0c9287b6e3e0e967"> 4850</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PIO4_IOSET4_0                  ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04851"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac31898a52e172935f354819c50d3ef8d"> 4851</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PIO4_IOSET4_1                  ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04852"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af35797347825725faef495c676269927"> 4852</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PIO4_IOSET4_2                  ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04853"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae45109e3dcc3c3a15efd13eddffdd8c9"> 4853</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PIO4_IOSET4_3                  ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04854"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a349e3a58f832fbc9de16955521355c29"> 4854</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PIO4_IOSET4_4                  ((u32)0x00000010)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04855"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af3304545838a6e20742b0203e0cb023a"> 4855</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PIO4_IOSET4_5                  ((u32)0x00000020)        </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04856"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a800ab779078734ca86eedb6c9e77bc57"> 4856</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PIO4_IOSET4_6                  ((u32)0x00000040)        </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04857"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7e29b066726c486c6503d417d18904b1"> 4857</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PIO4_IOSET4_7                  ((u32)0x00000080)        </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04859"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a035a0645caab3851714123302dd0af1c"> 4859</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4                   ((u32)0x0000FF00)        </span><span class="comment">/* IOWAIT4[7:0] bits (I/O 4 wait time) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04860"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afb868a5bf3d33997c782f296440cabf7"> 4860</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_0                 ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04861"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaa48c96fedf31c6ab444828d60e471da"> 4861</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_1                 ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04862"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a342e42235a123ea11544b1a230b07a75"> 4862</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_2                 ((u32)0x00000400)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04863"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9c012d7c41f51516580766d6ac36d82f"> 4863</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_3                 ((u32)0x00000800)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04864"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5331b528505a31a2b39deca7a5ddba02"> 4864</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_4                 ((u32)0x00001000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04865"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aabbfbc377efde5170ac484795a0a4215"> 4865</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_5                 ((u32)0x00002000)        </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04866"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0be64ff24a6ccb7eef471ad2ad0e283b"> 4866</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_6                 ((u32)0x00004000)        </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04867"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3e3fc1b8cfa57116c0521cafd7e733cc"> 4867</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_7                 ((u32)0x00008000)        </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04869"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab55064df0d9fab8a072da6baa7b85878"> 4869</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4                   ((u32)0x00FF0000)        </span><span class="comment">/* IOHOLD4[7:0] bits (I/O 4 hold time) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04870"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adc1a288b385fcf83bfa95da479d387a4"> 4870</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_0                 ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04871"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a402d7221ee27ce71d1b8bb18539d8307"> 4871</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_1                 ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04872"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a274c5b835ec95c97c4f1c6ebbf72a096"> 4872</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_2                 ((u32)0x00040000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04873"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a519b9b4ae5b136769278eb98eb10c3a6"> 4873</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_3                 ((u32)0x00080000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04874"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab2d013be2823d9ea9b81f8f76331c11d"> 4874</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_4                 ((u32)0x00100000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04875"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5a14c965f1ff993e0976aaefe638e2f6"> 4875</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_5                 ((u32)0x00200000)        </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04876"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a49411f21445032ad8eaca19e89d204bc"> 4876</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_6                 ((u32)0x00400000)        </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04877"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a323dcc3be986d57d14b794cca0038953"> 4877</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_7                 ((u32)0x00800000)        </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04879"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4cce93379430df64fd697ad772bc477d"> 4879</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4                    ((u32)0xFF000000)        </span><span class="comment">/* IOHIZ4[7:0] bits (I/O 4 databus HiZ time) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04880"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaf3b5c59e3eb4e259ddb722b1e536e5c"> 4880</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_0                  ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04881"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3e8c66264d4ec7b69de613cb528cfee2"> 4881</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_1                  ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04882"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab943b8acd274a8892e691ffab36a6a21"> 4882</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_2                  ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04883"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4184c40fd57a850605ac12c73553b6ba"> 4883</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_3                  ((u32)0x08000000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04884"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9f966bdf26f7fa0f52076438219df7ee"> 4884</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_4                  ((u32)0x10000000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04885"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9ba68883e73a331543a2990a76d1e91a"> 4885</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_5                  ((u32)0x20000000)        </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04886"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8b2c084a1dfbf7fb7bd922faa48bad8a"> 4886</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_6                  ((u32)0x40000000)        </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04887"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abc8aef29e6eaecd3ff2c13bae143b8b4"> 4887</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_7                  ((u32)0x80000000)        </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;</div>
<div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;<span class="comment">/******************  Bit definition for FSMC_ECCR2 register  ******************/</span></div>
<div class="line"><a name="l04891"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a43da355ad2eb7d974488a02921b1b2ba"> 4891</a></span>&#160;<span class="preprocessor">#define  FSMC_ECCR2_ECC2                     ((u32)0xFFFFFFFF)        </span><span class="comment">/* ECC result */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;<span class="comment">/******************  Bit definition for FSMC_ECCR3 register  ******************/</span></div>
<div class="line"><a name="l04894"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a798b288a17d84edc99ff1f5f81cf70be"> 4894</a></span>&#160;<span class="preprocessor">#define  FSMC_ECCR3_ECC3                     ((u32)0xFFFFFFFF)        </span><span class="comment">/* ECC result */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;</div>
<div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;</div>
<div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;<span class="comment">/*                           SD host Interface                                */</span></div>
<div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;</div>
<div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;<span class="comment">/******************  Bit definition for SDIO_POWER register  ******************/</span></div>
<div class="line"><a name="l04905"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af125c56eeb40163b617c9fb6329da67f"> 4905</a></span>&#160;<span class="preprocessor">#define  SDIO_POWER_PWRCTRL                  ((u8)0x03)               </span><span class="comment">/* PWRCTRL[1:0] bits (Power supply control bits) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04906"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa82b7689b02f54318d3f629d70b85098"> 4906</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_POWER_PWRCTRL_0                ((u8)0x01)               </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04907"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#add149efb1d6062f37165ac01268a875e"> 4907</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_POWER_PWRCTRL_1                ((u8)0x02)               </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;</div>
<div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;<span class="comment">/******************  Bit definition for SDIO_CLKCR register  ******************/</span></div>
<div class="line"><a name="l04911"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a316271d0147b22c6267fc563d4c24424"> 4911</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_CLKDIV                   ((u16)0x00FF)            </span><span class="comment">/* Clock divide factor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04912"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af27847573683f91dbfe387a2571b514f"> 4912</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_CLKCR_CLKEN                    ((u16)0x0100)            </span><span class="comment">/* Clock enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04913"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afbb618f32aef2970fd8b8b285f7b4118"> 4913</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_CLKCR_PWRSAV                   ((u16)0x0200)            </span><span class="comment">/* Power saving configuration bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04914"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1f362c1d228156c50639d79b9be99c9b"> 4914</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_CLKCR_BYPASS                   ((u16)0x0400)            </span><span class="comment">/* Clock divider bypass enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04916"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae9d57d7917c39bdc5309506e8c28b7d7"> 4916</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_WIDBUS                   ((u16)0x1800)            </span><span class="comment">/* WIDBUS[1:0] bits (Wide bus mode enable bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04917"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab532dbf366c3fb731488017b0a794151"> 4917</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_CLKCR_WIDBUS_0                 ((u16)0x0800)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04918"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a49f3e7998bca487f5354ef6f8dffbb21"> 4918</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_CLKCR_WIDBUS_1                 ((u16)0x1000)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04920"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad124bd76f6543497c90372e182ec48a2"> 4920</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_NEGEDGE                  ((u16)0x2000)            </span><span class="comment">/* SDIO_CK dephasing selection bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04921"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a693d7b533dd5a5a668bc13b4365b18dc"> 4921</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_CLKCR_HWFC_EN                  ((u16)0x4000)            </span><span class="comment">/* HW Flow Control enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;</div>
<div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;<span class="comment">/*******************  Bit definition for SDIO_ARG register  *******************/</span></div>
<div class="line"><a name="l04925"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2d917a4fdc7442e270c2c727df78b819"> 4925</a></span>&#160;<span class="preprocessor">#define  SDIO_ARG_CMDARG                     ((u32)0xFFFFFFFF)            </span><span class="comment">/* Command argument */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;</div>
<div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;<span class="comment">/*******************  Bit definition for SDIO_CMD register  *******************/</span></div>
<div class="line"><a name="l04929"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af91b593b5681a68db5ff9fd11600c9c8"> 4929</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_CMDINDEX                   ((u16)0x003F)            </span><span class="comment">/* Command Index */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04931"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5d617f0e08d697c3b263e6a79f417d0f"> 4931</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_WAITRESP                   ((u16)0x00C0)            </span><span class="comment">/* WAITRESP[1:0] bits (Wait for response bits) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04932"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae5797a389fecf611dccd483658b822fa"> 4932</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_CMD_WAITRESP_0                 ((u16)0x0040)            </span><span class="comment">/*  Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04933"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8f5457b48feda0056466e5c380c44373"> 4933</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_CMD_WAITRESP_1                 ((u16)0x0080)            </span><span class="comment">/*  Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04935"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4b037f34e297f38d56b14d46d008ef58"> 4935</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_WAITINT                    ((u16)0x0100)            </span><span class="comment">/* CPSM Waits for Interrupt Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04936"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af4118c9200bae6732764f6c87a0962a9"> 4936</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_CMD_WAITPEND                   ((u16)0x0200)            </span><span class="comment">/* CPSM Waits for ends of data transfer (CmdPend internal signal) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04937"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a982f3fd09ce7e31709e0628b1fae86b8"> 4937</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_CMD_CPSMEN                     ((u16)0x0400)            </span><span class="comment">/* Command path state machine (CPSM) Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04938"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad560080c3e7ab5aeafe151dafcc64368"> 4938</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_CMD_SDIOSUSPEND                ((u16)0x0800)            </span><span class="comment">/* SD I/O suspend command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04939"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a905b78ecf464857e6501ef5fd5e6ef1b"> 4939</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_CMD_ENCMDCOMPL                 ((u16)0x1000)            </span><span class="comment">/* Enable CMD completion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04940"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3a9d5b2366ec7ca38db9d6d9f0f63f81"> 4940</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_CMD_NIEN                       ((u16)0x2000)            </span><span class="comment">/* Not Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04941"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a87422225274de986e7abe6b2a91a79c5"> 4941</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_CMD_CEATACMD                   ((u16)0x4000)            </span><span class="comment">/* CE-ATA command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;</div>
<div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;<span class="comment">/*****************  Bit definition for SDIO_RESPCMD register  *****************/</span></div>
<div class="line"><a name="l04945"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a27f9a6cbfd364bbb050b526ebc01d2d7"> 4945</a></span>&#160;<span class="preprocessor">#define  SDIO_RESPCMD_RESPCMD                ((u8)0x3F)               </span><span class="comment">/* Response command index */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;</div>
<div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;<span class="comment">/******************  Bit definition for SDIO_RESP0 register  ******************/</span></div>
<div class="line"><a name="l04949"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a56a55231f7a91cfd2cefaca0f6135cbc"> 4949</a></span>&#160;<span class="preprocessor">#define  SDIO_RESP0_CARDSTATUS0              ((u32)0xFFFFFFFF)        </span><span class="comment">/* Card Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;</div>
<div class="line"><a name="l04952"></a><span class="lineno"> 4952</span>&#160;<span class="comment">/******************  Bit definition for SDIO_RESP1 register  ******************/</span></div>
<div class="line"><a name="l04953"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1d20abddfc99835a2954eda5899f6db1"> 4953</a></span>&#160;<span class="preprocessor">#define  SDIO_RESP1_CARDSTATUS1              ((u32)0xFFFFFFFF)        </span><span class="comment">/* Card Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160;</div>
<div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;<span class="comment">/******************  Bit definition for SDIO_RESP2 register  ******************/</span></div>
<div class="line"><a name="l04957"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a31a482ff36bde1df56ab603c864c4066"> 4957</a></span>&#160;<span class="preprocessor">#define  SDIO_RESP2_CARDSTATUS2              ((u32)0xFFFFFFFF)        </span><span class="comment">/* Card Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;</div>
<div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;<span class="comment">/******************  Bit definition for SDIO_RESP3 register  ******************/</span></div>
<div class="line"><a name="l04961"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1075c96b5818b0500d5cce231ace89cf"> 4961</a></span>&#160;<span class="preprocessor">#define  SDIO_RESP3_CARDSTATUS3              ((u32)0xFFFFFFFF)        </span><span class="comment">/* Card Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;</div>
<div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;<span class="comment">/******************  Bit definition for SDIO_RESP4 register  ******************/</span></div>
<div class="line"><a name="l04965"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a407ab1e46a80426602ab36e86457da26"> 4965</a></span>&#160;<span class="preprocessor">#define  SDIO_RESP4_CARDSTATUS4              ((u32)0xFFFFFFFF)        </span><span class="comment">/* Card Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;</div>
<div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;<span class="comment">/******************  Bit definition for SDIO_DTIMER register  *****************/</span></div>
<div class="line"><a name="l04969"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a27e45eea9ce17b7251f10ea763180690"> 4969</a></span>&#160;<span class="preprocessor">#define  SDIO_DTIMER_DATATIME                ((u32)0xFFFFFFFF)        </span><span class="comment">/* Data timeout period. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;</div>
<div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;<span class="comment">/******************  Bit definition for SDIO_DLEN register  *******************/</span></div>
<div class="line"><a name="l04973"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4d3b07bca9aec8ef5456ba9b73f13adb"> 4973</a></span>&#160;<span class="preprocessor">#define  SDIO_DLEN_DATALENGTH                ((u32)0x01FFFFFF)        </span><span class="comment">/* Data length value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160;</div>
<div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160;<span class="comment">/******************  Bit definition for SDIO_DCTRL register  ******************/</span></div>
<div class="line"><a name="l04977"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa03ff8fb9ff70e0a623a5c1f7aa2bc9a"> 4977</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DTEN                     ((u16)0x0001)            </span><span class="comment">/* Data transfer enabled bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04978"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a801fe27f7175a308d56776db19776c93"> 4978</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_DCTRL_DTDIR                    ((u16)0x0002)            </span><span class="comment">/* Data transfer direction selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04979"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa90cd50ae364b992ca8ccab319eb5513"> 4979</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_DCTRL_DTMODE                   ((u16)0x0004)            </span><span class="comment">/* Data transfer mode selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04980"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a03a2148910ae02dde7e4cd63e0f5e008"> 4980</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_DCTRL_DMAEN                    ((u16)0x0008)            </span><span class="comment">/* DMA enabled bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04982"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a948072d8a6db53d0c377944523a4b15a"> 4982</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE               ((u16)0x00F0)            </span><span class="comment">/* DBLOCKSIZE[3:0] bits (Data block size) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04983"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a51e2cb99cf325bb32c8910204b1507db"> 4983</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_0             ((u16)0x0010)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04984"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0add3ad2b72a21e7f8d48da3ea0b3d0f"> 4984</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_1             ((u16)0x0020)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04985"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a93825036eceb86872e2ca179c63163ec"> 4985</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_2             ((u16)0x0040)            </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04986"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac2025aa63b595bfccc747b99caec8799"> 4986</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_3             ((u16)0x0080)            </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04988"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afe9600da3e751118d49ea14ce44e91b9"> 4988</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_RWSTART                  ((u16)0x0100)            </span><span class="comment">/* Read wait start */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04989"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3f1b5b6a32ce712fbb3767090b1b045e"> 4989</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_DCTRL_RWSTOP                   ((u16)0x0200)            </span><span class="comment">/* Read wait stop */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04990"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4bf721a25f656b3de6fa0b0fe32edb6a"> 4990</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_DCTRL_RWMOD                    ((u16)0x0400)            </span><span class="comment">/* Read wait mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04991"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa16b4c4037cf974162a591aea753fc21"> 4991</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_DCTRL_SDIOEN                   ((u16)0x0800)            </span><span class="comment">/* SD I/O enable functions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;</div>
<div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;<span class="comment">/******************  Bit definition for SDIO_DCOUNT register  *****************/</span></div>
<div class="line"><a name="l04995"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2f8ab9dfe9d4f809b61fa2b7826adbde"> 4995</a></span>&#160;<span class="preprocessor">#define  SDIO_DCOUNT_DATACOUNT               ((u32)0x01FFFFFF)        </span><span class="comment">/* Data count value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;</div>
<div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;<span class="comment">/******************  Bit definition for SDIO_STA register  ********************/</span></div>
<div class="line"><a name="l04999"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad6dbe59c4bdd8b9a12b092cf84a9daef"> 4999</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_CCRCFAIL                   ((u32)0x00000001)        </span><span class="comment">/* Command response received (CRC check failed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05000"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a554d1f9986bf5c715dd6f27a6493ce31"> 5000</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_STA_DCRCFAIL                   ((u32)0x00000002)        </span><span class="comment">/* Data block sent/received (CRC check failed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05001"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae72c4f34bb3ccffeef1d7cdcb7415bdc"> 5001</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_STA_CTIMEOUT                   ((u32)0x00000004)        </span><span class="comment">/* Command response timeout */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05002"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8a2cad7ef3406a46ddba51f7ab5df94b"> 5002</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_STA_DTIMEOUT                   ((u32)0x00000008)        </span><span class="comment">/* Data timeout */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05003"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4b9dcdb8b90d8266eb0c5a2be81238aa"> 5003</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_STA_TXUNDERR                   ((u32)0x00000010)        </span><span class="comment">/* Transmit FIFO underrun error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05004"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad4b91289c9f6b773f928706ae8a5ddfc"> 5004</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_STA_RXOVERR                    ((u32)0x00000020)        </span><span class="comment">/* Received FIFO overrun error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05005"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a096f11117736a2252f1cd5c4cccdc6e6"> 5005</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_STA_CMDREND                    ((u32)0x00000040)        </span><span class="comment">/* Command response received (CRC check passed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05006"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa550641dc6aa942e1b524ad0e557a284"> 5006</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_STA_CMDSENT                    ((u32)0x00000080)        </span><span class="comment">/* Command sent (no response required) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05007"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afe7e354a903b957943cf5b6bed4cdf6b"> 5007</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_STA_DATAEND                    ((u32)0x00000100)        </span><span class="comment">/* Data end (data counter, SDIDCOUNT, is zero) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05008"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7a9ef8e72604e9997da23601a2dd84a4"> 5008</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_STA_STBITERR                   ((u32)0x00000200)        </span><span class="comment">/* Start bit not detected on all data signals in wide bus mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05009"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2fabf2c02cba6d4de1e90d8d1dc9793c"> 5009</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_STA_DBCKEND                    ((u32)0x00000400)        </span><span class="comment">/* Data block sent/received (CRC check passed) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05010"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a99ccdac7a223635ee5b38a4bae8f30cc"> 5010</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_STA_CMDACT                     ((u32)0x00000800)        </span><span class="comment">/* Command transfer in progress */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05011"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a908feb4957f48390bc2fc0bde47ac784"> 5011</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_STA_TXACT                      ((u32)0x00001000)        </span><span class="comment">/* Data transmit in progress */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05012"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aad2f52b50765fa449dcfabc39b099796"> 5012</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_STA_RXACT                      ((u32)0x00002000)        </span><span class="comment">/* Data receive in progress */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05013"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a62b9e38be5956dde69049154facc62fd"> 5013</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_STA_TXFIFOHE                   ((u32)0x00004000)        </span><span class="comment">/* Transmit FIFO Half Empty: at least 8 words can be written into the FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05014"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7916c47ee972376a0eaee584133ca36d"> 5014</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_STA_RXFIFOHF                   ((u32)0x00008000)        </span><span class="comment">/* Receive FIFO Half Full: there are at least 8 words in the FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05015"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae1497b46f9a906001dabb7d7604f6c05"> 5015</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_STA_TXFIFOF                    ((u32)0x00010000)        </span><span class="comment">/* Transmit FIFO full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05016"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a85f46f873ca5fe91a1e8206d157b9446"> 5016</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_STA_RXFIFOF                    ((u32)0x00020000)        </span><span class="comment">/* Receive FIFO full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05017"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4624f95c5224c631f99571b5454acd86"> 5017</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_STA_TXFIFOE                    ((u32)0x00040000)        </span><span class="comment">/* Transmit FIFO empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05018"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a44bf9f7321d65a3effd2df469a58a464"> 5018</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_STA_RXFIFOE                    ((u32)0x00080000)        </span><span class="comment">/* Receive FIFO empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05019"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a19b374518e813f7a1ac4aec3b24b7517"> 5019</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_STA_TXDAVL                     ((u32)0x00100000)        </span><span class="comment">/* Data available in transmit FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05020"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adcad9b8c0e3ccba1aa389d7713db6803"> 5020</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_STA_RXDAVL                     ((u32)0x00200000)        </span><span class="comment">/* Data available in receive FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05021"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5df3c10c37285faedb2d853aea4e63dc"> 5021</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_STA_SDIOIT                     ((u32)0x00400000)        </span><span class="comment">/* SDIO interrupt received */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05022"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5d8ef3b4157374fd2b5fc8ed12b77a0c"> 5022</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_STA_CEATAEND                   ((u32)0x00800000)        </span><span class="comment">/* CE-ATA command completion signal received for CMD61 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;</div>
<div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160;<span class="comment">/*******************  Bit definition for SDIO_ICR register  *******************/</span></div>
<div class="line"><a name="l05026"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a44708c45f675cf065f1c7fc9311d6e43"> 5026</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_CCRCFAILC                  ((u32)0x00000001)        </span><span class="comment">/* CCRCFAIL flag clear bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05027"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2cb6cde5f88a5d2b635a830dd401c4e0"> 5027</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_ICR_DCRCFAILC                  ((u32)0x00000002)        </span><span class="comment">/* DCRCFAIL flag clear bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05028"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac4d128bee8a97ae9971d42f844d2e297"> 5028</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_ICR_CTIMEOUTC                  ((u32)0x00000004)        </span><span class="comment">/* CTIMEOUT flag clear bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05029"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adcb64d3d07a5841ee9f18ff6bc75350b"> 5029</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_ICR_DTIMEOUTC                  ((u32)0x00000008)        </span><span class="comment">/* DTIMEOUT flag clear bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05030"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9628d77973f35d628924172831b029f8"> 5030</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_ICR_TXUNDERRC                  ((u32)0x00000010)        </span><span class="comment">/* TXUNDERR flag clear bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05031"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2513d040c7695b152b0b423ad6f5c81e"> 5031</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_ICR_RXOVERRC                   ((u32)0x00000020)        </span><span class="comment">/* RXOVERR flag clear bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05032"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8fb5c67aef48d5ee27b60107d938a58f"> 5032</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_ICR_CMDRENDC                   ((u32)0x00000040)        </span><span class="comment">/* CMDREND flag clear bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05033"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa27fe45ef7461caf704186630b26a196"> 5033</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_ICR_CMDSENTC                   ((u32)0x00000080)        </span><span class="comment">/* CMDSENT flag clear bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05034"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a527e1f9cd295845d5be9975cf26bae7e"> 5034</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_ICR_DATAENDC                   ((u32)0x00000100)        </span><span class="comment">/* DATAEND flag clear bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05035"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae614b5ab8a8aecbc3c1ce74645cdc28c"> 5035</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_ICR_STBITERRC                  ((u32)0x00000200)        </span><span class="comment">/* STBITERR flag clear bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05036"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adc5518c07e39dc1f91603737d1a7180b"> 5036</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_ICR_DBCKENDC                   ((u32)0x00000400)        </span><span class="comment">/* DBCKEND flag clear bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05037"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2990db729fb017dfd659dc6cf8823761"> 5037</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_ICR_SDIOITC                    ((u32)0x00400000)        </span><span class="comment">/* SDIOIT flag clear bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05038"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6f1cebd40fd1eafb59635b284c5a3f34"> 5038</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_ICR_CEATAENDC                  ((u32)0x00800000)        </span><span class="comment">/* CEATAEND flag clear bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;</div>
<div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;<span class="comment">/******************  Bit definition for SDIO_MASK register  *******************/</span></div>
<div class="line"><a name="l05042"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5e24d12a6c9af91337cb391d3ba698f3"> 5042</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CCRCFAILIE                ((u32)0x00000001)        </span><span class="comment">/* Command CRC Fail Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05043"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5e2e106a1f7792f054c6cc1f60906a09"> 5043</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_MASK_DCRCFAILIE                ((u32)0x00000002)        </span><span class="comment">/* Data CRC Fail Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05044"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a23f5a8c06e289522af0a679b08bdb014"> 5044</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_MASK_CTIMEOUTIE                ((u32)0x00000004)        </span><span class="comment">/* Command TimeOut Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05045"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7b4cc63338fe72abd76e5b399c47379b"> 5045</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_MASK_DTIMEOUTIE                ((u32)0x00000008)        </span><span class="comment">/* Data TimeOut Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05046"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1e02e525dc6ca1bb294b174e7391753d"> 5046</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_MASK_TXUNDERRIE                ((u32)0x00000010)        </span><span class="comment">/* Tx FIFO UnderRun Error Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05047"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a39f494cf2a6af6ced9eaeac751ea81e4"> 5047</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_MASK_RXOVERRIE                 ((u32)0x00000020)        </span><span class="comment">/* Rx FIFO OverRun Error Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05048"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5fdedfc60a2019ff5f64533fcdd0c3f1"> 5048</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_MASK_CMDRENDIE                 ((u32)0x00000040)        </span><span class="comment">/* Command Response Received Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05049"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0d541aea02974c03bd8a8426125c35ff"> 5049</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_MASK_CMDSENTIE                 ((u32)0x00000080)        </span><span class="comment">/* Command Sent Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05050"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae6398bd3e8312eea3b986ab59b80b466"> 5050</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_MASK_DATAENDIE                 ((u32)0x00000100)        </span><span class="comment">/* Data End Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05051"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4194bed51eb4a951a58a5d4062ba978f"> 5051</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_MASK_STBITERRIE                ((u32)0x00000200)        </span><span class="comment">/* Start Bit Error Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05052"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a947e5da36c9eeca0b48f3356067dff00"> 5052</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_MASK_DBCKENDIE                 ((u32)0x00000400)        </span><span class="comment">/* Data Block End Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05053"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad63b504f02ea0b1e5ec48962799fde88"> 5053</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_MASK_CMDACTIE                  ((u32)0x00000800)        </span><span class="comment">/* CCommand Acting Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05054"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9bbfbc3f69ab77171eb1a0058783b1e0"> 5054</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_MASK_TXACTIE                   ((u32)0x00001000)        </span><span class="comment">/* Data Transmit Acting Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05055"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9768c39a5d9d3c5519eb522c62a75eae"> 5055</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_MASK_RXACTIE                   ((u32)0x00002000)        </span><span class="comment">/* Data receive acting interrupt enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05056"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad9cf28de8489fee023ea353df0e13fa7"> 5056</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_MASK_TXFIFOHEIE                ((u32)0x00004000)        </span><span class="comment">/* Tx FIFO Half Empty interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05057"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a04d50028fc671494508aecb04e727102"> 5057</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_MASK_RXFIFOHFIE                ((u32)0x00008000)        </span><span class="comment">/* Rx FIFO Half Full interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05058"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a03a602b975ce16ef03083947aded0172"> 5058</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_MASK_TXFIFOFIE                 ((u32)0x00010000)        </span><span class="comment">/* Tx FIFO Full interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05059"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af18c4bdf8fa4ee85596a89de00158fbb"> 5059</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_MASK_RXFIFOFIE                 ((u32)0x00020000)        </span><span class="comment">/* Rx FIFO Full interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05060"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a11e1d67150fad62dc1ca7783f3a19372"> 5060</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_MASK_TXFIFOEIE                 ((u32)0x00040000)        </span><span class="comment">/* Tx FIFO Empty interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05061"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adbc23fa1c153a9e5216baeef7922e412"> 5061</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_MASK_RXFIFOEIE                 ((u32)0x00080000)        </span><span class="comment">/* Rx FIFO Empty interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05062"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9a1988093a6df087ebb8ff41a51962da"> 5062</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_MASK_TXDAVLIE                  ((u32)0x00100000)        </span><span class="comment">/* Data available in Tx FIFO interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05063"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afa9da7d15902e6f94b79968a07250696"> 5063</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_MASK_RXDAVLIE                  ((u32)0x00200000)        </span><span class="comment">/* Data available in Rx FIFO interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05064"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad73b7c7d480d2d71613995cfecc59138"> 5064</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_MASK_SDIOITIE                  ((u32)0x00400000)        </span><span class="comment">/* SDIO Mode Interrupt Received interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05065"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0a19dd3039888ebdc40b2406be400749"> 5065</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SDIO_MASK_CEATAENDIE                ((u32)0x00800000)        </span><span class="comment">/* CE-ATA command completion signal received Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;</div>
<div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;<span class="comment">/*****************  Bit definition for SDIO_FIFOCNT register  *****************/</span></div>
<div class="line"><a name="l05069"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa45f5e0a2be89267f79cad57f456f0a2"> 5069</a></span>&#160;<span class="preprocessor">#define  SDIO_FIFOCNT_FIFOCOUNT              ((u32)0x00FFFFFF)        </span><span class="comment">/* Remaining number of words to be written to or read from the FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05070"></a><span class="lineno"> 5070</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;</div>
<div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;<span class="comment">/******************  Bit definition for SDIO_FIFO register  *******************/</span></div>
<div class="line"><a name="l05073"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5fc0d1e12c55398e2881fe917672da25"> 5073</a></span>&#160;<span class="preprocessor">#define  SDIO_FIFO_FIFODATA                  ((u32)0xFFFFFFFF)        </span><span class="comment">/* Receive and transmit FIFO data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05074"></a><span class="lineno"> 5074</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05075"></a><span class="lineno"> 5075</span>&#160;</div>
<div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;</div>
<div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;<span class="comment">/*                                   USB                                      */</span></div>
<div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;</div>
<div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;<span class="comment">/* Endpoint-specific registers */</span></div>
<div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;<span class="comment">/*******************  Bit definition for USB_EP0R register  *******************/</span></div>
<div class="line"><a name="l05085"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae3b67942accae8b35e4f00d92945b223"> 5085</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_EA                         ((u16)0x000F)            </span><span class="comment">/* Endpoint Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05087"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a862576f20495c01e326a65cc0c112a57"> 5087</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_STAT_TX                    ((u16)0x0030)            </span><span class="comment">/* STAT_TX[1:0] bits (Status bits, for transmission transfers) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05088"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a919b04e2492db0466720a7168694d3b4"> 5088</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP0R_STAT_TX_0                  ((u16)0x0010)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05089"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a36a0a17f3ca6007ab54c75287c3c1d12"> 5089</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP0R_STAT_TX_1                  ((u16)0x0020)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05091"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac929aa81564d7eafc42a47a521c21092"> 5091</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_DTOG_TX                    ((u16)0x0040)            </span><span class="comment">/* Data Toggle, for transmission transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05092"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4a4e367bf70fe158bc233b2360cc6460"> 5092</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP0R_CTR_TX                     ((u16)0x0080)            </span><span class="comment">/* Correct Transfer for transmission */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05093"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af2589d948496337123baa2e93a63f440"> 5093</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP0R_EP_KIND                    ((u16)0x0100)            </span><span class="comment">/* Endpoint Kind */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05095"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a25d066c87ce1f2dbf47eb69a858a1ca6"> 5095</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_EP_TYPE                    ((u16)0x0600)            </span><span class="comment">/* EP_TYPE[1:0] bits (Endpoint type) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05096"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a186c25e6f0ae006d8de549a8b1b064b4"> 5096</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP0R_EP_TYPE_0                  ((u16)0x0200)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05097"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aba9cc9e33a37333cc8e66fe898c891a5"> 5097</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP0R_EP_TYPE_1                  ((u16)0x0400)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05098"></a><span class="lineno"> 5098</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05099"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac48254a5caf1609d76013d3b1936293e"> 5099</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_SETUP                      ((u16)0x0800)            </span><span class="comment">/* Setup transaction completed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05101"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac6734066538fd757f47f0efb9ad7ca14"> 5101</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_STAT_RX                    ((u16)0x3000)            </span><span class="comment">/* STAT_RX[1:0] bits (Status bits, for reception transfers) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05102"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af02d4ffe4917e7e0d2700799427c4f08"> 5102</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP0R_STAT_RX_0                  ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05103"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3639d1306965e7bae933109d0b2a2690"> 5103</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP0R_STAT_RX_1                  ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05105"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6435c568d9d0360237121ac23815be7c"> 5105</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_DTOG_RX                    ((u16)0x4000)            </span><span class="comment">/* Data Toggle, for reception transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05106"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aae90a903ea5f0b585499692fddd0696f"> 5106</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP0R_CTR_RX                     ((u16)0x8000)            </span><span class="comment">/* Correct Transfer for reception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05107"></a><span class="lineno"> 5107</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;</div>
<div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;<span class="comment">/*******************  Bit definition for USB_EP1R register  *******************/</span></div>
<div class="line"><a name="l05110"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a61bfd17ec724c408a2fb89499949892b"> 5110</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_EA                         ((u16)0x000F)            </span><span class="comment">/* Endpoint Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05112"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4365d763bcc7ec722cea3daad40c5e72"> 5112</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_STAT_TX                    ((u16)0x0030)            </span><span class="comment">/* STAT_TX[1:0] bits (Status bits, for transmission transfers) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05113"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a07ebc48561a0c72e0912aead4bfbb524"> 5113</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP1R_STAT_TX_0                  ((u16)0x0010)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05114"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7b8c1dc47238a31ff9141be84af85b3c"> 5114</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP1R_STAT_TX_1                  ((u16)0x0020)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05116"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aef4e3d8503c38d4b4b13a4505dd19977"> 5116</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_DTOG_TX                    ((u16)0x0040)            </span><span class="comment">/* Data Toggle, for transmission transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05117"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaf2ede79abfcf2fb75f22124fbab4f6c"> 5117</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP1R_CTR_TX                     ((u16)0x0080)            </span><span class="comment">/* Correct Transfer for transmission */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05118"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a936b9ec917ee6fb7bd187e319d2abdd3"> 5118</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP1R_EP_KIND                    ((u16)0x0100)            </span><span class="comment">/* Endpoint Kind */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05119"></a><span class="lineno"> 5119</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05120"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2a77c1bb653218eb77c8bc7b730a559b"> 5120</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_EP_TYPE                    ((u16)0x0600)            </span><span class="comment">/* EP_TYPE[1:0] bits (Endpoint type) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05121"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a17f830c11fd819376d53c3d566809816"> 5121</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP1R_EP_TYPE_0                  ((u16)0x0200)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05122"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac907cd092feda721460e04fbeb04a234"> 5122</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP1R_EP_TYPE_1                  ((u16)0x0400)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05124"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a53eff2fff5357ba65cb4b0d412ee8716"> 5124</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_SETUP                      ((u16)0x0800)            </span><span class="comment">/* Setup transaction completed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05126"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0cef1455ce114d301ac3abe67e286cc8"> 5126</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_STAT_RX                    ((u16)0x3000)            </span><span class="comment">/* STAT_RX[1:0] bits (Status bits, for reception transfers) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05127"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a79e7aa9bc85d3bc00776a607ddae3b4b"> 5127</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP1R_STAT_RX_0                  ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05128"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4e2b70ba0e02883b5625d716551707e2"> 5128</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP1R_STAT_RX_1                  ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05130"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4afe4e239397c4d8b8907684918bdddf"> 5130</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_DTOG_RX                    ((u16)0x4000)            </span><span class="comment">/* Data Toggle, for reception transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05131"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac95bae64df91e841f74220a851bfb30f"> 5131</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP1R_CTR_RX                     ((u16)0x8000)            </span><span class="comment">/* Correct Transfer for reception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;</div>
<div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;<span class="comment">/*******************  Bit definition for USB_EP2R register  *******************/</span></div>
<div class="line"><a name="l05135"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#affc4382ff093763783047c432fe09a12"> 5135</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_EA                         ((u16)0x000F)            </span><span class="comment">/* Endpoint Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05137"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a72f1f93adc3349b90a2945a01cad0919"> 5137</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_STAT_TX                    ((u16)0x0030)            </span><span class="comment">/* STAT_TX[1:0] bits (Status bits, for transmission transfers) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05138"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abadb70a506a9cf0b55eb068b3ac0b00f"> 5138</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP2R_STAT_TX_0                  ((u16)0x0010)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05139"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae90b53c11f221d755ea4580d5f1c1272"> 5139</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP2R_STAT_TX_1                  ((u16)0x0020)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05141"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa05c1c21c954c62f693262b673150938"> 5141</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_DTOG_TX                    ((u16)0x0040)            </span><span class="comment">/* Data Toggle, for transmission transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05142"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7edfd23fc4691ebdb71644f473d6d135"> 5142</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP2R_CTR_TX                     ((u16)0x0080)            </span><span class="comment">/* Correct Transfer for transmission */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05143"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac7584ca4756416b5bc6d033f4c1696ec"> 5143</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP2R_EP_KIND                    ((u16)0x0100)            </span><span class="comment">/* Endpoint Kind */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05145"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0e42c6e450ff133d48721cfd674e2f6b"> 5145</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_EP_TYPE                    ((u16)0x0600)            </span><span class="comment">/* EP_TYPE[1:0] bits (Endpoint type) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05146"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a543a5d09d3c3b2abcc16d793a0c71367"> 5146</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP2R_EP_TYPE_0                  ((u16)0x0200)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05147"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acd2fd604944ab1664f86e65652af1164"> 5147</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP2R_EP_TYPE_1                  ((u16)0x0400)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05149"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a437b0f44882cc16d5828198bd488056f"> 5149</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_SETUP                      ((u16)0x0800)            </span><span class="comment">/* Setup transaction completed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05151"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a497ea16b0ed9e0992e4c896032304df8"> 5151</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_STAT_RX                    ((u16)0x3000)            </span><span class="comment">/* STAT_RX[1:0] bits (Status bits, for reception transfers) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05152"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7a3f003cf99146d6e081937528b55414"> 5152</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP2R_STAT_RX_0                  ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05153"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a79fbc5adeb91de8cebc00420a8dbf973"> 5153</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP2R_STAT_RX_1                  ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05154"></a><span class="lineno"> 5154</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05155"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a326b63c254cb1c8ebc398344cb02d1d8"> 5155</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_DTOG_RX                    ((u16)0x4000)            </span><span class="comment">/* Data Toggle, for reception transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05156"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa01818d183df56ba169b41f9cb92693e"> 5156</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP2R_CTR_RX                     ((u16)0x8000)            </span><span class="comment">/* Correct Transfer for reception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;</div>
<div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;<span class="comment">/*******************  Bit definition for USB_EP3R register  *******************/</span></div>
<div class="line"><a name="l05160"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8103ec24894479d4215ea1f73a1def2d"> 5160</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_EA                         ((u16)0x000F)            </span><span class="comment">/* Endpoint Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05161"></a><span class="lineno"> 5161</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05162"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a43442a705ddb3716213aeed77cb2c202"> 5162</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_STAT_TX                    ((u16)0x0030)            </span><span class="comment">/* STAT_TX[1:0] bits (Status bits, for transmission transfers) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05163"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7c150a6637cf9cf296644d0444295902"> 5163</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP3R_STAT_TX_0                  ((u16)0x0010)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05164"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa3c0a133713e0f757e8747b2991351c9"> 5164</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP3R_STAT_TX_1                  ((u16)0x0020)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05166"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a83a06d117379ef703154fa597a16a153"> 5166</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_DTOG_TX                    ((u16)0x0040)            </span><span class="comment">/* Data Toggle, for transmission transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05167"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a72e92978d1718ed42354990dda6aade6"> 5167</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP3R_CTR_TX                     ((u16)0x0080)            </span><span class="comment">/* Correct Transfer for transmission */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05168"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a77d4af5f3ff4983a17615aa6ba5d28a2"> 5168</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP3R_EP_KIND                    ((u16)0x0100)            </span><span class="comment">/* Endpoint Kind */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05170"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac551f5a107469c923c8e8e89c707d280"> 5170</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_EP_TYPE                    ((u16)0x0600)            </span><span class="comment">/* EP_TYPE[1:0] bits (Endpoint type) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05171"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adfd48b4b976c45806d032ce78a5f76d3"> 5171</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP3R_EP_TYPE_0                  ((u16)0x0200)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05172"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaa2bc881917c5d7809842c32f49d8a0f"> 5172</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP3R_EP_TYPE_1                  ((u16)0x0400)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05173"></a><span class="lineno"> 5173</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05174"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abcc3dd0a7eb110e4bfaf6120a1ce4d68"> 5174</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_SETUP                      ((u16)0x0800)            </span><span class="comment">/* Setup transaction completed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05176"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acea3f225ef6c9d9a4689f93a8de2cf19"> 5176</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_STAT_RX                    ((u16)0x3000)            </span><span class="comment">/* STAT_RX[1:0] bits (Status bits, for reception transfers) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05177"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a910b585e43e597a50f2e526faa648ee2"> 5177</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP3R_STAT_RX_0                  ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05178"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9766d9c6cfb0bdd7e408d06d26d6b801"> 5178</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP3R_STAT_RX_1                  ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05180"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad3c2a17608b681cb8e787e18ce2dc1ac"> 5180</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_DTOG_RX                    ((u16)0x4000)            </span><span class="comment">/* Data Toggle, for reception transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05181"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a21d65ea974a9dd9cc481de80c11d3675"> 5181</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP3R_CTR_RX                     ((u16)0x8000)            </span><span class="comment">/* Correct Transfer for reception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;</div>
<div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160;<span class="comment">/*******************  Bit definition for USB_EP4R register  *******************/</span></div>
<div class="line"><a name="l05185"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab8d0f2c5284ca348cc99e3e5c4294668"> 5185</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_EA                         ((u16)0x000F)            </span><span class="comment">/* Endpoint Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05187"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aacf811e41751fefda5d9077cad2ba60b"> 5187</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_STAT_TX                    ((u16)0x0030)            </span><span class="comment">/* STAT_TX[1:0] bits (Status bits, for transmission transfers) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05188"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5e6b3c1e98e1413500545da080595e46"> 5188</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP4R_STAT_TX_0                  ((u16)0x0010)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05189"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a67bbda2420d5fdb9f8892ed5c9e68549"> 5189</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP4R_STAT_TX_1                  ((u16)0x0020)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05190"></a><span class="lineno"> 5190</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05191"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a29acf144e69977a5cf0ca9374f79cb27"> 5191</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_DTOG_TX                    ((u16)0x0040)            </span><span class="comment">/* Data Toggle, for transmission transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05192"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad9454e43b3d9813ddc09475ab09855ca"> 5192</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP4R_CTR_TX                     ((u16)0x0080)            </span><span class="comment">/* Correct Transfer for transmission */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05193"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab2a9a454cb564b08e3bb62359d4092f9"> 5193</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP4R_EP_KIND                    ((u16)0x0100)            </span><span class="comment">/* Endpoint Kind */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05195"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad1044c4ac3997a06e29a1681b922d702"> 5195</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_EP_TYPE                    ((u16)0x0600)            </span><span class="comment">/* EP_TYPE[1:0] bits (Endpoint type) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05196"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acafaf594d7356d1a4d971d32a41722d2"> 5196</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP4R_EP_TYPE_0                  ((u16)0x0200)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05197"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aff26b871511d2ab485af97d52f1f0623"> 5197</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP4R_EP_TYPE_1                  ((u16)0x0400)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05199"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad7087793d622a63056920f112fca7615"> 5199</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_SETUP                      ((u16)0x0800)            </span><span class="comment">/* Setup transaction completed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05201"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab0512a877b5b5705f0fcf9b9a30bc597"> 5201</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_STAT_RX                    ((u16)0x3000)            </span><span class="comment">/* STAT_RX[1:0] bits (Status bits, for reception transfers) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05202"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a36a7fcb65f04cb50ad4c6a02de4d0731"> 5202</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP4R_STAT_RX_0                  ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05203"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a52086da3ad4981cef263854bdde59846"> 5203</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP4R_STAT_RX_1                  ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05205"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac166ef194c7f31377a4f17958f7639cf"> 5205</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_DTOG_RX                    ((u16)0x4000)            </span><span class="comment">/* Data Toggle, for reception transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05206"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a14f2784a645fc6e657035150b6a3d9d7"> 5206</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP4R_CTR_RX                     ((u16)0x8000)            </span><span class="comment">/* Correct Transfer for reception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;</div>
<div class="line"><a name="l05209"></a><span class="lineno"> 5209</span>&#160;<span class="comment">/*******************  Bit definition for USB_EP5R register  *******************/</span></div>
<div class="line"><a name="l05210"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad14f464f2f9fb4191c28cf62c1562b40"> 5210</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_EA                         ((u16)0x000F)            </span><span class="comment">/* Endpoint Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05212"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1a66a56092148b1468f7739d966a88e6"> 5212</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_STAT_TX                    ((u16)0x0030)            </span><span class="comment">/* STAT_TX[1:0] bits (Status bits, for transmission transfers) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05213"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a40a56951790502a094b0ca005f059d04"> 5213</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP5R_STAT_TX_0                  ((u16)0x0010)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05214"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a562ee96f7835677e479a8b0e3e4fff3a"> 5214</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP5R_STAT_TX_1                  ((u16)0x0020)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05216"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a55a4774972a2264a41dc414fcc63fa49"> 5216</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_DTOG_TX                    ((u16)0x0040)            </span><span class="comment">/* Data Toggle, for transmission transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05217"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3458aa82347b2509fe87e1b372c79d24"> 5217</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP5R_CTR_TX                     ((u16)0x0080)            </span><span class="comment">/* Correct Transfer for transmission */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05218"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a41083108d46af2976d56c78bb3d2ac2d"> 5218</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP5R_EP_KIND                    ((u16)0x0100)            </span><span class="comment">/* Endpoint Kind */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05220"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a53060d1aa68286e5cd9896d54a47b297"> 5220</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_EP_TYPE                    ((u16)0x0600)            </span><span class="comment">/* EP_TYPE[1:0] bits (Endpoint type) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05221"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a08ae60a01bef3a95d1ba57dbbc6ec2b6"> 5221</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP5R_EP_TYPE_0                  ((u16)0x0200)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05222"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a42091c492178dd4d3855df3d94c78ff9"> 5222</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP5R_EP_TYPE_1                  ((u16)0x0400)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05223"></a><span class="lineno"> 5223</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05224"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af3f5e59be6b6ec7e7b4350df7bde1c3e"> 5224</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_SETUP                      ((u16)0x0800)            </span><span class="comment">/* Setup transaction completed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05226"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aae708de938ec30cdb7d69dcb67d7b88d"> 5226</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_STAT_RX                    ((u16)0x3000)            </span><span class="comment">/* STAT_RX[1:0] bits (Status bits, for reception transfers) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05227"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3b412c07cfdd1de667d8d5a87b75edf0"> 5227</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP5R_STAT_RX_0                  ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05228"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1bc6885776f3f10c9b60b425a7160e02"> 5228</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP5R_STAT_RX_1                  ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05229"></a><span class="lineno"> 5229</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05230"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7ef8b07bce336d51ce1e38c9eba6a4d4"> 5230</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_DTOG_RX                    ((u16)0x4000)            </span><span class="comment">/* Data Toggle, for reception transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05231"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a69b154f94e7c1c8f90a654181439fc25"> 5231</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP5R_CTR_RX                     ((u16)0x8000)            </span><span class="comment">/* Correct Transfer for reception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05233"></a><span class="lineno"> 5233</span>&#160;</div>
<div class="line"><a name="l05234"></a><span class="lineno"> 5234</span>&#160;<span class="comment">/*******************  Bit definition for USB_EP6R register  *******************/</span></div>
<div class="line"><a name="l05235"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab580a153e80a29d9a9e3bf092e3f9b18"> 5235</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_EA                         ((u16)0x000F)            </span><span class="comment">/* Endpoint Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05237"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a28dfec5b19802ed681ff9b61f31a3b6f"> 5237</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_STAT_TX                    ((u16)0x0030)            </span><span class="comment">/* STAT_TX[1:0] bits (Status bits, for transmission transfers) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05238"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1e4603d6adc29d8c5f424dae1624752e"> 5238</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP6R_STAT_TX_0                  ((u16)0x0010)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05239"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac6cc32a6857d84de8c378718adbf01d2"> 5239</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP6R_STAT_TX_1                  ((u16)0x0020)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05241"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a856ec5e4b02785b27b947bfd3ea2347c"> 5241</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_DTOG_TX                    ((u16)0x0040)            </span><span class="comment">/* Data Toggle, for transmission transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05242"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1b40906a07a144c1e85befee6a52f8ae"> 5242</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP6R_CTR_TX                     ((u16)0x0080)            </span><span class="comment">/* Correct Transfer for transmission */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05243"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a38ccd0cc4d5fbfa074145bdc8b5f4364"> 5243</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP6R_EP_KIND                    ((u16)0x0100)            </span><span class="comment">/* Endpoint Kind */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05244"></a><span class="lineno"> 5244</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05245"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa2f3826ba70579298c3c65e04d906034"> 5245</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_EP_TYPE                    ((u16)0x0600)            </span><span class="comment">/* EP_TYPE[1:0] bits (Endpoint type) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05246"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af594c2e471ad52d40258609f41391744"> 5246</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP6R_EP_TYPE_0                  ((u16)0x0200)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05247"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a44020d31623bb3926810aa2ac37d6b1f"> 5247</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP6R_EP_TYPE_1                  ((u16)0x0400)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05249"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa457c6b4828efcdd0776701d5674b18a"> 5249</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_SETUP                      ((u16)0x0800)            </span><span class="comment">/* Setup transaction completed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05251"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a716323a13ae3dcf191477adaf541c543"> 5251</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_STAT_RX                    ((u16)0x3000)            </span><span class="comment">/* STAT_RX[1:0] bits (Status bits, for reception transfers) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05252"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a892f49ced775693aaef2a4a1dc587356"> 5252</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP6R_STAT_RX_0                  ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05253"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8c92886f22d28a575c5af29c8cfd0333"> 5253</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP6R_STAT_RX_1                  ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05255"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4f5529ee2b7f146c5fe8f1211c6d654a"> 5255</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_DTOG_RX                    ((u16)0x4000)            </span><span class="comment">/* Data Toggle, for reception transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05256"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac33fef6492f76bfd9226e50690c2aeb9"> 5256</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP6R_CTR_RX                     ((u16)0x8000)            </span><span class="comment">/* Correct Transfer for reception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;</div>
<div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;<span class="comment">/*******************  Bit definition for USB_EP7R register  *******************/</span></div>
<div class="line"><a name="l05260"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7d3552066cff58ccb5d14e6544376bf2"> 5260</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_EA                         ((u16)0x000F)            </span><span class="comment">/* Endpoint Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05262"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa54931d69b103edd1645da14aa95cd2f"> 5262</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_STAT_TX                    ((u16)0x0030)            </span><span class="comment">/* STAT_TX[1:0] bits (Status bits, for transmission transfers) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05263"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a82501bdb4d24970c55d1665419f0fd08"> 5263</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP7R_STAT_TX_0                  ((u16)0x0010)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05264"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a52da5e2f3fe1ef908d1cab542453e439"> 5264</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP7R_STAT_TX_1                  ((u16)0x0020)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05265"></a><span class="lineno"> 5265</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05266"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af6314cddfd8f778397052c4cfb7a564e"> 5266</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_DTOG_TX                    ((u16)0x0040)            </span><span class="comment">/* Data Toggle, for transmission transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05267"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2c66ffcbfaa2ef979d04c608f16d61b1"> 5267</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP7R_CTR_TX                     ((u16)0x0080)            </span><span class="comment">/* Correct Transfer for transmission */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05268"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4f45620f93bc35cdc97f49c2296c4c5a"> 5268</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP7R_EP_KIND                    ((u16)0x0100)            </span><span class="comment">/* Endpoint Kind */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05270"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8008f19cb9807a33e251ede8634bba92"> 5270</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_EP_TYPE                    ((u16)0x0600)            </span><span class="comment">/* EP_TYPE[1:0] bits (Endpoint type) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05271"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad35be686df9d41fe31b97dcbbb4121ac"> 5271</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP7R_EP_TYPE_0                  ((u16)0x0200)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05272"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa71ac160279048c68a8fa9dc9418b68f"> 5272</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP7R_EP_TYPE_1                  ((u16)0x0400)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05274"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab6542407d1b4fc193be57fef798f5b40"> 5274</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_SETUP                      ((u16)0x0800)            </span><span class="comment">/* Setup transaction completed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05276"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1a6297f8f4d92d046da5f5ed0b7df8bf"> 5276</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_STAT_RX                    ((u16)0x3000)            </span><span class="comment">/* STAT_RX[1:0] bits (Status bits, for reception transfers) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05277"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab1c69e0a08464ae204eeda0d32a0e5cf"> 5277</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP7R_STAT_RX_0                  ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05278"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a28a0b7a215abd309bd235b94e7105d0e"> 5278</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP7R_STAT_RX_1                  ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05279"></a><span class="lineno"> 5279</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05280"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af3cf359b15d3ae41c1687b8adc92bd4b"> 5280</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_DTOG_RX                    ((u16)0x4000)            </span><span class="comment">/* Data Toggle, for reception transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05281"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a57462394edc3a3da2f06671ec5532500"> 5281</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_EP7R_CTR_RX                     ((u16)0x8000)            </span><span class="comment">/* Correct Transfer for reception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;</div>
<div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;<span class="comment">/* Common registers */</span></div>
<div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;<span class="comment">/*******************  Bit definition for USB_CNTR register  *******************/</span></div>
<div class="line"><a name="l05286"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a36c68275445560edf0ccb7aa76bc769f"> 5286</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_FRES                       ((u16)0x0001)            </span><span class="comment">/* Force USB Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05287"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2829af32a785e947b469b2bb0702ac8d"> 5287</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_CNTR_PDWN                       ((u16)0x0002)            </span><span class="comment">/* Power down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05288"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1f1470b7921ac311a949ec100cf0228a"> 5288</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_CNTR_LP_MODE                    ((u16)0x0004)            </span><span class="comment">/* Low-power mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05289"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aec679add6d4151c3b39e43a33e05466a"> 5289</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_CNTR_FSUSP                      ((u16)0x0008)            </span><span class="comment">/* Force suspend */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05290"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4dfc6611f4a04fd70dbe993d81d421e3"> 5290</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_CNTR_RESUME                     ((u16)0x0010)            </span><span class="comment">/* Resume request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05291"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a71fe7bddc1d39bf24e1bca420210f31c"> 5291</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_CNTR_ESOFM                      ((u16)0x0100)            </span><span class="comment">/* Expected Start Of Frame Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05292"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae21d26a7822bae0b6cc512782a75d44e"> 5292</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_CNTR_SOFM                       ((u16)0x0200)            </span><span class="comment">/* Start Of Frame Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05293"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4542414ab68ac0a722f9f3853b5c7a84"> 5293</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_CNTR_RESETM                     ((u16)0x0400)            </span><span class="comment">/* RESET Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05294"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0ae46eb0e83618bc7267543b7e6beaea"> 5294</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_CNTR_SUSPM                      ((u16)0x0800)            </span><span class="comment">/* Suspend mode Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05295"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa88ca8d955846272e2541b8e13f29343"> 5295</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_CNTR_WKUPM                      ((u16)0x1000)            </span><span class="comment">/* Wakeup Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05296"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa5f7187f084256a9445a3cac84b11cb5"> 5296</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_CNTR_ERRM                       ((u16)0x2000)            </span><span class="comment">/* Error Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05297"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaf2a125a2e5bc4362faa7be62f6dafc6"> 5297</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_CNTR_PMAOVRM                    ((u16)0x4000)            </span><span class="comment">/* Packet Memory Area Over / Underrun Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05298"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af00ba2990a5f24fb0e05802d82f24abc"> 5298</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_CNTR_CTRM                       ((u16)0x8000)            </span><span class="comment">/* Correct Transfer Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;</div>
<div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;<span class="comment">/*******************  Bit definition for USB_ISTR register  *******************/</span></div>
<div class="line"><a name="l05302"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7aaa1c2bc97b02f8eac69a9a565ad73f"> 5302</a></span>&#160;<span class="preprocessor">#define  USB_ISTR_EP_ID                      ((u16)0x000F)            </span><span class="comment">/* Endpoint Identifier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05303"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a81c3cbe7072f6821b808037365962a93"> 5303</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_ISTR_DIR                        ((u16)0x0010)            </span><span class="comment">/* Direction of transaction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05304"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7b163b7bdc25b4f0671ec2c79cf10c88"> 5304</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_ISTR_ESOF                       ((u16)0x0100)            </span><span class="comment">/* Expected Start Of Frame */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05305"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a91395f98d9e70d3addcfa2aaca531529"> 5305</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_ISTR_SOF                        ((u16)0x0200)            </span><span class="comment">/* Start Of Frame */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05306"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a937fa6afcc3a8fa3b3597ac81b39216b"> 5306</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_ISTR_RESET                      ((u16)0x0400)            </span><span class="comment">/* USB RESET request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05307"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa4853d529d9326e3d24ef5fd2861b7d1"> 5307</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_ISTR_SUSP                       ((u16)0x0800)            </span><span class="comment">/* Suspend mode request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05308"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a84e13c7c106d028a20a8af0244f66532"> 5308</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_ISTR_WKUP                       ((u16)0x1000)            </span><span class="comment">/* Wake up */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05309"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a50875e0075a050305a676eadcf6a5c3a"> 5309</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_ISTR_ERR                        ((u16)0x2000)            </span><span class="comment">/* Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05310"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa4581fce2e7008ea4be136cdfc3936e0"> 5310</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_ISTR_PMAOVR                     ((u16)0x4000)            </span><span class="comment">/* Packet Memory Area Over / Underrun */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05311"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af7f60ffd5846c9e50d93ae095290c575"> 5311</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_ISTR_CTR                        ((u16)0x8000)            </span><span class="comment">/* Correct Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05313"></a><span class="lineno"> 5313</span>&#160;</div>
<div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;<span class="comment">/*******************  Bit definition for USB_FNR register  ********************/</span></div>
<div class="line"><a name="l05315"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5d3be7ef58e1f59a72987d64aa5659b7"> 5315</a></span>&#160;<span class="preprocessor">#define  USB_FNR_FN                          ((u16)0x07FF)            </span><span class="comment">/* Frame Number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05316"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2ea5d4b642e7fb5143bbc4e87c1bcf77"> 5316</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_FNR_LSOF                        ((u16)0x1800)            </span><span class="comment">/* Lost SOF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05317"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa1a3b491dc96066d1123013fad4d2212"> 5317</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_FNR_LCK                         ((u16)0x2000)            </span><span class="comment">/* Locked */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05318"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a111fda8e4479562f1de1891f33e795e2"> 5318</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_FNR_RXDM                        ((u16)0x4000)            </span><span class="comment">/* Receive Data - Line Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05319"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aac5d46bbb39223fc1b5fda13cfa8f933"> 5319</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_FNR_RXDP                        ((u16)0x8000)            </span><span class="comment">/* Receive Data + Line Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;</div>
<div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;<span class="comment">/******************  Bit definition for USB_DADDR register  *******************/</span></div>
<div class="line"><a name="l05323"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aabcd696a8caca19577208704a7e42052"> 5323</a></span>&#160;<span class="preprocessor">#define  USB_DADDR_ADD                       ((u8)0x7F)               </span><span class="comment">/* ADD[6:0] bits (Device Address) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05324"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1ce88073eb71108badb92a5c78f64ef7"> 5324</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_DADDR_ADD0                      ((u8)0x01)               </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05325"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a77cba15bd7622f022c8ecf9c23996cda"> 5325</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_DADDR_ADD1                      ((u8)0x02)               </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05326"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a13884e03fce0c07a3d69a55bf12134f9"> 5326</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_DADDR_ADD2                      ((u8)0x04)               </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05327"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac29a04a09ac0fab54a52b088baf23020"> 5327</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_DADDR_ADD3                      ((u8)0x08)               </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05328"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6215ffd761b5a28b9f43b872341d16b6"> 5328</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_DADDR_ADD4                      ((u8)0x10)               </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05329"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5cdad478022df6c623e3b30a730e299e"> 5329</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_DADDR_ADD5                      ((u8)0x20)               </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05330"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ade8dd96de36c30a85715f117b924d47c"> 5330</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_DADDR_ADD6                      ((u8)0x40)               </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05332"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adf6ef86b3dba82f6bd83c6ae7d02645a"> 5332</a></span>&#160;<span class="preprocessor">#define  USB_DADDR_EF                        ((u8)0x80)               </span><span class="comment">/* Enable Function */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;</div>
<div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;<span class="comment">/******************  Bit definition for USB_BTABLE register  ******************/</span>    </div>
<div class="line"><a name="l05336"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a36f0fc4eae4218739ae19da47d529829"> 5336</a></span>&#160;<span class="preprocessor">#define  USB_BTABLE_BTABLE                   ((u16)0xFFF8)            </span><span class="comment">/* Buffer Table */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;</div>
<div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160;<span class="comment">/* Buffer descriptor table */</span></div>
<div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR0_TX register  *****************/</span></div>
<div class="line"><a name="l05341"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae45ee53c334b9a5b7a76c6a67a8cb5b9"> 5341</a></span>&#160;<span class="preprocessor">#define  USB_ADDR0_TX_ADDR0_TX               ((u16)0xFFFE)            </span><span class="comment">/* Transmission Buffer Address 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05342"></a><span class="lineno"> 5342</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;</div>
<div class="line"><a name="l05344"></a><span class="lineno"> 5344</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR1_TX register  *****************/</span></div>
<div class="line"><a name="l05345"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3a69f827b92180ac727ef2b71053ffe9"> 5345</a></span>&#160;<span class="preprocessor">#define  USB_ADDR1_TX_ADDR1_TX               ((u16)0xFFFE)            </span><span class="comment">/* Transmission Buffer Address 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05346"></a><span class="lineno"> 5346</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;</div>
<div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR2_TX register  *****************/</span></div>
<div class="line"><a name="l05349"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3e5882d2f9c800f802d512460f64cc27"> 5349</a></span>&#160;<span class="preprocessor">#define  USB_ADDR2_TX_ADDR2_TX               ((u16)0xFFFE)            </span><span class="comment">/* Transmission Buffer Address 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160;</div>
<div class="line"><a name="l05352"></a><span class="lineno"> 5352</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR3_TX register  *****************/</span></div>
<div class="line"><a name="l05353"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab1b688d42257abdcc81b89db80a2ff92"> 5353</a></span>&#160;<span class="preprocessor">#define  USB_ADDR3_TX_ADDR3_TX               ((u16)0xFFFE)            </span><span class="comment">/* Transmission Buffer Address 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05355"></a><span class="lineno"> 5355</span>&#160;</div>
<div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR4_TX register  *****************/</span></div>
<div class="line"><a name="l05357"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a83f5b7d19cee8505299d4878ccc5575e"> 5357</a></span>&#160;<span class="preprocessor">#define  USB_ADDR4_TX_ADDR4_TX               ((u16)0xFFFE)            </span><span class="comment">/* Transmission Buffer Address 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;</div>
<div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR5_TX register  *****************/</span></div>
<div class="line"><a name="l05361"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a87638ae40365a8baf258baeccb812129"> 5361</a></span>&#160;<span class="preprocessor">#define  USB_ADDR5_TX_ADDR5_TX               ((u16)0xFFFE)            </span><span class="comment">/* Transmission Buffer Address 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;</div>
<div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR6_TX register  *****************/</span></div>
<div class="line"><a name="l05365"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1083183ce6a94d63d89476d2578f17d7"> 5365</a></span>&#160;<span class="preprocessor">#define  USB_ADDR6_TX_ADDR6_TX               ((u16)0xFFFE)            </span><span class="comment">/* Transmission Buffer Address 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160;</div>
<div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR7_TX register  *****************/</span></div>
<div class="line"><a name="l05369"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a058df52c30718664b5d445d549305904"> 5369</a></span>&#160;<span class="preprocessor">#define  USB_ADDR7_TX_ADDR7_TX               ((u16)0xFFFE)            </span><span class="comment">/* Transmission Buffer Address 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05371"></a><span class="lineno"> 5371</span>&#160;</div>
<div class="line"><a name="l05372"></a><span class="lineno"> 5372</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l05373"></a><span class="lineno"> 5373</span>&#160;</div>
<div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;</div>
<div class="line"><a name="l05375"></a><span class="lineno"> 5375</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT0_TX register  ****************/</span></div>
<div class="line"><a name="l05376"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6466be66a32084aa426aeeca5ef74611"> 5376</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_TX_COUNT0_TX             ((u16)0x03FF)            </span><span class="comment">/* Transmission Byte Count 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;</div>
<div class="line"><a name="l05379"></a><span class="lineno"> 5379</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT1_TX register  ****************/</span></div>
<div class="line"><a name="l05380"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abe051d0cb7517877860a5a38e5e31373"> 5380</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_TX_COUNT1_TX             ((u16)0x03FF)            </span><span class="comment">/* Transmission Byte Count 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05381"></a><span class="lineno"> 5381</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05382"></a><span class="lineno"> 5382</span>&#160;</div>
<div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT2_TX register  ****************/</span></div>
<div class="line"><a name="l05384"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a43a846405c7a0852212ddc1f517a6138"> 5384</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_TX_COUNT2_TX             ((u16)0x03FF)            </span><span class="comment">/* Transmission Byte Count 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05385"></a><span class="lineno"> 5385</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160;</div>
<div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT3_TX register  ****************/</span></div>
<div class="line"><a name="l05388"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0b61342117bb4f9b3d638dfb564c7d1f"> 5388</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_TX_COUNT3_TX             ((u16)0x03FF)            </span><span class="comment">/* Transmission Byte Count 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;</div>
<div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT4_TX register  ****************/</span></div>
<div class="line"><a name="l05392"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a799bcab3d651b3c536783fc28d45deb2"> 5392</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_TX_COUNT4_TX             ((u16)0x03FF)            </span><span class="comment">/* Transmission Byte Count 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT5_TX register  ****************/</span></div>
<div class="line"><a name="l05395"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaa522aa2e3452118989393fa7559516e"> 5395</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_TX_COUNT5_TX             ((u16)0x03FF)            </span><span class="comment">/* Transmission Byte Count 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05396"></a><span class="lineno"> 5396</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;</div>
<div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT6_TX register  ****************/</span></div>
<div class="line"><a name="l05399"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab5336a8af382a4f44bd02ff947ae5208"> 5399</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_TX_COUNT6_TX             ((u16)0x03FF)            </span><span class="comment">/* Transmission Byte Count 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05400"></a><span class="lineno"> 5400</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160;</div>
<div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT7_TX register  ****************/</span></div>
<div class="line"><a name="l05403"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5902b57e1a62b4184f390b268aeb39a4"> 5403</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_TX_COUNT7_TX             ((u16)0x03FF)            </span><span class="comment">/* Transmission Byte Count 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;</div>
<div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;</div>
<div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;</div>
<div class="line"><a name="l05409"></a><span class="lineno"> 5409</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT0_TX_0 register  ***************/</span></div>
<div class="line"><a name="l05410"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8e05d74911c3f2f4b1cddcb38460614c"> 5410</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_TX_0_COUNT0_TX_0         ((u32)0x000003FF)        </span><span class="comment">/* Transmission Byte Count 0 (low) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT0_TX_1 register  ***************/</span></div>
<div class="line"><a name="l05413"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a66b03301f59b970f09fff74d2a791cf9"> 5413</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_TX_1_COUNT0_TX_1         ((u32)0x03FF0000)        </span><span class="comment">/* Transmission Byte Count 0 (high) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05415"></a><span class="lineno"> 5415</span>&#160;</div>
<div class="line"><a name="l05416"></a><span class="lineno"> 5416</span>&#160;</div>
<div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT1_TX_0 register  ***************/</span></div>
<div class="line"><a name="l05418"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3a8a1a09e0f6db50066db6392ad29ada"> 5418</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_TX_0_COUNT1_TX_0          ((u32)0x000003FF)        </span><span class="comment">/* Transmission Byte Count 1 (low) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05420"></a><span class="lineno"> 5420</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT1_TX_1 register  ***************/</span></div>
<div class="line"><a name="l05421"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4f97f69dd4118bdd98b6c61348a3897b"> 5421</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_TX_1_COUNT1_TX_1          ((u32)0x03FF0000)        </span><span class="comment">/* Transmission Byte Count 1 (high) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05422"></a><span class="lineno"> 5422</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;</div>
<div class="line"><a name="l05424"></a><span class="lineno"> 5424</span>&#160;</div>
<div class="line"><a name="l05425"></a><span class="lineno"> 5425</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT2_TX_0 register  ***************/</span></div>
<div class="line"><a name="l05426"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a01ceedf8b93ee2c7db35dd48f7d5829a"> 5426</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_TX_0_COUNT2_TX_0         ((u32)0x000003FF)        </span><span class="comment">/* Transmission Byte Count 2 (low) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05427"></a><span class="lineno"> 5427</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT2_TX_1 register  ***************/</span></div>
<div class="line"><a name="l05429"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5704e964fed758eb96b09997c19abad5"> 5429</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_TX_1_COUNT2_TX_1         ((u32)0x03FF0000)        </span><span class="comment">/* Transmission Byte Count 2 (high) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05430"></a><span class="lineno"> 5430</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;</div>
<div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;</div>
<div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT3_TX_0 register  ***************/</span></div>
<div class="line"><a name="l05434"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a23ab40e0542ae1c6ddd21d9610c7414e"> 5434</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_TX_0_COUNT3_TX_0         ((u16)0x000003FF)        </span><span class="comment">/* Transmission Byte Count 3 (low) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05435"></a><span class="lineno"> 5435</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05436"></a><span class="lineno"> 5436</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT3_TX_1 register  ***************/</span></div>
<div class="line"><a name="l05437"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2a7d9d78950ebdf3ca4a6eaa7dd6b909"> 5437</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_TX_1_COUNT3_TX_1         ((u16)0x03FF0000)        </span><span class="comment">/* Transmission Byte Count 3 (high) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05439"></a><span class="lineno"> 5439</span>&#160;</div>
<div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;</div>
<div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT4_TX_0 register  ***************/</span></div>
<div class="line"><a name="l05442"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac6c7e3c3111a01a49b24a6023deb2a27"> 5442</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_TX_0_COUNT4_TX_0         ((u32)0x000003FF)        </span><span class="comment">/* Transmission Byte Count 4 (low) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05443"></a><span class="lineno"> 5443</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05444"></a><span class="lineno"> 5444</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT4_TX_1 register  ***************/</span></div>
<div class="line"><a name="l05445"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a497d72946c17156a3c4e5fab4f04bbcb"> 5445</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_TX_1_COUNT4_TX_1         ((u32)0x03FF0000)        </span><span class="comment">/* Transmission Byte Count 4 (high) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05446"></a><span class="lineno"> 5446</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;</div>
<div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;</div>
<div class="line"><a name="l05449"></a><span class="lineno"> 5449</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT5_TX_0 register  ***************/</span></div>
<div class="line"><a name="l05450"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abd2ce8e3c7946944039c8da300fa9f4f"> 5450</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_TX_0_COUNT5_TX_0         ((u32)0x000003FF)        </span><span class="comment">/* Transmission Byte Count 5 (low) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05451"></a><span class="lineno"> 5451</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05452"></a><span class="lineno"> 5452</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT5_TX_1 register  ***************/</span></div>
<div class="line"><a name="l05453"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a903de2a6593e8623df0265a3aa7d2c3f"> 5453</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_TX_1_COUNT5_TX_1         ((u32)0x03FF0000)        </span><span class="comment">/* Transmission Byte Count 5 (high) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05454"></a><span class="lineno"> 5454</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160;</div>
<div class="line"><a name="l05456"></a><span class="lineno"> 5456</span>&#160;</div>
<div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT6_TX_0 register  ***************/</span></div>
<div class="line"><a name="l05458"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a557e5d43b7249340751c6d1739c8c329"> 5458</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_TX_0_COUNT6_TX_0         ((u32)0x000003FF)        </span><span class="comment">/* Transmission Byte Count 6 (low) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05459"></a><span class="lineno"> 5459</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05460"></a><span class="lineno"> 5460</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT6_TX_1 register  ***************/</span></div>
<div class="line"><a name="l05461"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad3d9b88dad4428712bf8f65d8ae989ba"> 5461</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_TX_1_COUNT6_TX_1         ((u32)0x03FF0000)        </span><span class="comment">/* Transmission Byte Count 6 (high) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05462"></a><span class="lineno"> 5462</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05463"></a><span class="lineno"> 5463</span>&#160;</div>
<div class="line"><a name="l05464"></a><span class="lineno"> 5464</span>&#160;</div>
<div class="line"><a name="l05465"></a><span class="lineno"> 5465</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT7_TX_0 register  ***************/</span></div>
<div class="line"><a name="l05466"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a626d9c1b9d1d457cc24b0f41657e60de"> 5466</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_TX_0_COUNT7_TX_0         ((u32)0x000003FF)        </span><span class="comment">/* Transmission Byte Count 7 (low) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT7_TX_1 register  ***************/</span></div>
<div class="line"><a name="l05469"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0114e69ac70c1cf101121af0db3fe128"> 5469</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_TX_1_COUNT7_TX_1         ((u32)0x03FF0000)        </span><span class="comment">/* Transmission Byte Count 7 (high) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;</div>
<div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l05473"></a><span class="lineno"> 5473</span>&#160;</div>
<div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;</div>
<div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR0_RX register  *****************/</span></div>
<div class="line"><a name="l05476"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aee2b98ee0d9a41d8836f8580e863ca11"> 5476</a></span>&#160;<span class="preprocessor">#define  USB_ADDR0_RX_ADDR0_RX               ((u16)0xFFFE)            </span><span class="comment">/* Reception Buffer Address 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05478"></a><span class="lineno"> 5478</span>&#160;</div>
<div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR1_RX register  *****************/</span></div>
<div class="line"><a name="l05480"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8f6f7121f0fcf86c1f6cb40320c9fce3"> 5480</a></span>&#160;<span class="preprocessor">#define  USB_ADDR1_RX_ADDR1_RX               ((u16)0xFFFE)            </span><span class="comment">/* Reception Buffer Address 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160;</div>
<div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR2_RX register  *****************/</span></div>
<div class="line"><a name="l05484"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4ce92de63cc930b0686aa703451670e7"> 5484</a></span>&#160;<span class="preprocessor">#define  USB_ADDR2_RX_ADDR2_RX               ((u16)0xFFFE)            </span><span class="comment">/* Reception Buffer Address 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160;</div>
<div class="line"><a name="l05487"></a><span class="lineno"> 5487</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR3_RX register  *****************/</span></div>
<div class="line"><a name="l05488"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5c912baa8640f44ffdad020a9cf3eda7"> 5488</a></span>&#160;<span class="preprocessor">#define  USB_ADDR3_RX_ADDR3_RX               ((u16)0xFFFE)            </span><span class="comment">/* Reception Buffer Address 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05489"></a><span class="lineno"> 5489</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05490"></a><span class="lineno"> 5490</span>&#160;</div>
<div class="line"><a name="l05491"></a><span class="lineno"> 5491</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR4_RX register  *****************/</span></div>
<div class="line"><a name="l05492"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1a18d4c41c96e4d6030040017e5749c5"> 5492</a></span>&#160;<span class="preprocessor">#define  USB_ADDR4_RX_ADDR4_RX               ((u16)0xFFFE)            </span><span class="comment">/* Reception Buffer Address 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;</div>
<div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR5_RX register  *****************/</span></div>
<div class="line"><a name="l05496"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acd684a969affde01213327484282ad85"> 5496</a></span>&#160;<span class="preprocessor">#define  USB_ADDR5_RX_ADDR5_RX               ((u16)0xFFFE)            </span><span class="comment">/* Reception Buffer Address 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05498"></a><span class="lineno"> 5498</span>&#160;</div>
<div class="line"><a name="l05499"></a><span class="lineno"> 5499</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR6_RX register  *****************/</span></div>
<div class="line"><a name="l05500"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8fc7d1677761257a68f9fbdd9f0cfea6"> 5500</a></span>&#160;<span class="preprocessor">#define  USB_ADDR6_RX_ADDR6_RX               ((u16)0xFFFE)            </span><span class="comment">/* Reception Buffer Address 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05501"></a><span class="lineno"> 5501</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05502"></a><span class="lineno"> 5502</span>&#160;</div>
<div class="line"><a name="l05503"></a><span class="lineno"> 5503</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR7_RX register  *****************/</span></div>
<div class="line"><a name="l05504"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a54a15bf0bc533eb9b0f9277287b40006"> 5504</a></span>&#160;<span class="preprocessor">#define  USB_ADDR7_RX_ADDR7_RX               ((u16)0xFFFE)            </span><span class="comment">/* Reception Buffer Address 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05505"></a><span class="lineno"> 5505</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05506"></a><span class="lineno"> 5506</span>&#160;</div>
<div class="line"><a name="l05507"></a><span class="lineno"> 5507</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l05508"></a><span class="lineno"> 5508</span>&#160;</div>
<div class="line"><a name="l05509"></a><span class="lineno"> 5509</span>&#160;</div>
<div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT0_RX register  ****************/</span></div>
<div class="line"><a name="l05511"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a88b8f138bd79d878fd6bc75781b31e3d"> 5511</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_COUNT0_RX             ((u16)0x03FF)            </span><span class="comment">/* Reception Byte Count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05513"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af16db460f896a78fecb0a08268b722cb"> 5513</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK             ((u16)0x7C00)            </span><span class="comment">/* NUM_BLOCK[4:0] bits (Number of blocks) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05514"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4e9f21700e6a42c1da83c03b3a171c6a"> 5514</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_0           ((u16)0x0400)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05515"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7ae8fd5c6023a7ca3055b4e1b6dface0"> 5515</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_1           ((u16)0x0800)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05516"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ace62d96a61d74274875079d890a9d505"> 5516</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_2           ((u16)0x1000)            </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05517"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af8df50dc4c9e28592e9571abab3be48c"> 5517</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_3           ((u16)0x2000)            </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05518"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8598416841142daa1bd67e7d111a5443"> 5518</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_4           ((u16)0x4000)            </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05519"></a><span class="lineno"> 5519</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05520"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a58c255da617493dfc6a1ad5368683e90"> 5520</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_BLSIZE                ((u16)0x8000)            </span><span class="comment">/* BLock SIZE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05521"></a><span class="lineno"> 5521</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;</div>
<div class="line"><a name="l05523"></a><span class="lineno"> 5523</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT1_RX register  ****************/</span></div>
<div class="line"><a name="l05524"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad111b8464ce99b4eafce3627f3f6290a"> 5524</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_COUNT1_RX             ((u16)0x03FF)            </span><span class="comment">/* Reception Byte Count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05525"></a><span class="lineno"> 5525</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05526"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4ab1be6d4747c02c471043d8e54bb217"> 5526</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK             ((u16)0x7C00)            </span><span class="comment">/* NUM_BLOCK[4:0] bits (Number of blocks) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05527"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acb6ed54fd59e77e756bad640d49c69cc"> 5527</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_0           ((u16)0x0400)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05528"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a790c6f6b1abb553b10c72f3004d9446d"> 5528</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_1           ((u16)0x0800)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05529"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaa42d8c47d90f4262eb6f156b2cfaf7c"> 5529</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_2           ((u16)0x1000)            </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05530"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a681a6d2ddd4de93d7cf1a573d1901351"> 5530</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_3           ((u16)0x2000)            </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05531"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae0650bffd6e1c4fa53614884f036cd85"> 5531</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_4           ((u16)0x4000)            </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05533"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af24d9a6da5f07f6e2d315877c5fb0925"> 5533</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_BLSIZE                ((u16)0x8000)            </span><span class="comment">/* BLock SIZE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;</div>
<div class="line"><a name="l05536"></a><span class="lineno"> 5536</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT2_RX register  ****************/</span></div>
<div class="line"><a name="l05537"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a91afa91a2ee7defcdf8d1ba838b73807"> 5537</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_COUNT2_RX             ((u16)0x03FF)            </span><span class="comment">/* Reception Byte Count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05538"></a><span class="lineno"> 5538</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05539"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1902896254353e9344b99390c9443000"> 5539</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK             ((u16)0x7C00)            </span><span class="comment">/* NUM_BLOCK[4:0] bits (Number of blocks) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05540"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aab5bad5394270a8023743caef811f8d0"> 5540</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_0           ((u16)0x0400)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05541"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a30874750b9a8b3a1234dd9e75d80a141"> 5541</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_1           ((u16)0x0800)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05542"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5b60b2edd03d164ca17f45d2c45bd866"> 5542</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_2           ((u16)0x1000)            </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05543"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa9dffc0dd597466cff67431ff448acbc"> 5543</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_3           ((u16)0x2000)            </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05544"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2cd2741b81e7c3962b75be28af6a35f6"> 5544</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_4           ((u16)0x4000)            </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05545"></a><span class="lineno"> 5545</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05546"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8133ed1eea2001d225d3d67ae3c6d295"> 5546</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_BLSIZE                ((u16)0x8000)            </span><span class="comment">/* BLock SIZE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;</div>
<div class="line"><a name="l05549"></a><span class="lineno"> 5549</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT3_RX register  ****************/</span></div>
<div class="line"><a name="l05550"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae601b49c9405e0bb464eb3e277159df7"> 5550</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_COUNT3_RX             ((u16)0x03FF)            </span><span class="comment">/* Reception Byte Count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05551"></a><span class="lineno"> 5551</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05552"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a695b15f680c6f8555949762243c9b0a7"> 5552</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK             ((u16)0x7C00)            </span><span class="comment">/* NUM_BLOCK[4:0] bits (Number of blocks) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05553"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa6d0f75680d4cfd19385b9c6bdceaa66"> 5553</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_0           ((u16)0x0400)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05554"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0013e71026d28f4a9b8ebb2a3e517227"> 5554</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_1           ((u16)0x0800)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05555"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ada52f2f25530d758c807ee6ba0e57231"> 5555</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_2           ((u16)0x1000)            </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05556"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acdf31fea84640d7fbe1adb6e655e669d"> 5556</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_3           ((u16)0x2000)            </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05557"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a97e3089882278553b8f339e87bfb6241"> 5557</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_4           ((u16)0x4000)            </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05558"></a><span class="lineno"> 5558</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05559"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2ea88c4bc2909e5acc57d07df0d695c2"> 5559</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_BLSIZE                ((u16)0x8000)            </span><span class="comment">/* BLock SIZE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160;</div>
<div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT4_RX register  ****************/</span></div>
<div class="line"><a name="l05563"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a009652e83a062c259d733ae599a4eaae"> 5563</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_COUNT4_RX             ((u16)0x03FF)            </span><span class="comment">/* Reception Byte Count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05564"></a><span class="lineno"> 5564</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05565"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a13a044c52a7d4be49f4d2d7ae4608384"> 5565</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK             ((u16)0x7C00)            </span><span class="comment">/* NUM_BLOCK[4:0] bits (Number of blocks) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05566"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7410cb901e0b33303b76443b23c5512c"> 5566</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_0           ((u16)0x0400)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05567"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a44c381cb684c140dfab2cb611eb8480d"> 5567</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_1           ((u16)0x0800)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05568"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1fd9e641148320c33274dc03a36bbbb6"> 5568</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_2           ((u16)0x1000)            </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05569"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aeaaf2ec212c84d7210afbbeff64e2dba"> 5569</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_3           ((u16)0x2000)            </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05570"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a166cf86b8b0997653df6a3c6469dbf5d"> 5570</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_4           ((u16)0x4000)            </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05572"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abb387270d441cbcacf45ccbbed7d2a61"> 5572</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_BLSIZE                ((u16)0x8000)            </span><span class="comment">/* BLock SIZE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05573"></a><span class="lineno"> 5573</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;</div>
<div class="line"><a name="l05575"></a><span class="lineno"> 5575</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT5_RX register  ****************/</span></div>
<div class="line"><a name="l05576"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac6d5932d0ea6fd0cd6f6a4a2f728abba"> 5576</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_COUNT5_RX             ((u16)0x03FF)            </span><span class="comment">/* Reception Byte Count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05578"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1f344dca8655341d8926797f3537c689"> 5578</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK             ((u16)0x7C00)            </span><span class="comment">/* NUM_BLOCK[4:0] bits (Number of blocks) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05579"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab8dddaf43acc52251aad974a51b65fe2"> 5579</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_0           ((u16)0x0400)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05580"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad3c671b0d9ade6209c05911faf87bae8"> 5580</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_1           ((u16)0x0800)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05581"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6e799bdd938d11cab9a3e102ed78fd99"> 5581</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_2           ((u16)0x1000)            </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05582"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2c34e5ad0c5f961f4cec16fdf9db4340"> 5582</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_3           ((u16)0x2000)            </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05583"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a54cbef96667d9c2f7e82439bd07610c2"> 5583</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_4           ((u16)0x4000)            </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05585"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2b21a5926cbbc55f725e2716ea9b7285"> 5585</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_BLSIZE                ((u16)0x8000)            </span><span class="comment">/* BLock SIZE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05586"></a><span class="lineno"> 5586</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT6_RX register  ****************/</span></div>
<div class="line"><a name="l05588"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0d9459e0a3d09d92824e687b25dfb3d6"> 5588</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_COUNT6_RX             ((u16)0x03FF)            </span><span class="comment">/* Reception Byte Count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05589"></a><span class="lineno"> 5589</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05590"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3b10eabb1a809d4dbac50b911375f8ac"> 5590</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK             ((u16)0x7C00)            </span><span class="comment">/* NUM_BLOCK[4:0] bits (Number of blocks) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05591"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0bb0fc6c7402a8ad5857e7691be53cb9"> 5591</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_0           ((u16)0x0400)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05592"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9580b86793273d583a6cd07e54ea5ccb"> 5592</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_1           ((u16)0x0800)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05593"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a91eab0bf0cdbf7223c1ebc96d5f0e79a"> 5593</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_2           ((u16)0x1000)            </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05594"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7792b0da10d5e581b9e9231145bbd04f"> 5594</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_3           ((u16)0x2000)            </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05595"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afc3ccda8ec7f383d0c27f426c7f83ed6"> 5595</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_4           ((u16)0x4000)            </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05596"></a><span class="lineno"> 5596</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05597"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af1e34be42a892ec8f0b988b44da37b94"> 5597</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_BLSIZE                ((u16)0x8000)            </span><span class="comment">/* BLock SIZE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;</div>
<div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT7_RX register  ****************/</span></div>
<div class="line"><a name="l05601"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a180febe3d2c719fb8ef109f9a3a8fe8d"> 5601</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_COUNT7_RX             ((u16)0x03FF)            </span><span class="comment">/* Reception Byte Count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05602"></a><span class="lineno"> 5602</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05603"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acd49ea7e0ca6bf9cc57ac1be7f9f7ac4"> 5603</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK             ((u16)0x7C00)            </span><span class="comment">/* NUM_BLOCK[4:0] bits (Number of blocks) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05604"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acc8f0fd2141ec00e10d01e04f24cee21"> 5604</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_0           ((u16)0x0400)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05605"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a908809b30f09108564c4518a2cc25be4"> 5605</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_1           ((u16)0x0800)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05606"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a236e1b6a97d604e4a2b2ec6f9228524e"> 5606</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_2           ((u16)0x1000)            </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05607"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a140528868074ec157520690a019eea52"> 5607</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_3           ((u16)0x2000)            </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05608"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a961582548acbf74eb4c2b19d8e172bdf"> 5608</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_4           ((u16)0x4000)            </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05610"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acf97183e1c68fbd42f79f5f85d6edb61"> 5610</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_BLSIZE                ((u16)0x8000)            </span><span class="comment">/* BLock SIZE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05611"></a><span class="lineno"> 5611</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;</div>
<div class="line"><a name="l05613"></a><span class="lineno"> 5613</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;</div>
<div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160;</div>
<div class="line"><a name="l05616"></a><span class="lineno"> 5616</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT0_RX_0 register  ***************/</span></div>
<div class="line"><a name="l05617"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abd0a98aea86fdfacc1cfe9cadad7ee07"> 5617</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_0_COUNT0_RX_0         ((u32)0x000003FF)        </span><span class="comment">/* Reception Byte Count (low) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05618"></a><span class="lineno"> 5618</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05619"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abb82ead106e311e0c84619fa34587bcd"> 5619</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0         ((u32)0x00007C00)        </span><span class="comment">/* NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05620"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a506b3fb239fbb87afa7d2efb1f2a2ce7"> 5620</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_0       ((u32)0x00000400)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05621"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a29484bb25ef911e36e082cdc4f5a0fa4"> 5621</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_1       ((u32)0x00000800)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05622"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adcc8d932a7d2487102ed799ac702e555"> 5622</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_2       ((u32)0x00001000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05623"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af76b3ced5cc0ccfea96d770f0149f219"> 5623</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_3       ((u32)0x00002000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05624"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a449760d8d9d094c5c19bf18c3e46a689"> 5624</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_4       ((u32)0x00004000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05626"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aeefaa008964bdd59f0ed9ddf4cd2ed2e"> 5626</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_0_BLSIZE_0            ((u32)0x00008000)        </span><span class="comment">/* BLock SIZE (low) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT0_RX_1 register  ***************/</span></div>
<div class="line"><a name="l05629"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae8f135196c703a71f4e326d01bf1a0c7"> 5629</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_1_COUNT0_RX_1         ((u32)0x03FF0000)        </span><span class="comment">/* Reception Byte Count (high) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05631"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a05050fce6b3909c5895758a441d280ed"> 5631</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1         ((u32)0x7C000000)        </span><span class="comment">/* NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05632"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7daa0d84fff66a85cc3f92d77cbbc767"> 5632</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_0       ((u32)0x04000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05633"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a77b11974ba84ca452333b84de23a683d"> 5633</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_1       ((u32)0x08000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05634"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a784adbc265dd5ba53a298d1cc2ee50ab"> 5634</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_2       ((u32)0x10000000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05635"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a42e21d2a0bf4043ca49f13bd502386f2"> 5635</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_3       ((u32)0x20000000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05636"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3031e3c73a24634493bdadcb1ae024b9"> 5636</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_4       ((u32)0x40000000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05638"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa5c46a3ac9c5283e9a3ee59ba06d2e94"> 5638</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_1_BLSIZE_1            ((u32)0x80000000)        </span><span class="comment">/* BLock SIZE (high) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05639"></a><span class="lineno"> 5639</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05640"></a><span class="lineno"> 5640</span>&#160;</div>
<div class="line"><a name="l05641"></a><span class="lineno"> 5641</span>&#160;</div>
<div class="line"><a name="l05642"></a><span class="lineno"> 5642</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT1_RX_0 register  ***************/</span></div>
<div class="line"><a name="l05643"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad806854db64e804920a3005cad144e33"> 5643</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_0_COUNT1_RX_0         ((u32)0x000003FF)        </span><span class="comment">/* Reception Byte Count (low) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05644"></a><span class="lineno"> 5644</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05645"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a142a1df236a2d80950df352a5cd8ab49"> 5645</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0         ((u32)0x00007C00)        </span><span class="comment">/* NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05646"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0518f94c4361d4124217e6a65a868b00"> 5646</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_0       ((u32)0x00000400)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05647"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1a2eaf3f44c1fae9411f562e5824a7b9"> 5647</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_1       ((u32)0x00000800)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05648"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af8496248f78af8e025722724b505c2d3"> 5648</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_2       ((u32)0x00001000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05649"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a91af9576d467858984f67791a248e6e7"> 5649</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_3       ((u32)0x00002000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05650"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acf75af61fa3d097673e3962d5328759d"> 5650</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_4       ((u32)0x00004000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05651"></a><span class="lineno"> 5651</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05652"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adebc7a5b54043adb49da9b9e51e00d39"> 5652</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_0_BLSIZE_0            ((u32)0x00008000)        </span><span class="comment">/* BLock SIZE (low) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05654"></a><span class="lineno"> 5654</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT1_RX_1 register  ***************/</span></div>
<div class="line"><a name="l05655"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad02d00bc945a618aeace5e452c4ba253"> 5655</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_1_COUNT1_RX_1         ((u32)0x03FF0000)        </span><span class="comment">/* Reception Byte Count (high) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05657"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a548b49b414b09518b7d53aa8d909dd3e"> 5657</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1         ((u32)0x7C000000)        </span><span class="comment">/* NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05658"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a40fd3bcecfad1f9e86d62e9821f5b975"> 5658</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_0       ((u32)0x04000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05659"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af02e58910d5f8eb1b19747de91644f36"> 5659</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_1       ((u32)0x08000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05660"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acd017cd17e28cfa3e91b20f1ef6fce80"> 5660</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_2       ((u32)0x10000000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05661"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6a344c7f66f4b101c7791d5fcc4b9387"> 5661</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_3       ((u32)0x20000000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05662"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af9e0aee385a54249b15731e1e2bc0ebb"> 5662</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_4       ((u32)0x40000000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05663"></a><span class="lineno"> 5663</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05664"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4fb7ab13751b1bb20927f93407e78d65"> 5664</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_1_BLSIZE_1            ((u32)0x80000000)        </span><span class="comment">/* BLock SIZE (high) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05665"></a><span class="lineno"> 5665</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05666"></a><span class="lineno"> 5666</span>&#160;</div>
<div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;</div>
<div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT2_RX_0 register  ***************/</span></div>
<div class="line"><a name="l05669"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad29fa5a39578290c4559d812c68751a6"> 5669</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_0_COUNT2_RX_0         ((u32)0x000003FF)        </span><span class="comment">/* Reception Byte Count (low) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05670"></a><span class="lineno"> 5670</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05671"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a51249f809be2ee225513613e6b8189dd"> 5671</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0         ((u32)0x00007C00)        </span><span class="comment">/* NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05672"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ace1831486761d9efda4d1bb44899cb62"> 5672</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_0       ((u32)0x00000400)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05673"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6ae2d71c7457670bc3e73864f6652e34"> 5673</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_1       ((u32)0x00000800)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05674"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9510ae0cc724af72c3b6abe96438613c"> 5674</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_2       ((u32)0x00001000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05675"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab703e72c99a86356fc94975661ee3dfa"> 5675</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_3       ((u32)0x00002000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05676"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0348126db3c9e40f3ed4eb77d256fd4f"> 5676</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_4       ((u32)0x00004000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05678"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a89ed7be1ce46ae7952d51d38618d7a82"> 5678</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_0_BLSIZE_0            ((u32)0x00008000)        </span><span class="comment">/* BLock SIZE (low) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05679"></a><span class="lineno"> 5679</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT2_RX_1 register  ***************/</span></div>
<div class="line"><a name="l05681"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaa3a9d85f8530c4249512470bf14a09a"> 5681</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_1_COUNT2_RX_1         ((u32)0x03FF0000)        </span><span class="comment">/* Reception Byte Count (high) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05683"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9f6d2a2f6909cbf3543629548ba51fc2"> 5683</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1         ((u32)0x7C000000)        </span><span class="comment">/* NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05684"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6b0998980832f7ef957bec3547d041d8"> 5684</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_0       ((u32)0x04000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05685"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a224166bbab0f16a95962d3c1e704e14e"> 5685</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_1       ((u32)0x08000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05686"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7b53c6be129906d7d63d9b88384e7ed2"> 5686</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_2       ((u32)0x10000000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05687"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a50c773e3a2503f6c5e3e88b2d56f1d1d"> 5687</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_3       ((u32)0x20000000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05688"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abb0cf76c39101eab6b9bd733c1f33716"> 5688</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_4       ((u32)0x40000000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05689"></a><span class="lineno"> 5689</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05690"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af8e9c03223bb6f8e2977672a33e67510"> 5690</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_1_BLSIZE_1            ((u32)0x80000000)        </span><span class="comment">/* BLock SIZE (high) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;</div>
<div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160;</div>
<div class="line"><a name="l05694"></a><span class="lineno"> 5694</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT3_RX_0 register  ***************/</span></div>
<div class="line"><a name="l05695"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a35f86e7dd0bdaa14454613ce773b36be"> 5695</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_0_COUNT3_RX_0         ((u32)0x000003FF)        </span><span class="comment">/* Reception Byte Count (low) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05697"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af80e5e92027d75c9c2e7bae05304759a"> 5697</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0         ((u32)0x00007C00)        </span><span class="comment">/* NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05698"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad7a399d2c4a6677ccf3f7388f0ec1af5"> 5698</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_0       ((u32)0x00000400)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05699"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a364d64e94330be32c1d29f7b4da2d84f"> 5699</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_1       ((u32)0x00000800)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05700"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a88c90043536e912ad1d906b736b12eb2"> 5700</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_2       ((u32)0x00001000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05701"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a02813cf6149e593a06e76366a574f5bb"> 5701</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_3       ((u32)0x00002000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05702"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8636cbba20c6dd1d0d47dab9ae9bad04"> 5702</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_4       ((u32)0x00004000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05704"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a95ab0273f7e420e1c718fb591d44142f"> 5704</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_0_BLSIZE_0            ((u32)0x00008000)        </span><span class="comment">/* BLock SIZE (low) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05705"></a><span class="lineno"> 5705</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT3_RX_1 register  ***************/</span></div>
<div class="line"><a name="l05707"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac983eb2e53866d74ea8c7423294e27f0"> 5707</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_1_COUNT3_RX_1         ((u32)0x03FF0000)        </span><span class="comment">/* Reception Byte Count (high) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05708"></a><span class="lineno"> 5708</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05709"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab3dc8cad5df5e048f6ce420926dfa3a7"> 5709</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1         ((u32)0x7C000000)        </span><span class="comment">/* NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05710"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a58b72ae69111227f1cae04168c721aaa"> 5710</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_0       ((u32)0x04000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05711"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af2712471ea0c1eac0fa900568205daa9"> 5711</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_1       ((u32)0x08000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05712"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0b56366bb66ae13c62492efa9cd087a0"> 5712</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_2       ((u32)0x10000000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05713"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a921481514c0bda9e887de808998ed359"> 5713</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_3       ((u32)0x20000000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05714"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adfc2bc433f3b457cac18bb781ab3c254"> 5714</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_4       ((u32)0x40000000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05715"></a><span class="lineno"> 5715</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05716"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a292e02c41e73a31a9670c91271700031"> 5716</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_1_BLSIZE_1            ((u32)0x80000000)        </span><span class="comment">/* BLock SIZE (high) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;</div>
<div class="line"><a name="l05719"></a><span class="lineno"> 5719</span>&#160;</div>
<div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT4_RX_0 register  ***************/</span></div>
<div class="line"><a name="l05721"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac3e118f03aff3fef293d7a1a29a77952"> 5721</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_0_COUNT4_RX_0         ((u32)0x000003FF)        </span><span class="comment">/* Reception Byte Count (low) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05723"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a66145d20783f563b08b083b220863ff7"> 5723</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0         ((u32)0x00007C00)        </span><span class="comment">/* NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05724"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa4c31be1adf15d7d9cc85befdaf68b89"> 5724</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_0      ((u32)0x00000400)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05725"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aeb598992bac6e703dd91fde8e618771b"> 5725</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_1      ((u32)0x00000800)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05726"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acda75878ba97e8cb6f55f9eec73c16d1"> 5726</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_2      ((u32)0x00001000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05727"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afa3ba819eb08c96e36961cf27dd5047b"> 5727</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_3      ((u32)0x00002000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05728"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a33f27fc34dcbb6bcfbcdc57cc1145ee9"> 5728</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_4      ((u32)0x00004000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05729"></a><span class="lineno"> 5729</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05730"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab637abe54b3de44707513cde5bcb8424"> 5730</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_0_BLSIZE_0            ((u32)0x00008000)        </span><span class="comment">/* BLock SIZE (low) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05731"></a><span class="lineno"> 5731</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05732"></a><span class="lineno"> 5732</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT4_RX_1 register  ***************/</span></div>
<div class="line"><a name="l05733"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a341680c85474ae283122dbfda527f7eb"> 5733</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_1_COUNT4_RX_1         ((u32)0x03FF0000)        </span><span class="comment">/* Reception Byte Count (high) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05734"></a><span class="lineno"> 5734</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05735"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a311a144c7f2f97a7a8a07e60fddc539e"> 5735</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1         ((u32)0x7C000000)        </span><span class="comment">/* NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05736"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab75df097c1a96dec6eda7aaee267d007"> 5736</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_0       ((u32)0x04000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05737"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acf386033654fc3d717fee3125998874f"> 5737</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_1       ((u32)0x08000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05738"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa192016d2af94ffbc4e2527911782e64"> 5738</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_2       ((u32)0x10000000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05739"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5fdfeb4ecc9bc9209d52050799053a4e"> 5739</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_3       ((u32)0x20000000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05740"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6fa689a90257ee009b2fcf8fdd892853"> 5740</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_4       ((u32)0x40000000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05742"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a552fd27d3768fe7bfa860b97e9d1321d"> 5742</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_1_BLSIZE_1            ((u32)0x80000000)        </span><span class="comment">/* BLock SIZE (high) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05744"></a><span class="lineno"> 5744</span>&#160;</div>
<div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;</div>
<div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT5_RX_0 register  ***************/</span></div>
<div class="line"><a name="l05747"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0d891204b7a783b7a0f48758e9bc3801"> 5747</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_0_COUNT5_RX_0         ((u32)0x000003FF)        </span><span class="comment">/* Reception Byte Count (low) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05749"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8e3189bb99916c8f1de960f195c64204"> 5749</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0         ((u32)0x00007C00)        </span><span class="comment">/* NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05750"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3f8960839d232792e5f03018573ac166"> 5750</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_0       ((u32)0x00000400)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05751"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7f4045ebc4e99ca0a87904934c609f94"> 5751</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_1       ((u32)0x00000800)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05752"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae6b0476f026153dd0ce4b1b3958ec68f"> 5752</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_2       ((u32)0x00001000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05753"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af685080c4ad7960cdc491bab14646219"> 5753</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_3       ((u32)0x00002000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05754"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9074f5cc42e2ff6281f4122815edccd5"> 5754</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_4       ((u32)0x00004000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05755"></a><span class="lineno"> 5755</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05756"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afedf3bc905d24c1a183464de1eb37d0e"> 5756</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_0_BLSIZE_0            ((u32)0x00008000)        </span><span class="comment">/* BLock SIZE (low) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05757"></a><span class="lineno"> 5757</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05758"></a><span class="lineno"> 5758</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT5_RX_1 register  ***************/</span></div>
<div class="line"><a name="l05759"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9c36cc476f3adadd448e0513b6bf39c6"> 5759</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_1_COUNT5_RX_1         ((u32)0x03FF0000)        </span><span class="comment">/* Reception Byte Count (high) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05761"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a55c2f8f6a6433e61264d950139824c03"> 5761</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1         ((u32)0x7C000000)        </span><span class="comment">/* NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05762"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac154eb9b4430398a9f6cec73735cf696"> 5762</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_0       ((u32)0x04000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05763"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9c0407a2d6f64e51a9bf29a1f73eee55"> 5763</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_1       ((u32)0x08000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05764"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a64f0457e141894a4285f2aff5e523861"> 5764</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_2       ((u32)0x10000000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05765"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6ce90baf290473b81235f97c4a418ab2"> 5765</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_3       ((u32)0x20000000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05766"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0af1794e0b7503d7f0122d9f5d11b1d7"> 5766</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_4       ((u32)0x40000000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05767"></a><span class="lineno"> 5767</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05768"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1bc337769fdfdae8dbca3859e6c73dce"> 5768</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_1_BLSIZE_1            ((u32)0x80000000)        </span><span class="comment">/* BLock SIZE (high) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05769"></a><span class="lineno"> 5769</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;</div>
<div class="line"><a name="l05771"></a><span class="lineno"> 5771</span>&#160;</div>
<div class="line"><a name="l05772"></a><span class="lineno"> 5772</span>&#160;<span class="comment">/***************  Bit definition for USB_COUNT6_RX_0  register  ***************/</span></div>
<div class="line"><a name="l05773"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1314f10984417f05b9e25252a21a9bd9"> 5773</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_0_COUNT6_RX_0         ((u32)0x000003FF)        </span><span class="comment">/* Reception Byte Count (low) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05775"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa72c65778170a0351203fedff5fbb6d4"> 5775</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0         ((u32)0x00007C00)        </span><span class="comment">/* NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05776"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aae3c43ca573b0f3075486a96d3f83bff"> 5776</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_0       ((u32)0x00000400)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05777"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9955b4c33f02416fed3ed6162311e5ad"> 5777</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_1       ((u32)0x00000800)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05778"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a42a43edac299903129ec17cfe823f7a1"> 5778</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_2       ((u32)0x00001000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05779"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0d368e0d6c069f261402e886162da67e"> 5779</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_3       ((u32)0x00002000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05780"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aeb5277d3cc2e53537cf7fb6c53c8fafa"> 5780</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_4       ((u32)0x00004000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05781"></a><span class="lineno"> 5781</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05782"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afb1bd8accdbf73d1461531d23ca1bc5c"> 5782</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_0_BLSIZE_0            ((u32)0x00008000)        </span><span class="comment">/* BLock SIZE (low) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05784"></a><span class="lineno"> 5784</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT6_RX_1 register  ***************/</span></div>
<div class="line"><a name="l05785"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac865707698b11877beb6186db91e45d6"> 5785</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_1_COUNT6_RX_1         ((u32)0x03FF0000)        </span><span class="comment">/* Reception Byte Count (high) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05787"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a45ce1f6227038549f4a52f979f82ee81"> 5787</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1         ((u32)0x7C000000)        </span><span class="comment">/* NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05788"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0554791da2f68333d97599361c7b5992"> 5788</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_0       ((u32)0x04000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05789"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac946eecdd872c11b3ac1ef0f7ebaa225"> 5789</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_1       ((u32)0x08000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05790"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af58afc8b1560c1ffae4e98f43eea1b14"> 5790</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_2       ((u32)0x10000000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05791"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7076eee4a7fb33d3bdbb328c8f19ecbc"> 5791</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_3       ((u32)0x20000000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05792"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a051bf5ecf7ebf29cebcda705be29aab6"> 5792</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_4       ((u32)0x40000000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05793"></a><span class="lineno"> 5793</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05794"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a95e60cccbd4eb561d4b3415f483f9d82"> 5794</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_1_BLSIZE_1            ((u32)0x80000000)        </span><span class="comment">/* BLock SIZE (high) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05796"></a><span class="lineno"> 5796</span>&#160;</div>
<div class="line"><a name="l05797"></a><span class="lineno"> 5797</span>&#160;</div>
<div class="line"><a name="l05798"></a><span class="lineno"> 5798</span>&#160;<span class="comment">/***************  Bit definition for USB_COUNT7_RX_0 register  ****************/</span></div>
<div class="line"><a name="l05799"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad1ea08477bbfbdebb3e018687800cbd9"> 5799</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_0_COUNT7_RX_0         ((u32)0x000003FF)        </span><span class="comment">/* Reception Byte Count (low) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05800"></a><span class="lineno"> 5800</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05801"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a41fa51030416044612addae0b6553f99"> 5801</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0         ((u32)0x00007C00)        </span><span class="comment">/* NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05802"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac5a8f7f4b9208d685a5298d03fee6fa0"> 5802</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_0       ((u32)0x00000400)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05803"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3aab70fc0d9fd8bd091e6757f672251f"> 5803</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_1       ((u32)0x00000800)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05804"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2f5f362f5ee77b5ec03a025aeaba0e79"> 5804</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_2       ((u32)0x00001000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05805"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a256fb30d499aec4ac5b3466dda535dbd"> 5805</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_3       ((u32)0x00002000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05806"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8855ec0bd405f30270cecf5f8368cf3b"> 5806</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_4       ((u32)0x00004000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05808"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0931f0ac0d4e96fdfb5b49ecd7f513be"> 5808</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_0_BLSIZE_0            ((u32)0x00008000)        </span><span class="comment">/* BLock SIZE (low) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05810"></a><span class="lineno"> 5810</span>&#160;<span class="comment">/***************  Bit definition for USB_COUNT7_RX_1 register  ****************/</span></div>
<div class="line"><a name="l05811"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae5cc32a38662dbefcd8d1ddd5e7c9f8d"> 5811</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_1_COUNT7_RX_1         ((u32)0x03FF0000)        </span><span class="comment">/* Reception Byte Count (high) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05813"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a987278b8b59704e6ff1458d6448b0ab9"> 5813</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1         ((u32)0x7C000000)        </span><span class="comment">/* NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05814"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad559fd55f00344b85c0adcf4457b0b07"> 5814</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_0       ((u32)0x04000000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05815"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acf85d83040fdce1d47c2bb4bd1a1af97"> 5815</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_1       ((u32)0x08000000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05816"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3b2119f2d24e00121f40a20de6114094"> 5816</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_2       ((u32)0x10000000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05817"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0c340bb4814868819551a054e43636a3"> 5817</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_3       ((u32)0x20000000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05818"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4424fb27d6dd5fc0af3e9e45893cbb4a"> 5818</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_4       ((u32)0x40000000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05819"></a><span class="lineno"> 5819</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05820"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0c83c047d53c5609b057b673205b84ff"> 5820</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_1_BLSIZE_1            ((u32)0x80000000)        </span><span class="comment">/* BLock SIZE (high) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05822"></a><span class="lineno"> 5822</span>&#160;</div>
<div class="line"><a name="l05823"></a><span class="lineno"> 5823</span>&#160;</div>
<div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05825"></a><span class="lineno"> 5825</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160;<span class="comment">/*                          Controller Area Network                           */</span></div>
<div class="line"><a name="l05827"></a><span class="lineno"> 5827</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05828"></a><span class="lineno"> 5828</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05829"></a><span class="lineno"> 5829</span>&#160;</div>
<div class="line"><a name="l05830"></a><span class="lineno"> 5830</span>&#160;<span class="comment">/* CAN control and status registers */</span></div>
<div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;<span class="comment">/*******************  Bit definition for CAN_MCR register  ********************/</span></div>
<div class="line"><a name="l05832"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0cf12be5661908dbe38aa14cd4c3a356"> 5832</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_INRQ                        ((u16)0x0001)            </span><span class="comment">/* Initialization Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05833"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adf9602dfb2f95b481b6e642b95991176"> 5833</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_MCR_SLEEP                       ((u16)0x0002)            </span><span class="comment">/* Sleep Mode Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05834"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a35e7e66f9cd8cb6efa6a80367d2294a9"> 5834</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_MCR_TXFP                        ((u16)0x0004)            </span><span class="comment">/* Transmit FIFO Priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05835"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a501125ff257a7d02c35a0d6dcbaa2ba8"> 5835</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_MCR_RFLM                        ((u16)0x0008)            </span><span class="comment">/* Receive FIFO Locked Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05836"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2774f04e286942d36a5b6135c8028049"> 5836</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_MCR_NART                        ((u16)0x0010)            </span><span class="comment">/* No Automatic Retransmission */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05837"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa2745f1a565c3f2ec5b16612d1fd66e0"> 5837</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_MCR_AWUM                        ((u16)0x0020)            </span><span class="comment">/* Automatic Wakeup Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05838"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad7aff5c0a3ead7f937849ab66eba7490"> 5838</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_MCR_ABOM                        ((u16)0x0040)            </span><span class="comment">/* Automatic Bus-Off Management */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05839"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a32b2eda9cad8a969c5d2349bd1d853bb"> 5839</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_MCR_TTCM                        ((u16)0x0080)            </span><span class="comment">/* Time Triggered Communication Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05840"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a410fdbad37a9dbda508b8c437277e79f"> 5840</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_MCR_RESET                       ((u16)0x8000)            </span><span class="comment">/* bxCAN software master reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05841"></a><span class="lineno"> 5841</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05842"></a><span class="lineno"> 5842</span>&#160;</div>
<div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;<span class="comment">/*******************  Bit definition for CAN_MSR register  ********************/</span></div>
<div class="line"><a name="l05844"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2871cee90ebecb760bab16e9c039b682"> 5844</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_INAK                        ((u16)0x0001)            </span><span class="comment">/* Initialization Acknowledge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05845"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af1611badb362f0fd9047af965509f074"> 5845</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_MSR_SLAK                        ((u16)0x0002)            </span><span class="comment">/* Sleep Acknowledge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05846"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9c424768e9e963402f37cb95ae87a1ae"> 5846</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_MSR_ERRI                        ((u16)0x0004)            </span><span class="comment">/* Error Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05847"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0f4c753b96d21c5001b39ad5b08519fc"> 5847</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_MSR_WKUI                        ((u16)0x0008)            </span><span class="comment">/* Wakeup Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05848"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a47ab62ae123c791de27ad05dde5bee91"> 5848</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_MSR_SLAKI                       ((u16)0x0010)            </span><span class="comment">/* Sleep Acknowledge Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05849"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a651580d35b658e90ea831cb13b8a8988"> 5849</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_MSR_TXM                         ((u16)0x0100)            </span><span class="comment">/* Transmit Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05850"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a67f8e1140b0304930d5b4f2a041a7884"> 5850</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_MSR_RXM                         ((u16)0x0200)            </span><span class="comment">/* Receive Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05851"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af68038824bb78c4a5c4dee1730848f69"> 5851</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_MSR_SAMP                        ((u16)0x0400)            </span><span class="comment">/* Last Sample Point */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05852"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6564a1d2f23f246053188a454264eb4b"> 5852</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_MSR_RX                          ((u16)0x0800)            </span><span class="comment">/* CAN Rx Signal */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05853"></a><span class="lineno"> 5853</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05854"></a><span class="lineno"> 5854</span>&#160;</div>
<div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;<span class="comment">/*******************  Bit definition for CAN_TSR register  ********************/</span></div>
<div class="line"><a name="l05856"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4a4809b8908618df57e6393cc7fe0f52"> 5856</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_RQCP0                       ((u32)0x00000001)        </span><span class="comment">/* Request Completed Mailbox0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05857"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aacedb237b31d29aef7f38475e9a6b297"> 5857</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TSR_TXOK0                       ((u32)0x00000002)        </span><span class="comment">/* Transmission OK of Mailbox0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05858"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9b94ea5001d70a26ec32d9dc6ff76e47"> 5858</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TSR_ALST0                       ((u32)0x00000004)        </span><span class="comment">/* Arbitration Lost for Mailbox0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05859"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a805d2dab5b1d4618492b1cf2a3f5e1e0"> 5859</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TSR_TERR0                       ((u32)0x00000008)        </span><span class="comment">/* Transmission Error of Mailbox0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05860"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afdac6b87a303b0d0ec9b0d94a54ae31f"> 5860</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TSR_ABRQ0                       ((u32)0x00000080)        </span><span class="comment">/* Abort Request for Mailbox0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05861"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abd3118dec59c3a45d2f262b090699538"> 5861</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TSR_RQCP1                       ((u32)0x00000100)        </span><span class="comment">/* Request Completed Mailbox1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05862"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aea918e510c5471b1ac797350b7950151"> 5862</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TSR_TXOK1                       ((u32)0x00000200)        </span><span class="comment">/* Transmission OK of Mailbox1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05863"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7a34d996177f23148c9b4cd6b0a80529"> 5863</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TSR_ALST1                       ((u32)0x00000400)        </span><span class="comment">/* Arbitration Lost for Mailbox1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05864"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9b01eca562bdb60e5416840fca47fff6"> 5864</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TSR_TERR1                       ((u32)0x00000800)        </span><span class="comment">/* Transmission Error of Mailbox1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05865"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4c44a4e585b3ab1c37a6c2c28c90d6cd"> 5865</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TSR_ABRQ1                       ((u32)0x00008000)        </span><span class="comment">/* Abort Request for Mailbox 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05866"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3cf9e83cec96164f1dadf4e43411ebf0"> 5866</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TSR_RQCP2                       ((u32)0x00010000)        </span><span class="comment">/* Request Completed Mailbox2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05867"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a782c591bb204d751b470dd53a37d240e"> 5867</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TSR_TXOK2                       ((u32)0x00020000)        </span><span class="comment">/* Transmission OK of Mailbox 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05868"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a75db1172038ebd72db1ed2fedc6108ff"> 5868</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TSR_ALST2                       ((u32)0x00040000)        </span><span class="comment">/* Arbitration Lost for mailbox 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05869"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a26a85626eb26bf99413ba80c676d0af8"> 5869</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TSR_TERR2                       ((u32)0x00080000)        </span><span class="comment">/* Transmission Error of Mailbox 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05870"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2a3b7e4be7cebb35ad66cb85b82901bb"> 5870</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TSR_ABRQ2                       ((u32)0x00800000)        </span><span class="comment">/* Abort Request for Mailbox 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05871"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac00145ea43822f362f3d473bba62fa13"> 5871</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TSR_CODE                        ((u32)0x03000000)        </span><span class="comment">/* Mailbox Code */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05872"></a><span class="lineno"> 5872</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05873"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a61ab11e97b42c5210109516e30af9b05"> 5873</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TME                         ((u32)0x1C000000)        </span><span class="comment">/* TME[2:0] bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05874"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad7500e491fe82e67ed5d40759e8a50f0"> 5874</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TSR_TME0                        ((u32)0x04000000)        </span><span class="comment">/* Transmit Mailbox 0 Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05875"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5ba2b51def4b1683fd050e43045306ea"> 5875</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TSR_TME1                        ((u32)0x08000000)        </span><span class="comment">/* Transmit Mailbox 1 Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05876"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af6523fac51d3aed2e36de4c2f07c2a21"> 5876</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TSR_TME2                        ((u32)0x10000000)        </span><span class="comment">/* Transmit Mailbox 2 Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05877"></a><span class="lineno"> 5877</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05878"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a96c6453caa447cc4a9961d6ee5dea74e"> 5878</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_LOW                         ((u32)0xE0000000)        </span><span class="comment">/* LOW[2:0] bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05879"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a79ff582efea1d7be2d1de7a1fd1a2b65"> 5879</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TSR_LOW0                        ((u32)0x20000000)        </span><span class="comment">/* Lowest Priority Flag for Mailbox 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05880"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac1e550c2e6a5f8425322f9943fd7c7ed"> 5880</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TSR_LOW1                        ((u32)0x40000000)        </span><span class="comment">/* Lowest Priority Flag for Mailbox 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05881"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#add1db2c2ce76b732fdb71df65fb8124f"> 5881</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TSR_LOW2                        ((u32)0x80000000)        </span><span class="comment">/* Lowest Priority Flag for Mailbox 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05882"></a><span class="lineno"> 5882</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05883"></a><span class="lineno"> 5883</span>&#160;</div>
<div class="line"><a name="l05884"></a><span class="lineno"> 5884</span>&#160;<span class="comment">/*******************  Bit definition for CAN_RF0R register  *******************/</span></div>
<div class="line"><a name="l05885"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9e23f3d7947e58531524d77b5c4741cc"> 5885</a></span>&#160;<span class="preprocessor">#define  CAN_RF0R_FMP0                       ((u8)0x03)               </span><span class="comment">/* FIFO 0 Message Pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05886"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae934674f6e22a758e430f32cfc386d70"> 5886</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_RF0R_FULL0                      ((u8)0x08)               </span><span class="comment">/* FIFO 0 Full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05887"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2a3d15b3abab8199c16e26a3dffdc8b8"> 5887</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_RF0R_FOVR0                      ((u8)0x10)               </span><span class="comment">/* FIFO 0 Overrun */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05888"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a74d2db4b9b7d52712e47557dcc61964d"> 5888</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_RF0R_RFOM0                      ((u8)0x20)               </span><span class="comment">/* Release FIFO 0 Output Mailbox */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05889"></a><span class="lineno"> 5889</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160;</div>
<div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;<span class="comment">/*******************  Bit definition for CAN_RF1R register  *******************/</span></div>
<div class="line"><a name="l05892"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8f9254d05043df6f21bf96234a03f72f"> 5892</a></span>&#160;<span class="preprocessor">#define  CAN_RF1R_FMP1                       ((u8)0x03)               </span><span class="comment">/* FIFO 1 Message Pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05893"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abdaa12fe4d14254cc4a6a4de749a7d0a"> 5893</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_RF1R_FULL1                      ((u8)0x08)               </span><span class="comment">/* FIFO 1 Full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05894"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab5eeaabd4db3825bc53d860aca8d7590"> 5894</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_RF1R_FOVR1                      ((u8)0x10)               </span><span class="comment">/* FIFO 1 Overrun */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05895"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6930f860de4a90e3344e63fbc209b9ab"> 5895</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_RF1R_RFOM1                      ((u8)0x20)               </span><span class="comment">/* Release FIFO 1 Output Mailbox */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;</div>
<div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;<span class="comment">/********************  Bit definition for CAN_IER register  *******************/</span></div>
<div class="line"><a name="l05899"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afe027af7acd051f5a52db78608a36e26"> 5899</a></span>&#160;<span class="preprocessor">#define  CAN_IER_TMEIE                       ((u32)0x00000001)        </span><span class="comment">/* Transmit Mailbox Empty Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05900"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a59eecd1bb7d1d0e17422a26ae89cf39d"> 5900</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_IER_FMPIE0                      ((u32)0x00000002)        </span><span class="comment">/* FIFO Message Pending Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05901"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af926ae29d98a8b72ef48f001fda07fc3"> 5901</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_IER_FFIE0                       ((u32)0x00000004)        </span><span class="comment">/* FIFO Full Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05902"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0c423699fdcd2ddddb3046a368505679"> 5902</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_IER_FOVIE0                      ((u32)0x00000008)        </span><span class="comment">/* FIFO Overrun Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05903"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4b8492d1b8ce13fead7869a0e4ef39ed"> 5903</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_IER_FMPIE1                      ((u32)0x00000010)        </span><span class="comment">/* FIFO Message Pending Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05904"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af5a7e9d13e8d96bef2ac1972520b1c4f"> 5904</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_IER_FFIE1                       ((u32)0x00000020)        </span><span class="comment">/* FIFO Full Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05905"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3734d9bf5cd08ff219b2d8c2f8300dbf"> 5905</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_IER_FOVIE1                      ((u32)0x00000040)        </span><span class="comment">/* FIFO Overrun Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05906"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa80103eca53d74a2b047f761336918e3"> 5906</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_IER_EWGIE                       ((u32)0x00000100)        </span><span class="comment">/* Error Warning Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05907"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9e3307992cabee858287305a64e5031b"> 5907</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_IER_EPVIE                       ((u32)0x00000200)        </span><span class="comment">/* Error Passive Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05908"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7d953fd5b625af04f95f5414259769ef"> 5908</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_IER_BOFIE                       ((u32)0x00000400)        </span><span class="comment">/* Bus-Off Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05909"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a81514ecf1b6596e9930906779c4bdf39"> 5909</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_IER_LECIE                       ((u32)0x00000800)        </span><span class="comment">/* Last Error Code Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05910"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a962968c3ee1f70c714a5b12442369d9a"> 5910</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_IER_ERRIE                       ((u32)0x00008000)        </span><span class="comment">/* Error Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05911"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a37f3438e80288c1791de27042df9838e"> 5911</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_IER_WKUIE                       ((u32)0x00010000)        </span><span class="comment">/* Wakeup Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05912"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a82389b79f21410f5d5f6bef38d192812"> 5912</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_IER_SLKIE                       ((u32)0x00020000)        </span><span class="comment">/* Sleep Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05914"></a><span class="lineno"> 5914</span>&#160;</div>
<div class="line"><a name="l05915"></a><span class="lineno"> 5915</span>&#160;<span class="comment">/********************  Bit definition for CAN_ESR register  *******************/</span></div>
<div class="line"><a name="l05916"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2c0c02829fb41ac2a1b1852c19931de8"> 5916</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_EWGF                        ((u32)0x00000001)        </span><span class="comment">/* Error Warning Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05917"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a633c961d528cbf8093b0e05e92225ff0"> 5917</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_ESR_EPVF                        ((u32)0x00000002)        </span><span class="comment">/* Error Passive Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05918"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a619d49f67f1835a7efc457205fea1225"> 5918</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_ESR_BOFF                        ((u32)0x00000004)        </span><span class="comment">/* Bus-Off Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05920"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab9f86741dd89034900e300499ae2272e"> 5920</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_LEC                         ((u32)0x00000070)        </span><span class="comment">/* LEC[2:0] bits (Last Error Code) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05921"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a054ebb41578d890d4d9dffb4828f02e7"> 5921</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_ESR_LEC_0                       ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05922"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae570e9ba39dbe11808db929392250cf4"> 5922</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_ESR_LEC_1                       ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05923"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4998e7bfd002999413c68107911c6e8c"> 5923</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_ESR_LEC_2                       ((u32)0x00000040)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05924"></a><span class="lineno"> 5924</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05925"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae3de2080f48cc851c20d920acfd1737d"> 5925</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_TEC                         ((u32)0x00FF0000)        </span><span class="comment">/* Least significant byte of the 9-bit Transmit Error Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05926"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0df5b2ea3f419182e9bd885f55ee5dc9"> 5926</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_ESR_REC                         ((u32)0xFF000000)        </span><span class="comment">/* Receive Error Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05927"></a><span class="lineno"> 5927</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05928"></a><span class="lineno"> 5928</span>&#160;</div>
<div class="line"><a name="l05929"></a><span class="lineno"> 5929</span>&#160;<span class="comment">/*******************  Bit definition for CAN_BTR register  ********************/</span></div>
<div class="line"><a name="l05930"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a96a5522b4c06551856f7185bdd448b02"> 5930</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_BRP                         ((u32)0x000003FF)        </span><span class="comment">/* Baud Rate Prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05931"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4d7ae8f06f8fbbf5dcfbbbb887057be9"> 5931</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_BTR_TS1                         ((u32)0x000F0000)        </span><span class="comment">/* Time Segment 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05932"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac006aa2ab26c50227ccaa18e0a79bff3"> 5932</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_BTR_TS2                         ((u32)0x00700000)        </span><span class="comment">/* Time Segment 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05933"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a04c8b91ddacdcbb779bae42398c94cf2"> 5933</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_BTR_SJW                         ((u32)0x03000000)        </span><span class="comment">/* Resynchronization Jump Width */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05934"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac6c0a81d8dcde61a1f2772232f5343b8"> 5934</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_BTR_LBKM                        ((u32)0x40000000)        </span><span class="comment">/* Loop Back Mode (Debug) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05935"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa36bc23e833190cbee9b8cf5cf49159d"> 5935</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_BTR_SILM                        ((u32)0x80000000)        </span><span class="comment">/* Silent Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;</div>
<div class="line"><a name="l05938"></a><span class="lineno"> 5938</span>&#160;<span class="comment">/* Mailbox registers */</span></div>
<div class="line"><a name="l05939"></a><span class="lineno"> 5939</span>&#160;<span class="comment">/******************  Bit definition for CAN_TI0R register  ********************/</span></div>
<div class="line"><a name="l05940"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7b79cbb7ebb7f3419aa6ac04bd76899a"> 5940</a></span>&#160;<span class="preprocessor">#define  CAN_TI0R_TXRQ                       ((u32)0x00000001)        </span><span class="comment">/* Transmit Mailbox Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05941"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad5556f2ceb5b71b8afa76a18a31cbb6a"> 5941</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TI0R_RTR                        ((u32)0x00000002)        </span><span class="comment">/* Remote Transmission Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05942"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a06f761a877f8ad39f878284f69119c0b"> 5942</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TI0R_IDE                        ((u32)0x00000004)        </span><span class="comment">/* Identifier Extension */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05943"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a894df6ad0d2976fe643dcb77052672f5"> 5943</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TI0R_EXID                       ((u32)0x001FFFF8)        </span><span class="comment">/* Extended Identifier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05944"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4d3b5882e1f9f76f5cfebffb5bc2f717"> 5944</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TI0R_STID                       ((u32)0xFFE00000)        </span><span class="comment">/* Standard Identifier or Extended Identifier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05945"></a><span class="lineno"> 5945</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160;</div>
<div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;<span class="comment">/******************  Bit definition for CAN_TDT0R register  *******************/</span></div>
<div class="line"><a name="l05948"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acf812eaee11f12863773b3f8e95ae6e2"> 5948</a></span>&#160;<span class="preprocessor">#define  CAN_TDT0R_DLC                       ((u32)0x0000000F)        </span><span class="comment">/* Data Length Code */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05949"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad2d329960b527a62fab099a084bfa906"> 5949</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TDT0R_TGT                       ((u32)0x00000100)        </span><span class="comment">/* Transmit Global Time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05950"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a104ba91151bf88edd44593b1690b879a"> 5950</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TDT0R_TIME                      ((u32)0xFFFF0000)        </span><span class="comment">/* Message Time Stamp */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05951"></a><span class="lineno"> 5951</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05952"></a><span class="lineno"> 5952</span>&#160;</div>
<div class="line"><a name="l05953"></a><span class="lineno"> 5953</span>&#160;<span class="comment">/******************  Bit definition for CAN_TDL0R register  *******************/</span></div>
<div class="line"><a name="l05954"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adec3350607b41410ddb6e00a71a4384e"> 5954</a></span>&#160;<span class="preprocessor">#define  CAN_TDL0R_DATA0                     ((u32)0x000000FF)        </span><span class="comment">/* Data byte 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05955"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1cd20d218027e7432178c67414475830"> 5955</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TDL0R_DATA1                     ((u32)0x0000FF00)        </span><span class="comment">/* Data byte 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05956"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa04384f0a7c5026c91a33a005c755d68"> 5956</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TDL0R_DATA2                     ((u32)0x00FF0000)        </span><span class="comment">/* Data byte 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05957"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a283a1bfa52851ea4ee45f45817985752"> 5957</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TDL0R_DATA3                     ((u32)0xFF000000)        </span><span class="comment">/* Data byte 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;</div>
<div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;<span class="comment">/******************  Bit definition for CAN_TDH0R register  *******************/</span></div>
<div class="line"><a name="l05961"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0114ae75b33f978ca7825f7bcd836982"> 5961</a></span>&#160;<span class="preprocessor">#define  CAN_TDH0R_DATA4                     ((u32)0x000000FF)        </span><span class="comment">/* Data byte 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05962"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af5b6a0742ac1bcd5ef0408cb0f92ef75"> 5962</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TDH0R_DATA5                     ((u32)0x0000FF00)        </span><span class="comment">/* Data byte 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05963"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac8ea7090da55c7cc9993235efa1c4a02"> 5963</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TDH0R_DATA6                     ((u32)0x00FF0000)        </span><span class="comment">/* Data byte 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05964"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6021a4045fbfd71817bf9aec6cbc731c"> 5964</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TDH0R_DATA7                     ((u32)0xFF000000)        </span><span class="comment">/* Data byte 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05965"></a><span class="lineno"> 5965</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05966"></a><span class="lineno"> 5966</span>&#160;</div>
<div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;<span class="comment">/*******************  Bit definition for CAN_TI1R register  *******************/</span></div>
<div class="line"><a name="l05968"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0adf4a08415673753fafedf463f93bee"> 5968</a></span>&#160;<span class="preprocessor">#define  CAN_TI1R_TXRQ                       ((u32)0x00000001)        </span><span class="comment">/* Transmit Mailbox Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05969"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a476cde56b1a2a13cde8477d5178ba34b"> 5969</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TI1R_RTR                        ((u32)0x00000002)        </span><span class="comment">/* Remote Transmission Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05970"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8f338f3e295b7b512ed865b3f9a8d6de"> 5970</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TI1R_IDE                        ((u32)0x00000004)        </span><span class="comment">/* Identifier Extension */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05971"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6c660943fa3c70c4974c2dacd3e4ca2e"> 5971</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TI1R_EXID                       ((u32)0x001FFFF8)        </span><span class="comment">/* Extended Identifier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05972"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a842071768c2f8f5eae11a764a77dd0dd"> 5972</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TI1R_STID                       ((u32)0xFFE00000)        </span><span class="comment">/* Standard Identifier or Extended Identifier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160;</div>
<div class="line"><a name="l05975"></a><span class="lineno"> 5975</span>&#160;<span class="comment">/*******************  Bit definition for CAN_TDT1R register  ******************/</span></div>
<div class="line"><a name="l05976"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a68ef8b6cb43a80d29c5fc318a67acd3b"> 5976</a></span>&#160;<span class="preprocessor">#define  CAN_TDT1R_DLC                       ((u32)0x0000000F)        </span><span class="comment">/* Data Length Code */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05977"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a35757787e6481553885fdf4fd2738c4b"> 5977</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TDT1R_TGT                       ((u32)0x00000100)        </span><span class="comment">/* Transmit Global Time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05978"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad28ac334a59a6679c362611d65666910"> 5978</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TDT1R_TIME                      ((u32)0xFFFF0000)        </span><span class="comment">/* Message Time Stamp */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05979"></a><span class="lineno"> 5979</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05980"></a><span class="lineno"> 5980</span>&#160;</div>
<div class="line"><a name="l05981"></a><span class="lineno"> 5981</span>&#160;<span class="comment">/*******************  Bit definition for CAN_TDL1R register  ******************/</span></div>
<div class="line"><a name="l05982"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a21abc05257bcdfa47fc824b4d806a105"> 5982</a></span>&#160;<span class="preprocessor">#define  CAN_TDL1R_DATA0                     ((u32)0x000000FF)        </span><span class="comment">/* Data byte 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05983"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0bf459dee1be706b38141722be67e4ab"> 5983</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TDL1R_DATA1                     ((u32)0x0000FF00)        </span><span class="comment">/* Data byte 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05984"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aeb92a65c225432fab0daa30808d5065c"> 5984</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TDL1R_DATA2                     ((u32)0x00FF0000)        </span><span class="comment">/* Data byte 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05985"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a482506faa59360c6a48aa9bc55a024c4"> 5985</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TDL1R_DATA3                     ((u32)0xFF000000)        </span><span class="comment">/* Data byte 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05987"></a><span class="lineno"> 5987</span>&#160;</div>
<div class="line"><a name="l05988"></a><span class="lineno"> 5988</span>&#160;<span class="comment">/*******************  Bit definition for CAN_TDH1R register  ******************/</span></div>
<div class="line"><a name="l05989"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a41c3f19eea0d63211f643833da984c90"> 5989</a></span>&#160;<span class="preprocessor">#define  CAN_TDH1R_DATA4                     ((u32)0x000000FF)        </span><span class="comment">/* Data byte 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05990"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a35cbe73d2ce87b6aaf19510818610d16"> 5990</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TDH1R_DATA5                     ((u32)0x0000FF00)        </span><span class="comment">/* Data byte 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05991"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1b731ca095cbad8e56ba4147c14d7128"> 5991</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TDH1R_DATA6                     ((u32)0x00FF0000)        </span><span class="comment">/* Data byte 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05992"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aec56ce4aba46e836d44e2c034a9ed817"> 5992</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TDH1R_DATA7                     ((u32)0xFF000000)        </span><span class="comment">/* Data byte 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05993"></a><span class="lineno"> 5993</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05994"></a><span class="lineno"> 5994</span>&#160;</div>
<div class="line"><a name="l05995"></a><span class="lineno"> 5995</span>&#160;<span class="comment">/*******************  Bit definition for CAN_TI2R register  *******************/</span></div>
<div class="line"><a name="l05996"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab4edd8438a684e353c497f80cb37365f"> 5996</a></span>&#160;<span class="preprocessor">#define  CAN_TI2R_TXRQ                       ((u32)0x00000001)        </span><span class="comment">/* Transmit Mailbox Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05997"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a980cfab3daebb05da35b6166a051385d"> 5997</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TI2R_RTR                        ((u32)0x00000002)        </span><span class="comment">/* Remote Transmission Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05998"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac1d888a2225c77452f73bf66fb0e1b78"> 5998</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TI2R_IDE                        ((u32)0x00000004)        </span><span class="comment">/* Identifier Extension */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05999"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae62678bd1dc39aae5a153e9c9b3c3f3b"> 5999</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TI2R_EXID                       ((u32)0x001FFFF8)        </span><span class="comment">/* Extended identifier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06000"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a41c8bd734dd29caa40d34ced3981443a"> 6000</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TI2R_STID                       ((u32)0xFFE00000)        </span><span class="comment">/* Standard Identifier or Extended Identifier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06001"></a><span class="lineno"> 6001</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06002"></a><span class="lineno"> 6002</span>&#160;</div>
<div class="line"><a name="l06003"></a><span class="lineno"> 6003</span>&#160;<span class="comment">/*******************  Bit definition for CAN_TDT2R register  ******************/</span>  </div>
<div class="line"><a name="l06004"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a52898eb9fa3bcf0b8086220971af49f5"> 6004</a></span>&#160;<span class="preprocessor">#define  CAN_TDT2R_DLC                       ((u32)0x0000000F)        </span><span class="comment">/* Data Length Code */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06005"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4c51b43d309b56e8a64724ef1517033e"> 6005</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TDT2R_TGT                       ((u32)0x00000100)        </span><span class="comment">/* Transmit Global Time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06006"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a508aea584f7c81700b485916a13431fa"> 6006</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TDT2R_TIME                      ((u32)0xFFFF0000)        </span><span class="comment">/* Message Time Stamp */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06007"></a><span class="lineno"> 6007</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06008"></a><span class="lineno"> 6008</span>&#160;</div>
<div class="line"><a name="l06009"></a><span class="lineno"> 6009</span>&#160;<span class="comment">/*******************  Bit definition for CAN_TDL2R register  ******************/</span></div>
<div class="line"><a name="l06010"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7a9852d0f6058c19f0e678228ea14a21"> 6010</a></span>&#160;<span class="preprocessor">#define  CAN_TDL2R_DATA0                     ((u32)0x000000FF)        </span><span class="comment">/* Data byte 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06011"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad5be1bcda68f562be669184b30727be1"> 6011</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TDL2R_DATA1                     ((u32)0x0000FF00)        </span><span class="comment">/* Data byte 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06012"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a62cd5e7f3e98fe5b247998d39ebdd6fb"> 6012</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TDL2R_DATA2                     ((u32)0x00FF0000)        </span><span class="comment">/* Data byte 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06013"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3d76ed3982f13fb34a54d62f0caa3fa2"> 6013</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TDL2R_DATA3                     ((u32)0xFF000000)        </span><span class="comment">/* Data byte 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06014"></a><span class="lineno"> 6014</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06015"></a><span class="lineno"> 6015</span>&#160;</div>
<div class="line"><a name="l06016"></a><span class="lineno"> 6016</span>&#160;<span class="comment">/*******************  Bit definition for CAN_TDH2R register  ******************/</span></div>
<div class="line"><a name="l06017"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a23a93a13da2f302ecd2f0c462065428d"> 6017</a></span>&#160;<span class="preprocessor">#define  CAN_TDH2R_DATA4                     ((u32)0x000000FF)        </span><span class="comment">/* Data byte 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06018"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab9f372328c8d1e4fe2503d45aed50fb6"> 6018</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TDH2R_DATA5                     ((u32)0x0000FF00)        </span><span class="comment">/* Data byte 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06019"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae96248bcf102a3c6f39f72cdcf8e4fe5"> 6019</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TDH2R_DATA6                     ((u32)0x00FF0000)        </span><span class="comment">/* Data byte 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06020"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a895341b943e4b01938857b84a0b0dbda"> 6020</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_TDH2R_DATA7                     ((u32)0xFF000000)        </span><span class="comment">/* Data byte 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06021"></a><span class="lineno"> 6021</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06022"></a><span class="lineno"> 6022</span>&#160;</div>
<div class="line"><a name="l06023"></a><span class="lineno"> 6023</span>&#160;<span class="comment">/*******************  Bit definition for CAN_RI0R register  *******************/</span></div>
<div class="line"><a name="l06024"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a41f4780b822a42834bf1927eb92b4fba"> 6024</a></span>&#160;<span class="preprocessor">#define  CAN_RI0R_RTR                        ((u32)0x00000002)        </span><span class="comment">/* Remote Transmission Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06025"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a688074182caafff289c921548bc9afca"> 6025</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_RI0R_IDE                        ((u32)0x00000004)        </span><span class="comment">/* Identifier Extension */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06026"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4d81487e8b340810e3193cd8f1386240"> 6026</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_RI0R_EXID                       ((u32)0x001FFFF8)        </span><span class="comment">/* Extended Identifier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06027"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a101aa355c83b8c7d068f02b7dcc5b98f"> 6027</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_RI0R_STID                       ((u32)0xFFE00000)        </span><span class="comment">/* Standard Identifier or Extended Identifier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06028"></a><span class="lineno"> 6028</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06029"></a><span class="lineno"> 6029</span>&#160;</div>
<div class="line"><a name="l06030"></a><span class="lineno"> 6030</span>&#160;<span class="comment">/*******************  Bit definition for CAN_RDT0R register  ******************/</span></div>
<div class="line"><a name="l06031"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a17ca0af4afd89e6a1c43ffd1430359b7"> 6031</a></span>&#160;<span class="preprocessor">#define  CAN_RDT0R_DLC                       ((u32)0x0000000F)        </span><span class="comment">/* Data Length Code */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06032"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5081739b6e21e033b95e68af9331a6d1"> 6032</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_RDT0R_FMI                       ((u32)0x0000FF00)        </span><span class="comment">/* Filter Match Index */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06033"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae20b7a72690033591eeda7a511ac4a2e"> 6033</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_RDT0R_TIME                      ((u32)0xFFFF0000)        </span><span class="comment">/* Message Time Stamp */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06034"></a><span class="lineno"> 6034</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06035"></a><span class="lineno"> 6035</span>&#160;</div>
<div class="line"><a name="l06036"></a><span class="lineno"> 6036</span>&#160;<span class="comment">/*******************  Bit definition for CAN_RDL0R register  ******************/</span></div>
<div class="line"><a name="l06037"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a44313106efc3a5a65633168a2ad1928d"> 6037</a></span>&#160;<span class="preprocessor">#define  CAN_RDL0R_DATA0                     ((u32)0x000000FF)        </span><span class="comment">/* Data byte 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06038"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a73d4025ce501af78db93761e8b8c3b9e"> 6038</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_RDL0R_DATA1                     ((u32)0x0000FF00)        </span><span class="comment">/* Data byte 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06039"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a52b3c31ad72881e11a4d3cae073a0df8"> 6039</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_RDL0R_DATA2                     ((u32)0x00FF0000)        </span><span class="comment">/* Data byte 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06040"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad637a53ae780998f95f2bb570d5cd05a"> 6040</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_RDL0R_DATA3                     ((u32)0xFF000000)        </span><span class="comment">/* Data byte 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06041"></a><span class="lineno"> 6041</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06042"></a><span class="lineno"> 6042</span>&#160;</div>
<div class="line"><a name="l06043"></a><span class="lineno"> 6043</span>&#160;<span class="comment">/*******************  Bit definition for CAN_RDH0R register  ******************/</span></div>
<div class="line"><a name="l06044"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4dc7309c31cda93d05bb1fe1c923646c"> 6044</a></span>&#160;<span class="preprocessor">#define  CAN_RDH0R_DATA4                     ((u32)0x000000FF)        </span><span class="comment">/* Data byte 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06045"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a577eba5ab3a66283f5c0837e91f1776a"> 6045</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_RDH0R_DATA5                     ((u32)0x0000FF00)        </span><span class="comment">/* Data byte 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06046"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a27a0bd49dc24e59b776ad5a00aabb97b"> 6046</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_RDH0R_DATA6                     ((u32)0x00FF0000)        </span><span class="comment">/* Data byte 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06047"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a243b8a3632812b2f8c7b447ed635ce5f"> 6047</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_RDH0R_DATA7                     ((u32)0xFF000000)        </span><span class="comment">/* Data byte 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06048"></a><span class="lineno"> 6048</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06049"></a><span class="lineno"> 6049</span>&#160;</div>
<div class="line"><a name="l06050"></a><span class="lineno"> 6050</span>&#160;<span class="comment">/*******************  Bit definition for CAN_RI1R register  *******************/</span></div>
<div class="line"><a name="l06051"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afbd0ecd9579a339bffb95ea3b7c9f1e8"> 6051</a></span>&#160;<span class="preprocessor">#define  CAN_RI1R_RTR                        ((u32)0x00000002)        </span><span class="comment">/* Remote Transmission Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06052"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8dcedeb4250767a66a4d60c67e367cf8"> 6052</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_RI1R_IDE                        ((u32)0x00000004)        </span><span class="comment">/* Identifier Extension */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06053"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2ca45b282f2582c91450d4e1204121cf"> 6053</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_RI1R_EXID                       ((u32)0x001FFFF8)        </span><span class="comment">/* Extended identifier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06054"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7f3c3aab0f24533821188d14901b3980"> 6054</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_RI1R_STID                       ((u32)0xFFE00000)        </span><span class="comment">/* Standard Identifier or Extended Identifier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;</div>
<div class="line"><a name="l06057"></a><span class="lineno"> 6057</span>&#160;<span class="comment">/*******************  Bit definition for CAN_RDT1R register  ******************/</span></div>
<div class="line"><a name="l06058"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a964b0fa7c70a24a74165c57b3486aae8"> 6058</a></span>&#160;<span class="preprocessor">#define  CAN_RDT1R_DLC                       ((u32)0x0000000F)        </span><span class="comment">/* Data Length Code */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06059"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af7f72aec91130a20e3a855e78eabb48b"> 6059</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_RDT1R_FMI                       ((u32)0x0000FF00)        </span><span class="comment">/* Filter Match Index */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06060"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac112cba5a4cd0b541c1150263132c68a"> 6060</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_RDT1R_TIME                      ((u32)0xFFFF0000)        </span><span class="comment">/* Message Time Stamp */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06061"></a><span class="lineno"> 6061</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06062"></a><span class="lineno"> 6062</span>&#160;</div>
<div class="line"><a name="l06063"></a><span class="lineno"> 6063</span>&#160;<span class="comment">/*******************  Bit definition for CAN_RDL1R register  ******************/</span></div>
<div class="line"><a name="l06064"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1e399fed282a5aac0b25b059fcf04020"> 6064</a></span>&#160;<span class="preprocessor">#define  CAN_RDL1R_DATA0                     ((u32)0x000000FF)        </span><span class="comment">/* Data byte 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06065"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a27ec34e08f87e8836f32bbfed52e860a"> 6065</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_RDL1R_DATA1                     ((u32)0x0000FF00)        </span><span class="comment">/* Data byte 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06066"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aea34eded40932d364743969643a598c4"> 6066</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_RDL1R_DATA2                     ((u32)0x00FF0000)        </span><span class="comment">/* Data byte 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06067"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a80bfe3e724b28e8d2a5b7ac4393212cf"> 6067</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_RDL1R_DATA3                     ((u32)0xFF000000)        </span><span class="comment">/* Data byte 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06068"></a><span class="lineno"> 6068</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06069"></a><span class="lineno"> 6069</span>&#160;</div>
<div class="line"><a name="l06070"></a><span class="lineno"> 6070</span>&#160;<span class="comment">/*******************  Bit definition for CAN_RDH1R register  ******************/</span></div>
<div class="line"><a name="l06071"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afc2a55c1b5195cf043ef33e79d736255"> 6071</a></span>&#160;<span class="preprocessor">#define  CAN_RDH1R_DATA4                     ((u32)0x000000FF)        </span><span class="comment">/* Data byte 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06072"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a81d25a1ea5ad28e7db4a2adbb8a651ad"> 6072</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_RDH1R_DATA5                     ((u32)0x0000FF00)        </span><span class="comment">/* Data byte 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06073"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a39212ea40388510bde1931f7b3a064ae"> 6073</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_RDH1R_DATA6                     ((u32)0x00FF0000)        </span><span class="comment">/* Data byte 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06074"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afdfbb90b5ef2ac1e7f23a5f15c0287eb"> 6074</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_RDH1R_DATA7                     ((u32)0xFF000000)        </span><span class="comment">/* Data byte 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06075"></a><span class="lineno"> 6075</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06076"></a><span class="lineno"> 6076</span>&#160;<span class="comment">/* CAN filter registers */</span></div>
<div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160;<span class="comment">/*******************  Bit definition for CAN_FMR register  ********************/</span></div>
<div class="line"><a name="l06078"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5eb5b835ee11a78bd391b9d1049f2549"> 6078</a></span>&#160;<span class="preprocessor">#define  CAN_FMR_FINIT                       ((u8)0x01)               </span><span class="comment">/* Filter Init Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06079"></a><span class="lineno"> 6079</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06080"></a><span class="lineno"> 6080</span>&#160;</div>
<div class="line"><a name="l06081"></a><span class="lineno"> 6081</span>&#160;<span class="comment">/*******************  Bit definition for CAN_FM1R register  *******************/</span></div>
<div class="line"><a name="l06082"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a481099e17a895e92cfbcfca617d52860"> 6082</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM                        ((u16)0x3FFF)            </span><span class="comment">/* Filter Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06083"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2d95ff05ed6ef9a38e9af9c0d3db3687"> 6083</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FM1R_FBM0                       ((u16)0x0001)            </span><span class="comment">/* Filter Init Mode bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06084"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac2839d73344a7601aa22b5ed3fc0e5d1"> 6084</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FM1R_FBM1                       ((u16)0x0002)            </span><span class="comment">/* Filter Init Mode bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06085"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7ba7963ac4eb5b936c444258c13f8940"> 6085</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FM1R_FBM2                       ((u16)0x0004)            </span><span class="comment">/* Filter Init Mode bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06086"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2d129b27c2af41ae39e606e802a53386"> 6086</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FM1R_FBM3                       ((u16)0x0008)            </span><span class="comment">/* Filter Init Mode bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06087"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af0c94e5f4dcceea510fc72b86128aff3"> 6087</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FM1R_FBM4                       ((u16)0x0010)            </span><span class="comment">/* Filter Init Mode bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06088"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2d7fb7c366544a1ef7a85481d3e6325d"> 6088</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FM1R_FBM5                       ((u16)0x0020)            </span><span class="comment">/* Filter Init Mode bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06089"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3ff70e74447679a0d1cde1aa69ea2db1"> 6089</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FM1R_FBM6                       ((u16)0x0040)            </span><span class="comment">/* Filter Init Mode bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06090"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a657fc12fd334bc626b2eb53fb03457b0"> 6090</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FM1R_FBM7                       ((u16)0x0080)            </span><span class="comment">/* Filter Init Mode bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06091"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab6bc390ed9a658014fd09fd1073e3037"> 6091</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FM1R_FBM8                       ((u16)0x0100)            </span><span class="comment">/* Filter Init Mode bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06092"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a375758246b99234dda725b7c64daff32"> 6092</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FM1R_FBM9                       ((u16)0x0200)            </span><span class="comment">/* Filter Init Mode bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06093"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0a98c6bde07c570463b6c0e32c0f6805"> 6093</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FM1R_FBM10                      ((u16)0x0400)            </span><span class="comment">/* Filter Init Mode bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06094"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab88796333c19954176ef77208cae4964"> 6094</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FM1R_FBM11                      ((u16)0x0800)            </span><span class="comment">/* Filter Init Mode bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06095"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a858eaac0a8e23c03e13e5c1736bf9842"> 6095</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FM1R_FBM12                      ((u16)0x1000)            </span><span class="comment">/* Filter Init Mode bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06096"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af03b553802edd3ae23b70e97228b6dcc"> 6096</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FM1R_FBM13                      ((u16)0x2000)            </span><span class="comment">/* Filter Init Mode bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06098"></a><span class="lineno"> 6098</span>&#160;</div>
<div class="line"><a name="l06099"></a><span class="lineno"> 6099</span>&#160;<span class="comment">/*******************  Bit definition for CAN_FS1R register  *******************/</span></div>
<div class="line"><a name="l06100"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab41471f35878bcdff72d9cd05acf4714"> 6100</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC                        ((u16)0x3FFF)            </span><span class="comment">/* Filter Scale Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06101"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aab5ea9e0ed17df35894fff7828c89cad"> 6101</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FS1R_FSC0                       ((u16)0x0001)            </span><span class="comment">/* Filter Scale Configuration bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06102"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a83304e93d2e75c1cd8bfe7c2ec30c1c8"> 6102</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FS1R_FSC1                       ((u16)0x0002)            </span><span class="comment">/* Filter Scale Configuration bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06103"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0ba1fa61fcf851188a6f16323dda1358"> 6103</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FS1R_FSC2                       ((u16)0x0004)            </span><span class="comment">/* Filter Scale Configuration bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06104"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af2175f52f4308c088458f9e54a1f1354"> 6104</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FS1R_FSC3                       ((u16)0x0008)            </span><span class="comment">/* Filter Scale Configuration bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06105"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a791ac090d6a8f2c79cd72f9072aef30f"> 6105</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FS1R_FSC4                       ((u16)0x0010)            </span><span class="comment">/* Filter Scale Configuration bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06106"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adb4ef2030ec70a4635ca4ac38cca76cb"> 6106</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FS1R_FSC5                       ((u16)0x0020)            </span><span class="comment">/* Filter Scale Configuration bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06107"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af015be41f803007b9d0b2f3371e3621b"> 6107</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FS1R_FSC6                       ((u16)0x0040)            </span><span class="comment">/* Filter Scale Configuration bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06108"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a206d175417e2c787b44b0734708a5c9a"> 6108</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FS1R_FSC7                       ((u16)0x0080)            </span><span class="comment">/* Filter Scale Configuration bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06109"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7209f008874dadf147cb5357ee46c226"> 6109</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FS1R_FSC8                       ((u16)0x0100)            </span><span class="comment">/* Filter Scale Configuration bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06110"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a58b4d8fa56d898ad6bf66ba8a4e098eb"> 6110</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FS1R_FSC9                       ((u16)0x0200)            </span><span class="comment">/* Filter Scale Configuration bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06111"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a93162a66091ffd4829ed8265f53fe977"> 6111</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FS1R_FSC10                      ((u16)0x0400)            </span><span class="comment">/* Filter Scale Configuration bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06112"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af2e0bf399ea9175123c95c7010ef527d"> 6112</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FS1R_FSC11                      ((u16)0x0800)            </span><span class="comment">/* Filter Scale Configuration bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06113"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a89ea9e9c914052e2aecab16d57f2569d"> 6113</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FS1R_FSC12                      ((u16)0x1000)            </span><span class="comment">/* Filter Scale Configuration bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06114"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af2df1f2a554fc014529da34620739bc4"> 6114</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FS1R_FSC13                      ((u16)0x2000)            </span><span class="comment">/* Filter Scale Configuration bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06115"></a><span class="lineno"> 6115</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06116"></a><span class="lineno"> 6116</span>&#160;</div>
<div class="line"><a name="l06117"></a><span class="lineno"> 6117</span>&#160;<span class="comment">/******************  Bit definition for CAN_FFA1R register  *******************/</span></div>
<div class="line"><a name="l06118"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a16fa4bf13579d29b57f7602489d043fe"> 6118</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA                       ((u16)0x3FFF)            </span><span class="comment">/* Filter FIFO Assignment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06119"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4b1a0f95bac4fed1a801da0cdbf2a833"> 6119</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FFA1R_FFA0                      ((u16)0x0001)            </span><span class="comment">/* Filter FIFO Assignment for Filter 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06120"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aba35e135e17431de861e57b550421386"> 6120</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FFA1R_FFA1                      ((u16)0x0002)            </span><span class="comment">/* Filter FIFO Assignment for Filter 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06121"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5b64393197f5cd0bd6e4853828a98065"> 6121</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FFA1R_FFA2                      ((u16)0x0004)            </span><span class="comment">/* Filter FIFO Assignment for Filter 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06122"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a111ce1e4500e2c0f543128dddbe941e9"> 6122</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FFA1R_FFA3                      ((u16)0x0008)            </span><span class="comment">/* Filter FIFO Assignment for Filter 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06123"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8a824c777e7fea25f580bc313ed2ece6"> 6123</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FFA1R_FFA4                      ((u16)0x0010)            </span><span class="comment">/* Filter FIFO Assignment for Filter 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06124"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abd571c9c746225e9b856ce3a46c3bb2f"> 6124</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FFA1R_FFA5                      ((u16)0x0020)            </span><span class="comment">/* Filter FIFO Assignment for Filter 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06125"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab2afec157fe9684f1fa4b4401500f035"> 6125</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FFA1R_FFA6                      ((u16)0x0040)            </span><span class="comment">/* Filter FIFO Assignment for Filter 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06126"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2d70e150cfd4866ea6b0a264ad45f51b"> 6126</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FFA1R_FFA7                      ((u16)0x0080)            </span><span class="comment">/* Filter FIFO Assignment for Filter 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06127"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afa802583aa70aadeb46366ff98eccaf1"> 6127</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FFA1R_FFA8                      ((u16)0x0100)            </span><span class="comment">/* Filter FIFO Assignment for Filter 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06128"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6ee7da4c7e42fa7576d965c4bf94c089"> 6128</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FFA1R_FFA9                      ((u16)0x0200)            </span><span class="comment">/* Filter FIFO Assignment for Filter 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06129"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8ac0384eab9b0cfdb491a960279fc438"> 6129</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FFA1R_FFA10                     ((u16)0x0400)            </span><span class="comment">/* Filter FIFO Assignment for Filter 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06130"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aacd7e79ab503ec5143b5848edac71817"> 6130</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FFA1R_FFA11                     ((u16)0x0800)            </span><span class="comment">/* Filter FIFO Assignment for Filter 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06131"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7873f1526050f5e666c22fb6a7e68b65"> 6131</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FFA1R_FFA12                     ((u16)0x1000)            </span><span class="comment">/* Filter FIFO Assignment for Filter 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06132"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac74339b69a2e6f67df9b6e136089c0ee"> 6132</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FFA1R_FFA13                     ((u16)0x2000)            </span><span class="comment">/* Filter FIFO Assignment for Filter 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06133"></a><span class="lineno"> 6133</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06134"></a><span class="lineno"> 6134</span>&#160;</div>
<div class="line"><a name="l06135"></a><span class="lineno"> 6135</span>&#160;<span class="comment">/*******************  Bit definition for CAN_FA1R register  *******************/</span></div>
<div class="line"><a name="l06136"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa571445875b08a9514e1d1b410a93ebd"> 6136</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT                       ((u16)0x3FFF)            </span><span class="comment">/* Filter Active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06137"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab3ec1e2f9b9ccf2b4869cdf7c7328e60"> 6137</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FA1R_FACT0                      ((u16)0x0001)            </span><span class="comment">/* Filter 0 Active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06138"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2457026460aecb52dba7ea17237b4dbe"> 6138</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FA1R_FACT1                      ((u16)0x0002)            </span><span class="comment">/* Filter 1 Active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06139"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a66354c26d0252cc86729365b315a69ee"> 6139</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FA1R_FACT2                      ((u16)0x0004)            </span><span class="comment">/* Filter 2 Active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06140"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a087dc5f2bdfe084eb98d2a0d06a29f1d"> 6140</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FA1R_FACT3                      ((u16)0x0008)            </span><span class="comment">/* Filter 3 Active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06141"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6c46367b7e5ea831e34ba4cf824a63da"> 6141</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FA1R_FACT4                      ((u16)0x0010)            </span><span class="comment">/* Filter 4 Active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06142"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a548238c7babf34116fdb44b4575e2664"> 6142</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FA1R_FACT5                      ((u16)0x0020)            </span><span class="comment">/* Filter 5 Active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06143"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae403370a70f9ea2b6f9b449cafa6a91c"> 6143</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FA1R_FACT6                      ((u16)0x0040)            </span><span class="comment">/* Filter 6 Active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06144"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a33e9f4334cf3bf9e7e30d5edf278a02b"> 6144</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FA1R_FACT7                      ((u16)0x0080)            </span><span class="comment">/* Filter 7 Active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06145"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0ccbdd2932828bfa1d68777cb595f12e"> 6145</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FA1R_FACT8                      ((u16)0x0100)            </span><span class="comment">/* Filter 8 Active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06146"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af8e4011791e551feeae33c47ef2b6a6a"> 6146</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FA1R_FACT9                      ((u16)0x0200)            </span><span class="comment">/* Filter 9 Active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06147"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a19696d8b702b33eafe7f18aa0c6c1955"> 6147</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FA1R_FACT10                     ((u16)0x0400)            </span><span class="comment">/* Filter 10 Active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06148"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a89e5e3ccd4250ad2360b91ef51248a66"> 6148</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FA1R_FACT11                     ((u16)0x0800)            </span><span class="comment">/* Filter 11 Active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06149"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae78ec392640f05b20a7c6877983588ae"> 6149</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FA1R_FACT12                     ((u16)0x1000)            </span><span class="comment">/* Filter 12 Active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06150"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa722eeef87f8a3f58ebfcb531645cc05"> 6150</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_FA1R_FACT13                     ((u16)0x2000)            </span><span class="comment">/* Filter 13 Active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06151"></a><span class="lineno"> 6151</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06152"></a><span class="lineno"> 6152</span>&#160;</div>
<div class="line"><a name="l06153"></a><span class="lineno"> 6153</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F0R1 register  *******************/</span></div>
<div class="line"><a name="l06154"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a38014ea45b62975627f8e222390f6819"> 6154</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06155"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9e01c05df79304035c7aab1c7295bf3f"> 6155</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R1_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06156"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a083282146d4db7f757fef86cf302eded"> 6156</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R1_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06157"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae4a1adc2e4e550a38649a2bfd3662680"> 6157</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R1_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06158"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa0bfa15bf30fefb21f351228cde87981"> 6158</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R1_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06159"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5381c154ba89611bf4381657305ecb85"> 6159</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R1_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06160"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae224160853946732608f00ad008a6b1a"> 6160</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R1_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06161"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa0c44034b5f42fa8250dbb8e46bc83eb"> 6161</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R1_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06162"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a465e092af3e73882f9eaffad13f36dea"> 6162</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R1_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06163"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad1cb7ff6d513fec365eb5a830c3746f0"> 6163</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R1_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06164"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6b8a688856ca6b53417948f79932534d"> 6164</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R1_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06165"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a72b81011a2d626ac398a387c89055935"> 6165</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R1_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06166"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac178a6710aeb6c58f725dd7f00af5d5a"> 6166</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R1_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06167"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8aee1182bef65da056242c4ed49dd0ef"> 6167</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R1_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06168"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afe16c95f454da44949977e4225590658"> 6168</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R1_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06169"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abb07dca9fddf64a3476f25f227e33e1f"> 6169</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R1_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06170"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af019423a4b07e564dfe917b859e68e80"> 6170</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R1_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06171"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6ee508d40637a9d558d2ab85753395bd"> 6171</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R1_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06172"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a827a459cd51a193d571a16e1d38fac22"> 6172</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R1_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06173"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1ecfbfd6f5e129d690f1cb62ee344d78"> 6173</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R1_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06174"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3a0568e276f245e1f167e673a1f5b92e"> 6174</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R1_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06175"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abb71599bae1e35e750524708ac5824f1"> 6175</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R1_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06176"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7589f9a62f9f5406934266820a265f3a"> 6176</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R1_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06177"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7a0db2ff3fcf3ecd929d61e548905685"> 6177</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R1_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06178"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2161321c3b0857a9ca07bc45ac9cd1be"> 6178</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R1_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06179"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa85c1d5ccfd6241059822a3aadc1053d"> 6179</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R1_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06180"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2d82ba565f065b4dec733d002c02498b"> 6180</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R1_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06181"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a199d63d7155cb5212982d4902e31e70c"> 6181</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R1_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06182"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac82d92ad6fb51b340e8a52da903e1009"> 6182</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R1_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06183"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaa0a651933135336bc14baa3e0a56ab1"> 6183</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R1_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06184"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aad2a1d8bb83dfcd9f13d25e8ed098b54"> 6184</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R1_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06185"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6c9745bc78a65538cbe0fb0d09911554"> 6185</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R1_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06186"></a><span class="lineno"> 6186</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06187"></a><span class="lineno"> 6187</span>&#160;</div>
<div class="line"><a name="l06188"></a><span class="lineno"> 6188</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F1R1 register  *******************/</span></div>
<div class="line"><a name="l06189"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af74bbd84aff2eb3891f6f6d0c418793c"> 6189</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06190"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa2cb33663f4220e5a0d416cbddcec193"> 6190</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R1_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06191"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a86d75200e9ead1afbe88add086ac4bb4"> 6191</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R1_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06192"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa4dbe3b567fca94f5d5e4c877e0383d4"> 6192</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R1_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06193"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab74c1e5fba0af06b783289d56a8d743a"> 6193</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R1_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06194"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a163dda15630c6f057bac420a8cb393d8"> 6194</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R1_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06195"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#add27041e24d500c940abed9aaa53910d"> 6195</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R1_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06196"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aadfffc15f309b85cc3abd7439ea4b8c6"> 6196</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R1_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06197"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adf2588b13464de27f12768d33a75d2ba"> 6197</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R1_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06198"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a979839e5c63f94eb294a09b74f5c09bf"> 6198</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R1_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06199"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7f049fa606d557a8a468747c6d285357"> 6199</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R1_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06200"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a43409866ee9e6ea1712f50679a4bb212"> 6200</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R1_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06201"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3f86fb2f2080f513d8392d389cdaa1fd"> 6201</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R1_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06202"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2c1b7aeeb196a6564b2b3f049590520e"> 6202</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R1_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06203"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a45bad406315318f9cecb0c783ac7218d"> 6203</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R1_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06204"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9b105deaf668c0e04950be0de975bcde"> 6204</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R1_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06205"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a84fabcf9736d7ef78587ff63cb6b1373"> 6205</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R1_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06206"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a966d41aca2269fd8cb6830dbbd176140"> 6206</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R1_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06207"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9a53cd0cf8722dc63b8ff26d4b0fa0f7"> 6207</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R1_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06208"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3fb64b2b59f73045b3ead12ab1211b4b"> 6208</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R1_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06209"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad558faeeeaf748bdface31d4bd3ed5b6"> 6209</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R1_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06210"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab16bc53f206b1f318e5fe8c248294fec"> 6210</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R1_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06211"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a42841c82744146dc70e8e679b5904e02"> 6211</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R1_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06212"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad1f961b642e42faaaf495c9ec099c128"> 6212</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R1_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06213"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a96670686c71a15631ec2f772973dd7d5"> 6213</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R1_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06214"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa2d8b1a30c3a6ae1f75369abc445ab7d"> 6214</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R1_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06215"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af027c958889ab93acfb1b86988269874"> 6215</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R1_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06216"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a32400e283bc0037da21f0c913bb860b6"> 6216</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R1_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06217"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adb0467d664f27b3ca8ef4ad220593c46"> 6217</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R1_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06218"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1c3e3090ab67a54830be208a628efd8f"> 6218</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R1_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06219"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a85034e026be1af5e45e5d15537449e6d"> 6219</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R1_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06220"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6ddfc083d58a190057fb67e4eb31136b"> 6220</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R1_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06221"></a><span class="lineno"> 6221</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160;</div>
<div class="line"><a name="l06223"></a><span class="lineno"> 6223</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F2R1 register  *******************/</span></div>
<div class="line"><a name="l06224"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af17f4c3e553020ee893415796bd29d84"> 6224</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06225"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae97de172023462e5f40d4b420209809b"> 6225</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R1_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06226"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a23008ac61893eb6a65ab9041c53a84ee"> 6226</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R1_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06227"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad559580b386d0c621a6bf7292c706e36"> 6227</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R1_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06228"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0e52ca421788d68f3edb9a52434374dd"> 6228</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R1_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06229"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a96a97a9711a0a53a7ee18907e95d8887"> 6229</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R1_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06230"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6f73f1bd0d3246f27d7a91a620fb3cc7"> 6230</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R1_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06231"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a72bf4a6050af614eb1ac85c76feb95cc"> 6231</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R1_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06232"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad484c083bc2023deda5840facc549908"> 6232</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R1_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06233"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0d0e05e4824f05e2cf12b3d0a0b7f319"> 6233</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R1_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06234"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a022da7a86e8174aff1054eb1aef2c73c"> 6234</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R1_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06235"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aedf715fa1ef43c8461408944e4aecec7"> 6235</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R1_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06236"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a47960a79c582cbc9bfef85c411a2be94"> 6236</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R1_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06237"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae8c6e3cf3a4d1e9d722e820a3a0c1b6a"> 6237</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R1_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06238"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a421a366074fb422686461a92abd1259e"> 6238</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R1_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06239"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a178a0308db954b97818401be1f28a990"> 6239</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R1_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06240"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab60aef7e45f8d12777032321a33cdb38"> 6240</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R1_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06241"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0483dac5b6986246a3ba106fbeb8e3bd"> 6241</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R1_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06242"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a259b472c9c9f158e1701c8b8d5a940b9"> 6242</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R1_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06243"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a23db612c79422bee815e437d6aaf5a6c"> 6243</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R1_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06244"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aef9a469e877bfa29f4edb66730c43d43"> 6244</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R1_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06245"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4edc4a54cc13f63afe8dbe3aa37776a5"> 6245</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R1_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06246"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a169f5fb3dd35ae2b048c8c05c3e202d7"> 6246</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R1_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06247"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0073b206235b3c33a9b831e5027e3bf0"> 6247</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R1_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06248"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a459caea38417d17c042e52ba38eb3c1b"> 6248</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R1_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06249"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae0da8cd8657f6e67f1d86fc9f695bb4e"> 6249</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R1_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06250"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a80c9ae7f2eca3db813737c49d49f2b08"> 6250</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R1_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06251"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1d6b6c109e359e3d2a07e6626c2b4aff"> 6251</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R1_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06252"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3c4d05997d8930291c8ab2bb19545714"> 6252</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R1_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06253"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad5431f98aafd2a7f8158a335d65ebea1"> 6253</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R1_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06254"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad79345a758898023543bd5384be09758"> 6254</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R1_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06255"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aada8442f47c1fffb00c13e404d036122"> 6255</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R1_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06256"></a><span class="lineno"> 6256</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06257"></a><span class="lineno"> 6257</span>&#160;</div>
<div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F3R1 register  *******************/</span></div>
<div class="line"><a name="l06259"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6bc065319a9862c1f5ca7326b790ef53"> 6259</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06260"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a42e636521c72a20aa8380fe4fe150b91"> 6260</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R1_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06261"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a217f5b77e4fefb2d1135187ee2b5bbf2"> 6261</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R1_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06262"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7693dcf6c0011bbeb19e0413a5ce1f56"> 6262</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R1_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06263"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0bffde5d3e1e2e75f4facc98903620f7"> 6263</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R1_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06264"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a30ccdfd3676f314e749cc205ffcfe1cf"> 6264</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R1_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06265"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2b2aa80397b4961a33b41303aa348ea1"> 6265</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R1_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06266"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7b7072c9b829c7df660eb2dea05ee8d8"> 6266</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R1_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06267"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad016208d1aa9008aaba9a887a1e8b6fa"> 6267</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R1_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06268"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad4f4f0d2b56860e36f7777ab397e8609"> 6268</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R1_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06269"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adcfc2559b456c3af3804a22e0fb5c50d"> 6269</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R1_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06270"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7df8031e3a2f661b45fdbde58a26c6b6"> 6270</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R1_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06271"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6c6baa9ac6a1cdd55c2d51ee40cf8f2d"> 6271</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R1_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06272"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a95fc8c778ffa6deac5a202985fdd98ae"> 6272</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R1_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06273"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0c4a4998f2ddc12771da116b1c20d765"> 6273</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R1_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06274"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5fb6157fc48147e6c74ed348d156bfa1"> 6274</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R1_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06275"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aadcf2a14e752519bf8a90129fb9d42b1"> 6275</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R1_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06276"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a47c5296c991b481548302478df85e477"> 6276</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R1_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06277"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a657b8cda94fd736a4831ab4086ae746f"> 6277</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R1_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06278"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a435edc4b2055ac2d1c3ce616a9c1b236"> 6278</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R1_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06279"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaa508de7087eb832ecaf353a4b6821ef"> 6279</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R1_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06280"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a643ceb9293665b8307e63ae0e1700d91"> 6280</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R1_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06281"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a91f5887e884fcf423d680798f4e372bb"> 6281</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R1_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06282"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6adc9c7706f39f7c33760fe6b8c5d17e"> 6282</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R1_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06283"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad7581186f0241f6db9f63a0a0db22919"> 6283</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R1_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06284"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a43b4c084e802398ad265ceb69cfd7519"> 6284</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R1_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06285"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ade732503a8d41e3f1bb338a2a8103bd2"> 6285</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R1_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06286"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7539a7f651425a757a549205544e508c"> 6286</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R1_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06287"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1ec25e4ba3ebaf53780e2b8da63e4a3b"> 6287</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R1_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06288"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae8268be8b5477f813c165e851acd41a2"> 6288</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R1_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06289"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a494ad7f35d8552b8494379916a987074"> 6289</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R1_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06290"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a15bbe0d2d24dc95e10156c2541feb4c4"> 6290</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R1_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06292"></a><span class="lineno"> 6292</span>&#160;</div>
<div class="line"><a name="l06293"></a><span class="lineno"> 6293</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F4R1 register  *******************/</span></div>
<div class="line"><a name="l06294"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0eb0d4d21c082c8381271ab146431993"> 6294</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06295"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a91922c78bf92f051b8e8abbf9cc1f6e9"> 6295</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R1_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06296"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae56f77f869114e69525353f96004f955"> 6296</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R1_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06297"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a951a8213e55b01ecedcef870c85841e7"> 6297</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R1_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06298"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a453f90cdd0b520b7d65e19af3868d4ec"> 6298</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R1_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06299"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ace348ba56c1f9676e5b605a6fe0cd52e"> 6299</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R1_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06300"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae99d36b50a16c38b2006fdba4683ddd9"> 6300</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R1_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06301"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5d61ae4af9acc61476493b640cfb4745"> 6301</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R1_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06302"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a89ded00ec0b6c0918b019457d6cf43f5"> 6302</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R1_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06303"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac658a1ced873fd9dff54833d8c413536"> 6303</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R1_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06304"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad06bc748776a78f008895be9e0cc7a1d"> 6304</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R1_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06305"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af612f239dcf45bd933136a5c8c5909f9"> 6305</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R1_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06306"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6dc611a52acf6dfa1df7ebf867bc7e2f"> 6306</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R1_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06307"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1736bc2808a37aa82358fe1c36c963a6"> 6307</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R1_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06308"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7d7ec466bbf196a41f6da2a7b506675d"> 6308</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R1_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06309"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad30ff7e7b0c0f7e56821ecbcd6fcc23c"> 6309</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R1_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06310"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a199bd29b6f3ff56150a9dcd71c8ea13f"> 6310</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R1_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06311"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a893837534cbc7a043fa995de4619e2da"> 6311</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R1_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06312"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a551e80c41958417cbcf1d0c53e4947a3"> 6312</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R1_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06313"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a80d9a946bd39dae4b0a862cf21f262ed"> 6313</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R1_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06314"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5646609987ce174cf3b94bb4538172f4"> 6314</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R1_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06315"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a356faa77de97c61e9b5f6b763173a987"> 6315</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R1_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06316"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac6b246b3df35cc1db06e8c809137562f"> 6316</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R1_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06317"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4882da3ee5be3aed3d5eb46923859674"> 6317</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R1_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06318"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1e178aa8c6f98a866aaae511b9da86c8"> 6318</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R1_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06319"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9a5ca327060530761d71362d39b2d364"> 6319</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R1_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06320"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aeabe4836aed74af4adba72b2c7684a6e"> 6320</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R1_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06321"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaa8e7d74919e74723f7df71357cc994a"> 6321</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R1_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06322"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6e2b2b9bd5b397e58d57fb379546110b"> 6322</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R1_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06323"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aeb165ede225dc35a825647e5efcab437"> 6323</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R1_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06324"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7898b1f422424fd7fc0896b908748e7c"> 6324</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R1_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06325"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a92d7e6a44e87911e9cc14f6bff854fa2"> 6325</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R1_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06326"></a><span class="lineno"> 6326</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06327"></a><span class="lineno"> 6327</span>&#160;</div>
<div class="line"><a name="l06328"></a><span class="lineno"> 6328</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F5R1 register  *******************/</span></div>
<div class="line"><a name="l06329"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5cdf98e317662e286ad2a3344ee516df"> 6329</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06330"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aac814c424ed2ccc11645da6e62f3fb81"> 6330</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R1_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06331"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4b0af1936dd43bd319614e3298fd28d1"> 6331</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R1_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06332"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a013f84e3f3f0e148d3a9a071ccbf6738"> 6332</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R1_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06333"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7cfc330921811d76ed6476d6935e84e7"> 6333</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R1_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06334"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af9aebaa8e61198240c1564ce73acb1d2"> 6334</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R1_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06335"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adea331fb6273fda80a8f5a3dc8eaf6f4"> 6335</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R1_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06336"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afc7dfaacfba6a42a17b16281f690f952"> 6336</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R1_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06337"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aba0938e0f55773406fd59c2a0bd7c46e"> 6337</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R1_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06338"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9715c4445159d0068172309092e574e3"> 6338</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R1_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06339"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae7de15e73395473569a447023dae53c4"> 6339</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R1_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06340"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a39b60e0befdf681694bc4123b4b7f7bd"> 6340</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R1_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06341"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0bc4598d0d603c802b7140f967d84e5c"> 6341</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R1_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06342"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac8b4439ac4bc79ff74d21060ff533b12"> 6342</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R1_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06343"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0d117ee64d9c1673f22f12f24bd481a4"> 6343</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R1_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06344"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af761c448bf29c4d93f4c2a75981fa049"> 6344</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R1_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06345"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a87543e5b7c48580ca9925402ab6ca5a7"> 6345</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R1_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06346"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9b9c39ec4649cd68a540c88c3c64d506"> 6346</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R1_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06347"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4992301536d388de215273769708b843"> 6347</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R1_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06348"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab21c0b793d7aff03497a95d5c6528ab2"> 6348</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R1_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06349"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af1c4c5d06a9da5f853aaede3470b07f4"> 6349</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R1_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06350"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a91214f1f7dbb4b75b0c425624640fd76"> 6350</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R1_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06351"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1b24151a68c59fe0f3aa15e498fdc739"> 6351</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R1_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06352"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adea89ef2e5c3dafae174b671c8e083d2"> 6352</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R1_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06353"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2acccf9ab5708116cd888f2d65da54cc"> 6353</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R1_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06354"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3c0b9425117a2409b61032a9c746c2b5"> 6354</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R1_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06355"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0a0d31d96e75ea32299e78845f584632"> 6355</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R1_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06356"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ade5db4ad8b19580b895356fff66bb6be"> 6356</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R1_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06357"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4acec834c3eaf55af5e745d6988ddc1e"> 6357</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R1_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06358"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a923a0086ada8e09a9202338b588f27d1"> 6358</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R1_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06359"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a840d2b3f751753e9d21b2e23506e6995"> 6359</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R1_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06360"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac8d28066798958e5730a95353690bcd0"> 6360</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R1_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06361"></a><span class="lineno"> 6361</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06362"></a><span class="lineno"> 6362</span>&#160;</div>
<div class="line"><a name="l06363"></a><span class="lineno"> 6363</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F6R1 register  *******************/</span></div>
<div class="line"><a name="l06364"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acb57fe42259bd37deffe11eded640c76"> 6364</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06365"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1de288e28d5547106645ecc5b0c47f2a"> 6365</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R1_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06366"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaa8662caaa28aee37b2689f55400b75c"> 6366</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R1_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06367"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae4ccedde67989fcbaa84cae9cae4b1eb"> 6367</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R1_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06368"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a45b063b3c14fd27bd63c03f878ac6cfc"> 6368</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R1_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06369"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a32f8566fab72dec6d52ad7262e67cbcc"> 6369</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R1_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06370"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8636ecdacc3ca05d69e66737b7f2e7cf"> 6370</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R1_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06371"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adb555ddab4853625c9b48b24e88d0dd8"> 6371</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R1_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06372"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa1e7ca2d014d77152ff0e6bbb8d5fb63"> 6372</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R1_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06373"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afe4dc5e57c209eb4d3c5ed94b3a2e897"> 6373</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R1_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06374"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa63ca9ec114f553d68e0b0d38ae57ff0"> 6374</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R1_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06375"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adf3394a2675a7cb30556a40cc5b77c08"> 6375</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R1_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06376"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae9c9c04edb492e48619de926196ab695"> 6376</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R1_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06377"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a070e91897e07ae11a9d2f60ff31e196a"> 6377</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R1_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06378"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3479321a85f1f55e24a1b56d13226a22"> 6378</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R1_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06379"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9a998a2b37fde5207b286a58c115a9e8"> 6379</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R1_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06380"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a891ad3d341cee397d49fc982c509f7d5"> 6380</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R1_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06381"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac4a70606f1b07a6bbb5ae4fe8ad374e5"> 6381</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R1_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06382"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1542ea54030e3052c8991b249cd0e504"> 6382</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R1_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06383"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1e1a7c680bcfc57c6cc521cbaa0749d6"> 6383</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R1_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06384"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6fba31d938ab3492c8855c26bebfbef2"> 6384</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R1_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06385"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a556f3b08cee839e038109e604e5bba4c"> 6385</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R1_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06386"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afdc41162219ed6f5be1b5ae7ba328754"> 6386</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R1_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06387"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a89f4fd5c28d2fd7475081b39b2b358c6"> 6387</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R1_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06388"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac5eb9d0f3cad0eeea398f2ba5fd83cf2"> 6388</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R1_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06389"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa3fa46e9d1fafcb3eb1189d6d43692cd"> 6389</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R1_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06390"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab9168b4d12ddb654b397ce3ffb66af4c"> 6390</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R1_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06391"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a610fdf301fb1cff5af38f83b4e0c81b1"> 6391</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R1_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06392"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8a3e033aae51ff31b75fb801599232f5"> 6392</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R1_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06393"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a868ae6fc3bbe273b44d250791a80df58"> 6393</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R1_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06394"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afe08696e215f9e8f1605e60e4817dd8b"> 6394</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R1_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06395"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a69b2dffd9969ff8658b45a7a2bb1c5ee"> 6395</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R1_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06396"></a><span class="lineno"> 6396</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06397"></a><span class="lineno"> 6397</span>&#160;</div>
<div class="line"><a name="l06398"></a><span class="lineno"> 6398</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F7R1 register  *******************/</span></div>
<div class="line"><a name="l06399"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2217bcc5b82de25751d3984884b0e0c1"> 6399</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06400"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af71cbdd5cbe109fde119adb86d64f0a7"> 6400</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R1_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06401"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa0a7a004058a6b10b5cb3374eb82dd1d"> 6401</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R1_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06402"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2224329373b490c8dd4f0c148ef58997"> 6402</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R1_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06403"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad3574ea4882319ac08e0df065bdd3566"> 6403</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R1_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06404"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a76f63e712a9a57dacab2874dd695254d"> 6404</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R1_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06405"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a22d969f17f8a25a63cb056ee2cb622d3"> 6405</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R1_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06406"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aae89ec51b51c83c108880e361caf17ac"> 6406</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R1_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06407"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a67fca99c67cab6713605e14d96a9df62"> 6407</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R1_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06408"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aacd1ef8f0870bc5a5422a6bedbb61d40"> 6408</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R1_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06409"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af56408d9914f566396d64609830e2d4f"> 6409</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R1_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06410"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a65947100832111c7fb427d1982f801eb"> 6410</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R1_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06411"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a175ed9cdbbf756ec76b9c6fb1f69adff"> 6411</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R1_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06412"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a91af48b8cd11f119d257311dcf2cc291"> 6412</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R1_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06413"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7108bc449a6e328748dd8d2209b83753"> 6413</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R1_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06414"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acc47acac1bb59603f58d9aef661d9334"> 6414</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R1_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06415"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7b07b4ebfaac9e60d6042b1bff98ec33"> 6415</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R1_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06416"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad3328e95d8ae911adc0e5dd4128f8161"> 6416</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R1_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06417"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a473e4917f35772cd08b06e166d6e475e"> 6417</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R1_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06418"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af40a4dd0979fb7ffba4b4192fe6dde5f"> 6418</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R1_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06419"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5854aa102655334a6242e43c0b25aede"> 6419</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R1_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06420"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a505dbdeaf89d103795046fb689b81664"> 6420</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R1_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06421"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a692f7a0bbc73be14e9d554394dceb176"> 6421</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R1_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06422"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5a93f243e7acf3f749f2b6ec8ae7bc5f"> 6422</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R1_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06423"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a68815c969c231268a63c8809a55bc866"> 6423</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R1_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06424"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7055881b4a6d9fe51e8dcfb99a546139"> 6424</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R1_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06425"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a19ab918d9499635e8199a143833c6fdb"> 6425</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R1_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06426"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8360f2a2ba21a1b2f361d4330026edfd"> 6426</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R1_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06427"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a681e922052442801310265bab7356fc4"> 6427</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R1_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06428"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab12aa3a716a85bf96a1496ecaeae0cec"> 6428</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R1_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06429"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6774583920f7cd42976daa4cf389eff3"> 6429</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R1_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06430"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9990b9fd20bbe0ff114acace0cb47ad7"> 6430</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R1_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06431"></a><span class="lineno"> 6431</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06432"></a><span class="lineno"> 6432</span>&#160;</div>
<div class="line"><a name="l06433"></a><span class="lineno"> 6433</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F8R1 register  *******************/</span></div>
<div class="line"><a name="l06434"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a13cd870005a4712c3a8b9675a962c642"> 6434</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06435"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a49082d55960382ded8b2f7235dd3b33d"> 6435</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R1_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06436"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afdb99f376b40d3933ce6a28ad31f496a"> 6436</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R1_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06437"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2cd97fc37fa6ffadbb7af4f9ddf1d014"> 6437</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R1_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06438"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5842614b55172086992fc085955168d7"> 6438</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R1_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06439"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a373c77cab88912e816a6e12195bd3205"> 6439</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R1_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06440"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5937607627dd44c4fb79f9063534e2b1"> 6440</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R1_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06441"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5b6765194a47f1a6d7dfbf78e0b4139c"> 6441</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R1_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06442"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa79159b413994d12b593cc4f1b23d1fa"> 6442</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R1_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06443"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2b959e903cdac33f5da71aa5c7477a0d"> 6443</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R1_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06444"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab5de7f304ca7bfcb9e78c9c2d346d300"> 6444</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R1_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06445"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0d5a19fa7032ef2b68e2feebd0db15e6"> 6445</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R1_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06446"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a943a685663474ed7aa509eaccbda2ffb"> 6446</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R1_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06447"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a668cb8a75c4166b5287a09ba98c8ec70"> 6447</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R1_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06448"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a84727d6a0fdcb2870529d7a371a0b660"> 6448</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R1_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06449"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9eb9c851eb03c49bc02f686aee490a28"> 6449</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R1_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06450"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4ccc46770c70da8546bbbcf492bcdd95"> 6450</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R1_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06451"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af24b0628e89b2c27cb9e13b0492876eb"> 6451</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R1_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06452"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a36b946c123c3c3f1cdbd1272db24c58b"> 6452</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R1_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06453"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab91129b8b7746111a31a968c1f1a8b19"> 6453</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R1_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06454"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a19663b29868ae926896961451768d748"> 6454</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R1_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06455"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a19d8c89621a78de5177481d217bb5033"> 6455</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R1_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06456"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab265fadfeb8674b869264ad25bedcac4"> 6456</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R1_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06457"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a102fdb92fecd6aa86e5dbd2fea2b2e79"> 6457</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R1_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06458"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0b73f4ab4941e6d920e75f7197ed025b"> 6458</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R1_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06459"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9d72a1b4728fa13d4a2a3f7478f8398b"> 6459</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R1_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06460"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5826d272442cf9b69336172a039bc439"> 6460</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R1_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06461"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acdb656881f89c0da122383403a816ce1"> 6461</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R1_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06462"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2d8c536aab73553ff1913ba806be351c"> 6462</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R1_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06463"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8fb8328cdbf23c9982b769bd39a24113"> 6463</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R1_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06464"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a78861665c78657330f9fcfc17283529f"> 6464</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R1_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06465"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6b2fa38175302b2d91f2b45ae16c5db7"> 6465</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R1_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06466"></a><span class="lineno"> 6466</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06467"></a><span class="lineno"> 6467</span>&#160;</div>
<div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F9R1 register  *******************/</span></div>
<div class="line"><a name="l06469"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a930a17d830cb9a95a79531dac2220785"> 6469</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06470"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8671eac978ebea75e6345adbcdf78026"> 6470</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R1_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06471"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aee3585fb5ee4081dffeb2a2dda1ce72f"> 6471</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R1_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06472"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a807e831fafa69e9df65618de855ea186"> 6472</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R1_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06473"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#addce646e28626a508b2f98c4f35148b3"> 6473</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R1_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06474"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9ea72662e0243714ace5c0b48e7912f6"> 6474</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R1_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06475"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6b08ddbc0bed91c6a1933e6485ded5e2"> 6475</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R1_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06476"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae21fd9c8c790d4bc229c7ccb6d99dd36"> 6476</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R1_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06477"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adf1a8f02576caccfddc12f2ead734762"> 6477</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R1_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06478"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a80a2594aaa275fd88225927e7115085b"> 6478</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R1_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06479"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3db445a3214057317d84269116c9a3de"> 6479</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R1_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06480"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adf09c1d038af593122315a878c15f608"> 6480</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R1_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06481"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a12b2a29143ddf47eb1eddf76f9289cb9"> 6481</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R1_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06482"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a691bc907b71c30dffdf246c95240ac9b"> 6482</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R1_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06483"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af8669ceaa46f5aecada88accedfb4dbb"> 6483</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R1_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06484"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a35e8769a1e21c4cf3714667e07201804"> 6484</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R1_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06485"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad7060a1863aa5b08ce8469001d46c630"> 6485</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R1_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06486"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acf015fb7231bd315f82948019dcfc725"> 6486</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R1_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06487"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a02c06b01abb3414394747a7cf8eac888"> 6487</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R1_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06488"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a99a1a20417252e33a4817c0530745239"> 6488</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R1_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06489"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a09c0f503e2ef85b3b6332ccbca7b0251"> 6489</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R1_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06490"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acab12d06dee3d6dad5fd7c56c23c70d1"> 6490</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R1_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06491"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5c72a8d17db1de69086f19579b169c04"> 6491</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R1_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06492"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4bb3ba674ec6c82ed108f6c0bfb2f854"> 6492</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R1_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06493"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aba13bd7fa1e4c2eaef3de31d933cbc10"> 6493</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R1_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06494"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa72247fe16d8f777c26726063fa43536"> 6494</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R1_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06495"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a32d7c1678449ff8f4e4b6f548ba85be4"> 6495</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R1_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06496"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a678d4a0a39b379db5c2e0285782c686f"> 6496</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R1_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06497"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6033aa5f4d140dc48ddb4a777583163c"> 6497</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R1_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06498"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9fda159c684d7361094da1883473b544"> 6498</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R1_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06499"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a83cf4080564c51a0123b97840576c0ab"> 6499</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R1_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06500"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a127c155bc5c5236f04cfdcf96ff66cc5"> 6500</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R1_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06501"></a><span class="lineno"> 6501</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06502"></a><span class="lineno"> 6502</span>&#160;</div>
<div class="line"><a name="l06503"></a><span class="lineno"> 6503</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F10R1 register  ******************/</span></div>
<div class="line"><a name="l06504"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1d5b5b7bc147da430d9c8fbe03679ca3"> 6504</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB0                       ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06505"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3ed7be0180fd7096f10cfde27261ecc9"> 6505</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R1_FB1                       ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06506"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad099442eb6b71912a81d1f6fccbaec0a"> 6506</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R1_FB2                       ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06507"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4024c53b7b0cec550baed99ae92e3465"> 6507</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R1_FB3                       ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06508"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1859eaac9ae1220c752218e5ad526179"> 6508</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R1_FB4                       ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06509"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5683dc25f0aae9a802a5f57c88bec856"> 6509</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R1_FB5                       ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06510"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae83dd9ce8a2c7917e278ce4755f8f43e"> 6510</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R1_FB6                       ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06511"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a93ad070c9f5abca3c9b9095e3a13db9c"> 6511</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R1_FB7                       ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06512"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#add32db3ffec3536cd842e17c34c210d9"> 6512</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R1_FB8                       ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06513"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a85673ce7a92ae8ca9a13ed2fb5574a76"> 6513</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R1_FB9                       ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06514"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6d525825fe4bfc1d4ffccc21ab89a3fa"> 6514</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R1_FB10                      ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06515"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a33336e283eeee9b77f1f289d77f2304e"> 6515</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R1_FB11                      ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06516"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adf74ee01e72b3de69d6e8fcc092f7461"> 6516</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R1_FB12                      ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06517"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8ee416ff22b47bb289bab34afbc74f19"> 6517</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R1_FB13                      ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06518"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a97a8d8586c64910b0f6c09fef44c4ea7"> 6518</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R1_FB14                      ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06519"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab9e8e43adc56ba1e593b97e062c79075"> 6519</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R1_FB15                      ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06520"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa64a0b16c073b51cb5e90b94c638fd95"> 6520</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R1_FB16                      ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06521"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a65f5cc396cfcf3bad71a71326e64f7d9"> 6521</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R1_FB17                      ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06522"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a424940f535aa9a1520e25df53673d01f"> 6522</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R1_FB18                      ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06523"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a166a4035770c58147d583c3dc571d10a"> 6523</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R1_FB19                      ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06524"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a302214ece439e8913b47949bd07d118a"> 6524</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R1_FB20                      ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06525"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad9abe6ae1dcb2bd140e7e28d37fd8abb"> 6525</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R1_FB21                      ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06526"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a99063956b41c4dcf6c78cc29305b1cd1"> 6526</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R1_FB22                      ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06527"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a81ae64786c3a83bdd21cf72c560c7c1e"> 6527</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R1_FB23                      ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06528"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0f9083faf8395701c892814694b45d2c"> 6528</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R1_FB24                      ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06529"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaeb6942affe306b407940fdf01534e4a"> 6529</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R1_FB25                      ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06530"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1e4ee946a9614316f666852bc266c1f7"> 6530</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R1_FB26                      ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06531"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a99153cddc8fc7e846fcc44383936541f"> 6531</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R1_FB27                      ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06532"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0e2ba1740577246368e60d94fd3d7c69"> 6532</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R1_FB28                      ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06533"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aca062686821fba26a0e5e5b0a6c5b855"> 6533</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R1_FB29                      ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06534"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8981f420ef4c8fe1976a09f27a9c13f1"> 6534</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R1_FB30                      ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06535"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0424bf38917058b166a8bfd861d22b40"> 6535</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R1_FB31                      ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06536"></a><span class="lineno"> 6536</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06537"></a><span class="lineno"> 6537</span>&#160;</div>
<div class="line"><a name="l06538"></a><span class="lineno"> 6538</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F11R1 register  ******************/</span></div>
<div class="line"><a name="l06539"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad059cc9b2fe5634b9330b44c37dadf06"> 6539</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB0                       ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06540"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad74b116cda63fcd1a662c4de835616e7"> 6540</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R1_FB1                       ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06541"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4e05bb0c2a5bdcebb974f7dd409724bc"> 6541</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R1_FB2                       ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06542"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa17242aed4365034dc660ef9e8b9f1bf"> 6542</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R1_FB3                       ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06543"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a450dbed19882423d70ed7606aada2453"> 6543</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R1_FB4                       ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06544"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad7ace73f2d3db1e2a1e55257d210fa04"> 6544</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R1_FB5                       ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06545"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1459d395a3b08a948c3f5002e0914516"> 6545</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R1_FB6                       ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06546"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a30fc2236c2a18b7cb6e493fad36d8efe"> 6546</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R1_FB7                       ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06547"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a74ab4a6f6b5a751acda410e0c39b87af"> 6547</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R1_FB8                       ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06548"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4e69f7001534264fd027371fa188ac52"> 6548</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R1_FB9                       ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06549"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1e858dd29f741910c8ed8c512cae81b1"> 6549</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R1_FB10                      ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06550"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af6ba167c6cd5bc080065430e24c3a866"> 6550</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R1_FB11                      ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06551"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4629ab1e8632c82f3fb2648a574963b1"> 6551</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R1_FB12                      ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06552"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a833c408a165cc4ac87a242c08d4ba9b9"> 6552</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R1_FB13                      ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06553"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abfecd6bbe1a15cd341942d1840b476cc"> 6553</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R1_FB14                      ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06554"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af50e1747d1d9369b7b22c5d591ae82b9"> 6554</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R1_FB15                      ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06555"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a603d63333a621594a15696cb03f59eeb"> 6555</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R1_FB16                      ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06556"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adb361a00177e6aa2ee19aa5a2d1781aa"> 6556</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R1_FB17                      ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06557"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af111110e0f5dbda31962f7732e3480c7"> 6557</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R1_FB18                      ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06558"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abf2c4828b07b2b315d27b382818de285"> 6558</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R1_FB19                      ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06559"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5afa52941bb68a03ec9804b817d5a90e"> 6559</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R1_FB20                      ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06560"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac042471dbcb1a32ce161f38a144ac5aa"> 6560</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R1_FB21                      ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06561"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aac46f233c9692cb2a2e246daf6547a38"> 6561</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R1_FB22                      ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06562"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab8b379e3832482f2b18f01713d3338d5"> 6562</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R1_FB23                      ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06563"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a60eabd8db9ec6b439d60dbc2374ce84d"> 6563</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R1_FB24                      ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06564"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a351a183cfab10d3daab415c85cc16203"> 6564</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R1_FB25                      ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06565"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abb854a85c7a575a45cdade37efb4edee"> 6565</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R1_FB26                      ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06566"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a131776c359f81500d3d2a97535d7e718"> 6566</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R1_FB27                      ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06567"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a680d7e4c7ebc431a8c72c00e9f110563"> 6567</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R1_FB28                      ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06568"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9c1fa00ee18804c169541d18995dc3c1"> 6568</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R1_FB29                      ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06569"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aec35d8d1097816c5ef8e28ff61469669"> 6569</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R1_FB30                      ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06570"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a96180b8c64aabd33f016fb97ba152f07"> 6570</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R1_FB31                      ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06571"></a><span class="lineno"> 6571</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06572"></a><span class="lineno"> 6572</span>&#160;</div>
<div class="line"><a name="l06573"></a><span class="lineno"> 6573</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F12R1 register  ******************/</span></div>
<div class="line"><a name="l06574"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#accbe3637fb55f28496ca7f692a69f6ca"> 6574</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB0                       ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06575"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae625d21947ae82cc3509b06363ad0635"> 6575</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R1_FB1                       ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06576"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9de7cc313f2b6b16a564b13b1bc30157"> 6576</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R1_FB2                       ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06577"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac039cc1ce2281cf10be62cbc44748f5f"> 6577</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R1_FB3                       ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06578"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abc3a35b6f6b3a46c176398ec322fd6fb"> 6578</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R1_FB4                       ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06579"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4d005c10fe75169336104c3155294000"> 6579</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R1_FB5                       ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06580"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a51256bfed734a95da3e7880e279432bf"> 6580</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R1_FB6                       ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06581"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2c967f124b03968372d801e1393fa209"> 6581</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R1_FB7                       ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06582"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a592f9953deeb56888144c72060d04e24"> 6582</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R1_FB8                       ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06583"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4d1613eac2aaeafda711cf3308ccd44c"> 6583</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R1_FB9                       ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06584"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1b8594ab0c5d9124accd2d6ca85cf4bd"> 6584</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R1_FB10                      ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06585"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4025ed76892f23e5a63d0d8ac6a2be5f"> 6585</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R1_FB11                      ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06586"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6e2e318cc14828c118bd40d982922e14"> 6586</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R1_FB12                      ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06587"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4e0ff698b5e9f3f99a421166611b041d"> 6587</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R1_FB13                      ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06588"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6b0666538a7646ddc0fcd882a261f5d9"> 6588</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R1_FB14                      ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06589"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a846d84b3d53e305b093198379f442528"> 6589</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R1_FB15                      ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06590"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad7940c0898c2ef1d9f829bf1b6b5fcf3"> 6590</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R1_FB16                      ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06591"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6bdc7bd4dbad1f8e3bb622343bd7c522"> 6591</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R1_FB17                      ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06592"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7c870a6fbae41b4f1c6d66ab690789d6"> 6592</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R1_FB18                      ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06593"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a09e179b38460e47b81616c46a5f356f8"> 6593</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R1_FB19                      ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06594"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad42e298d4d97c98cc5149bc552a598fa"> 6594</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R1_FB20                      ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06595"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a318e2a6ae62d5172dcdb45e011d5e0c4"> 6595</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R1_FB21                      ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06596"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a90e95cb0020289335acd5d7f4b62a880"> 6596</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R1_FB22                      ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06597"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2e2720e18fdff00c9fb75d5136e485dc"> 6597</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R1_FB23                      ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06598"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae4a87123ae5ff76992162152fbb4c92a"> 6598</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R1_FB24                      ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06599"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9582717e16455f97c7dff65f7beadd6e"> 6599</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R1_FB25                      ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06600"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af15e362beb5a3b733c08c8c2ab81efcb"> 6600</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R1_FB26                      ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06601"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3d600a7a39c7069c216db511d3a5d866"> 6601</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R1_FB27                      ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06602"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab9a6addc248c6db2118d1ce6e049d331"> 6602</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R1_FB28                      ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06603"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a31d3a46845cd9ca6670472aae2aa2ebe"> 6603</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R1_FB29                      ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06604"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa06596dcbb545fbeea2ec20f629d9555"> 6604</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R1_FB30                      ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06605"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac441b11b1be9b3608b9a09c2b8069722"> 6605</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R1_FB31                      ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06606"></a><span class="lineno"> 6606</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06607"></a><span class="lineno"> 6607</span>&#160;</div>
<div class="line"><a name="l06608"></a><span class="lineno"> 6608</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F13R1 register  ******************/</span></div>
<div class="line"><a name="l06609"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa20d063950ad122a1965527a17d93c37"> 6609</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB0                       ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06610"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af60decd61c8a8dc9e4342de8ad67ea76"> 6610</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R1_FB1                       ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06611"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7863b3af06385d0e9037c57a5d2091e2"> 6611</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R1_FB2                       ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06612"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a043282b30813ce88dbdb320936ff6aca"> 6612</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R1_FB3                       ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06613"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3bbc9e9866f20d9d2f3cea1c6777c673"> 6613</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R1_FB4                       ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06614"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a885b36e017b013ab6deedd91d9ac2c66"> 6614</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R1_FB5                       ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06615"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa389b53582e5cacf326fff4512626d68"> 6615</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R1_FB6                       ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06616"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad09b75feeda08b16962db7da6a32dc9b"> 6616</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R1_FB7                       ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06617"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaba75675c019979882ecd8c6ef82d7a4"> 6617</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R1_FB8                       ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06618"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac579473f666edec0e0fcce278b642a9d"> 6618</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R1_FB9                       ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06619"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a14640c225c434428ef1870f462eb9bbd"> 6619</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R1_FB10                      ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06620"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7d8c9f5879cc4e31fe2e63f82febbc69"> 6620</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R1_FB11                      ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06621"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8e0e3cfe033bb34f62312cfe47d1b84a"> 6621</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R1_FB12                      ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06622"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a93d91a28c1ffca3f72f10e0b44040791"> 6622</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R1_FB13                      ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06623"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a355b438a5abccec89e13bdd00206b36f"> 6623</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R1_FB14                      ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06624"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a89b23d147d2c040eb2317633b3ef46da"> 6624</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R1_FB15                      ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06625"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a81d184cd46306fe24b46087a90e8f8f2"> 6625</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R1_FB16                      ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06626"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a151a0e903046edc92bddcd0ef4a23449"> 6626</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R1_FB17                      ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06627"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9e95e6d0d060fb2cfdf31e1b5fdfe3de"> 6627</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R1_FB18                      ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06628"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1e0fb1cf032c57f954dd2679a05f8115"> 6628</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R1_FB19                      ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06629"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aeb775bb1ded6a8f55f2a0849bec2eeac"> 6629</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R1_FB20                      ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06630"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8743dfb60255d98911ea66605efd3b2f"> 6630</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R1_FB21                      ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06631"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a54b067c38f3be3ad6041ea12fec15700"> 6631</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R1_FB22                      ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06632"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a00fe1942d9a8767a76f139bd74eafea0"> 6632</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R1_FB23                      ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06633"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a05db1c0a2e6e051d616b59f386dc7b1e"> 6633</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R1_FB24                      ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06634"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a66dd0da9fd8ef27b30f1ad56a9982caf"> 6634</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R1_FB25                      ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06635"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af3b8381bc6ce5ab107cc1a92e565387a"> 6635</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R1_FB26                      ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06636"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a91c99de5ae099ecdee50ebd62e552df5"> 6636</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R1_FB27                      ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06637"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a83713f9e2c3c90f001ab378d9ca1f488"> 6637</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R1_FB28                      ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06638"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a050fb1e9555d0d24f81682e194677684"> 6638</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R1_FB29                      ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06639"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a761164856a25bc246396c7c82fdeb447"> 6639</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R1_FB30                      ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06640"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1a750d71e94876d2f6e73a0e8b7217b2"> 6640</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R1_FB31                      ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06641"></a><span class="lineno"> 6641</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06642"></a><span class="lineno"> 6642</span>&#160;</div>
<div class="line"><a name="l06643"></a><span class="lineno"> 6643</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F0R2 register  *******************/</span></div>
<div class="line"><a name="l06644"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a34282ddec559ecea4b613f2430334237"> 6644</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06645"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6f23fc3814e0eb6af35c01e22c5dc6a7"> 6645</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R2_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06646"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a82ee32b6ec44d763b4364fa032d3439c"> 6646</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R2_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06647"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7867b1d377088c63cdcc615932101997"> 6647</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R2_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06648"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a37fc5c9115eb669f1ac493b1c7296250"> 6648</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R2_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06649"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae04b27aad09a3027f20a4eb48884c463"> 6649</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R2_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06650"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae58d87c9513c11593041c3d43b955e8b"> 6650</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R2_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06651"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a03a6328d408b8015bb472c76f96a4dd8"> 6651</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R2_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06652"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a92fd1acf48665f966b670a0457456deb"> 6652</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R2_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06653"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa853cff5493c4e857b7bb1ad28678ed4"> 6653</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R2_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06654"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa43bba65dd777c71e07130fde3fa6216"> 6654</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R2_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06655"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9077b9c35c6721d2a0e090a42af0eaaf"> 6655</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R2_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06656"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a23af8df7d4e843a6e196b1542421ef45"> 6656</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R2_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06657"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0fe7776af3adce7d203aeb16d55d86d4"> 6657</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R2_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06658"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a81168efb90a776e44a96d1fe5e3b88c3"> 6658</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R2_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06659"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae9708e7cde70a19e8e8fa33291e1b9d5"> 6659</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R2_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06660"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab2f2154c3030cebcfc3f1e4aed74fbf1"> 6660</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R2_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06661"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae87c14b75911aa0a9d0349d02d342711"> 6661</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R2_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06662"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6fd7859cfc05300f68b175f520ddc31e"> 6662</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R2_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06663"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaea36db8fcada46357137efeea256457"> 6663</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R2_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06664"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a57872dcfea1f8a56170640842edf9c1a"> 6664</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R2_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06665"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acc01e7f26d0e85da93ca78d0d71a4fed"> 6665</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R2_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06666"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a07d8c3c8c3eb3c97b5979388c548e2fc"> 6666</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R2_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06667"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ade31bd75624afeaef9b5ab45a5057db9"> 6667</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R2_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06668"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa78ff8fcfe0f14655aaf94ecc92d7532"> 6668</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R2_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06669"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aad577ebd9a8cedd1b8b13d5a41d2fbab"> 6669</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R2_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06670"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab814105bcd2a2c636c26197b21ead2b0"> 6670</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R2_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06671"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aea82daeaa71ecddb187613df9517e51c"> 6671</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R2_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06672"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aef5036edf5bd310e5e06f3ea5cb818a2"> 6672</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R2_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06673"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa0c2db96ddbcfa1b838c283e20ca554b"> 6673</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R2_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06674"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5afb46a2d4ccb3f28e8579b26e2b2e2e"> 6674</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R2_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06675"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1ace83e798931f35c123507e1ef59fbb"> 6675</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F0R2_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06676"></a><span class="lineno"> 6676</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06677"></a><span class="lineno"> 6677</span>&#160;</div>
<div class="line"><a name="l06678"></a><span class="lineno"> 6678</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F1R2 register  *******************/</span></div>
<div class="line"><a name="l06679"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7ea3c5d8ab8962d9cd0e2b067167d3d4"> 6679</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06680"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acfa5449488e7330d8f11f75fcf3e75cd"> 6680</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R2_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06681"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afe49a3e224459f1bd9b3279ebfa8803b"> 6681</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R2_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06682"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a77cf2217ec29e2043bada827249dedd5"> 6682</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R2_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06683"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af35643f0148ed0f93e3ba52e95a4cf6b"> 6683</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R2_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06684"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae08798adabd9cc0fb2b07eaff6444878"> 6684</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R2_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06685"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a06659c9a418d7f4a8729d87bc397be23"> 6685</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R2_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06686"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a36bb9ca8dadd6714052f8d31cb01cb7b"> 6686</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R2_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06687"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2d400044261146be3deb722d9cf3d5c1"> 6687</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R2_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06688"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab3e5769ea8faaed16c6cb2ce979d28a9"> 6688</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R2_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06689"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a915236a6b5081c2c30bd4d49144bc463"> 6689</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R2_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06690"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abf1aa2e62d4eede199196f81795d309c"> 6690</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R2_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06691"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7db0ae3dcaab35e4c496c8a800b5c994"> 6691</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R2_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06692"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a02cdb71c56a5d9994ecd2dee668c7184"> 6692</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R2_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06693"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac66691ca840db6c861460d311a942a87"> 6693</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R2_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06694"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abcdd57022e26859db1f81f2df08c8725"> 6694</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R2_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06695"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a211795b36769a0b87044f0d82a7a72b1"> 6695</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R2_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06696"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abc8c427731f33c76fad0873bb29a4b4c"> 6696</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R2_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06697"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a10a3e6be9968b8007562e7afe6b3b342"> 6697</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R2_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06698"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4aac6ab4bd4cdeecbe621adf1d11b95a"> 6698</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R2_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06699"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a30140ced3da0d0a526c4f4f5881987c1"> 6699</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R2_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06700"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a49f36aec2e851ed18c5a382a0708bbcb"> 6700</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R2_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06701"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a99ccab06a8a97616a2fc3e026f36351d"> 6701</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R2_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06702"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaa408889ff6478d6558d4c53c9114bde"> 6702</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R2_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06703"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a032dd8dc11aa9013cc0e824e31932951"> 6703</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R2_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06704"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a76f29020524ec6403a40de4e260a2ea8"> 6704</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R2_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06705"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0bb51cd27fea671be51a59ce7a83008e"> 6705</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R2_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06706"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a085c38b511aa4895b6c939a06070c916"> 6706</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R2_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06707"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abe299378c771da8d7d8e72a6f6e41f7f"> 6707</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R2_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06708"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aabc8bef79b09bcfcb0df6ba467ed906b"> 6708</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R2_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06709"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abc4aba2c95f27229987d9eb4cda9890c"> 6709</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R2_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06710"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a21cbfc217d67062d265753964c871065"> 6710</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F1R2_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06711"></a><span class="lineno"> 6711</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06712"></a><span class="lineno"> 6712</span>&#160;</div>
<div class="line"><a name="l06713"></a><span class="lineno"> 6713</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F2R2 register  *******************/</span></div>
<div class="line"><a name="l06714"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a36964e4bf6aa10467b3d95781da56814"> 6714</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06715"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0d0541eb1a4f8ae0afe429ac0757de6a"> 6715</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R2_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06716"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a14fd5aff8767df509b396190ddf7fa28"> 6716</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R2_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06717"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7283e2a71983078144fa9a8e5ae563a9"> 6717</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R2_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06718"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aeba1324d32b084c477a0ece7b904a4cd"> 6718</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R2_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06719"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1a367cf9f2f7e604e9f5e30b5ed30779"> 6719</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R2_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06720"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6b92ac9785e2f7c890130e9b7d792c79"> 6720</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R2_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06721"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac969a33d20353d5cd7fb317f5fa71138"> 6721</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R2_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06722"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afeaac84fa5eec0173c531e9940327f86"> 6722</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R2_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06723"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a532413ea309fa031e65397a5b31ac92c"> 6723</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R2_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06724"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a360e02860472400a9000ef2fc8ba7bb1"> 6724</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R2_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06725"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4c917a5b5e1a010229caaa5b3a41d7a6"> 6725</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R2_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06726"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0956873246e63b41c0a640bc8d117319"> 6726</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R2_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06727"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a53202218de27d073d577c27427fe0cbe"> 6727</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R2_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06728"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a960a1ffd4b153168494d91df69e30742"> 6728</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R2_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06729"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afc81e9ab9ab926d1ca30c5b6060a126b"> 6729</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R2_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06730"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa5f9a5279398454a3a2493b3e1783f52"> 6730</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R2_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06731"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0275ec7527a223a33289118f9e0a2edd"> 6731</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R2_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06732"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a34028a240868ca7dd365ce98e31e84ca"> 6732</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R2_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06733"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a807cfa122b6c74d85fdab233dd9ed502"> 6733</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R2_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06734"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1187f1ab7514c90af34b44eff80858fa"> 6734</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R2_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06735"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acecb18e779a44989b724901f6c2af84f"> 6735</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R2_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06736"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3f2a6017895d8d139dcbc3d0e6e69e69"> 6736</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R2_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06737"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aceff2f283cbd4935ec5d45ceaa18efe0"> 6737</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R2_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06738"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3086667a209f91ed6d6b496b83111044"> 6738</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R2_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06739"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5c8c7b240bb0dd2a3ec8b6c4c25af7ba"> 6739</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R2_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06740"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a51498379a1e3b81a83bf8d164c4f7e5e"> 6740</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R2_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06741"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa1f78e7c530a3ef26d44b9353fa9ee36"> 6741</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R2_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06742"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7e30d0e50fca346ca8cb427a6c85f9dc"> 6742</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R2_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06743"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a77586d252cad5a0a866b1d9deb6835ba"> 6743</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R2_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06744"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6a10903e507b35b7425b3ae98a8c6800"> 6744</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R2_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06745"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac34bca92730b6f7cd0de8af1a2d0014f"> 6745</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F2R2_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06746"></a><span class="lineno"> 6746</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06747"></a><span class="lineno"> 6747</span>&#160;</div>
<div class="line"><a name="l06748"></a><span class="lineno"> 6748</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F3R2 register  *******************/</span></div>
<div class="line"><a name="l06749"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a46730b7e64aa771087b6c9d5deb273e1"> 6749</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06750"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aeb12b61624912b90382a4ad95281e7f4"> 6750</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R2_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06751"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6621759dddc575c01f5bbaab43d1f04e"> 6751</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R2_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06752"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a29d052fc2597171767d8cf5d72388ad5"> 6752</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R2_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06753"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a731e9949d77054ba176340652083ad46"> 6753</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R2_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06754"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a93c52f51fe9eefe7f0cf094522a592b6"> 6754</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R2_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06755"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad675c2d3f72d8bc42e0f3088ddbcc3c9"> 6755</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R2_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06756"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1734cf6a5a72d403cd043eb704246c85"> 6756</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R2_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06757"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a97d82554ce38567e44cd87ed99175928"> 6757</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R2_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06758"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a505f85fadba4397e6d9a241bbc9229bc"> 6758</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R2_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06759"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abb635843951fb42ffeb776d8564d7e14"> 6759</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R2_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06760"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5db557239646008004286de15847ced4"> 6760</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R2_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06761"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a118b2044dae4c93c66aaa4f28c5b695c"> 6761</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R2_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06762"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8c041a2b8162a8055a1894d0a0b3d682"> 6762</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R2_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06763"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afb6e0947fcb7594d12dcbca38d60c9f8"> 6763</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R2_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06764"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1dae8addc6fa59e824e1a67fc8c91ddd"> 6764</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R2_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06765"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a992795c5e0b3b8a8c5d4d6e9eceb7366"> 6765</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R2_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06766"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1637eff70416eb85d5d2a54e1f5d412e"> 6766</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R2_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06767"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7bbfdfa29b84ea60e67d41f775c6ffc6"> 6767</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R2_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06768"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a827747e8cc66e4dcd22498c59e45c776"> 6768</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R2_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06769"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abe0bb6919615ec6311e8c39f62bca618"> 6769</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R2_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06770"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3c3e4716d3e52ec99451a942dceb59de"> 6770</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R2_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06771"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#affefb44a948d36dcd94248f63aa68d2b"> 6771</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R2_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06772"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a79ce25d44a38f520b4a93384d6f5ac40"> 6772</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R2_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06773"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3fe1ced752dc811f9418181275c8c3fe"> 6773</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R2_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06774"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9fb2f469246193f6fc9e4ade42192d28"> 6774</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R2_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06775"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aae85be7f7d7a9ddb8a60edb30d2a5727"> 6775</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R2_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06776"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a850c21b26100c68b9cb57608c0249543"> 6776</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R2_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06777"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a82ec6ad2ad1b6115496adcb3e66fae25"> 6777</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R2_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06778"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af4fa34cc998edfdd1b3db93395ee6500"> 6778</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R2_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06779"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7f4fea5ecec28e7f47647067b75cb24e"> 6779</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R2_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06780"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a58a154f4d0cb787f23429b3f7cf70fd6"> 6780</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F3R2_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06781"></a><span class="lineno"> 6781</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06782"></a><span class="lineno"> 6782</span>&#160;</div>
<div class="line"><a name="l06783"></a><span class="lineno"> 6783</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F4R2 register  *******************/</span></div>
<div class="line"><a name="l06784"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a97250d3eed2504846f39c50dce71c9d0"> 6784</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06785"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a145e11678ee6062df5164894ad8f80b1"> 6785</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R2_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06786"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9d19193baf5412ec2e38822d062196b8"> 6786</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R2_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06787"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a94b8b1428b640932aced6446f8b41f83"> 6787</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R2_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06788"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a93164ec00412eb5eed168e8a30557f25"> 6788</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R2_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06789"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a04e44c5a14e44c20f3b81044a915db13"> 6789</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R2_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06790"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a37e57dec99c33f462a2dbb6273df2f57"> 6790</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R2_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06791"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af6c7d3ec0375e356192583142f7fccca"> 6791</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R2_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06792"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad33f7d788aea161826a86bc2c5567450"> 6792</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R2_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06793"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aab998448b0bd20ff6384c26ad9e6baaf"> 6793</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R2_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06794"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad8794112fcbb0dca0c7d0316ac8725e8"> 6794</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R2_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06795"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0d22e782a9ca087f99ab9f53b2626aed"> 6795</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R2_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06796"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaa8d5c2635a62bdfa6e3a5a12b127fc8"> 6796</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R2_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06797"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad491689799985f0c8f17b270cd8873c4"> 6797</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R2_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06798"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab1b80d40d87204de4687735de852f47f"> 6798</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R2_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06799"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0994b341ba8a73b950f01d83d012780d"> 6799</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R2_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06800"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6ae8b77d791ba7403618989a77e62922"> 6800</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R2_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06801"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abc116988117a7e7fabc722855351d257"> 6801</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R2_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06802"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a07b1fc6ee0dc4cc892d69ed496b59007"> 6802</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R2_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06803"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa58785812f0d3e73a657426b81f0b78b"> 6803</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R2_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06804"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a363da353073d7ee6421cf171688ef52b"> 6804</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R2_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06805"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4f22695359aa9a1b07763aef44a9a1c4"> 6805</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R2_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06806"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac0f8c1ef382225198407474f2b7fa073"> 6806</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R2_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06807"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9476c54044db3182ee789e9df1d1aa19"> 6807</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R2_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06808"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a73158a3669d2ef96db84e4f196d040bf"> 6808</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R2_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06809"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a17d36fcf8e08c76597a7b2c05e831f98"> 6809</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R2_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06810"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa683635426f418ead45032c25e0179ee"> 6810</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R2_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06811"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a23c77145ea84805a785b49c0a7f31774"> 6811</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R2_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06812"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a18492e954ec07174a1b140104062f941"> 6812</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R2_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06813"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaf94626a8450c20e241ad6298660ec23"> 6813</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R2_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06814"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4d7da9aa234705aff3ddc9845b1589d4"> 6814</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R2_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06815"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a70293ff8a71e353d84a3da134eb427d9"> 6815</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F4R2_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06816"></a><span class="lineno"> 6816</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06817"></a><span class="lineno"> 6817</span>&#160;</div>
<div class="line"><a name="l06818"></a><span class="lineno"> 6818</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F5R2 register  *******************/</span></div>
<div class="line"><a name="l06819"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a17b264aaa84a3c6ab5a35014eb5dfb09"> 6819</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06820"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa871f5bc692996efc8c1bad1d08b43c5"> 6820</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R2_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06821"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af44a72156023a5889a1c22d77e188e2e"> 6821</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R2_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06822"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3d8828885a79299bc65c2011f71240e2"> 6822</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R2_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06823"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adfa978108927c827e3021499a20d0372"> 6823</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R2_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06824"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af3b3c48011935170a9bd120b724030fe"> 6824</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R2_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06825"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a56cf7f6d0bf48847f3d8f72777774e58"> 6825</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R2_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06826"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2cb8a5551d90c8d79b09b4d82f3f59c2"> 6826</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R2_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06827"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a423b7b77bfd5dd6791f1b1dd16e9807a"> 6827</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R2_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06828"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9c50420a128a70341e63ad23b0bedba5"> 6828</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R2_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06829"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a392844657c800d2e16e7916ed5fb9891"> 6829</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R2_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06830"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abb35a3bbc447c46929643115490e250d"> 6830</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R2_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06831"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a974bae58f9819eee0377d709c985bcbe"> 6831</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R2_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06832"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2823bb25e138cc52d11b154456947ab7"> 6832</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R2_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06833"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a98cf223bdcc1a106f7573b57f836f9ed"> 6833</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R2_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06834"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a26bfd14720495dd180f1524f2fdb3743"> 6834</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R2_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06835"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a41b457c721dc855d05b2f353c22a83a7"> 6835</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R2_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06836"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1bc89534aaf3f810a2151b04b0086717"> 6836</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R2_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06837"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a070940536728fad3c0e5336926131b4b"> 6837</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R2_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06838"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#addf2e4aa8107150a86d37ce03a0e1c0e"> 6838</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R2_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06839"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1788704faad47f1d45017df41a35f053"> 6839</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R2_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06840"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a11c4aeffb6646643c412e19e6f5cc015"> 6840</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R2_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06841"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aef348c2d37f96f5e5324368f90c80d42"> 6841</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R2_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06842"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a398d842cfcb2d441d999e1407fc54f83"> 6842</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R2_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06843"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6575f8d4d154e2e8342b3f88352a9d52"> 6843</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R2_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06844"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae9e6ad77b1d8ac7303e920658aceb354"> 6844</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R2_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06845"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a911ade78e30d1a037d35dda5eb7cbd4b"> 6845</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R2_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06846"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a49542b9334bc4917e25d6808c78787d1"> 6846</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R2_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06847"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a255da64f4a66ff888f6633d6e51658c6"> 6847</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R2_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06848"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8335d23f9fd156f40dc7fd63ba6783cb"> 6848</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R2_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06849"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af81786b7519b39f705729de2c55e4faa"> 6849</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R2_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06850"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4f7122b0ad8cb4fc1797d0dbecbb4a05"> 6850</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F5R2_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06851"></a><span class="lineno"> 6851</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06852"></a><span class="lineno"> 6852</span>&#160;</div>
<div class="line"><a name="l06853"></a><span class="lineno"> 6853</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F6R2 register  *******************/</span></div>
<div class="line"><a name="l06854"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a71ad6452660daed3d6c436533a25efc2"> 6854</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06855"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac9e24abd8d2f0775661415b6565f4f6d"> 6855</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R2_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06856"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af6dc3f6ce4dde435743aadbe17cc78b9"> 6856</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R2_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06857"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae1f5163490dffe1f4d7c635458359c2f"> 6857</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R2_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06858"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a89e9191d214d05f4d90fbcd38daa73e1"> 6858</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R2_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06859"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a97d29588281c546d98e09760cc5ef593"> 6859</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R2_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06860"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a53f5717aca9932255049b133661765bf"> 6860</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R2_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06861"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7ec93958e936379d891bc3450dba3d1d"> 6861</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R2_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06862"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8f97c7eb9d6e69d589db38d745ae321c"> 6862</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R2_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06863"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a372ebb5d42d147d41688f7c0fcf467d2"> 6863</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R2_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06864"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a47baa2c9c05c7c422a49994b8f80016f"> 6864</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R2_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06865"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a55d7665b118e98586c2a9b1900ce7292"> 6865</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R2_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06866"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5095a203d07244e75dd6deca125b4468"> 6866</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R2_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06867"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a533dbb10e8fce9aa6ec23573fb49c339"> 6867</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R2_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06868"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8b95be922291e534609302c0c833f1f7"> 6868</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R2_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06869"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a17301d50c7b6ad30ffc05ee2c63f6171"> 6869</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R2_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06870"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af23dfb03247544122ed01472b8a31b4d"> 6870</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R2_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06871"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adf8d35fbfa677fc446da68f4043b633e"> 6871</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R2_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06872"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6c81a1972ec8d87421c6113bb9747c3e"> 6872</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R2_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06873"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a11ea1bd4bae8b27a5fd73d210eb83d39"> 6873</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R2_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06874"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4c48dcd1ac5e23827813ed695bdff0d1"> 6874</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R2_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06875"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acd115d29d9f0a8fddc13a32c013af26b"> 6875</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R2_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06876"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa3f116b2e31dd40bcdd6617fee83907e"> 6876</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R2_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06877"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a090da76d2d9379dbfc54f7c3fcf69fe4"> 6877</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R2_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06878"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae9c8a59a8065400f4a75be49a78e2a9e"> 6878</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R2_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06879"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3854a1a11c72e64d3c4722494f463421"> 6879</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R2_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06880"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7b5ceb9d7ae0c6e34490b8d8659919c9"> 6880</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R2_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06881"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac01a4accedd624ceccf8f8976a043177"> 6881</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R2_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06882"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acc2d754207055a5a87696eb1bb7d8cae"> 6882</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R2_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06883"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a471631ee112af3bde77d848c22d743ef"> 6883</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R2_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06884"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9574ec7dddcea6b80368778c01f62598"> 6884</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R2_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06885"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a64bcb159347ad8e2a2609ce89ed030df"> 6885</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F6R2_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06886"></a><span class="lineno"> 6886</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06887"></a><span class="lineno"> 6887</span>&#160;</div>
<div class="line"><a name="l06888"></a><span class="lineno"> 6888</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F7R2 register  *******************/</span></div>
<div class="line"><a name="l06889"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aec0803330590bf9aba9d09342034b2c1"> 6889</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06890"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8c633d4cbfdf79f09ae1df5e75c98439"> 6890</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R2_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06891"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a31a0c4ece8b73760ad295344b8558ddb"> 6891</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R2_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06892"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afe2fc15309540b87538ea3e8460d8d11"> 6892</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R2_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06893"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac81d4c021f4579021ddf9485472a84f5"> 6893</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R2_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06894"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5dd6a00bb403a3e19e66c68f5ee308e2"> 6894</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R2_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06895"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9b5eaf37458d0426fd7f847775fd41e9"> 6895</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R2_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06896"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a780440ce173cde12fd117b519419424c"> 6896</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R2_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06897"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a99ae0e27d14b42fef4551d83ee88b4ac"> 6897</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R2_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06898"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ace90c0624446480421fac233739413dc"> 6898</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R2_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06899"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aae60d566699df87580584ed496681562"> 6899</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R2_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06900"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6325b37cc369b92b2334e482dbe3bf06"> 6900</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R2_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06901"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ace846d293ac11d535ee2aad17cf099bc"> 6901</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R2_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06902"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a91b26397a75fc4c0124e84903d31221e"> 6902</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R2_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06903"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ada2e01c05c216ba6ff4756d043297c0e"> 6903</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R2_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06904"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aeef08aa6565ff24bd9863b4b8a9c2ff5"> 6904</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R2_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06905"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a16c3ccb033b9541b57c338b9737f18dd"> 6905</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R2_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06906"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad898ca382f57efb1842884d46217245c"> 6906</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R2_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06907"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af419938e132cc1a0bf59a6c058e2c7c5"> 6907</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R2_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06908"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae991abb6f2e64443be7e39633f192aba"> 6908</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R2_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06909"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3738a42e2767c928de21a2f784ce6bce"> 6909</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R2_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06910"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae5cb252582e6b7bd706b37447f71d6cd"> 6910</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R2_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06911"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae616e53b9d961571eea4ff2df31f8399"> 6911</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R2_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06912"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab2049c9bb27af3cde01334b1901aa417"> 6912</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R2_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06913"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8e69c2fd32e2c523c9e939df825fc605"> 6913</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R2_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06914"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a659cc84b9186e279c37e88b94e1c9829"> 6914</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R2_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06915"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a43c9da5ad4c2d261858f73b779cc3dae"> 6915</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R2_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06916"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0a1ea8d66ada6cea7268fba151c00d91"> 6916</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R2_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06917"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abbd6032652515423412ad73b8a004bbb"> 6917</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R2_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06918"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3a991a0bb5a81748b091d6b96c59fc37"> 6918</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R2_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06919"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aedae5e816af0dd734311bf44be7571f2"> 6919</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R2_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06920"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2f88a239b8a39ff3343b1cfe70b06139"> 6920</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F7R2_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06921"></a><span class="lineno"> 6921</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06922"></a><span class="lineno"> 6922</span>&#160;</div>
<div class="line"><a name="l06923"></a><span class="lineno"> 6923</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F8R2 register  *******************/</span></div>
<div class="line"><a name="l06924"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3cfe399fb494ff6ab1d5b91258c42764"> 6924</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06925"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9ca04b514b4d6a3b19619932513b8953"> 6925</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R2_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06926"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac4c3c099bf7db702b7bf5f71cddaaec2"> 6926</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R2_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06927"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae1e53037e7f7171d8a7358590f0e7420"> 6927</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R2_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06928"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a51e2af45725e06538c4d09ad07296316"> 6928</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R2_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06929"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2ee5e9d68190f0d41a5b8603d1933922"> 6929</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R2_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06930"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a66c636150cfad43a32652dba3ded8383"> 6930</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R2_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06931"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0fc81a4ee32f76ce3a6fdbb3fc49425c"> 6931</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R2_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06932"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a68a36336242e8259c779f1c8f4544737"> 6932</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R2_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06933"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad0014717b3c4c65afb7542308980803d"> 6933</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R2_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06934"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a315a7e30b95c05db01b7f56f4d825e62"> 6934</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R2_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06935"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a353aad2279bf6b72bd861f6c79253635"> 6935</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R2_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06936"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a25193c4b44d05db08ba40f0e0f2c45e1"> 6936</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R2_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06937"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4469bfc90525f84d9d04d3a4996997e6"> 6937</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R2_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06938"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3b17ebf3dd1e53d8417f955ebcf743b3"> 6938</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R2_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06939"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6db6c2262434fc76213a441d8ce2edf1"> 6939</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R2_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06940"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8a1e1e9aa84af36845402d19236c1214"> 6940</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R2_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06941"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae0a9ee665444a6b42e98e0f988d1ba7a"> 6941</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R2_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06942"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a16cde37565a3d3ec3a8c41013df6f6f1"> 6942</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R2_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06943"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a57ca000fea3be225ddf5f295437b6e36"> 6943</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R2_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06944"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad60ee9ebdce23be6d2adca113ca918e8"> 6944</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R2_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06945"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae186c9794783eb47b460532801afe43a"> 6945</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R2_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06946"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a106a5e5b8ae8d683fcec85b076688f34"> 6946</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R2_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06947"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1643a77c219a9b2706f438c5123bccc8"> 6947</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R2_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06948"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab21aa6ed09bed09347e07dbcbd0e9e93"> 6948</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R2_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06949"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab8267e4cdc484abd75634469f9b255c5"> 6949</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R2_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06950"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a697d286473e81666c91f28e853aab4ad"> 6950</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R2_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06951"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a295c26638700a849ee3c6504caf6ceab"> 6951</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R2_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06952"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0f8469008983b405bfc5855258f4f6e6"> 6952</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R2_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06953"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad18d894a75ebe73c0185d905cfb81dbf"> 6953</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R2_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06954"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#accdf92a69572b56641ddd2967c034a7a"> 6954</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R2_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06955"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0636c9c9fd84e5e8d12e78f236f2a56c"> 6955</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F8R2_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06956"></a><span class="lineno"> 6956</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06957"></a><span class="lineno"> 6957</span>&#160;</div>
<div class="line"><a name="l06958"></a><span class="lineno"> 6958</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F9R2 register  *******************/</span></div>
<div class="line"><a name="l06959"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa1209cec0d1199b7f74bb2e2b1cca424"> 6959</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06960"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9fd983be0f74b7f183261f21cd2f6910"> 6960</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R2_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06961"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2e363da951c1191e733a8bc603cda3f5"> 6961</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R2_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06962"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abab5a59d405ae1684853988e95ab9844"> 6962</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R2_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06963"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4b5b46878001f43618c726b3429e4b50"> 6963</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R2_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06964"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a582895a48cfeb8d7ecf6c9757ba0aa39"> 6964</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R2_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06965"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afe18a44ac1a9c4cf2a6e94bb946af17f"> 6965</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R2_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06966"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae497ffa0ef246a52e57a394fa57e616d"> 6966</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R2_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06967"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4eedc431183ceae7240d11afc05bacfa"> 6967</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R2_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06968"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a71d1294050a77f52ecd4b00568cd7477"> 6968</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R2_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06969"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5adc0ffeba391461d887f5d176a9b5bd"> 6969</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R2_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06970"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a989f1dea5a35e78b08649ac699955563"> 6970</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R2_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06971"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0b71e1b7db02ef8c5853534921b33aee"> 6971</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R2_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06972"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a48cff2713910823bbf9c8aeb399d6695"> 6972</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R2_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06973"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab9e0057c4eb0f7238d2ec98ae0702ff3"> 6973</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R2_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06974"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acc16f71c9ee3bc56be17f7488c1df807"> 6974</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R2_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06975"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3909a33262113171b7d4dc11fcf8c3b1"> 6975</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R2_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06976"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8cead3f8d10075aa34c9446859356e2d"> 6976</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R2_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06977"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af7730d43a2cf07a1568ed738a4f69692"> 6977</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R2_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06978"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6b2f5ba8403cbd679694cf9665e2690f"> 6978</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R2_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06979"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aca5a17ed59696ed0572b80767c4bef81"> 6979</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R2_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06980"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac318672024cefb98843d473cbb2d46b2"> 6980</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R2_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06981"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3523d55c8cf0a308fea4837b00f89abb"> 6981</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R2_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06982"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a21d8d812323030dd39f417318c36b8dc"> 6982</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R2_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06983"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a065bba6dde8a5b81b42c2618204bf0be"> 6983</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R2_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06984"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ade5290535026c192f7e94a4cb98e48b4"> 6984</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R2_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06985"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aac7e7544d60c3084da344ee20ab6a760"> 6985</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R2_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06986"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae965845f1e45d1f45831be60829e63bc"> 6986</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R2_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06987"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a63bbecf009bf6bd61dc9e8fe0603da73"> 6987</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R2_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06988"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a834cf606ef4b69b0c459b8cb9e836a9b"> 6988</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R2_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06989"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9c833e07b7a842ba7425291f628c9a11"> 6989</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R2_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06990"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a18ef7c7bae75406a267e6a333c549a9f"> 6990</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F9R2_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06991"></a><span class="lineno"> 6991</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06992"></a><span class="lineno"> 6992</span>&#160;</div>
<div class="line"><a name="l06993"></a><span class="lineno"> 6993</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F10R2 register  ******************/</span></div>
<div class="line"><a name="l06994"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a616898121d5befed0eb5ab61492872f2"> 6994</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB0                       ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06995"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa24b6ba1e723098e55e4affc793558c5"> 6995</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R2_FB1                       ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06996"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1b7fc9db4e77e216f37bf088d7b7703c"> 6996</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R2_FB2                       ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06997"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2348cdfff622628147e2c1df0a35363c"> 6997</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R2_FB3                       ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06998"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aebde0ea1e0aaf38fdcf1584e9c9b2063"> 6998</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R2_FB4                       ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06999"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3b5b32b71c86c6dc7040b3044be61af7"> 6999</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R2_FB5                       ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07000"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9df7daa799c7c73d9a56de5f92285aca"> 7000</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R2_FB6                       ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07001"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aed755173b9d4375b40d73cab90396adc"> 7001</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R2_FB7                       ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07002"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8a8d08fea6e7307f6d1d602e113a6d27"> 7002</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R2_FB8                       ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07003"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6aecdda55a484aa0e96c89f5d0f42aba"> 7003</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R2_FB9                       ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07004"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4da658bf0a044b327c5efcc592e0ebe1"> 7004</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R2_FB10                      ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07005"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae6ec91db97da763ae1da98ef3a3f7fea"> 7005</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R2_FB11                      ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07006"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a62bba82d177602a29448acf481a7f691"> 7006</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R2_FB12                      ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07007"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6ce79aa37f7a175695fb910f986b7d81"> 7007</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R2_FB13                      ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07008"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adf31488587e33ea32b60a5c21f3e3aff"> 7008</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R2_FB14                      ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07009"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad8c7c289c07afb023bb3eedfe4d5a9b1"> 7009</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R2_FB15                      ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07010"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a74258ab493246fefc21ddc475dcfda4a"> 7010</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R2_FB16                      ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07011"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abcf9f2daaa27f340a8cd4e64533f5caf"> 7011</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R2_FB17                      ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07012"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2b8ad53931f4cb3bebb3f557d8686066"> 7012</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R2_FB18                      ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07013"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9f0b00c508bddf59fd290091e738a340"> 7013</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R2_FB19                      ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07014"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adb9db852d4bf1332f748a0cfc0063364"> 7014</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R2_FB20                      ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07015"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a616164fcd20341e4eed5b10a8fd2837c"> 7015</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R2_FB21                      ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07016"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae70893925ea53547e9ce780c0480587b"> 7016</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R2_FB22                      ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07017"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aed74e80c74c6c5e12d26abbc0d923787"> 7017</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R2_FB23                      ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07018"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aecb5b90d073107f3c5612379aaffa7ce"> 7018</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R2_FB24                      ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07019"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a678702522f87f63edfcad21194be3c53"> 7019</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R2_FB25                      ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07020"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af4523c34e7f333636fade643b895b8f5"> 7020</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R2_FB26                      ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07021"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acf0e55fcb496970abe8fea481561f886"> 7021</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R2_FB27                      ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07022"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4e4683223d46d60897b2c46b02addec5"> 7022</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R2_FB28                      ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07023"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6df50371abf968f0638faf7e0bf76cc8"> 7023</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R2_FB29                      ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07024"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab294aa73a3fdfc60672b206bd57a1e08"> 7024</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R2_FB30                      ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07025"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2de1906dc4119b37b29bbe25e3e6dbe0"> 7025</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F10R2_FB31                      ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07026"></a><span class="lineno"> 7026</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07027"></a><span class="lineno"> 7027</span>&#160;</div>
<div class="line"><a name="l07028"></a><span class="lineno"> 7028</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F11R2 register  ******************/</span></div>
<div class="line"><a name="l07029"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acad6560088b586891d446952bbd8fbbe"> 7029</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB0                       ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07030"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac81bc667cb0c63aa0448f6e0eb1d105d"> 7030</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R2_FB1                       ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07031"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8dab8868637d6d6fb707b6a37a5989b5"> 7031</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R2_FB2                       ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07032"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a559246cfa4658a5adaa282e4a3b35dd5"> 7032</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R2_FB3                       ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07033"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a499aebdfc0c14b9c399698e28fde3e50"> 7033</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R2_FB4                       ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07034"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1613d097fe5b7107ff36f97a9263bd38"> 7034</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R2_FB5                       ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07035"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9db1830185822d66619059a644d86ffe"> 7035</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R2_FB6                       ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07036"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab35bedade0c9f71455abfbbac2edee14"> 7036</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R2_FB7                       ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07037"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac79ac007ffed536eedddffdd2615c5f7"> 7037</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R2_FB8                       ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07038"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad5900c2273c405ce35b9bd52b189c102"> 7038</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R2_FB9                       ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07039"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9dad5ea347a6a928997a0a1c149369ce"> 7039</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R2_FB10                      ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07040"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9285109080a523012f27b3bdbabc6949"> 7040</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R2_FB11                      ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07041"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a65cdf759738f8b0cb8c4c3231453aad8"> 7041</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R2_FB12                      ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07042"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a24a40efa6debcdcfef0f7ab6d8b3eb04"> 7042</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R2_FB13                      ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07043"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa923634a3432436c4c84e65be1fd39d6"> 7043</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R2_FB14                      ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07044"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a65bae4ee01f83fe051acee8ee4c8a10e"> 7044</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R2_FB15                      ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07045"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7b6762f3642ce7a06fff58270ac9f53f"> 7045</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R2_FB16                      ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07046"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a69c7d6a41708543278980035b64bd31b"> 7046</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R2_FB17                      ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07047"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a88d6d67020cbc5a4d5f0b7c5dc488aa6"> 7047</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R2_FB18                      ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07048"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a07f4a8d606f2063be35b52e1fc5e4b58"> 7048</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R2_FB19                      ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07049"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a58c6e5b0076c31b7bee1c9aea94e11fb"> 7049</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R2_FB20                      ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07050"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a93bf815d462dc3a40725f73e107e11f5"> 7050</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R2_FB21                      ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07051"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aeebe934727476f5fde11c888c424c417"> 7051</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R2_FB22                      ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07052"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8324877e56a61c15119f2ebf929894cc"> 7052</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R2_FB23                      ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07053"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adfd994c36da11529ac494df973b5759c"> 7053</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R2_FB24                      ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07054"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8f3e9d272b625f7d6269057aee5d7761"> 7054</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R2_FB25                      ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07055"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5da4d794a9797d14536197679b7b2b14"> 7055</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R2_FB26                      ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07056"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad9b9a815f36e7c2929f4313ca424c83a"> 7056</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R2_FB27                      ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07057"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af162471f4c070d13fa409d44467373fc"> 7057</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R2_FB28                      ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07058"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2c301fd37e3fa27d3bd28a1f3f553e77"> 7058</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R2_FB29                      ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07059"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2bdc4ba1d0e44ba4d7a03cfd3197b687"> 7059</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R2_FB30                      ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07060"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6525c1ff364a229c9ea1b353b11be8c3"> 7060</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F11R2_FB31                      ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07061"></a><span class="lineno"> 7061</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07062"></a><span class="lineno"> 7062</span>&#160;</div>
<div class="line"><a name="l07063"></a><span class="lineno"> 7063</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F12R2 register  ******************/</span></div>
<div class="line"><a name="l07064"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac5fd095552b3108c685514e78e43e52d"> 7064</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB0                       ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07065"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a450e88e19b2e478e73cbc5eef74a72d2"> 7065</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R2_FB1                       ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07066"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a17875db304b98c38e627f7d7db339136"> 7066</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R2_FB2                       ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07067"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2960fee8bc56574e1b51975da7d2f041"> 7067</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R2_FB3                       ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07068"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6b3b6f518fae0cb1123aa187138d90b6"> 7068</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R2_FB4                       ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07069"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a39cedc414fa80ef987825daf32e11ac4"> 7069</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R2_FB5                       ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07070"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a10aa07474c2e7cf7f2845d0d2b2bd383"> 7070</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R2_FB6                       ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07071"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a227ef5f36f6e03969cd952d62a3bc0a9"> 7071</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R2_FB7                       ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07072"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7a946c991cee617b322ff9a372af3512"> 7072</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R2_FB8                       ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07073"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad0ab582743e96fcd36662a9434b875bd"> 7073</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R2_FB9                       ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07074"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a854c2b7108e33d263cc8269648f8bbbe"> 7074</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R2_FB10                      ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07075"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2ed3de0039e458bac5530d08c2e9af51"> 7075</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R2_FB11                      ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07076"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adad0db6fe916794156f773e98b524b07"> 7076</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R2_FB12                      ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07077"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa7a50bd0de8b4e85d9e90c1f48ef7bc8"> 7077</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R2_FB13                      ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07078"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2c5558cc37c62c5570a5e2716e30ed99"> 7078</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R2_FB14                      ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07079"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9fa511d56f90a2ee10e44e56e378f7ed"> 7079</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R2_FB15                      ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07080"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a77ae08ea078773a1aecbf74e89dc2a5d"> 7080</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R2_FB16                      ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07081"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3a94ac3d4ba5c16a98fc04144ae3bb86"> 7081</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R2_FB17                      ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07082"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae9070c9b9eec5dea6b5c4cdbaa1d5918"> 7082</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R2_FB18                      ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07083"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a758cacc8b96577bb3663da1fae36040b"> 7083</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R2_FB19                      ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07084"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a80db4704807d6df4aaee2eebfcf5210a"> 7084</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R2_FB20                      ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07085"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac3d3fb3a9b4b6b90139024bef933bc3d"> 7085</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R2_FB21                      ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07086"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a24e87973f51235e81195d84f78489cb0"> 7086</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R2_FB22                      ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07087"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4e917f2a362569d86a75a34eddce636c"> 7087</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R2_FB23                      ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07088"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad6e5f2c5de8981fbfc152926fc8fb057"> 7088</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R2_FB24                      ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07089"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaad1149501e8f926a247aa532405c0b9"> 7089</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R2_FB25                      ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07090"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a53538969afd7e43cc7fed4c400ab6f5a"> 7090</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R2_FB26                      ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07091"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a74e04fa5d17a7cc7687c0ca40dd571ce"> 7091</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R2_FB27                      ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07092"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adc1d97354c1649fa5ddc46f4271297d9"> 7092</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R2_FB28                      ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07093"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a71b870003e469dcb24979e835a2f81a4"> 7093</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R2_FB29                      ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07094"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2894b732a9683d32620fb90b06ba9f62"> 7094</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R2_FB30                      ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07095"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab11cddebcb4e1ab70b7222a999d0c58a"> 7095</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F12R2_FB31                      ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07096"></a><span class="lineno"> 7096</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07097"></a><span class="lineno"> 7097</span>&#160;</div>
<div class="line"><a name="l07098"></a><span class="lineno"> 7098</span>&#160;<span class="comment">/*******************  Bit definition for CAN_F13R2 register  ******************/</span></div>
<div class="line"><a name="l07099"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0b6865be0c757b49a250a537d73ae85e"> 7099</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB0                       ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07100"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af18df9b2fd549b8991fdd9f8f94e7cbb"> 7100</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R2_FB1                       ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07101"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a034e8f5b7675ce34eb2792531c7e174d"> 7101</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R2_FB2                       ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07102"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af19767c0892dffb6eff8c5a3b0e254f5"> 7102</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R2_FB3                       ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07103"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad03b0ab4d686a1ad858f1ba4b679fff9"> 7103</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R2_FB4                       ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07104"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8e37522978ae2e88c27f5604c5517d42"> 7104</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R2_FB5                       ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07105"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2bf6fff2ca4adf6e093a13b2db77adbb"> 7105</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R2_FB6                       ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07106"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abca970c306c9c9b576ef3424f686f324"> 7106</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R2_FB7                       ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07107"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae44e1d120c773c9dc26f418acf3cb6de"> 7107</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R2_FB8                       ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07108"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a891d1d97e1a57c4cfa1a714b61b083eb"> 7108</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R2_FB9                       ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07109"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afb4be9c1da46b251c43c0aafe7b04497"> 7109</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R2_FB10                      ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07110"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a47f5215de00574378a489f90eb11eff4"> 7110</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R2_FB11                      ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07111"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac3bbd5350aeb18966e2a40e2dc4223e3"> 7111</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R2_FB12                      ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07112"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab2d97199e363dd56cd9a455aec75ef1c"> 7112</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R2_FB13                      ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07113"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0731f4e60125130bebf88d33fd4ae3ca"> 7113</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R2_FB14                      ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07114"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1683c0cc3b3143a919f4dd59243eba9f"> 7114</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R2_FB15                      ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07115"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad2ed74a0929c6d397c14f49f114f13bf"> 7115</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R2_FB16                      ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07116"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afde6cdff22bf29d31b5be1b309fe4dde"> 7116</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R2_FB17                      ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07117"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abb873fa1c32fbf6c5a2f3be93ba2f2e6"> 7117</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R2_FB18                      ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07118"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af82a4dfd4d3c7a13232479be997ed1f9"> 7118</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R2_FB19                      ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07119"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa7bf4384e44f002392339a71bc9c912c"> 7119</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R2_FB20                      ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07120"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa7023986be02dd8f736e04e658844061"> 7120</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R2_FB21                      ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07121"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afd059121f2a882342a409ebef8a96999"> 7121</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R2_FB22                      ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07122"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5ef57f88bf1e6e34b0096013278926c0"> 7122</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R2_FB23                      ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07123"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4847de9f5b54fc5ce00e0fba69564d2d"> 7123</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R2_FB24                      ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07124"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2c415fa87c556bd8a4fc0f680d25f160"> 7124</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R2_FB25                      ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07125"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a20487222c41a08fe68b9ce58dfd52fff"> 7125</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R2_FB26                      ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07126"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa0d5ca021778a6e84fd3c0ad8981255d"> 7126</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R2_FB27                      ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07127"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2f0c8c09be20a14f29ab46d53dd712ba"> 7127</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R2_FB28                      ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07128"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a26161b84a5fc507f959b620c8e380703"> 7128</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R2_FB29                      ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07129"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1e753550a0a8547c7f64346e22925012"> 7129</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R2_FB30                      ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07130"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a305ac04b1c5198a4f82c78c570ce7f97"> 7130</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  CAN_F13R2_FB31                      ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07131"></a><span class="lineno"> 7131</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07132"></a><span class="lineno"> 7132</span>&#160;</div>
<div class="line"><a name="l07133"></a><span class="lineno"> 7133</span>&#160;</div>
<div class="line"><a name="l07134"></a><span class="lineno"> 7134</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l07135"></a><span class="lineno"> 7135</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l07136"></a><span class="lineno"> 7136</span>&#160;<span class="comment">/*                        Serial Peripheral Interface                         */</span></div>
<div class="line"><a name="l07137"></a><span class="lineno"> 7137</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l07138"></a><span class="lineno"> 7138</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l07139"></a><span class="lineno"> 7139</span>&#160;</div>
<div class="line"><a name="l07140"></a><span class="lineno"> 7140</span>&#160;<span class="comment">/*******************  Bit definition for SPI_CR1 register  ********************/</span></div>
<div class="line"><a name="l07141"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a97602d8ded14bbd2c1deadaf308755a3"> 7141</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CPHA                        ((u16)0x0001)            </span><span class="comment">/* Clock Phase */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07142"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2616a10f5118cdc68fbdf0582481e124"> 7142</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_CR1_CPOL                        ((u16)0x0002)            </span><span class="comment">/* Clock Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07143"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5b3b6ae107fc37bf18e14506298d7a55"> 7143</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_CR1_MSTR                        ((u16)0x0004)            </span><span class="comment">/* Master Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07144"></a><span class="lineno"> 7144</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07145"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a261af22667719a32b3ce566c1e261936"> 7145</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BR                          ((u16)0x0038)            </span><span class="comment">/* BR[2:0] bits (Baud Rate Control) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07146"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa364b123cf797044094cc229330ce321"> 7146</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_CR1_BR_0                        ((u16)0x0008)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07147"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a45e93d18c8966964ed1926d5ca87ef46"> 7147</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_CR1_BR_1                        ((u16)0x0010)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07148"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a28b823d564e9d90150bcc6744b4ed622"> 7148</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_CR1_BR_2                        ((u16)0x0020)            </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07149"></a><span class="lineno"> 7149</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07150"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac5a646d978d3b98eb7c6a5d95d75c3f9"> 7150</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_SPE                         ((u16)0x0040)            </span><span class="comment">/* SPI Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07151"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab929e9d5ddbb66f229c501ab18d0e6e8"> 7151</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_CR1_LSBFIRST                    ((u16)0x0080)            </span><span class="comment">/* Frame Format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07152"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5f154374b58c0234f82ea326cb303a1e"> 7152</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_CR1_SSI                         ((u16)0x0100)            </span><span class="comment">/* Internal slave select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07153"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0e236047e05106cf1ba7929766311382"> 7153</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_CR1_SSM                         ((u16)0x0200)            </span><span class="comment">/* Software slave management */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07154"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9ffecf774b84a8cdc11ab1f931791883"> 7154</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_CR1_RXONLY                      ((u16)0x0400)            </span><span class="comment">/* Receive only */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07155"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3ffabea0de695a19198d906bf6a1d9fd"> 7155</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_CR1_DFF                         ((u16)0x0800)            </span><span class="comment">/* Data Frame Format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07156"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a57072f13c2e54c12186ae8c5fdecb250"> 7156</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_CR1_CRCNEXT                     ((u16)0x1000)            </span><span class="comment">/* Transmit CRC next */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07157"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac9339b7c6466f09ad26c26b3bb81c51b"> 7157</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_CR1_CRCEN                       ((u16)0x2000)            </span><span class="comment">/* Hardware CRC calculation enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07158"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a378953916b7701bd49f063c0366b703f"> 7158</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_CR1_BIDIOE                      ((u16)0x4000)            </span><span class="comment">/* Output enable in bidirectional mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07159"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a43608d3c2959fc9ca64398d61cbf484e"> 7159</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_CR1_BIDIMODE                    ((u16)0x8000)            </span><span class="comment">/* Bidirectional data mode enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07160"></a><span class="lineno"> 7160</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07161"></a><span class="lineno"> 7161</span>&#160;</div>
<div class="line"><a name="l07162"></a><span class="lineno"> 7162</span>&#160;<span class="comment">/*******************  Bit definition for SPI_CR2 register  ********************/</span></div>
<div class="line"><a name="l07163"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af23c590d98279634af05550702a806da"> 7163</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_RXDMAEN                     ((u8)0x01)               </span><span class="comment">/* Rx Buffer DMA Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07164"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3eee671793983a3bd669c9173b2ce210"> 7164</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_CR2_TXDMAEN                     ((u8)0x02)               </span><span class="comment">/* Tx Buffer DMA Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07165"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae94612b95395eff626f5f3d7d28352dd"> 7165</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_CR2_SSOE                        ((u8)0x04)               </span><span class="comment">/* SS Output Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07166"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af18705567de7ab52a62e5ef3ba27418b"> 7166</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_CR2_ERRIE                       ((u8)0x20)               </span><span class="comment">/* Error Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07167"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa7d4c37fbbcced7f2a0421e6ffd103ea"> 7167</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_CR2_RXNEIE                      ((u8)0x40)               </span><span class="comment">/* RX buffer Not Empty Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07168"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a23f683a1252ccaf625cae1a978989b2c"> 7168</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_CR2_TXEIE                       ((u8)0x80)               </span><span class="comment">/* Tx buffer Empty Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07169"></a><span class="lineno"> 7169</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07170"></a><span class="lineno"> 7170</span>&#160;</div>
<div class="line"><a name="l07171"></a><span class="lineno"> 7171</span>&#160;<span class="comment">/********************  Bit definition for SPI_SR register  ********************/</span></div>
<div class="line"><a name="l07172"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a40e14de547aa06864abcd4b0422d8b48"> 7172</a></span>&#160;<span class="preprocessor">#define  SPI_SR_RXNE                         ((u8)0x01)               </span><span class="comment">/* Receive buffer Not Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07173"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5bd5d21816947fcb25ccae7d3bf8eb2c"> 7173</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_SR_TXE                          ((u8)0x02)               </span><span class="comment">/* Transmit buffer Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07174"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a81bd052f0b2e819ddd6bb16c2292a2de"> 7174</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_SR_CHSIDE                       ((u8)0x04)               </span><span class="comment">/* Channel side */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07175"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a13d3292e963499c0e9a36869909229e6"> 7175</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_SR_UDR                          ((u8)0x08)               </span><span class="comment">/* Underrun flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07176"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a69e543fa9584fd636032a3ee735f750b"> 7176</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_SR_CRCERR                       ((u8)0x10)               </span><span class="comment">/* CRC Error flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07177"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abaa043349833dc7b8138969c64f63adf"> 7177</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_SR_MODF                         ((u8)0x20)               </span><span class="comment">/* Mode fault */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07178"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa8d902302c5eb81ce4a57029de281232"> 7178</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_SR_OVR                          ((u8)0x40)               </span><span class="comment">/* Overrun flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07179"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa3498df67729ae048dc5f315ef7c16bf"> 7179</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_SR_BSY                          ((u8)0x80)               </span><span class="comment">/* Busy flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07180"></a><span class="lineno"> 7180</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07181"></a><span class="lineno"> 7181</span>&#160;</div>
<div class="line"><a name="l07182"></a><span class="lineno"> 7182</span>&#160;<span class="comment">/********************  Bit definition for SPI_DR register  ********************/</span></div>
<div class="line"><a name="l07183"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa4da7d7f05a28d1aaa52ec557e55e1ad"> 7183</a></span>&#160;<span class="preprocessor">#define  SPI_DR_DR                           ((u16)0xFFFF)            </span><span class="comment">/* Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07184"></a><span class="lineno"> 7184</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07185"></a><span class="lineno"> 7185</span>&#160;</div>
<div class="line"><a name="l07186"></a><span class="lineno"> 7186</span>&#160;<span class="comment">/*******************  Bit definition for SPI_CRCPR register  ******************/</span></div>
<div class="line"><a name="l07187"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae968658ab837800723eafcc21af10247"> 7187</a></span>&#160;<span class="preprocessor">#define  SPI_CRCPR_CRCPOLY                   ((u16)0xFFFF)            </span><span class="comment">/* CRC polynomial register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07188"></a><span class="lineno"> 7188</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07189"></a><span class="lineno"> 7189</span>&#160;</div>
<div class="line"><a name="l07190"></a><span class="lineno"> 7190</span>&#160;<span class="comment">/******************  Bit definition for SPI_RXCRCR register  ******************/</span></div>
<div class="line"><a name="l07191"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3a01a578c2c7bb4e587a8f1610843181"> 7191</a></span>&#160;<span class="preprocessor">#define  SPI_RXCRCR_RXCRC                    ((u16)0xFFFF)            </span><span class="comment">/* Rx CRC Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07192"></a><span class="lineno"> 7192</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07193"></a><span class="lineno"> 7193</span>&#160;</div>
<div class="line"><a name="l07194"></a><span class="lineno"> 7194</span>&#160;<span class="comment">/******************  Bit definition for SPI_TXCRCR register  ******************/</span></div>
<div class="line"><a name="l07195"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1c69dc721e89e40056999b64572dff09"> 7195</a></span>&#160;<span class="preprocessor">#define  SPI_TXCRCR_TXCRC                    ((u16)0xFFFF)            </span><span class="comment">/* Tx CRC Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07196"></a><span class="lineno"> 7196</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07197"></a><span class="lineno"> 7197</span>&#160;</div>
<div class="line"><a name="l07198"></a><span class="lineno"> 7198</span>&#160;<span class="comment">/******************  Bit definition for SPI_I2SCFGR register  *****************/</span></div>
<div class="line"><a name="l07199"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9c362b3d703698a7891f032f6b29056f"> 7199</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_CHLEN                   ((u16)0x0001)            </span><span class="comment">/* Channel length (number of bits per audio channel) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07200"></a><span class="lineno"> 7200</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07201"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acc12f9d2003ab169a3f68e9d809f84ae"> 7201</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_DATLEN                  ((u16)0x0006)            </span><span class="comment">/* DATLEN[1:0] bits (Data length to be transferred) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07202"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa20ad624085d2e533eea3662cb03d8fa"> 7202</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_I2SCFGR_DATLEN_0                ((u16)0x0002)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07203"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adf6e940d195fa1633cb1b23414f00412"> 7203</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_I2SCFGR_DATLEN_1                ((u16)0x0004)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07204"></a><span class="lineno"> 7204</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07205"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5c5be1f1c8b4689643e04cd5034e7f5f"> 7205</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_CKPOL                   ((u16)0x0008)            </span><span class="comment">/* steady state clock polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07206"></a><span class="lineno"> 7206</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07207"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7a822a80be3a51524b42491248f8031f"> 7207</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD                  ((u16)0x0030)            </span><span class="comment">/* I2SSTD[1:0] bits (I2S standard selection) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07208"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afeba0a45703463dfe05334364bdacbe8"> 7208</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD_0                ((u16)0x0010)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07209"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0142a3667f59bce9bae80d31e88a124a"> 7209</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD_1                ((u16)0x0020)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07210"></a><span class="lineno"> 7210</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07211"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a66a29efc32a31f903e89b7ddcd20857b"> 7211</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_PCMSYNC                 ((u16)0x0080)            </span><span class="comment">/* PCM frame synchronization */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07212"></a><span class="lineno"> 7212</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07213"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af09fd11f6f97000266b30b015bf2cb68"> 7213</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG                  ((u16)0x0300)            </span><span class="comment">/* I2SCFG[1:0] bits (I2S configuration mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07214"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a421c94680ee8a2583419e2b0c89e995e"> 7214</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG_0                ((u16)0x0100)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07215"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a80c398b9e79fcc61a497f9d7dd910352"> 7215</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG_1                ((u16)0x0200)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07216"></a><span class="lineno"> 7216</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07217"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a30d76c7552c91bbd5cbac70d9c56ebb3"> 7217</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SE                    ((u16)0x0400)            </span><span class="comment">/* I2S Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07218"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae99763414b3c2f11fcfecb1f93eb6701"> 7218</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_I2SCFGR_I2SMOD                  ((u16)0x0800)            </span><span class="comment">/* I2S mode selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07219"></a><span class="lineno"> 7219</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07220"></a><span class="lineno"> 7220</span>&#160;</div>
<div class="line"><a name="l07221"></a><span class="lineno"> 7221</span>&#160;<span class="comment">/******************  Bit definition for SPI_I2SPR register  *******************/</span></div>
<div class="line"><a name="l07222"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a406ce88b2580a421f5b28bdbeb303543"> 7222</a></span>&#160;<span class="preprocessor">#define  SPI_I2SPR_I2SDIV                    ((u16)0x00FF)            </span><span class="comment">/* I2S Linear prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07223"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3d6d4136a5ae12f9bd5940324282355a"> 7223</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_I2SPR_ODD                       ((u16)0x0100)            </span><span class="comment">/* Odd factor for the prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07224"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a25669c3686c0c577d2d371ac09200ff0"> 7224</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  SPI_I2SPR_MCKOE                     ((u16)0x0200)            </span><span class="comment">/* Master Clock Output Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07225"></a><span class="lineno"> 7225</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07226"></a><span class="lineno"> 7226</span>&#160;</div>
<div class="line"><a name="l07227"></a><span class="lineno"> 7227</span>&#160;</div>
<div class="line"><a name="l07228"></a><span class="lineno"> 7228</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l07229"></a><span class="lineno"> 7229</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l07230"></a><span class="lineno"> 7230</span>&#160;<span class="comment">/*                      Inter-integrated Circuit Interface                    */</span></div>
<div class="line"><a name="l07231"></a><span class="lineno"> 7231</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l07232"></a><span class="lineno"> 7232</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l07233"></a><span class="lineno"> 7233</span>&#160;</div>
<div class="line"><a name="l07234"></a><span class="lineno"> 7234</span>&#160;<span class="comment">/*******************  Bit definition for I2C_CR1 register  ********************/</span></div>
<div class="line"><a name="l07235"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a953b0d38414808db79da116842ed3262"> 7235</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_PE                          ((u16)0x0001)            </span><span class="comment">/* Peripheral Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07236"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4cfee7b020a49bd037fa7cf27c796abc"> 7236</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_CR1_SMBUS                       ((u16)0x0002)            </span><span class="comment">/* SMBus Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07237"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a001198ff898802888edf58f56d5371c9"> 7237</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_CR1_SMBTYPE                     ((u16)0x0008)            </span><span class="comment">/* SMBus Type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07238"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4598185d9092edfbf943464bcbb342ac"> 7238</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_CR1_ENARP                       ((u16)0x0010)            </span><span class="comment">/* ARP Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07239"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a40d2eb849f9d55e6298035b61e84ca42"> 7239</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_CR1_ENPEC                       ((u16)0x0020)            </span><span class="comment">/* PEC Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07240"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1d8c219193b11f8507d7b85831d14912"> 7240</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_CR1_ENGC                        ((u16)0x0040)            </span><span class="comment">/* General Call Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07241"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a197aaca79f64e832af3a0a0864c2a08c"> 7241</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_CR1_NOSTRETCH                   ((u16)0x0080)            </span><span class="comment">/* Clock Stretching Disable (Slave mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07242"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2ca7f18dd5bc1130dbefae4ff8736143"> 7242</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_CR1_START                       ((u16)0x0100)            </span><span class="comment">/* Start Generation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07243"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ace70293f3dfa24d448b600fc58e45223"> 7243</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_CR1_STOP                        ((u16)0x0200)            </span><span class="comment">/* Stop Generation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07244"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af933b105259a4bc46a957576adb8d96d"> 7244</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_CR1_ACK                         ((u16)0x0400)            </span><span class="comment">/* Acknowledge Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07245"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a34721958229a5983f2e95dfeaa8e55c3"> 7245</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_CR1_POS                         ((u16)0x0800)            </span><span class="comment">/* Acknowledge/PEC Position (for data reception) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07246"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab4d0119253d93a106b5ca704e5020c12"> 7246</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_CR1_PEC                         ((u16)0x1000)            </span><span class="comment">/* Packet Error Checking */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07247"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a56729ccf93c5d9f5b5b05002e3a2323c"> 7247</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_CR1_ALERT                       ((u16)0x2000)            </span><span class="comment">/* SMBus Alert */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07248"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8dc661ef13da02e5bcb943f2003d576d"> 7248</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_CR1_SWRST                       ((u16)0x8000)            </span><span class="comment">/* Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07249"></a><span class="lineno"> 7249</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07250"></a><span class="lineno"> 7250</span>&#160;</div>
<div class="line"><a name="l07251"></a><span class="lineno"> 7251</span>&#160;<span class="comment">/*******************  Bit definition for I2C_CR2 register  ********************/</span></div>
<div class="line"><a name="l07252"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a293fbe15ed5fd1fc95915bd6437859e7"> 7252</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ                        ((u16)0x003F)            </span><span class="comment">/* FREQ[5:0] bits (Peripheral Clock Frequency) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07253"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a09d944f5260f40a0eb714d41859e0d23"> 7253</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_CR2_FREQ_0                      ((u16)0x0001)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07254"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a25ab0ef2a7795e3326900b277479d89c"> 7254</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_CR2_FREQ_1                      ((u16)0x0002)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07255"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a657af5a02534cc900cbddc260319d845"> 7255</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_CR2_FREQ_2                      ((u16)0x0004)            </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07256"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a655214f8327fd1322998c9d8bffe308d"> 7256</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_CR2_FREQ_3                      ((u16)0x0008)            </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07257"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3382a7262743bc824985af7339449386"> 7257</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_CR2_FREQ_4                      ((u16)0x0010)            </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07258"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad3b1a2b777fcf158c9e4264485682a20"> 7258</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_CR2_FREQ_5                      ((u16)0x0020)            </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07259"></a><span class="lineno"> 7259</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07260"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6f14ae48e4609c2b3645211234cba974"> 7260</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_ITERREN                     ((u16)0x0100)            </span><span class="comment">/* Error Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07261"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3b1ebaf8173090ec469b055b98e585d2"> 7261</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_CR2_ITEVTEN                     ((u16)0x0200)            </span><span class="comment">/* Event Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07262"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2efbe5d96ed0ce447a45a62e8317a68a"> 7262</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_CR2_ITBUFEN                     ((u16)0x0400)            </span><span class="comment">/* Buffer Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07263"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#adb81d5c91486b873bd0bf279a4ffcf69"> 7263</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_CR2_DMAEN                       ((u16)0x0800)            </span><span class="comment">/* DMA Requests Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07264"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6a0955008cbabbb6b726ba0b4f8da609"> 7264</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_CR2_LAST                        ((u16)0x1000)            </span><span class="comment">/* DMA Last Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07265"></a><span class="lineno"> 7265</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07266"></a><span class="lineno"> 7266</span>&#160;</div>
<div class="line"><a name="l07267"></a><span class="lineno"> 7267</span>&#160;<span class="comment">/*******************  Bit definition for I2C_OAR1 register  *******************/</span></div>
<div class="line"><a name="l07268"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8250616a993a5f2bb04cd0f116005864"> 7268</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD1_7                     ((u16)0x00FE)            </span><span class="comment">/* Interface Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07269"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab8141dcd63a8429a64d488cc78ef3ec1"> 7269</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_OAR1_ADD8_9                     ((u16)0x0300)            </span><span class="comment">/* Interface Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07270"></a><span class="lineno"> 7270</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07271"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8b7c20c81f79d17921718412b8fca6d7"> 7271</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD0                       ((u16)0x0001)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07272"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a499a61f0013c5c6fe38b848901f58769"> 7272</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_OAR1_ADD1                       ((u16)0x0002)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07273"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab44a263e36a7f34d922ff124aebd99c3"> 7273</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_OAR1_ADD2                       ((u16)0x0004)            </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07274"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9584dca3b1b414a63cf7ba75e557155b"> 7274</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_OAR1_ADD3                       ((u16)0x0008)            </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07275"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a110b915b907f4bf29ff03da1f077bd97"> 7275</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_OAR1_ADD4                       ((u16)0x0010)            </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07276"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0856dee2657cf0a04d79084da86988ca"> 7276</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_OAR1_ADD5                       ((u16)0x0020)            </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07277"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5507af6154f60125dadc4654f57776ca"> 7277</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_OAR1_ADD6                       ((u16)0x0040)            </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07278"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aca710515f0aac5abdac02a630e09097c"> 7278</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_OAR1_ADD7                       ((u16)0x0080)            </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07279"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab945eba8b842a253cc64cce722537264"> 7279</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_OAR1_ADD8                       ((u16)0x0100)            </span><span class="comment">/* Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07280"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a10cf2dfc6b1ed55413be06acca413430"> 7280</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_OAR1_ADD9                       ((u16)0x0200)            </span><span class="comment">/* Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07281"></a><span class="lineno"> 7281</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07282"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7d8df80cd27313c896e887aae81fa639"> 7282</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADDMODE                    ((u16)0x8000)            </span><span class="comment">/* Addressing Mode (Slave mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07283"></a><span class="lineno"> 7283</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07284"></a><span class="lineno"> 7284</span>&#160;</div>
<div class="line"><a name="l07285"></a><span class="lineno"> 7285</span>&#160;<span class="comment">/*******************  Bit definition for I2C_OAR2 register  *******************/</span></div>
<div class="line"><a name="l07286"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab83ed1ee64439cb2734a708445f37e94"> 7286</a></span>&#160;<span class="preprocessor">#define  I2C_OAR2_ENDUAL                     ((u8)0x01)               </span><span class="comment">/* Dual addressing mode enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07287"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#add3d8fd1de1f16d051efb52dd3d657c4"> 7287</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_OAR2_ADD2                       ((u8)0xFE)               </span><span class="comment">/* Interface address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07288"></a><span class="lineno"> 7288</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07289"></a><span class="lineno"> 7289</span>&#160;</div>
<div class="line"><a name="l07290"></a><span class="lineno"> 7290</span>&#160;<span class="comment">/********************  Bit definition for I2C_DR register  ********************/</span></div>
<div class="line"><a name="l07291"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac43021a4a7f79672d27c36a469b301d5"> 7291</a></span>&#160;<span class="preprocessor">#define  I2C_DR_DR                           ((u8)0xFF)               </span><span class="comment">/* 8-bit Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07292"></a><span class="lineno"> 7292</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07293"></a><span class="lineno"> 7293</span>&#160;</div>
<div class="line"><a name="l07294"></a><span class="lineno"> 7294</span>&#160;<span class="comment">/*******************  Bit definition for I2C_SR1 register  ********************/</span></div>
<div class="line"><a name="l07295"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6935c920da59d755d0cf834548a70ec4"> 7295</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_SB                          ((u16)0x0001)            </span><span class="comment">/* Start Bit (Master mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07296"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3db361a4d9dd84b187085a11d933b45d"> 7296</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_SR1_ADDR                        ((u16)0x0002)            </span><span class="comment">/* Address sent (master mode)/matched (slave mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07297"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afb279f85d78cfe5abd3eeb0b40a65ab1"> 7297</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_SR1_BTF                         ((u16)0x0004)            </span><span class="comment">/* Byte Transfer Finished */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07298"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6faaa55a1e48aa7c1f2b69669901445d"> 7298</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_SR1_ADD10                       ((u16)0x0008)            </span><span class="comment">/* 10-bit header sent (Master mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07299"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aafcea4cdbe2f6da31566c897fa893a7c"> 7299</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_SR1_STOPF                       ((u16)0x0010)            </span><span class="comment">/* Stop detection (Slave mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07300"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af6ebe33c992611bc2e25bbb01c1441a5"> 7300</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_SR1_RXNE                        ((u16)0x0040)            </span><span class="comment">/* Data Register not Empty (receivers) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07301"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afdc4da49c163910203255e384591b6f7"> 7301</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_SR1_TXE                         ((u16)0x0080)            </span><span class="comment">/* Data Register Empty (transmitters) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07302"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1d12990c90ab0757dcfea150ea50b227"> 7302</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_SR1_BERR                        ((u16)0x0100)            </span><span class="comment">/* Bus Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07303"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#acbc52f6ec6172c71d8b026a22c2f69d2"> 7303</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_SR1_ARLO                        ((u16)0x0200)            </span><span class="comment">/* Arbitration Lost (master mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07304"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a62aa2496d4b3955214a16a7bd998fd88"> 7304</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_SR1_AF                          ((u16)0x0400)            </span><span class="comment">/* Acknowledge Failure */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07305"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad42d2435d2e64bf710c701c9b17adfb4"> 7305</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_SR1_OVR                         ((u16)0x0800)            </span><span class="comment">/* Overrun/Underrun */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07306"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4b2976279024e832e53ad12796a7bb71"> 7306</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_SR1_PECERR                      ((u16)0x1000)            </span><span class="comment">/* PEC Error in reception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07307"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aef3a1e4921d7c509d1b639c67882c4c9"> 7307</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_SR1_TIMEOUT                     ((u16)0x4000)            </span><span class="comment">/* Timeout or Tlow Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07308"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8df36c38deb8791d0ac3cb5881298c1c"> 7308</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_SR1_SMBALERT                    ((u16)0x8000)            </span><span class="comment">/* SMBus Alert */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07309"></a><span class="lineno"> 7309</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07310"></a><span class="lineno"> 7310</span>&#160;</div>
<div class="line"><a name="l07311"></a><span class="lineno"> 7311</span>&#160;<span class="comment">/*******************  Bit definition for I2C_SR2 register  ********************/</span></div>
<div class="line"><a name="l07312"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a75cc361adf0e72e33d6771ebfa17b52d"> 7312</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_MSL                         ((u16)0x0001)            </span><span class="comment">/* Master/Slave */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07313"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3b1e75a82da73ae2873cff1cd27c3179"> 7313</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_SR2_BUSY                        ((u16)0x0002)            </span><span class="comment">/* Bus Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07314"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a288b20416b42a79e591aa80d9a690fca"> 7314</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_SR2_TRA                         ((u16)0x0004)            </span><span class="comment">/* Transmitter/Receiver */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07315"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af3aeb79cbe04f7ec1e3c2615921c4fab"> 7315</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_SR2_GENCALL                     ((u16)0x0010)            </span><span class="comment">/* General Call Address (Slave mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07316"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afcf50334903013177a8c6f4e36b8d6fe"> 7316</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_SR2_SMBDEFAULT                  ((u16)0x0020)            </span><span class="comment">/* SMBus Device Default Address (Slave mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07317"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa07cf3e404f9f57e98d1ba3793079c80"> 7317</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_SR2_SMBHOST                     ((u16)0x0040)            </span><span class="comment">/* SMBus Host Header (Slave mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07318"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a79a6a21835e06d9bc48009f4269b7798"> 7318</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_SR2_DUALF                       ((u16)0x0080)            </span><span class="comment">/* Dual Flag (Slave mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07319"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4a4fd5d9c9e2593be920d19a5f6ae732"> 7319</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_SR2_PEC                         ((u16)0xFF00)            </span><span class="comment">/* Packet Error Checking Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07320"></a><span class="lineno"> 7320</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07321"></a><span class="lineno"> 7321</span>&#160;</div>
<div class="line"><a name="l07322"></a><span class="lineno"> 7322</span>&#160;<span class="comment">/*******************  Bit definition for I2C_CCR register  ********************/</span></div>
<div class="line"><a name="l07323"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5c8cb2bd83dd7dbdcf6ca4bbf4a841de"> 7323</a></span>&#160;<span class="preprocessor">#define  I2C_CCR_CCR                         ((u16)0x0FFF)            </span><span class="comment">/* Clock Control Register in Fast/Standard mode (Master mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07324"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a851c8a6b598d54c1a805b1632a4078e5"> 7324</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_CCR_DUTY                        ((u16)0x4000)            </span><span class="comment">/* Fast Mode Duty Cycle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07325"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aea64e5d7eba609ac9a84964bc0bc2def"> 7325</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  I2C_CCR_FS                          ((u16)0x8000)            </span><span class="comment">/* I2C Master Mode Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07326"></a><span class="lineno"> 7326</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07327"></a><span class="lineno"> 7327</span>&#160;</div>
<div class="line"><a name="l07328"></a><span class="lineno"> 7328</span>&#160;<span class="comment">/******************  Bit definition for I2C_TRISE register  *******************/</span></div>
<div class="line"><a name="l07329"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aff77a39aba630647af62dc7f1a5dc218"> 7329</a></span>&#160;<span class="preprocessor">#define  I2C_TRISE_TRISE                     ((u8)0x3F)               </span><span class="comment">/* Maximum Rise Time in Fast/Standard mode (Master mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07330"></a><span class="lineno"> 7330</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07331"></a><span class="lineno"> 7331</span>&#160;</div>
<div class="line"><a name="l07332"></a><span class="lineno"> 7332</span>&#160;</div>
<div class="line"><a name="l07333"></a><span class="lineno"> 7333</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l07334"></a><span class="lineno"> 7334</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l07335"></a><span class="lineno"> 7335</span>&#160;<span class="comment">/*          Universal Synchronous Asynchronous Receiver Transmitter           */</span></div>
<div class="line"><a name="l07336"></a><span class="lineno"> 7336</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l07337"></a><span class="lineno"> 7337</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l07338"></a><span class="lineno"> 7338</span>&#160;</div>
<div class="line"><a name="l07339"></a><span class="lineno"> 7339</span>&#160;<span class="comment">/*******************  Bit definition for USART_SR register  *******************/</span></div>
<div class="line"><a name="l07340"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac88be3484245af8c1b271ae5c1b97a14"> 7340</a></span>&#160;<span class="preprocessor">#define  USART_SR_PE                         ((u16)0x0001)            </span><span class="comment">/* Parity Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07341"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9eb6fd3f820bd12e0b5a981de1894804"> 7341</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_SR_FE                         ((u16)0x0002)            </span><span class="comment">/* Framing Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07342"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8938468c5666a8305ade6d80d467c572"> 7342</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_SR_NE                         ((u16)0x0004)            </span><span class="comment">/* Noise Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07343"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4560fc7a60df4bdf402fc7219ae7b558"> 7343</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_SR_ORE                        ((u16)0x0008)            </span><span class="comment">/* OverRun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07344"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a336fa8c9965ce18c10972ac80ded611f"> 7344</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_SR_IDLE                       ((u16)0x0010)            </span><span class="comment">/* IDLE line detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07345"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa0c99e2bb265b3d58a91aca7a93f7836"> 7345</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_SR_RXNE                       ((u16)0x0020)            </span><span class="comment">/* Read Data Register Not Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07346"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a76229b05ac37a5a688e6ba45851a29f1"> 7346</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_SR_TC                         ((u16)0x0040)            </span><span class="comment">/* Transmission Complete */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07347"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a65e9cddf0890113d405342f1d8b5b980"> 7347</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_SR_TXE                        ((u16)0x0080)            </span><span class="comment">/* Transmit Data Register Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07348"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5b868b59576f42421226d35628c6b628"> 7348</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_SR_LBD                        ((u16)0x0100)            </span><span class="comment">/* LIN Break Detection Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07349"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9250ae2793db0541e6c4bb8837424541"> 7349</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_SR_CTS                        ((u16)0x0200)            </span><span class="comment">/* CTS Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07350"></a><span class="lineno"> 7350</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07351"></a><span class="lineno"> 7351</span>&#160;</div>
<div class="line"><a name="l07352"></a><span class="lineno"> 7352</span>&#160;<span class="comment">/*******************  Bit definition for USART_DR register  *******************/</span></div>
<div class="line"><a name="l07353"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad84ad1e1d0202b41021e2d6e40486bff"> 7353</a></span>&#160;<span class="preprocessor">#define  USART_DR_DR                         ((u16)0x01FF)            </span><span class="comment">/* Data value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07354"></a><span class="lineno"> 7354</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07355"></a><span class="lineno"> 7355</span>&#160;</div>
<div class="line"><a name="l07356"></a><span class="lineno"> 7356</span>&#160;<span class="comment">/******************  Bit definition for USART_BRR register  *******************/</span></div>
<div class="line"><a name="l07357"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9dfae31be4ec2c8a3b0905eff30c7046"> 7357</a></span>&#160;<span class="preprocessor">#define  USART_BRR_DIV_Fraction              ((u16)0x000F)            </span><span class="comment">/* Fraction of USARTDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07358"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a60cfa3802798306b86231f828ed2e71e"> 7358</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_BRR_DIV_Mantissa              ((u16)0xFFF0)            </span><span class="comment">/* Mantissa of USARTDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07359"></a><span class="lineno"> 7359</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07360"></a><span class="lineno"> 7360</span>&#160;</div>
<div class="line"><a name="l07361"></a><span class="lineno"> 7361</span>&#160;<span class="comment">/******************  Bit definition for USART_CR1 register  *******************/</span></div>
<div class="line"><a name="l07362"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac457c519baa28359ab7959fbe0c5cda1"> 7362</a></span>&#160;<span class="preprocessor">#define  USART_CR1_SBK                       ((u16)0x0001)            </span><span class="comment">/* Send Break */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07363"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa7d61ab5a4e2beaa3f591c56bd15a27b"> 7363</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_CR1_RWU                       ((u16)0x0002)            </span><span class="comment">/* Receiver wakeup */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07364"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ada0d5d407a22264de847bc1b40a17aeb"> 7364</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_CR1_RE                        ((u16)0x0004)            </span><span class="comment">/* Receiver Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07365"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ade7f090b04fd78b755b43357ecaa9622"> 7365</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_CR1_TE                        ((u16)0x0008)            </span><span class="comment">/* Transmitter Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07366"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5221d09eebd12445a20f221bf98066f8"> 7366</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_CR1_IDLEIE                    ((u16)0x0010)            </span><span class="comment">/* IDLE Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07367"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a91118f867adfdb2e805beea86666de04"> 7367</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_CR1_RXNEIE                    ((u16)0x0020)            </span><span class="comment">/* RXNE Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07368"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa17130690a1ca95b972429eb64d4254e"> 7368</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_CR1_TCIE                      ((u16)0x0040)            </span><span class="comment">/* Transmission Complete Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07369"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a70422871d15f974b464365e7fe1877e9"> 7369</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_CR1_TXEIE                     ((u16)0x0080)            </span><span class="comment">/* PE Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07370"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a27405d413b6d355ccdb076d52fef6875"> 7370</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_CR1_PEIE                      ((u16)0x0100)            </span><span class="comment">/* PE Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07371"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2e159d36ab2c93a2c1942df60e9eebbe"> 7371</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_CR1_PS                        ((u16)0x0200)            </span><span class="comment">/* Parity Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07372"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a60f8fcf084f9a8514efafb617c70b074"> 7372</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_CR1_PCE                       ((u16)0x0400)            </span><span class="comment">/* Parity Control Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07373"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad831dfc169fcf14b7284984dbecf322d"> 7373</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_CR1_WAKE                      ((u16)0x0800)            </span><span class="comment">/* Wakeup method */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07374"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a95f0288b9c6aaeca7cb6550a2e6833e2"> 7374</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_CR1_M                         ((u16)0x1000)            </span><span class="comment">/* Word length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07375"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2bb650676aaae4a5203f372d497d5947"> 7375</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_CR1_UE                        ((u16)0x2000)            </span><span class="comment">/* USART Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07376"></a><span class="lineno"> 7376</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07377"></a><span class="lineno"> 7377</span>&#160;</div>
<div class="line"><a name="l07378"></a><span class="lineno"> 7378</span>&#160;<span class="comment">/******************  Bit definition for USART_CR2 register  *******************/</span></div>
<div class="line"><a name="l07379"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3ee77fac25142271ad56d49685e518b3"> 7379</a></span>&#160;<span class="preprocessor">#define  USART_CR2_ADD                       ((u16)0x000F)            </span><span class="comment">/* Address of the USART node */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07380"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7f9bc41700717fd93548e0e95b6072ed"> 7380</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_CR2_LBDL                      ((u16)0x0020)            </span><span class="comment">/* LIN Break Detection Length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07381"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa02ef5d22553f028ea48e5d9f08192b4"> 7381</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_CR2_LBDIE                     ((u16)0x0040)            </span><span class="comment">/* LIN Break Detection Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07382"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4a62e93ae7864e89622bdd92508b615e"> 7382</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_CR2_LBCL                      ((u16)0x0100)            </span><span class="comment">/* Last Bit Clock pulse */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07383"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a362976ce813e58310399d113d2cf09cb"> 7383</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_CR2_CPHA                      ((u16)0x0200)            </span><span class="comment">/* Clock Phase */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07384"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afbb4336ac93d94d4e78f9fb7b3a0dc68"> 7384</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_CR2_CPOL                      ((u16)0x0400)            </span><span class="comment">/* Clock Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07385"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a42a396cde02ffa0c4d3fd9817b6af853"> 7385</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_CR2_CLKEN                     ((u16)0x0800)            </span><span class="comment">/* Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07386"></a><span class="lineno"> 7386</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07387"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af993e483318ebcecffd18649de766dc6"> 7387</a></span>&#160;<span class="preprocessor">#define  USART_CR2_STOP                      ((u16)0x3000)            </span><span class="comment">/* STOP[1:0] bits (STOP bits) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07388"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aee6ee01c6e5325b378b2209ef20d0a61"> 7388</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_CR2_STOP_0                    ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07389"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2b24d14f0e5d1c76c878b08aad44d02b"> 7389</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_CR2_STOP_1                    ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07390"></a><span class="lineno"> 7390</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07391"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac8931efa62c29d92f5c0ec5a05f907ef"> 7391</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LINEN                     ((u16)0x4000)            </span><span class="comment">/* LIN mode enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07392"></a><span class="lineno"> 7392</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07393"></a><span class="lineno"> 7393</span>&#160;</div>
<div class="line"><a name="l07394"></a><span class="lineno"> 7394</span>&#160;<span class="comment">/******************  Bit definition for USART_CR3 register  *******************/</span></div>
<div class="line"><a name="l07395"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaed1a39c551b1641128f81893ff558d0"> 7395</a></span>&#160;<span class="preprocessor">#define  USART_CR3_EIE                       ((u16)0x0001)            </span><span class="comment">/* Error Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07396"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a31c66373bfbae7724c836ac63b8411dd"> 7396</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_CR3_IREN                      ((u16)0x0002)            </span><span class="comment">/* IrDA mode Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07397"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a22af8d399f1adda62e31186f0309af80"> 7397</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_CR3_IRLP                      ((u16)0x0004)            </span><span class="comment">/* IrDA Low-Power */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07398"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac71129810fab0b46d91161a39e3f8d01"> 7398</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_CR3_HDSEL                     ((u16)0x0008)            </span><span class="comment">/* Half-Duplex Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07399"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3f3b70b2ee9ff0b59e952fd7ab04373c"> 7399</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_CR3_NACK                      ((u16)0x0010)            </span><span class="comment">/* Smartcard NACK enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07400"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9180b9249a26988f71d4bb2b0c3eec27"> 7400</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_CR3_SCEN                      ((u16)0x0020)            </span><span class="comment">/* Smartcard mode enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07401"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aff130f15493c765353ec2fd605667c5a"> 7401</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_CR3_DMAR                      ((u16)0x0040)            </span><span class="comment">/* DMA Enable Receiver */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07402"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5bb515d3814d448f84e2c98bf44f3993"> 7402</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_CR3_DMAT                      ((u16)0x0080)            </span><span class="comment">/* DMA Enable Transmitter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07403"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7c5d6fcd84a4728cda578a0339b4cac2"> 7403</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_CR3_RTSE                      ((u16)0x0100)            </span><span class="comment">/* RTS Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07404"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa125f026b1ca2d76eab48b191baed265"> 7404</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_CR3_CTSE                      ((u16)0x0200)            </span><span class="comment">/* CTS Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07405"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a636d5ec2e9556949fc68d13ad45a1e90"> 7405</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_CR3_CTSIE                     ((u16)0x0400)            </span><span class="comment">/* CTS Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07406"></a><span class="lineno"> 7406</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07407"></a><span class="lineno"> 7407</span>&#160;</div>
<div class="line"><a name="l07408"></a><span class="lineno"> 7408</span>&#160;<span class="comment">/******************  Bit definition for USART_GTPR register  ******************/</span></div>
<div class="line"><a name="l07409"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa0b423f0f4baf7d510ea70477e5c9203"> 7409</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC                      ((u16)0x00FF)            </span><span class="comment">/* PSC[7:0] bits (Prescaler value) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07410"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2c49c90d83a0e3746b56b2a0a3b0ddcb"> 7410</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_GTPR_PSC_0                    ((u16)0x0001)            </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07411"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8eab5000ab993991d0da8ffbd386c92b"> 7411</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_GTPR_PSC_1                    ((u16)0x0002)            </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07412"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9d74604b6e1ab08a45ea4fe6b3f6b5cd"> 7412</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_GTPR_PSC_2                    ((u16)0x0004)            </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07413"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1b6b237fcac675f8f047c4ff64248486"> 7413</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_GTPR_PSC_3                    ((u16)0x0008)            </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07414"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad1c0e92df8edb974008b3d37d12f655a"> 7414</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_GTPR_PSC_4                    ((u16)0x0010)            </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07415"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a12dda4877432bc181c9684b0830b1b7b"> 7415</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_GTPR_PSC_5                    ((u16)0x0020)            </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07416"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a045e834b03e7a06b2005a13923af424a"> 7416</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_GTPR_PSC_6                    ((u16)0x0040)            </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07417"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad3da67d3c9c3abf436098a86477d2dfc"> 7417</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  USART_GTPR_PSC_7                    ((u16)0x0080)            </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07418"></a><span class="lineno"> 7418</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07419"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8e927fad0bfa430f54007e158e01f43b"> 7419</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_GT                       ((u16)0xFF00)            </span><span class="comment">/* Guard time value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07420"></a><span class="lineno"> 7420</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07421"></a><span class="lineno"> 7421</span>&#160;</div>
<div class="line"><a name="l07422"></a><span class="lineno"> 7422</span>&#160;</div>
<div class="line"><a name="l07423"></a><span class="lineno"> 7423</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l07424"></a><span class="lineno"> 7424</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l07425"></a><span class="lineno"> 7425</span>&#160;<span class="comment">/*                                 Debug MCU                                  */</span></div>
<div class="line"><a name="l07426"></a><span class="lineno"> 7426</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l07427"></a><span class="lineno"> 7427</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l07428"></a><span class="lineno"> 7428</span>&#160;</div>
<div class="line"><a name="l07429"></a><span class="lineno"> 7429</span>&#160;<span class="comment">/****************  Bit definition for DBGMCU_IDCODE register  *****************/</span></div>
<div class="line"><a name="l07430"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afd961fcddc40341a817a9ec85b7c80ac"> 7430</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_DEV_ID                ((u32)0x00000FFF)        </span><span class="comment">/* Device Identifier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07431"></a><span class="lineno"> 7431</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07432"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a887eb26364a8693355024ca203323165"> 7432</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID                ((u32)0xFFFF0000)        </span><span class="comment">/* REV_ID[15:0] bits (Revision Identifier) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07433"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a223ec71b13697d1d94ac910d74dda1a4"> 7433</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_0              ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07434"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2c43be5f3bf427d9e5c5cb53c71c56c5"> 7434</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_1              ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07435"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afd0c09bab9658d492fadbb6d8e926ead"> 7435</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_2              ((u32)0x00040000)        </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07436"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1591e5e3e0ac1cf9a677e4ee7de14736"> 7436</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_3              ((u32)0x00080000)        </span><span class="comment">/* Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07437"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae6c2934497d6e9611d0f0de63705a45d"> 7437</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_4              ((u32)0x00100000)        </span><span class="comment">/* Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07438"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2c2b20d6c7ba5ec12ed0aa8aacade921"> 7438</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_5              ((u32)0x00200000)        </span><span class="comment">/* Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07439"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a777e36bfca8dbb754b1407be5d0f712b"> 7439</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_6              ((u32)0x00400000)        </span><span class="comment">/* Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07440"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7ebea4db4ccddeeacfecb181ec8763e3"> 7440</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_7              ((u32)0x00800000)        </span><span class="comment">/* Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07441"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1fb637a05555ad0cf9f1308184822c0a"> 7441</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_8              ((u32)0x01000000)        </span><span class="comment">/* Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07442"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af24a517f96a59284e5b7c27c521050f7"> 7442</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_9              ((u32)0x02000000)        </span><span class="comment">/* Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07443"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a0770975f537cee88759c533cce1985c7"> 7443</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_10             ((u32)0x04000000)        </span><span class="comment">/* Bit 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07444"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a217da836fc3089b44a9d9c3daff40c75"> 7444</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_11             ((u32)0x08000000)        </span><span class="comment">/* Bit 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07445"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae27909354dd0b18756072ab3a3939e91"> 7445</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_12             ((u32)0x10000000)        </span><span class="comment">/* Bit 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07446"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a300efe7db3358b63a83133901ab507ac"> 7446</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_13             ((u32)0x20000000)        </span><span class="comment">/* Bit 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07447"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af7664e599c06b8f00398d9c84deec607"> 7447</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_14             ((u32)0x40000000)        </span><span class="comment">/* Bit 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07448"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a027015a672a0e61e0b8494b2f3d04c74"> 7448</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_15             ((u32)0x80000000)        </span><span class="comment">/* Bit 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07449"></a><span class="lineno"> 7449</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07450"></a><span class="lineno"> 7450</span>&#160;</div>
<div class="line"><a name="l07451"></a><span class="lineno"> 7451</span>&#160;<span class="comment">/******************  Bit definition for DBGMCU_CR register  *******************/</span></div>
<div class="line"><a name="l07452"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a037c80fe1d7308cee68245715ef6cd9a"> 7452</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_SLEEP                 ((u32)0x00000001)        </span><span class="comment">/* Debug Sleep Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07453"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#af511f21a8de5b0b66c862915eee8bf75"> 7453</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DBGMCU_CR_DBG_STOP                  ((u32)0x00000002)        </span><span class="comment">/* Debug Stop Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07454"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a107a9396d63c892a8e614897c9d0b132"> 7454</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DBGMCU_CR_DBG_STANDBY               ((u32)0x00000004)        </span><span class="comment">/* Debug Standby mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07455"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a9034b6eb9d4dceadffc6a1d1959056c9"> 7455</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DBGMCU_CR_TRACE_IOEN                ((u32)0x00000020)        </span><span class="comment">/* Trace Pin Assignment Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07456"></a><span class="lineno"> 7456</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07457"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa1395189e10bdbc37bce9ea480e22d10"> 7457</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE                ((u32)0x000000C0)        </span><span class="comment">/* TRACE_MODE[1:0] bits (Trace Pin Assignment Control) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07458"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2d41a4027853783633d929a43f8d6d85"> 7458</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE_0              ((u32)0x00000040)        </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07459"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7ba3a830051b53d43d850768242c503e"> 7459</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE_1              ((u32)0x00000080)        </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07460"></a><span class="lineno"> 7460</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07461"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a06e02885e11d05135dd967b33fad68f1"> 7461</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_IWDG_STOP             ((u32)0x00000100)        </span><span class="comment">/* Debug Independent Watchdog stopped when Core is halted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07462"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a626bea771c7fdb87e515685104d3a562"> 7462</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DBGMCU_CR_DBG_WWDG_STOP             ((u32)0x00000200)        </span><span class="comment">/* Debug Window Watchdog stopped when Core is halted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07463"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5a786a8fa8a1c85e30265e76cdea814d"> 7463</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DBGMCU_CR_DBG_TIM1_STOP             ((u32)0x00000400)        </span><span class="comment">/* TIM1 counter stopped when core is halted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07464"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aaa1ee73c14e640c4e97041a9ce3e221a"> 7464</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DBGMCU_CR_DBG_TIM2_STOP             ((u32)0x00000800)        </span><span class="comment">/* TIM2 counter stopped when core is halted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07465"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac6801756368b597301f4098b69bce4e7"> 7465</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DBGMCU_CR_DBG_TIM3_STOP             ((u32)0x00001000)        </span><span class="comment">/* TIM3 counter stopped when core is halted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07466"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a7d562f812de81b99c6701d74812818fa"> 7466</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DBGMCU_CR_DBG_TIM4_STOP             ((u32)0x00002000)        </span><span class="comment">/* TIM4 counter stopped when core is halted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07467"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3678cf1e0bda50470603e81e8b8722cb"> 7467</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DBGMCU_CR_DBG_CAN_STOP              ((u32)0x00004000)        </span><span class="comment">/* Debug CAN stopped when Core is halted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07468"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a74c71dedb4221750d7e3d8237c8b7846"> 7468</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT    ((u32)0x00008000)        </span><span class="comment">/* SMBUS timeout mode stopped when Core is halted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07469"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ac13c4459ef41174c5f40b7f3f96bc075"> 7469</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT    ((u32)0x00010000)        </span><span class="comment">/* SMBUS timeout mode stopped when Core is halted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07470"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a81d1915feb949e71f129ace7519abfee"> 7470</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DBGMCU_CR_DBG_TIM5_STOP             ((u32)0x00020000)        </span><span class="comment">/* TIM5 counter stopped when core is halted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07471"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a583b3b400b2ebf72da6cee21226d00e5"> 7471</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DBGMCU_CR_DBG_TIM6_STOP             ((u32)0x00040000)        </span><span class="comment">/* TIM6 counter stopped when core is halted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07472"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a26379796d6900f536c1860e252d195f5"> 7472</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DBGMCU_CR_DBG_TIM7_STOP             ((u32)0x00080000)        </span><span class="comment">/* TIM7 counter stopped when core is halted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07473"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ade7b4ae5a5e402aa66af991fb174b83a"> 7473</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  DBGMCU_CR_DBG_TIM8_STOP             ((u32)0x00100000)        </span><span class="comment">/* TIM8 counter stopped when core is halted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07474"></a><span class="lineno"> 7474</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07475"></a><span class="lineno"> 7475</span>&#160;</div>
<div class="line"><a name="l07476"></a><span class="lineno"> 7476</span>&#160;</div>
<div class="line"><a name="l07477"></a><span class="lineno"> 7477</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l07478"></a><span class="lineno"> 7478</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l07479"></a><span class="lineno"> 7479</span>&#160;<span class="comment">/*                      FLASH and Option Bytes Registers                      */</span></div>
<div class="line"><a name="l07480"></a><span class="lineno"> 7480</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l07481"></a><span class="lineno"> 7481</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l07482"></a><span class="lineno"> 7482</span>&#160;</div>
<div class="line"><a name="l07483"></a><span class="lineno"> 7483</span>&#160;<span class="comment">/*******************  Bit definition for FLASH_ACR register  ******************/</span></div>
<div class="line"><a name="l07484"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aef5e44cbb084160a6004ca9951ec7318"> 7484</a></span>&#160;<span class="preprocessor">#define  FLASH_ACR_LATENCY                   ((u8)0x07)               </span><span class="comment">/* LATENCY[2:0] bits (Latency) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07485"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6560c1d58df18c8740d70591bf7bc1ad"> 7485</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FLASH_ACR_LATENCY_0                 ((u8)0x01)               </span><span class="comment">/* Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07486"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a85155f5d3f34ebe83989513793498c72"> 7486</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FLASH_ACR_LATENCY_1                 ((u8)0x02)               </span><span class="comment">/* Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07487"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a61b5089d0c86db787ebef496c9057918"> 7487</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FLASH_ACR_LATENCY_2                 ((u8)0x04)               </span><span class="comment">/* Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07488"></a><span class="lineno"> 7488</span>&#160;<span class="preprocessor"></span>  </div>
<div class="line"><a name="l07489"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6e66d0fa94c019e9c27a3d79e8228cd9"> 7489</a></span>&#160;<span class="preprocessor">#define  FLASH_ACR_HLFCYA                    ((u8)0x08)               </span><span class="comment">/* Flash Half Cycle Access Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07490"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5285ab198307213dce0629f9b7c6fc86"> 7490</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FLASH_ACR_PRFTBE                    ((u8)0x10)               </span><span class="comment">/* Prefetch Buffer Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07491"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1e73d25ffe7e7a258a873e1fbef17445"> 7491</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FLASH_ACR_PRFTBS                    ((u8)0x20)               </span><span class="comment">/* Prefetch Buffer Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07492"></a><span class="lineno"> 7492</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07493"></a><span class="lineno"> 7493</span>&#160;</div>
<div class="line"><a name="l07494"></a><span class="lineno"> 7494</span>&#160;<span class="comment">/******************  Bit definition for FLASH_KEYR register  ******************/</span></div>
<div class="line"><a name="l07495"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8a55ea632082aac5b60c62cc0eb0d556"> 7495</a></span>&#160;<span class="preprocessor">#define  FLASH_KEYR_FKEYR                    ((u32)0xFFFFFFFF)        </span><span class="comment">/* FPEC Key */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07496"></a><span class="lineno"> 7496</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07497"></a><span class="lineno"> 7497</span>&#160;</div>
<div class="line"><a name="l07498"></a><span class="lineno"> 7498</span>&#160;<span class="comment">/*****************  Bit definition for FLASH_OPTKEYR register  ****************/</span></div>
<div class="line"><a name="l07499"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8b8c555ae65817c33733f3bbbacf111d"> 7499</a></span>&#160;<span class="preprocessor">#define  FLASH_OPTKEYR_OPTKEYR               ((u32)0xFFFFFFFF)        </span><span class="comment">/* Option Byte Key */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07500"></a><span class="lineno"> 7500</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07501"></a><span class="lineno"> 7501</span>&#160;</div>
<div class="line"><a name="l07502"></a><span class="lineno"> 7502</span>&#160;<span class="comment">/******************  Bit definition for FLASH_SR register  *******************/</span></div>
<div class="line"><a name="l07503"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4b86181a96fd2f1cc3828e9d8d83d368"> 7503</a></span>&#160;<span class="preprocessor">#define  FLASH_SR_BSY                        ((u8)0x01)               </span><span class="comment">/* Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07504"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a60f40ca765714598a62aa216a5ccd8e4"> 7504</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FLASH_SR_PGERR                      ((u8)0x04)               </span><span class="comment">/* Programming Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07505"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a2e403606e5ac23cb07701aeebc1f73e5"> 7505</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FLASH_SR_WRPRTERR                   ((u8)0x10)               </span><span class="comment">/* Write Protection Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07506"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae1301c6b487cfefa247c54a576a0c12b"> 7506</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FLASH_SR_EOP                        ((u8)0x20)               </span><span class="comment">/* End of operation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07507"></a><span class="lineno"> 7507</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07508"></a><span class="lineno"> 7508</span>&#160;</div>
<div class="line"><a name="l07509"></a><span class="lineno"> 7509</span>&#160;<span class="comment">/*******************  Bit definition for FLASH_CR register  *******************/</span></div>
<div class="line"><a name="l07510"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a47754b39bd7a7c79c251d6376f97f661"> 7510</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_PG                         ((u16)0x0001)            </span><span class="comment">/* Programming */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07511"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ad845355ade49d56cf70ad0ff09595a23"> 7511</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FLASH_CR_PER                        ((u16)0x0002)            </span><span class="comment">/* Page Erase */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07512"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4a287aa5a625125301306a02fb69c53a"> 7512</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FLASH_CR_MER                        ((u16)0x0004)            </span><span class="comment">/* Mass Erase */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07513"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6736a5478a87f35a6a0cb66d8784a5ab"> 7513</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FLASH_CR_OPTPG                      ((u16)0x0010)            </span><span class="comment">/* Option Byte Programming */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07514"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a19fbf5dc4339b1ec8630675f03ad6fe0"> 7514</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FLASH_CR_OPTER                      ((u16)0x0020)            </span><span class="comment">/* Option Byte Erase */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07515"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#afe4dd28134f93f52b1d4ec5b36a99864"> 7515</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FLASH_CR_STRT                       ((u16)0x0040)            </span><span class="comment">/* Start */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07516"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab25f1fa4127fa015361b61a6f3180784"> 7516</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FLASH_CR_LOCK                       ((u16)0x0080)            </span><span class="comment">/* Lock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07517"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a27d44bc9617cc430de9413b385dfe0c3"> 7517</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FLASH_CR_OPTWRE                     ((u16)0x0200)            </span><span class="comment">/* Option Bytes Write Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07518"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a930897cecdaa9dbef8c640b84acbd8c2"> 7518</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FLASH_CR_ERRIE                      ((u16)0x0400)            </span><span class="comment">/* Error Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07519"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab9e69856f654ec430a42791a34799db0"> 7519</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FLASH_CR_EOPIE                      ((u16)0x1000)            </span><span class="comment">/* End of operation interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07520"></a><span class="lineno"> 7520</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07521"></a><span class="lineno"> 7521</span>&#160;</div>
<div class="line"><a name="l07522"></a><span class="lineno"> 7522</span>&#160;<span class="comment">/*******************  Bit definition for FLASH_AR register  *******************/</span></div>
<div class="line"><a name="l07523"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aafc00fde8118ce03602d00d34a80fec4"> 7523</a></span>&#160;<span class="preprocessor">#define  FLASH_AR_FAR                        ((u32)0xFFFFFFFF)        </span><span class="comment">/* Flash Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07524"></a><span class="lineno"> 7524</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07525"></a><span class="lineno"> 7525</span>&#160;</div>
<div class="line"><a name="l07526"></a><span class="lineno"> 7526</span>&#160;<span class="comment">/******************  Bit definition for FLASH_OBR register  *******************/</span></div>
<div class="line"><a name="l07527"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab52c27d6657bd72f1860fa25a1faf8e3"> 7527</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_OPTERR                    ((u16)0x0001)            </span><span class="comment">/* Option Byte Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07528"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a052763d6c2daf0a422577a6c8a0be977"> 7528</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FLASH_OBR_RDPRT                     ((u16)0x0002)            </span><span class="comment">/* Read protection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07529"></a><span class="lineno"> 7529</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07530"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1585552c59923cb1e1979cdfdc77b991"> 7530</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_USER                      ((u16)0x03FC)            </span><span class="comment">/* User Option Bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07531"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5a18df54a9254985b1ee69c5666e68b6"> 7531</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FLASH_OBR_WDG_SW                    ((u16)0x0004)            </span><span class="comment">/* WDG_SW */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07532"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a8e84d6c706420de2335619043a06760d"> 7532</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FLASH_OBR_nRST_STOP                 ((u16)0x0008)            </span><span class="comment">/* nRST_STOP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07533"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a3d863a776a1d5a136e267bac209f6a85"> 7533</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FLASH_OBR_nRST_STDBY                ((u16)0x0010)            </span><span class="comment">/* nRST_STDBY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07534"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4814c4d90979378464ce0ccc9cd92be7"> 7534</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FLASH_OBR_Notused                   ((u16)0x03E0)            </span><span class="comment">/* Not used */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07535"></a><span class="lineno"> 7535</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07536"></a><span class="lineno"> 7536</span>&#160;</div>
<div class="line"><a name="l07537"></a><span class="lineno"> 7537</span>&#160;<span class="comment">/******************  Bit definition for FLASH_WRPR register  ******************/</span></div>
<div class="line"><a name="l07538"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1d3842e780ec47c1127de0ed4a93821d"> 7538</a></span>&#160;<span class="preprocessor">#define  FLASH_WRPR_WRP                        ((u32)0xFFFFFFFF)        </span><span class="comment">/* Write Protect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07539"></a><span class="lineno"> 7539</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07540"></a><span class="lineno"> 7540</span>&#160;</div>
<div class="line"><a name="l07541"></a><span class="lineno"> 7541</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l07542"></a><span class="lineno"> 7542</span>&#160;</div>
<div class="line"><a name="l07543"></a><span class="lineno"> 7543</span>&#160;</div>
<div class="line"><a name="l07544"></a><span class="lineno"> 7544</span>&#160;<span class="comment">/******************  Bit definition for FLASH_RDP register  *******************/</span></div>
<div class="line"><a name="l07545"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aebd716ae96657c56919fe5047cc0d65d"> 7545</a></span>&#160;<span class="preprocessor">#define  FLASH_RDP_RDP                       ((u32)0x000000FF)        </span><span class="comment">/* Read protection option byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07546"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1145e521145389b9072e85252e54ca3d"> 7546</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FLASH_RDP_nRDP                      ((u32)0x0000FF00)        </span><span class="comment">/* Read protection complemented option byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07547"></a><span class="lineno"> 7547</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07548"></a><span class="lineno"> 7548</span>&#160;</div>
<div class="line"><a name="l07549"></a><span class="lineno"> 7549</span>&#160;<span class="comment">/******************  Bit definition for FLASH_USER register  ******************/</span></div>
<div class="line"><a name="l07550"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aab0317a3e9f0e692213011164fb0d2de"> 7550</a></span>&#160;<span class="preprocessor">#define  FLASH_USER_USER                     ((u32)0x00FF0000)        </span><span class="comment">/* User option byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07551"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6f0334d45dfeb5ab7fd84311ddd0379e"> 7551</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FLASH_USER_nUSER                    ((u32)0xFF000000)        </span><span class="comment">/* User complemented option byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07552"></a><span class="lineno"> 7552</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07553"></a><span class="lineno"> 7553</span>&#160;</div>
<div class="line"><a name="l07554"></a><span class="lineno"> 7554</span>&#160;<span class="comment">/******************  Bit definition for FLASH_Data0 register  *****************/</span></div>
<div class="line"><a name="l07555"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a09070b36e22fdb41e470c8a5a575f9a6"> 7555</a></span>&#160;<span class="preprocessor">#define  FLASH_Data0_Data0                   ((u32)0x000000FF)        </span><span class="comment">/* User data storage option byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07556"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae80c9345106d12db361ecd7a1b01900a"> 7556</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FLASH_Data0_nData0                  ((u32)0x0000FF00)        </span><span class="comment">/* User data storage complemented option byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07557"></a><span class="lineno"> 7557</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07558"></a><span class="lineno"> 7558</span>&#160;</div>
<div class="line"><a name="l07559"></a><span class="lineno"> 7559</span>&#160;<span class="comment">/******************  Bit definition for FLASH_Data1 register  *****************/</span></div>
<div class="line"><a name="l07560"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#abe3394f74718c6f4d811b1e3c43aca5a"> 7560</a></span>&#160;<span class="preprocessor">#define  FLASH_Data1_Data1                   ((u32)0x00FF0000)        </span><span class="comment">/* User data storage option byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07561"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a26ef6801f38525d6fdda034a130e5ee9"> 7561</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FLASH_Data1_nData1                  ((u32)0xFF000000)        </span><span class="comment">/* User data storage complemented option byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07562"></a><span class="lineno"> 7562</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07563"></a><span class="lineno"> 7563</span>&#160;</div>
<div class="line"><a name="l07564"></a><span class="lineno"> 7564</span>&#160;<span class="comment">/******************  Bit definition for FLASH_WRP0 register  ******************/</span></div>
<div class="line"><a name="l07565"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aa956fef145edf00d54046e44305a005a"> 7565</a></span>&#160;<span class="preprocessor">#define  FLASH_WRP0_WRP0                     ((u32)0x000000FF)        </span><span class="comment">/* Flash memory write protection option bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07566"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#aff06814ffdd40e0f41b8abfb58a94533"> 7566</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FLASH_WRP0_nWRP0                    ((u32)0x0000FF00)        </span><span class="comment">/* Flash memory write protection complemented option bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07567"></a><span class="lineno"> 7567</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07568"></a><span class="lineno"> 7568</span>&#160;</div>
<div class="line"><a name="l07569"></a><span class="lineno"> 7569</span>&#160;<span class="comment">/******************  Bit definition for FLASH_WRP1 register  ******************/</span></div>
<div class="line"><a name="l07570"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae6e79cb6593a9aac4cf4ac87903502bb"> 7570</a></span>&#160;<span class="preprocessor">#define  FLASH_WRP1_WRP1                     ((u32)0x00FF0000)        </span><span class="comment">/* Flash memory write protection option bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07571"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a4b856e9d7bb136f77c185cdf7a778810"> 7571</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FLASH_WRP1_nWRP1                    ((u32)0xFF000000)        </span><span class="comment">/* Flash memory write protection complemented option bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07572"></a><span class="lineno"> 7572</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07573"></a><span class="lineno"> 7573</span>&#160;</div>
<div class="line"><a name="l07574"></a><span class="lineno"> 7574</span>&#160;<span class="comment">/******************  Bit definition for FLASH_WRP2 register  ******************/</span></div>
<div class="line"><a name="l07575"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1e05a6cccc474ddd580c89ca35fab8f6"> 7575</a></span>&#160;<span class="preprocessor">#define  FLASH_WRP2_WRP2                     ((u32)0x000000FF)        </span><span class="comment">/* Flash memory write protection option bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07576"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ab31b050ba2b32d47ba500a9b2968790f"> 7576</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FLASH_WRP2_nWRP2                    ((u32)0x0000FF00)        </span><span class="comment">/* Flash memory write protection complemented option bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07577"></a><span class="lineno"> 7577</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07578"></a><span class="lineno"> 7578</span>&#160;</div>
<div class="line"><a name="l07579"></a><span class="lineno"> 7579</span>&#160;<span class="comment">/******************  Bit definition for FLASH_WRP3 register  ******************/</span></div>
<div class="line"><a name="l07580"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a5c60a5c1b02b5edb3e4ad04de3dea4c1"> 7580</a></span>&#160;<span class="preprocessor">#define  FLASH_WRP3_WRP3                     ((u32)0x00FF0000)        </span><span class="comment">/* Flash memory write protection option bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07581"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a73b1ae40a4a63c467a202d505afd0beb"> 7581</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define  FLASH_WRP3_nWRP3                    ((u32)0xFF000000)        </span><span class="comment">/* Flash memory write protection complemented option bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07582"></a><span class="lineno"> 7582</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07583"></a><span class="lineno"> 7583</span>&#160;</div>
<div class="line"><a name="l07584"></a><span class="lineno"> 7584</span>&#160;<span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l07585"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a26474f43799fbade9cf300e21dd3a91a"> 7585</a></span>&#160;<span class="preprocessor">#define SET_BIT(REG, BIT)     ((REG) |= (BIT))</span></div>
<div class="line"><a name="l07586"></a><span class="lineno"> 7586</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07587"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a133aae6fc0d41bffab39ab223a7001de"> 7587</a></span>&#160;<span class="preprocessor">#define CLEAR_BIT(REG, BIT)   ((REG) &amp;= ~(BIT))</span></div>
<div class="line"><a name="l07588"></a><span class="lineno"> 7588</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07589"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a822bb1bb9710d5f2fa6396b84e583c33"> 7589</a></span>&#160;<span class="preprocessor">#define READ_BIT(REG, BIT)    ((REG) &amp; (BIT))</span></div>
<div class="line"><a name="l07590"></a><span class="lineno"> 7590</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07591"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a1378fbdda39f40b85420df55f41460ef"> 7591</a></span>&#160;<span class="preprocessor">#define CLEAR_REG(REG)        ((REG) = 0x0)</span></div>
<div class="line"><a name="l07592"></a><span class="lineno"> 7592</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07593"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a32f78bffcaf6d13023dcd7f05e0c4d57"> 7593</a></span>&#160;<span class="preprocessor">#define WRITE_REG(REG, VAL)   ((REG) = VAL)</span></div>
<div class="line"><a name="l07594"></a><span class="lineno"> 7594</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07595"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#ae7f188a4d26c9e713a48414783421071"> 7595</a></span>&#160;<span class="preprocessor">#define READ_REG(REG)         ((REG))</span></div>
<div class="line"><a name="l07596"></a><span class="lineno"> 7596</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07597"></a><span class="lineno"><a class="code" href="stm32f10x__map_8h.html#a6553c99f510c3bab8cc0a91602053247"> 7597</a></span>&#160;<span class="preprocessor">#define MODIFY_REG(REG, CLEARMASK, SETMASK)  WRITE_REG((REG), (((READ_REG(REG)) &amp; (~CLEARMASK)) | (SETMASK)))</span></div>
<div class="line"><a name="l07598"></a><span class="lineno"> 7598</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07599"></a><span class="lineno"> 7599</span>&#160;<span class="comment">/* Exported functions ------------------------------------------------------- */</span></div>
<div class="line"><a name="l07600"></a><span class="lineno"> 7600</span>&#160;</div>
<div class="line"><a name="l07601"></a><span class="lineno"> 7601</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F10x_MAP_H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07602"></a><span class="lineno"> 7602</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l07603"></a><span class="lineno"> 7603</span>&#160;<span class="comment">/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/</span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4916502eeeee2174d69d9d347bc18007.html">firmware</a></li><li class="navelem"><a class="el" href="dir_f8f7d70f6415baf543d11d3df711609b.html">openos</a></li><li class="navelem"><a class="el" href="dir_fba537fa10109a2d53db2e436cca2a6d.html">bsp</a></li><li class="navelem"><a class="el" href="dir_864a9ed3651b201e1aa10451e7ef593c.html">boards</a></li><li class="navelem"><a class="el" href="dir_26c379eef07cced37e85382b8f5e0a2c.html">openmotestm</a></li><li class="navelem"><a class="el" href="dir_ca515ad0c3fbf0842cc805036fc1a29d.html">library</a></li><li class="navelem"><a class="el" href="dir_88d46cd99860ea7d673431982b8ca25c.html">inc</a></li><li class="navelem"><a class="el" href="stm32f10x__map_8h.html">stm32f10x_map.h</a></li>
    <li class="footer">Generated on Tue Sep 10 2013 04:38:50 for OpenWSN Firmware by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.4 </li>
  </ul>
</div>
</body>
</html>
