<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab0d38682975fe2c41d978d660ddf2c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab0d38682975fe2c41d978d660ddf2c97">Get</a> ()</td></tr>
<tr class="separator:ab0d38682975fe2c41d978d660ddf2c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a63f0ae3ade20200b4433e4fa2aba9b2c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af6a1609295499f4273180269f5d08c44"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac840ef77e5e404c864ce2f321f0d1aa3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 3</td></tr>
<tr class="separator:ac840ef77e5e404c864ce2f321f0d1aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3e089ee3170c0d6dcccf5d7075bb9ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RAO_INT</b>: 1</td></tr>
<tr class="memdesc:ac3e089ee3170c0d6dcccf5d7075bb9ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAO-INT.  <a href="../../db/d41/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d296_1_1_0d308.html#ac3e089ee3170c0d6dcccf5d7075bb9ae">More...</a><br /></td></tr>
<tr class="separator:ac3e089ee3170c0d6dcccf5d7075bb9ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4840496bfd9f3349016a3303b931cdd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI</b>: 1</td></tr>
<tr class="memdesc:ab4840496bfd9f3349016a3303b931cdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX Vector Neural Network Instructions (XNNI) (VEX encoded)  <a href="../../db/d41/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d296_1_1_0d308.html#ab4840496bfd9f3349016a3303b931cdd">More...</a><br /></td></tr>
<tr class="separator:ab4840496bfd9f3349016a3303b931cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a701c8f7845eacf7cbc5a3cbc415e3717"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_BF16</b>: 1</td></tr>
<tr class="memdesc:a701c8f7845eacf7cbc5a3cbc415e3717"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 instructions for bfloat16 numbers.  <a href="../../db/d41/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d296_1_1_0d308.html#a701c8f7845eacf7cbc5a3cbc415e3717">More...</a><br /></td></tr>
<tr class="separator:a701c8f7845eacf7cbc5a3cbc415e3717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07fc91ea505565cc3673394aa31ed2ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a07fc91ea505565cc3673394aa31ed2ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/d41/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d296_1_1_0d308.html#a07fc91ea505565cc3673394aa31ed2ec">More...</a><br /></td></tr>
<tr class="separator:a07fc91ea505565cc3673394aa31ed2ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71c8c87206efb07993b1431e59a994fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CMPCCXADD</b>: 1</td></tr>
<tr class="memdesc:a71c8c87206efb07993b1431e59a994fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMPccXADD.  <a href="../../db/d41/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d296_1_1_0d308.html#a71c8c87206efb07993b1431e59a994fc">More...</a><br /></td></tr>
<tr class="separator:a71c8c87206efb07993b1431e59a994fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe6831186ac606f6dd21ed228a309d2b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ARCHPERFMONEXT</b>: 1</td></tr>
<tr class="memdesc:abe6831186ac606f6dd21ed228a309d2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Performance Monitoring Extended Leaf (EAX=23h)  <a href="../../db/d41/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d296_1_1_0d308.html#abe6831186ac606f6dd21ed228a309d2b">More...</a><br /></td></tr>
<tr class="separator:abe6831186ac606f6dd21ed228a309d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a433c7dd2dfcf39303731fbf862b6f3bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a433c7dd2dfcf39303731fbf862b6f3bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/d41/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d296_1_1_0d308.html#a433c7dd2dfcf39303731fbf862b6f3bb">More...</a><br /></td></tr>
<tr class="separator:a433c7dd2dfcf39303731fbf862b6f3bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fa0f5038e7fe0deee29b72baaaa697b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ZERO_REP_MOVSB</b>: 1</td></tr>
<tr class="memdesc:a3fa0f5038e7fe0deee29b72baaaa697b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length MOVSB.  <a href="../../db/d41/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d296_1_1_0d308.html#a3fa0f5038e7fe0deee29b72baaaa697b">More...</a><br /></td></tr>
<tr class="separator:a3fa0f5038e7fe0deee29b72baaaa697b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafedcdf00f686d22f0fec4a15753e82b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_STOSB</b>: 1</td></tr>
<tr class="memdesc:aafedcdf00f686d22f0fec4a15753e82b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length STOSB.  <a href="../../db/d41/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d296_1_1_0d308.html#aafedcdf00f686d22f0fec4a15753e82b">More...</a><br /></td></tr>
<tr class="separator:aafedcdf00f686d22f0fec4a15753e82b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac58a40cde73affee2432d9d3ab239a1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_CMPSB_SCASB</b>: 1</td></tr>
<tr class="memdesc:ac58a40cde73affee2432d9d3ab239a1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length CMPSB and SCASB.  <a href="../../db/d41/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d296_1_1_0d308.html#ac58a40cde73affee2432d9d3ab239a1f">More...</a><br /></td></tr>
<tr class="separator:ac58a40cde73affee2432d9d3ab239a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46e2e2d9ccfcd4e87447dd67f38d8509"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 4</td></tr>
<tr class="memdesc:a46e2e2d9ccfcd4e87447dd67f38d8509"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/d41/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d296_1_1_0d308.html#a46e2e2d9ccfcd4e87447dd67f38d8509">More...</a><br /></td></tr>
<tr class="separator:a46e2e2d9ccfcd4e87447dd67f38d8509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedef341b1fededdd398b9f79e920f3ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FRED</b>: 1</td></tr>
<tr class="memdesc:aedef341b1fededdd398b9f79e920f3ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Return and Event Delivery.  <a href="../../db/d41/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d296_1_1_0d308.html#aedef341b1fededdd398b9f79e920f3ad">More...</a><br /></td></tr>
<tr class="separator:aedef341b1fededdd398b9f79e920f3ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56180debd3f5cb2ec4f22f4b7ee4c653"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LKGS</b>: 1</td></tr>
<tr class="memdesc:a56180debd3f5cb2ec4f22f4b7ee4c653"><td class="mdescLeft">&#160;</td><td class="mdescRight">LKGS Instruction.  <a href="../../db/d41/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d296_1_1_0d308.html#a56180debd3f5cb2ec4f22f4b7ee4c653">More...</a><br /></td></tr>
<tr class="separator:a56180debd3f5cb2ec4f22f4b7ee4c653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0c35bac4166a12468fe866cfb58e1a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WRMSRNS</b>: 1</td></tr>
<tr class="memdesc:ac0c35bac4166a12468fe866cfb58e1a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">WRMSRNS instruction.  <a href="../../db/d41/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d296_1_1_0d308.html#ac0c35bac4166a12468fe866cfb58e1a3">More...</a><br /></td></tr>
<tr class="separator:ac0c35bac4166a12468fe866cfb58e1a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee96782d4a8c5e13bdc3ee4b981f66c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:aee96782d4a8c5e13bdc3ee4b981f66c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/d41/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d296_1_1_0d308.html#aee96782d4a8c5e13bdc3ee4b981f66c9">More...</a><br /></td></tr>
<tr class="separator:aee96782d4a8c5e13bdc3ee4b981f66c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7a7174aecdc89967ade1c54f24483e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_FP16</b>: 1</td></tr>
<tr class="memdesc:aa7a7174aecdc89967ade1c54f24483e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMX instructions for FP16 numbers.  <a href="../../db/d41/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d296_1_1_0d308.html#aa7a7174aecdc89967ade1c54f24483e3">More...</a><br /></td></tr>
<tr class="separator:aa7a7174aecdc89967ade1c54f24483e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe7cd297cbdc8f4023d94c1a1318cd7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HRESET</b>: 1</td></tr>
<tr class="memdesc:abe7cd297cbdc8f4023d94c1a1318cd7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">HRESET instruction, IA32_HRESET_ENABLE MSR, and Processor History Reset Leaf (EAX=20h)  <a href="../../db/d41/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d296_1_1_0d308.html#abe7cd297cbdc8f4023d94c1a1318cd7e">More...</a><br /></td></tr>
<tr class="separator:abe7cd297cbdc8f4023d94c1a1318cd7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7a733d6909e37d1194833bc6b786278"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_IFMA</b>: 1</td></tr>
<tr class="memdesc:ac7a733d6909e37d1194833bc6b786278"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX IFMA instructions.  <a href="../../db/d41/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d296_1_1_0d308.html#ac7a733d6909e37d1194833bc6b786278">More...</a><br /></td></tr>
<tr class="separator:ac7a733d6909e37d1194833bc6b786278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af32f4c58713e1260bec80bf3a05a0852"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b>: 2</td></tr>
<tr class="memdesc:af32f4c58713e1260bec80bf3a05a0852"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/d41/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d296_1_1_0d308.html#af32f4c58713e1260bec80bf3a05a0852">More...</a><br /></td></tr>
<tr class="separator:af32f4c58713e1260bec80bf3a05a0852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96b15998f52145187b16bccf32409264"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LAM</b>: 1</td></tr>
<tr class="memdesc:a96b15998f52145187b16bccf32409264"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear Address Masking.  <a href="../../db/d41/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d296_1_1_0d308.html#a96b15998f52145187b16bccf32409264">More...</a><br /></td></tr>
<tr class="separator:a96b15998f52145187b16bccf32409264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a4bfad540408f2e698069a25dbe9c54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MSRLIST</b>: 1</td></tr>
<tr class="memdesc:a0a4bfad540408f2e698069a25dbe9c54"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDMSRLIST and WRMSRLIST instructions, and the IA32_BARRIER MSR.  <a href="../../db/d41/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d296_1_1_0d308.html#a0a4bfad540408f2e698069a25dbe9c54">More...</a><br /></td></tr>
<tr class="separator:a0a4bfad540408f2e698069a25dbe9c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6a1609295499f4273180269f5d08c44"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af6a1609295499f4273180269f5d08c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76300a458cd87b46d53045918514c52f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a76300a458cd87b46d53045918514c52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63f0ae3ade20200b4433e4fa2aba9b2c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a63f0ae3ade20200b4433e4fa2aba9b2c">EAX</a></td></tr>
<tr class="separator:a63f0ae3ade20200b4433e4fa2aba9b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a091d69c03cc10602000eea18579ffbf9"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7b1daa00eb44d603f945f6ce57dcc0b6"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:afdd416775f2e6d9c727ad6d105c60fdf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PPIN</b>: 1</td></tr>
<tr class="memdesc:afdd416775f2e6d9c727ad6d105c60fdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_PPIN and IA32_PPIN_CTL MSRs.  <a href="../../db/dac/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d300_1_1_0d326.html#afdd416775f2e6d9c727ad6d105c60fdf">More...</a><br /></td></tr>
<tr class="separator:afdd416775f2e6d9c727ad6d105c60fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a352a78b92e63f96217a6f29b40dcfffa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 31</td></tr>
<tr class="memdesc:a352a78b92e63f96217a6f29b40dcfffa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/dac/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d300_1_1_0d326.html#a352a78b92e63f96217a6f29b40dcfffa">More...</a><br /></td></tr>
<tr class="separator:a352a78b92e63f96217a6f29b40dcfffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b1daa00eb44d603f945f6ce57dcc0b6"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7b1daa00eb44d603f945f6ce57dcc0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a421db699c72f2c349a1025101b41012e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a421db699c72f2c349a1025101b41012e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a091d69c03cc10602000eea18579ffbf9"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a091d69c03cc10602000eea18579ffbf9">EBX</a></td></tr>
<tr class="separator:a091d69c03cc10602000eea18579ffbf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a715275d41add9aab04dfeaa20e1de562"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a555d3787843aaffab6c1000b3dc7fd85"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa92542d515f4d4773acd7ebf0bf3047e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="memdesc:aa92542d515f4d4773acd7ebf0bf3047e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/d98/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d302_1_1_0d330.html#aa92542d515f4d4773acd7ebf0bf3047e">More...</a><br /></td></tr>
<tr class="separator:aa92542d515f4d4773acd7ebf0bf3047e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a555d3787843aaffab6c1000b3dc7fd85"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a555d3787843aaffab6c1000b3dc7fd85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54a9d75f5b642ea3922cc50c5fdefb3f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a54a9d75f5b642ea3922cc50c5fdefb3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a715275d41add9aab04dfeaa20e1de562"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a715275d41add9aab04dfeaa20e1de562">ECX</a></td></tr>
<tr class="separator:a715275d41add9aab04dfeaa20e1de562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ad4cc1107e929e56d52e23b89e96d8"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac82e712a52be1b218a283a0e96767a11"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad09f95a98459e3b41f4999f99c97e7bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 4</td></tr>
<tr class="memdesc:ad09f95a98459e3b41f4999f99c97e7bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d303_1_1_0d333.html#ad09f95a98459e3b41f4999f99c97e7bb">More...</a><br /></td></tr>
<tr class="separator:ad09f95a98459e3b41f4999f99c97e7bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf7951284af4f9b8b69497c0ebd0e1aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI_INT8</b>: 1</td></tr>
<tr class="memdesc:adf7951284af4f9b8b69497c0ebd0e1aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX VNNI INT8 instructions.  <a href="../../d6/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d303_1_1_0d333.html#adf7951284af4f9b8b69497c0ebd0e1aa">More...</a><br /></td></tr>
<tr class="separator:adf7951284af4f9b8b69497c0ebd0e1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3343b5f7920feb5d7aee0895c2d2ca86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_NE_CONVERT</b>: 1</td></tr>
<tr class="memdesc:a3343b5f7920feb5d7aee0895c2d2ca86"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX NE CONVERT instructions.  <a href="../../d6/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d303_1_1_0d333.html#a3343b5f7920feb5d7aee0895c2d2ca86">More...</a><br /></td></tr>
<tr class="separator:a3343b5f7920feb5d7aee0895c2d2ca86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbfa7f5583e2c66c81931dcd02ba7d51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 8</td></tr>
<tr class="memdesc:acbfa7f5583e2c66c81931dcd02ba7d51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d303_1_1_0d333.html#acbfa7f5583e2c66c81931dcd02ba7d51">More...</a><br /></td></tr>
<tr class="separator:acbfa7f5583e2c66c81931dcd02ba7d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a470ffa3af2793f7f633e424653d3b105"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHIT</b>: 1</td></tr>
<tr class="memdesc:a470ffa3af2793f7f633e424653d3b105"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHIT0 and PREFETCHIT1 instructions.  <a href="../../d6/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d303_1_1_0d333.html#a470ffa3af2793f7f633e424653d3b105">More...</a><br /></td></tr>
<tr class="separator:a470ffa3af2793f7f633e424653d3b105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4f90656f8bad448ac1ebccf76046c63"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 17</td></tr>
<tr class="memdesc:af4f90656f8bad448ac1ebccf76046c63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/dec/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d303_1_1_0d333.html#af4f90656f8bad448ac1ebccf76046c63">More...</a><br /></td></tr>
<tr class="separator:af4f90656f8bad448ac1ebccf76046c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac82e712a52be1b218a283a0e96767a11"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac82e712a52be1b218a283a0e96767a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0de648d1ca322dc602bfed25e27a09a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ab0de648d1ca322dc602bfed25e27a09a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ad4cc1107e929e56d52e23b89e96d8"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a81ad4cc1107e929e56d52e23b89e96d8">EDX</a></td></tr>
<tr class="separator:a81ad4cc1107e929e56d52e23b89e96d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00721">721</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ab0d38682975fe2c41d978d660ddf2c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d38682975fe2c41d978d660ddf2c97">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_1::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">723</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;                {</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a63f0ae3ade20200b4433e4fa2aba9b2c">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a091d69c03cc10602000eea18579ffbf9">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a715275d41add9aab04dfeaa20e1de562">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a81ad4cc1107e929e56d52e23b89e96d8">EDX</a>.raw)</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x1)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a091d69c03cc10602000eea18579ffbf9"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a091d69c03cc10602000eea18579ffbf9">CPU::x86::Intel::CPUID0x00000007_1::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@300 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a63f0ae3ade20200b4433e4fa2aba9b2c"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a63f0ae3ade20200b4433e4fa2aba9b2c">CPU::x86::Intel::CPUID0x00000007_1::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@296 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a715275d41add9aab04dfeaa20e1de562"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a715275d41add9aab04dfeaa20e1de562">CPU::x86::Intel::CPUID0x00000007_1::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@302 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a81ad4cc1107e929e56d52e23b89e96d8"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a81ad4cc1107e929e56d52e23b89e96d8">CPU::x86::Intel::CPUID0x00000007_1::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@303 EDX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a63f0ae3ade20200b4433e4fa2aba9b2c">EAX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a091d69c03cc10602000eea18579ffbf9">EBX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a715275d41add9aab04dfeaa20e1de562">ECX</a>, and <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a81ad4cc1107e929e56d52e23b89e96d8">EDX</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a63f0ae3ade20200b4433e4fa2aba9b2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63f0ae3ade20200b4433e4fa2aba9b2c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a091d69c03cc10602000eea18579ffbf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a091d69c03cc10602000eea18579ffbf9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a715275d41add9aab04dfeaa20e1de562"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a715275d41add9aab04dfeaa20e1de562">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a81ad4cc1107e929e56d52e23b89e96d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81ad4cc1107e929e56d52e23b89e96d8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html">CPUID0x00000007_1</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
