#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Jun  4 19:16:54 2024
# Process ID: 123443
# Current directory: /home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.runs/design_1_UartSlave_0_0_synth_1
# Command line: vivado -log design_1_UartSlave_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_UartSlave_0_0.tcl
# Log file: /home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.runs/design_1_UartSlave_0_0_synth_1/design_1_UartSlave_0_0.vds
# Journal file: /home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.runs/design_1_UartSlave_0_0_synth_1/vivado.jou
# Running On: mariolima-CREF-XX, OS: Linux, CPU Frequency: 790.178 MHz, CPU Physical cores: 14, Host memory: 16471 MB
#-----------------------------------------------------------
source design_1_UartSlave_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mariolima/Desktop/vespa_git/VeSPA/VeSPA_Peripherals'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_UartSlave_0_0
Command: synth_design -top design_1_UartSlave_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 123532
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2029.906 ; gain = 376.801 ; free physical = 286 ; free virtual = 6382
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_UartSlave_0_0' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_UartSlave_0_0/synth/design_1_UartSlave_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Uart' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/8a87/src/Uart.v:17]
INFO: [Synth 8-6157] synthesizing module 'UartBaudRate' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/8a87/src/UartBaudRate.v:3]
INFO: [Synth 8-6155] done synthesizing module 'UartBaudRate' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/8a87/src/UartBaudRate.v:3]
INFO: [Synth 8-6157] synthesizing module 'UartTx' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/8a87/src/UartTx.v:4]
INFO: [Synth 8-226] default block is never used [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/8a87/src/UartTx.v:30]
INFO: [Synth 8-6155] done synthesizing module 'UartTx' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/8a87/src/UartTx.v:4]
INFO: [Synth 8-6157] synthesizing module 'UartRx' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/8a87/src/UartRx.v:3]
INFO: [Synth 8-6155] done synthesizing module 'UartRx' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/8a87/src/UartRx.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Uart' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/8a87/src/Uart.v:17]
INFO: [Synth 8-6155] done synthesizing module 'design_1_UartSlave_0_0' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_UartSlave_0_0/synth/design_1_UartSlave_0_0.v:53]
WARNING: [Synth 8-3301] Unused top level parameter/generic BUS_MSB
WARNING: [Synth 8-7137] Register buffer_reg in module UartTx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/8a87/src/UartTx.v:40]
WARNING: [Synth 8-7137] Register counter_reg in module UartTx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/8a87/src/UartTx.v:41]
WARNING: [Synth 8-7137] Register counter_reg in module UartRx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/8a87/src/UartRx.v:33]
WARNING: [Synth 8-7137] Register buffer_reg in module UartRx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/8a87/src/UartRx.v:34]
WARNING: [Synth 8-6014] Unused sequential element r_RAddr_reg was removed.  [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/8a87/src/Uart.v:151]
WARNING: [Synth 8-6014] Unused sequential element r_REnable_reg was removed.  [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/8a87/src/Uart.v:152]
WARNING: [Synth 8-7129] Port baudrate_counter[0] in module UartBaudRate is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2099.844 ; gain = 446.738 ; free physical = 247 ; free virtual = 6120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2111.719 ; gain = 458.613 ; free physical = 244 ; free virtual = 6117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2111.719 ; gain = 458.613 ; free physical = 244 ; free virtual = 6117
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2111.719 ; gain = 0.000 ; free physical = 244 ; free virtual = 6117
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2267.469 ; gain = 0.000 ; free physical = 322 ; free virtual = 6092
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2267.469 ; gain = 0.000 ; free physical = 324 ; free virtual = 6094
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2267.469 ; gain = 614.363 ; free physical = 443 ; free virtual = 6223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2267.469 ; gain = 614.363 ; free physical = 443 ; free virtual = 6223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2267.469 ; gain = 614.363 ; free physical = 443 ; free virtual = 6223
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UartTx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UartRx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 S_IDLE1 |                               00 |                               00
                S_START1 |                               01 |                               01
                 S_DATA1 |                               10 |                               10
                 S_STOP1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'UartTx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              001 |                               00
                  S_DATA |                              010 |                               01
                  S_STOP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'UartRx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2267.469 ; gain = 614.363 ; free physical = 440 ; free virtual = 6223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 6     
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 11    
	   3 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[6]_LDC) is unused and will be removed from module design_1_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[6]_C) is unused and will be removed from module design_1_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[5]_LDC) is unused and will be removed from module design_1_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[5]_C) is unused and will be removed from module design_1_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[4]_LDC) is unused and will be removed from module design_1_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[4]_C) is unused and will be removed from module design_1_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[3]_LDC) is unused and will be removed from module design_1_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[3]_C) is unused and will be removed from module design_1_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[2]_LDC) is unused and will be removed from module design_1_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[2]_C) is unused and will be removed from module design_1_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[1]_LDC) is unused and will be removed from module design_1_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[1]_C) is unused and will be removed from module design_1_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[0]_LDC) is unused and will be removed from module design_1_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[0]_C) is unused and will be removed from module design_1_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartRx/counter_reg[3]_LDC) is unused and will be removed from module design_1_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartRx/counter_reg[3]_C) is unused and will be removed from module design_1_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartRx/counter_reg[2]_LDC) is unused and will be removed from module design_1_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartRx/counter_reg[2]_C) is unused and will be removed from module design_1_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartRx/counter_reg[1]_LDC) is unused and will be removed from module design_1_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartRx/counter_reg[1]_C) is unused and will be removed from module design_1_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartRx/counter_reg[0]_LDC) is unused and will be removed from module design_1_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartRx/counter_reg[0]_C) is unused and will be removed from module design_1_UartSlave_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2267.469 ; gain = 614.363 ; free physical = 414 ; free virtual = 6212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2267.469 ; gain = 614.363 ; free physical = 345 ; free virtual = 6151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2267.469 ; gain = 614.363 ; free physical = 345 ; free virtual = 6151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2267.469 ; gain = 614.363 ; free physical = 338 ; free virtual = 6145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2267.469 ; gain = 614.363 ; free physical = 385 ; free virtual = 6181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2267.469 ; gain = 614.363 ; free physical = 385 ; free virtual = 6181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2267.469 ; gain = 614.363 ; free physical = 385 ; free virtual = 6181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2267.469 ; gain = 614.363 ; free physical = 385 ; free virtual = 6181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2267.469 ; gain = 614.363 ; free physical = 385 ; free virtual = 6181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2267.469 ; gain = 614.363 ; free physical = 385 ; free virtual = 6181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |    31|
|3     |LUT2   |    12|
|4     |LUT3   |    36|
|5     |LUT4   |    30|
|6     |LUT5   |    24|
|7     |LUT6   |    23|
|8     |FDCE   |    15|
|9     |FDPE   |     2|
|10    |FDRE   |   124|
|11    |FDSE   |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2267.469 ; gain = 614.363 ; free physical = 385 ; free virtual = 6181
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2267.469 ; gain = 458.613 ; free physical = 385 ; free virtual = 6181
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2267.469 ; gain = 614.363 ; free physical = 385 ; free virtual = 6181
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2267.469 ; gain = 0.000 ; free physical = 913 ; free virtual = 6709
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2267.469 ; gain = 0.000 ; free physical = 948 ; free virtual = 6744
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7c5b56f2
INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2267.469 ; gain = 925.730 ; free physical = 948 ; free virtual = 6744
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1682.252; main = 1383.754; forked = 337.129
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3213.566; main = 2267.473; forked = 978.109
INFO: [Common 17-1381] The checkpoint '/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.runs/design_1_UartSlave_0_0_synth_1/design_1_UartSlave_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_UartSlave_0_0, cache-ID = d9fbda5e4b294588
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.runs/design_1_UartSlave_0_0_synth_1/design_1_UartSlave_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_UartSlave_0_0_utilization_synth.rpt -pb design_1_UartSlave_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun  4 19:17:14 2024...
