stepsize 10.0
h VDD
l GND
clock clk 0 1
ana D Q clk clk_b
l D
c
h D
c
l D
c
h D
c
l D
c
h D
c
l D
c
h D
c
l D
c
