TimeQuest Timing Analyzer report for Delay_audio
Thu Jun 16 19:39:05 2016
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'PLL1_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'PLL1_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Recovery: 'PLL1_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 18. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 19. Slow 1200mV 85C Model Removal: 'PLL1_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL1_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Slow 1200mV 85C Model Metastability Report
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'PLL1_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 35. Slow 1200mV 0C Model Hold: 'PLL1_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 37. Slow 1200mV 0C Model Recovery: 'PLL1_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 39. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 40. Slow 1200mV 0C Model Removal: 'PLL1_inst|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 42. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL1_inst|altpll_component|auto_generated|pll1|clk[0]'
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Slow 1200mV 0C Model Metastability Report
 48. Fast 1200mV 0C Model Setup Summary
 49. Fast 1200mV 0C Model Hold Summary
 50. Fast 1200mV 0C Model Recovery Summary
 51. Fast 1200mV 0C Model Removal Summary
 52. Fast 1200mV 0C Model Minimum Pulse Width Summary
 53. Fast 1200mV 0C Model Setup: 'PLL1_inst|altpll_component|auto_generated|pll1|clk[0]'
 54. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 55. Fast 1200mV 0C Model Hold: 'PLL1_inst|altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 57. Fast 1200mV 0C Model Recovery: 'PLL1_inst|altpll_component|auto_generated|pll1|clk[0]'
 58. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 59. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 60. Fast 1200mV 0C Model Removal: 'PLL1_inst|altpll_component|auto_generated|pll1|clk[0]'
 61. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 62. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL1_inst|altpll_component|auto_generated|pll1|clk[0]'
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Fast 1200mV 0C Model Metastability Report
 68. Multicorner Timing Analysis Summary
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Board Trace Model Assignments
 74. Input Transition Times
 75. Signal Integrity Metrics (Slow 1200mv 0c Model)
 76. Signal Integrity Metrics (Slow 1200mv 85c Model)
 77. Signal Integrity Metrics (Fast 1200mv 0c Model)
 78. Setup Transfers
 79. Hold Transfers
 80. Recovery Transfers
 81. Removal Transfers
 82. Report TCCS
 83. Report RSKM
 84. Unconstrained Paths
 85. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; Delay_audio                                        ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                  ; Targets                                                   ;
+-------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------+-----------------------------------------------------------+
; CLOCK_50                                              ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                         ; { CLOCK_50 }                                              ;
; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 83.333 ; 12.0 MHz  ; 0.000 ; 41.666 ; 50.00      ; 25        ; 6           ;       ;        ;           ;            ; false    ; CLOCK_50 ; PLL1_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL1_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 64.0 MHz   ; 64.0 MHz        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 210.17 MHz ; 210.17 MHz      ; CLOCK_50                                              ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.187 ; -1018.720     ;
; CLOCK_50                                              ; 0.547  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; CLOCK_50                                              ; 0.294 ; 0.000         ;
; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.324 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                         ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.624 ; -244.962      ;
; CLOCK_50                                              ; 16.297 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                         ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; CLOCK_50                                              ; 1.513 ; 0.000         ;
; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.277 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CLOCK_50                                              ; 9.680  ; 0.000         ;
; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.366 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                         ;
+--------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -3.187 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a70~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.919     ; 3.589      ;
; -3.165 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a356~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.928     ; 3.558      ;
; -3.149 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a407~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.920     ; 3.550      ;
; -3.145 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a225~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.915     ; 3.551      ;
; -3.127 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a410~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.940     ; 3.508      ;
; -3.117 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a147~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.910     ; 3.528      ;
; -3.110 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a381~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.902     ; 3.529      ;
; -3.107 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a75~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.915     ; 3.513      ;
; -3.105 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a251~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.907     ; 3.519      ;
; -3.079 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a20~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.953     ; 3.447      ;
; -3.077 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a17~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.954     ; 3.444      ;
; -3.075 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a408~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.935     ; 3.461      ;
; -3.046 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a330~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.953     ; 3.414      ;
; -3.036 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a384~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.935     ; 3.422      ;
; -3.029 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a252~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.946     ; 3.404      ;
; -3.001 ; dacRIN_SIG[4]  ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[13]                                                                                                                                         ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -3.261     ; 3.021      ;
; -2.999 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a98~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.922     ; 3.398      ;
; -2.982 ; dacRIN_SIG[4]  ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[14]                                                                                                                                         ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -3.261     ; 3.002      ;
; -2.941 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a254~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.934     ; 3.328      ;
; -2.937 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a306~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.924     ; 3.334      ;
; -2.925 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a303~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.912     ; 3.334      ;
; -2.919 ; dacRIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a215~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.947     ; 3.293      ;
; -2.910 ; dacLIN_SIG[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a120~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.937     ; 3.294      ;
; -2.906 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a173~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.926     ; 3.301      ;
; -2.902 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a18~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.939     ; 3.284      ;
; -2.895 ; dacLIN_SIG[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a198~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.916     ; 3.300      ;
; -2.891 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a96~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.923     ; 3.289      ;
; -2.891 ; dacLIN_SIG[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a68~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.912     ; 3.300      ;
; -2.883 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a95~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.935     ; 3.269      ;
; -2.869 ; dacRIN_SIG[4]  ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[11]                                                                                                                                         ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -3.261     ; 2.889      ;
; -2.864 ; dacRIN_SIG[2]  ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[13]                                                                                                                                         ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -3.261     ; 2.884      ;
; -2.858 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a23~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.923     ; 3.256      ;
; -2.856 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a153~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.908     ; 3.269      ;
; -2.855 ; dacRIN_SIG[2]  ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[14]                                                                                                                                         ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -3.261     ; 2.875      ;
; -2.854 ; dacLIN_SIG[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a250~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.925     ; 3.250      ;
; -2.854 ; dacRIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a80~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.942     ; 3.233      ;
; -2.850 ; dacRIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a210~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.949     ; 3.222      ;
; -2.850 ; dacRIN_SIG[4]  ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[12]                                                                                                                                         ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -3.261     ; 2.870      ;
; -2.844 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a46~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.944     ; 3.221      ;
; -2.843 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a332~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.960     ; 3.204      ;
; -2.843 ; dacLIN_SIG[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a406~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.931     ; 3.233      ;
; -2.840 ; dacLIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a223~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.920     ; 3.241      ;
; -2.821 ; dacRIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a2~porta_datain_reg0   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.956     ; 3.186      ;
; -2.817 ; dacLIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a41~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.934     ; 3.204      ;
; -2.816 ; dacRIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a33~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.954     ; 3.183      ;
; -2.807 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a176~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.926     ; 3.202      ;
; -2.807 ; dacRIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a392~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.917     ; 3.211      ;
; -2.799 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a150~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.930     ; 3.190      ;
; -2.793 ; dacLIN_SIG[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a326~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.917     ; 3.197      ;
; -2.791 ; dacRIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a106~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.920     ; 3.192      ;
; -2.784 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a72~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.930     ; 3.175      ;
; -2.784 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a228~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.928     ; 3.177      ;
; -2.777 ; dacLIN_SIG[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a224~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.944     ; 3.154      ;
; -2.757 ; dacRIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a343~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.936     ; 3.142      ;
; -2.752 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a335~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.940     ; 3.133      ;
; -2.751 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a202~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.969     ; 3.103      ;
; -2.737 ; dacRIN_SIG[4]  ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[9]                                                                                                                                          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -3.261     ; 2.757      ;
; -2.732 ; dacRIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a369~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.908     ; 3.145      ;
; -2.732 ; dacRIN_SIG[2]  ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[11]                                                                                                                                         ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -3.261     ; 2.752      ;
; -2.723 ; dacRIN_SIG[2]  ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[12]                                                                                                                                         ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -3.261     ; 2.743      ;
; -2.721 ; dacLIN_SIG[15] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a77~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.927     ; 3.115      ;
; -2.721 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a382~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.946     ; 3.096      ;
; -2.719 ; dacLIN_SIG[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a378~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.899     ; 3.141      ;
; -2.718 ; dacLIN_SIG[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a328~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.903     ; 3.136      ;
; -2.718 ; dacRIN_SIG[4]  ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[10]                                                                                                                                         ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -3.261     ; 2.738      ;
; -2.698 ; dacRIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a267~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.955     ; 3.064      ;
; -2.695 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a358~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.955     ; 3.061      ;
; -2.688 ; dacLIN_SIG[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a300~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.897     ; 3.112      ;
; -2.687 ; dacLIN_SIG[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a204~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.951     ; 3.057      ;
; -2.680 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a121~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.941     ; 3.060      ;
; -2.679 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a226~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.910     ; 3.090      ;
; -2.676 ; dacRIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a187~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.971     ; 3.026      ;
; -2.673 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a122~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.937     ; 3.057      ;
; -2.671 ; dacRIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a83~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.925     ; 3.067      ;
; -2.670 ; dacLIN_SIG[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a248~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.914     ; 3.077      ;
; -2.670 ; dacLIN_SIG[2]  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[13]                                                                                                                                        ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.844     ; 3.107      ;
; -2.668 ; dacRIN_SIG[7]  ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[14]                                                                                                                                         ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -3.261     ; 2.688      ;
; -2.667 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a44~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.961     ; 3.027      ;
; -2.665 ; dacRIN_SIG[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a295~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.940     ; 3.046      ;
; -2.664 ; dacLIN_SIG[3]  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[14]                                                                                                                                        ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.844     ; 3.101      ;
; -2.663 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a200~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.969     ; 3.015      ;
; -2.663 ; dacLIN_SIG[3]  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[15]                                                                                                                                        ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.844     ; 3.100      ;
; -2.661 ; dacRIN_SIG[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a217~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.936     ; 3.046      ;
; -2.660 ; dacLIN_SIG[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a126~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.959     ; 3.022      ;
; -2.654 ; dacLIN_SIG[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a40~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.969     ; 3.006      ;
; -2.651 ; dacRIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a189~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.961     ; 3.011      ;
; -2.649 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a69~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.922     ; 3.048      ;
; -2.647 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a101~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.932     ; 3.036      ;
; -2.647 ; dacLIN_SIG[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a352~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.905     ; 3.063      ;
; -2.643 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a199~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.910     ; 3.054      ;
; -2.640 ; dacLIN_SIG[3]  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[13]                                                                                                                                        ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.844     ; 3.077      ;
; -2.639 ; dacRIN_SIG[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a243~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.951     ; 3.009      ;
; -2.638 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a127~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.923     ; 3.036      ;
; -2.637 ; dacLIN_SIG[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a310~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.907     ; 3.051      ;
; -2.637 ; dacRIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a395~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.957     ; 3.001      ;
; -2.637 ; dacLIN_SIG[2]  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[11]                                                                                                                                        ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.844     ; 3.074      ;
; -2.634 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a304~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.907     ; 3.048      ;
; -2.622 ; dacLIN_SIG[15] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a155~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.914     ; 3.029      ;
; -2.618 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a329~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.896     ; 3.043      ;
; -2.611 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a49~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.950     ; 2.982      ;
+--------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.547  ; audio_codec_controller:AUDIO_CODEC_INST|dacData                                                               ; AUD_DACDAT~reg0                                                                                               ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 3.335        ; 2.671      ; 5.377      ;
; 1.567  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[10]                                                           ; dacLIN_SIG[10]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.685      ; 2.705      ;
; 1.639  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[14]                                                           ; dacLIN_SIG[14]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.685      ; 2.633      ;
; 1.688  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[8]                                                            ; dacLIN_SIG[8]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.685      ; 2.584      ;
; 1.703  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[6]                                                            ; dacLIN_SIG[6]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.680      ; 2.564      ;
; 1.723  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[15]                                                           ; dacLIN_SIG[15]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.685      ; 2.549      ;
; 1.744  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[12]                                                           ; dacLIN_SIG[12]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.685      ; 2.528      ;
; 1.746  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[15]                                                           ; dacRIN_SIG[15]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.695      ; 2.536      ;
; 1.750  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[14]                                                           ; dacRIN_SIG[14]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.695      ; 2.532      ;
; 1.759  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[13]                                                           ; dacRIN_SIG[13]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.695      ; 2.523      ;
; 1.763  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[10]                                                           ; dacRIN_SIG[10]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.695      ; 2.519      ;
; 1.783  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[3]                                                            ; dacRIN_SIG[3]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.689      ; 2.493      ;
; 1.801  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[13]                                                           ; dacLIN_SIG[13]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.685      ; 2.471      ;
; 1.823  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[4]                                                            ; dacRIN_SIG[4]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.690      ; 2.454      ;
; 1.824  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[9]                                                            ; dacRIN_SIG[9]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.695      ; 2.458      ;
; 1.834  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[12]                                                           ; dacRIN_SIG[12]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.695      ; 2.448      ;
; 1.842  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[7]                                                            ; dacRIN_SIG[7]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.690      ; 2.435      ;
; 1.851  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[11]                                                           ; dacLIN_SIG[11]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.685      ; 2.421      ;
; 1.855  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[11]                                                           ; dacRIN_SIG[11]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.695      ; 2.427      ;
; 1.859  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[5]                                                            ; dacRIN_SIG[5]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.690      ; 2.418      ;
; 1.864  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[8]                                                            ; dacRIN_SIG[8]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.695      ; 2.418      ;
; 1.867  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[2]                                                            ; dacRIN_SIG[2]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.690      ; 2.410      ;
; 1.876  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[6]                                                            ; dacRIN_SIG[6]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.690      ; 2.401      ;
; 1.889  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[2]                                                            ; dacLIN_SIG[2]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.680      ; 2.378      ;
; 1.920  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[5]                                                            ; dacLIN_SIG[5]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.680      ; 2.347      ;
; 1.934  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[9]                                                            ; dacLIN_SIG[9]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.685      ; 2.338      ;
; 1.938  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[4]                                                            ; dacLIN_SIG[4]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.680      ; 2.329      ;
; 1.988  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[3]                                                            ; dacLIN_SIG[3]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.680      ; 2.279      ;
; 2.007  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[7]                                                            ; dacLIN_SIG[7]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.680      ; 2.260      ;
; 15.242 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.069     ; 4.687      ;
; 15.397 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.069     ; 4.532      ;
; 15.465 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.077     ; 4.456      ;
; 15.483 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.077     ; 4.438      ;
; 15.513 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[18] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 4.405      ;
; 15.534 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.077     ; 4.387      ;
; 15.538 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.069     ; 4.391      ;
; 15.546 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.077     ; 4.375      ;
; 15.547 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.069     ; 4.382      ;
; 15.568 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 4.350      ;
; 15.570 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 4.348      ;
; 15.571 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 4.347      ;
; 15.572 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 4.346      ;
; 15.573 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 4.345      ;
; 15.579 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 4.339      ;
; 15.579 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[26] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.069     ; 4.350      ;
; 15.597 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.077     ; 4.324      ;
; 15.611 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.077     ; 4.310      ;
; 15.615 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.077     ; 4.306      ;
; 15.634 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.077     ; 4.287      ;
; 15.656 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.083     ; 4.259      ;
; 15.668 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[18] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 4.250      ;
; 15.696 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[23] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.069     ; 4.233      ;
; 15.709 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.083     ; 4.206      ;
; 15.710 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.083     ; 4.205      ;
; 15.711 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.083     ; 4.204      ;
; 15.714 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.083     ; 4.201      ;
; 15.723 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 4.195      ;
; 15.724 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.077     ; 4.197      ;
; 15.725 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 4.193      ;
; 15.725 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.077     ; 4.196      ;
; 15.726 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 4.192      ;
; 15.727 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 4.191      ;
; 15.728 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 4.190      ;
; 15.729 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.069     ; 4.200      ;
; 15.734 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 4.184      ;
; 15.739 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.077     ; 4.182      ;
; 15.746 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.077     ; 4.175      ;
; 15.747 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.077     ; 4.174      ;
; 15.762 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.077     ; 4.159      ;
; 15.768 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[26] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.077     ; 4.153      ;
; 15.784 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.066     ; 4.148      ;
; 15.793 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.077     ; 4.128      ;
; 15.809 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[18] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 4.109      ;
; 15.811 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.083     ; 4.104      ;
; 15.818 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[18] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 4.100      ;
; 15.846 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.069     ; 4.083      ;
; 15.849 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.077     ; 4.072      ;
; 15.850 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[26] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[18] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 4.068      ;
; 15.852 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.077     ; 4.069      ;
; 15.858 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[16] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 4.060      ;
; 15.858 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[6]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.078     ; 4.062      ;
; 15.860 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.077     ; 4.061      ;
; 15.864 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 4.054      ;
; 15.864 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.083     ; 4.051      ;
; 15.864 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[26] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 4.054      ;
; 15.865 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[22] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 4.053      ;
; 15.865 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.083     ; 4.050      ;
; 15.866 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 4.052      ;
; 15.866 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 4.052      ;
; 15.866 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.083     ; 4.049      ;
; 15.867 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[23] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 4.051      ;
; 15.867 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 4.051      ;
; 15.867 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.077     ; 4.054      ;
; 15.868 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[21] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 4.050      ;
; 15.868 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 4.050      ;
; 15.869 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 4.049      ;
; 15.869 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.083     ; 4.046      ;
; 15.872 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.077     ; 4.049      ;
; 15.873 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 4.045      ;
; 15.875 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 4.043      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                             ;
+-------+-----------------------------------------------------+---------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.294 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[6]  ; dacRIN_SIG[6]                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 3.290      ; 2.176      ;
; 0.298 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[7]  ; dacLIN_SIG[7]                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 3.280      ; 2.170      ;
; 0.303 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[11] ; dacRIN_SIG[11]                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 3.295      ; 2.190      ;
; 0.305 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[5]  ; dacRIN_SIG[5]                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 3.290      ; 2.187      ;
; 0.321 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[3]  ; dacLIN_SIG[3]                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 3.280      ; 2.193      ;
; 0.338 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[4]  ; dacRIN_SIG[4]                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 3.290      ; 2.220      ;
; 0.345 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[9]  ; dacRIN_SIG[9]                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 3.295      ; 2.232      ;
; 0.347 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[12] ; dacRIN_SIG[12]                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 3.295      ; 2.234      ;
; 0.354 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[9]  ; dacLIN_SIG[9]                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 3.285      ; 2.231      ;
; 0.358 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[4]  ; dacLIN_SIG[4]                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 3.280      ; 2.230      ;
; 0.375 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[8]  ; dacRIN_SIG[8]                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 3.295      ; 2.262      ;
; 0.383 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[3]  ; dacRIN_SIG[3]                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 3.289      ; 2.264      ;
; 0.386 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[5]  ; dacLIN_SIG[5]                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 3.280      ; 2.258      ;
; 0.401 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[13] ; dacRIN_SIG[13]                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 3.295      ; 2.288      ;
; 0.404 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[15] ; dacRIN_SIG[15]                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 3.295      ; 2.291      ;
; 0.405 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[2]  ; dacLIN_SIG[2]                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 3.280      ; 2.277      ;
; 0.408 ; RESET_DELAY:INST_DELAY_RESET|Cont[0]                ; RESET_DELAY:INST_DELAY_RESET|Cont[0]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.415 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[2]  ; dacRIN_SIG[2]                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 3.290      ; 2.297      ;
; 0.415 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[14] ; dacRIN_SIG[14]                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 3.295      ; 2.302      ;
; 0.427 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[11] ; dacLIN_SIG[11]                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 3.285      ; 2.304      ;
; 0.428 ; RESET_DELAY:INST_DELAY_RESET|Cont[19]               ; RESET_DELAY:INST_DELAY_RESET|Cont[19] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.694      ;
; 0.432 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[10] ; dacRIN_SIG[10]                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 3.295      ; 2.319      ;
; 0.437 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[7]  ; dacRIN_SIG[7]                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 3.290      ; 2.319      ;
; 0.476 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[13] ; dacLIN_SIG[13]                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 3.285      ; 2.353      ;
; 0.525 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[6]  ; dacLIN_SIG[6]                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 3.280      ; 2.397      ;
; 0.543 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[12] ; dacLIN_SIG[12]                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 3.285      ; 2.420      ;
; 0.559 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[15] ; dacLIN_SIG[15]                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 3.285      ; 2.436      ;
; 0.610 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[8]  ; dacLIN_SIG[8]                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 3.285      ; 2.487      ;
; 0.642 ; RESET_DELAY:INST_DELAY_RESET|Cont[10]               ; RESET_DELAY:INST_DELAY_RESET|Cont[10] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.908      ;
; 0.643 ; RESET_DELAY:INST_DELAY_RESET|Cont[5]                ; RESET_DELAY:INST_DELAY_RESET|Cont[5]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; RESET_DELAY:INST_DELAY_RESET|Cont[6]                ; RESET_DELAY:INST_DELAY_RESET|Cont[6]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; RESET_DELAY:INST_DELAY_RESET|Cont[7]                ; RESET_DELAY:INST_DELAY_RESET|Cont[7]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; RESET_DELAY:INST_DELAY_RESET|Cont[12]               ; RESET_DELAY:INST_DELAY_RESET|Cont[12] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; RESET_DELAY:INST_DELAY_RESET|Cont[13]               ; RESET_DELAY:INST_DELAY_RESET|Cont[13] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; RESET_DELAY:INST_DELAY_RESET|Cont[16]               ; RESET_DELAY:INST_DELAY_RESET|Cont[16] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.644 ; RESET_DELAY:INST_DELAY_RESET|Cont[2]                ; RESET_DELAY:INST_DELAY_RESET|Cont[2]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; RESET_DELAY:INST_DELAY_RESET|Cont[4]                ; RESET_DELAY:INST_DELAY_RESET|Cont[4]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; RESET_DELAY:INST_DELAY_RESET|Cont[14]               ; RESET_DELAY:INST_DELAY_RESET|Cont[14] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; RESET_DELAY:INST_DELAY_RESET|Cont[15]               ; RESET_DELAY:INST_DELAY_RESET|Cont[15] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.910      ;
; 0.645 ; RESET_DELAY:INST_DELAY_RESET|Cont[11]               ; RESET_DELAY:INST_DELAY_RESET|Cont[11] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.911      ;
; 0.646 ; RESET_DELAY:INST_DELAY_RESET|Cont[18]               ; RESET_DELAY:INST_DELAY_RESET|Cont[18] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.912      ;
; 0.647 ; RESET_DELAY:INST_DELAY_RESET|Cont[3]                ; RESET_DELAY:INST_DELAY_RESET|Cont[3]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.913      ;
; 0.649 ; RESET_DELAY:INST_DELAY_RESET|Cont[17]               ; RESET_DELAY:INST_DELAY_RESET|Cont[17] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.915      ;
; 0.650 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[14] ; dacLIN_SIG[14]                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 3.285      ; 2.527      ;
; 0.657 ; RESET_DELAY:INST_DELAY_RESET|Cont[9]                ; RESET_DELAY:INST_DELAY_RESET|Cont[9]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; RESET_DELAY:INST_DELAY_RESET|Cont[8]                ; RESET_DELAY:INST_DELAY_RESET|Cont[8]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.661 ; RESET_DELAY:INST_DELAY_RESET|Cont[0]                ; RESET_DELAY:INST_DELAY_RESET|Cont[1]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; RESET_DELAY:INST_DELAY_RESET|Cont[1]                ; RESET_DELAY:INST_DELAY_RESET|Cont[1]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.726 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[10] ; dacLIN_SIG[10]                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 3.285      ; 2.603      ;
; 0.959 ; RESET_DELAY:INST_DELAY_RESET|Cont[10]               ; RESET_DELAY:INST_DELAY_RESET|Cont[11] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.225      ;
; 0.960 ; RESET_DELAY:INST_DELAY_RESET|Cont[6]                ; RESET_DELAY:INST_DELAY_RESET|Cont[7]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.226      ;
; 0.960 ; RESET_DELAY:INST_DELAY_RESET|Cont[12]               ; RESET_DELAY:INST_DELAY_RESET|Cont[13] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.226      ;
; 0.961 ; RESET_DELAY:INST_DELAY_RESET|Cont[4]                ; RESET_DELAY:INST_DELAY_RESET|Cont[5]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.227      ;
; 0.961 ; RESET_DELAY:INST_DELAY_RESET|Cont[14]               ; RESET_DELAY:INST_DELAY_RESET|Cont[15] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.227      ;
; 0.961 ; RESET_DELAY:INST_DELAY_RESET|Cont[2]                ; RESET_DELAY:INST_DELAY_RESET|Cont[3]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.227      ;
; 0.961 ; RESET_DELAY:INST_DELAY_RESET|Cont[16]               ; RESET_DELAY:INST_DELAY_RESET|Cont[17] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.227      ;
; 0.963 ; RESET_DELAY:INST_DELAY_RESET|Cont[18]               ; RESET_DELAY:INST_DELAY_RESET|Cont[19] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.229      ;
; 0.970 ; RESET_DELAY:INST_DELAY_RESET|Cont[5]                ; RESET_DELAY:INST_DELAY_RESET|Cont[6]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.236      ;
; 0.970 ; RESET_DELAY:INST_DELAY_RESET|Cont[13]               ; RESET_DELAY:INST_DELAY_RESET|Cont[14] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.236      ;
; 0.970 ; RESET_DELAY:INST_DELAY_RESET|Cont[7]                ; RESET_DELAY:INST_DELAY_RESET|Cont[8]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.236      ;
; 0.971 ; RESET_DELAY:INST_DELAY_RESET|Cont[15]               ; RESET_DELAY:INST_DELAY_RESET|Cont[16] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.237      ;
; 0.971 ; RESET_DELAY:INST_DELAY_RESET|Cont[0]                ; RESET_DELAY:INST_DELAY_RESET|Cont[2]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.237      ;
; 0.972 ; RESET_DELAY:INST_DELAY_RESET|Cont[11]               ; RESET_DELAY:INST_DELAY_RESET|Cont[12] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.238      ;
; 0.974 ; RESET_DELAY:INST_DELAY_RESET|Cont[3]                ; RESET_DELAY:INST_DELAY_RESET|Cont[4]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.975 ; RESET_DELAY:INST_DELAY_RESET|Cont[8]                ; RESET_DELAY:INST_DELAY_RESET|Cont[9]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; RESET_DELAY:INST_DELAY_RESET|Cont[5]                ; RESET_DELAY:INST_DELAY_RESET|Cont[7]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; RESET_DELAY:INST_DELAY_RESET|Cont[13]               ; RESET_DELAY:INST_DELAY_RESET|Cont[15] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; RESET_DELAY:INST_DELAY_RESET|Cont[1]                ; RESET_DELAY:INST_DELAY_RESET|Cont[2]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; RESET_DELAY:INST_DELAY_RESET|Cont[7]                ; RESET_DELAY:INST_DELAY_RESET|Cont[9]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.241      ;
; 0.976 ; RESET_DELAY:INST_DELAY_RESET|Cont[17]               ; RESET_DELAY:INST_DELAY_RESET|Cont[18] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; RESET_DELAY:INST_DELAY_RESET|Cont[0]                ; RESET_DELAY:INST_DELAY_RESET|Cont[3]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; RESET_DELAY:INST_DELAY_RESET|Cont[15]               ; RESET_DELAY:INST_DELAY_RESET|Cont[17] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.242      ;
; 0.977 ; RESET_DELAY:INST_DELAY_RESET|Cont[11]               ; RESET_DELAY:INST_DELAY_RESET|Cont[13] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.243      ;
; 0.979 ; RESET_DELAY:INST_DELAY_RESET|Cont[3]                ; RESET_DELAY:INST_DELAY_RESET|Cont[5]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.245      ;
; 0.980 ; RESET_DELAY:INST_DELAY_RESET|Cont[1]                ; RESET_DELAY:INST_DELAY_RESET|Cont[3]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.246      ;
; 0.981 ; RESET_DELAY:INST_DELAY_RESET|Cont[17]               ; RESET_DELAY:INST_DELAY_RESET|Cont[19] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.247      ;
; 0.982 ; RESET_DELAY:INST_DELAY_RESET|Cont[9]                ; RESET_DELAY:INST_DELAY_RESET|Cont[10] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.082      ; 1.250      ;
; 0.987 ; RESET_DELAY:INST_DELAY_RESET|Cont[9]                ; RESET_DELAY:INST_DELAY_RESET|Cont[11] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.082      ; 1.255      ;
; 1.080 ; RESET_DELAY:INST_DELAY_RESET|Cont[10]               ; RESET_DELAY:INST_DELAY_RESET|Cont[12] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.346      ;
; 1.081 ; RESET_DELAY:INST_DELAY_RESET|Cont[12]               ; RESET_DELAY:INST_DELAY_RESET|Cont[14] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.347      ;
; 1.081 ; RESET_DELAY:INST_DELAY_RESET|Cont[6]                ; RESET_DELAY:INST_DELAY_RESET|Cont[8]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.347      ;
; 1.082 ; RESET_DELAY:INST_DELAY_RESET|Cont[4]                ; RESET_DELAY:INST_DELAY_RESET|Cont[6]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.348      ;
; 1.082 ; RESET_DELAY:INST_DELAY_RESET|Cont[14]               ; RESET_DELAY:INST_DELAY_RESET|Cont[16] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.348      ;
; 1.082 ; RESET_DELAY:INST_DELAY_RESET|Cont[2]                ; RESET_DELAY:INST_DELAY_RESET|Cont[4]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.348      ;
; 1.082 ; RESET_DELAY:INST_DELAY_RESET|Cont[16]               ; RESET_DELAY:INST_DELAY_RESET|Cont[18] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.348      ;
; 1.085 ; RESET_DELAY:INST_DELAY_RESET|Cont[10]               ; RESET_DELAY:INST_DELAY_RESET|Cont[13] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.351      ;
; 1.086 ; RESET_DELAY:INST_DELAY_RESET|Cont[12]               ; RESET_DELAY:INST_DELAY_RESET|Cont[15] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.352      ;
; 1.086 ; RESET_DELAY:INST_DELAY_RESET|Cont[6]                ; RESET_DELAY:INST_DELAY_RESET|Cont[9]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.352      ;
; 1.087 ; RESET_DELAY:INST_DELAY_RESET|Cont[4]                ; RESET_DELAY:INST_DELAY_RESET|Cont[7]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.353      ;
; 1.087 ; RESET_DELAY:INST_DELAY_RESET|Cont[14]               ; RESET_DELAY:INST_DELAY_RESET|Cont[17] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.353      ;
; 1.087 ; RESET_DELAY:INST_DELAY_RESET|Cont[2]                ; RESET_DELAY:INST_DELAY_RESET|Cont[5]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.353      ;
; 1.087 ; RESET_DELAY:INST_DELAY_RESET|Cont[16]               ; RESET_DELAY:INST_DELAY_RESET|Cont[19] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.353      ;
; 1.094 ; RESET_DELAY:INST_DELAY_RESET|Cont[8]                ; RESET_DELAY:INST_DELAY_RESET|Cont[10] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.082      ; 1.362      ;
; 1.094 ; RESET_DELAY:INST_DELAY_RESET|Cont[7]                ; RESET_DELAY:INST_DELAY_RESET|Cont[10] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.082      ; 1.362      ;
; 1.096 ; RESET_DELAY:INST_DELAY_RESET|Cont[5]                ; RESET_DELAY:INST_DELAY_RESET|Cont[8]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.362      ;
; 1.096 ; RESET_DELAY:INST_DELAY_RESET|Cont[13]               ; RESET_DELAY:INST_DELAY_RESET|Cont[16] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.362      ;
; 1.097 ; RESET_DELAY:INST_DELAY_RESET|Cont[0]                ; RESET_DELAY:INST_DELAY_RESET|Cont[4]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.363      ;
; 1.097 ; RESET_DELAY:INST_DELAY_RESET|Cont[15]               ; RESET_DELAY:INST_DELAY_RESET|Cont[18] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.363      ;
; 1.098 ; RESET_DELAY:INST_DELAY_RESET|Cont[11]               ; RESET_DELAY:INST_DELAY_RESET|Cont[14] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.364      ;
; 1.099 ; RESET_DELAY:INST_DELAY_RESET|Cont[8]                ; RESET_DELAY:INST_DELAY_RESET|Cont[11] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.082      ; 1.367      ;
+-------+-----------------------------------------------------+---------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.324 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[1]        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a327~porta_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.978      ;
; 0.354 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[2]        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a327~porta_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.008      ;
; 0.357 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[0]        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a327~porta_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.011      ;
; 0.386 ; audio_codec_controller:AUDIO_CODEC_INST|LEFT_MODE_SM                                                                                                         ; audio_codec_controller:AUDIO_CODEC_INST|LEFT_MODE_SM                                                                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Controla_delay:Delay_aud|currentState.Write_Read                                                                                                             ; Controla_delay:Delay_aud|currentState.Write_Read                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Controla_delay:Delay_aud|currentState.Only_read                                                                                                              ; Controla_delay:Delay_aud|currentState.Only_read                                                                                                                                                     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Controla_delay:Delay_aud|currentState.Only_write                                                                                                             ; Controla_delay:Delay_aud|currentState.Only_write                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Controla_delay:Delay_aud|currentState.Write_untillfull                                                                                                       ; Controla_delay:Delay_aud|currentState.Write_untillfull                                                                                                                                              ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.402 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_full            ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_full                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_non_empty       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_non_empty                                              ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.429 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[0]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[1]                                                                                                                                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.438 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|address_reg_b[0]                  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|address_reg_b[1]                  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.451 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[7]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[8]                                                                                                                                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[8]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[9]                                                                                                                                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[11]                                                                                                 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[12]                                                                                                                                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[4]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[5]                                                                                                                                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[6]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[7]                                                                                                                                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[9]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[10]                                                                                                                                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[10]                                                                                                 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[11]                                                                                                                                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.719      ;
; 0.457 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[1]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a5~portb_address_reg0   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.044      ;
; 0.461 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[0]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a5~portb_address_reg0   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.048      ;
; 0.466 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a253~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.054      ;
; 0.474 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a5~portb_address_reg0   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.061      ;
; 0.476 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a5~portb_address_reg0   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.056      ;
; 0.487 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a14~portb_address_reg0  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.081      ;
; 0.489 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a14~portb_address_reg0  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.083      ;
; 0.495 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a222~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.095      ;
; 0.497 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a5~portb_address_reg0   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.084      ;
; 0.500 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a14~portb_address_reg0  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.094      ;
; 0.500 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a222~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.100      ;
; 0.501 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a199~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.111      ;
; 0.501 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a5~portb_address_reg0   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.088      ;
; 0.506 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a404~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.079      ;
; 0.507 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a253~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.102      ;
; 0.510 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a5~portb_address_reg0   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.090      ;
; 0.513 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a43~portb_address_reg0  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.078      ;
; 0.513 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a248~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.125      ;
; 0.515 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a248~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.127      ;
; 0.516 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a14~portb_address_reg0  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.117      ;
; 0.518 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a14~portb_address_reg0  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.119      ;
; 0.527 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a248~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.132      ;
; 0.527 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a109~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.100      ;
; 0.534 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a199~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.144      ;
; 0.534 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a248~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.139      ;
; 0.537 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a404~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.110      ;
; 0.538 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a109~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.111      ;
; 0.539 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a253~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.134      ;
; 0.539 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a222~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.139      ;
; 0.547 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a222~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.154      ;
; 0.549 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a222~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.156      ;
; 0.550 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a43~portb_address_reg0  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.122      ;
; 0.553 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a43~portb_address_reg0  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.118      ;
; 0.556 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a109~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.136      ;
; 0.557 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a109~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.130      ;
; 0.566 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a404~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.139      ;
; 0.567 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a248~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.172      ;
; 0.568 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a262~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.155      ;
; 0.573 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a43~portb_address_reg0  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.138      ;
; 0.575 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a404~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.155      ;
; 0.602 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[13]                                                                                                 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[14]                                                                                                                                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.868      ;
; 0.609 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[15] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|address_reg_b[2]                  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.875      ;
; 0.622 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[9]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[9]                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.906      ;
; 0.622 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[3]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[4]                                                                                                                                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.888      ;
; 0.623 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[7]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[7]                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.907      ;
; 0.623 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[4]        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a327~porta_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.277      ;
; 0.623 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[5]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[6]                                                                                                                                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.889      ;
; 0.624 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[1]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[1]                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.908      ;
; 0.624 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[2]        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a93~porta_address_reg0  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.282      ;
; 0.624 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[1]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[2]                                                                                                                                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.890      ;
; 0.625 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[2]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[3]                                                                                                                                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.891      ;
; 0.625 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[12]                                                                                                 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[13]                                                                                                                                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.891      ;
; 0.626 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[21]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[21]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.911      ;
; 0.627 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[10]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[10]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.911      ;
; 0.627 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[19]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[19]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.912      ;
; 0.628 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[8]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[8]                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.912      ;
; 0.629 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[20]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[20]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.914      ;
; 0.634 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[2]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[2]                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.918      ;
; 0.635 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[3]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[3]                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.919      ;
; 0.637 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[11]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[11]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.921      ;
; 0.637 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[15]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[15]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.922      ;
; 0.638 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[13]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[13]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.923      ;
; 0.638 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[17]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[17]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.923      ;
; 0.640 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[18]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[18]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.925      ;
; 0.640 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[23]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[23]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.925      ;
; 0.641 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[12]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[12]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.926      ;
; 0.642 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[14]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[14]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.927      ;
; 0.643 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[16]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[16]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.928      ;
; 0.643 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[6]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[6]                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.927      ;
; 0.643 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[13]                                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.644 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[22]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[22]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.929      ;
; 0.644 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[11]       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a379~porta_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.298      ;
; 0.645 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[14]                                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.911      ;
; 0.646 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[15] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[15]                                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.912      ;
; 0.648 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[5]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[5]                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.932      ;
; 0.648 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[8]        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a379~porta_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.302      ;
; 0.651 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[4]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[4]                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.935      ;
; 0.652 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[0]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[0]                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.936      ;
; 0.654 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[7]        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[7]                                               ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.921      ;
; 0.655 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[3]        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[3]                                               ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.922      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                      ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -3.624 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[7]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.282     ; 1.956      ;
; -3.624 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[6]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.282     ; 1.956      ;
; -3.624 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[5]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.282     ; 1.956      ;
; -3.624 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[4]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.282     ; 1.956      ;
; -3.624 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[2]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.282     ; 1.956      ;
; -3.624 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[3]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.282     ; 1.956      ;
; -3.624 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[2]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.282     ; 1.956      ;
; -3.624 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[3]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.282     ; 1.956      ;
; -3.624 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[4]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.282     ; 1.956      ;
; -3.624 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[5]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.282     ; 1.956      ;
; -3.624 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[6]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.282     ; 1.956      ;
; -3.624 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[7]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.282     ; 1.956      ;
; -3.606 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[0]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.287     ; 1.933      ;
; -3.606 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[1]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.287     ; 1.933      ;
; -3.606 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[2]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.287     ; 1.933      ;
; -3.606 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[3]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.287     ; 1.933      ;
; -3.606 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[4]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.287     ; 1.933      ;
; -3.606 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[5]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.287     ; 1.933      ;
; -3.606 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[6]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.287     ; 1.933      ;
; -3.606 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[7]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.287     ; 1.933      ;
; -3.606 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[8]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.287     ; 1.933      ;
; -3.606 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[9]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.287     ; 1.933      ;
; -3.606 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[10] ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.287     ; 1.933      ;
; -3.606 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[11] ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.287     ; 1.933      ;
; -3.606 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[12] ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.287     ; 1.933      ;
; -3.606 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[13] ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.287     ; 1.933      ;
; -3.606 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[14] ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.287     ; 1.933      ;
; -3.367 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[15]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.287     ; 1.694      ;
; -3.367 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[14]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.287     ; 1.694      ;
; -3.367 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[13]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.287     ; 1.694      ;
; -3.367 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[12]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.287     ; 1.694      ;
; -3.367 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[11]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.287     ; 1.694      ;
; -3.367 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[10]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.287     ; 1.694      ;
; -3.367 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[9]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.287     ; 1.694      ;
; -3.367 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[8]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.287     ; 1.694      ;
; -3.367 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[15]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.287     ; 1.694      ;
; -3.367 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[8]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.287     ; 1.694      ;
; -3.367 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[9]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.287     ; 1.694      ;
; -3.367 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[10]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.287     ; 1.694      ;
; -3.367 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[11]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.287     ; 1.694      ;
; -3.367 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[12]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.287     ; 1.694      ;
; -3.367 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[13]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.287     ; 1.694      ;
; -3.367 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[14]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -3.287     ; 1.694      ;
; -1.935 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[14]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -3.253     ; 1.963      ;
; -1.935 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[13]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -3.253     ; 1.963      ;
; -1.935 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[12]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -3.253     ; 1.963      ;
; -1.935 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[11]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -3.253     ; 1.963      ;
; -1.935 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[10]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -3.253     ; 1.963      ;
; -1.935 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[9]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -3.253     ; 1.963      ;
; -1.935 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[8]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -3.253     ; 1.963      ;
; -1.935 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[7]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -3.253     ; 1.963      ;
; -1.935 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[6]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -3.253     ; 1.963      ;
; -1.935 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[5]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -3.253     ; 1.963      ;
; -1.935 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[4]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -3.253     ; 1.963      ;
; -1.935 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[3]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -3.253     ; 1.963      ;
; -1.935 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[2]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -3.253     ; 1.963      ;
; -1.935 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[1]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -3.253     ; 1.963      ;
; -1.935 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[0]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -3.253     ; 1.963      ;
; -1.834 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|dacData              ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -3.263     ; 1.852      ;
; -1.579 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[0]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.833     ; 2.027      ;
; -1.456 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[0]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.847     ; 1.890      ;
; -1.456 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[1]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.847     ; 1.890      ;
; -1.456 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[2]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.847     ; 1.890      ;
; -1.456 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[3]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.847     ; 1.890      ;
; -1.456 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[4]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.847     ; 1.890      ;
; -1.456 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[5]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.847     ; 1.890      ;
; -1.456 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[7]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.847     ; 1.890      ;
; -1.456 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[8]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.847     ; 1.890      ;
; -1.456 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[9]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.847     ; 1.890      ;
; -1.456 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[10]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.847     ; 1.890      ;
; -1.456 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[11]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.847     ; 1.890      ;
; -1.456 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[6]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.847     ; 1.890      ;
; -1.417 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[9]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.846     ; 1.852      ;
; -1.417 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[10]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.846     ; 1.852      ;
; -1.417 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[11]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.846     ; 1.852      ;
; -1.417 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[12]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.846     ; 1.852      ;
; -1.417 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[13]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.846     ; 1.852      ;
; -1.417 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[14]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.846     ; 1.852      ;
; -1.417 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[15]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.846     ; 1.852      ;
; -1.409 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[12]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.845     ; 1.845      ;
; -1.409 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[13]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.845     ; 1.845      ;
; -1.409 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[14]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.845     ; 1.845      ;
; -1.409 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[15]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.845     ; 1.845      ;
; -1.409 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[16]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.845     ; 1.845      ;
; -1.409 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[17]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.845     ; 1.845      ;
; -1.409 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[18]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.845     ; 1.845      ;
; -1.409 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[19]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.845     ; 1.845      ;
; -1.409 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[20]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.845     ; 1.845      ;
; -1.409 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[21]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.845     ; 1.845      ;
; -1.409 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[22]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.845     ; 1.845      ;
; -1.409 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[23]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.845     ; 1.845      ;
; -1.409 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[1]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.845     ; 1.845      ;
; -1.409 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[5]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.845     ; 1.845      ;
; -1.409 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[8]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.845     ; 1.845      ;
; -1.069 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_Read             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.874     ; 1.476      ;
; -1.069 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_read              ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.874     ; 1.476      ;
; -1.069 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_write             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.874     ; 1.476      ;
; -1.069 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_untillfull       ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.874     ; 1.476      ;
; -1.034 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|LEFT_MODE_SM         ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.875     ; 1.440      ;
; -1.034 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|RL_DATA_OUT_VALID    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.875     ; 1.440      ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                         ;
+--------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.297 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; adcdat                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.641      ;
; 16.605 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[15]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.340      ;
; 16.605 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[2]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.340      ;
; 16.605 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[4]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.340      ;
; 16.605 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[5]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.340      ;
; 16.605 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[6]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.340      ;
; 16.605 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[7]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.340      ;
; 16.605 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[8]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.340      ;
; 16.605 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[9]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.340      ;
; 16.605 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[10]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.340      ;
; 16.605 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[11]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.340      ;
; 16.605 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[12]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.340      ;
; 16.605 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[13]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.340      ;
; 16.605 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[14]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.340      ;
; 16.605 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; AUD_DACDAT~reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.340      ;
; 16.612 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.325      ;
; 16.646 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[3]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.298      ;
; 16.821 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[15]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.114      ;
; 16.821 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[14]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.114      ;
; 16.821 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[13]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.114      ;
; 16.821 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[12]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.114      ;
; 16.821 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[11]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.114      ;
; 16.821 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[10]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.114      ;
; 16.821 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[9]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.114      ;
; 16.821 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[8]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.114      ;
; 16.821 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[7]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.114      ;
; 16.821 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[6]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.114      ;
; 16.821 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[5]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.114      ;
; 16.821 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[4]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.114      ;
; 16.821 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[2]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.114      ;
; 16.821 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[3]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.114      ;
; 17.476 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.450      ;
; 17.476 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.450      ;
; 17.476 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.450      ;
; 17.476 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.450      ;
; 17.476 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.450      ;
; 17.476 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.450      ;
; 17.476 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.450      ;
; 17.476 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.450      ;
; 17.476 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.450      ;
; 17.476 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.450      ;
; 17.476 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.450      ;
; 17.476 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.450      ;
; 17.476 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.450      ;
; 17.859 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.065      ;
; 17.859 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.065      ;
; 17.859 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.065      ;
; 17.859 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.065      ;
; 17.859 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.065      ;
; 17.859 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.065      ;
; 17.859 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.065      ;
; 17.859 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.065      ;
; 17.859 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.065      ;
; 17.859 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.065      ;
; 17.859 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.065      ;
; 18.003 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 1.920      ;
; 18.003 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 1.920      ;
; 18.003 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 1.920      ;
; 18.003 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 1.920      ;
; 18.003 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 1.920      ;
; 18.003 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 1.920      ;
; 18.003 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 1.920      ;
; 18.003 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 1.920      ;
+--------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                         ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.513 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.784      ;
; 1.513 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.784      ;
; 1.513 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.784      ;
; 1.513 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.784      ;
; 1.513 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.784      ;
; 1.513 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.784      ;
; 1.513 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.784      ;
; 1.513 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.784      ;
; 1.660 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.932      ;
; 1.660 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.932      ;
; 1.660 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.932      ;
; 1.660 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.932      ;
; 1.660 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.932      ;
; 1.660 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.932      ;
; 1.660 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.932      ;
; 1.660 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.932      ;
; 1.660 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.932      ;
; 1.660 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.932      ;
; 1.660 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.932      ;
; 2.027 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.301      ;
; 2.027 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.301      ;
; 2.027 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.301      ;
; 2.027 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.301      ;
; 2.027 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.301      ;
; 2.027 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.301      ;
; 2.027 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.301      ;
; 2.027 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.301      ;
; 2.027 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.301      ;
; 2.027 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.301      ;
; 2.027 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.301      ;
; 2.027 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.301      ;
; 2.027 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.301      ;
; 2.663 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[15]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 2.947      ;
; 2.663 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[14]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 2.947      ;
; 2.663 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[13]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 2.947      ;
; 2.663 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[12]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 2.947      ;
; 2.663 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[11]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 2.947      ;
; 2.663 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[10]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 2.947      ;
; 2.663 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[9]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 2.947      ;
; 2.663 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[8]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 2.947      ;
; 2.663 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[7]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 2.947      ;
; 2.663 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[6]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 2.947      ;
; 2.663 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[5]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 2.947      ;
; 2.663 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[4]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 2.947      ;
; 2.663 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[2]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 2.947      ;
; 2.663 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[3]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 2.947      ;
; 2.812 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[3]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 3.105      ;
; 2.859 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 3.145      ;
; 2.868 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[15]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.162      ;
; 2.868 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[2]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.162      ;
; 2.868 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[4]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.162      ;
; 2.868 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[5]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.162      ;
; 2.868 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[6]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.162      ;
; 2.868 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[7]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.162      ;
; 2.868 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[8]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.162      ;
; 2.868 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[9]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.162      ;
; 2.868 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[10]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.162      ;
; 2.868 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[11]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.162      ;
; 2.868 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[12]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.162      ;
; 2.868 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[13]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.162      ;
; 2.868 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[14]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.162      ;
; 2.868 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; AUD_DACDAT~reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.162      ;
; 3.122 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; adcdat                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.409      ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                      ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; 3.277 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|LEFT_MODE_SM         ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.259     ; 1.302      ;
; 3.277 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|RL_DATA_OUT_VALID    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.259     ; 1.302      ;
; 3.277 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLRSelect          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.259     ; 1.302      ;
; 3.277 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[2]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.259     ; 1.302      ;
; 3.277 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[3]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.259     ; 1.302      ;
; 3.277 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[4]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.259     ; 1.302      ;
; 3.277 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[6]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.259     ; 1.302      ;
; 3.277 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[7]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.259     ; 1.302      ;
; 3.296 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_Read             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.259     ; 1.321      ;
; 3.296 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_read              ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.259     ; 1.321      ;
; 3.296 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_write             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.259     ; 1.321      ;
; 3.296 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_untillfull       ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.259     ; 1.321      ;
; 3.670 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[12]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.227     ; 1.727      ;
; 3.670 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[13]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.227     ; 1.727      ;
; 3.670 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[14]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.227     ; 1.727      ;
; 3.670 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[15]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.227     ; 1.727      ;
; 3.670 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[16]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.227     ; 1.727      ;
; 3.670 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[17]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.227     ; 1.727      ;
; 3.670 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[18]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.227     ; 1.727      ;
; 3.670 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[19]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.227     ; 1.727      ;
; 3.670 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[20]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.227     ; 1.727      ;
; 3.670 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[21]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.227     ; 1.727      ;
; 3.670 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[22]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.227     ; 1.727      ;
; 3.670 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[23]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.227     ; 1.727      ;
; 3.670 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[1]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.227     ; 1.727      ;
; 3.670 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[5]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.227     ; 1.727      ;
; 3.670 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[8]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.227     ; 1.727      ;
; 3.678 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[9]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.229     ; 1.733      ;
; 3.678 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[10]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.229     ; 1.733      ;
; 3.678 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[11]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.229     ; 1.733      ;
; 3.678 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[12]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.229     ; 1.733      ;
; 3.678 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[13]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.229     ; 1.733      ;
; 3.678 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[14]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.229     ; 1.733      ;
; 3.678 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[15]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.229     ; 1.733      ;
; 3.699 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[0]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.230     ; 1.753      ;
; 3.699 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[1]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.230     ; 1.753      ;
; 3.699 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[2]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.230     ; 1.753      ;
; 3.699 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[3]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.230     ; 1.753      ;
; 3.699 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[4]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.230     ; 1.753      ;
; 3.699 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[5]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.230     ; 1.753      ;
; 3.699 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[7]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.230     ; 1.753      ;
; 3.699 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[8]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.230     ; 1.753      ;
; 3.699 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[9]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.230     ; 1.753      ;
; 3.699 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[10]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.230     ; 1.753      ;
; 3.699 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[11]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.230     ; 1.753      ;
; 3.699 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[6]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.230     ; 1.753      ;
; 3.800 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[0]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.215     ; 1.869      ;
; 4.112 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|dacData              ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.663     ; 1.733      ;
; 4.179 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[14]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.653     ; 1.810      ;
; 4.179 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[13]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.653     ; 1.810      ;
; 4.179 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[12]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.653     ; 1.810      ;
; 4.179 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[11]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.653     ; 1.810      ;
; 4.179 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[10]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.653     ; 1.810      ;
; 4.179 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[9]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.653     ; 1.810      ;
; 4.179 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[8]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.653     ; 1.810      ;
; 4.179 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[7]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.653     ; 1.810      ;
; 4.179 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[6]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.653     ; 1.810      ;
; 4.179 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[5]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.653     ; 1.810      ;
; 4.179 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[4]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.653     ; 1.810      ;
; 4.179 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[3]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.653     ; 1.810      ;
; 4.179 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[2]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.653     ; 1.810      ;
; 4.179 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[1]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.653     ; 1.810      ;
; 4.179 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[0]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.653     ; 1.810      ;
; 5.619 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[15]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.687     ; 1.549      ;
; 5.619 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[14]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.687     ; 1.549      ;
; 5.619 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[13]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.687     ; 1.549      ;
; 5.619 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[12]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.687     ; 1.549      ;
; 5.619 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[11]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.687     ; 1.549      ;
; 5.619 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[10]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.687     ; 1.549      ;
; 5.619 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[9]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.687     ; 1.549      ;
; 5.619 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[8]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.687     ; 1.549      ;
; 5.619 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[15]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.687     ; 1.549      ;
; 5.619 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[8]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.687     ; 1.549      ;
; 5.619 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[9]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.687     ; 1.549      ;
; 5.619 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[10]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.687     ; 1.549      ;
; 5.619 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[11]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.687     ; 1.549      ;
; 5.619 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[12]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.687     ; 1.549      ;
; 5.619 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[13]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.687     ; 1.549      ;
; 5.619 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[14]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.687     ; 1.549      ;
; 5.863 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[0]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.688     ; 1.792      ;
; 5.863 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[1]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.688     ; 1.792      ;
; 5.863 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[2]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.688     ; 1.792      ;
; 5.863 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[3]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.688     ; 1.792      ;
; 5.863 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[4]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.688     ; 1.792      ;
; 5.863 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[5]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.688     ; 1.792      ;
; 5.863 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[6]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.688     ; 1.792      ;
; 5.863 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[7]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.688     ; 1.792      ;
; 5.863 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[8]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.688     ; 1.792      ;
; 5.863 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[9]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.688     ; 1.792      ;
; 5.863 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[10] ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.688     ; 1.792      ;
; 5.863 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[11] ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.688     ; 1.792      ;
; 5.863 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[12] ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.688     ; 1.792      ;
; 5.863 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[13] ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.688     ; 1.792      ;
; 5.863 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[14] ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.688     ; 1.792      ;
; 5.879 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[7]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.682     ; 1.814      ;
; 5.879 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[6]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.682     ; 1.814      ;
; 5.879 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[5]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.682     ; 1.814      ;
; 5.879 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[4]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.682     ; 1.814      ;
; 5.879 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[2]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.682     ; 1.814      ;
; 5.879 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[3]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.682     ; 1.814      ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                           ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                        ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------+
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; AUD_DACDAT~reg0                                                                                               ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[10]                                                                                                ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[11]                                                                                                ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[12]                                                                                                ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[13]                                                                                                ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[14]                                                                                                ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[15]                                                                                                ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[2]                                                                                                 ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[3]                                                                                                 ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[4]                                                                                                 ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[5]                                                                                                 ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[6]                                                                                                 ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[7]                                                                                                 ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[8]                                                                                                 ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[9]                                                                                                 ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[10]                                                                                                ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[11]                                                                                                ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[12]                                                                                                ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[13]                                                                                                ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[14]                                                                                                ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[15]                                                                                                ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[2]                                                                                                 ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[3]                                                                                                 ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[4]                                                                                                 ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[5]                                                                                                 ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[6]                                                                                                 ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[7]                                                                                                 ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[8]                                                                                                 ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[9]                                                                                                 ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[10]                                                                         ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[11]                                                                         ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[12]                                                                         ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[13]                                                                         ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[14]                                                                         ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[15]                                                                         ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[16]                                                                         ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[17]                                                                         ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[18]                                                                         ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[19]                                                                         ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; adcdat                                                                                                        ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[16] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[17] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[18] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[19] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[20] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[21] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[22] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[23] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[26] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[6]  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[0]                                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[1]                                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[2]                                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[3]                                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[4]                                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[5]                                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[6]                                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[7]                                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[8]                                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[9]                                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                                           ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ;
; 9.819 ; 9.819        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                              ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0]                                                         ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|observablevcoout                                               ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; AUDIO_CODEC_INST|adcDacControllerStartDelay|resetAdc|clk                                                      ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; AUD_DACDAT~reg0|clk                                                                                           ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                  ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[10]|clk                                                                                            ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[11]|clk                                                                                            ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[12]|clk                                                                                            ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[13]|clk                                                                                            ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[14]|clk                                                                                            ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[15]|clk                                                                                            ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[2]|clk                                                                                             ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[3]|clk                                                                                             ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[4]|clk                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 41.366 ; 41.586       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[16]                                                                                                                                    ;
; 41.366 ; 41.586       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[9]                                                                                                                                     ;
; 41.371 ; 41.591       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|currentState.Only_read                                                                                                                                    ;
; 41.371 ; 41.591       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|currentState.Only_write                                                                                                                                   ;
; 41.371 ; 41.591       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|currentState.Write_Read                                                                                                                                   ;
; 41.371 ; 41.591       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|currentState.Write_untillfull                                                                                                                             ;
; 41.375 ; 41.595       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[2]                                                                                                                         ;
; 41.375 ; 41.595       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[3]                                                                                                                         ;
; 41.375 ; 41.595       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[4]                                                                                                                         ;
; 41.375 ; 41.595       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[6]                                                                                                                         ;
; 41.375 ; 41.595       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[7]                                                                                                                         ;
; 41.375 ; 41.595       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|LEFT_MODE_SM                                                                                                                               ;
; 41.375 ; 41.595       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|RL_DATA_OUT_VALID                                                                                                                          ;
; 41.375 ; 41.595       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|adcLRSelect                                                                                                                                ;
; 41.378 ; 41.598       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[0]                        ;
; 41.378 ; 41.598       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[1]                        ;
; 41.378 ; 41.598       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[2]                        ;
; 41.378 ; 41.598       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[3]                        ;
; 41.378 ; 41.598       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[4]                        ;
; 41.378 ; 41.598       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[5]                        ;
; 41.378 ; 41.598       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[6]                        ;
; 41.378 ; 41.598       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]                        ;
; 41.378 ; 41.598       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[0]                                                                                                                         ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[10]                       ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[11]                       ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[12]                       ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[13]                       ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[14]                       ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[15]                       ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[16]                       ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[8]                        ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]                        ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|address_reg_b[0] ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|address_reg_b[1] ;
; 41.379 ; 41.599       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|address_reg_b[2] ;
; 41.380 ; 41.600       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_full                                  ;
; 41.380 ; 41.600       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_non_empty                             ;
; 41.380 ; 41.600       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[0] ;
; 41.380 ; 41.600       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[1] ;
; 41.380 ; 41.600       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[2] ;
; 41.380 ; 41.600       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[3] ;
; 41.380 ; 41.600       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[4] ;
; 41.380 ; 41.600       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[5] ;
; 41.380 ; 41.600       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[6] ;
; 41.380 ; 41.600       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[7] ;
; 41.380 ; 41.600       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[0]                              ;
; 41.380 ; 41.600       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[1]                              ;
; 41.380 ; 41.600       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[2]                              ;
; 41.380 ; 41.600       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[3]                              ;
; 41.380 ; 41.600       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[4]                              ;
; 41.380 ; 41.600       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[5]                              ;
; 41.380 ; 41.600       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[6]                              ;
; 41.380 ; 41.600       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[7]                              ;
; 41.381 ; 41.601       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|address_reg_b[3] ;
; 41.381 ; 41.601       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[0]                                                                                                                                     ;
; 41.381 ; 41.601       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[10]                                                                                                                                    ;
; 41.381 ; 41.601       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[11]                                                                                                                                    ;
; 41.381 ; 41.601       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[12]                                                                                                                                    ;
; 41.381 ; 41.601       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[13]                                                                                                                                    ;
; 41.381 ; 41.601       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[14]                                                                                                                                    ;
; 41.381 ; 41.601       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[15]                                                                                                                                    ;
; 41.381 ; 41.601       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[1]                                                                                                                                     ;
; 41.381 ; 41.601       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[2]                                                                                                                                     ;
; 41.381 ; 41.601       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[3]                                                                                                                                     ;
; 41.381 ; 41.601       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[4]                                                                                                                                     ;
; 41.381 ; 41.601       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[5]                                                                                                                                     ;
; 41.381 ; 41.601       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[6]                                                                                                                                     ;
; 41.381 ; 41.601       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[7]                                                                                                                                     ;
; 41.381 ; 41.601       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[8]                                                                                                                                     ;
; 41.381 ; 41.601       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|read_fifo                                                                                                                                                 ;
; 41.381 ; 41.601       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|write_fifo                                                                                                                                                ;
; 41.381 ; 41.601       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[0]                                                                                                                                   ;
; 41.381 ; 41.601       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[10]                                                                                                                                  ;
; 41.381 ; 41.601       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[11]                                                                                                                                  ;
; 41.381 ; 41.601       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[1]                                                                                                                                   ;
; 41.381 ; 41.601       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[2]                                                                                                                                   ;
; 41.381 ; 41.601       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[3]                                                                                                                                   ;
; 41.381 ; 41.601       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[4]                                                                                                                                   ;
; 41.381 ; 41.601       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[5]                                                                                                                                   ;
; 41.381 ; 41.601       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[6]                                                                                                                                   ;
; 41.381 ; 41.601       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[7]                                                                                                                                   ;
; 41.381 ; 41.601       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[8]                                                                                                                                   ;
; 41.381 ; 41.601       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[9]                                                                                                                                   ;
; 41.383 ; 41.603       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[10]                             ;
; 41.383 ; 41.603       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[11]                             ;
; 41.383 ; 41.603       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[12]                             ;
; 41.383 ; 41.603       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[13]                             ;
; 41.383 ; 41.603       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[14]                             ;
; 41.383 ; 41.603       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[15]                             ;
; 41.383 ; 41.603       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[16]                             ;
; 41.383 ; 41.603       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[8]                              ;
; 41.383 ; 41.603       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[9]                              ;
; 41.383 ; 41.603       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[0]                                                                                                                          ;
; 41.383 ; 41.603       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[10]                                                                                                                         ;
; 41.383 ; 41.603       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[11]                                                                                                                         ;
; 41.383 ; 41.603       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[12]                                                                                                                         ;
; 41.383 ; 41.603       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[13]                                                                                                                         ;
; 41.383 ; 41.603       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[14]                                                                                                                         ;
; 41.383 ; 41.603       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[1]                                                                                                                          ;
; 41.383 ; 41.603       ; 0.220          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[2]                                                                                                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+------------+------------+-------+-------+------------+-------------------------------------------------------+
; AUD_ADCDAT ; CLOCK_50   ; 2.938 ; 3.496 ; Rise       ; CLOCK_50                                              ;
; SW[*]      ; CLOCK_50   ; 9.504 ; 9.977 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; 9.504 ; 9.977 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; 6.063 ; 6.539 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; 5.958 ; 6.399 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; 6.218 ; 6.712 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; 6.113 ; 6.591 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; 5.897 ; 6.363 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; 6.481 ; 6.949 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; 6.095 ; 6.540 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; 6.104 ; 6.593 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; 6.275 ; 6.772 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[10]    ; CLOCK_50   ; 5.651 ; 6.140 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[11]    ; CLOCK_50   ; 6.070 ; 6.557 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[12]    ; CLOCK_50   ; 6.624 ; 7.145 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[13]    ; CLOCK_50   ; 5.923 ; 6.398 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[14]    ; CLOCK_50   ; 6.143 ; 6.599 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[15]    ; CLOCK_50   ; 6.266 ; 6.734 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[16]    ; CLOCK_50   ; 6.257 ; 6.732 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]    ; CLOCK_50   ; 5.506 ; 5.991 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+
; AUD_ADCDAT ; CLOCK_50   ; -2.428 ; -2.958 ; Rise       ; CLOCK_50                                              ;
; SW[*]      ; CLOCK_50   ; -4.630 ; -5.096 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; -5.512 ; -5.928 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; -5.183 ; -5.631 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; -5.081 ; -5.496 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; -5.346 ; -5.821 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; -5.231 ; -5.681 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; -5.037 ; -5.486 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; -5.599 ; -6.048 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; -5.227 ; -5.655 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; -5.221 ; -5.682 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; -5.400 ; -5.877 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[10]    ; CLOCK_50   ; -4.756 ; -5.216 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[11]    ; CLOCK_50   ; -5.188 ; -5.646 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[12]    ; CLOCK_50   ; -5.734 ; -6.235 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[13]    ; CLOCK_50   ; -5.062 ; -5.518 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[14]    ; CLOCK_50   ; -5.271 ; -5.710 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[15]    ; CLOCK_50   ; -5.391 ; -5.840 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[16]    ; CLOCK_50   ; -5.382 ; -5.839 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]    ; CLOCK_50   ; -4.630 ; -5.096 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+
; AUD_DACDAT  ; CLOCK_50   ; 11.912 ; 11.989 ; Rise       ; CLOCK_50                                              ;
; AUD_ADCLRCK ; CLOCK_50   ; 7.140  ; 7.239  ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ;        ; 2.845  ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK ; CLOCK_50   ; 7.125  ; 7.202  ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ;        ; 2.866  ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ; 2.735  ;        ; Fall       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ; 2.753  ;        ; Fall       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+
; AUD_DACDAT  ; CLOCK_50   ; 11.480 ; 11.550 ; Rise       ; CLOCK_50                                              ;
; AUD_ADCLRCK ; CLOCK_50   ; 6.414  ; 6.505  ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ;        ; 2.299  ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK ; CLOCK_50   ; 6.398  ; 6.469  ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ;        ; 2.320  ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ; 2.190  ;        ; Fall       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ; 2.207  ;        ; Fall       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 69.3 MHz   ; 69.3 MHz        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 229.73 MHz ; 229.73 MHz      ; CLOCK_50                                              ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.482 ; -744.371      ;
; CLOCK_50                                              ; 0.551  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.329 ; 0.000         ;
; CLOCK_50                                              ; 0.365 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                          ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.050 ; -185.709      ;
; CLOCK_50                                              ; 16.558 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                          ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; CLOCK_50                                              ; 1.369 ; 0.000         ;
; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.866 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CLOCK_50                                              ; 9.689  ; 0.000         ;
; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.357 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                          ;
+--------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -2.482 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a70~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.554     ; 3.241      ;
; -2.463 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a356~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.563     ; 3.213      ;
; -2.441 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a225~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.551     ; 3.203      ;
; -2.441 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a407~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.555     ; 3.199      ;
; -2.422 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a410~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.574     ; 3.161      ;
; -2.412 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a147~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.545     ; 3.180      ;
; -2.404 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a381~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.538     ; 3.179      ;
; -2.403 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a75~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.549     ; 3.167      ;
; -2.402 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a251~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.541     ; 3.174      ;
; -2.387 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a20~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.590     ; 3.110      ;
; -2.385 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a17~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.591     ; 3.107      ;
; -2.365 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a408~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.568     ; 3.110      ;
; -2.354 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a330~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.590     ; 3.077      ;
; -2.340 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a384~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.568     ; 3.085      ;
; -2.337 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a252~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.580     ; 3.070      ;
; -2.313 ; dacRIN_SIG[4]  ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[13]                                                                                                                                         ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.849     ; 2.746      ;
; -2.312 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a98~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.558     ; 3.067      ;
; -2.284 ; dacRIN_SIG[4]  ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[14]                                                                                                                                         ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.849     ; 2.717      ;
; -2.252 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a254~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.570     ; 2.995      ;
; -2.248 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a306~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.559     ; 3.002      ;
; -2.238 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a303~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.546     ; 3.005      ;
; -2.235 ; dacRIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a215~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.581     ; 2.967      ;
; -2.225 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a173~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.561     ; 2.977      ;
; -2.225 ; dacLIN_SIG[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a120~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.572     ; 2.966      ;
; -2.221 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a18~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.574     ; 2.960      ;
; -2.210 ; dacLIN_SIG[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a198~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.550     ; 2.973      ;
; -2.206 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a96~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.558     ; 2.961      ;
; -2.206 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a95~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.571     ; 2.948      ;
; -2.206 ; dacLIN_SIG[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a68~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.545     ; 2.974      ;
; -2.197 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a46~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.579     ; 2.931      ;
; -2.197 ; dacRIN_SIG[4]  ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[11]                                                                                                                                         ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.849     ; 2.630      ;
; -2.187 ; dacRIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a80~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.576     ; 2.924      ;
; -2.182 ; dacRIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a210~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.583     ; 2.912      ;
; -2.179 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a23~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.558     ; 2.934      ;
; -2.176 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a153~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.542     ; 2.947      ;
; -2.175 ; dacLIN_SIG[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a250~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.560     ; 2.928      ;
; -2.171 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a332~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.596     ; 2.888      ;
; -2.171 ; dacRIN_SIG[2]  ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[13]                                                                                                                                         ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.849     ; 2.604      ;
; -2.168 ; dacRIN_SIG[4]  ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[12]                                                                                                                                         ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.849     ; 2.601      ;
; -2.166 ; dacLIN_SIG[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a406~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.566     ; 2.913      ;
; -2.166 ; dacLIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a223~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.553     ; 2.926      ;
; -2.160 ; dacRIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a2~porta_datain_reg0   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.591     ; 2.882      ;
; -2.155 ; dacRIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a33~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.588     ; 2.880      ;
; -2.152 ; dacLIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a41~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.567     ; 2.898      ;
; -2.142 ; dacRIN_SIG[2]  ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[14]                                                                                                                                         ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.849     ; 2.575      ;
; -2.138 ; dacRIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a392~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.550     ; 2.901      ;
; -2.135 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a176~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.560     ; 2.888      ;
; -2.126 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a150~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.563     ; 2.876      ;
; -2.126 ; dacLIN_SIG[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a326~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.554     ; 2.885      ;
; -2.125 ; dacRIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a106~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.554     ; 2.884      ;
; -2.115 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a72~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.565     ; 2.863      ;
; -2.115 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a228~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.562     ; 2.866      ;
; -2.110 ; dacLIN_SIG[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a224~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.579     ; 2.844      ;
; -2.095 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a202~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.605     ; 2.803      ;
; -2.089 ; dacRIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a343~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.570     ; 2.832      ;
; -2.087 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a335~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.574     ; 2.826      ;
; -2.085 ; dacLIN_SIG[15] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a77~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.562     ; 2.836      ;
; -2.081 ; dacRIN_SIG[4]  ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[9]                                                                                                                                          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.849     ; 2.514      ;
; -2.062 ; dacRIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a369~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.542     ; 2.833      ;
; -2.059 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a382~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.580     ; 2.792      ;
; -2.057 ; dacLIN_SIG[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a378~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.534     ; 2.836      ;
; -2.055 ; dacRIN_SIG[2]  ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[11]                                                                                                                                         ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.849     ; 2.488      ;
; -2.052 ; dacRIN_SIG[4]  ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[10]                                                                                                                                         ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.849     ; 2.485      ;
; -2.051 ; dacRIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a267~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.590     ; 2.774      ;
; -2.048 ; dacLIN_SIG[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a328~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.538     ; 2.823      ;
; -2.039 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a358~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.590     ; 2.762      ;
; -2.036 ; dacLIN_SIG[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a204~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.587     ; 2.762      ;
; -2.030 ; dacLIN_SIG[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a300~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.532     ; 2.811      ;
; -2.026 ; dacRIN_SIG[2]  ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[12]                                                                                                                                         ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.849     ; 2.459      ;
; -2.024 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a121~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.577     ; 2.760      ;
; -2.024 ; dacRIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a187~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.607     ; 2.730      ;
; -2.014 ; dacLIN_SIG[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a248~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.550     ; 2.777      ;
; -2.013 ; dacLIN_SIG[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a126~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.596     ; 2.730      ;
; -2.013 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a226~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.543     ; 2.783      ;
; -2.011 ; dacRIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a83~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.560     ; 2.764      ;
; -2.009 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a122~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.572     ; 2.750      ;
; -2.007 ; dacLIN_SIG[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a40~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.607     ; 2.713      ;
; -2.006 ; dacRIN_SIG[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a295~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.573     ; 2.746      ;
; -2.005 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a44~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.596     ; 2.722      ;
; -2.004 ; dacRIN_SIG[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a217~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.570     ; 2.747      ;
; -2.003 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a200~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.605     ; 2.711      ;
; -1.998 ; dacLIN_SIG[2]  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[13]                                                                                                                                        ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.468     ; 2.812      ;
; -1.995 ; dacRIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a189~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.596     ; 2.712      ;
; -1.993 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a69~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.556     ; 2.750      ;
; -1.991 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a101~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.566     ; 2.738      ;
; -1.991 ; dacLIN_SIG[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a352~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.539     ; 2.765      ;
; -1.985 ; dacRIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a395~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.592     ; 2.706      ;
; -1.984 ; dacRIN_SIG[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a243~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.584     ; 2.713      ;
; -1.983 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a199~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.544     ; 2.752      ;
; -1.982 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a127~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.558     ; 2.737      ;
; -1.982 ; adcdat         ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[0]                                                                                                                                        ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.887     ; 0.710      ;
; -1.977 ; dacLIN_SIG[3]  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[14]                                                                                                                                        ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.468     ; 2.791      ;
; -1.976 ; dacLIN_SIG[2]  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[11]                                                                                                                                        ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.468     ; 2.790      ;
; -1.976 ; dacLIN_SIG[3]  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[15]                                                                                                                                        ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.468     ; 2.790      ;
; -1.975 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a304~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.541     ; 2.747      ;
; -1.972 ; dacLIN_SIG[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a310~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.541     ; 2.744      ;
; -1.966 ; dacLIN_SIG[15] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a155~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.547     ; 2.732      ;
; -1.965 ; dacRIN_SIG[4]  ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[7]                                                                                                                                          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.849     ; 2.398      ;
; -1.962 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a329~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.530     ; 2.745      ;
; -1.961 ; dacRIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a265~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.556     ; 2.718      ;
+--------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.551  ; audio_codec_controller:AUDIO_CODEC_INST|dacData                                                               ; AUD_DACDAT~reg0                                                                                               ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 3.335        ; 2.327      ; 5.030      ;
; 1.434  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[10]                                                           ; dacLIN_SIG[10]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.353      ; 2.507      ;
; 1.501  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[14]                                                           ; dacLIN_SIG[14]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.353      ; 2.440      ;
; 1.544  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[8]                                                            ; dacLIN_SIG[8]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.353      ; 2.397      ;
; 1.571  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[15]                                                           ; dacLIN_SIG[15]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.353      ; 2.370      ;
; 1.590  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[12]                                                           ; dacLIN_SIG[12]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.353      ; 2.351      ;
; 1.618  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[6]                                                            ; dacLIN_SIG[6]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.347      ; 2.317      ;
; 1.643  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[14]                                                           ; dacRIN_SIG[14]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.363      ; 2.308      ;
; 1.650  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[15]                                                           ; dacRIN_SIG[15]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.363      ; 2.301      ;
; 1.651  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[13]                                                           ; dacRIN_SIG[13]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.363      ; 2.300      ;
; 1.677  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[13]                                                           ; dacLIN_SIG[13]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.353      ; 2.264      ;
; 1.678  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[3]                                                            ; dacRIN_SIG[3]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.356      ; 2.266      ;
; 1.689  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[10]                                                           ; dacRIN_SIG[10]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.363      ; 2.262      ;
; 1.703  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[12]                                                           ; dacRIN_SIG[12]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.363      ; 2.248      ;
; 1.708  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[7]                                                            ; dacRIN_SIG[7]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.357      ; 2.237      ;
; 1.709  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[9]                                                            ; dacRIN_SIG[9]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.363      ; 2.242      ;
; 1.716  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[4]                                                            ; dacRIN_SIG[4]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.357      ; 2.229      ;
; 1.720  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[11]                                                           ; dacLIN_SIG[11]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.353      ; 2.221      ;
; 1.732  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[2]                                                            ; dacRIN_SIG[2]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.357      ; 2.213      ;
; 1.738  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[11]                                                           ; dacRIN_SIG[11]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.363      ; 2.213      ;
; 1.746  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[8]                                                            ; dacRIN_SIG[8]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.363      ; 2.205      ;
; 1.748  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[5]                                                            ; dacRIN_SIG[5]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.357      ; 2.197      ;
; 1.749  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[2]                                                            ; dacLIN_SIG[2]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.347      ; 2.186      ;
; 1.758  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[5]                                                            ; dacLIN_SIG[5]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.347      ; 2.177      ;
; 1.760  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[6]                                                            ; dacRIN_SIG[6]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.357      ; 2.185      ;
; 1.794  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[4]                                                            ; dacLIN_SIG[4]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.347      ; 2.141      ;
; 1.796  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[9]                                                            ; dacLIN_SIG[9]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.353      ; 2.145      ;
; 1.826  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[3]                                                            ; dacLIN_SIG[3]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.347      ; 2.109      ;
; 1.842  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[7]                                                            ; dacLIN_SIG[7]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 2.347      ; 2.093      ;
; 15.647 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.062     ; 4.290      ;
; 15.810 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.062     ; 4.127      ;
; 15.912 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.067     ; 4.020      ;
; 15.936 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[18] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 3.991      ;
; 15.938 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.062     ; 3.999      ;
; 15.939 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.062     ; 3.998      ;
; 15.962 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.067     ; 3.970      ;
; 15.964 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[26] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.062     ; 3.973      ;
; 15.979 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 3.948      ;
; 15.980 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.067     ; 3.952      ;
; 15.981 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 3.946      ;
; 15.983 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 3.944      ;
; 15.984 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 3.943      ;
; 15.985 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 3.942      ;
; 15.991 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 3.936      ;
; 16.005 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.067     ; 3.927      ;
; 16.030 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.067     ; 3.902      ;
; 16.055 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.067     ; 3.877      ;
; 16.067 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.077     ; 3.855      ;
; 16.068 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[18] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 3.859      ;
; 16.075 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[23] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.062     ; 3.862      ;
; 16.101 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.057     ; 3.841      ;
; 16.103 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.067     ; 3.829      ;
; 16.104 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.062     ; 3.833      ;
; 16.111 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 3.816      ;
; 16.113 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.077     ; 3.809      ;
; 16.113 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 3.814      ;
; 16.114 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.077     ; 3.808      ;
; 16.115 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.077     ; 3.807      ;
; 16.115 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 3.812      ;
; 16.116 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 3.811      ;
; 16.117 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 3.810      ;
; 16.118 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.077     ; 3.804      ;
; 16.118 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.067     ; 3.814      ;
; 16.123 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 3.804      ;
; 16.139 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.067     ; 3.793      ;
; 16.168 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.067     ; 3.764      ;
; 16.189 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.067     ; 3.743      ;
; 16.193 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.067     ; 3.739      ;
; 16.199 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.077     ; 3.723      ;
; 16.200 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[18] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 3.727      ;
; 16.200 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.067     ; 3.732      ;
; 16.207 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[18] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 3.720      ;
; 16.214 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.062     ; 3.723      ;
; 16.216 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[26] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.067     ; 3.716      ;
; 16.216 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.067     ; 3.716      ;
; 16.222 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[26] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[18] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 3.705      ;
; 16.234 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[16] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 3.693      ;
; 16.236 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.067     ; 3.696      ;
; 16.239 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[26] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 3.688      ;
; 16.241 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[22] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 3.686      ;
; 16.242 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 3.685      ;
; 16.243 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[23] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 3.684      ;
; 16.243 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 3.684      ;
; 16.244 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[21] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 3.683      ;
; 16.245 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 3.682      ;
; 16.245 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.077     ; 3.677      ;
; 16.246 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.077     ; 3.676      ;
; 16.247 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 3.680      ;
; 16.247 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.077     ; 3.675      ;
; 16.248 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 3.679      ;
; 16.249 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 3.678      ;
; 16.250 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.077     ; 3.672      ;
; 16.250 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 3.677      ;
; 16.252 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 3.675      ;
; 16.254 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 3.673      ;
; 16.255 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 3.672      ;
; 16.255 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 3.672      ;
; 16.256 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 3.671      ;
; 16.258 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[6]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.069     ; 3.672      ;
; 16.260 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[19] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.070     ; 3.669      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.329 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[1]        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a327~porta_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.915      ;
; 0.339 ; audio_codec_controller:AUDIO_CODEC_INST|LEFT_MODE_SM                                                                                                         ; audio_codec_controller:AUDIO_CODEC_INST|LEFT_MODE_SM                                                                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Controla_delay:Delay_aud|currentState.Write_Read                                                                                                             ; Controla_delay:Delay_aud|currentState.Write_Read                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Controla_delay:Delay_aud|currentState.Only_read                                                                                                              ; Controla_delay:Delay_aud|currentState.Only_read                                                                                                                                                     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Controla_delay:Delay_aud|currentState.Only_write                                                                                                             ; Controla_delay:Delay_aud|currentState.Only_write                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Controla_delay:Delay_aud|currentState.Write_untillfull                                                                                                       ; Controla_delay:Delay_aud|currentState.Write_untillfull                                                                                                                                              ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.353 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_full            ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_full                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_non_empty       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_non_empty                                              ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.356 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[2]        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a327~porta_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.942      ;
; 0.357 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[0]        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a327~porta_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.943      ;
; 0.396 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[0]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[1]                                                                                                                                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.405 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|address_reg_b[0]                  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.647      ;
; 0.405 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|address_reg_b[1]                  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.647      ;
; 0.415 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[7]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[8]                                                                                                                                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.658      ;
; 0.415 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[11]                                                                                                 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[12]                                                                                                                                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.658      ;
; 0.416 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[6]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[7]                                                                                                                                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[8]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[9]                                                                                                                                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[4]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[5]                                                                                                                                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[9]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[10]                                                                                                                                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[10]                                                                                                 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[11]                                                                                                                                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
; 0.457 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[1]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a5~portb_address_reg0   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 0.980      ;
; 0.458 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[0]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a5~portb_address_reg0   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 0.981      ;
; 0.467 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a253~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 0.990      ;
; 0.467 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a5~portb_address_reg0   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 0.983      ;
; 0.471 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a5~portb_address_reg0   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 0.994      ;
; 0.475 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a14~portb_address_reg0  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 1.004      ;
; 0.478 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a14~portb_address_reg0  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 1.007      ;
; 0.483 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a222~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 1.018      ;
; 0.486 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a14~portb_address_reg0  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 1.015      ;
; 0.489 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a199~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.035      ;
; 0.489 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a222~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 1.024      ;
; 0.493 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a253~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 1.023      ;
; 0.494 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a5~portb_address_reg0   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 1.017      ;
; 0.494 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a5~portb_address_reg0   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 1.017      ;
; 0.496 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a5~portb_address_reg0   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 1.012      ;
; 0.498 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a248~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.045      ;
; 0.499 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a404~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.306      ; 1.006      ;
; 0.501 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a14~portb_address_reg0  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 1.037      ;
; 0.501 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a248~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.048      ;
; 0.503 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a14~portb_address_reg0  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 1.039      ;
; 0.507 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a43~portb_address_reg0  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.297      ; 1.005      ;
; 0.516 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a248~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.056      ;
; 0.519 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a199~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.065      ;
; 0.521 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a109~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.306      ; 1.028      ;
; 0.524 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a248~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.064      ;
; 0.526 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a253~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 1.056      ;
; 0.526 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a222~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.334      ; 1.061      ;
; 0.530 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a404~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.306      ; 1.037      ;
; 0.531 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a109~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.306      ; 1.038      ;
; 0.533 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a222~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.075      ;
; 0.535 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a222~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.077      ;
; 0.537 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a43~portb_address_reg0  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.304      ; 1.042      ;
; 0.543 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a109~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.313      ; 1.057      ;
; 0.544 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a109~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.306      ; 1.051      ;
; 0.546 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a43~portb_address_reg0  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.297      ; 1.044      ;
; 0.552 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a262~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 1.075      ;
; 0.553 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a404~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.306      ; 1.060      ;
; 0.554 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a248~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.094      ;
; 0.556 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[15] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|address_reg_b[2]                  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.798      ;
; 0.560 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a404~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.313      ; 1.074      ;
; 0.560 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[13]                                                                                                 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[14]                                                                                                                                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.803      ;
; 0.561 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a43~portb_address_reg0  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.297      ; 1.059      ;
; 0.567 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[3]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[4]                                                                                                                                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.810      ;
; 0.568 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[7]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[7]                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.828      ;
; 0.568 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[9]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[9]                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.828      ;
; 0.568 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[5]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[6]                                                                                                                                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.811      ;
; 0.570 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[1]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[1]                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.830      ;
; 0.570 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[1]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[2]                                                                                                                                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.813      ;
; 0.570 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[2]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[3]                                                                                                                                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.813      ;
; 0.570 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[12]                                                                                                 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[13]                                                                                                                                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.813      ;
; 0.572 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[10]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[10]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.832      ;
; 0.573 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[8]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[8]                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.833      ;
; 0.574 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[19]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[19]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.833      ;
; 0.574 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[21]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[21]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.833      ;
; 0.576 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[20]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[20]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.835      ;
; 0.578 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[2]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[2]                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.838      ;
; 0.580 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[3]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[3]                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.840      ;
; 0.581 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[11]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[11]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.841      ;
; 0.583 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[15]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[15]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.842      ;
; 0.584 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[17]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[17]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.843      ;
; 0.585 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[18]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[18]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.844      ;
; 0.586 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[13]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[13]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.845      ;
; 0.586 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[23]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[23]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.845      ;
; 0.587 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[12]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[12]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.846      ;
; 0.587 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[6]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[6]                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.847      ;
; 0.587 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[13]                                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.829      ;
; 0.588 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[14]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[14]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.847      ;
; 0.588 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[4]        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a327~porta_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.174      ;
; 0.589 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[16]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[16]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.848      ;
; 0.589 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[14]                                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.831      ;
; 0.590 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[22]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[22]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.849      ;
; 0.592 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[5]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[5]                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.852      ;
; 0.592 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[15] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[15]                                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.834      ;
; 0.594 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[4]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[4]                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.854      ;
; 0.595 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[0]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[0]                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.855      ;
; 0.598 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[7]        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[7]                                               ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.841      ;
; 0.599 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[3]        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[3]                                               ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[5]        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[5]                                               ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[11]       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[11]                                              ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[2]        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a93~porta_address_reg0  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.192      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                              ;
+-------+-----------------------------------------------------+---------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.365 ; RESET_DELAY:INST_DELAY_RESET|Cont[0]                ; RESET_DELAY:INST_DELAY_RESET|Cont[0]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.387 ; RESET_DELAY:INST_DELAY_RESET|Cont[19]               ; RESET_DELAY:INST_DELAY_RESET|Cont[19] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.630      ;
; 0.495 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[6]  ; dacRIN_SIG[6]                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 2.888      ; 1.960      ;
; 0.507 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[7]  ; dacLIN_SIG[7]                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 2.879      ; 1.963      ;
; 0.507 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[5]  ; dacRIN_SIG[5]                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 2.888      ; 1.972      ;
; 0.514 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[11] ; dacRIN_SIG[11]                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 2.894      ; 1.985      ;
; 0.527 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[3]  ; dacLIN_SIG[3]                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 2.879      ; 1.983      ;
; 0.532 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[12] ; dacRIN_SIG[12]                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 2.894      ; 2.003      ;
; 0.540 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[4]  ; dacRIN_SIG[4]                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 2.888      ; 2.005      ;
; 0.545 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[9]  ; dacRIN_SIG[9]                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 2.894      ; 2.016      ;
; 0.569 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[4]  ; dacLIN_SIG[4]                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 2.879      ; 2.025      ;
; 0.574 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[9]  ; dacLIN_SIG[9]                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 2.885      ; 2.036      ;
; 0.576 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[3]  ; dacRIN_SIG[3]                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 2.888      ; 2.041      ;
; 0.586 ; RESET_DELAY:INST_DELAY_RESET|Cont[5]                ; RESET_DELAY:INST_DELAY_RESET|Cont[5]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; RESET_DELAY:INST_DELAY_RESET|Cont[7]                ; RESET_DELAY:INST_DELAY_RESET|Cont[7]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; RESET_DELAY:INST_DELAY_RESET|Cont[13]               ; RESET_DELAY:INST_DELAY_RESET|Cont[13] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; RESET_DELAY:INST_DELAY_RESET|Cont[10]               ; RESET_DELAY:INST_DELAY_RESET|Cont[10] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[5]  ; dacLIN_SIG[5]                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 2.879      ; 2.044      ;
; 0.588 ; RESET_DELAY:INST_DELAY_RESET|Cont[6]                ; RESET_DELAY:INST_DELAY_RESET|Cont[6]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; RESET_DELAY:INST_DELAY_RESET|Cont[12]               ; RESET_DELAY:INST_DELAY_RESET|Cont[12] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; RESET_DELAY:INST_DELAY_RESET|Cont[15]               ; RESET_DELAY:INST_DELAY_RESET|Cont[15] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; RESET_DELAY:INST_DELAY_RESET|Cont[16]               ; RESET_DELAY:INST_DELAY_RESET|Cont[16] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.831      ;
; 0.589 ; RESET_DELAY:INST_DELAY_RESET|Cont[2]                ; RESET_DELAY:INST_DELAY_RESET|Cont[2]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; RESET_DELAY:INST_DELAY_RESET|Cont[4]                ; RESET_DELAY:INST_DELAY_RESET|Cont[4]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; RESET_DELAY:INST_DELAY_RESET|Cont[14]               ; RESET_DELAY:INST_DELAY_RESET|Cont[14] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; RESET_DELAY:INST_DELAY_RESET|Cont[11]               ; RESET_DELAY:INST_DELAY_RESET|Cont[11] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; RESET_DELAY:INST_DELAY_RESET|Cont[3]                ; RESET_DELAY:INST_DELAY_RESET|Cont[3]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.834      ;
; 0.591 ; RESET_DELAY:INST_DELAY_RESET|Cont[18]               ; RESET_DELAY:INST_DELAY_RESET|Cont[18] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.834      ;
; 0.593 ; RESET_DELAY:INST_DELAY_RESET|Cont[17]               ; RESET_DELAY:INST_DELAY_RESET|Cont[17] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.836      ;
; 0.596 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[13] ; dacRIN_SIG[13]                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 2.894      ; 2.067      ;
; 0.599 ; RESET_DELAY:INST_DELAY_RESET|Cont[9]                ; RESET_DELAY:INST_DELAY_RESET|Cont[9]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.601 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[8]  ; dacRIN_SIG[8]                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 2.894      ; 2.072      ;
; 0.602 ; RESET_DELAY:INST_DELAY_RESET|Cont[8]                ; RESET_DELAY:INST_DELAY_RESET|Cont[8]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.607 ; RESET_DELAY:INST_DELAY_RESET|Cont[1]                ; RESET_DELAY:INST_DELAY_RESET|Cont[1]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.850      ;
; 0.608 ; RESET_DELAY:INST_DELAY_RESET|Cont[0]                ; RESET_DELAY:INST_DELAY_RESET|Cont[1]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 0.851      ;
; 0.612 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[14] ; dacRIN_SIG[14]                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 2.894      ; 2.083      ;
; 0.614 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[15] ; dacRIN_SIG[15]                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 2.894      ; 2.085      ;
; 0.616 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[2]  ; dacLIN_SIG[2]                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 2.879      ; 2.072      ;
; 0.635 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[2]  ; dacRIN_SIG[2]                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 2.888      ; 2.100      ;
; 0.643 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[11] ; dacLIN_SIG[11]                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 2.885      ; 2.105      ;
; 0.659 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[7]  ; dacRIN_SIG[7]                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 2.888      ; 2.124      ;
; 0.681 ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[10] ; dacRIN_SIG[10]                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 2.894      ; 2.152      ;
; 0.688 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[13] ; dacLIN_SIG[13]                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 2.885      ; 2.150      ;
; 0.720 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[12] ; dacLIN_SIG[12]                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 2.885      ; 2.182      ;
; 0.735 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[15] ; dacLIN_SIG[15]                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 2.885      ; 2.197      ;
; 0.771 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[6]  ; dacLIN_SIG[6]                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 2.879      ; 2.227      ;
; 0.782 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[8]  ; dacLIN_SIG[8]                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 2.885      ; 2.244      ;
; 0.813 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[14] ; dacLIN_SIG[14]                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 2.885      ; 2.275      ;
; 0.874 ; RESET_DELAY:INST_DELAY_RESET|Cont[10]               ; RESET_DELAY:INST_DELAY_RESET|Cont[11] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.117      ;
; 0.874 ; RESET_DELAY:INST_DELAY_RESET|Cont[16]               ; RESET_DELAY:INST_DELAY_RESET|Cont[17] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.117      ;
; 0.874 ; RESET_DELAY:INST_DELAY_RESET|Cont[5]                ; RESET_DELAY:INST_DELAY_RESET|Cont[6]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.117      ;
; 0.874 ; RESET_DELAY:INST_DELAY_RESET|Cont[13]               ; RESET_DELAY:INST_DELAY_RESET|Cont[14] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.117      ;
; 0.874 ; RESET_DELAY:INST_DELAY_RESET|Cont[7]                ; RESET_DELAY:INST_DELAY_RESET|Cont[8]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.117      ;
; 0.875 ; RESET_DELAY:INST_DELAY_RESET|Cont[6]                ; RESET_DELAY:INST_DELAY_RESET|Cont[7]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.118      ;
; 0.875 ; RESET_DELAY:INST_DELAY_RESET|Cont[12]               ; RESET_DELAY:INST_DELAY_RESET|Cont[13] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.118      ;
; 0.876 ; RESET_DELAY:INST_DELAY_RESET|Cont[4]                ; RESET_DELAY:INST_DELAY_RESET|Cont[5]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.119      ;
; 0.876 ; RESET_DELAY:INST_DELAY_RESET|Cont[14]               ; RESET_DELAY:INST_DELAY_RESET|Cont[15] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.119      ;
; 0.876 ; RESET_DELAY:INST_DELAY_RESET|Cont[2]                ; RESET_DELAY:INST_DELAY_RESET|Cont[3]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.119      ;
; 0.876 ; RESET_DELAY:INST_DELAY_RESET|Cont[15]               ; RESET_DELAY:INST_DELAY_RESET|Cont[16] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.119      ;
; 0.876 ; RESET_DELAY:INST_DELAY_RESET|Cont[0]                ; RESET_DELAY:INST_DELAY_RESET|Cont[2]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.119      ;
; 0.878 ; RESET_DELAY:INST_DELAY_RESET|Cont[18]               ; RESET_DELAY:INST_DELAY_RESET|Cont[19] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.121      ;
; 0.878 ; RESET_DELAY:INST_DELAY_RESET|Cont[11]               ; RESET_DELAY:INST_DELAY_RESET|Cont[12] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.121      ;
; 0.879 ; RESET_DELAY:INST_DELAY_RESET|Cont[3]                ; RESET_DELAY:INST_DELAY_RESET|Cont[4]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.122      ;
; 0.880 ; RESET_DELAY:INST_DELAY_RESET|Cont[1]                ; RESET_DELAY:INST_DELAY_RESET|Cont[2]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.123      ;
; 0.881 ; RESET_DELAY:INST_DELAY_RESET|Cont[17]               ; RESET_DELAY:INST_DELAY_RESET|Cont[18] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.124      ;
; 0.884 ; RESET_DELAY:INST_DELAY_RESET|Cont[9]                ; RESET_DELAY:INST_DELAY_RESET|Cont[10] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.075      ; 1.130      ;
; 0.885 ; RESET_DELAY:INST_DELAY_RESET|Cont[7]                ; RESET_DELAY:INST_DELAY_RESET|Cont[9]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; RESET_DELAY:INST_DELAY_RESET|Cont[5]                ; RESET_DELAY:INST_DELAY_RESET|Cont[7]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; RESET_DELAY:INST_DELAY_RESET|Cont[13]               ; RESET_DELAY:INST_DELAY_RESET|Cont[15] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.887 ; RESET_DELAY:INST_DELAY_RESET|Cont[15]               ; RESET_DELAY:INST_DELAY_RESET|Cont[17] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.130      ;
; 0.887 ; RESET_DELAY:INST_DELAY_RESET|Cont[0]                ; RESET_DELAY:INST_DELAY_RESET|Cont[3]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.130      ;
; 0.888 ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[10] ; dacLIN_SIG[10]                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; -1.664       ; 2.885      ; 2.350      ;
; 0.889 ; RESET_DELAY:INST_DELAY_RESET|Cont[11]               ; RESET_DELAY:INST_DELAY_RESET|Cont[13] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; RESET_DELAY:INST_DELAY_RESET|Cont[8]                ; RESET_DELAY:INST_DELAY_RESET|Cont[9]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; RESET_DELAY:INST_DELAY_RESET|Cont[3]                ; RESET_DELAY:INST_DELAY_RESET|Cont[5]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.891 ; RESET_DELAY:INST_DELAY_RESET|Cont[1]                ; RESET_DELAY:INST_DELAY_RESET|Cont[3]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.134      ;
; 0.892 ; RESET_DELAY:INST_DELAY_RESET|Cont[17]               ; RESET_DELAY:INST_DELAY_RESET|Cont[19] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.895 ; RESET_DELAY:INST_DELAY_RESET|Cont[9]                ; RESET_DELAY:INST_DELAY_RESET|Cont[11] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.075      ; 1.141      ;
; 0.973 ; RESET_DELAY:INST_DELAY_RESET|Cont[10]               ; RESET_DELAY:INST_DELAY_RESET|Cont[12] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.216      ;
; 0.973 ; RESET_DELAY:INST_DELAY_RESET|Cont[16]               ; RESET_DELAY:INST_DELAY_RESET|Cont[18] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.216      ;
; 0.974 ; RESET_DELAY:INST_DELAY_RESET|Cont[12]               ; RESET_DELAY:INST_DELAY_RESET|Cont[14] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.217      ;
; 0.974 ; RESET_DELAY:INST_DELAY_RESET|Cont[6]                ; RESET_DELAY:INST_DELAY_RESET|Cont[8]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.217      ;
; 0.975 ; RESET_DELAY:INST_DELAY_RESET|Cont[4]                ; RESET_DELAY:INST_DELAY_RESET|Cont[6]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.218      ;
; 0.975 ; RESET_DELAY:INST_DELAY_RESET|Cont[14]               ; RESET_DELAY:INST_DELAY_RESET|Cont[16] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.218      ;
; 0.975 ; RESET_DELAY:INST_DELAY_RESET|Cont[2]                ; RESET_DELAY:INST_DELAY_RESET|Cont[4]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.218      ;
; 0.981 ; RESET_DELAY:INST_DELAY_RESET|Cont[7]                ; RESET_DELAY:INST_DELAY_RESET|Cont[10] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.075      ; 1.227      ;
; 0.984 ; RESET_DELAY:INST_DELAY_RESET|Cont[10]               ; RESET_DELAY:INST_DELAY_RESET|Cont[13] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.227      ;
; 0.984 ; RESET_DELAY:INST_DELAY_RESET|Cont[16]               ; RESET_DELAY:INST_DELAY_RESET|Cont[19] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.227      ;
; 0.984 ; RESET_DELAY:INST_DELAY_RESET|Cont[5]                ; RESET_DELAY:INST_DELAY_RESET|Cont[8]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.227      ;
; 0.984 ; RESET_DELAY:INST_DELAY_RESET|Cont[13]               ; RESET_DELAY:INST_DELAY_RESET|Cont[16] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.227      ;
; 0.985 ; RESET_DELAY:INST_DELAY_RESET|Cont[6]                ; RESET_DELAY:INST_DELAY_RESET|Cont[9]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.228      ;
; 0.985 ; RESET_DELAY:INST_DELAY_RESET|Cont[12]               ; RESET_DELAY:INST_DELAY_RESET|Cont[15] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.228      ;
; 0.985 ; RESET_DELAY:INST_DELAY_RESET|Cont[8]                ; RESET_DELAY:INST_DELAY_RESET|Cont[10] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.075      ; 1.231      ;
; 0.986 ; RESET_DELAY:INST_DELAY_RESET|Cont[4]                ; RESET_DELAY:INST_DELAY_RESET|Cont[7]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.229      ;
; 0.986 ; RESET_DELAY:INST_DELAY_RESET|Cont[14]               ; RESET_DELAY:INST_DELAY_RESET|Cont[17] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.229      ;
; 0.986 ; RESET_DELAY:INST_DELAY_RESET|Cont[2]                ; RESET_DELAY:INST_DELAY_RESET|Cont[5]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.229      ;
; 0.986 ; RESET_DELAY:INST_DELAY_RESET|Cont[15]               ; RESET_DELAY:INST_DELAY_RESET|Cont[18] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.229      ;
; 0.986 ; RESET_DELAY:INST_DELAY_RESET|Cont[0]                ; RESET_DELAY:INST_DELAY_RESET|Cont[4]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.229      ;
; 0.988 ; RESET_DELAY:INST_DELAY_RESET|Cont[11]               ; RESET_DELAY:INST_DELAY_RESET|Cont[14] ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.231      ;
; 0.989 ; RESET_DELAY:INST_DELAY_RESET|Cont[3]                ; RESET_DELAY:INST_DELAY_RESET|Cont[6]  ; CLOCK_50                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.232      ;
+-------+-----------------------------------------------------+---------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                      ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -3.050 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[7]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.880     ; 1.785      ;
; -3.050 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[6]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.880     ; 1.785      ;
; -3.050 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[5]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.880     ; 1.785      ;
; -3.050 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[4]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.880     ; 1.785      ;
; -3.050 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[2]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.880     ; 1.785      ;
; -3.050 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[3]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.880     ; 1.785      ;
; -3.050 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[2]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.880     ; 1.785      ;
; -3.050 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[3]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.880     ; 1.785      ;
; -3.050 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[4]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.880     ; 1.785      ;
; -3.050 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[5]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.880     ; 1.785      ;
; -3.050 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[6]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.880     ; 1.785      ;
; -3.050 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[7]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.880     ; 1.785      ;
; -3.028 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[0]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.886     ; 1.757      ;
; -3.028 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[1]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.886     ; 1.757      ;
; -3.028 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[2]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.886     ; 1.757      ;
; -3.028 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[3]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.886     ; 1.757      ;
; -3.028 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[4]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.886     ; 1.757      ;
; -3.028 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[5]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.886     ; 1.757      ;
; -3.028 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[6]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.886     ; 1.757      ;
; -3.028 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[7]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.886     ; 1.757      ;
; -3.028 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[8]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.886     ; 1.757      ;
; -3.028 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[9]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.886     ; 1.757      ;
; -3.028 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[10] ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.886     ; 1.757      ;
; -3.028 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[11] ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.886     ; 1.757      ;
; -3.028 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[12] ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.886     ; 1.757      ;
; -3.028 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[13] ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.886     ; 1.757      ;
; -3.028 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[14] ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.886     ; 1.757      ;
; -2.793 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[15]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.886     ; 1.522      ;
; -2.793 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[14]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.886     ; 1.522      ;
; -2.793 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[13]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.886     ; 1.522      ;
; -2.793 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[12]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.886     ; 1.522      ;
; -2.793 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[11]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.886     ; 1.522      ;
; -2.793 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[10]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.886     ; 1.522      ;
; -2.793 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[9]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.886     ; 1.522      ;
; -2.793 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[8]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.886     ; 1.522      ;
; -2.793 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[15]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.886     ; 1.522      ;
; -2.793 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[8]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.886     ; 1.522      ;
; -2.793 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[9]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.886     ; 1.522      ;
; -2.793 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[10]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.886     ; 1.522      ;
; -2.793 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[11]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.886     ; 1.522      ;
; -2.793 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[12]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.886     ; 1.522      ;
; -2.793 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[13]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.886     ; 1.522      ;
; -2.793 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[14]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -2.886     ; 1.522      ;
; -1.339 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[14]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.841     ; 1.780      ;
; -1.339 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[13]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.841     ; 1.780      ;
; -1.339 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[12]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.841     ; 1.780      ;
; -1.339 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[11]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.841     ; 1.780      ;
; -1.339 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[10]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.841     ; 1.780      ;
; -1.339 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[9]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.841     ; 1.780      ;
; -1.339 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[8]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.841     ; 1.780      ;
; -1.339 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[7]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.841     ; 1.780      ;
; -1.339 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[6]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.841     ; 1.780      ;
; -1.339 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[5]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.841     ; 1.780      ;
; -1.339 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[4]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.841     ; 1.780      ;
; -1.339 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[3]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.841     ; 1.780      ;
; -1.339 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[2]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.841     ; 1.780      ;
; -1.339 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[1]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.841     ; 1.780      ;
; -1.339 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[0]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.841     ; 1.780      ;
; -1.271 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|dacData              ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.851     ; 1.702      ;
; -1.007 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[0]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.458     ; 1.831      ;
; -0.914 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[0]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.471     ; 1.725      ;
; -0.914 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[1]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.471     ; 1.725      ;
; -0.914 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[2]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.471     ; 1.725      ;
; -0.914 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[3]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.471     ; 1.725      ;
; -0.914 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[4]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.471     ; 1.725      ;
; -0.914 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[5]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.471     ; 1.725      ;
; -0.914 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[7]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.471     ; 1.725      ;
; -0.914 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[8]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.471     ; 1.725      ;
; -0.914 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[9]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.471     ; 1.725      ;
; -0.914 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[10]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.471     ; 1.725      ;
; -0.914 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[11]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.471     ; 1.725      ;
; -0.914 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[6]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.471     ; 1.725      ;
; -0.889 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[9]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.469     ; 1.702      ;
; -0.889 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[10]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.469     ; 1.702      ;
; -0.889 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[11]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.469     ; 1.702      ;
; -0.889 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[12]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.469     ; 1.702      ;
; -0.889 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[13]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.469     ; 1.702      ;
; -0.889 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[14]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.469     ; 1.702      ;
; -0.889 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[15]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.469     ; 1.702      ;
; -0.881 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[12]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.467     ; 1.696      ;
; -0.881 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[13]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.467     ; 1.696      ;
; -0.881 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[14]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.467     ; 1.696      ;
; -0.881 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[15]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.467     ; 1.696      ;
; -0.881 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[16]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.467     ; 1.696      ;
; -0.881 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[17]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.467     ; 1.696      ;
; -0.881 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[18]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.467     ; 1.696      ;
; -0.881 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[19]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.467     ; 1.696      ;
; -0.881 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[20]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.467     ; 1.696      ;
; -0.881 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[21]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.467     ; 1.696      ;
; -0.881 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[22]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.467     ; 1.696      ;
; -0.881 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[23]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.467     ; 1.696      ;
; -0.881 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[1]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.467     ; 1.696      ;
; -0.881 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[5]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.467     ; 1.696      ;
; -0.881 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[8]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.467     ; 1.696      ;
; -0.540 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_Read             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.498     ; 1.324      ;
; -0.540 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_read              ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.498     ; 1.324      ;
; -0.540 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_write             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.498     ; 1.324      ;
; -0.540 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_untillfull       ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.498     ; 1.324      ;
; -0.509 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|LEFT_MODE_SM         ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.498     ; 1.293      ;
; -0.509 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|RL_DATA_OUT_VALID    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -2.498     ; 1.293      ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                          ;
+--------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.558 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; adcdat                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 3.390      ;
; 16.835 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[15]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 3.120      ;
; 16.835 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[2]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 3.120      ;
; 16.835 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[4]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 3.120      ;
; 16.835 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[5]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 3.120      ;
; 16.835 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[6]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 3.120      ;
; 16.835 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[7]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 3.120      ;
; 16.835 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[8]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 3.120      ;
; 16.835 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[9]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 3.120      ;
; 16.835 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[10]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 3.120      ;
; 16.835 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[11]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 3.120      ;
; 16.835 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[12]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 3.120      ;
; 16.835 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[13]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 3.120      ;
; 16.835 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[14]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 3.120      ;
; 16.835 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; AUD_DACDAT~reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 3.120      ;
; 16.844 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.103      ;
; 16.882 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[3]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.072      ;
; 17.045 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[15]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.900      ;
; 17.045 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[14]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.900      ;
; 17.045 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[13]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.900      ;
; 17.045 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[12]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.900      ;
; 17.045 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[11]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.900      ;
; 17.045 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[10]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.900      ;
; 17.045 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[9]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.900      ;
; 17.045 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[8]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.900      ;
; 17.045 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[7]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.900      ;
; 17.045 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[6]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.900      ;
; 17.045 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[5]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.900      ;
; 17.045 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[4]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.900      ;
; 17.045 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[2]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.900      ;
; 17.045 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[3]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.900      ;
; 17.672 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.265      ;
; 17.672 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.265      ;
; 17.672 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.265      ;
; 17.672 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.265      ;
; 17.672 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.265      ;
; 17.672 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.265      ;
; 17.672 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.265      ;
; 17.672 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.265      ;
; 17.672 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.265      ;
; 17.672 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.265      ;
; 17.672 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.265      ;
; 17.672 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.265      ;
; 17.672 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.265      ;
; 18.024 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 1.910      ;
; 18.024 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 1.910      ;
; 18.024 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 1.910      ;
; 18.024 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 1.910      ;
; 18.024 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 1.910      ;
; 18.024 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 1.910      ;
; 18.024 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 1.910      ;
; 18.024 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 1.910      ;
; 18.024 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 1.910      ;
; 18.024 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 1.910      ;
; 18.024 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 1.910      ;
; 18.171 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 1.761      ;
; 18.171 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 1.761      ;
; 18.171 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 1.761      ;
; 18.171 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 1.761      ;
; 18.171 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 1.761      ;
; 18.171 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 1.761      ;
; 18.171 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 1.761      ;
; 18.171 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 1.761      ;
+--------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                          ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.369 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.616      ;
; 1.369 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.616      ;
; 1.369 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.616      ;
; 1.369 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.616      ;
; 1.369 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.616      ;
; 1.369 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.616      ;
; 1.369 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.616      ;
; 1.369 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.616      ;
; 1.488 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.737      ;
; 1.488 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.737      ;
; 1.488 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.737      ;
; 1.488 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.737      ;
; 1.488 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.737      ;
; 1.488 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.737      ;
; 1.488 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.737      ;
; 1.488 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.737      ;
; 1.488 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.737      ;
; 1.488 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.737      ;
; 1.488 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.737      ;
; 1.818 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.070      ;
; 1.818 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.070      ;
; 1.818 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.070      ;
; 1.818 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.070      ;
; 1.818 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.070      ;
; 1.818 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.070      ;
; 1.818 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.070      ;
; 1.818 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.070      ;
; 1.818 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.070      ;
; 1.818 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.070      ;
; 1.818 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.070      ;
; 1.818 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.070      ;
; 1.818 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.070      ;
; 2.383 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[15]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.644      ;
; 2.383 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[14]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.644      ;
; 2.383 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[13]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.644      ;
; 2.383 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[12]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.644      ;
; 2.383 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[11]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.644      ;
; 2.383 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[10]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.644      ;
; 2.383 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[9]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.644      ;
; 2.383 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[8]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.644      ;
; 2.383 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[7]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.644      ;
; 2.383 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[6]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.644      ;
; 2.383 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[5]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.644      ;
; 2.383 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[4]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.644      ;
; 2.383 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[2]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.644      ;
; 2.383 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[3]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.644      ;
; 2.512 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[3]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.782      ;
; 2.553 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 2.815      ;
; 2.562 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[15]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.832      ;
; 2.562 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[2]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.832      ;
; 2.562 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[4]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.832      ;
; 2.562 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[5]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.832      ;
; 2.562 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[6]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.832      ;
; 2.562 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[7]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.832      ;
; 2.562 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[8]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.832      ;
; 2.562 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[9]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.832      ;
; 2.562 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[10]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.832      ;
; 2.562 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[11]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.832      ;
; 2.562 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[12]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.832      ;
; 2.562 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[13]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.832      ;
; 2.562 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[14]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.832      ;
; 2.562 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; AUD_DACDAT~reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.832      ;
; 2.794 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; adcdat                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.057      ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                      ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; 2.866 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|LEFT_MODE_SM         ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.952     ; 1.183      ;
; 2.866 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|RL_DATA_OUT_VALID    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.952     ; 1.183      ;
; 2.866 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLRSelect          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.952     ; 1.183      ;
; 2.866 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[2]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.952     ; 1.183      ;
; 2.866 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[3]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.952     ; 1.183      ;
; 2.866 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[4]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.952     ; 1.183      ;
; 2.866 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[6]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.952     ; 1.183      ;
; 2.866 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[7]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.952     ; 1.183      ;
; 2.888 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_Read             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.953     ; 1.204      ;
; 2.888 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_read              ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.953     ; 1.204      ;
; 2.888 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_write             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.953     ; 1.204      ;
; 2.888 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_untillfull       ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.953     ; 1.204      ;
; 3.207 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[12]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.920     ; 1.556      ;
; 3.207 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[13]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.920     ; 1.556      ;
; 3.207 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[14]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.920     ; 1.556      ;
; 3.207 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[15]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.920     ; 1.556      ;
; 3.207 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[16]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.920     ; 1.556      ;
; 3.207 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[17]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.920     ; 1.556      ;
; 3.207 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[18]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.920     ; 1.556      ;
; 3.207 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[19]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.920     ; 1.556      ;
; 3.207 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[20]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.920     ; 1.556      ;
; 3.207 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[21]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.920     ; 1.556      ;
; 3.207 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[22]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.920     ; 1.556      ;
; 3.207 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[23]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.920     ; 1.556      ;
; 3.207 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[1]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.920     ; 1.556      ;
; 3.207 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[5]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.920     ; 1.556      ;
; 3.207 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[8]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.920     ; 1.556      ;
; 3.215 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[9]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.921     ; 1.563      ;
; 3.215 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[10]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.921     ; 1.563      ;
; 3.215 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[11]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.921     ; 1.563      ;
; 3.215 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[12]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.921     ; 1.563      ;
; 3.215 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[13]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.921     ; 1.563      ;
; 3.215 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[14]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.921     ; 1.563      ;
; 3.215 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[15]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.921     ; 1.563      ;
; 3.244 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[0]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.923     ; 1.590      ;
; 3.244 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[1]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.923     ; 1.590      ;
; 3.244 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[2]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.923     ; 1.590      ;
; 3.244 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[3]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.923     ; 1.590      ;
; 3.244 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[4]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.923     ; 1.590      ;
; 3.244 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[5]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.923     ; 1.590      ;
; 3.244 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[7]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.923     ; 1.590      ;
; 3.244 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[8]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.923     ; 1.590      ;
; 3.244 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[9]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.923     ; 1.590      ;
; 3.244 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[10]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.923     ; 1.590      ;
; 3.244 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[11]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.923     ; 1.590      ;
; 3.244 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[6]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.923     ; 1.590      ;
; 3.352 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[0]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.909     ; 1.712      ;
; 3.613 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|dacData              ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.319     ; 1.563      ;
; 3.698 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[14]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.309     ; 1.658      ;
; 3.698 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[13]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.309     ; 1.658      ;
; 3.698 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[12]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.309     ; 1.658      ;
; 3.698 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[11]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.309     ; 1.658      ;
; 3.698 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[10]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.309     ; 1.658      ;
; 3.698 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[9]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.309     ; 1.658      ;
; 3.698 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[8]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.309     ; 1.658      ;
; 3.698 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[7]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.309     ; 1.658      ;
; 3.698 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[6]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.309     ; 1.658      ;
; 3.698 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[5]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.309     ; 1.658      ;
; 3.698 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[4]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.309     ; 1.658      ;
; 3.698 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[3]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.309     ; 1.658      ;
; 3.698 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[2]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.309     ; 1.658      ;
; 3.698 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[1]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.309     ; 1.658      ;
; 3.698 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[0]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -2.309     ; 1.658      ;
; 5.176 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[15]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.355     ; 1.423      ;
; 5.176 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[14]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.355     ; 1.423      ;
; 5.176 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[13]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.355     ; 1.423      ;
; 5.176 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[12]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.355     ; 1.423      ;
; 5.176 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[11]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.355     ; 1.423      ;
; 5.176 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[10]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.355     ; 1.423      ;
; 5.176 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[9]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.355     ; 1.423      ;
; 5.176 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[8]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.355     ; 1.423      ;
; 5.176 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[15]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.355     ; 1.423      ;
; 5.176 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[8]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.355     ; 1.423      ;
; 5.176 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[9]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.355     ; 1.423      ;
; 5.176 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[10]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.355     ; 1.423      ;
; 5.176 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[11]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.355     ; 1.423      ;
; 5.176 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[12]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.355     ; 1.423      ;
; 5.176 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[13]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.355     ; 1.423      ;
; 5.176 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[14]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.355     ; 1.423      ;
; 5.381 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[0]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.355     ; 1.628      ;
; 5.381 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[1]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.355     ; 1.628      ;
; 5.381 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[2]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.355     ; 1.628      ;
; 5.381 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[3]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.355     ; 1.628      ;
; 5.381 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[4]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.355     ; 1.628      ;
; 5.381 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[5]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.355     ; 1.628      ;
; 5.381 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[6]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.355     ; 1.628      ;
; 5.381 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[7]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.355     ; 1.628      ;
; 5.381 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[8]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.355     ; 1.628      ;
; 5.381 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[9]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.355     ; 1.628      ;
; 5.381 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[10] ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.355     ; 1.628      ;
; 5.381 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[11] ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.355     ; 1.628      ;
; 5.381 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[12] ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.355     ; 1.628      ;
; 5.381 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[13] ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.355     ; 1.628      ;
; 5.381 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[14] ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.355     ; 1.628      ;
; 5.398 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[7]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.349     ; 1.651      ;
; 5.398 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[6]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.349     ; 1.651      ;
; 5.398 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[5]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.349     ; 1.651      ;
; 5.398 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[4]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.349     ; 1.651      ;
; 5.398 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[2]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.349     ; 1.651      ;
; 5.398 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[3]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -2.349     ; 1.651      ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                            ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                        ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------+
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[0]                                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[1]                                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[2]                                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[3]                                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[4]                                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[5]                                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[6]                                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[7]                                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[8]                                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[9]                                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[17] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[19] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[20] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[6]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[10]                                                                                                ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[11]                                                                                                ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[12]                                                                                                ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[13]                                                                                                ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[14]                                                                                                ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[15]                                                                                                ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[2]                                                                                                 ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[3]                                                                                                 ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[4]                                                                                                 ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[5]                                                                                                 ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[6]                                                                                                 ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[7]                                                                                                 ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[8]                                                                                                 ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[9]                                                                                                 ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[3]                                                                                                 ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; AUD_DACDAT~reg0                                                                                               ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[10]                                                                         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[11]                                                                         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[12]                                                                         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[13]                                                                         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[14]                                                                         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[15]                                                                         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[16]                                                                         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[17]                                                                         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[18]                                                                         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[19]                                                                         ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                                           ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; adcdat                                                                                                        ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[16] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[18] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[21] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[22] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[23] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[26] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[10]                                                                                                ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[11]                                                                                                ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[12]                                                                                                ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[13]                                                                                                ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[14]                                                                                                ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[15]                                                                                                ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[2]                                                                                                 ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[4]                                                                                                 ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[5]                                                                                                 ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[6]                                                                                                 ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[7]                                                                                                 ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[8]                                                                                                 ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[9]                                                                                                 ;
; 9.799 ; 9.799        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0]                                                         ;
; 9.799 ; 9.799        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|observablevcoout                                               ;
; 9.828 ; 9.828        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                              ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[0]|clk                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[10]|clk                                 ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[11]|clk                                 ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[12]|clk                                 ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[13]|clk                                 ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[14]|clk                                 ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[15]|clk                                 ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[17]|clk                                 ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[19]|clk                                 ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[1]|clk                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[20]|clk                                 ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 41.357 ; 41.575       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[16]                                                                                                                                     ;
; 41.357 ; 41.575       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|Sample_delay_value[9]                                                                                                                                      ;
; 41.361 ; 41.579       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[0]                                                                                                                          ;
; 41.362 ; 41.580       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|currentState.Only_read                                                                                                                                     ;
; 41.362 ; 41.580       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|currentState.Only_write                                                                                                                                    ;
; 41.362 ; 41.580       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|currentState.Write_Read                                                                                                                                    ;
; 41.362 ; 41.580       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|currentState.Write_untillfull                                                                                                                              ;
; 41.362 ; 41.580       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[2]                                                                                                                          ;
; 41.362 ; 41.580       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[3]                                                                                                                          ;
; 41.362 ; 41.580       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[4]                                                                                                                          ;
; 41.362 ; 41.580       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[6]                                                                                                                          ;
; 41.362 ; 41.580       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[7]                                                                                                                          ;
; 41.362 ; 41.580       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|LEFT_MODE_SM                                                                                                                                ;
; 41.362 ; 41.580       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|RL_DATA_OUT_VALID                                                                                                                           ;
; 41.362 ; 41.580       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|adcLRSelect                                                                                                                                 ;
; 41.363 ; 41.581       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[0]                                                                                                                                    ;
; 41.363 ; 41.581       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[10]                                                                                                                                   ;
; 41.363 ; 41.581       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[11]                                                                                                                                   ;
; 41.363 ; 41.581       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[1]                                                                                                                                    ;
; 41.363 ; 41.581       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[2]                                                                                                                                    ;
; 41.363 ; 41.581       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[3]                                                                                                                                    ;
; 41.363 ; 41.581       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[4]                                                                                                                                    ;
; 41.363 ; 41.581       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[5]                                                                                                                                    ;
; 41.363 ; 41.581       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[6]                                                                                                                                    ;
; 41.363 ; 41.581       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[7]                                                                                                                                    ;
; 41.363 ; 41.581       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[8]                                                                                                                                    ;
; 41.363 ; 41.581       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[9]                                                                                                                                    ;
; 41.369 ; 41.587       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[10]                                                                                                                         ;
; 41.369 ; 41.587       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[11]                                                                                                                         ;
; 41.369 ; 41.587       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[12]                                                                                                                         ;
; 41.369 ; 41.587       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[13]                                                                                                                         ;
; 41.369 ; 41.587       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[14]                                                                                                                         ;
; 41.369 ; 41.587       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[15]                                                                                                                         ;
; 41.369 ; 41.587       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[9]                                                                                                                          ;
; 41.370 ; 41.588       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[1]                                                                                                                          ;
; 41.370 ; 41.588       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[5]                                                                                                                          ;
; 41.370 ; 41.588       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[8]                                                                                                                          ;
; 41.370 ; 41.588       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[12]                                                                                                                                   ;
; 41.370 ; 41.588       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[13]                                                                                                                                   ;
; 41.370 ; 41.588       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[14]                                                                                                                                   ;
; 41.370 ; 41.588       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[15]                                                                                                                                   ;
; 41.370 ; 41.588       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[16]                                                                                                                                   ;
; 41.370 ; 41.588       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[17]                                                                                                                                   ;
; 41.370 ; 41.588       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[18]                                                                                                                                   ;
; 41.370 ; 41.588       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[19]                                                                                                                                   ;
; 41.370 ; 41.588       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[20]                                                                                                                                   ;
; 41.370 ; 41.588       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[21]                                                                                                                                   ;
; 41.370 ; 41.588       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[22]                                                                                                                                   ;
; 41.370 ; 41.588       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|cont2[23]                                                                                                                                   ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[10] ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[11] ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[12] ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[13] ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[14] ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[15] ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[16] ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[8]  ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[9]  ;
; 41.377 ; 41.595       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[10]                              ;
; 41.377 ; 41.595       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[11]                              ;
; 41.377 ; 41.595       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[12]                              ;
; 41.377 ; 41.595       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[13]                              ;
; 41.377 ; 41.595       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[14]                              ;
; 41.377 ; 41.595       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[15]                              ;
; 41.377 ; 41.595       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[16]                              ;
; 41.377 ; 41.595       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[8]                               ;
; 41.377 ; 41.595       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[9]                               ;
; 41.378 ; 41.596       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_full                                   ;
; 41.378 ; 41.596       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_non_empty                              ;
; 41.378 ; 41.596       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[0]  ;
; 41.378 ; 41.596       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[1]  ;
; 41.378 ; 41.596       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[2]  ;
; 41.378 ; 41.596       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[3]  ;
; 41.378 ; 41.596       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[4]  ;
; 41.378 ; 41.596       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[5]  ;
; 41.378 ; 41.596       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[6]  ;
; 41.378 ; 41.596       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|cntr_vp7:count_usedw|counter_reg_bit[7]  ;
; 41.379 ; 41.597       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[10]                        ;
; 41.379 ; 41.597       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[11]                        ;
; 41.379 ; 41.597       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[12]                        ;
; 41.379 ; 41.597       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[13]                        ;
; 41.379 ; 41.597       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[14]                        ;
; 41.379 ; 41.597       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[15]                        ;
; 41.379 ; 41.597       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[16]                        ;
; 41.379 ; 41.597       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[8]                         ;
; 41.379 ; 41.597       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]                         ;
; 41.379 ; 41.597       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[0]                               ;
; 41.379 ; 41.597       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[1]                               ;
; 41.379 ; 41.597       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[2]                               ;
; 41.379 ; 41.597       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[3]                               ;
; 41.379 ; 41.597       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[4]                               ;
; 41.379 ; 41.597       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[5]                               ;
; 41.379 ; 41.597       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[6]                               ;
; 41.379 ; 41.597       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[7]                               ;
; 41.379 ; 41.597       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|address_reg_b[0]  ;
; 41.379 ; 41.597       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|address_reg_b[1]  ;
; 41.379 ; 41.597       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|address_reg_b[2]  ;
; 41.379 ; 41.597       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|address_reg_b[3]  ;
; 41.379 ; 41.597       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[0]                                                                                                                           ;
; 41.379 ; 41.597       ; 0.218          ; High Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[10]                                                                                                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+------------+------------+-------+-------+------------+-------------------------------------------------------+
; AUD_ADCDAT ; CLOCK_50   ; 2.647 ; 3.020 ; Rise       ; CLOCK_50                                              ;
; SW[*]      ; CLOCK_50   ; 8.601 ; 8.813 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; 8.601 ; 8.813 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; 5.380 ; 5.658 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; 5.281 ; 5.535 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; 5.519 ; 5.822 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; 5.426 ; 5.705 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; 5.220 ; 5.514 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; 5.770 ; 6.033 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; 5.403 ; 5.670 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; 5.411 ; 5.702 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; 5.573 ; 5.886 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[10]    ; CLOCK_50   ; 5.001 ; 5.292 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[11]    ; CLOCK_50   ; 5.379 ; 5.666 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[12]    ; CLOCK_50   ; 5.893 ; 6.207 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[13]    ; CLOCK_50   ; 5.243 ; 5.544 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[14]    ; CLOCK_50   ; 5.447 ; 5.720 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[15]    ; CLOCK_50   ; 5.554 ; 5.850 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[16]    ; CLOCK_50   ; 5.544 ; 5.845 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]    ; CLOCK_50   ; 4.859 ; 5.176 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+
; AUD_ADCDAT ; CLOCK_50   ; -2.190 ; -2.542 ; Rise       ; CLOCK_50                                              ;
; SW[*]      ; CLOCK_50   ; -4.079 ; -4.381 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; -4.885 ; -5.123 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; -4.596 ; -4.853 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; -4.501 ; -4.735 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; -4.743 ; -5.032 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; -4.639 ; -4.898 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; -4.455 ; -4.736 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; -4.984 ; -5.235 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; -4.631 ; -4.886 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; -4.624 ; -4.894 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; -4.794 ; -5.092 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[10]    ; CLOCK_50   ; -4.202 ; -4.472 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[11]    ; CLOCK_50   ; -4.593 ; -4.859 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[12]    ; CLOCK_50   ; -5.100 ; -5.400 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[13]    ; CLOCK_50   ; -4.477 ; -4.764 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[14]    ; CLOCK_50   ; -4.671 ; -4.932 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[15]    ; CLOCK_50   ; -4.775 ; -5.057 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[16]    ; CLOCK_50   ; -4.765 ; -5.052 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]    ; CLOCK_50   ; -4.079 ; -4.381 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+
; AUD_DACDAT  ; CLOCK_50   ; 10.924 ; 10.725 ; Rise       ; CLOCK_50                                              ;
; AUD_ADCLRCK ; CLOCK_50   ; 6.612  ; 6.540  ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ;        ; 2.605  ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK ; CLOCK_50   ; 6.596  ; 6.505  ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ;        ; 2.626  ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ; 2.464  ;        ; Fall       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ; 2.483  ;        ; Fall       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+
; AUD_DACDAT  ; CLOCK_50   ; 10.514 ; 10.318 ; Rise       ; CLOCK_50                                              ;
; AUD_ADCLRCK ; CLOCK_50   ; 5.946  ; 5.872  ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ;        ; 2.108  ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK ; CLOCK_50   ; 5.930  ; 5.838  ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ;        ; 2.128  ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ; 1.968  ;        ; Fall       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ; 1.986  ;        ; Fall       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.546 ; -11.190       ;
; CLOCK_50                                              ; 1.593  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.130 ; 0.000         ;
; CLOCK_50                                              ; 0.189 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                          ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.173 ; -47.539       ;
; CLOCK_50                                              ; 18.044 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                          ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; CLOCK_50                                              ; 0.694 ; 0.000         ;
; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.719 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CLOCK_50                                              ; 9.265  ; 0.000         ;
; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.416 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                          ;
+--------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -0.546 ; adcdat         ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[0]                                                                                                                                        ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.777     ; 0.372      ;
; -0.336 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a70~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.641     ; 1.987      ;
; -0.328 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a356~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.650     ; 1.970      ;
; -0.314 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a407~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.646     ; 1.960      ;
; -0.312 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a225~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.642     ; 1.962      ;
; -0.311 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a410~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.661     ; 1.942      ;
; -0.299 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a17~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.680     ; 1.911      ;
; -0.295 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a147~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.637     ; 1.950      ;
; -0.288 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a75~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.637     ; 1.943      ;
; -0.287 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a20~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.674     ; 1.905      ;
; -0.286 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a381~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.628     ; 1.950      ;
; -0.286 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a251~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.632     ; 1.946      ;
; -0.259 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a330~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.674     ; 1.877      ;
; -0.249 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a384~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.656     ; 1.885      ;
; -0.249 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a252~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.668     ; 1.873      ;
; -0.241 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a408~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.656     ; 1.877      ;
; -0.217 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a98~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.642     ; 1.867      ;
; -0.195 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a254~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.658     ; 1.829      ;
; -0.189 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a306~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.643     ; 1.838      ;
; -0.175 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a303~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.634     ; 1.833      ;
; -0.172 ; dacLIN_SIG[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a120~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.661     ; 1.803      ;
; -0.171 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a173~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.654     ; 1.809      ;
; -0.169 ; dacRIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a80~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.665     ; 1.796      ;
; -0.167 ; dacRIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a215~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.667     ; 1.792      ;
; -0.166 ; dacRIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a210~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.672     ; 1.786      ;
; -0.165 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a18~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.662     ; 1.795      ;
; -0.164 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a95~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.663     ; 1.793      ;
; -0.161 ; dacLIN_SIG[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a198~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.640     ; 1.813      ;
; -0.157 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a46~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.667     ; 1.782      ;
; -0.156 ; dacLIN_SIG[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a68~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.634     ; 1.814      ;
; -0.156 ; dacRIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a2~porta_datain_reg0   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.679     ; 1.769      ;
; -0.154 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a332~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.682     ; 1.764      ;
; -0.146 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a153~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.630     ; 1.808      ;
; -0.146 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a23~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.645     ; 1.793      ;
; -0.136 ; dacLIN_SIG[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a250~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.649     ; 1.779      ;
; -0.136 ; dacLIN_SIG[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a406~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.655     ; 1.773      ;
; -0.134 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a96~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.642     ; 1.784      ;
; -0.123 ; dacLIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a223~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.640     ; 1.775      ;
; -0.116 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a176~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.644     ; 1.764      ;
; -0.115 ; dacRIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a392~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.638     ; 1.769      ;
; -0.114 ; dacLIN_SIG[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a224~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.668     ; 1.738      ;
; -0.112 ; dacRIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a106~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.643     ; 1.761      ;
; -0.110 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a150~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.648     ; 1.754      ;
; -0.110 ; dacLIN_SIG[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a326~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.642     ; 1.760      ;
; -0.109 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a335~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.661     ; 1.740      ;
; -0.108 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a202~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.691     ; 1.709      ;
; -0.107 ; dacLIN_SIG[5]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a41~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.652     ; 1.747      ;
; -0.105 ; dacRIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a33~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.674     ; 1.723      ;
; -0.104 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a72~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.654     ; 1.742      ;
; -0.104 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a228~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.646     ; 1.750      ;
; -0.098 ; dacRIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a343~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.658     ; 1.732      ;
; -0.083 ; dacRIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a267~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.683     ; 1.692      ;
; -0.076 ; dacLIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a358~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.678     ; 1.690      ;
; -0.072 ; dacRIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a369~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.631     ; 1.733      ;
; -0.070 ; dacLIN_SIG[15] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a77~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.658     ; 1.704      ;
; -0.070 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a382~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.668     ; 1.694      ;
; -0.068 ; dacRIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a187~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.696     ; 1.664      ;
; -0.065 ; dacLIN_SIG[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a204~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.675     ; 1.682      ;
; -0.060 ; dacLIN_SIG[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a40~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.697     ; 1.655      ;
; -0.056 ; dacLIN_SIG[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a378~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.622     ; 1.726      ;
; -0.055 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a121~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.669     ; 1.678      ;
; -0.051 ; dacLIN_SIG[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a328~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.630     ; 1.713      ;
; -0.050 ; dacLIN_SIG[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a126~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.682     ; 1.660      ;
; -0.041 ; dacLIN_SIG[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a248~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.641     ; 1.692      ;
; -0.041 ; dacRIN_SIG[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a217~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.659     ; 1.674      ;
; -0.041 ; dacRIN_SIG[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a295~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.663     ; 1.670      ;
; -0.040 ; dacRIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a83~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.645     ; 1.687      ;
; -0.039 ; dacLIN_SIG[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a300~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.620     ; 1.711      ;
; -0.034 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a101~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.651     ; 1.675      ;
; -0.034 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a69~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.648     ; 1.678      ;
; -0.034 ; dacRIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a395~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.682     ; 1.644      ;
; -0.029 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a127~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.647     ; 1.674      ;
; -0.029 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a44~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.685     ; 1.636      ;
; -0.027 ; dacRIN_SIG[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a243~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.673     ; 1.646      ;
; -0.026 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a122~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.656     ; 1.662      ;
; -0.026 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a200~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.691     ; 1.627      ;
; -0.025 ; dacRIN_SIG[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a189~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.681     ; 1.636      ;
; -0.022 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a226~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.627     ; 1.687      ;
; -0.014 ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a199~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.636     ; 1.670      ;
; -0.013 ; dacLIN_SIG[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a49~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.673     ; 1.632      ;
; -0.011 ; dacRIN_SIG[4]  ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[14]                                                                                                                                         ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.795     ; 1.486      ;
; -0.010 ; dacLIN_SIG[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a352~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.626     ; 1.676      ;
; -0.010 ; dacRIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a265~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.641     ; 1.661      ;
; -0.007 ; dacLIN_SIG[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a310~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.624     ; 1.675      ;
; -0.005 ; dacLIN_SIG[15] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a155~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.643     ; 1.654      ;
; -0.003 ; dacLIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a304~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.625     ; 1.670      ;
; 0.001  ; dacRIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a212~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.672     ; 1.619      ;
; 0.003  ; dacLIN_SIG[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a414~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.655     ; 1.634      ;
; 0.005  ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a329~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.618     ; 1.669      ;
; 0.005  ; dacRIN_SIG[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a399~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.686     ; 1.601      ;
; 0.014  ; dacLIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a355~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.631     ; 1.647      ;
; 0.015  ; dacRIN_SIG[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a316~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.665     ; 1.612      ;
; 0.016  ; dacRIN_SIG[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a344~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.664     ; 1.612      ;
; 0.019  ; dacLIN_SIG[11] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a177~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.634     ; 1.639      ;
; 0.019  ; dacRIN_SIG[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a61~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.692     ; 1.581      ;
; 0.022  ; dacLIN_SIG[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a232~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.625     ; 1.645      ;
; 0.023  ; dacRIN_SIG[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a239~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.664     ; 1.605      ;
; 0.023  ; dacRIN_SIG[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a32~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.670     ; 1.599      ;
; 0.024  ; dacLIN_SIG[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a50~porta_datain_reg0  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.649     ; 1.619      ;
; 0.024  ; dacLIN_SIG[11] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a151~porta_datain_reg0 ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.630     ; 1.638      ;
+--------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 1.593  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[10]                                                           ; dacLIN_SIG[10]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 1.450      ; 1.433      ;
; 1.652  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[14]                                                           ; dacLIN_SIG[14]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 1.450      ; 1.374      ;
; 1.672  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[8]                                                            ; dacLIN_SIG[8]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 1.450      ; 1.354      ;
; 1.672  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[6]                                                            ; dacLIN_SIG[6]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 1.447      ; 1.351      ;
; 1.687  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[10]                                                           ; dacRIN_SIG[10]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 1.456      ; 1.345      ;
; 1.690  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[15]                                                           ; dacRIN_SIG[15]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 1.456      ; 1.342      ;
; 1.695  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[14]                                                           ; dacRIN_SIG[14]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 1.456      ; 1.337      ;
; 1.711  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[15]                                                           ; dacLIN_SIG[15]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 1.450      ; 1.315      ;
; 1.718  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[13]                                                           ; dacLIN_SIG[13]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 1.450      ; 1.308      ;
; 1.718  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[13]                                                           ; dacRIN_SIG[13]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 1.456      ; 1.314      ;
; 1.721  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[12]                                                           ; dacLIN_SIG[12]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 1.450      ; 1.305      ;
; 1.732  ; audio_codec_controller:AUDIO_CODEC_INST|dacData                                                               ; AUD_DACDAT~reg0                                                                                               ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 3.335        ; 1.480      ; 2.990      ;
; 1.732  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[3]                                                            ; dacRIN_SIG[3]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 1.453      ; 1.297      ;
; 1.733  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[9]                                                            ; dacRIN_SIG[9]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 1.456      ; 1.299      ;
; 1.746  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[7]                                                            ; dacRIN_SIG[7]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 1.453      ; 1.283      ;
; 1.748  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[12]                                                           ; dacRIN_SIG[12]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 1.456      ; 1.284      ;
; 1.753  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[11]                                                           ; dacLIN_SIG[11]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 1.450      ; 1.273      ;
; 1.753  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[8]                                                            ; dacRIN_SIG[8]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 1.456      ; 1.279      ;
; 1.757  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[11]                                                           ; dacRIN_SIG[11]                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 1.456      ; 1.275      ;
; 1.758  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[4]                                                            ; dacRIN_SIG[4]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 1.453      ; 1.271      ;
; 1.768  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[2]                                                            ; dacRIN_SIG[2]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 1.453      ; 1.261      ;
; 1.775  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[2]                                                            ; dacLIN_SIG[2]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 1.447      ; 1.248      ;
; 1.775  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[5]                                                            ; dacRIN_SIG[5]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 1.453      ; 1.254      ;
; 1.780  ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[6]                                                            ; dacRIN_SIG[6]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 1.453      ; 1.249      ;
; 1.801  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[5]                                                            ; dacLIN_SIG[5]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 1.447      ; 1.222      ;
; 1.808  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[9]                                                            ; dacLIN_SIG[9]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 1.450      ; 1.218      ;
; 1.809  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[4]                                                            ; dacLIN_SIG[4]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 1.447      ; 1.214      ;
; 1.848  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[3]                                                            ; dacLIN_SIG[3]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 1.447      ; 1.175      ;
; 1.852  ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[7]                                                            ; dacLIN_SIG[7]                                                                                                 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.669        ; 1.447      ; 1.171      ;
; 17.663 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.031     ; 2.293      ;
; 17.732 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.037     ; 2.218      ;
; 17.747 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.031     ; 2.209      ;
; 17.768 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.037     ; 2.182      ;
; 17.780 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.037     ; 2.170      ;
; 17.795 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.037     ; 2.155      ;
; 17.810 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[18] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.135      ;
; 17.815 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.031     ; 2.141      ;
; 17.816 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.037     ; 2.134      ;
; 17.817 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.037     ; 2.133      ;
; 17.823 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.031     ; 2.133      ;
; 17.829 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.037     ; 2.121      ;
; 17.832 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.113      ;
; 17.835 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.110      ;
; 17.836 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.109      ;
; 17.837 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.108      ;
; 17.838 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.107      ;
; 17.843 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.102      ;
; 17.843 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.037     ; 2.107      ;
; 17.845 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[26] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.031     ; 2.111      ;
; 17.865 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.037     ; 2.085      ;
; 17.865 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.037     ; 2.085      ;
; 17.883 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.037     ; 2.067      ;
; 17.887 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.047     ; 2.053      ;
; 17.889 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.037     ; 2.061      ;
; 17.891 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[26] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.037     ; 2.059      ;
; 17.892 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.037     ; 2.058      ;
; 17.894 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[18] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.051      ;
; 17.895 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[23] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.031     ; 2.061      ;
; 17.903 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.037     ; 2.047      ;
; 17.913 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.037     ; 2.037      ;
; 17.916 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.047     ; 2.024      ;
; 17.916 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.029      ;
; 17.917 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.047     ; 2.023      ;
; 17.918 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.047     ; 2.022      ;
; 17.918 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.026     ; 2.043      ;
; 17.919 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.026      ;
; 17.920 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.047     ; 2.020      ;
; 17.920 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.031     ; 2.036      ;
; 17.920 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.025      ;
; 17.921 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.024      ;
; 17.922 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.023      ;
; 17.927 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 2.018      ;
; 17.937 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.037     ; 2.013      ;
; 17.943 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.037     ; 2.007      ;
; 17.944 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.039     ; 2.004      ;
; 17.946 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.037     ; 2.004      ;
; 17.949 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.037     ; 2.001      ;
; 17.951 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[19] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.039     ; 1.997      ;
; 17.951 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.037     ; 1.999      ;
; 17.951 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[26] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.037     ; 1.999      ;
; 17.954 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[26] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.037     ; 1.996      ;
; 17.962 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[18] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 1.983      ;
; 17.962 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.037     ; 1.988      ;
; 17.970 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[16] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.031     ; 1.986      ;
; 17.970 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[18] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 1.975      ;
; 17.971 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.031     ; 1.985      ;
; 17.971 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.047     ; 1.969      ;
; 17.972 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[6]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.039     ; 1.976      ;
; 17.983 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[16] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 1.962      ;
; 17.984 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 1.961      ;
; 17.985 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[20] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.039     ; 1.963      ;
; 17.985 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.037     ; 1.965      ;
; 17.987 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 1.958      ;
; 17.987 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[19] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.039     ; 1.961      ;
; 17.988 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 1.957      ;
; 17.989 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 1.956      ;
; 17.989 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[26] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 1.956      ;
; 17.990 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[22] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 1.955      ;
; 17.990 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 1.955      ;
; 17.991 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; CLOCK_50                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 1.954      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.130 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[1]        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a327~porta_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.451      ;
; 0.143 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[2]        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a327~porta_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.464      ;
; 0.146 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[0]        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a327~porta_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.467      ;
; 0.173 ; audio_codec_controller:AUDIO_CODEC_INST|LEFT_MODE_SM                                                                                                         ; audio_codec_controller:AUDIO_CODEC_INST|LEFT_MODE_SM                                                                                                                                                ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.174 ; Controla_delay:Delay_aud|currentState.Write_Read                                                                                                             ; Controla_delay:Delay_aud|currentState.Write_Read                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Controla_delay:Delay_aud|currentState.Only_read                                                                                                              ; Controla_delay:Delay_aud|currentState.Only_read                                                                                                                                                     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Controla_delay:Delay_aud|currentState.Only_write                                                                                                             ; Controla_delay:Delay_aud|currentState.Only_write                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Controla_delay:Delay_aud|currentState.Write_untillfull                                                                                                       ; Controla_delay:Delay_aud|currentState.Write_untillfull                                                                                                                                              ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.182 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_full            ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_full                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_non_empty       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|a_fefifo_1ef:fifo_state|b_non_empty                                              ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.185 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[0]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[1]                                                                                                                                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.194 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|address_reg_b[0]                  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|address_reg_b[1]                  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.196 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[6]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[7]                                                                                                                                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.325      ;
; 0.196 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[7]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[8]                                                                                                                                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.325      ;
; 0.196 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[8]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[9]                                                                                                                                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.325      ;
; 0.196 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[11]                                                                                                 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[12]                                                                                                                                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.325      ;
; 0.197 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[4]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[5]                                                                                                                                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.326      ;
; 0.197 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[9]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[10]                                                                                                                                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.326      ;
; 0.198 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[10]                                                                                                 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[11]                                                                                                                                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.327      ;
; 0.207 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[1]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a5~portb_address_reg0   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.493      ;
; 0.210 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a253~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.496      ;
; 0.211 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a14~portb_address_reg0  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.505      ;
; 0.212 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[0]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a5~portb_address_reg0   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.498      ;
; 0.213 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a14~portb_address_reg0  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.507      ;
; 0.213 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a5~portb_address_reg0   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.493      ;
; 0.218 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a14~portb_address_reg0  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.512      ;
; 0.218 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a5~portb_address_reg0   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.504      ;
; 0.219 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a222~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.195      ; 0.518      ;
; 0.223 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a222~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.195      ; 0.522      ;
; 0.223 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a5~portb_address_reg0   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.509      ;
; 0.224 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a253~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.516      ;
; 0.224 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a199~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.205      ; 0.533      ;
; 0.226 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a248~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 0.537      ;
; 0.228 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a248~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 0.539      ;
; 0.229 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a14~portb_address_reg0  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 0.529      ;
; 0.229 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[4]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a5~portb_address_reg0   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.515      ;
; 0.230 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a5~portb_address_reg0   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.510      ;
; 0.231 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a14~portb_address_reg0  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 0.531      ;
; 0.232 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a248~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 0.537      ;
; 0.237 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a199~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.205      ; 0.546      ;
; 0.238 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a253~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.530      ;
; 0.240 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a248~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 0.545      ;
; 0.240 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a222~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.195      ; 0.539      ;
; 0.242 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a404~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 0.514      ;
; 0.244 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a222~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 0.549      ;
; 0.246 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[6]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a222~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 0.551      ;
; 0.246 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a109~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 0.518      ;
; 0.248 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[8]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a43~portb_address_reg0  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 0.513      ;
; 0.250 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a109~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 0.522      ;
; 0.252 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a248~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 0.557      ;
; 0.253 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[12] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a404~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 0.525      ;
; 0.253 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a109~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.531      ;
; 0.259 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[13]                                                                                                 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[14]                                                                                                                                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.388      ;
; 0.261 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a43~portb_address_reg0  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 0.532      ;
; 0.262 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a109~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 0.534      ;
; 0.264 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[10] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a43~portb_address_reg0  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 0.529      ;
; 0.265 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a262~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.551      ;
; 0.267 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[15] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|address_reg_b[2]                  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.392      ;
; 0.269 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[3]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[4]                                                                                                                                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.398      ;
; 0.269 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[5]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[6]                                                                                                                                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.398      ;
; 0.271 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a404~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 0.543      ;
; 0.271 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[1]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[2]                                                                                                                                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.400      ;
; 0.272 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[7]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a404~portb_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.550      ;
; 0.272 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[2]                                                                                                  ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[3]                                                                                                                                         ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.401      ;
; 0.272 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[12]                                                                                                 ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[13]                                                                                                                                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.401      ;
; 0.276 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[4]        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a327~porta_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.597      ;
; 0.277 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[9]  ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a43~portb_address_reg0  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 0.542      ;
; 0.279 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[2]        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a93~porta_address_reg0  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.605      ;
; 0.283 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[9]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[9]                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.417      ;
; 0.284 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[7]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[7]                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.418      ;
; 0.284 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[10]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[10]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.418      ;
; 0.285 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[1]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[1]                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.419      ;
; 0.285 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[8]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[8]                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.419      ;
; 0.285 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[19]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[19]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.419      ;
; 0.286 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[20]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[20]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.420      ;
; 0.286 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[21]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[21]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.420      ;
; 0.287 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[8]        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a379~porta_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.609      ;
; 0.288 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[11]       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a379~porta_address_reg0 ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.610      ;
; 0.289 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[2]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[2]                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.423      ;
; 0.289 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[3]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[3]                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.423      ;
; 0.290 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[11]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[11]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.424      ;
; 0.291 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[13]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[13]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.425      ;
; 0.291 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[15]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[15]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.425      ;
; 0.291 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[17]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[17]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.425      ;
; 0.291 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[23]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[23]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.425      ;
; 0.292 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[12]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[12]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.426      ;
; 0.292 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[18]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[18]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.426      ;
; 0.293 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[14]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[14]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.427      ;
; 0.293 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[16]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[16]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.427      ;
; 0.293 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[6]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[6]                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.427      ;
; 0.293 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[13] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[13]                                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.418      ;
; 0.294 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[22]                                                                                                            ; audio_codec_controller:AUDIO_CODEC_INST|cont2[22]                                                                                                                                                   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.428      ;
; 0.294 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[14] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[14]                                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[0]        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a15~porta_address_reg0  ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.615      ;
; 0.295 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[15] ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:rd_ptr_count|counter_reg_bit[15]                                        ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.420      ;
; 0.296 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[4]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[4]                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.430      ;
; 0.296 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[5]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[5]                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.430      ;
; 0.297 ; audio_codec_controller:AUDIO_CODEC_INST|cont2[0]                                                                                                             ; audio_codec_controller:AUDIO_CODEC_INST|cont2[0]                                                                                                                                                    ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.431      ;
; 0.299 ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[5]        ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|cntr_jpb:wr_ptr|counter_reg_bit[5]                                               ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.424      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.189 ; RESET_DELAY:INST_DELAY_RESET|Cont[0]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.192 ; RESET_DELAY:INST_DELAY_RESET|Cont[19]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[19]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.318      ;
; 0.292 ; RESET_DELAY:INST_DELAY_RESET|Cont[10]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[10]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; RESET_DELAY:INST_DELAY_RESET|Cont[11]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[11]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; RESET_DELAY:INST_DELAY_RESET|Cont[13]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; RESET_DELAY:INST_DELAY_RESET|Cont[2]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; RESET_DELAY:INST_DELAY_RESET|Cont[6]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; RESET_DELAY:INST_DELAY_RESET|Cont[7]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; RESET_DELAY:INST_DELAY_RESET|Cont[12]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; RESET_DELAY:INST_DELAY_RESET|Cont[14]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[14]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; RESET_DELAY:INST_DELAY_RESET|Cont[18]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[18]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; RESET_DELAY:INST_DELAY_RESET|Cont[16]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[16]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; RESET_DELAY:INST_DELAY_RESET|Cont[4]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; RESET_DELAY:INST_DELAY_RESET|Cont[5]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; RESET_DELAY:INST_DELAY_RESET|Cont[15]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; RESET_DELAY:INST_DELAY_RESET|Cont[3]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; RESET_DELAY:INST_DELAY_RESET|Cont[17]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[17]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.421      ;
; 0.300 ; RESET_DELAY:INST_DELAY_RESET|Cont[0]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; RESET_DELAY:INST_DELAY_RESET|Cont[8]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; RESET_DELAY:INST_DELAY_RESET|Cont[9]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; RESET_DELAY:INST_DELAY_RESET|Cont[1]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.441 ; RESET_DELAY:INST_DELAY_RESET|Cont[10]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[11]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.567      ;
; 0.442 ; RESET_DELAY:INST_DELAY_RESET|Cont[18]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[19]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; RESET_DELAY:INST_DELAY_RESET|Cont[12]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; RESET_DELAY:INST_DELAY_RESET|Cont[6]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.567      ;
; 0.442 ; RESET_DELAY:INST_DELAY_RESET|Cont[14]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; RESET_DELAY:INST_DELAY_RESET|Cont[2]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.567      ;
; 0.442 ; RESET_DELAY:INST_DELAY_RESET|Cont[16]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[17]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.568      ;
; 0.443 ; RESET_DELAY:INST_DELAY_RESET|Cont[4]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.568      ;
; 0.449 ; RESET_DELAY:INST_DELAY_RESET|Cont[8]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.450 ; RESET_DELAY:INST_DELAY_RESET|Cont[11]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; RESET_DELAY:INST_DELAY_RESET|Cont[13]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[14]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.576      ;
; 0.451 ; RESET_DELAY:INST_DELAY_RESET|Cont[7]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.576      ;
; 0.452 ; RESET_DELAY:INST_DELAY_RESET|Cont[0]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.577      ;
; 0.452 ; RESET_DELAY:INST_DELAY_RESET|Cont[5]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.577      ;
; 0.452 ; RESET_DELAY:INST_DELAY_RESET|Cont[15]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[16]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.578      ;
; 0.453 ; RESET_DELAY:INST_DELAY_RESET|Cont[17]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[18]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.579      ;
; 0.453 ; RESET_DELAY:INST_DELAY_RESET|Cont[3]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.578      ;
; 0.453 ; RESET_DELAY:INST_DELAY_RESET|Cont[11]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.579      ;
; 0.453 ; RESET_DELAY:INST_DELAY_RESET|Cont[13]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.579      ;
; 0.453 ; RESET_DELAY:INST_DELAY_RESET|Cont[1]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.578      ;
; 0.454 ; RESET_DELAY:INST_DELAY_RESET|Cont[7]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.579      ;
; 0.455 ; RESET_DELAY:INST_DELAY_RESET|Cont[9]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[10]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.583      ;
; 0.455 ; RESET_DELAY:INST_DELAY_RESET|Cont[5]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.580      ;
; 0.455 ; RESET_DELAY:INST_DELAY_RESET|Cont[0]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.580      ;
; 0.455 ; RESET_DELAY:INST_DELAY_RESET|Cont[15]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[17]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.581      ;
; 0.456 ; RESET_DELAY:INST_DELAY_RESET|Cont[17]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[19]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.582      ;
; 0.456 ; RESET_DELAY:INST_DELAY_RESET|Cont[3]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.581      ;
; 0.456 ; RESET_DELAY:INST_DELAY_RESET|Cont[1]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.581      ;
; 0.458 ; RESET_DELAY:INST_DELAY_RESET|Cont[9]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[11]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.586      ;
; 0.504 ; RESET_DELAY:INST_DELAY_RESET|Cont[10]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.630      ;
; 0.505 ; RESET_DELAY:INST_DELAY_RESET|Cont[12]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[14]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.631      ;
; 0.505 ; RESET_DELAY:INST_DELAY_RESET|Cont[6]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.630      ;
; 0.505 ; RESET_DELAY:INST_DELAY_RESET|Cont[14]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[16]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.631      ;
; 0.505 ; RESET_DELAY:INST_DELAY_RESET|Cont[16]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[18]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.631      ;
; 0.505 ; RESET_DELAY:INST_DELAY_RESET|Cont[2]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.630      ;
; 0.506 ; RESET_DELAY:INST_DELAY_RESET|Cont[4]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.631      ;
; 0.507 ; RESET_DELAY:INST_DELAY_RESET|Cont[10]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.633      ;
; 0.508 ; RESET_DELAY:INST_DELAY_RESET|Cont[12]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.634      ;
; 0.508 ; RESET_DELAY:INST_DELAY_RESET|Cont[6]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.633      ;
; 0.508 ; RESET_DELAY:INST_DELAY_RESET|Cont[14]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[17]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.634      ;
; 0.508 ; RESET_DELAY:INST_DELAY_RESET|Cont[16]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[19]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.634      ;
; 0.508 ; RESET_DELAY:INST_DELAY_RESET|Cont[2]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.633      ;
; 0.509 ; RESET_DELAY:INST_DELAY_RESET|Cont[8]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[10]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.637      ;
; 0.509 ; RESET_DELAY:INST_DELAY_RESET|Cont[4]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.634      ;
; 0.512 ; RESET_DELAY:INST_DELAY_RESET|Cont[8]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[11]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.640      ;
; 0.514 ; RESET_DELAY:INST_DELAY_RESET|Cont[7]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[10]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.642      ;
; 0.516 ; RESET_DELAY:INST_DELAY_RESET|Cont[11]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[14]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.642      ;
; 0.516 ; RESET_DELAY:INST_DELAY_RESET|Cont[13]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[16]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.642      ;
; 0.517 ; RESET_DELAY:INST_DELAY_RESET|Cont[7]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[11]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.645      ;
; 0.518 ; RESET_DELAY:INST_DELAY_RESET|Cont[5]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.643      ;
; 0.518 ; RESET_DELAY:INST_DELAY_RESET|Cont[15]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[18]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.644      ;
; 0.518 ; RESET_DELAY:INST_DELAY_RESET|Cont[0]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.643      ;
; 0.519 ; RESET_DELAY:INST_DELAY_RESET|Cont[3]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.644      ;
; 0.519 ; RESET_DELAY:INST_DELAY_RESET|Cont[11]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.645      ;
; 0.519 ; RESET_DELAY:INST_DELAY_RESET|Cont[13]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[17]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.645      ;
; 0.519 ; RESET_DELAY:INST_DELAY_RESET|Cont[1]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.644      ;
; 0.521 ; RESET_DELAY:INST_DELAY_RESET|Cont[9]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.649      ;
; 0.521 ; RESET_DELAY:INST_DELAY_RESET|Cont[5]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.646      ;
; 0.521 ; RESET_DELAY:INST_DELAY_RESET|Cont[15]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[19]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.647      ;
; 0.521 ; RESET_DELAY:INST_DELAY_RESET|Cont[0]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.646      ;
; 0.522 ; RESET_DELAY:INST_DELAY_RESET|Cont[3]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.647      ;
; 0.522 ; RESET_DELAY:INST_DELAY_RESET|Cont[1]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.647      ;
; 0.524 ; RESET_DELAY:INST_DELAY_RESET|Cont[9]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.652      ;
; 0.568 ; RESET_DELAY:INST_DELAY_RESET|Cont[6]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[10]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.696      ;
; 0.570 ; RESET_DELAY:INST_DELAY_RESET|Cont[10]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[14]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.696      ;
; 0.571 ; RESET_DELAY:INST_DELAY_RESET|Cont[12]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[16]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.697      ;
; 0.571 ; RESET_DELAY:INST_DELAY_RESET|Cont[6]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[11]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.699      ;
; 0.571 ; RESET_DELAY:INST_DELAY_RESET|Cont[14]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[18]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.697      ;
; 0.571 ; RESET_DELAY:INST_DELAY_RESET|Cont[2]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.696      ;
; 0.572 ; RESET_DELAY:INST_DELAY_RESET|Cont[4]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.697      ;
; 0.573 ; RESET_DELAY:INST_DELAY_RESET|Cont[10]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[15]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.699      ;
; 0.574 ; RESET_DELAY:INST_DELAY_RESET|Cont[12]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[17]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.700      ;
; 0.574 ; RESET_DELAY:INST_DELAY_RESET|Cont[14]                                                                         ; RESET_DELAY:INST_DELAY_RESET|Cont[19]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.700      ;
; 0.574 ; RESET_DELAY:INST_DELAY_RESET|Cont[2]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.699      ;
; 0.575 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[20] ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.700      ;
; 0.575 ; RESET_DELAY:INST_DELAY_RESET|Cont[8]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.703      ;
; 0.575 ; RESET_DELAY:INST_DELAY_RESET|Cont[4]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.700      ;
; 0.578 ; RESET_DELAY:INST_DELAY_RESET|Cont[8]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.706      ;
; 0.580 ; RESET_DELAY:INST_DELAY_RESET|Cont[7]                                                                          ; RESET_DELAY:INST_DELAY_RESET|Cont[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.708      ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                      ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -1.173 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[7]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.774     ; 1.002      ;
; -1.173 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[6]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.774     ; 1.002      ;
; -1.173 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[5]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.774     ; 1.002      ;
; -1.173 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[4]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.774     ; 1.002      ;
; -1.173 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[2]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.774     ; 1.002      ;
; -1.173 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[3]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.774     ; 1.002      ;
; -1.173 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[2]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.774     ; 1.002      ;
; -1.173 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[3]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.774     ; 1.002      ;
; -1.173 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[4]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.774     ; 1.002      ;
; -1.173 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[5]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.774     ; 1.002      ;
; -1.173 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[6]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.774     ; 1.002      ;
; -1.173 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[7]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.774     ; 1.002      ;
; -1.145 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[0]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.776     ; 0.972      ;
; -1.145 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[1]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.776     ; 0.972      ;
; -1.145 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[2]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.776     ; 0.972      ;
; -1.145 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[3]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.776     ; 0.972      ;
; -1.145 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[4]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.776     ; 0.972      ;
; -1.145 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[5]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.776     ; 0.972      ;
; -1.145 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[6]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.776     ; 0.972      ;
; -1.145 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[7]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.776     ; 0.972      ;
; -1.145 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[8]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.776     ; 0.972      ;
; -1.145 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[9]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.776     ; 0.972      ;
; -1.145 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[10] ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.776     ; 0.972      ;
; -1.145 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[11] ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.776     ; 0.972      ;
; -1.145 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[12] ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.776     ; 0.972      ;
; -1.145 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[13] ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.776     ; 0.972      ;
; -1.145 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[14] ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.776     ; 0.972      ;
; -1.018 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[15]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.776     ; 0.845      ;
; -1.018 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[14]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.776     ; 0.845      ;
; -1.018 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[13]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.776     ; 0.845      ;
; -1.018 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[12]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.776     ; 0.845      ;
; -1.018 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[11]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.776     ; 0.845      ;
; -1.018 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[10]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.776     ; 0.845      ;
; -1.018 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[9]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.776     ; 0.845      ;
; -1.018 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[8]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.776     ; 0.845      ;
; -1.018 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[15]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.776     ; 0.845      ;
; -1.018 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[8]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.776     ; 0.845      ;
; -1.018 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[9]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.776     ; 0.845      ;
; -1.018 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[10]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.776     ; 0.845      ;
; -1.018 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[11]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.776     ; 0.845      ;
; -1.018 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[12]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.776     ; 0.845      ;
; -1.018 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[13]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.776     ; 0.845      ;
; -1.018 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[14]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.666        ; -1.776     ; 0.845      ;
; 0.473  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[14]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.791     ; 1.006      ;
; 0.473  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[13]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.791     ; 1.006      ;
; 0.473  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[12]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.791     ; 1.006      ;
; 0.473  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[11]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.791     ; 1.006      ;
; 0.473  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[10]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.791     ; 1.006      ;
; 0.473  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[9]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.791     ; 1.006      ;
; 0.473  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[8]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.791     ; 1.006      ;
; 0.473  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[7]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.791     ; 1.006      ;
; 0.473  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[6]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.791     ; 1.006      ;
; 0.473  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[5]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.791     ; 1.006      ;
; 0.473  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[4]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.791     ; 1.006      ;
; 0.473  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[3]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.791     ; 1.006      ;
; 0.473  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[2]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.791     ; 1.006      ;
; 0.473  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[1]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.791     ; 1.006      ;
; 0.473  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[0]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.791     ; 1.006      ;
; 0.540  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|dacData              ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.797     ; 0.933      ;
; 0.644  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[0]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.592     ; 1.034      ;
; 0.720  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[0]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.600     ; 0.950      ;
; 0.720  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[1]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.600     ; 0.950      ;
; 0.720  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[2]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.600     ; 0.950      ;
; 0.720  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[3]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.600     ; 0.950      ;
; 0.720  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[4]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.600     ; 0.950      ;
; 0.720  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[5]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.600     ; 0.950      ;
; 0.720  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[7]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.600     ; 0.950      ;
; 0.720  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[8]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.600     ; 0.950      ;
; 0.720  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[9]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.600     ; 0.950      ;
; 0.720  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[10]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.600     ; 0.950      ;
; 0.720  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[11]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.600     ; 0.950      ;
; 0.720  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[6]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.600     ; 0.950      ;
; 0.736  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[9]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.601     ; 0.933      ;
; 0.736  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[10]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.601     ; 0.933      ;
; 0.736  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[11]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.601     ; 0.933      ;
; 0.736  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[12]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.601     ; 0.933      ;
; 0.736  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[13]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.601     ; 0.933      ;
; 0.736  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[14]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.601     ; 0.933      ;
; 0.736  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[15]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.601     ; 0.933      ;
; 0.746  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[12]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.598     ; 0.926      ;
; 0.746  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[13]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.598     ; 0.926      ;
; 0.746  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[14]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.598     ; 0.926      ;
; 0.746  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[15]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.598     ; 0.926      ;
; 0.746  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[16]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.598     ; 0.926      ;
; 0.746  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[17]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.598     ; 0.926      ;
; 0.746  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[18]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.598     ; 0.926      ;
; 0.746  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[19]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.598     ; 0.926      ;
; 0.746  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[20]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.598     ; 0.926      ;
; 0.746  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[21]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.598     ; 0.926      ;
; 0.746  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[22]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.598     ; 0.926      ;
; 0.746  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[23]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.598     ; 0.926      ;
; 0.746  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[1]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.598     ; 0.926      ;
; 0.746  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[5]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.598     ; 0.926      ;
; 0.746  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[8]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.598     ; 0.926      ;
; 0.930  ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_Read             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.611     ; 0.729      ;
; 0.930  ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_read              ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.611     ; 0.729      ;
; 0.930  ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_write             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.611     ; 0.729      ;
; 0.930  ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_untillfull       ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.611     ; 0.729      ;
; 0.949  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|LEFT_MODE_SM         ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.611     ; 0.710      ;
; 0.949  ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|RL_DATA_OUT_VALID    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -1.611     ; 0.710      ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                          ;
+--------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.044 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; adcdat                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 1.926      ;
; 18.198 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[15]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 1.775      ;
; 18.198 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[2]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 1.775      ;
; 18.198 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[4]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 1.775      ;
; 18.198 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[5]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 1.775      ;
; 18.198 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[6]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 1.775      ;
; 18.198 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[7]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 1.775      ;
; 18.198 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[8]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 1.775      ;
; 18.198 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[9]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 1.775      ;
; 18.198 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[10]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 1.775      ;
; 18.198 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[11]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 1.775      ;
; 18.198 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[12]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 1.775      ;
; 18.198 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[13]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 1.775      ;
; 18.198 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[14]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 1.775      ;
; 18.198 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; AUD_DACDAT~reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 1.775      ;
; 18.208 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 1.761      ;
; 18.229 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[3]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 1.744      ;
; 18.316 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[15]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.651      ;
; 18.316 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[14]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.651      ;
; 18.316 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[13]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.651      ;
; 18.316 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[12]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.651      ;
; 18.316 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[11]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.651      ;
; 18.316 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[10]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.651      ;
; 18.316 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[9]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.651      ;
; 18.316 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[8]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.651      ;
; 18.316 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[7]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.651      ;
; 18.316 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[6]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.651      ;
; 18.316 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[5]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.651      ;
; 18.316 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[4]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.651      ;
; 18.316 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[2]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.651      ;
; 18.316 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[3]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.651      ;
; 18.695 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 1.263      ;
; 18.695 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 1.263      ;
; 18.695 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 1.263      ;
; 18.695 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 1.263      ;
; 18.695 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 1.263      ;
; 18.695 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 1.263      ;
; 18.695 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 1.263      ;
; 18.695 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 1.263      ;
; 18.695 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 1.263      ;
; 18.695 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 1.263      ;
; 18.695 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 1.263      ;
; 18.695 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 1.263      ;
; 18.695 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 1.263      ;
; 18.907 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 1.049      ;
; 18.907 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 1.049      ;
; 18.907 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 1.049      ;
; 18.907 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 1.049      ;
; 18.907 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 1.049      ;
; 18.907 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 1.049      ;
; 18.907 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 1.049      ;
; 18.907 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 1.049      ;
; 18.907 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 1.049      ;
; 18.907 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 1.049      ;
; 18.907 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 1.049      ;
; 18.983 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 0.970      ;
; 18.983 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 0.970      ;
; 18.983 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 0.970      ;
; 18.983 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 0.970      ;
; 18.983 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 0.970      ;
; 18.983 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 0.970      ;
; 18.983 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 0.970      ;
; 18.983 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 0.970      ;
+--------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                          ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.694 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.827      ;
; 0.694 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.827      ;
; 0.694 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.827      ;
; 0.694 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.827      ;
; 0.694 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.827      ;
; 0.694 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.827      ;
; 0.694 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.827      ;
; 0.694 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.827      ;
; 0.769 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.904      ;
; 0.769 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.904      ;
; 0.769 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.904      ;
; 0.769 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.904      ;
; 0.769 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.904      ;
; 0.769 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.904      ;
; 0.769 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.904      ;
; 0.769 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.904      ;
; 0.769 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.904      ;
; 0.769 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.904      ;
; 0.769 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.904      ;
; 0.935 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.073      ;
; 0.935 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.073      ;
; 0.935 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.073      ;
; 0.935 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.073      ;
; 0.935 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.073      ;
; 0.935 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.073      ;
; 0.935 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.073      ;
; 0.935 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.073      ;
; 0.935 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.073      ;
; 0.935 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.073      ;
; 0.935 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.073      ;
; 0.935 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.073      ;
; 0.935 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.073      ;
; 1.260 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[15]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.407      ;
; 1.260 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[14]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.407      ;
; 1.260 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[13]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.407      ;
; 1.260 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[12]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.407      ;
; 1.260 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[11]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.407      ;
; 1.260 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[10]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.407      ;
; 1.260 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[9]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.407      ;
; 1.260 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[8]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.407      ;
; 1.260 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[7]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.407      ;
; 1.260 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[6]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.407      ;
; 1.260 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[5]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.407      ;
; 1.260 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[4]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.407      ;
; 1.260 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[2]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.407      ;
; 1.260 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacLIN_SIG[3]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.407      ;
; 1.336 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[3]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.489      ;
; 1.352 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.501      ;
; 1.356 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[15]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.509      ;
; 1.356 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[2]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.509      ;
; 1.356 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[4]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.509      ;
; 1.356 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[5]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.509      ;
; 1.356 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[6]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.509      ;
; 1.356 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[7]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.509      ;
; 1.356 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[8]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.509      ;
; 1.356 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[9]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.509      ;
; 1.356 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[10]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.509      ;
; 1.356 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[11]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.509      ;
; 1.356 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[12]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.509      ;
; 1.356 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[13]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.509      ;
; 1.356 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; dacRIN_SIG[14]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.509      ;
; 1.356 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; AUD_DACDAT~reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.509      ;
; 1.500 ; RESET_DELAY:INST_DELAY_RESET|oRESET ; adcdat                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.650      ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                      ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; 1.719 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|LEFT_MODE_SM         ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.282     ; 0.619      ;
; 1.719 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|RL_DATA_OUT_VALID    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.282     ; 0.619      ;
; 1.719 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLRSelect          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.282     ; 0.619      ;
; 1.719 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[2]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.282     ; 0.619      ;
; 1.719 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[3]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.282     ; 0.619      ;
; 1.719 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[4]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.282     ; 0.619      ;
; 1.719 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[6]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.282     ; 0.619      ;
; 1.719 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[7]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.282     ; 0.619      ;
; 1.727 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_Read             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.284     ; 0.625      ;
; 1.727 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_read              ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.284     ; 0.625      ;
; 1.727 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Only_write             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.284     ; 0.625      ;
; 1.727 ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                      ; Controla_delay:Delay_aud|currentState.Write_untillfull       ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.284     ; 0.625      ;
; 1.889 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[12]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.269     ; 0.802      ;
; 1.889 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[13]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.269     ; 0.802      ;
; 1.889 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[14]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.269     ; 0.802      ;
; 1.889 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[15]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.269     ; 0.802      ;
; 1.889 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[16]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.269     ; 0.802      ;
; 1.889 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[17]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.269     ; 0.802      ;
; 1.889 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[18]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.269     ; 0.802      ;
; 1.889 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[19]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.269     ; 0.802      ;
; 1.889 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[20]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.269     ; 0.802      ;
; 1.889 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[21]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.269     ; 0.802      ;
; 1.889 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[22]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.269     ; 0.802      ;
; 1.889 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[23]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.269     ; 0.802      ;
; 1.889 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[1]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.269     ; 0.802      ;
; 1.889 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[5]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.269     ; 0.802      ;
; 1.889 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[8]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.269     ; 0.802      ;
; 1.898 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[9]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.271     ; 0.809      ;
; 1.898 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[10]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.271     ; 0.809      ;
; 1.898 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[11]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.271     ; 0.809      ;
; 1.898 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[12]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.271     ; 0.809      ;
; 1.898 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[13]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.271     ; 0.809      ;
; 1.898 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[14]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.271     ; 0.809      ;
; 1.898 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[15]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.271     ; 0.809      ;
; 1.903 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[0]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.271     ; 0.814      ;
; 1.903 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[1]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.271     ; 0.814      ;
; 1.903 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[2]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.271     ; 0.814      ;
; 1.903 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[3]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.271     ; 0.814      ;
; 1.903 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[4]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.271     ; 0.814      ;
; 1.903 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[5]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.271     ; 0.814      ;
; 1.903 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[7]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.271     ; 0.814      ;
; 1.903 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[8]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.271     ; 0.814      ;
; 1.903 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[9]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.271     ; 0.814      ;
; 1.903 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[10]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.271     ; 0.814      ;
; 1.903 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[11]            ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.271     ; 0.814      ;
; 1.903 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|cont2[6]             ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.271     ; 0.814      ;
; 1.956 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_in[0]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.262     ; 0.876      ;
; 2.103 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|dacData              ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.476     ; 0.809      ;
; 2.149 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[14]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.470     ; 0.861      ;
; 2.149 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[13]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.470     ; 0.861      ;
; 2.149 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[12]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.470     ; 0.861      ;
; 2.149 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[11]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.470     ; 0.861      ;
; 2.149 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[10]   ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.470     ; 0.861      ;
; 2.149 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[9]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.470     ; 0.861      ;
; 2.149 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[8]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.470     ; 0.861      ;
; 2.149 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[7]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.470     ; 0.861      ;
; 2.149 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[6]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.470     ; 0.861      ;
; 2.149 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[5]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.470     ; 0.861      ;
; 2.149 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[4]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.470     ; 0.861      ;
; 2.149 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[3]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.470     ; 0.861      ;
; 2.149 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[2]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.470     ; 0.861      ;
; 2.149 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[1]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.470     ; 0.861      ;
; 2.149 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|R_DATA_IN_temp[0]    ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; -1.470     ; 0.861      ;
; 3.659 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[15]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.452     ; 0.722      ;
; 3.659 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[14]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.452     ; 0.722      ;
; 3.659 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[13]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.452     ; 0.722      ;
; 3.659 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[12]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.452     ; 0.722      ;
; 3.659 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[11]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.452     ; 0.722      ;
; 3.659 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[10]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.452     ; 0.722      ;
; 3.659 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[9]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.452     ; 0.722      ;
; 3.659 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[8]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.452     ; 0.722      ;
; 3.659 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[15]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.452     ; 0.722      ;
; 3.659 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[8]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.452     ; 0.722      ;
; 3.659 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[9]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.452     ; 0.722      ;
; 3.659 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[10]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.452     ; 0.722      ;
; 3.659 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[11]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.452     ; 0.722      ;
; 3.659 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[12]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.452     ; 0.722      ;
; 3.659 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[13]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.452     ; 0.722      ;
; 3.659 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcROUT[14]          ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.452     ; 0.722      ;
; 3.770 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[0]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.452     ; 0.833      ;
; 3.770 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[1]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.452     ; 0.833      ;
; 3.770 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[2]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.452     ; 0.833      ;
; 3.770 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[3]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.452     ; 0.833      ;
; 3.770 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[4]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.452     ; 0.833      ;
; 3.770 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[5]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.452     ; 0.833      ;
; 3.770 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[6]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.452     ; 0.833      ;
; 3.770 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[7]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.452     ; 0.833      ;
; 3.770 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[8]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.452     ; 0.833      ;
; 3.770 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[9]  ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.452     ; 0.833      ;
; 3.770 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[10] ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.452     ; 0.833      ;
; 3.770 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[11] ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.452     ; 0.833      ;
; 3.770 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[12] ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.452     ; 0.833      ;
; 3.770 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[13] ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.452     ; 0.833      ;
; 3.770 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|AUDIO_buffer_out[14] ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.452     ; 0.833      ;
; 3.795 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[7]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.449     ; 0.861      ;
; 3.795 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[6]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.449     ; 0.861      ;
; 3.795 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[5]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.449     ; 0.861      ;
; 3.795 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[4]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.449     ; 0.861      ;
; 3.795 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[2]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.449     ; 0.861      ;
; 3.795 ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc ; audio_codec_controller:AUDIO_CODEC_INST|adcLOUT[3]           ; CLOCK_50     ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.669       ; -1.449     ; 0.861      ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                            ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                        ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------+
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[0]                                                                          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[1]                                                                          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[2]                                                                          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[3]                                                                          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[4]                                                                          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[5]                                                                          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[6]                                                                          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[7]                                                                          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[8]                                                                          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[9]                                                                          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|oRESET                                                                           ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[10] ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[11] ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[12] ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[13] ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[17] ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[19] ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[20] ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[6]  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[7]  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[8]  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[9]  ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; AUD_DACDAT~reg0                                                                                               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[10]                                                                         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[11]                                                                         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[12]                                                                         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[13]                                                                         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[14]                                                                         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[15]                                                                         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[16]                                                                         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[17]                                                                         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[18]                                                                         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; RESET_DELAY:INST_DELAY_RESET|Cont[19]                                                                         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0]  ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[14] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[15] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[16] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[18] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[1]  ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[21] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[22] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[23] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[24] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[25] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[26] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[27] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[28] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[29] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[2]  ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[30] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[3]  ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[4]  ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[5]  ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; audio_codec_controller:AUDIO_CODEC_INST|delayCounter:adcDacControllerStartDelay|resetAdc                      ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[10]                                                                                                ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[11]                                                                                                ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[12]                                                                                                ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[13]                                                                                                ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[14]                                                                                                ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[15]                                                                                                ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[2]                                                                                                 ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[3]                                                                                                 ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[4]                                                                                                 ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[5]                                                                                                 ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[6]                                                                                                 ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[7]                                                                                                 ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[8]                                                                                                 ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacLIN_SIG[9]                                                                                                 ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[10]                                                                                                ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[11]                                                                                                ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[12]                                                                                                ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[13]                                                                                                ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[14]                                                                                                ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[15]                                                                                                ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[2]                                                                                                 ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[4]                                                                                                 ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[5]                                                                                                 ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[6]                                                                                                 ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[7]                                                                                                 ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[8]                                                                                                 ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[9]                                                                                                 ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; adcdat                                                                                                        ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dacRIN_SIG[3]                                                                                                 ;
; 9.400 ; 9.400        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0]                                                         ;
; 9.400 ; 9.400        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|observablevcoout                                               ;
; 9.445 ; 9.445        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[0]|clk                                  ;
; 9.445 ; 9.445        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[10]|clk                                 ;
; 9.445 ; 9.445        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[11]|clk                                 ;
; 9.445 ; 9.445        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[12]|clk                                 ;
; 9.445 ; 9.445        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[13]|clk                                 ;
; 9.445 ; 9.445        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[14]|clk                                 ;
; 9.445 ; 9.445        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[15]|clk                                 ;
; 9.445 ; 9.445        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[16]|clk                                 ;
; 9.445 ; 9.445        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[17]|clk                                 ;
; 9.445 ; 9.445        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[18]|clk                                 ;
; 9.445 ; 9.445        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[19]|clk                                 ;
; 9.445 ; 9.445        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[1]|clk                                  ;
; 9.445 ; 9.445        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[20]|clk                                 ;
; 9.445 ; 9.445        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; AUDIO_CODEC_INST|adcDacControllerStartDelay|delayCounterInternalCount[21]|clk                                 ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL1_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+-----------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                              ;
+--------+--------------+----------------+-----------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 41.416 ; 41.646       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a333~porta_address_reg0 ;
; 41.416 ; 41.646       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a333~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a100~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a100~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a10~porta_we_reg        ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a112~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a112~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a114~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a114~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a11~porta_we_reg        ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a125~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a125~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a133~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a133~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a140~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a140~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a153~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a153~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a156~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a156~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a166~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a166~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a191~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a191~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a217~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a217~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a219~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a219~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a223~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a223~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a233~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a233~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a235~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a235~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a237~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a237~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a246~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a246~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a260~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a260~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a29~porta_address_reg0  ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a29~porta_we_reg        ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a315~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a315~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a320~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a320~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a321~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a321~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a327~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a327~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a342~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a342~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a348~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a348~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a365~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a365~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a369~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a369~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a372~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a372~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a375~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a375~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a381~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a381~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a38~porta_address_reg0  ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a38~porta_we_reg        ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a393~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a393~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a401~porta_address_reg0 ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a401~porta_we_reg       ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a53~porta_address_reg0  ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a53~porta_we_reg        ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a63~porta_address_reg0  ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a63~porta_we_reg        ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a67~porta_address_reg0  ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a67~porta_we_reg        ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a75~porta_address_reg0  ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a75~porta_we_reg        ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a81~porta_address_reg0  ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a81~porta_we_reg        ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a88~porta_address_reg0  ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a88~porta_we_reg        ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a89~porta_address_reg0  ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a89~porta_we_reg        ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a99~porta_address_reg0  ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a99~porta_we_reg        ;
; 41.418 ; 41.648       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 41.418 ; 41.648       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a0~porta_we_reg         ;
; 41.418 ; 41.648       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a104~porta_address_reg0 ;
; 41.418 ; 41.648       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a104~porta_we_reg       ;
; 41.418 ; 41.648       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a106~porta_address_reg0 ;
; 41.418 ; 41.648       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a106~porta_we_reg       ;
; 41.418 ; 41.648       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a107~porta_address_reg0 ;
; 41.418 ; 41.648       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a107~porta_we_reg       ;
; 41.418 ; 41.648       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a108~porta_address_reg0 ;
; 41.418 ; 41.648       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a108~porta_we_reg       ;
; 41.418 ; 41.648       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a113~porta_address_reg0 ;
; 41.418 ; 41.648       ; 0.230          ; Low Pulse Width ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a113~porta_we_reg       ;
+--------+--------------+----------------+-----------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+------------+------------+-------+-------+------------+-------------------------------------------------------+
; AUD_ADCDAT ; CLOCK_50   ; 1.445 ; 2.364 ; Rise       ; CLOCK_50                                              ;
; SW[*]      ; CLOCK_50   ; 4.954 ; 5.758 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; 4.954 ; 5.758 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; 3.246 ; 3.980 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; 3.179 ; 3.906 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; 3.296 ; 4.033 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; 3.271 ; 4.011 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; 3.147 ; 3.849 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; 3.434 ; 4.173 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; 3.226 ; 3.942 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; 3.251 ; 4.002 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; 3.353 ; 4.094 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[10]    ; CLOCK_50   ; 3.034 ; 3.774 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[11]    ; CLOCK_50   ; 3.231 ; 3.970 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[12]    ; CLOCK_50   ; 3.497 ; 4.268 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[13]    ; CLOCK_50   ; 3.158 ; 3.865 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[14]    ; CLOCK_50   ; 3.240 ; 3.961 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[15]    ; CLOCK_50   ; 3.331 ; 4.055 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[16]    ; CLOCK_50   ; 3.308 ; 4.038 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]    ; CLOCK_50   ; 2.958 ; 3.661 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+
; AUD_ADCDAT ; CLOCK_50   ; -1.187 ; -2.087 ; Rise       ; CLOCK_50                                              ;
; SW[*]      ; CLOCK_50   ; -2.505 ; -3.198 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; -2.936 ; -3.648 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; -2.795 ; -3.509 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; -2.731 ; -3.438 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; -2.848 ; -3.571 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; -2.818 ; -3.539 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; -2.704 ; -3.395 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; -2.980 ; -3.706 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; -2.780 ; -3.483 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; -2.798 ; -3.530 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; -2.901 ; -3.629 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[10]    ; CLOCK_50   ; -2.575 ; -3.295 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[11]    ; CLOCK_50   ; -2.778 ; -3.498 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[12]    ; CLOCK_50   ; -3.039 ; -3.795 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[13]    ; CLOCK_50   ; -2.714 ; -3.409 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[14]    ; CLOCK_50   ; -2.791 ; -3.500 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[15]    ; CLOCK_50   ; -2.879 ; -3.591 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[16]    ; CLOCK_50   ; -2.858 ; -3.574 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]    ; CLOCK_50   ; -2.505 ; -3.198 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+-------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-------------+------------+-------+-------+------------+-------------------------------------------------------+
; AUD_DACDAT  ; CLOCK_50   ; 6.265 ; 6.633 ; Rise       ; CLOCK_50                                              ;
; AUD_ADCLRCK ; CLOCK_50   ; 3.711 ; 3.936 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ;       ; 1.560 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK ; CLOCK_50   ; 3.693 ; 3.905 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ;       ; 1.573 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ; 1.520 ;       ; Fall       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ; 1.533 ;       ; Fall       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+-------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-------------+------------+-------+-------+------------+-------------------------------------------------------+
; AUD_DACDAT  ; CLOCK_50   ; 6.046 ; 6.397 ; Rise       ; CLOCK_50                                              ;
; AUD_ADCLRCK ; CLOCK_50   ; 3.334 ; 3.548 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ;       ; 1.276 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK ; CLOCK_50   ; 3.317 ; 3.518 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ;       ; 1.289 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ; 1.235 ;       ; Fall       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ; 1.247 ;       ; Fall       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+-------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+--------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                  ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                       ; -3.187    ; 0.130 ; -3.624   ; 0.694   ; 9.265               ;
;  CLOCK_50                                              ; 0.547     ; 0.189 ; 16.297   ; 0.694   ; 9.265               ;
;  PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.187    ; 0.130 ; -3.624   ; 1.719   ; 41.357              ;
; Design-wide TNS                                        ; -1018.72  ; 0.0   ; -244.962 ; 0.0     ; 0.0                 ;
;  CLOCK_50                                              ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; -1018.720 ; 0.000 ; -244.962 ; 0.000   ; 0.000               ;
+--------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+------------+------------+-------+-------+------------+-------------------------------------------------------+
; AUD_ADCDAT ; CLOCK_50   ; 2.938 ; 3.496 ; Rise       ; CLOCK_50                                              ;
; SW[*]      ; CLOCK_50   ; 9.504 ; 9.977 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; 9.504 ; 9.977 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; 6.063 ; 6.539 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; 5.958 ; 6.399 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; 6.218 ; 6.712 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; 6.113 ; 6.591 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; 5.897 ; 6.363 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; 6.481 ; 6.949 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; 6.095 ; 6.540 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; 6.104 ; 6.593 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; 6.275 ; 6.772 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[10]    ; CLOCK_50   ; 5.651 ; 6.140 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[11]    ; CLOCK_50   ; 6.070 ; 6.557 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[12]    ; CLOCK_50   ; 6.624 ; 7.145 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[13]    ; CLOCK_50   ; 5.923 ; 6.398 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[14]    ; CLOCK_50   ; 6.143 ; 6.599 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[15]    ; CLOCK_50   ; 6.266 ; 6.734 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[16]    ; CLOCK_50   ; 6.257 ; 6.732 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]    ; CLOCK_50   ; 5.506 ; 5.991 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+
; AUD_ADCDAT ; CLOCK_50   ; -1.187 ; -2.087 ; Rise       ; CLOCK_50                                              ;
; SW[*]      ; CLOCK_50   ; -2.505 ; -3.198 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; -2.936 ; -3.648 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; -2.795 ; -3.509 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; -2.731 ; -3.438 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; -2.848 ; -3.571 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; -2.818 ; -3.539 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; -2.704 ; -3.395 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; -2.980 ; -3.706 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; -2.780 ; -3.483 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; -2.798 ; -3.530 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; -2.901 ; -3.629 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[10]    ; CLOCK_50   ; -2.575 ; -3.295 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[11]    ; CLOCK_50   ; -2.778 ; -3.498 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[12]    ; CLOCK_50   ; -3.039 ; -3.795 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[13]    ; CLOCK_50   ; -2.714 ; -3.409 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[14]    ; CLOCK_50   ; -2.791 ; -3.500 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[15]    ; CLOCK_50   ; -2.879 ; -3.591 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[16]    ; CLOCK_50   ; -2.858 ; -3.574 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]    ; CLOCK_50   ; -2.505 ; -3.198 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+
; AUD_DACDAT  ; CLOCK_50   ; 11.912 ; 11.989 ; Rise       ; CLOCK_50                                              ;
; AUD_ADCLRCK ; CLOCK_50   ; 7.140  ; 7.239  ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ;        ; 2.845  ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK ; CLOCK_50   ; 7.125  ; 7.202  ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ;        ; 2.866  ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ; 2.735  ;        ; Fall       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ; 2.753  ;        ; Fall       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+-------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-------------+------------+-------+-------+------------+-------------------------------------------------------+
; AUD_DACDAT  ; CLOCK_50   ; 6.046 ; 6.397 ; Rise       ; CLOCK_50                                              ;
; AUD_ADCLRCK ; CLOCK_50   ; 3.334 ; 3.548 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ;       ; 1.276 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK ; CLOCK_50   ; 3.317 ; 3.518 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ;       ; 1.289 ; Rise       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ; 1.235 ;       ; Fall       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ; 1.247 ;       ; Fall       ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.95e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.95e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                              ; CLOCK_50                                              ; 1983     ; 0        ; 0        ; 0        ;
; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                              ; 1        ; 28       ; 0        ; 0        ;
; CLOCK_50                                              ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 705      ; 0        ; 1        ; 0        ;
; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 38854    ; 0        ; 1060     ; 42       ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                              ; CLOCK_50                                              ; 1983     ; 0        ; 0        ; 0        ;
; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                              ; 1        ; 28       ; 0        ; 0        ;
; CLOCK_50                                              ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 705      ; 0        ; 1        ; 0        ;
; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 38854    ; 0        ; 1060     ; 42       ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                             ;
+------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50                                              ; 63       ; 0        ; 0        ; 0        ;
; CLOCK_50   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 63       ; 0        ; 43       ; 0        ;
+------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                              ;
+------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50                                              ; 63       ; 0        ; 0        ; 0        ;
; CLOCK_50   ; PLL1_inst|altpll_component|auto_generated|pll1|clk[0] ; 63       ; 0        ; 43       ; 0        ;
+------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 49    ; 49   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Thu Jun 16 19:39:00 2016
Info: Command: quartus_sta Delay_audio -c Delay_audio
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Delay_audio.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {PLL1_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name {PLL1_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL1_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332125): Found combinational loop of 5 nodes
    Warning (332126): Node "Delay_aud|LessThan0~5|combout"
    Warning (332126): Node "Delay_aud|LessThan0~4|datad"
    Warning (332126): Node "Delay_aud|LessThan0~4|combout"
    Warning (332126): Node "Delay_aud|LessThan0~5|dataa"
    Warning (332126): Node "Delay_aud|LessThan0~5|datab"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.187
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.187     -1018.720 PLL1_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.547         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.294
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.294         0.000 CLOCK_50 
    Info (332119):     0.324         0.000 PLL1_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -3.624
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.624      -244.962 PLL1_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.297         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.513
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.513         0.000 CLOCK_50 
    Info (332119):     3.277         0.000 PLL1_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.680
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.680         0.000 CLOCK_50 
    Info (332119):    41.366         0.000 PLL1_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.482
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.482      -744.371 PLL1_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.551         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.329
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.329         0.000 PLL1_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.365         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -3.050
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.050      -185.709 PLL1_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.558         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.369
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.369         0.000 CLOCK_50 
    Info (332119):     2.866         0.000 PLL1_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.689
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.689         0.000 CLOCK_50 
    Info (332119):    41.357         0.000 PLL1_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.546
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.546       -11.190 PLL1_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.593         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.130
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.130         0.000 PLL1_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.189         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -1.173
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.173       -47.539 PLL1_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.044         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.694
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.694         0.000 CLOCK_50 
    Info (332119):     1.719         0.000 PLL1_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.265
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.265         0.000 CLOCK_50 
    Info (332119):    41.416         0.000 PLL1_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 665 megabytes
    Info: Processing ended: Thu Jun 16 19:39:05 2016
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


