##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for APPS_ADC_IntClock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for TPS_ADC_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. APPS_ADC_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. TPS_ADC_IntClock:R)
		5.4::Critical Path Report for (APPS_ADC_IntClock:R vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (APPS_ADC_IntClock:R vs. APPS_ADC_IntClock:R)
		5.6::Critical Path Report for (TPS_ADC_IntClock:R vs. CyBUS_CLK:R)
		5.7::Critical Path Report for (TPS_ADC_IntClock:R vs. TPS_ADC_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: APPS_ADC_IntClock          | Frequency: 30.48 MHz   | Target: 1.60 MHz   | 
Clock: APPS_ADC_IntClock(routed)  | N/A                    | Target: 1.60 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 113.44 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                    | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                    | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                    | Target: 24.00 MHz  | 
Clock: TPS_ADC_IntClock           | Frequency: 27.95 MHz   | Target: 1.60 MHz   | 
Clock: TPS_ADC_IntClock(routed)   | N/A                    | Target: 1.60 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
APPS_ADC_IntClock  APPS_ADC_IntClock  625000           592194      N/A              N/A         N/A              N/A         N/A              N/A         
APPS_ADC_IntClock  CyBUS_CLK          41666.7          32851       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          APPS_ADC_IntClock  41666.7          34132       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          CyBUS_CLK          41666.7          34132       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          TPS_ADC_IntClock   41666.7          34302       N/A              N/A         N/A              N/A         N/A              N/A         
TPS_ADC_IntClock   CyBUS_CLK          41666.7          34291       N/A              N/A         N/A              N/A         N/A              N/A         
TPS_ADC_IntClock   TPS_ADC_IntClock   625000           589218      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name  Clock to Out  Clock Name:Phase  
---------  ------------  ----------------  


-------------------------3.3::Pad to Pad
----------------------------------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for APPS_ADC_IntClock
***********************************************
Clock: APPS_ADC_IntClock
Frequency: 30.48 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 592194p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29296
-------------------------------------   ----- 
End-of-path arrival time (ps)           29296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell19  12016  29296  592194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell19         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 113.44 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1304/q
Path End       : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 32851p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5305
-------------------------------------   ---- 
End-of-path arrival time (ps)           5305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1304/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1304/q                                  macrocell1    1250   1250  32851  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell75   4055   5305  32851  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell75         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for TPS_ADC_IntClock
**********************************************
Clock: TPS_ADC_IntClock
Frequency: 27.95 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 589218p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32272
-------------------------------------   ----- 
End-of-path arrival time (ps)           32272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85   1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79   8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79   3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78   2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78   3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell86  13519  32272  589218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell86         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34132p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell75   1250   1250  34132  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell75   2775   4025  34132  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell75         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. APPS_ADC_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_1304/main_0
Capture Clock  : Net_1304/clock_0
Path slack     : 34132p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#15 vs. APPS_ADC_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell75   1250   1250  34132  RISE       1
Net_1304/main_0                        macrocell1    2775   4025  34132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1304/clock_0                                           macrocell1          0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. TPS_ADC_IntClock:R)
******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_906/main_0
Capture Clock  : Net_906/clock_0
Path slack     : 34302p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#15 vs. TPS_ADC_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell150        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell150   1250   1250  34302  RISE       1
Net_906/main_0                        macrocell2     2605   3855  34302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_906/clock_0                                            macrocell2          0      0  RISE       1


5.4::Critical Path Report for (APPS_ADC_IntClock:R vs. CyBUS_CLK:R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1304/q
Path End       : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 32851p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5305
-------------------------------------   ---- 
End-of-path arrival time (ps)           5305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1304/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1304/q                                  macrocell1    1250   1250  32851  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell75   4055   5305  32851  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell75         0      0  RISE       1


5.5::Critical Path Report for (APPS_ADC_IntClock:R vs. APPS_ADC_IntClock:R)
***************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 592194p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29296
-------------------------------------   ----- 
End-of-path arrival time (ps)           29296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell19  12016  29296  592194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell19         0      0  RISE       1


5.6::Critical Path Report for (TPS_ADC_IntClock:R vs. CyBUS_CLK:R)
******************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_906/q
Path End       : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34291p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_906/clock_0                                            macrocell2          0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_906/q                                  macrocell2     1250   1250  34291  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell150   2615   3865  34291  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell150        0      0  RISE       1


5.7::Critical Path Report for (TPS_ADC_IntClock:R vs. TPS_ADC_IntClock:R)
*************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 589218p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32272
-------------------------------------   ----- 
End-of-path arrival time (ps)           32272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85   1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79   8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79   3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78   2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78   3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell86  13519  32272  589218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell86         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1304/q
Path End       : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 32851p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5305
-------------------------------------   ---- 
End-of-path arrival time (ps)           5305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1304/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1304/q                                  macrocell1    1250   1250  32851  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell75   4055   5305  32851  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell75         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_1304/main_0
Capture Clock  : Net_1304/clock_0
Path slack     : 34132p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#15 vs. APPS_ADC_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell75   1250   1250  34132  RISE       1
Net_1304/main_0                        macrocell1    2775   4025  34132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1304/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \APPS_ADC:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \APPS_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34132p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#15 vs. APPS_ADC_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell75   1250   1250  34132  RISE       1
\APPS_ADC:bSAR_SEQ:nrq_reg\/main_0     macrocell77   2775   4025  34132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:nrq_reg\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34132p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell75   1250   1250  34132  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell75   2775   4025  34132  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell75         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_906/q
Path End       : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34291p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_906/clock_0                                            macrocell2          0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_906/q                                  macrocell2     1250   1250  34291  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell150   2615   3865  34291  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell150        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34301p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell150        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell150   1250   1250  34301  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell150   2606   3856  34301  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell150        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_906/main_0
Capture Clock  : Net_906/clock_0
Path slack     : 34302p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#15 vs. TPS_ADC_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell150        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell150   1250   1250  34302  RISE       1
Net_906/main_0                        macrocell2     2605   3855  34302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_906/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \TPS_ADC:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \TPS_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34302p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#15 vs. TPS_ADC_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell150        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell150   1250   1250  34302  RISE       1
\TPS_ADC:bSAR_SEQ:nrq_reg\/main_0     macrocell152   2605   3855  34302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:nrq_reg\/clock_0                         macrocell152        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:Sync:genblk1[0]:INST\/out
Path End       : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34818p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3338
-------------------------------------   ---- 
End-of-path arrival time (ps)           3338
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:Sync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\APPS_ADC:Sync:genblk1[0]:INST\/out         synccell      1020   1020  34818  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell75   2318   3338  34818  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                 macrocell75         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:Sync:genblk1[0]:INST\/out
Path End       : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34824p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3332
-------------------------------------   ---- 
End-of-path arrival time (ps)           3332
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:Sync:genblk1[0]:INST\/clock                        synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\TPS_ADC:Sync:genblk1[0]:INST\/out         synccell       1020   1020  34824  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell150   2312   3332  34824  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell150        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 589218p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32272
-------------------------------------   ----- 
End-of-path arrival time (ps)           32272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85   1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79   8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79   3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78   2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78   3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell86  13519  32272  589218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell86         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 589218p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32272
-------------------------------------   ----- 
End-of-path arrival time (ps)           32272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85   1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79   8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79   3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78   2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78   3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell93  13519  32272  589218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell93         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 589218p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32272
-------------------------------------   ----- 
End-of-path arrival time (ps)           32272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell113  13519  32272  589218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell113        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 589239p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32251
-------------------------------------   ----- 
End-of-path arrival time (ps)           32251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell108  13497  32251  589239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell108        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 589239p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32251
-------------------------------------   ----- 
End-of-path arrival time (ps)           32251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell117  13497  32251  589239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell117        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 589239p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32251
-------------------------------------   ----- 
End-of-path arrival time (ps)           32251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell134  13497  32251  589239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell134        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 589753p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31737
-------------------------------------   ----- 
End-of-path arrival time (ps)           31737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell107  12983  31737  589753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell107        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 589753p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31737
-------------------------------------   ----- 
End-of-path arrival time (ps)           31737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell122  12983  31737  589753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell122        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 589753p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31737
-------------------------------------   ----- 
End-of-path arrival time (ps)           31737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell126  12983  31737  589753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell126        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 590571p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30919
-------------------------------------   ----- 
End-of-path arrival time (ps)           30919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell123  12166  30919  590571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell123        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 590571p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30919
-------------------------------------   ----- 
End-of-path arrival time (ps)           30919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell125  12166  30919  590571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell125        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 590571p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30919
-------------------------------------   ----- 
End-of-path arrival time (ps)           30919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell128  12166  30919  590571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell128        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 591746p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29744
-------------------------------------   ----- 
End-of-path arrival time (ps)           29744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell119  10990  29744  591746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell119        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 591746p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29744
-------------------------------------   ----- 
End-of-path arrival time (ps)           29744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell132  10990  29744  591746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell132        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 591747p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29743
-------------------------------------   ----- 
End-of-path arrival time (ps)           29743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell110  10989  29743  591747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell110        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 591747p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29743
-------------------------------------   ----- 
End-of-path arrival time (ps)           29743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell116  10989  29743  591747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell116        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 591747p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29743
-------------------------------------   ----- 
End-of-path arrival time (ps)           29743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell139  10989  29743  591747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell139        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 592194p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29296
-------------------------------------   ----- 
End-of-path arrival time (ps)           29296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell19  12016  29296  592194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell19         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 592194p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29296
-------------------------------------   ----- 
End-of-path arrival time (ps)           29296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell44  12016  29296  592194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell44         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 592194p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29296
-------------------------------------   ----- 
End-of-path arrival time (ps)           29296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell46  12016  29296  592194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell46         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 592194p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29296
-------------------------------------   ----- 
End-of-path arrival time (ps)           29296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell65  12016  29296  592194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell65         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 592196p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29294
-------------------------------------   ----- 
End-of-path arrival time (ps)           29294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell25  12015  29294  592196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell25         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 592196p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29294
-------------------------------------   ----- 
End-of-path arrival time (ps)           29294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell27  12015  29294  592196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell27         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 592196p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29294
-------------------------------------   ----- 
End-of-path arrival time (ps)           29294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell61  12015  29294  592196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell61         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 592442p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29048
-------------------------------------   ----- 
End-of-path arrival time (ps)           29048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85   1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79   8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79   3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78   2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78   3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell88  10295  29048  592442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell88         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 592442p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29048
-------------------------------------   ----- 
End-of-path arrival time (ps)           29048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85   1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79   8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79   3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78   2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78   3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell95  10295  29048  592442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell95         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 592442p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29048
-------------------------------------   ----- 
End-of-path arrival time (ps)           29048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell140  10295  29048  592442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell140        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 592571p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28919
-------------------------------------   ----- 
End-of-path arrival time (ps)           28919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85   1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79   8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79   3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78   2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78   3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell96  10165  28919  592571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell96         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 592571p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28919
-------------------------------------   ----- 
End-of-path arrival time (ps)           28919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85   1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79   8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79   3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78   2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78   3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell97  10165  28919  592571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell97         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 592571p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28919
-------------------------------------   ----- 
End-of-path arrival time (ps)           28919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell102  10165  28919  592571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell102        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 592571p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28919
-------------------------------------   ----- 
End-of-path arrival time (ps)           28919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell121  10165  28919  592571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell121        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 592608p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28882
-------------------------------------   ----- 
End-of-path arrival time (ps)           28882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85   1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79   8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79   3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78   2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78   3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell94  10129  28882  592608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell94         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 592608p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28882
-------------------------------------   ----- 
End-of-path arrival time (ps)           28882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell104  10129  28882  592608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell104        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 592608p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28882
-------------------------------------   ----- 
End-of-path arrival time (ps)           28882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell120  10129  28882  592608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell120        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 592608p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28882
-------------------------------------   ----- 
End-of-path arrival time (ps)           28882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell138  10129  28882  592608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell138        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 592962p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28528
-------------------------------------   ----- 
End-of-path arrival time (ps)           28528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell124   9775  28528  592962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell124        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 592962p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28528
-------------------------------------   ----- 
End-of-path arrival time (ps)           28528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell133   9775  28528  592962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell133        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 592962p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28528
-------------------------------------   ----- 
End-of-path arrival time (ps)           28528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell137   9775  28528  592962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell137        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 592962p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28528
-------------------------------------   ----- 
End-of-path arrival time (ps)           28528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell149   9775  28528  592962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell149        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 593275p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28215
-------------------------------------   ----- 
End-of-path arrival time (ps)           28215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell38  10935  28215  593275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell38         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 593275p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28215
-------------------------------------   ----- 
End-of-path arrival time (ps)           28215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell57  10935  28215  593275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell57         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 593275p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28215
-------------------------------------   ----- 
End-of-path arrival time (ps)           28215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell66  10935  28215  593275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell66         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 593275p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28215
-------------------------------------   ----- 
End-of-path arrival time (ps)           28215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell67  10935  28215  593275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell67         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 593498p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27992
-------------------------------------   ----- 
End-of-path arrival time (ps)           27992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85   1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79   8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79   3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78   2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78   3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell90   9239  27992  593498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell90         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 593498p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27992
-------------------------------------   ----- 
End-of-path arrival time (ps)           27992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85   1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79   8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79   3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78   2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78   3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell98   9239  27992  593498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell98         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 593498p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27992
-------------------------------------   ----- 
End-of-path arrival time (ps)           27992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell101   9239  27992  593498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell101        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 593515p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27975
-------------------------------------   ----- 
End-of-path arrival time (ps)           27975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell103   9222  27975  593515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell103        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 593515p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27975
-------------------------------------   ----- 
End-of-path arrival time (ps)           27975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell114   9222  27975  593515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell114        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 593515p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27975
-------------------------------------   ----- 
End-of-path arrival time (ps)           27975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell115   9222  27975  593515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell115        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 593515p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27975
-------------------------------------   ----- 
End-of-path arrival time (ps)           27975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell136   9222  27975  593515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell136        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 593849p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27641
-------------------------------------   ----- 
End-of-path arrival time (ps)           27641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell15  10362  27641  593849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell15         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 593849p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27641
-------------------------------------   ----- 
End-of-path arrival time (ps)           27641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell31  10362  27641  593849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell31         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 593849p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27641
-------------------------------------   ----- 
End-of-path arrival time (ps)           27641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell32  10362  27641  593849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell32         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 593849p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27641
-------------------------------------   ----- 
End-of-path arrival time (ps)           27641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell33  10362  27641  593849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell33         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 594254p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27236
-------------------------------------   ----- 
End-of-path arrival time (ps)           27236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell23   9956  27236  594254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell23         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 594254p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27236
-------------------------------------   ----- 
End-of-path arrival time (ps)           27236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell28   9956  27236  594254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell28         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 594254p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27236
-------------------------------------   ----- 
End-of-path arrival time (ps)           27236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell47   9956  27236  594254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell47         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 594254p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27236
-------------------------------------   ----- 
End-of-path arrival time (ps)           27236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell52   9956  27236  594254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell52         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 594652p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26838
-------------------------------------   ----- 
End-of-path arrival time (ps)           26838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell109   8084  26838  594652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell109        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 594652p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26838
-------------------------------------   ----- 
End-of-path arrival time (ps)           26838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell118   8084  26838  594652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell118        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 594655p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26835
-------------------------------------   ----- 
End-of-path arrival time (ps)           26835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell105   8082  26835  594655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell105        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 594655p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26835
-------------------------------------   ----- 
End-of-path arrival time (ps)           26835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell111   8082  26835  594655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell111        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 594655p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26835
-------------------------------------   ----- 
End-of-path arrival time (ps)           26835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell129   8082  26835  594655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell129        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 594655p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26835
-------------------------------------   ----- 
End-of-path arrival time (ps)           26835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell142   8082  26835  594655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell142        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 594659p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26831
-------------------------------------   ----- 
End-of-path arrival time (ps)           26831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell127   8078  26831  594659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell127        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 594659p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26831
-------------------------------------   ----- 
End-of-path arrival time (ps)           26831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell145   8078  26831  594659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell145        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 594659p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26831
-------------------------------------   ----- 
End-of-path arrival time (ps)           26831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell146   8078  26831  594659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell146        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 594659p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26831
-------------------------------------   ----- 
End-of-path arrival time (ps)           26831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell147   8078  26831  594659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell147        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 594680p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26810
-------------------------------------   ----- 
End-of-path arrival time (ps)           26810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85   1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79   8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79   3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78   2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78   3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell92   8056  26810  594680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell92         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 594680p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26810
-------------------------------------   ----- 
End-of-path arrival time (ps)           26810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell106   8056  26810  594680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell106        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 594680p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26810
-------------------------------------   ----- 
End-of-path arrival time (ps)           26810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell112   8056  26810  594680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell112        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 594948p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26542
-------------------------------------   ----- 
End-of-path arrival time (ps)           26542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell14   9262  26542  594948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell14         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 594948p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26542
-------------------------------------   ----- 
End-of-path arrival time (ps)           26542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell22   9262  26542  594948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell22         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 594948p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26542
-------------------------------------   ----- 
End-of-path arrival time (ps)           26542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell71   9262  26542  594948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell71         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 594948p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26542
-------------------------------------   ----- 
End-of-path arrival time (ps)           26542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell74   9262  26542  594948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell74         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 595512p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25978
-------------------------------------   ----- 
End-of-path arrival time (ps)           25978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell13   8699  25978  595512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell13         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 595512p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25978
-------------------------------------   ----- 
End-of-path arrival time (ps)           25978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell34   8699  25978  595512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell34         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 595512p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25978
-------------------------------------   ----- 
End-of-path arrival time (ps)           25978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell50   8699  25978  595512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell50         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 595512p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25978
-------------------------------------   ----- 
End-of-path arrival time (ps)           25978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell68   8699  25978  595512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell68         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 595567p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25923
-------------------------------------   ----- 
End-of-path arrival time (ps)           25923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85   1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79   8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79   3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78   2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78   3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell89   7169  25923  595567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell89         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 595567p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25923
-------------------------------------   ----- 
End-of-path arrival time (ps)           25923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell131   7169  25923  595567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell131        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 595567p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25923
-------------------------------------   ----- 
End-of-path arrival time (ps)           25923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell148   7169  25923  595567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell148        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 595901p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25589
-------------------------------------   ----- 
End-of-path arrival time (ps)           25589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell11   8310  25589  595901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell11         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 595901p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25589
-------------------------------------   ----- 
End-of-path arrival time (ps)           25589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell24   8310  25589  595901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell24         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 595901p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25589
-------------------------------------   ----- 
End-of-path arrival time (ps)           25589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell30   8310  25589  595901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell30         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 595903p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25587
-------------------------------------   ----- 
End-of-path arrival time (ps)           25587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell21   8307  25587  595903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell21         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 595903p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25587
-------------------------------------   ----- 
End-of-path arrival time (ps)           25587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell43   8307  25587  595903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell43         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 595903p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25587
-------------------------------------   ----- 
End-of-path arrival time (ps)           25587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell55   8307  25587  595903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell55         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 595903p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25587
-------------------------------------   ----- 
End-of-path arrival time (ps)           25587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell63   8307  25587  595903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell63         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 596213p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25277
-------------------------------------   ----- 
End-of-path arrival time (ps)           25277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell100   6523  25277  596213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell100        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 596213p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25277
-------------------------------------   ----- 
End-of-path arrival time (ps)           25277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell135   6523  25277  596213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell135        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 596213p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25277
-------------------------------------   ----- 
End-of-path arrival time (ps)           25277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell143   6523  25277  596213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell143        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 596213p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25277
-------------------------------------   ----- 
End-of-path arrival time (ps)           25277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell144   6523  25277  596213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell144        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 596763p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24727
-------------------------------------   ----- 
End-of-path arrival time (ps)           24727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85   1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79   8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79   3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78   2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78   3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell91   5974  24727  596763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell91         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 596763p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24727
-------------------------------------   ----- 
End-of-path arrival time (ps)           24727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85   1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79   8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79   3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78   2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78   3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell99   5974  24727  596763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell99         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 596763p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24727
-------------------------------------   ----- 
End-of-path arrival time (ps)           24727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell130   5974  24727  596763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell130        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 596786p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24704
-------------------------------------   ----- 
End-of-path arrival time (ps)           24704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell48   7424  24704  596786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell48         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 596797p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24693
-------------------------------------   ----- 
End-of-path arrival time (ps)           24693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell17   7414  24693  596797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell17         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 596797p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24693
-------------------------------------   ----- 
End-of-path arrival time (ps)           24693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell58   7414  24693  596797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell58         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 596797p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24693
-------------------------------------   ----- 
End-of-path arrival time (ps)           24693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell60   7414  24693  596797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell60         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 596828p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24662
-------------------------------------   ----- 
End-of-path arrival time (ps)           24662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell26   7383  24662  596828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell26         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 596828p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24662
-------------------------------------   ----- 
End-of-path arrival time (ps)           24662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell69   7383  24662  596828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell69         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 596828p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24662
-------------------------------------   ----- 
End-of-path arrival time (ps)           24662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell70   7383  24662  596828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell70         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 596841p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24649
-------------------------------------   ----- 
End-of-path arrival time (ps)           24649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell16   7369  24649  596841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell16         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 596841p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24649
-------------------------------------   ----- 
End-of-path arrival time (ps)           24649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell20   7369  24649  596841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell20         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 596841p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24649
-------------------------------------   ----- 
End-of-path arrival time (ps)           24649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell35   7369  24649  596841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell35         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 596841p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24649
-------------------------------------   ----- 
End-of-path arrival time (ps)           24649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell56   7369  24649  596841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell56         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 597202p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24288
-------------------------------------   ----- 
End-of-path arrival time (ps)           24288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85   1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79   8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79   3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78   2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78   3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell87   5534  24288  597202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell87         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 597202p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24288
-------------------------------------   ----- 
End-of-path arrival time (ps)           24288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell79    8510   9760  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell79    3350  13110  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell78    2293  15403  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell78    3350  18753  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell141   5534  24288  597202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell141        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 597870p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23620
-------------------------------------   ----- 
End-of-path arrival time (ps)           23620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell37   6340  23620  597870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell37         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 597870p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23620
-------------------------------------   ----- 
End-of-path arrival time (ps)           23620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell73   6340  23620  597870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell73         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 597925p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23565
-------------------------------------   ----- 
End-of-path arrival time (ps)           23565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell49   6286  23565  597925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell49         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 597925p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23565
-------------------------------------   ----- 
End-of-path arrival time (ps)           23565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell59   6286  23565  597925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell59         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 597925p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23565
-------------------------------------   ----- 
End-of-path arrival time (ps)           23565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell64   6286  23565  597925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell64         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 598438p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23052
-------------------------------------   ----- 
End-of-path arrival time (ps)           23052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell12   5773  23052  598438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell12         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 598438p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23052
-------------------------------------   ----- 
End-of-path arrival time (ps)           23052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell40   5773  23052  598438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell40         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 598438p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23052
-------------------------------------   ----- 
End-of-path arrival time (ps)           23052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell72   5773  23052  598438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell72         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 598885p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22605
-------------------------------------   ----- 
End-of-path arrival time (ps)           22605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell29   5326  22605  598885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell29         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 598885p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22605
-------------------------------------   ----- 
End-of-path arrival time (ps)           22605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell39   5326  22605  598885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell39         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 598885p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22605
-------------------------------------   ----- 
End-of-path arrival time (ps)           22605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell41   5326  22605  598885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell41         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 600478p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21012
-------------------------------------   ----- 
End-of-path arrival time (ps)           21012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell18   3733  21012  600478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell18         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 600478p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21012
-------------------------------------   ----- 
End-of-path arrival time (ps)           21012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell36   3733  21012  600478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell36         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 600478p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21012
-------------------------------------   ----- 
End-of-path arrival time (ps)           21012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell51   3733  21012  600478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell51         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 600478p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21012
-------------------------------------   ----- 
End-of-path arrival time (ps)           21012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell62   3733  21012  600478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell62         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 600488p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21002
-------------------------------------   ----- 
End-of-path arrival time (ps)           21002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell42   3723  21002  600488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell42         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 600488p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21002
-------------------------------------   ----- 
End-of-path arrival time (ps)           21002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell45   3723  21002  600488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell45         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 600488p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21002
-------------------------------------   ----- 
End-of-path arrival time (ps)           21002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell53   3723  21002  600488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell53         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 600488p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21002
-------------------------------------   ----- 
End-of-path arrival time (ps)           21002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q              macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell4    6427   7677  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell4    3350  11027  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell3    2903  13929  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell3    3350  17279  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell54   3723  21002  600488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell54         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 604397p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17093
-------------------------------------   ----- 
End-of-path arrival time (ps)           17093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell108  15843  17093  604397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell108        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 604397p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17093
-------------------------------------   ----- 
End-of-path arrival time (ps)           17093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell117  15843  17093  604397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell117        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 604397p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17093
-------------------------------------   ----- 
End-of-path arrival time (ps)           17093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell134  15843  17093  604397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell134        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 604408p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17082
-------------------------------------   ----- 
End-of-path arrival time (ps)           17082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell107  15832  17082  604408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell107        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 604408p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17082
-------------------------------------   ----- 
End-of-path arrival time (ps)           17082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell122  15832  17082  604408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell122        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 604408p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17082
-------------------------------------   ----- 
End-of-path arrival time (ps)           17082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell126  15832  17082  604408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell126        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 604924p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16566
-------------------------------------   ----- 
End-of-path arrival time (ps)           16566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell123  15316  16566  604924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell123        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 604924p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16566
-------------------------------------   ----- 
End-of-path arrival time (ps)           16566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell125  15316  16566  604924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell125        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 604924p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16566
-------------------------------------   ----- 
End-of-path arrival time (ps)           16566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell128  15316  16566  604924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell128        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 605702p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15788
-------------------------------------   ----- 
End-of-path arrival time (ps)           15788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell80   1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell86  14538  15788  605702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell86         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 605702p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15788
-------------------------------------   ----- 
End-of-path arrival time (ps)           15788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80   1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell93  14538  15788  605702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell93         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 605702p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15788
-------------------------------------   ----- 
End-of-path arrival time (ps)           15788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell113  14538  15788  605702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell113        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 605969p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15521
-------------------------------------   ----- 
End-of-path arrival time (ps)           15521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell108  14271  15521  605969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell108        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 605969p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15521
-------------------------------------   ----- 
End-of-path arrival time (ps)           15521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell117  14271  15521  605969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell117        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 605969p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15521
-------------------------------------   ----- 
End-of-path arrival time (ps)           15521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell134  14271  15521  605969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell134        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 606003p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15487
-------------------------------------   ----- 
End-of-path arrival time (ps)           15487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell19  14237  15487  606003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell19         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 606003p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15487
-------------------------------------   ----- 
End-of-path arrival time (ps)           15487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell44  14237  15487  606003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell44         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 606003p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15487
-------------------------------------   ----- 
End-of-path arrival time (ps)           15487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell46  14237  15487  606003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell46         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 606003p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15487
-------------------------------------   ----- 
End-of-path arrival time (ps)           15487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell65  14237  15487  606003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell65         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \TPS_ADC:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \TPS_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 606237p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -4060
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   620940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14703
-------------------------------------   ----- 
End-of-path arrival time (ps)           14703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_1      controlcell2   1210   1210  606237  RISE       1
\TPS_ADC:bSAR_SEQ:cnt_enable\/main_1      macrocell151   3922   5132  606237  RISE       1
\TPS_ADC:bSAR_SEQ:cnt_enable\/q           macrocell151   3350   8482  606237  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/enable  count7cell     6221  14703  606237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 606398p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15092
-------------------------------------   ----- 
End-of-path arrival time (ps)           15092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell19  13842  15092  606398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell19         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 606398p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15092
-------------------------------------   ----- 
End-of-path arrival time (ps)           15092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell44  13842  15092  606398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell44         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 606398p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15092
-------------------------------------   ----- 
End-of-path arrival time (ps)           15092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell46  13842  15092  606398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell46         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 606398p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15092
-------------------------------------   ----- 
End-of-path arrival time (ps)           15092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell65  13842  15092  606398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell65         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 606516p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14974
-------------------------------------   ----- 
End-of-path arrival time (ps)           14974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell82   1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell86  13724  14974  606516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell86         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 606516p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14974
-------------------------------------   ----- 
End-of-path arrival time (ps)           14974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82   1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell93  13724  14974  606516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell93         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 606516p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14974
-------------------------------------   ----- 
End-of-path arrival time (ps)           14974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell113  13724  14974  606516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell113        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 606564p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14926
-------------------------------------   ----- 
End-of-path arrival time (ps)           14926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell25  13676  14926  606564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell25         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 606564p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14926
-------------------------------------   ----- 
End-of-path arrival time (ps)           14926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell27  13676  14926  606564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell27         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 606564p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14926
-------------------------------------   ----- 
End-of-path arrival time (ps)           14926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell61  13676  14926  606564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell61         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 606964p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14526
-------------------------------------   ----- 
End-of-path arrival time (ps)           14526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell25  13276  14526  606964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell25         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 606964p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14526
-------------------------------------   ----- 
End-of-path arrival time (ps)           14526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell27  13276  14526  606964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell27         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 606964p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14526
-------------------------------------   ----- 
End-of-path arrival time (ps)           14526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell61  13276  14526  606964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell61         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 606971p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14519
-------------------------------------   ----- 
End-of-path arrival time (ps)           14519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell25  13269  14519  606971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell25         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 606971p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14519
-------------------------------------   ----- 
End-of-path arrival time (ps)           14519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell27  13269  14519  606971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell27         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 606971p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14519
-------------------------------------   ----- 
End-of-path arrival time (ps)           14519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell61  13269  14519  606971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell61         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 607027p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14463
-------------------------------------   ----- 
End-of-path arrival time (ps)           14463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell19  13213  14463  607027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell19         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 607027p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14463
-------------------------------------   ----- 
End-of-path arrival time (ps)           14463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell44  13213  14463  607027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell44         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 607027p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14463
-------------------------------------   ----- 
End-of-path arrival time (ps)           14463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell46  13213  14463  607027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell46         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 607027p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14463
-------------------------------------   ----- 
End-of-path arrival time (ps)           14463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell65  13213  14463  607027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell65         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 607153p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14337
-------------------------------------   ----- 
End-of-path arrival time (ps)           14337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85   1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell96  13087  14337  607153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell96         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 607153p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14337
-------------------------------------   ----- 
End-of-path arrival time (ps)           14337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell85   1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell97  13087  14337  607153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell97         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 607153p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14337
-------------------------------------   ----- 
End-of-path arrival time (ps)           14337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell102  13087  14337  607153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell102        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 607153p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14337
-------------------------------------   ----- 
End-of-path arrival time (ps)           14337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell121  13087  14337  607153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell121        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 607453p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14037
-------------------------------------   ----- 
End-of-path arrival time (ps)           14037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell23  12787  14037  607453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell23         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 607453p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14037
-------------------------------------   ----- 
End-of-path arrival time (ps)           14037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell28  12787  14037  607453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell28         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 607453p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14037
-------------------------------------   ----- 
End-of-path arrival time (ps)           14037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell47  12787  14037  607453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell47         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 607453p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14037
-------------------------------------   ----- 
End-of-path arrival time (ps)           14037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell52  12787  14037  607453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell52         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 607513p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13977
-------------------------------------   ----- 
End-of-path arrival time (ps)           13977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80   1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell88  12727  13977  607513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell88         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 607513p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13977
-------------------------------------   ----- 
End-of-path arrival time (ps)           13977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80   1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell95  12727  13977  607513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell95         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 607513p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13977
-------------------------------------   ----- 
End-of-path arrival time (ps)           13977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell140  12727  13977  607513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell140        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 607515p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13975
-------------------------------------   ----- 
End-of-path arrival time (ps)           13975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell124  12725  13975  607515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell124        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 607515p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13975
-------------------------------------   ----- 
End-of-path arrival time (ps)           13975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell133  12725  13975  607515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell133        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 607515p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13975
-------------------------------------   ----- 
End-of-path arrival time (ps)           13975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell137  12725  13975  607515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell137        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 607515p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13975
-------------------------------------   ----- 
End-of-path arrival time (ps)           13975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell149  12725  13975  607515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell149        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 607521p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13969
-------------------------------------   ----- 
End-of-path arrival time (ps)           13969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell19  12719  13969  607521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell19         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 607521p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13969
-------------------------------------   ----- 
End-of-path arrival time (ps)           13969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell44  12719  13969  607521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell44         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 607521p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13969
-------------------------------------   ----- 
End-of-path arrival time (ps)           13969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell46  12719  13969  607521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell46         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 607521p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13969
-------------------------------------   ----- 
End-of-path arrival time (ps)           13969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell65  12719  13969  607521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell65         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 607545p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13945
-------------------------------------   ----- 
End-of-path arrival time (ps)           13945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell23  12695  13945  607545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell23         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 607545p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13945
-------------------------------------   ----- 
End-of-path arrival time (ps)           13945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell28  12695  13945  607545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell28         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 607545p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13945
-------------------------------------   ----- 
End-of-path arrival time (ps)           13945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell47  12695  13945  607545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell47         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 607545p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13945
-------------------------------------   ----- 
End-of-path arrival time (ps)           13945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell52  12695  13945  607545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell52         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 607547p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13943
-------------------------------------   ----- 
End-of-path arrival time (ps)           13943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell15  12693  13943  607547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell15         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 607547p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13943
-------------------------------------   ----- 
End-of-path arrival time (ps)           13943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell31  12693  13943  607547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell31         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 607547p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13943
-------------------------------------   ----- 
End-of-path arrival time (ps)           13943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell32  12693  13943  607547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell32         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 607547p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13943
-------------------------------------   ----- 
End-of-path arrival time (ps)           13943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell33  12693  13943  607547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell33         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 607594p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13896
-------------------------------------   ----- 
End-of-path arrival time (ps)           13896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell25  12646  13896  607594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell25         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 607594p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13896
-------------------------------------   ----- 
End-of-path arrival time (ps)           13896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell27  12646  13896  607594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell27         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 607594p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13896
-------------------------------------   ----- 
End-of-path arrival time (ps)           13896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell61  12646  13896  607594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell61         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 607824p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13666
-------------------------------------   ----- 
End-of-path arrival time (ps)           13666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell83   1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell86  12416  13666  607824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell86         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 607824p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13666
-------------------------------------   ----- 
End-of-path arrival time (ps)           13666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83   1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell93  12416  13666  607824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell93         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 607824p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13666
-------------------------------------   ----- 
End-of-path arrival time (ps)           13666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell113  12416  13666  607824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell113        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 607827p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13663
-------------------------------------   ----- 
End-of-path arrival time (ps)           13663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell123  12413  13663  607827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell123        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 607827p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13663
-------------------------------------   ----- 
End-of-path arrival time (ps)           13663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell125  12413  13663  607827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell125        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 607827p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13663
-------------------------------------   ----- 
End-of-path arrival time (ps)           13663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell128  12413  13663  607827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell128        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 607834p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13656
-------------------------------------   ----- 
End-of-path arrival time (ps)           13656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell123  12406  13656  607834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell123        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 607834p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13656
-------------------------------------   ----- 
End-of-path arrival time (ps)           13656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell125  12406  13656  607834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell125        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 607834p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13656
-------------------------------------   ----- 
End-of-path arrival time (ps)           13656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell128  12406  13656  607834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell128        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 607844p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13646
-------------------------------------   ----- 
End-of-path arrival time (ps)           13646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell108  12396  13646  607844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell108        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 607844p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13646
-------------------------------------   ----- 
End-of-path arrival time (ps)           13646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell117  12396  13646  607844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell117        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 607844p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13646
-------------------------------------   ----- 
End-of-path arrival time (ps)           13646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell134  12396  13646  607844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell134        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 607994p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13496
-------------------------------------   ----- 
End-of-path arrival time (ps)           13496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell15  12246  13496  607994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell15         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 607994p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13496
-------------------------------------   ----- 
End-of-path arrival time (ps)           13496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell31  12246  13496  607994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell31         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 607994p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13496
-------------------------------------   ----- 
End-of-path arrival time (ps)           13496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell32  12246  13496  607994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell32         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 607994p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13496
-------------------------------------   ----- 
End-of-path arrival time (ps)           13496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell33  12246  13496  607994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell33         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 608053p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13437
-------------------------------------   ----- 
End-of-path arrival time (ps)           13437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell119  12187  13437  608053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell119        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 608053p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13437
-------------------------------------   ----- 
End-of-path arrival time (ps)           13437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell132  12187  13437  608053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell132        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 608084p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13406
-------------------------------------   ----- 
End-of-path arrival time (ps)           13406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell103  12156  13406  608084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell103        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 608084p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13406
-------------------------------------   ----- 
End-of-path arrival time (ps)           13406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell114  12156  13406  608084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell114        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 608084p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13406
-------------------------------------   ----- 
End-of-path arrival time (ps)           13406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell115  12156  13406  608084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell115        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 608084p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13406
-------------------------------------   ----- 
End-of-path arrival time (ps)           13406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell136  12156  13406  608084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell136        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 608088p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13402
-------------------------------------   ----- 
End-of-path arrival time (ps)           13402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85   1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell90  12152  13402  608088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell90         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 608088p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13402
-------------------------------------   ----- 
End-of-path arrival time (ps)           13402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85   1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell98  12152  13402  608088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell98         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 608088p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13402
-------------------------------------   ----- 
End-of-path arrival time (ps)           13402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell101  12152  13402  608088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell101        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 608141p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13349
-------------------------------------   ----- 
End-of-path arrival time (ps)           13349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80   1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell94  12099  13349  608141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell94         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 608141p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13349
-------------------------------------   ----- 
End-of-path arrival time (ps)           13349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell104  12099  13349  608141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell104        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 608141p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13349
-------------------------------------   ----- 
End-of-path arrival time (ps)           13349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell120  12099  13349  608141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell120        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 608141p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13349
-------------------------------------   ----- 
End-of-path arrival time (ps)           13349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell138  12099  13349  608141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell138        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 608269p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13221
-------------------------------------   ----- 
End-of-path arrival time (ps)           13221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell38  11971  13221  608269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell38         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 608269p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13221
-------------------------------------   ----- 
End-of-path arrival time (ps)           13221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell57  11971  13221  608269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell57         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 608269p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13221
-------------------------------------   ----- 
End-of-path arrival time (ps)           13221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell66  11971  13221  608269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell66         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 608269p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13221
-------------------------------------   ----- 
End-of-path arrival time (ps)           13221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell67  11971  13221  608269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell67         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 608404p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13086
-------------------------------------   ----- 
End-of-path arrival time (ps)           13086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell38  11836  13086  608404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell38         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 608404p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13086
-------------------------------------   ----- 
End-of-path arrival time (ps)           13086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell57  11836  13086  608404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell57         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 608404p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13086
-------------------------------------   ----- 
End-of-path arrival time (ps)           13086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell66  11836  13086  608404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell66         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 608404p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13086
-------------------------------------   ----- 
End-of-path arrival time (ps)           13086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell67  11836  13086  608404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell67         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 608435p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13055
-------------------------------------   ----- 
End-of-path arrival time (ps)           13055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80   1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell96  11805  13055  608435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell96         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 608435p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13055
-------------------------------------   ----- 
End-of-path arrival time (ps)           13055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell80   1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell97  11805  13055  608435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell97         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 608435p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13055
-------------------------------------   ----- 
End-of-path arrival time (ps)           13055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell102  11805  13055  608435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell102        0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 608435p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13055
-------------------------------------   ----- 
End-of-path arrival time (ps)           13055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell121  11805  13055  608435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell121        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 608443p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13047
-------------------------------------   ----- 
End-of-path arrival time (ps)           13047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell108  11797  13047  608443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell108        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 608443p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13047
-------------------------------------   ----- 
End-of-path arrival time (ps)           13047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell117  11797  13047  608443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell117        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 608443p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13047
-------------------------------------   ----- 
End-of-path arrival time (ps)           13047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell134  11797  13047  608443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell134        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 608448p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13042
-------------------------------------   ----- 
End-of-path arrival time (ps)           13042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell38  11792  13042  608448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell38         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 608448p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13042
-------------------------------------   ----- 
End-of-path arrival time (ps)           13042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell57  11792  13042  608448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell57         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 608448p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13042
-------------------------------------   ----- 
End-of-path arrival time (ps)           13042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell66  11792  13042  608448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell66         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 608448p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13042
-------------------------------------   ----- 
End-of-path arrival time (ps)           13042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell67  11792  13042  608448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell67         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 608453p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13037
-------------------------------------   ----- 
End-of-path arrival time (ps)           13037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell15  11787  13037  608453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell15         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 608453p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13037
-------------------------------------   ----- 
End-of-path arrival time (ps)           13037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell31  11787  13037  608453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell31         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 608453p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13037
-------------------------------------   ----- 
End-of-path arrival time (ps)           13037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell32  11787  13037  608453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell32         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 608453p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13037
-------------------------------------   ----- 
End-of-path arrival time (ps)           13037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell33  11787  13037  608453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell33         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 608454p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13036
-------------------------------------   ----- 
End-of-path arrival time (ps)           13036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell123  11786  13036  608454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell123        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 608454p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13036
-------------------------------------   ----- 
End-of-path arrival time (ps)           13036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell125  11786  13036  608454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell125        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 608454p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13036
-------------------------------------   ----- 
End-of-path arrival time (ps)           13036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell128  11786  13036  608454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell128        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 608574p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12916
-------------------------------------   ----- 
End-of-path arrival time (ps)           12916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell107  11666  12916  608574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell107        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 608574p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12916
-------------------------------------   ----- 
End-of-path arrival time (ps)           12916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell122  11666  12916  608574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell122        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 608574p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12916
-------------------------------------   ----- 
End-of-path arrival time (ps)           12916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell126  11666  12916  608574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell126        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 608585p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12905
-------------------------------------   ----- 
End-of-path arrival time (ps)           12905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell107  11655  12905  608585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell107        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 608585p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12905
-------------------------------------   ----- 
End-of-path arrival time (ps)           12905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell122  11655  12905  608585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell122        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 608585p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12905
-------------------------------------   ----- 
End-of-path arrival time (ps)           12905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell126  11655  12905  608585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell126        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 608646p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12844
-------------------------------------   ----- 
End-of-path arrival time (ps)           12844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell107  11594  12844  608646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell107        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 608646p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12844
-------------------------------------   ----- 
End-of-path arrival time (ps)           12844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell122  11594  12844  608646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell122        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 608646p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12844
-------------------------------------   ----- 
End-of-path arrival time (ps)           12844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell126  11594  12844  608646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell126        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 608817p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12673
-------------------------------------   ----- 
End-of-path arrival time (ps)           12673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell110  11423  12673  608817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell110        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 608817p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12673
-------------------------------------   ----- 
End-of-path arrival time (ps)           12673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell116  11423  12673  608817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell116        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 608817p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12673
-------------------------------------   ----- 
End-of-path arrival time (ps)           12673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell139  11423  12673  608817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell139        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 608889p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12601
-------------------------------------   ----- 
End-of-path arrival time (ps)           12601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84   1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell96  11351  12601  608889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell96         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 608889p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12601
-------------------------------------   ----- 
End-of-path arrival time (ps)           12601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell84   1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell97  11351  12601  608889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell97         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 608889p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12601
-------------------------------------   ----- 
End-of-path arrival time (ps)           12601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell102  11351  12601  608889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell102        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 608889p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12601
-------------------------------------   ----- 
End-of-path arrival time (ps)           12601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell121  11351  12601  608889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell121        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 608961p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12529
-------------------------------------   ----- 
End-of-path arrival time (ps)           12529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell15  11279  12529  608961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell15         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 608961p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12529
-------------------------------------   ----- 
End-of-path arrival time (ps)           12529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell31  11279  12529  608961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell31         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 608961p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12529
-------------------------------------   ----- 
End-of-path arrival time (ps)           12529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell32  11279  12529  608961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell32         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 608961p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12529
-------------------------------------   ----- 
End-of-path arrival time (ps)           12529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell33  11279  12529  608961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell33         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 608993p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12497
-------------------------------------   ----- 
End-of-path arrival time (ps)           12497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82   1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell96  11247  12497  608993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell96         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 608993p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12497
-------------------------------------   ----- 
End-of-path arrival time (ps)           12497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell82   1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell97  11247  12497  608993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell97         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 608993p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12497
-------------------------------------   ----- 
End-of-path arrival time (ps)           12497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell102  11247  12497  608993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell102        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 608993p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12497
-------------------------------------   ----- 
End-of-path arrival time (ps)           12497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell121  11247  12497  608993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell121        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 609007p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12483
-------------------------------------   ----- 
End-of-path arrival time (ps)           12483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell19  11233  12483  609007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell19         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 609007p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12483
-------------------------------------   ----- 
End-of-path arrival time (ps)           12483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell44  11233  12483  609007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell44         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 609007p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12483
-------------------------------------   ----- 
End-of-path arrival time (ps)           12483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell46  11233  12483  609007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell46         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 609007p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12483
-------------------------------------   ----- 
End-of-path arrival time (ps)           12483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell65  11233  12483  609007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell65         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 609015p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12475
-------------------------------------   ----- 
End-of-path arrival time (ps)           12475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell25  11225  12475  609015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell25         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 609015p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12475
-------------------------------------   ----- 
End-of-path arrival time (ps)           12475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell27  11225  12475  609015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell27         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 609015p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12475
-------------------------------------   ----- 
End-of-path arrival time (ps)           12475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell61  11225  12475  609015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell61         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 609030p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12460
-------------------------------------   ----- 
End-of-path arrival time (ps)           12460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell38  11210  12460  609030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell38         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 609030p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12460
-------------------------------------   ----- 
End-of-path arrival time (ps)           12460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell57  11210  12460  609030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell57         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 609030p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12460
-------------------------------------   ----- 
End-of-path arrival time (ps)           12460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell66  11210  12460  609030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell66         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 609030p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12460
-------------------------------------   ----- 
End-of-path arrival time (ps)           12460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell67  11210  12460  609030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell67         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 609102p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12388
-------------------------------------   ----- 
End-of-path arrival time (ps)           12388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell81   1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell86  11138  12388  609102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell86         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 609102p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12388
-------------------------------------   ----- 
End-of-path arrival time (ps)           12388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81   1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell93  11138  12388  609102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell93         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 609102p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12388
-------------------------------------   ----- 
End-of-path arrival time (ps)           12388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell113  11138  12388  609102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell113        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 609110p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12380
-------------------------------------   ----- 
End-of-path arrival time (ps)           12380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell103  11130  12380  609110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell103        0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 609110p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12380
-------------------------------------   ----- 
End-of-path arrival time (ps)           12380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell114  11130  12380  609110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell114        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 609110p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12380
-------------------------------------   ----- 
End-of-path arrival time (ps)           12380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell115  11130  12380  609110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell115        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 609110p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12380
-------------------------------------   ----- 
End-of-path arrival time (ps)           12380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell136  11130  12380  609110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell136        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 609142p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12348
-------------------------------------   ----- 
End-of-path arrival time (ps)           12348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85   1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell94  11098  12348  609142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell94         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 609142p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12348
-------------------------------------   ----- 
End-of-path arrival time (ps)           12348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell104  11098  12348  609142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell104        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 609142p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12348
-------------------------------------   ----- 
End-of-path arrival time (ps)           12348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell120  11098  12348  609142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell120        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 609142p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12348
-------------------------------------   ----- 
End-of-path arrival time (ps)           12348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell138  11098  12348  609142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell138        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 609274p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12216
-------------------------------------   ----- 
End-of-path arrival time (ps)           12216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83   1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell96  10966  12216  609274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell96         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 609274p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12216
-------------------------------------   ----- 
End-of-path arrival time (ps)           12216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell83   1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell97  10966  12216  609274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell97         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 609274p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12216
-------------------------------------   ----- 
End-of-path arrival time (ps)           12216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell102  10966  12216  609274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell102        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 609274p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12216
-------------------------------------   ----- 
End-of-path arrival time (ps)           12216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell121  10966  12216  609274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell121        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 609358p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12132
-------------------------------------   ----- 
End-of-path arrival time (ps)           12132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell103  10882  12132  609358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell103        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 609358p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12132
-------------------------------------   ----- 
End-of-path arrival time (ps)           12132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell114  10882  12132  609358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell114        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 609358p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12132
-------------------------------------   ----- 
End-of-path arrival time (ps)           12132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell115  10882  12132  609358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell115        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 609358p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12132
-------------------------------------   ----- 
End-of-path arrival time (ps)           12132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell136  10882  12132  609358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell136        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 609369p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12121
-------------------------------------   ----- 
End-of-path arrival time (ps)           12121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80   1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell90  10871  12121  609369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell90         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 609369p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12121
-------------------------------------   ----- 
End-of-path arrival time (ps)           12121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80   1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell98  10871  12121  609369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell98         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 609369p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12121
-------------------------------------   ----- 
End-of-path arrival time (ps)           12121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell101  10871  12121  609369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell101        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 609371p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12119
-------------------------------------   ----- 
End-of-path arrival time (ps)           12119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell23  10869  12119  609371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell23         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 609371p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12119
-------------------------------------   ----- 
End-of-path arrival time (ps)           12119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell28  10869  12119  609371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell28         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 609371p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12119
-------------------------------------   ----- 
End-of-path arrival time (ps)           12119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell47  10869  12119  609371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell47         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 609371p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12119
-------------------------------------   ----- 
End-of-path arrival time (ps)           12119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell52  10869  12119  609371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell52         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 609443p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12047
-------------------------------------   ----- 
End-of-path arrival time (ps)           12047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell25  10797  12047  609443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0             macrocell25         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 609443p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12047
-------------------------------------   ----- 
End-of-path arrival time (ps)           12047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell27  10797  12047  609443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0             macrocell27         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 609443p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12047
-------------------------------------   ----- 
End-of-path arrival time (ps)           12047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell61  10797  12047  609443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0             macrocell61         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 609444p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12046
-------------------------------------   ----- 
End-of-path arrival time (ps)           12046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell19  10796  12046  609444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0             macrocell19         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 609444p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12046
-------------------------------------   ----- 
End-of-path arrival time (ps)           12046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell44  10796  12046  609444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0              macrocell44         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 609444p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12046
-------------------------------------   ----- 
End-of-path arrival time (ps)           12046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell46  10796  12046  609444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0             macrocell46         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 609444p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12046
-------------------------------------   ----- 
End-of-path arrival time (ps)           12046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell65  10796  12046  609444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0             macrocell65         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 609664p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11826
-------------------------------------   ----- 
End-of-path arrival time (ps)           11826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81   1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell90  10576  11826  609664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell90         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 609664p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11826
-------------------------------------   ----- 
End-of-path arrival time (ps)           11826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81   1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell98  10576  11826  609664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell98         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 609664p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11826
-------------------------------------   ----- 
End-of-path arrival time (ps)           11826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell101  10576  11826  609664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell101        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 609696p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11794
-------------------------------------   ----- 
End-of-path arrival time (ps)           11794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82   1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell90  10544  11794  609696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell90         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 609696p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11794
-------------------------------------   ----- 
End-of-path arrival time (ps)           11794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82   1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell98  10544  11794  609696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell98         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 609696p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11794
-------------------------------------   ----- 
End-of-path arrival time (ps)           11794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell101  10544  11794  609696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell101        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 609701p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11789
-------------------------------------   ----- 
End-of-path arrival time (ps)           11789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell103  10539  11789  609701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell103        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 609701p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11789
-------------------------------------   ----- 
End-of-path arrival time (ps)           11789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell114  10539  11789  609701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell114        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 609701p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11789
-------------------------------------   ----- 
End-of-path arrival time (ps)           11789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell115  10539  11789  609701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell115        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 609701p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11789
-------------------------------------   ----- 
End-of-path arrival time (ps)           11789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell136  10539  11789  609701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell136        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 609811p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11679
-------------------------------------   ----- 
End-of-path arrival time (ps)           11679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell127  10429  11679  609811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell127        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 609811p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11679
-------------------------------------   ----- 
End-of-path arrival time (ps)           11679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell145  10429  11679  609811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell145        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 609811p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11679
-------------------------------------   ----- 
End-of-path arrival time (ps)           11679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell146  10429  11679  609811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell146        0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 609811p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11679
-------------------------------------   ----- 
End-of-path arrival time (ps)           11679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell147  10429  11679  609811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell147        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 609812p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11678
-------------------------------------   ----- 
End-of-path arrival time (ps)           11678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell103  10428  11678  609812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell103        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 609812p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11678
-------------------------------------   ----- 
End-of-path arrival time (ps)           11678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell114  10428  11678  609812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell114        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 609812p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11678
-------------------------------------   ----- 
End-of-path arrival time (ps)           11678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell115  10428  11678  609812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell115        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 609812p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11678
-------------------------------------   ----- 
End-of-path arrival time (ps)           11678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell136  10428  11678  609812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell136        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 609818p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11672
-------------------------------------   ----- 
End-of-path arrival time (ps)           11672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84   1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell90  10422  11672  609818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell90         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 609818p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11672
-------------------------------------   ----- 
End-of-path arrival time (ps)           11672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84   1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell98  10422  11672  609818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell98         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 609818p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11672
-------------------------------------   ----- 
End-of-path arrival time (ps)           11672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell101  10422  11672  609818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell101        0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 609824p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11666
-------------------------------------   ----- 
End-of-path arrival time (ps)           11666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell109  10416  11666  609824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell109        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609824p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11666
-------------------------------------   ----- 
End-of-path arrival time (ps)           11666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell118  10416  11666  609824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell118        0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 609850p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11640
-------------------------------------   ----- 
End-of-path arrival time (ps)           11640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell105  10390  11640  609850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell105        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 609850p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11640
-------------------------------------   ----- 
End-of-path arrival time (ps)           11640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell111  10390  11640  609850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell111        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 609850p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11640
-------------------------------------   ----- 
End-of-path arrival time (ps)           11640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell129  10390  11640  609850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell129        0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 609850p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11640
-------------------------------------   ----- 
End-of-path arrival time (ps)           11640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell142  10390  11640  609850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell142        0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 609869p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11621
-------------------------------------   ----- 
End-of-path arrival time (ps)           11621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81   1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell96  10371  11621  609869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell96         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 609869p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11621
-------------------------------------   ----- 
End-of-path arrival time (ps)           11621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell81   1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell97  10371  11621  609869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell97         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 609869p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11621
-------------------------------------   ----- 
End-of-path arrival time (ps)           11621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell102  10371  11621  609869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell102        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 609869p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11621
-------------------------------------   ----- 
End-of-path arrival time (ps)           11621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell121  10371  11621  609869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell121        0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 609904p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11586
-------------------------------------   ----- 
End-of-path arrival time (ps)           11586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell13  10336  11586  609904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell13         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 609904p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11586
-------------------------------------   ----- 
End-of-path arrival time (ps)           11586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell34  10336  11586  609904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell34         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 609904p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11586
-------------------------------------   ----- 
End-of-path arrival time (ps)           11586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell50  10336  11586  609904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell50         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 609904p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11586
-------------------------------------   ----- 
End-of-path arrival time (ps)           11586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell68  10336  11586  609904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell68         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 609927p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11563
-------------------------------------   ----- 
End-of-path arrival time (ps)           11563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell21  10313  11563  609927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell21         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609927p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11563
-------------------------------------   ----- 
End-of-path arrival time (ps)           11563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell43  10313  11563  609927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell43         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 609927p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11563
-------------------------------------   ----- 
End-of-path arrival time (ps)           11563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell55  10313  11563  609927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell55         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 609927p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11563
-------------------------------------   ----- 
End-of-path arrival time (ps)           11563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell63  10313  11563  609927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell63         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 609936p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11554
-------------------------------------   ----- 
End-of-path arrival time (ps)           11554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80   1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell87  10304  11554  609936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell87         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 609936p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11554
-------------------------------------   ----- 
End-of-path arrival time (ps)           11554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell141  10304  11554  609936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell141        0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 610019p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11471
-------------------------------------   ----- 
End-of-path arrival time (ps)           11471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell103  10221  11471  610019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell103        0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 610019p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11471
-------------------------------------   ----- 
End-of-path arrival time (ps)           11471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell114  10221  11471  610019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell114        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 610019p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11471
-------------------------------------   ----- 
End-of-path arrival time (ps)           11471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell115  10221  11471  610019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell115        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 610019p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11471
-------------------------------------   ----- 
End-of-path arrival time (ps)           11471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell136  10221  11471  610019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell136        0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 610020p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11470
-------------------------------------   ----- 
End-of-path arrival time (ps)           11470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83   1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell90  10220  11470  610020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell90         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 610020p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11470
-------------------------------------   ----- 
End-of-path arrival time (ps)           11470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83   1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell98  10220  11470  610020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell98         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 610020p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11470
-------------------------------------   ----- 
End-of-path arrival time (ps)           11470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell101  10220  11470  610020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell101        0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 610022p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11468
-------------------------------------   ----- 
End-of-path arrival time (ps)           11468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell14  10218  11468  610022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell14         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 610022p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11468
-------------------------------------   ----- 
End-of-path arrival time (ps)           11468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell22  10218  11468  610022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell22         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 610022p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11468
-------------------------------------   ----- 
End-of-path arrival time (ps)           11468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell71  10218  11468  610022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell71         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 610022p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11468
-------------------------------------   ----- 
End-of-path arrival time (ps)           11468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell74  10218  11468  610022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell74         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610052p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11438
-------------------------------------   ----- 
End-of-path arrival time (ps)           11438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell11  10188  11438  610052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell11         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610052p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11438
-------------------------------------   ----- 
End-of-path arrival time (ps)           11438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell24  10188  11438  610052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell24         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 610052p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11438
-------------------------------------   ----- 
End-of-path arrival time (ps)           11438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell30  10188  11438  610052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell30         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 610069p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11421
-------------------------------------   ----- 
End-of-path arrival time (ps)           11421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell107  10171  11421  610069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell107        0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 610069p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11421
-------------------------------------   ----- 
End-of-path arrival time (ps)           11421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell122  10171  11421  610069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell122        0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 610069p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11421
-------------------------------------   ----- 
End-of-path arrival time (ps)           11421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell126  10171  11421  610069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell126        0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 610070p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11420
-------------------------------------   ----- 
End-of-path arrival time (ps)           11420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell127  10170  11420  610070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell127        0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 610070p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11420
-------------------------------------   ----- 
End-of-path arrival time (ps)           11420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell145  10170  11420  610070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell145        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 610070p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11420
-------------------------------------   ----- 
End-of-path arrival time (ps)           11420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell146  10170  11420  610070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell146        0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 610070p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11420
-------------------------------------   ----- 
End-of-path arrival time (ps)           11420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell147  10170  11420  610070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell147        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 610083p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11407
-------------------------------------   ----- 
End-of-path arrival time (ps)           11407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell105  10157  11407  610083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell105        0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 610083p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11407
-------------------------------------   ----- 
End-of-path arrival time (ps)           11407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell111  10157  11407  610083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell111        0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 610083p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11407
-------------------------------------   ----- 
End-of-path arrival time (ps)           11407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell129  10157  11407  610083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell129        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 610083p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11407
-------------------------------------   ----- 
End-of-path arrival time (ps)           11407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell142  10157  11407  610083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell142        0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 610087p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11403
-------------------------------------   ----- 
End-of-path arrival time (ps)           11403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell109  10153  11403  610087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell109        0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 610087p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11403
-------------------------------------   ----- 
End-of-path arrival time (ps)           11403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell118  10153  11403  610087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell118        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 610098p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11392
-------------------------------------   ----- 
End-of-path arrival time (ps)           11392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell15  10142  11392  610098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell15         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610098p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11392
-------------------------------------   ----- 
End-of-path arrival time (ps)           11392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell31  10142  11392  610098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell31         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 610098p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11392
-------------------------------------   ----- 
End-of-path arrival time (ps)           11392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell32  10142  11392  610098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell32         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 610098p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11392
-------------------------------------   ----- 
End-of-path arrival time (ps)           11392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell33  10142  11392  610098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell33         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 610105p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11385
-------------------------------------   ----- 
End-of-path arrival time (ps)           11385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell23  10135  11385  610105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell23         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 610105p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11385
-------------------------------------   ----- 
End-of-path arrival time (ps)           11385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell28  10135  11385  610105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell28         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 610105p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11385
-------------------------------------   ----- 
End-of-path arrival time (ps)           11385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell47  10135  11385  610105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell47         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 610105p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11385
-------------------------------------   ----- 
End-of-path arrival time (ps)           11385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell52  10135  11385  610105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell52         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 610120p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11370
-------------------------------------   ----- 
End-of-path arrival time (ps)           11370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell38  10120  11370  610120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell38         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 610120p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11370
-------------------------------------   ----- 
End-of-path arrival time (ps)           11370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell57  10120  11370  610120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell57         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 610120p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11370
-------------------------------------   ----- 
End-of-path arrival time (ps)           11370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell66  10120  11370  610120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell66         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 610120p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11370
-------------------------------------   ----- 
End-of-path arrival time (ps)           11370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell67  10120  11370  610120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell67         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 610131p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11359
-------------------------------------   ----- 
End-of-path arrival time (ps)           11359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell23  10109  11359  610131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell23         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 610131p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11359
-------------------------------------   ----- 
End-of-path arrival time (ps)           11359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell28  10109  11359  610131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell28         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 610131p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11359
-------------------------------------   ----- 
End-of-path arrival time (ps)           11359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell47  10109  11359  610131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell47         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 610131p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11359
-------------------------------------   ----- 
End-of-path arrival time (ps)           11359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell52  10109  11359  610131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell52         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 610220p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11270
-------------------------------------   ----- 
End-of-path arrival time (ps)           11270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell100  10020  11270  610220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell100        0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 610220p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11270
-------------------------------------   ----- 
End-of-path arrival time (ps)           11270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell135  10020  11270  610220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell135        0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 610220p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11270
-------------------------------------   ----- 
End-of-path arrival time (ps)           11270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell143  10020  11270  610220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell143        0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610220p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11270
-------------------------------------   ----- 
End-of-path arrival time (ps)           11270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell144  10020  11270  610220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell144        0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 610229p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11261
-------------------------------------   ----- 
End-of-path arrival time (ps)           11261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85   1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell92  10011  11261  610229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell92         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610229p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11261
-------------------------------------   ----- 
End-of-path arrival time (ps)           11261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell106  10011  11261  610229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell106        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 610229p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11261
-------------------------------------   ----- 
End-of-path arrival time (ps)           11261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell112  10011  11261  610229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell112        0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610301p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11189
-------------------------------------   ----- 
End-of-path arrival time (ps)           11189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell21   9939  11189  610301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell21         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 610301p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11189
-------------------------------------   ----- 
End-of-path arrival time (ps)           11189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell43   9939  11189  610301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell43         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 610301p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11189
-------------------------------------   ----- 
End-of-path arrival time (ps)           11189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell55   9939  11189  610301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell55         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 610301p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11189
-------------------------------------   ----- 
End-of-path arrival time (ps)           11189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell63   9939  11189  610301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell63         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 610315p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11175
-------------------------------------   ----- 
End-of-path arrival time (ps)           11175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell13   9925  11175  610315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell13         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 610315p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11175
-------------------------------------   ----- 
End-of-path arrival time (ps)           11175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell34   9925  11175  610315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell34         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 610315p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11175
-------------------------------------   ----- 
End-of-path arrival time (ps)           11175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell50   9925  11175  610315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell50         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 610315p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11175
-------------------------------------   ----- 
End-of-path arrival time (ps)           11175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell68   9925  11175  610315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell68         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610423p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11067
-------------------------------------   ----- 
End-of-path arrival time (ps)           11067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell11   9817  11067  610423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell11         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610423p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11067
-------------------------------------   ----- 
End-of-path arrival time (ps)           11067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell24   9817  11067  610423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell24         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 610423p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11067
-------------------------------------   ----- 
End-of-path arrival time (ps)           11067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell30   9817  11067  610423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell30         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 610426p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11064
-------------------------------------   ----- 
End-of-path arrival time (ps)           11064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell14   9814  11064  610426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell14         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 610426p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11064
-------------------------------------   ----- 
End-of-path arrival time (ps)           11064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell22   9814  11064  610426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell22         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 610426p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11064
-------------------------------------   ----- 
End-of-path arrival time (ps)           11064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell71   9814  11064  610426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell71         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 610426p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11064
-------------------------------------   ----- 
End-of-path arrival time (ps)           11064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell74   9814  11064  610426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell74         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610481p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11009
-------------------------------------   ----- 
End-of-path arrival time (ps)           11009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82   1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell94   9759  11009  610481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell94         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 610481p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11009
-------------------------------------   ----- 
End-of-path arrival time (ps)           11009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell104   9759  11009  610481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell104        0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 610481p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11009
-------------------------------------   ----- 
End-of-path arrival time (ps)           11009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell120   9759  11009  610481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell120        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 610481p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11009
-------------------------------------   ----- 
End-of-path arrival time (ps)           11009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell138   9759  11009  610481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell138        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 610501p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10989
-------------------------------------   ----- 
End-of-path arrival time (ps)           10989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80   1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell91   9739  10989  610501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell91         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610501p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10989
-------------------------------------   ----- 
End-of-path arrival time (ps)           10989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80   1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell99   9739  10989  610501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell99         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 610501p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10989
-------------------------------------   ----- 
End-of-path arrival time (ps)           10989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell130   9739  10989  610501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell130        0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 610534p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10956
-------------------------------------   ----- 
End-of-path arrival time (ps)           10956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell15   9706  10956  610534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0             macrocell15         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610534p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10956
-------------------------------------   ----- 
End-of-path arrival time (ps)           10956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell31   9706  10956  610534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0             macrocell31         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 610534p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10956
-------------------------------------   ----- 
End-of-path arrival time (ps)           10956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell32   9706  10956  610534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0             macrocell32         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 610534p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10956
-------------------------------------   ----- 
End-of-path arrival time (ps)           10956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell33   9706  10956  610534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0              macrocell33         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 610535p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10955
-------------------------------------   ----- 
End-of-path arrival time (ps)           10955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell23   9705  10955  610535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0             macrocell23         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 610535p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10955
-------------------------------------   ----- 
End-of-path arrival time (ps)           10955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell28   9705  10955  610535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0             macrocell28         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 610535p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10955
-------------------------------------   ----- 
End-of-path arrival time (ps)           10955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell47   9705  10955  610535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0             macrocell47         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 610535p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10955
-------------------------------------   ----- 
End-of-path arrival time (ps)           10955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell52   9705  10955  610535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0             macrocell52         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 610546p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10944
-------------------------------------   ----- 
End-of-path arrival time (ps)           10944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell38   9694  10944  610546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0             macrocell38         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 610546p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10944
-------------------------------------   ----- 
End-of-path arrival time (ps)           10944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell57   9694  10944  610546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0             macrocell57         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 610546p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10944
-------------------------------------   ----- 
End-of-path arrival time (ps)           10944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell66   9694  10944  610546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0              macrocell66         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 610546p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10944
-------------------------------------   ----- 
End-of-path arrival time (ps)           10944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell67   9694  10944  610546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0             macrocell67         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 610589p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10901
-------------------------------------   ----- 
End-of-path arrival time (ps)           10901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell108   9651  10901  610589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell108        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 610589p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10901
-------------------------------------   ----- 
End-of-path arrival time (ps)           10901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell117   9651  10901  610589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell117        0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 610589p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10901
-------------------------------------   ----- 
End-of-path arrival time (ps)           10901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell134   9651  10901  610589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell134        0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 610738p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10752
-------------------------------------   ----- 
End-of-path arrival time (ps)           10752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84   1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell89   9502  10752  610738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell89         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610738p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10752
-------------------------------------   ----- 
End-of-path arrival time (ps)           10752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell131   9502  10752  610738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell131        0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 610738p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10752
-------------------------------------   ----- 
End-of-path arrival time (ps)           10752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell148   9502  10752  610738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell148        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \APPS_ADC:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \APPS_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 610806p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -4060
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     620940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10134
-------------------------------------   ----- 
End-of-path arrival time (ps)           10134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  610806  RISE       1
\APPS_ADC:bSAR_SEQ:cnt_enable\/main_1      macrocell76    2632   3842  610806  RISE       1
\APPS_ADC:bSAR_SEQ:cnt_enable\/q           macrocell76    3350   7192  610806  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/enable  count7cell     2942  10134  610806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 610833p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10657
-------------------------------------   ----- 
End-of-path arrival time (ps)           10657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell16   9407  10657  610833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell16         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 610833p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10657
-------------------------------------   ----- 
End-of-path arrival time (ps)           10657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell20   9407  10657  610833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell20         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610833p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10657
-------------------------------------   ----- 
End-of-path arrival time (ps)           10657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell35   9407  10657  610833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell35         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610833p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10657
-------------------------------------   ----- 
End-of-path arrival time (ps)           10657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell56   9407  10657  610833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell56         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 610875p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10615
-------------------------------------   ----- 
End-of-path arrival time (ps)           10615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell14   9365  10615  610875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell14         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 610875p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10615
-------------------------------------   ----- 
End-of-path arrival time (ps)           10615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell22   9365  10615  610875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell22         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 610875p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10615
-------------------------------------   ----- 
End-of-path arrival time (ps)           10615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell71   9365  10615  610875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell71         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 610875p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10615
-------------------------------------   ----- 
End-of-path arrival time (ps)           10615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell74   9365  10615  610875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell74         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610881p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10609
-------------------------------------   ----- 
End-of-path arrival time (ps)           10609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84   1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell94   9359  10609  610881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell94         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 610881p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10609
-------------------------------------   ----- 
End-of-path arrival time (ps)           10609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell104   9359  10609  610881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell104        0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 610881p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10609
-------------------------------------   ----- 
End-of-path arrival time (ps)           10609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell120   9359  10609  610881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell120        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 610881p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10609
-------------------------------------   ----- 
End-of-path arrival time (ps)           10609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell138   9359  10609  610881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell138        0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610886p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10604
-------------------------------------   ----- 
End-of-path arrival time (ps)           10604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell11   9354  10604  610886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell11         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610886p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10604
-------------------------------------   ----- 
End-of-path arrival time (ps)           10604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell24   9354  10604  610886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell24         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 610886p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10604
-------------------------------------   ----- 
End-of-path arrival time (ps)           10604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell30   9354  10604  610886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell30         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610894p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10596
-------------------------------------   ----- 
End-of-path arrival time (ps)           10596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83   1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell94   9346  10596  610894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell94         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 610894p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10596
-------------------------------------   ----- 
End-of-path arrival time (ps)           10596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell104   9346  10596  610894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell104        0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 610894p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10596
-------------------------------------   ----- 
End-of-path arrival time (ps)           10596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell120   9346  10596  610894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell120        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 610894p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10596
-------------------------------------   ----- 
End-of-path arrival time (ps)           10596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell138   9346  10596  610894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell138        0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 610911p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10579
-------------------------------------   ----- 
End-of-path arrival time (ps)           10579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell100   9329  10579  610911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell100        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 610911p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10579
-------------------------------------   ----- 
End-of-path arrival time (ps)           10579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell135   9329  10579  610911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell135        0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 610911p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10579
-------------------------------------   ----- 
End-of-path arrival time (ps)           10579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell143   9329  10579  610911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell143        0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610911p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10579
-------------------------------------   ----- 
End-of-path arrival time (ps)           10579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell144   9329  10579  610911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell144        0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 610917p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10573
-------------------------------------   ----- 
End-of-path arrival time (ps)           10573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell16   9323  10573  610917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell16         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 610917p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10573
-------------------------------------   ----- 
End-of-path arrival time (ps)           10573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell20   9323  10573  610917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell20         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610917p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10573
-------------------------------------   ----- 
End-of-path arrival time (ps)           10573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell35   9323  10573  610917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell35         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610917p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10573
-------------------------------------   ----- 
End-of-path arrival time (ps)           10573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell56   9323  10573  610917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell56         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610922p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10568
-------------------------------------   ----- 
End-of-path arrival time (ps)           10568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell21   9318  10568  610922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell21         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 610922p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10568
-------------------------------------   ----- 
End-of-path arrival time (ps)           10568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell43   9318  10568  610922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell43         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 610922p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10568
-------------------------------------   ----- 
End-of-path arrival time (ps)           10568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell55   9318  10568  610922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell55         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 610922p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10568
-------------------------------------   ----- 
End-of-path arrival time (ps)           10568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell63   9318  10568  610922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell63         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 610952p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10538
-------------------------------------   ----- 
End-of-path arrival time (ps)           10538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell13   9288  10538  610952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell13         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 610952p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10538
-------------------------------------   ----- 
End-of-path arrival time (ps)           10538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell34   9288  10538  610952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell34         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 610952p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10538
-------------------------------------   ----- 
End-of-path arrival time (ps)           10538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell50   9288  10538  610952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell50         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 610952p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10538
-------------------------------------   ----- 
End-of-path arrival time (ps)           10538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell68   9288  10538  610952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell68         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 610954p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10536
-------------------------------------   ----- 
End-of-path arrival time (ps)           10536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80   1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell92   9286  10536  610954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell92         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610954p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10536
-------------------------------------   ----- 
End-of-path arrival time (ps)           10536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell106   9286  10536  610954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell106        0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 610954p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10536
-------------------------------------   ----- 
End-of-path arrival time (ps)           10536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell112   9286  10536  610954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell112        0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 611016p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10474
-------------------------------------   ----- 
End-of-path arrival time (ps)           10474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell11   9224  10474  611016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell11         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 611016p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10474
-------------------------------------   ----- 
End-of-path arrival time (ps)           10474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell24   9224  10474  611016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell24         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 611016p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10474
-------------------------------------   ----- 
End-of-path arrival time (ps)           10474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell30   9224  10474  611016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell30         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 611026p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10464
-------------------------------------   ----- 
End-of-path arrival time (ps)           10464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell13   9214  10464  611026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell13         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611026p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10464
-------------------------------------   ----- 
End-of-path arrival time (ps)           10464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell34   9214  10464  611026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell34         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 611026p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10464
-------------------------------------   ----- 
End-of-path arrival time (ps)           10464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell50   9214  10464  611026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell50         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611026p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10464
-------------------------------------   ----- 
End-of-path arrival time (ps)           10464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell68   9214  10464  611026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell68         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611148p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10342
-------------------------------------   ----- 
End-of-path arrival time (ps)           10342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell21   9092  10342  611148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell21         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611148p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10342
-------------------------------------   ----- 
End-of-path arrival time (ps)           10342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell43   9092  10342  611148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell43         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 611148p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10342
-------------------------------------   ----- 
End-of-path arrival time (ps)           10342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell55   9092  10342  611148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell55         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611148p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10342
-------------------------------------   ----- 
End-of-path arrival time (ps)           10342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell63   9092  10342  611148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell63         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 611162p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10328
-------------------------------------   ----- 
End-of-path arrival time (ps)           10328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell14   9078  10328  611162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell14         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 611162p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10328
-------------------------------------   ----- 
End-of-path arrival time (ps)           10328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell22   9078  10328  611162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell22         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 611162p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10328
-------------------------------------   ----- 
End-of-path arrival time (ps)           10328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell71   9078  10328  611162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell71         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 611162p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10328
-------------------------------------   ----- 
End-of-path arrival time (ps)           10328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell74   9078  10328  611162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell74         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 611164p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10326
-------------------------------------   ----- 
End-of-path arrival time (ps)           10326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85   1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell89   9076  10326  611164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell89         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611164p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10326
-------------------------------------   ----- 
End-of-path arrival time (ps)           10326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell131   9076  10326  611164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell131        0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 611164p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10326
-------------------------------------   ----- 
End-of-path arrival time (ps)           10326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell148   9076  10326  611164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell148        0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611285p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10205
-------------------------------------   ----- 
End-of-path arrival time (ps)           10205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell21   8955  10205  611285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell21         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611285p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10205
-------------------------------------   ----- 
End-of-path arrival time (ps)           10205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell43   8955  10205  611285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell43         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 611285p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10205
-------------------------------------   ----- 
End-of-path arrival time (ps)           10205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell55   8955  10205  611285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell55         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611285p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10205
-------------------------------------   ----- 
End-of-path arrival time (ps)           10205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell63   8955  10205  611285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell63         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 611295p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10195
-------------------------------------   ----- 
End-of-path arrival time (ps)           10195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell13   8945  10195  611295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell13         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611295p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10195
-------------------------------------   ----- 
End-of-path arrival time (ps)           10195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell34   8945  10195  611295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell34         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 611295p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10195
-------------------------------------   ----- 
End-of-path arrival time (ps)           10195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell50   8945  10195  611295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell50         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611295p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10195
-------------------------------------   ----- 
End-of-path arrival time (ps)           10195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell68   8945  10195  611295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell68         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611346p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10144
-------------------------------------   ----- 
End-of-path arrival time (ps)           10144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell123   8894  10144  611346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell123        0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 611346p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10144
-------------------------------------   ----- 
End-of-path arrival time (ps)           10144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell125   8894  10144  611346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell125        0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 611346p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10144
-------------------------------------   ----- 
End-of-path arrival time (ps)           10144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell128   8894  10144  611346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell128        0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 611346p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10144
-------------------------------------   ----- 
End-of-path arrival time (ps)           10144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell85   1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell86   8894  10144  611346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell86         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 611346p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10144
-------------------------------------   ----- 
End-of-path arrival time (ps)           10144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85   1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell93   8894  10144  611346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell93         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 611346p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10144
-------------------------------------   ----- 
End-of-path arrival time (ps)           10144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell113   8894  10144  611346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell113        0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 611384p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10106
-------------------------------------   ----- 
End-of-path arrival time (ps)           10106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell14   8856  10106  611384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell14         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 611384p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10106
-------------------------------------   ----- 
End-of-path arrival time (ps)           10106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell22   8856  10106  611384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell22         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 611384p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10106
-------------------------------------   ----- 
End-of-path arrival time (ps)           10106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell71   8856  10106  611384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell71         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 611384p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10106
-------------------------------------   ----- 
End-of-path arrival time (ps)           10106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell74   8856  10106  611384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell74         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 611388p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10102
-------------------------------------   ----- 
End-of-path arrival time (ps)           10102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell11   8852  10102  611388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell11         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 611388p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10102
-------------------------------------   ----- 
End-of-path arrival time (ps)           10102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell24   8852  10102  611388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell24         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 611388p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10102
-------------------------------------   ----- 
End-of-path arrival time (ps)           10102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell30   8852  10102  611388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell30         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 611396p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10094
-------------------------------------   ----- 
End-of-path arrival time (ps)           10094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell26   8844  10094  611396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell26         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 611396p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10094
-------------------------------------   ----- 
End-of-path arrival time (ps)           10094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell69   8844  10094  611396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell69         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 611396p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10094
-------------------------------------   ----- 
End-of-path arrival time (ps)           10094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell70   8844  10094  611396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell70         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 611417p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10073
-------------------------------------   ----- 
End-of-path arrival time (ps)           10073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell127   8823  10073  611417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell127        0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 611417p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10073
-------------------------------------   ----- 
End-of-path arrival time (ps)           10073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell145   8823  10073  611417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell145        0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 611417p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10073
-------------------------------------   ----- 
End-of-path arrival time (ps)           10073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell146   8823  10073  611417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell146        0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 611417p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10073
-------------------------------------   ----- 
End-of-path arrival time (ps)           10073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell147   8823  10073  611417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell147        0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611436p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10054
-------------------------------------   ----- 
End-of-path arrival time (ps)           10054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell109   8804  10054  611436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell109        0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611436p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10054
-------------------------------------   ----- 
End-of-path arrival time (ps)           10054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell118   8804  10054  611436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell118        0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 611437p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10053
-------------------------------------   ----- 
End-of-path arrival time (ps)           10053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell105   8803  10053  611437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell105        0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611437p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10053
-------------------------------------   ----- 
End-of-path arrival time (ps)           10053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell111   8803  10053  611437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell111        0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 611437p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10053
-------------------------------------   ----- 
End-of-path arrival time (ps)           10053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell129   8803  10053  611437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell129        0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 611437p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10053
-------------------------------------   ----- 
End-of-path arrival time (ps)           10053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell142   8803  10053  611437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell142        0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 611478p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10012
-------------------------------------   ----- 
End-of-path arrival time (ps)           10012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell26   8762  10012  611478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell26         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 611478p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10012
-------------------------------------   ----- 
End-of-path arrival time (ps)           10012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell69   8762  10012  611478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell69         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 611478p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10012
-------------------------------------   ----- 
End-of-path arrival time (ps)           10012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell70   8762  10012  611478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell70         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 611612p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9878
-------------------------------------   ---- 
End-of-path arrival time (ps)           9878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell127   8628   9878  611612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell127        0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 611612p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9878
-------------------------------------   ---- 
End-of-path arrival time (ps)           9878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell145   8628   9878  611612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell145        0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 611612p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9878
-------------------------------------   ---- 
End-of-path arrival time (ps)           9878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell146   8628   9878  611612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell146        0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 611612p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9878
-------------------------------------   ---- 
End-of-path arrival time (ps)           9878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell147   8628   9878  611612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell147        0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611629p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9861
-------------------------------------   ---- 
End-of-path arrival time (ps)           9861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell109   8611   9861  611629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell109        0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611629p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9861
-------------------------------------   ---- 
End-of-path arrival time (ps)           9861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell118   8611   9861  611629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell118        0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 611632p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9858
-------------------------------------   ---- 
End-of-path arrival time (ps)           9858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell105   8608   9858  611632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell105        0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611632p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9858
-------------------------------------   ---- 
End-of-path arrival time (ps)           9858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell111   8608   9858  611632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell111        0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 611632p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9858
-------------------------------------   ---- 
End-of-path arrival time (ps)           9858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell129   8608   9858  611632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell129        0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 611632p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9858
-------------------------------------   ---- 
End-of-path arrival time (ps)           9858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell142   8608   9858  611632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell142        0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \TPS_ADC:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \TPS_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 611721p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -5360
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7919
-------------------------------------   ---- 
End-of-path arrival time (ps)           7919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_1    controlcell2   1210   1210  606237  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/load  count7cell     6709   7919  611721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 611728p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9762
-------------------------------------   ---- 
End-of-path arrival time (ps)           9762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell108   8512   9762  611728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell108        0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 611728p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9762
-------------------------------------   ---- 
End-of-path arrival time (ps)           9762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell117   8512   9762  611728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell117        0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611728p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9762
-------------------------------------   ---- 
End-of-path arrival time (ps)           9762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell134   8512   9762  611728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell134        0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611736p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9754
-------------------------------------   ---- 
End-of-path arrival time (ps)           9754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell123   8504   9754  611736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell123        0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 611736p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9754
-------------------------------------   ---- 
End-of-path arrival time (ps)           9754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell125   8504   9754  611736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell125        0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 611736p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9754
-------------------------------------   ---- 
End-of-path arrival time (ps)           9754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell128   8504   9754  611736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell128        0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 611760p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9730
-------------------------------------   ---- 
End-of-path arrival time (ps)           9730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell107   8480   9730  611760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell107        0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 611760p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9730
-------------------------------------   ---- 
End-of-path arrival time (ps)           9730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell122   8480   9730  611760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell122        0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 611760p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9730
-------------------------------------   ---- 
End-of-path arrival time (ps)           9730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell126   8480   9730  611760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell126        0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 611769p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9721
-------------------------------------   ---- 
End-of-path arrival time (ps)           9721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell84   1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell86   8471   9721  611769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell86         0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 611769p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9721
-------------------------------------   ---- 
End-of-path arrival time (ps)           9721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84   1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell93   8471   9721  611769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell93         0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 611769p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9721
-------------------------------------   ---- 
End-of-path arrival time (ps)           9721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell113   8471   9721  611769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell113        0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 611781p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9709
-------------------------------------   ---- 
End-of-path arrival time (ps)           9709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell13   8459   9709  611781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0             macrocell13         0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611781p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9709
-------------------------------------   ---- 
End-of-path arrival time (ps)           9709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell34   8459   9709  611781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0             macrocell34         0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 611781p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9709
-------------------------------------   ---- 
End-of-path arrival time (ps)           9709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell50   8459   9709  611781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0             macrocell50         0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611781p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9709
-------------------------------------   ---- 
End-of-path arrival time (ps)           9709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell68   8459   9709  611781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0             macrocell68         0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 611786p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9704
-------------------------------------   ---- 
End-of-path arrival time (ps)           9704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell14   8454   9704  611786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0             macrocell14         0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 611786p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9704
-------------------------------------   ---- 
End-of-path arrival time (ps)           9704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell22   8454   9704  611786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0              macrocell22         0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 611786p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9704
-------------------------------------   ---- 
End-of-path arrival time (ps)           9704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell71   8454   9704  611786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0              macrocell71         0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 611786p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9704
-------------------------------------   ---- 
End-of-path arrival time (ps)           9704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell74   8454   9704  611786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0              macrocell74         0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611799p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9691
-------------------------------------   ---- 
End-of-path arrival time (ps)           9691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell21   8441   9691  611799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0             macrocell21         0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611799p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9691
-------------------------------------   ---- 
End-of-path arrival time (ps)           9691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell43   8441   9691  611799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0             macrocell43         0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 611799p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9691
-------------------------------------   ---- 
End-of-path arrival time (ps)           9691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell55   8441   9691  611799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0              macrocell55         0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611799p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9691
-------------------------------------   ---- 
End-of-path arrival time (ps)           9691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell63   8441   9691  611799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0             macrocell63         0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 611805p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9685
-------------------------------------   ---- 
End-of-path arrival time (ps)           9685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell11   8435   9685  611805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0              macrocell11         0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 611805p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9685
-------------------------------------   ---- 
End-of-path arrival time (ps)           9685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell24   8435   9685  611805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0             macrocell24         0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 611805p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9685
-------------------------------------   ---- 
End-of-path arrival time (ps)           9685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell30   8435   9685  611805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0             macrocell30         0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 611872p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9618
-------------------------------------   ---- 
End-of-path arrival time (ps)           9618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81   1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell94   8368   9618  611872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell94         0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 611872p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9618
-------------------------------------   ---- 
End-of-path arrival time (ps)           9618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell104   8368   9618  611872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell104        0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 611872p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9618
-------------------------------------   ---- 
End-of-path arrival time (ps)           9618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell120   8368   9618  611872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell120        0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611872p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9618
-------------------------------------   ---- 
End-of-path arrival time (ps)           9618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell138   8368   9618  611872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell138        0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 611908p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9582
-------------------------------------   ---- 
End-of-path arrival time (ps)           9582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83   1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell88   8332   9582  611908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell88         0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 611908p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9582
-------------------------------------   ---- 
End-of-path arrival time (ps)           9582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83   1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell95   8332   9582  611908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell95         0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 611908p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9582
-------------------------------------   ---- 
End-of-path arrival time (ps)           9582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell140   8332   9582  611908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell140        0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 611921p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9569
-------------------------------------   ---- 
End-of-path arrival time (ps)           9569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell110   8319   9569  611921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell110        0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 611921p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9569
-------------------------------------   ---- 
End-of-path arrival time (ps)           9569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell116   8319   9569  611921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell116        0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 611921p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9569
-------------------------------------   ---- 
End-of-path arrival time (ps)           9569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell139   8319   9569  611921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell139        0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 611953p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9537
-------------------------------------   ---- 
End-of-path arrival time (ps)           9537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell18   8287   9537  611953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell18         0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611953p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9537
-------------------------------------   ---- 
End-of-path arrival time (ps)           9537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell36   8287   9537  611953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell36         0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 611953p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9537
-------------------------------------   ---- 
End-of-path arrival time (ps)           9537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell51   8287   9537  611953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell51         0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 611953p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9537
-------------------------------------   ---- 
End-of-path arrival time (ps)           9537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell62   8287   9537  611953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell62         0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611969p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9521
-------------------------------------   ---- 
End-of-path arrival time (ps)           9521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell48   8271   9521  611969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell48         0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 612231p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9259
-------------------------------------   ---- 
End-of-path arrival time (ps)           9259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell16   8009   9259  612231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell16         0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 612231p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9259
-------------------------------------   ---- 
End-of-path arrival time (ps)           9259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell20   8009   9259  612231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell20         0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 612231p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9259
-------------------------------------   ---- 
End-of-path arrival time (ps)           9259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell35   8009   9259  612231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell35         0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 612231p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9259
-------------------------------------   ---- 
End-of-path arrival time (ps)           9259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell56   8009   9259  612231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell56         0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 612239p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9251
-------------------------------------   ---- 
End-of-path arrival time (ps)           9251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell110   8001   9251  612239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell110        0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 612239p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9251
-------------------------------------   ---- 
End-of-path arrival time (ps)           9251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell116   8001   9251  612239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell116        0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 612239p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9251
-------------------------------------   ---- 
End-of-path arrival time (ps)           9251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell139   8001   9251  612239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell139        0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 612274p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9216
-------------------------------------   ---- 
End-of-path arrival time (ps)           9216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell42   7966   9216  612274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell42         0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 612274p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9216
-------------------------------------   ---- 
End-of-path arrival time (ps)           9216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell45   7966   9216  612274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell45         0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 612274p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9216
-------------------------------------   ---- 
End-of-path arrival time (ps)           9216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell53   7966   9216  612274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell53         0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 612274p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9216
-------------------------------------   ---- 
End-of-path arrival time (ps)           9216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell54   7966   9216  612274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell54         0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 612278p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9212
-------------------------------------   ---- 
End-of-path arrival time (ps)           9212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell17   7962   9212  612278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell17         0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 612278p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9212
-------------------------------------   ---- 
End-of-path arrival time (ps)           9212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell58   7962   9212  612278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell58         0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 612278p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9212
-------------------------------------   ---- 
End-of-path arrival time (ps)           9212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell60   7962   9212  612278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell60         0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 612526p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8964
-------------------------------------   ---- 
End-of-path arrival time (ps)           8964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell17   7714   8964  612526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell17         0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 612526p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8964
-------------------------------------   ---- 
End-of-path arrival time (ps)           8964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell58   7714   8964  612526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell58         0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 612526p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8964
-------------------------------------   ---- 
End-of-path arrival time (ps)           8964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell60   7714   8964  612526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell60         0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 612586p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8904
-------------------------------------   ---- 
End-of-path arrival time (ps)           8904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell119   7654   8904  612586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell119        0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 612586p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8904
-------------------------------------   ---- 
End-of-path arrival time (ps)           8904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell132   7654   8904  612586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell132        0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 612763p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8727
-------------------------------------   ---- 
End-of-path arrival time (ps)           8727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell119   7477   8727  612763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell119        0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 612763p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8727
-------------------------------------   ---- 
End-of-path arrival time (ps)           8727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell132   7477   8727  612763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell132        0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 612778p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8712
-------------------------------------   ---- 
End-of-path arrival time (ps)           8712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82   1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell87   7462   8712  612778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell87         0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 612778p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8712
-------------------------------------   ---- 
End-of-path arrival time (ps)           8712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell141   7462   8712  612778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell141        0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 612783p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8707
-------------------------------------   ---- 
End-of-path arrival time (ps)           8707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell100   7457   8707  612783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell100        0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 612783p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8707
-------------------------------------   ---- 
End-of-path arrival time (ps)           8707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell135   7457   8707  612783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell135        0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 612783p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8707
-------------------------------------   ---- 
End-of-path arrival time (ps)           8707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell143   7457   8707  612783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell143        0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 612783p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8707
-------------------------------------   ---- 
End-of-path arrival time (ps)           8707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell144   7457   8707  612783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell144        0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 612788p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8702
-------------------------------------   ---- 
End-of-path arrival time (ps)           8702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell26   7452   8702  612788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell26         0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 612788p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8702
-------------------------------------   ---- 
End-of-path arrival time (ps)           8702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell69   7452   8702  612788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell69         0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 612788p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8702
-------------------------------------   ---- 
End-of-path arrival time (ps)           8702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell70   7452   8702  612788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell70         0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 612794p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8696
-------------------------------------   ---- 
End-of-path arrival time (ps)           8696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82   1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell91   7446   8696  612794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell91         0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 612794p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8696
-------------------------------------   ---- 
End-of-path arrival time (ps)           8696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82   1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell99   7446   8696  612794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell99         0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612794p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8696
-------------------------------------   ---- 
End-of-path arrival time (ps)           8696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell130   7446   8696  612794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell130        0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 612809p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8681
-------------------------------------   ---- 
End-of-path arrival time (ps)           8681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell127   7431   8681  612809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell127        0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 612809p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8681
-------------------------------------   ---- 
End-of-path arrival time (ps)           8681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell145   7431   8681  612809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell145        0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 612809p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8681
-------------------------------------   ---- 
End-of-path arrival time (ps)           8681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell146   7431   8681  612809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell146        0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 612809p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8681
-------------------------------------   ---- 
End-of-path arrival time (ps)           8681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell147   7431   8681  612809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell147        0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 612830p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8660
-------------------------------------   ---- 
End-of-path arrival time (ps)           8660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell105   7410   8660  612830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell105        0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 612830p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8660
-------------------------------------   ---- 
End-of-path arrival time (ps)           8660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell111   7410   8660  612830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell111        0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 612830p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8660
-------------------------------------   ---- 
End-of-path arrival time (ps)           8660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell129   7410   8660  612830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell129        0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 612830p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8660
-------------------------------------   ---- 
End-of-path arrival time (ps)           8660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell142   7410   8660  612830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell142        0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 612832p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8658
-------------------------------------   ---- 
End-of-path arrival time (ps)           8658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell109   7408   8658  612832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell109        0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 612832p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8658
-------------------------------------   ---- 
End-of-path arrival time (ps)           8658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell118   7408   8658  612832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell118        0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 612978p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8512
-------------------------------------   ---- 
End-of-path arrival time (ps)           8512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell18   7262   8512  612978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell18         0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 612978p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8512
-------------------------------------   ---- 
End-of-path arrival time (ps)           8512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell36   7262   8512  612978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell36         0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 612978p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8512
-------------------------------------   ---- 
End-of-path arrival time (ps)           8512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell51   7262   8512  612978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell51         0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 612978p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8512
-------------------------------------   ---- 
End-of-path arrival time (ps)           8512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell62   7262   8512  612978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell62         0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613160p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8330
-------------------------------------   ---- 
End-of-path arrival time (ps)           8330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell124   7080   8330  613160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell124        0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 613160p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8330
-------------------------------------   ---- 
End-of-path arrival time (ps)           8330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell133   7080   8330  613160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell133        0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 613160p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8330
-------------------------------------   ---- 
End-of-path arrival time (ps)           8330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell137   7080   8330  613160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell137        0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 613160p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8330
-------------------------------------   ---- 
End-of-path arrival time (ps)           8330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell149   7080   8330  613160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell149        0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613167p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8323
-------------------------------------   ---- 
End-of-path arrival time (ps)           8323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell124   7073   8323  613167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell124        0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 613167p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8323
-------------------------------------   ---- 
End-of-path arrival time (ps)           8323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell133   7073   8323  613167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell133        0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 613167p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8323
-------------------------------------   ---- 
End-of-path arrival time (ps)           8323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell137   7073   8323  613167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell137        0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 613167p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8323
-------------------------------------   ---- 
End-of-path arrival time (ps)           8323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell149   7073   8323  613167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell149        0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 613169p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8321
-------------------------------------   ---- 
End-of-path arrival time (ps)           8321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82   1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell88   7071   8321  613169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell88         0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 613169p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8321
-------------------------------------   ---- 
End-of-path arrival time (ps)           8321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82   1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell95   7071   8321  613169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell95         0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 613169p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8321
-------------------------------------   ---- 
End-of-path arrival time (ps)           8321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell140   7071   8321  613169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell140        0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 613196p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8294
-------------------------------------   ---- 
End-of-path arrival time (ps)           8294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83   1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell92   7044   8294  613196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell92         0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 613196p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8294
-------------------------------------   ---- 
End-of-path arrival time (ps)           8294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell106   7044   8294  613196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell106        0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 613196p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8294
-------------------------------------   ---- 
End-of-path arrival time (ps)           8294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell112   7044   8294  613196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell112        0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 613251p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8239
-------------------------------------   ---- 
End-of-path arrival time (ps)           8239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell37   6989   8239  613251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell37         0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 613251p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8239
-------------------------------------   ---- 
End-of-path arrival time (ps)           8239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell73   6989   8239  613251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell73         0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613296p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8194
-------------------------------------   ---- 
End-of-path arrival time (ps)           8194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell49   6944   8194  613296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell49         0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 613296p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8194
-------------------------------------   ---- 
End-of-path arrival time (ps)           8194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell59   6944   8194  613296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell59         0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 613296p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8194
-------------------------------------   ---- 
End-of-path arrival time (ps)           8194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell64   6944   8194  613296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell64         0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 613333p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8157
-------------------------------------   ---- 
End-of-path arrival time (ps)           8157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83   1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell89   6907   8157  613333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell89         0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 613333p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8157
-------------------------------------   ---- 
End-of-path arrival time (ps)           8157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell131   6907   8157  613333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell131        0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 613333p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8157
-------------------------------------   ---- 
End-of-path arrival time (ps)           8157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell148   6907   8157  613333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell148        0      0  RISE       1



++++ Path 679 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 613348p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8142
-------------------------------------   ---- 
End-of-path arrival time (ps)           8142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell42   6892   8142  613348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell42         0      0  RISE       1



++++ Path 680 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 613348p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8142
-------------------------------------   ---- 
End-of-path arrival time (ps)           8142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell45   6892   8142  613348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell45         0      0  RISE       1



++++ Path 681 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 613348p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8142
-------------------------------------   ---- 
End-of-path arrival time (ps)           8142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell53   6892   8142  613348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell53         0      0  RISE       1



++++ Path 682 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 613348p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8142
-------------------------------------   ---- 
End-of-path arrival time (ps)           8142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell54   6892   8142  613348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell54         0      0  RISE       1



++++ Path 683 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 613376p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8114
-------------------------------------   ---- 
End-of-path arrival time (ps)           8114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell26   6864   8114  613376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell26         0      0  RISE       1



++++ Path 684 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 613376p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8114
-------------------------------------   ---- 
End-of-path arrival time (ps)           8114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell69   6864   8114  613376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell69         0      0  RISE       1



++++ Path 685 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 613376p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8114
-------------------------------------   ---- 
End-of-path arrival time (ps)           8114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell70   6864   8114  613376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell70         0      0  RISE       1



++++ Path 686 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 613384p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8106
-------------------------------------   ---- 
End-of-path arrival time (ps)           8106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell29   6856   8106  613384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell29         0      0  RISE       1



++++ Path 687 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 613384p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8106
-------------------------------------   ---- 
End-of-path arrival time (ps)           8106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell39   6856   8106  613384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell39         0      0  RISE       1



++++ Path 688 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 613384p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8106
-------------------------------------   ---- 
End-of-path arrival time (ps)           8106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell41   6856   8106  613384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell41         0      0  RISE       1



++++ Path 689 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613389p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8101
-------------------------------------   ---- 
End-of-path arrival time (ps)           8101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell49   6851   8101  613389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell49         0      0  RISE       1



++++ Path 690 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 613389p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8101
-------------------------------------   ---- 
End-of-path arrival time (ps)           8101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell59   6851   8101  613389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell59         0      0  RISE       1



++++ Path 691 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 613389p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8101
-------------------------------------   ---- 
End-of-path arrival time (ps)           8101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell64   6851   8101  613389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell64         0      0  RISE       1



++++ Path 692 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 613391p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8099
-------------------------------------   ---- 
End-of-path arrival time (ps)           8099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell16   6849   8099  613391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell16         0      0  RISE       1



++++ Path 693 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 613391p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8099
-------------------------------------   ---- 
End-of-path arrival time (ps)           8099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell20   6849   8099  613391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell20         0      0  RISE       1



++++ Path 694 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 613391p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8099
-------------------------------------   ---- 
End-of-path arrival time (ps)           8099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell35   6849   8099  613391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell35         0      0  RISE       1



++++ Path 695 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 613391p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8099
-------------------------------------   ---- 
End-of-path arrival time (ps)           8099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell56   6849   8099  613391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell56         0      0  RISE       1



++++ Path 696 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \APPS_ADC:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \APPS_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 613439p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9461
-------------------------------------   ---- 
End-of-path arrival time (ps)           9461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  613439  RISE       1
\APPS_ADC:bSAR_SEQ:EOCSts\/clk_en      statuscell1    8251   9461  613439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:EOCSts\/clock                           statuscell1         0      0  RISE       1



++++ Path 697 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 613497p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7993
-------------------------------------   ---- 
End-of-path arrival time (ps)           7993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell26   6743   7993  613497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell26         0      0  RISE       1



++++ Path 698 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 613497p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7993
-------------------------------------   ---- 
End-of-path arrival time (ps)           7993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell69   6743   7993  613497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell69         0      0  RISE       1



++++ Path 699 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 613497p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7993
-------------------------------------   ---- 
End-of-path arrival time (ps)           7993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell70   6743   7993  613497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell70         0      0  RISE       1



++++ Path 700 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 613509p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7981
-------------------------------------   ---- 
End-of-path arrival time (ps)           7981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell16   6731   7981  613509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell16         0      0  RISE       1



++++ Path 701 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 613509p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7981
-------------------------------------   ---- 
End-of-path arrival time (ps)           7981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell20   6731   7981  613509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell20         0      0  RISE       1



++++ Path 702 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 613509p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7981
-------------------------------------   ---- 
End-of-path arrival time (ps)           7981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell35   6731   7981  613509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell35         0      0  RISE       1



++++ Path 703 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 613509p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7981
-------------------------------------   ---- 
End-of-path arrival time (ps)           7981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell56   6731   7981  613509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell56         0      0  RISE       1



++++ Path 704 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 613533p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7957
-------------------------------------   ---- 
End-of-path arrival time (ps)           7957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell48   6707   7957  613533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell48         0      0  RISE       1



++++ Path 705 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 613535p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7955
-------------------------------------   ---- 
End-of-path arrival time (ps)           7955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82   1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell89   6705   7955  613535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell89         0      0  RISE       1



++++ Path 706 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 613535p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7955
-------------------------------------   ---- 
End-of-path arrival time (ps)           7955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell131   6705   7955  613535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell131        0      0  RISE       1



++++ Path 707 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 613535p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7955
-------------------------------------   ---- 
End-of-path arrival time (ps)           7955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell148   6705   7955  613535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell148        0      0  RISE       1



++++ Path 708 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 613962p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7528
-------------------------------------   ---- 
End-of-path arrival time (ps)           7528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84   1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell92   6278   7528  613962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell92         0      0  RISE       1



++++ Path 709 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 613962p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7528
-------------------------------------   ---- 
End-of-path arrival time (ps)           7528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell106   6278   7528  613962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell106        0      0  RISE       1



++++ Path 710 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 613962p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7528
-------------------------------------   ---- 
End-of-path arrival time (ps)           7528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell112   6278   7528  613962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell112        0      0  RISE       1



++++ Path 711 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 613968p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7522
-------------------------------------   ---- 
End-of-path arrival time (ps)           7522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84   1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell87   6272   7522  613968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell87         0      0  RISE       1



++++ Path 712 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 613968p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7522
-------------------------------------   ---- 
End-of-path arrival time (ps)           7522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell141   6272   7522  613968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell141        0      0  RISE       1



++++ Path 713 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 613992p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7498
-------------------------------------   ---- 
End-of-path arrival time (ps)           7498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell100   6248   7498  613992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell100        0      0  RISE       1



++++ Path 714 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 613992p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7498
-------------------------------------   ---- 
End-of-path arrival time (ps)           7498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell135   6248   7498  613992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell135        0      0  RISE       1



++++ Path 715 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 613992p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7498
-------------------------------------   ---- 
End-of-path arrival time (ps)           7498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell143   6248   7498  613992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell143        0      0  RISE       1



++++ Path 716 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 613992p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7498
-------------------------------------   ---- 
End-of-path arrival time (ps)           7498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell144   6248   7498  613992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell144        0      0  RISE       1



++++ Path 717 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 613995p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7495
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84   1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell91   6245   7495  613995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell91         0      0  RISE       1



++++ Path 718 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 613995p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7495
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84   1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell99   6245   7495  613995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell99         0      0  RISE       1



++++ Path 719 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 613995p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7495
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell130   6245   7495  613995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell130        0      0  RISE       1



++++ Path 720 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 614049p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7441
-------------------------------------   ---- 
End-of-path arrival time (ps)           7441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81   1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell89   6191   7441  614049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell89         0      0  RISE       1



++++ Path 721 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 614049p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7441
-------------------------------------   ---- 
End-of-path arrival time (ps)           7441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell131   6191   7441  614049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell131        0      0  RISE       1



++++ Path 722 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 614049p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7441
-------------------------------------   ---- 
End-of-path arrival time (ps)           7441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell148   6191   7441  614049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell148        0      0  RISE       1



++++ Path 723 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 614139p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7351
-------------------------------------   ---- 
End-of-path arrival time (ps)           7351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85   1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell87   6101   7351  614139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell87         0      0  RISE       1



++++ Path 724 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 614139p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7351
-------------------------------------   ---- 
End-of-path arrival time (ps)           7351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell141   6101   7351  614139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell141        0      0  RISE       1



++++ Path 725 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 614142p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7348
-------------------------------------   ---- 
End-of-path arrival time (ps)           7348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell37   6098   7348  614142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell37         0      0  RISE       1



++++ Path 726 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 614142p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7348
-------------------------------------   ---- 
End-of-path arrival time (ps)           7348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell73   6098   7348  614142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell73         0      0  RISE       1



++++ Path 727 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 614143p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7347
-------------------------------------   ---- 
End-of-path arrival time (ps)           7347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell29   6097   7347  614143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell29         0      0  RISE       1



++++ Path 728 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 614143p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7347
-------------------------------------   ---- 
End-of-path arrival time (ps)           7347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell39   6097   7347  614143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell39         0      0  RISE       1



++++ Path 729 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 614143p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7347
-------------------------------------   ---- 
End-of-path arrival time (ps)           7347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell41   6097   7347  614143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell41         0      0  RISE       1



++++ Path 730 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 614155p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7335
-------------------------------------   ---- 
End-of-path arrival time (ps)           7335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85   1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell91   6085   7335  614155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell91         0      0  RISE       1



++++ Path 731 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 614155p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7335
-------------------------------------   ---- 
End-of-path arrival time (ps)           7335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85   1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell99   6085   7335  614155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell99         0      0  RISE       1



++++ Path 732 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 614155p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7335
-------------------------------------   ---- 
End-of-path arrival time (ps)           7335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell130   6085   7335  614155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell130        0      0  RISE       1



++++ Path 733 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 614210p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7280
-------------------------------------   ---- 
End-of-path arrival time (ps)           7280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell12   6030   7280  614210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell12         0      0  RISE       1



++++ Path 734 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 614210p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7280
-------------------------------------   ---- 
End-of-path arrival time (ps)           7280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell40   6030   7280  614210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell40         0      0  RISE       1



++++ Path 735 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 614210p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7280
-------------------------------------   ---- 
End-of-path arrival time (ps)           7280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell72   6030   7280  614210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell72         0      0  RISE       1



++++ Path 736 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 614309p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7181
-------------------------------------   ---- 
End-of-path arrival time (ps)           7181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell12   5931   7181  614309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell12         0      0  RISE       1



++++ Path 737 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 614309p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7181
-------------------------------------   ---- 
End-of-path arrival time (ps)           7181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell40   5931   7181  614309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell40         0      0  RISE       1



++++ Path 738 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 614309p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7181
-------------------------------------   ---- 
End-of-path arrival time (ps)           7181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell72   5931   7181  614309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell72         0      0  RISE       1



++++ Path 739 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_1304/clk_en
Capture Clock  : Net_1304/clock_0
Path slack     : 614314p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8586
-------------------------------------   ---- 
End-of-path arrival time (ps)           8586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  613439  RISE       1
Net_1304/clk_en                        macrocell1     7376   8586  614314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1304/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 740 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \APPS_ADC:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \APPS_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 614314p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8586
-------------------------------------   ---- 
End-of-path arrival time (ps)           8586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  613439  RISE       1
\APPS_ADC:bSAR_SEQ:nrq_reg\/clk_en     macrocell77    7376   8586  614314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:nrq_reg\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 741 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 614352p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7138
-------------------------------------   ---- 
End-of-path arrival time (ps)           7138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell48   5888   7138  614352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell48         0      0  RISE       1



++++ Path 742 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 614367p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7123
-------------------------------------   ---- 
End-of-path arrival time (ps)           7123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell42   5873   7123  614367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell42         0      0  RISE       1



++++ Path 743 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 614367p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7123
-------------------------------------   ---- 
End-of-path arrival time (ps)           7123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell45   5873   7123  614367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell45         0      0  RISE       1



++++ Path 744 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 614367p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7123
-------------------------------------   ---- 
End-of-path arrival time (ps)           7123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell53   5873   7123  614367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell53         0      0  RISE       1



++++ Path 745 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 614367p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7123
-------------------------------------   ---- 
End-of-path arrival time (ps)           7123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell54   5873   7123  614367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell54         0      0  RISE       1



++++ Path 746 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 614458p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7032
-------------------------------------   ---- 
End-of-path arrival time (ps)           7032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  593761  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell8    5092   7032  614458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1



++++ Path 747 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 614483p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7007
-------------------------------------   ---- 
End-of-path arrival time (ps)           7007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell49   5757   7007  614483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell49         0      0  RISE       1



++++ Path 748 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 614483p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7007
-------------------------------------   ---- 
End-of-path arrival time (ps)           7007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell59   5757   7007  614483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell59         0      0  RISE       1



++++ Path 749 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614483p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7007
-------------------------------------   ---- 
End-of-path arrival time (ps)           7007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell64   5757   7007  614483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell64         0      0  RISE       1



++++ Path 750 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 614603p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6887
-------------------------------------   ---- 
End-of-path arrival time (ps)           6887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell49   5637   6887  614603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell49         0      0  RISE       1



++++ Path 751 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 614603p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6887
-------------------------------------   ---- 
End-of-path arrival time (ps)           6887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell59   5637   6887  614603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell59         0      0  RISE       1



++++ Path 752 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614603p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6887
-------------------------------------   ---- 
End-of-path arrival time (ps)           6887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell64   5637   6887  614603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell64         0      0  RISE       1



++++ Path 753 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 614723p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6767
-------------------------------------   ---- 
End-of-path arrival time (ps)           6767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  595278  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell7    4827   6767  614723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1



++++ Path 754 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 614749p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6741
-------------------------------------   ---- 
End-of-path arrival time (ps)           6741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell119   5491   6741  614749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell119        0      0  RISE       1



++++ Path 755 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 614749p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6741
-------------------------------------   ---- 
End-of-path arrival time (ps)           6741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell132   5491   6741  614749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell132        0      0  RISE       1



++++ Path 756 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 614751p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6739
-------------------------------------   ---- 
End-of-path arrival time (ps)           6739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell110   5489   6739  614751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell110        0      0  RISE       1



++++ Path 757 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 614751p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6739
-------------------------------------   ---- 
End-of-path arrival time (ps)           6739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell116   5489   6739  614751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell116        0      0  RISE       1



++++ Path 758 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614751p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6739
-------------------------------------   ---- 
End-of-path arrival time (ps)           6739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell139   5489   6739  614751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell139        0      0  RISE       1



++++ Path 759 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 614763p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6727
-------------------------------------   ---- 
End-of-path arrival time (ps)           6727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81   1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell88   5477   6727  614763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell88         0      0  RISE       1



++++ Path 760 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 614763p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6727
-------------------------------------   ---- 
End-of-path arrival time (ps)           6727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81   1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell95   5477   6727  614763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell95         0      0  RISE       1



++++ Path 761 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 614763p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6727
-------------------------------------   ---- 
End-of-path arrival time (ps)           6727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell140   5477   6727  614763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell140        0      0  RISE       1



++++ Path 762 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 614864p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6626
-------------------------------------   ---- 
End-of-path arrival time (ps)           6626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell49   5376   6626  614864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell49         0      0  RISE       1



++++ Path 763 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 614864p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6626
-------------------------------------   ---- 
End-of-path arrival time (ps)           6626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell59   5376   6626  614864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell59         0      0  RISE       1



++++ Path 764 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614864p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6626
-------------------------------------   ---- 
End-of-path arrival time (ps)           6626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell64   5376   6626  614864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell64         0      0  RISE       1



++++ Path 765 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 614879p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6611
-------------------------------------   ---- 
End-of-path arrival time (ps)           6611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83   1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell91   5361   6611  614879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell91         0      0  RISE       1



++++ Path 766 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 614879p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6611
-------------------------------------   ---- 
End-of-path arrival time (ps)           6611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83   1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell99   5361   6611  614879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell99         0      0  RISE       1



++++ Path 767 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 614879p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6611
-------------------------------------   ---- 
End-of-path arrival time (ps)           6611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell130   5361   6611  614879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell130        0      0  RISE       1



++++ Path 768 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 614881p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6609
-------------------------------------   ---- 
End-of-path arrival time (ps)           6609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80   1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell89   5359   6609  614881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell89         0      0  RISE       1



++++ Path 769 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 614881p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6609
-------------------------------------   ---- 
End-of-path arrival time (ps)           6609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell131   5359   6609  614881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell131        0      0  RISE       1



++++ Path 770 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 614881p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6609
-------------------------------------   ---- 
End-of-path arrival time (ps)           6609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell148   5359   6609  614881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell148        0      0  RISE       1



++++ Path 771 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 614917p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6573
-------------------------------------   ---- 
End-of-path arrival time (ps)           6573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell48   5323   6573  614917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell48         0      0  RISE       1



++++ Path 772 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 614946p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6544
-------------------------------------   ---- 
End-of-path arrival time (ps)           6544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82   1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell92   5294   6544  614946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell92         0      0  RISE       1



++++ Path 773 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 614946p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6544
-------------------------------------   ---- 
End-of-path arrival time (ps)           6544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell106   5294   6544  614946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell106        0      0  RISE       1



++++ Path 774 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 614946p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6544
-------------------------------------   ---- 
End-of-path arrival time (ps)           6544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell82    1250   1250  590762  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell112   5294   6544  614946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell112        0      0  RISE       1



++++ Path 775 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \TPS_ADC:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \TPS_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 615005p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -2100
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7895
-------------------------------------   ---- 
End-of-path arrival time (ps)           7895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_0      controlcell2   1210   1210  615005  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     6685   7895  615005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 776 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \APPS_ADC:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \APPS_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 615027p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -5360
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4613
-------------------------------------   ---- 
End-of-path arrival time (ps)           4613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  610806  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/load  count7cell     3403   4613  615027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 777 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 615040p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6450
-------------------------------------   ---- 
End-of-path arrival time (ps)           6450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81   1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell92   5200   6450  615040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell92         0      0  RISE       1



++++ Path 778 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 615040p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6450
-------------------------------------   ---- 
End-of-path arrival time (ps)           6450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell106   5200   6450  615040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell106        0      0  RISE       1



++++ Path 779 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 615040p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6450
-------------------------------------   ---- 
End-of-path arrival time (ps)           6450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell112   5200   6450  615040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell112        0      0  RISE       1



++++ Path 780 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 615042p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6448
-------------------------------------   ---- 
End-of-path arrival time (ps)           6448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81   1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell87   5198   6448  615042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell87         0      0  RISE       1



++++ Path 781 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 615042p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6448
-------------------------------------   ---- 
End-of-path arrival time (ps)           6448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell141   5198   6448  615042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell141        0      0  RISE       1



++++ Path 782 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 615062p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6428
-------------------------------------   ---- 
End-of-path arrival time (ps)           6428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81   1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell91   5178   6428  615062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell91         0      0  RISE       1



++++ Path 783 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 615062p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6428
-------------------------------------   ---- 
End-of-path arrival time (ps)           6428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81   1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell99   5178   6428  615062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell99         0      0  RISE       1



++++ Path 784 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 615062p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6428
-------------------------------------   ---- 
End-of-path arrival time (ps)           6428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell130   5178   6428  615062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell130        0      0  RISE       1



++++ Path 785 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 615097p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6393
-------------------------------------   ---- 
End-of-path arrival time (ps)           6393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell18   5143   6393  615097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell18         0      0  RISE       1



++++ Path 786 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 615097p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6393
-------------------------------------   ---- 
End-of-path arrival time (ps)           6393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell36   5143   6393  615097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell36         0      0  RISE       1



++++ Path 787 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 615097p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6393
-------------------------------------   ---- 
End-of-path arrival time (ps)           6393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell51   5143   6393  615097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell51         0      0  RISE       1



++++ Path 788 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615097p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6393
-------------------------------------   ---- 
End-of-path arrival time (ps)           6393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell62   5143   6393  615097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell62         0      0  RISE       1



++++ Path 789 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 615111p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6379
-------------------------------------   ---- 
End-of-path arrival time (ps)           6379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell17   5129   6379  615111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell17         0      0  RISE       1



++++ Path 790 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 615111p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6379
-------------------------------------   ---- 
End-of-path arrival time (ps)           6379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell58   5129   6379  615111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell58         0      0  RISE       1



++++ Path 791 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 615111p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6379
-------------------------------------   ---- 
End-of-path arrival time (ps)           6379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell60   5129   6379  615111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell60         0      0  RISE       1



++++ Path 792 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 615250p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6240
-------------------------------------   ---- 
End-of-path arrival time (ps)           6240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell124   4990   6240  615250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell124        0      0  RISE       1



++++ Path 793 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 615250p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6240
-------------------------------------   ---- 
End-of-path arrival time (ps)           6240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell133   4990   6240  615250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell133        0      0  RISE       1



++++ Path 794 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615250p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6240
-------------------------------------   ---- 
End-of-path arrival time (ps)           6240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell137   4990   6240  615250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell137        0      0  RISE       1



++++ Path 795 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 615250p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6240
-------------------------------------   ---- 
End-of-path arrival time (ps)           6240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell149   4990   6240  615250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell149        0      0  RISE       1



++++ Path 796 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 615288p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6202
-------------------------------------   ---- 
End-of-path arrival time (ps)           6202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell124   4952   6202  615288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell124        0      0  RISE       1



++++ Path 797 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 615288p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6202
-------------------------------------   ---- 
End-of-path arrival time (ps)           6202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell133   4952   6202  615288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell133        0      0  RISE       1



++++ Path 798 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615288p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6202
-------------------------------------   ---- 
End-of-path arrival time (ps)           6202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell137   4952   6202  615288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell137        0      0  RISE       1



++++ Path 799 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 615288p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6202
-------------------------------------   ---- 
End-of-path arrival time (ps)           6202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell149   4952   6202  615288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell149        0      0  RISE       1



++++ Path 800 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 615314p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6176
-------------------------------------   ---- 
End-of-path arrival time (ps)           6176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell119   4926   6176  615314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell119        0      0  RISE       1



++++ Path 801 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 615314p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6176
-------------------------------------   ---- 
End-of-path arrival time (ps)           6176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell132   4926   6176  615314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell132        0      0  RISE       1



++++ Path 802 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 615361p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6129
-------------------------------------   ---- 
End-of-path arrival time (ps)           6129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell29   4879   6129  615361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell29         0      0  RISE       1



++++ Path 803 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 615361p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6129
-------------------------------------   ---- 
End-of-path arrival time (ps)           6129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell39   4879   6129  615361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell39         0      0  RISE       1



++++ Path 804 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 615361p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6129
-------------------------------------   ---- 
End-of-path arrival time (ps)           6129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell41   4879   6129  615361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell41         0      0  RISE       1



++++ Path 805 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 615398p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6092
-------------------------------------   ---- 
End-of-path arrival time (ps)           6092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell12   4842   6092  615398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell12         0      0  RISE       1



++++ Path 806 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 615398p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6092
-------------------------------------   ---- 
End-of-path arrival time (ps)           6092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell40   4842   6092  615398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell40         0      0  RISE       1



++++ Path 807 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 615398p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6092
-------------------------------------   ---- 
End-of-path arrival time (ps)           6092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell72   4842   6092  615398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell72         0      0  RISE       1



++++ Path 808 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 615410p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6080
-------------------------------------   ---- 
End-of-path arrival time (ps)           6080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell12   4830   6080  615410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell12         0      0  RISE       1



++++ Path 809 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 615410p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6080
-------------------------------------   ---- 
End-of-path arrival time (ps)           6080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell40   4830   6080  615410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell40         0      0  RISE       1



++++ Path 810 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 615410p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6080
-------------------------------------   ---- 
End-of-path arrival time (ps)           6080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell72   4830   6080  615410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell72         0      0  RISE       1



++++ Path 811 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 615434p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6056
-------------------------------------   ---- 
End-of-path arrival time (ps)           6056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell12   4806   6056  615434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell12         0      0  RISE       1



++++ Path 812 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 615434p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6056
-------------------------------------   ---- 
End-of-path arrival time (ps)           6056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell40   4806   6056  615434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell40         0      0  RISE       1



++++ Path 813 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 615434p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6056
-------------------------------------   ---- 
End-of-path arrival time (ps)           6056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell72   4806   6056  615434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell72         0      0  RISE       1



++++ Path 814 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 615447p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell124   4793   6043  615447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell124        0      0  RISE       1



++++ Path 815 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 615447p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell133   4793   6043  615447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell133        0      0  RISE       1



++++ Path 816 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615447p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell137   4793   6043  615447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell137        0      0  RISE       1



++++ Path 817 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 615447p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell149   4793   6043  615447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell149        0      0  RISE       1



++++ Path 818 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 615485p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6005
-------------------------------------   ---- 
End-of-path arrival time (ps)           6005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell18   4755   6005  615485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell18         0      0  RISE       1



++++ Path 819 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 615485p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6005
-------------------------------------   ---- 
End-of-path arrival time (ps)           6005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell36   4755   6005  615485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell36         0      0  RISE       1



++++ Path 820 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 615485p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6005
-------------------------------------   ---- 
End-of-path arrival time (ps)           6005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell51   4755   6005  615485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell51         0      0  RISE       1



++++ Path 821 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615485p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6005
-------------------------------------   ---- 
End-of-path arrival time (ps)           6005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell62   4755   6005  615485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell62         0      0  RISE       1



++++ Path 822 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 615495p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5995
-------------------------------------   ---- 
End-of-path arrival time (ps)           5995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell16   4745   5995  615495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0             macrocell16         0      0  RISE       1



++++ Path 823 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 615495p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5995
-------------------------------------   ---- 
End-of-path arrival time (ps)           5995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell20   4745   5995  615495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0             macrocell20         0      0  RISE       1



++++ Path 824 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 615495p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5995
-------------------------------------   ---- 
End-of-path arrival time (ps)           5995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell35   4745   5995  615495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0             macrocell35         0      0  RISE       1



++++ Path 825 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 615495p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5995
-------------------------------------   ---- 
End-of-path arrival time (ps)           5995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell56   4745   5995  615495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0             macrocell56         0      0  RISE       1



++++ Path 826 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 615518p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5972
-------------------------------------   ---- 
End-of-path arrival time (ps)           5972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell12   4722   5972  615518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0             macrocell12         0      0  RISE       1



++++ Path 827 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 615518p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5972
-------------------------------------   ---- 
End-of-path arrival time (ps)           5972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell40   4722   5972  615518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0             macrocell40         0      0  RISE       1



++++ Path 828 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 615518p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5972
-------------------------------------   ---- 
End-of-path arrival time (ps)           5972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell72   4722   5972  615518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0              macrocell72         0      0  RISE       1



++++ Path 829 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 615533p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5957
-------------------------------------   ---- 
End-of-path arrival time (ps)           5957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell37   4707   5957  615533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell37         0      0  RISE       1



++++ Path 830 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 615533p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5957
-------------------------------------   ---- 
End-of-path arrival time (ps)           5957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell73   4707   5957  615533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell73         0      0  RISE       1



++++ Path 831 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 615553p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5937
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell29   4687   5937  615553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell29         0      0  RISE       1



++++ Path 832 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 615553p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5937
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell39   4687   5937  615553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell39         0      0  RISE       1



++++ Path 833 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 615553p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5937
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell41   4687   5937  615553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell41         0      0  RISE       1



++++ Path 834 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 615756p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5734
-------------------------------------   ---- 
End-of-path arrival time (ps)           5734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  594152  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell80   3794   5734  615756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1



++++ Path 835 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 615778p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5712
-------------------------------------   ---- 
End-of-path arrival time (ps)           5712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell37   4462   5712  615778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell37         0      0  RISE       1



++++ Path 836 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 615778p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5712
-------------------------------------   ---- 
End-of-path arrival time (ps)           5712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell73   4462   5712  615778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell73         0      0  RISE       1



++++ Path 837 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 615789p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5701
-------------------------------------   ---- 
End-of-path arrival time (ps)           5701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell29   4451   5701  615789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell29         0      0  RISE       1



++++ Path 838 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 615789p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5701
-------------------------------------   ---- 
End-of-path arrival time (ps)           5701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell39   4451   5701  615789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell39         0      0  RISE       1



++++ Path 839 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 615789p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5701
-------------------------------------   ---- 
End-of-path arrival time (ps)           5701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell41   4451   5701  615789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell41         0      0  RISE       1



++++ Path 840 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 615852p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83   1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell87   4388   5638  615852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell87         0      0  RISE       1



++++ Path 841 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 615852p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell141   4388   5638  615852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell141        0      0  RISE       1



++++ Path 842 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 615858p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5632
-------------------------------------   ---- 
End-of-path arrival time (ps)           5632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell100   4382   5632  615858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell100        0      0  RISE       1



++++ Path 843 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 615858p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5632
-------------------------------------   ---- 
End-of-path arrival time (ps)           5632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell135   4382   5632  615858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell135        0      0  RISE       1



++++ Path 844 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 615858p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5632
-------------------------------------   ---- 
End-of-path arrival time (ps)           5632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell143   4382   5632  615858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell143        0      0  RISE       1



++++ Path 845 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 615858p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5632
-------------------------------------   ---- 
End-of-path arrival time (ps)           5632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell83    1250   1250  590563  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell144   4382   5632  615858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell144        0      0  RISE       1



++++ Path 846 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 615907p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5583
-------------------------------------   ---- 
End-of-path arrival time (ps)           5583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell42   4333   5583  615907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell42         0      0  RISE       1



++++ Path 847 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 615907p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5583
-------------------------------------   ---- 
End-of-path arrival time (ps)           5583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell45   4333   5583  615907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell45         0      0  RISE       1



++++ Path 848 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 615907p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5583
-------------------------------------   ---- 
End-of-path arrival time (ps)           5583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell53   4333   5583  615907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell53         0      0  RISE       1



++++ Path 849 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 615907p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5583
-------------------------------------   ---- 
End-of-path arrival time (ps)           5583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell54   4333   5583  615907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell54         0      0  RISE       1



++++ Path 850 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 615986p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5504
-------------------------------------   ---- 
End-of-path arrival time (ps)           5504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84   1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell88   4254   5504  615986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell88         0      0  RISE       1



++++ Path 851 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 615986p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5504
-------------------------------------   ---- 
End-of-path arrival time (ps)           5504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84   1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell95   4254   5504  615986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell95         0      0  RISE       1



++++ Path 852 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 615986p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5504
-------------------------------------   ---- 
End-of-path arrival time (ps)           5504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell140   4254   5504  615986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell140        0      0  RISE       1



++++ Path 853 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 615995p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell100   4245   5495  615995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell100        0      0  RISE       1



++++ Path 854 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 615995p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell135   4245   5495  615995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell135        0      0  RISE       1



++++ Path 855 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 615995p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell143   4245   5495  615995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell143        0      0  RISE       1



++++ Path 856 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 615995p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell81    1250   1250  591772  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell144   4245   5495  615995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell144        0      0  RISE       1



++++ Path 857 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 615995p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell110   4245   5495  615995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell110        0      0  RISE       1



++++ Path 858 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 615995p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell116   4245   5495  615995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell116        0      0  RISE       1



++++ Path 859 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 615995p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell139   4245   5495  615995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell139        0      0  RISE       1



++++ Path 860 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 615996p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5494
-------------------------------------   ---- 
End-of-path arrival time (ps)           5494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  595278  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell10   3554   5494  615996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1



++++ Path 861 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 616055p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell26   4185   5435  616055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0             macrocell26         0      0  RISE       1



++++ Path 862 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 616055p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell69   4185   5435  616055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0             macrocell69         0      0  RISE       1



++++ Path 863 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 616055p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell70   4185   5435  616055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0             macrocell70         0      0  RISE       1



++++ Path 864 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 616127p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85   1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell88   4113   5363  616127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell88         0      0  RISE       1



++++ Path 865 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 616127p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85   1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell95   4113   5363  616127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell95         0      0  RISE       1



++++ Path 866 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 616127p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell140   4113   5363  616127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell140        0      0  RISE       1



++++ Path 867 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 616157p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5333
-------------------------------------   ---- 
End-of-path arrival time (ps)           5333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell119   4083   5333  616157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell119        0      0  RISE       1



++++ Path 868 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 616157p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5333
-------------------------------------   ---- 
End-of-path arrival time (ps)           5333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell84    1250   1250  589589  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell132   4083   5333  616157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell132        0      0  RISE       1



++++ Path 869 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 616169p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell37   4071   5321  616169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell37         0      0  RISE       1



++++ Path 870 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 616169p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell73   4071   5321  616169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell73         0      0  RISE       1



++++ Path 871 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 616172p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5318
-------------------------------------   ---- 
End-of-path arrival time (ps)           5318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell29   4068   5318  616172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0             macrocell29         0      0  RISE       1



++++ Path 872 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 616172p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5318
-------------------------------------   ---- 
End-of-path arrival time (ps)           5318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell39   4068   5318  616172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0             macrocell39         0      0  RISE       1



++++ Path 873 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 616172p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5318
-------------------------------------   ---- 
End-of-path arrival time (ps)           5318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell6    1250   1250  593888  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell41   4068   5318  616172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0             macrocell41         0      0  RISE       1



++++ Path 874 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 616172p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5318
-------------------------------------   ---- 
End-of-path arrival time (ps)           5318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell110   4068   5318  616172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell110        0      0  RISE       1



++++ Path 875 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 616172p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5318
-------------------------------------   ---- 
End-of-path arrival time (ps)           5318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell116   4068   5318  616172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell116        0      0  RISE       1



++++ Path 876 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 616172p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5318
-------------------------------------   ---- 
End-of-path arrival time (ps)           5318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell85    1250   1250  589218  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell139   4068   5318  616172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell139        0      0  RISE       1



++++ Path 877 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 616195p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5295
-------------------------------------   ---- 
End-of-path arrival time (ps)           5295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  595621  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell9    3355   5295  616195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1



++++ Path 878 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 616320p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5170
-------------------------------------   ---- 
End-of-path arrival time (ps)           5170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell18   3920   5170  616320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell18         0      0  RISE       1



++++ Path 879 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 616320p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5170
-------------------------------------   ---- 
End-of-path arrival time (ps)           5170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell36   3920   5170  616320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell36         0      0  RISE       1



++++ Path 880 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 616320p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5170
-------------------------------------   ---- 
End-of-path arrival time (ps)           5170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell51   3920   5170  616320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell51         0      0  RISE       1



++++ Path 881 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 616320p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5170
-------------------------------------   ---- 
End-of-path arrival time (ps)           5170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell62   3920   5170  616320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell62         0      0  RISE       1



++++ Path 882 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 616322p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell42   3918   5168  616322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell42         0      0  RISE       1



++++ Path 883 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 616322p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell45   3918   5168  616322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell45         0      0  RISE       1



++++ Path 884 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 616322p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell53   3918   5168  616322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell53         0      0  RISE       1



++++ Path 885 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 616322p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell54   3918   5168  616322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell54         0      0  RISE       1



++++ Path 886 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 616331p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5159
-------------------------------------   ---- 
End-of-path arrival time (ps)           5159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell37   3909   5159  616331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0             macrocell37         0      0  RISE       1



++++ Path 887 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 616331p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5159
-------------------------------------   ---- 
End-of-path arrival time (ps)           5159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell5    1250   1250  593755  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell73   3909   5159  616331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0              macrocell73         0      0  RISE       1



++++ Path 888 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 616460p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell17   3780   5030  616460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell17         0      0  RISE       1



++++ Path 889 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 616460p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell58   3780   5030  616460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell58         0      0  RISE       1



++++ Path 890 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 616460p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  592339  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell60   3780   5030  616460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell60         0      0  RISE       1



++++ Path 891 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 616467p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5023
-------------------------------------   ---- 
End-of-path arrival time (ps)           5023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell17   3773   5023  616467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell17         0      0  RISE       1



++++ Path 892 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 616467p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5023
-------------------------------------   ---- 
End-of-path arrival time (ps)           5023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell58   3773   5023  616467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell58         0      0  RISE       1



++++ Path 893 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 616467p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5023
-------------------------------------   ---- 
End-of-path arrival time (ps)           5023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell60   3773   5023  616467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell60         0      0  RISE       1



++++ Path 894 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 616483p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell9    1250   1250  592194  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell48   3757   5007  616483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell48         0      0  RISE       1



++++ Path 895 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 616642p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  593493  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell85   2908   4848  616642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell85         0      0  RISE       1



++++ Path 896 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 616652p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  593251  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell84   2898   4838  616652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell84         0      0  RISE       1



++++ Path 897 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 616726p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  595131  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell5    2824   4764  616726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0               macrocell5          0      0  RISE       1



++++ Path 898 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 616872p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell18   3368   4618  616872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0             macrocell18         0      0  RISE       1



++++ Path 899 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 616872p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell36   3368   4618  616872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0             macrocell36         0      0  RISE       1



++++ Path 900 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 616872p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell51   3368   4618  616872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0             macrocell51         0      0  RISE       1



++++ Path 901 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 616872p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell62   3368   4618  616872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0             macrocell62         0      0  RISE       1



++++ Path 902 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 616875p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell48   3365   4615  616875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0             macrocell48         0      0  RISE       1



++++ Path 903 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 616877p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4613
-------------------------------------   ---- 
End-of-path arrival time (ps)           4613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell17   3363   4613  616877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0             macrocell17         0      0  RISE       1



++++ Path 904 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 616877p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4613
-------------------------------------   ---- 
End-of-path arrival time (ps)           4613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell58   3363   4613  616877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0             macrocell58         0      0  RISE       1



++++ Path 905 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 616877p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4613
-------------------------------------   ---- 
End-of-path arrival time (ps)           4613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell60   3363   4613  616877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0             macrocell60         0      0  RISE       1



++++ Path 906 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 616878p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  592710  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell83   2672   4612  616878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell83         0      0  RISE       1



++++ Path 907 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 616918p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  593684  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell81   2632   4572  616918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell81         0      0  RISE       1



++++ Path 908 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 616926p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  595317  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell6    2624   4564  616926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0               macrocell6          0      0  RISE       1



++++ Path 909 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1304/q
Path End       : \APPS_ADC:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \APPS_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 617089p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                         -500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7411
-------------------------------------   ---- 
End-of-path arrival time (ps)           7411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1304/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_1304/q                           macrocell1    1250   1250  617089  RISE       1
\APPS_ADC:bSAR_SEQ:EOCSts\/status_0  statuscell1   6161   7411  617089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:EOCSts\/clock                           statuscell1         0      0  RISE       1



++++ Path 910 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 617144p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell42   3096   4346  617144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0             macrocell42         0      0  RISE       1



++++ Path 911 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 617144p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell45   3096   4346  617144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0             macrocell45         0      0  RISE       1



++++ Path 912 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 617144p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell53   3096   4346  617144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0             macrocell53         0      0  RISE       1



++++ Path 913 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 617144p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  593806  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell54   3096   4346  617144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0             macrocell54         0      0  RISE       1



++++ Path 914 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 617172p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell105   3068   4318  617172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell105        0      0  RISE       1



++++ Path 915 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 617172p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell111   3068   4318  617172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell111        0      0  RISE       1



++++ Path 916 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 617172p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell129   3068   4318  617172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell129        0      0  RISE       1



++++ Path 917 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 617172p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell142   3068   4318  617172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell142        0      0  RISE       1



++++ Path 918 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 617175p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell109   3065   4315  617175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell109        0      0  RISE       1



++++ Path 919 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 617175p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell118   3065   4315  617175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell118        0      0  RISE       1



++++ Path 920 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 617243p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  592947  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell82   2307   4247  617243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell82         0      0  RISE       1



++++ Path 921 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 617289p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell127   2951   4201  617289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell127        0      0  RISE       1



++++ Path 922 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 617289p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell145   2951   4201  617289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell145        0      0  RISE       1



++++ Path 923 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 617289p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell146   2951   4201  617289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell146        0      0  RISE       1



++++ Path 924 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 617289p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell80         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell80    1250   1250  591342  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell147   2951   4201  617289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell147        0      0  RISE       1



++++ Path 925 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \TPS_ADC:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \TPS_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 617331p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -2100
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           5569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell2        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell2   1210   1210  615005  RISE       1
\TPS_ADC:bSAR_SEQ:EOCSts\/clk_en      statuscell2    4359   5569  617331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:EOCSts\/clock                            statuscell2         0      0  RISE       1



++++ Path 926 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \APPS_ADC:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \APPS_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 617561p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -2100
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5339
-------------------------------------   ---- 
End-of-path arrival time (ps)           5339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:CtrlReg\/clock                          controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  613439  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     4129   5339  617561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:ChannelCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 927 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 617945p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell49   2295   3545  617945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0             macrocell49         0      0  RISE       1



++++ Path 928 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 617945p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell59   2295   3545  617945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0             macrocell59         0      0  RISE       1



++++ Path 929 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 617945p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell8    1250   1250  593213  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell64   2295   3545  617945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0             macrocell64         0      0  RISE       1



++++ Path 930 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \APPS_ADC:bSAR_SEQ:nrq_reg\/q
Path End       : Net_1304/main_1
Capture Clock  : Net_1304/clock_0
Path slack     : 617947p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (APPS_ADC_IntClock:R#1 vs. APPS_ADC_IntClock:R#2)   625000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\APPS_ADC:bSAR_SEQ:nrq_reg\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\APPS_ADC:bSAR_SEQ:nrq_reg\/q  macrocell77   1250   1250  617947  RISE       1
Net_1304/main_1                macrocell1    2293   3543  617947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1304/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 931 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:nrq_reg\/q
Path End       : Net_906/main_1
Capture Clock  : Net_906/clock_0
Path slack     : 617952p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:nrq_reg\/clock_0                         macrocell152        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:nrq_reg\/q  macrocell152   1250   1250  617952  RISE       1
Net_906/main_1                macrocell2     2288   3538  617952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_906/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 932 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_906/clk_en
Capture Clock  : Net_906/clock_0
Path slack     : 618258p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -2100
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell2        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell2   1210   1210  615005  RISE       1
Net_906/clk_en                        macrocell2     3432   4642  618258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_906/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 933 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TPS_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \TPS_ADC:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \TPS_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 618258p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                      -2100
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:CtrlReg\/clock                           controlcell2        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\TPS_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell2   1210   1210  615005  RISE       1
\TPS_ADC:bSAR_SEQ:nrq_reg\/clk_en     macrocell152   3432   4642  618258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:nrq_reg\/clock_0                         macrocell152        0      0  RISE       1



++++ Path 934 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_906/q
Path End       : \TPS_ADC:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \TPS_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 619038p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (TPS_ADC_IntClock:R#1 vs. TPS_ADC_IntClock:R#2)   625000
- Setup time                                                       -500
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_906/clock_0                                            macrocell2          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
Net_906/q                           macrocell2    1250   1250  619038  RISE       1
\TPS_ADC:bSAR_SEQ:EOCSts\/status_0  statuscell2   4212   5462  619038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TPS_ADC:bSAR_SEQ:EOCSts\/clock                            statuscell2         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

