-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.1
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Sobel_magnitude_strm is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    grad_x_V_pixel_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_0_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_0_read : OUT STD_LOGIC;
    grad_x_V_pixel_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_1_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_1_read : OUT STD_LOGIC;
    grad_x_V_pixel_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_2_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_2_read : OUT STD_LOGIC;
    grad_x_V_pixel_3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_3_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_3_read : OUT STD_LOGIC;
    grad_x_V_pixel_4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_4_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_4_read : OUT STD_LOGIC;
    grad_x_V_pixel_5_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_5_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_5_read : OUT STD_LOGIC;
    grad_x_V_pixel_6_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_6_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_6_read : OUT STD_LOGIC;
    grad_x_V_pixel_7_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_7_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_7_read : OUT STD_LOGIC;
    grad_x_V_pixel_8_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_8_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_8_read : OUT STD_LOGIC;
    grad_x_V_pixel_9_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_9_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_9_read : OUT STD_LOGIC;
    grad_x_V_pixel_10_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_10_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_10_read : OUT STD_LOGIC;
    grad_x_V_pixel_11_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_11_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_11_read : OUT STD_LOGIC;
    grad_x_V_pixel_12_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_12_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_12_read : OUT STD_LOGIC;
    grad_x_V_pixel_13_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_13_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_13_read : OUT STD_LOGIC;
    grad_x_V_pixel_14_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_14_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_14_read : OUT STD_LOGIC;
    grad_x_V_pixel_15_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_15_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_15_read : OUT STD_LOGIC;
    grad_x_V_pixel_16_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_16_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_16_read : OUT STD_LOGIC;
    grad_x_V_pixel_17_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_17_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_17_read : OUT STD_LOGIC;
    grad_x_V_pixel_18_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_18_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_18_read : OUT STD_LOGIC;
    grad_x_V_pixel_19_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_19_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_19_read : OUT STD_LOGIC;
    grad_x_V_pixel_20_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_20_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_20_read : OUT STD_LOGIC;
    grad_x_V_pixel_21_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_21_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_21_read : OUT STD_LOGIC;
    grad_x_V_pixel_22_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_22_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_22_read : OUT STD_LOGIC;
    grad_x_V_pixel_23_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_23_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_23_read : OUT STD_LOGIC;
    grad_x_V_pixel_24_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_24_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_24_read : OUT STD_LOGIC;
    grad_x_V_pixel_25_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_25_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_25_read : OUT STD_LOGIC;
    grad_x_V_pixel_26_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_26_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_26_read : OUT STD_LOGIC;
    grad_x_V_pixel_27_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_27_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_27_read : OUT STD_LOGIC;
    grad_x_V_pixel_28_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_28_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_28_read : OUT STD_LOGIC;
    grad_x_V_pixel_29_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_29_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_29_read : OUT STD_LOGIC;
    grad_x_V_pixel_30_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_30_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_30_read : OUT STD_LOGIC;
    grad_x_V_pixel_31_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_31_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_31_read : OUT STD_LOGIC;
    grad_x_V_pixel_32_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_32_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_32_read : OUT STD_LOGIC;
    grad_x_V_pixel_33_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_33_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_33_read : OUT STD_LOGIC;
    grad_x_V_pixel_34_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_34_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_34_read : OUT STD_LOGIC;
    grad_x_V_pixel_35_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_35_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_35_read : OUT STD_LOGIC;
    grad_x_V_pixel_36_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_36_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_36_read : OUT STD_LOGIC;
    grad_x_V_pixel_37_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_37_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_37_read : OUT STD_LOGIC;
    grad_x_V_pixel_38_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_38_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_38_read : OUT STD_LOGIC;
    grad_x_V_pixel_39_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_39_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_39_read : OUT STD_LOGIC;
    grad_x_V_pixel_40_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_40_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_40_read : OUT STD_LOGIC;
    grad_x_V_pixel_41_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_41_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_41_read : OUT STD_LOGIC;
    grad_y_V_pixel_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_0_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_0_read : OUT STD_LOGIC;
    grad_y_V_pixel_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_1_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_1_read : OUT STD_LOGIC;
    grad_y_V_pixel_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_2_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_2_read : OUT STD_LOGIC;
    grad_y_V_pixel_3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_3_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_3_read : OUT STD_LOGIC;
    grad_y_V_pixel_4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_4_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_4_read : OUT STD_LOGIC;
    grad_y_V_pixel_5_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_5_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_5_read : OUT STD_LOGIC;
    grad_y_V_pixel_6_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_6_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_6_read : OUT STD_LOGIC;
    grad_y_V_pixel_7_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_7_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_7_read : OUT STD_LOGIC;
    grad_y_V_pixel_8_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_8_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_8_read : OUT STD_LOGIC;
    grad_y_V_pixel_9_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_9_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_9_read : OUT STD_LOGIC;
    grad_y_V_pixel_10_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_10_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_10_read : OUT STD_LOGIC;
    grad_y_V_pixel_11_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_11_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_11_read : OUT STD_LOGIC;
    grad_y_V_pixel_12_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_12_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_12_read : OUT STD_LOGIC;
    grad_y_V_pixel_13_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_13_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_13_read : OUT STD_LOGIC;
    grad_y_V_pixel_14_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_14_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_14_read : OUT STD_LOGIC;
    grad_y_V_pixel_15_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_15_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_15_read : OUT STD_LOGIC;
    grad_y_V_pixel_16_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_16_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_16_read : OUT STD_LOGIC;
    grad_y_V_pixel_17_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_17_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_17_read : OUT STD_LOGIC;
    grad_y_V_pixel_18_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_18_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_18_read : OUT STD_LOGIC;
    grad_y_V_pixel_19_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_19_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_19_read : OUT STD_LOGIC;
    grad_y_V_pixel_20_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_20_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_20_read : OUT STD_LOGIC;
    grad_y_V_pixel_21_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_21_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_21_read : OUT STD_LOGIC;
    grad_y_V_pixel_22_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_22_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_22_read : OUT STD_LOGIC;
    grad_y_V_pixel_23_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_23_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_23_read : OUT STD_LOGIC;
    grad_y_V_pixel_24_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_24_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_24_read : OUT STD_LOGIC;
    grad_y_V_pixel_25_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_25_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_25_read : OUT STD_LOGIC;
    grad_y_V_pixel_26_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_26_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_26_read : OUT STD_LOGIC;
    grad_y_V_pixel_27_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_27_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_27_read : OUT STD_LOGIC;
    grad_y_V_pixel_28_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_28_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_28_read : OUT STD_LOGIC;
    grad_y_V_pixel_29_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_29_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_29_read : OUT STD_LOGIC;
    grad_y_V_pixel_30_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_30_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_30_read : OUT STD_LOGIC;
    grad_y_V_pixel_31_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_31_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_31_read : OUT STD_LOGIC;
    grad_y_V_pixel_32_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_32_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_32_read : OUT STD_LOGIC;
    grad_y_V_pixel_33_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_33_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_33_read : OUT STD_LOGIC;
    grad_y_V_pixel_34_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_34_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_34_read : OUT STD_LOGIC;
    grad_y_V_pixel_35_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_35_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_35_read : OUT STD_LOGIC;
    grad_y_V_pixel_36_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_36_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_36_read : OUT STD_LOGIC;
    grad_y_V_pixel_37_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_37_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_37_read : OUT STD_LOGIC;
    grad_y_V_pixel_38_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_38_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_38_read : OUT STD_LOGIC;
    grad_y_V_pixel_39_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_39_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_39_read : OUT STD_LOGIC;
    grad_y_V_pixel_40_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_40_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_40_read : OUT STD_LOGIC;
    grad_y_V_pixel_41_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_41_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_41_read : OUT STD_LOGIC;
    output_V_pixel_0_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_0_full_n : IN STD_LOGIC;
    output_V_pixel_0_write : OUT STD_LOGIC;
    output_V_pixel_1_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_1_full_n : IN STD_LOGIC;
    output_V_pixel_1_write : OUT STD_LOGIC;
    output_V_pixel_2_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_2_full_n : IN STD_LOGIC;
    output_V_pixel_2_write : OUT STD_LOGIC;
    output_V_pixel_3_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_3_full_n : IN STD_LOGIC;
    output_V_pixel_3_write : OUT STD_LOGIC;
    output_V_pixel_4_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_4_full_n : IN STD_LOGIC;
    output_V_pixel_4_write : OUT STD_LOGIC;
    output_V_pixel_5_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_5_full_n : IN STD_LOGIC;
    output_V_pixel_5_write : OUT STD_LOGIC;
    output_V_pixel_6_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_6_full_n : IN STD_LOGIC;
    output_V_pixel_6_write : OUT STD_LOGIC;
    output_V_pixel_7_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_7_full_n : IN STD_LOGIC;
    output_V_pixel_7_write : OUT STD_LOGIC;
    output_V_pixel_8_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_8_full_n : IN STD_LOGIC;
    output_V_pixel_8_write : OUT STD_LOGIC;
    output_V_pixel_9_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_9_full_n : IN STD_LOGIC;
    output_V_pixel_9_write : OUT STD_LOGIC;
    output_V_pixel_10_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_10_full_n : IN STD_LOGIC;
    output_V_pixel_10_write : OUT STD_LOGIC;
    output_V_pixel_11_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_11_full_n : IN STD_LOGIC;
    output_V_pixel_11_write : OUT STD_LOGIC;
    output_V_pixel_12_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_12_full_n : IN STD_LOGIC;
    output_V_pixel_12_write : OUT STD_LOGIC;
    output_V_pixel_13_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_13_full_n : IN STD_LOGIC;
    output_V_pixel_13_write : OUT STD_LOGIC;
    output_V_pixel_14_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_14_full_n : IN STD_LOGIC;
    output_V_pixel_14_write : OUT STD_LOGIC;
    output_V_pixel_15_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_15_full_n : IN STD_LOGIC;
    output_V_pixel_15_write : OUT STD_LOGIC;
    output_V_pixel_16_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_16_full_n : IN STD_LOGIC;
    output_V_pixel_16_write : OUT STD_LOGIC;
    output_V_pixel_17_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_17_full_n : IN STD_LOGIC;
    output_V_pixel_17_write : OUT STD_LOGIC;
    output_V_pixel_18_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_18_full_n : IN STD_LOGIC;
    output_V_pixel_18_write : OUT STD_LOGIC;
    output_V_pixel_19_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_19_full_n : IN STD_LOGIC;
    output_V_pixel_19_write : OUT STD_LOGIC;
    output_V_pixel_20_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_20_full_n : IN STD_LOGIC;
    output_V_pixel_20_write : OUT STD_LOGIC;
    output_V_pixel_21_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_21_full_n : IN STD_LOGIC;
    output_V_pixel_21_write : OUT STD_LOGIC;
    output_V_pixel_22_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_22_full_n : IN STD_LOGIC;
    output_V_pixel_22_write : OUT STD_LOGIC;
    output_V_pixel_23_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_23_full_n : IN STD_LOGIC;
    output_V_pixel_23_write : OUT STD_LOGIC;
    output_V_pixel_24_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_24_full_n : IN STD_LOGIC;
    output_V_pixel_24_write : OUT STD_LOGIC;
    output_V_pixel_25_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_25_full_n : IN STD_LOGIC;
    output_V_pixel_25_write : OUT STD_LOGIC;
    output_V_pixel_26_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_26_full_n : IN STD_LOGIC;
    output_V_pixel_26_write : OUT STD_LOGIC;
    output_V_pixel_27_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_27_full_n : IN STD_LOGIC;
    output_V_pixel_27_write : OUT STD_LOGIC;
    output_V_pixel_28_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_28_full_n : IN STD_LOGIC;
    output_V_pixel_28_write : OUT STD_LOGIC;
    output_V_pixel_29_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_29_full_n : IN STD_LOGIC;
    output_V_pixel_29_write : OUT STD_LOGIC;
    output_V_pixel_30_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_30_full_n : IN STD_LOGIC;
    output_V_pixel_30_write : OUT STD_LOGIC;
    output_V_pixel_31_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_31_full_n : IN STD_LOGIC;
    output_V_pixel_31_write : OUT STD_LOGIC;
    output_V_pixel_32_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_32_full_n : IN STD_LOGIC;
    output_V_pixel_32_write : OUT STD_LOGIC;
    output_V_pixel_33_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_33_full_n : IN STD_LOGIC;
    output_V_pixel_33_write : OUT STD_LOGIC;
    output_V_pixel_34_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_34_full_n : IN STD_LOGIC;
    output_V_pixel_34_write : OUT STD_LOGIC;
    output_V_pixel_35_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_35_full_n : IN STD_LOGIC;
    output_V_pixel_35_write : OUT STD_LOGIC;
    output_V_pixel_36_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_36_full_n : IN STD_LOGIC;
    output_V_pixel_36_write : OUT STD_LOGIC;
    output_V_pixel_37_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_37_full_n : IN STD_LOGIC;
    output_V_pixel_37_write : OUT STD_LOGIC;
    output_V_pixel_38_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_38_full_n : IN STD_LOGIC;
    output_V_pixel_38_write : OUT STD_LOGIC;
    output_V_pixel_39_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_39_full_n : IN STD_LOGIC;
    output_V_pixel_39_write : OUT STD_LOGIC;
    output_V_pixel_40_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_40_full_n : IN STD_LOGIC;
    output_V_pixel_40_write : OUT STD_LOGIC;
    output_V_pixel_41_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_41_full_n : IN STD_LOGIC;
    output_V_pixel_41_write : OUT STD_LOGIC );
end;


architecture behav of Sobel_magnitude_strm is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_pp0_stg0_fsm_1 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_st11_fsm_2 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv9_1E0 : STD_LOGIC_VECTOR (8 downto 0) := "111100000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_21 : BOOLEAN;
    signal grad_x_V_pixel_0_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_pp0_stg0_fsm_1 : STD_LOGIC;
    signal ap_sig_538 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it6 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it7 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it8 : STD_LOGIC := '0';
    signal exitcond1_reg_3023 : STD_LOGIC_VECTOR (0 downto 0);
    signal grad_x_V_pixel_1_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_2_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_3_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_4_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_5_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_6_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_7_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_8_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_9_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_10_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_11_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_12_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_13_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_14_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_15_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_16_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_17_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_18_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_19_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_20_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_21_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_22_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_23_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_24_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_25_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_26_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_27_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_28_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_29_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_30_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_31_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_32_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_33_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_34_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_35_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_36_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_37_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_38_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_39_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_40_blk_n : STD_LOGIC;
    signal grad_x_V_pixel_41_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_0_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_1_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_2_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_3_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_4_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_5_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_6_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_7_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_8_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_9_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_10_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_11_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_12_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_13_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_14_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_15_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_16_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_17_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_18_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_19_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_20_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_21_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_22_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_23_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_24_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_25_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_26_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_27_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_28_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_29_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_30_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_31_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_32_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_33_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_34_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_35_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_36_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_37_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_38_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_39_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_40_blk_n : STD_LOGIC;
    signal grad_y_V_pixel_41_blk_n : STD_LOGIC;
    signal output_V_pixel_0_blk_n : STD_LOGIC;
    signal ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_V_pixel_1_blk_n : STD_LOGIC;
    signal output_V_pixel_2_blk_n : STD_LOGIC;
    signal output_V_pixel_3_blk_n : STD_LOGIC;
    signal output_V_pixel_4_blk_n : STD_LOGIC;
    signal output_V_pixel_5_blk_n : STD_LOGIC;
    signal output_V_pixel_6_blk_n : STD_LOGIC;
    signal output_V_pixel_7_blk_n : STD_LOGIC;
    signal output_V_pixel_8_blk_n : STD_LOGIC;
    signal output_V_pixel_9_blk_n : STD_LOGIC;
    signal output_V_pixel_10_blk_n : STD_LOGIC;
    signal output_V_pixel_11_blk_n : STD_LOGIC;
    signal output_V_pixel_12_blk_n : STD_LOGIC;
    signal output_V_pixel_13_blk_n : STD_LOGIC;
    signal output_V_pixel_14_blk_n : STD_LOGIC;
    signal output_V_pixel_15_blk_n : STD_LOGIC;
    signal output_V_pixel_16_blk_n : STD_LOGIC;
    signal output_V_pixel_17_blk_n : STD_LOGIC;
    signal output_V_pixel_18_blk_n : STD_LOGIC;
    signal output_V_pixel_19_blk_n : STD_LOGIC;
    signal output_V_pixel_20_blk_n : STD_LOGIC;
    signal output_V_pixel_21_blk_n : STD_LOGIC;
    signal output_V_pixel_22_blk_n : STD_LOGIC;
    signal output_V_pixel_23_blk_n : STD_LOGIC;
    signal output_V_pixel_24_blk_n : STD_LOGIC;
    signal output_V_pixel_25_blk_n : STD_LOGIC;
    signal output_V_pixel_26_blk_n : STD_LOGIC;
    signal output_V_pixel_27_blk_n : STD_LOGIC;
    signal output_V_pixel_28_blk_n : STD_LOGIC;
    signal output_V_pixel_29_blk_n : STD_LOGIC;
    signal output_V_pixel_30_blk_n : STD_LOGIC;
    signal output_V_pixel_31_blk_n : STD_LOGIC;
    signal output_V_pixel_32_blk_n : STD_LOGIC;
    signal output_V_pixel_33_blk_n : STD_LOGIC;
    signal output_V_pixel_34_blk_n : STD_LOGIC;
    signal output_V_pixel_35_blk_n : STD_LOGIC;
    signal output_V_pixel_36_blk_n : STD_LOGIC;
    signal output_V_pixel_37_blk_n : STD_LOGIC;
    signal output_V_pixel_38_blk_n : STD_LOGIC;
    signal output_V_pixel_39_blk_n : STD_LOGIC;
    signal output_V_pixel_40_blk_n : STD_LOGIC;
    signal output_V_pixel_41_blk_n : STD_LOGIC;
    signal x_reg_1614 : STD_LOGIC_VECTOR (8 downto 0);
    signal exitcond1_fu_1877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grad_x_V_pixel_10_status : STD_LOGIC;
    signal grad_y_V_pixel_10_status : STD_LOGIC;
    signal ap_sig_701 : BOOLEAN;
    signal output_V_pixel_11_status : STD_LOGIC;
    signal ap_sig_706 : BOOLEAN;
    signal ap_reg_ppstg_exitcond1_reg_3023_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond1_reg_3023_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond1_reg_3023_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond1_reg_3023_pp0_iter4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond1_reg_3023_pp0_iter5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond1_reg_3023_pp0_iter6 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_2_fu_1883_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_pixel_0_4_reg_3032 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_1_4_reg_3037 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_2_4_reg_3042 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_3_4_reg_3047 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_4_4_reg_3052 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_5_4_reg_3057 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_6_4_reg_3062 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_7_4_reg_3067 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_8_4_reg_3072 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_9_4_reg_3077 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_10_4_reg_3082 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_11_4_reg_3087 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_12_4_reg_3092 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_13_4_reg_3097 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_14_4_reg_3102 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_15_4_reg_3107 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_16_4_reg_3112 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_17_4_reg_3117 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_18_4_reg_3122 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_19_4_reg_3127 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_20_4_reg_3132 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_21_4_reg_3137 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_22_4_reg_3142 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_23_4_reg_3147 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_24_4_reg_3152 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_25_4_reg_3157 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_26_4_reg_3162 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_27_4_reg_3167 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_28_4_reg_3172 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_29_4_reg_3177 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_30_4_reg_3182 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_31_4_reg_3187 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_32_4_reg_3192 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_33_4_reg_3197 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_34_4_reg_3202 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_35_4_reg_3207 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_36_4_reg_3212 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_37_4_reg_3217 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_38_4_reg_3222 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_39_4_reg_3227 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_40_4_reg_3232 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_41_4_reg_3237 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_0_reg_3242 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_1_5_reg_3247 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_2_5_reg_3252 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_3_5_reg_3257 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_4_5_reg_3262 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_5_5_reg_3267 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_6_5_reg_3272 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_7_5_reg_3277 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_8_5_reg_3282 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_9_5_reg_3287 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_10_5_reg_3292 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_11_5_reg_3297 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_12_5_reg_3302 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_13_5_reg_3307 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_14_5_reg_3312 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_15_5_reg_3317 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_16_5_reg_3322 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_17_5_reg_3327 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_18_5_reg_3332 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_19_5_reg_3337 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_20_5_reg_3342 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_21_5_reg_3347 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_22_5_reg_3352 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_23_5_reg_3357 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_24_5_reg_3362 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_25_5_reg_3367 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_26_5_reg_3372 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_27_5_reg_3377 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_28_5_reg_3382 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_29_5_reg_3387 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_30_5_reg_3392 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_31_5_reg_3397 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_32_5_reg_3402 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_33_5_reg_3407 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_34_5_reg_3412 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_35_5_reg_3417 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_36_5_reg_3422 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_37_5_reg_3427 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_38_5_reg_3432 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_39_5_reg_3437 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_40_5_reg_3442 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_pixel_41_5_reg_3447 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_843_reg_3452 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_844_fu_2233_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_844_reg_3457 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_845_reg_3462 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_846_fu_2245_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_846_reg_3467 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_847_reg_3472 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_848_fu_2257_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_848_reg_3477 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_849_reg_3482 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_850_fu_2269_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_850_reg_3487 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_851_reg_3492 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_852_fu_2281_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_852_reg_3497 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_853_reg_3502 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_854_fu_2293_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_854_reg_3507 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_855_reg_3512 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_856_fu_2305_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_856_reg_3517 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_857_reg_3522 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_858_fu_2317_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_858_reg_3527 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_859_reg_3532 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_860_fu_2329_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_860_reg_3537 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_861_reg_3542 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_862_fu_2341_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_862_reg_3547 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_863_reg_3552 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_864_fu_2353_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_864_reg_3557 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_865_reg_3562 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_866_fu_2365_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_866_reg_3567 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_867_reg_3572 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_868_fu_2377_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_868_reg_3577 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_869_reg_3582 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_870_fu_2389_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_870_reg_3587 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_871_reg_3592 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_872_fu_2401_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_872_reg_3597 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_873_reg_3602 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_874_fu_2413_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_874_reg_3607 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_875_reg_3612 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_876_fu_2425_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_876_reg_3617 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_877_reg_3622 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_878_fu_2437_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_878_reg_3627 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_879_reg_3632 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_880_fu_2449_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_880_reg_3637 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_881_reg_3642 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_882_fu_2461_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_882_reg_3647 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_883_reg_3652 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_884_fu_2473_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_884_reg_3657 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_885_reg_3662 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_886_fu_2485_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_886_reg_3667 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_887_reg_3672 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_888_fu_2497_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_888_reg_3677 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_889_reg_3682 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_890_fu_2509_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_890_reg_3687 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_891_reg_3692 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_892_fu_2521_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_892_reg_3697 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_893_reg_3702 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_894_fu_2533_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_894_reg_3707 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_895_reg_3712 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_896_fu_2545_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_896_reg_3717 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_897_reg_3722 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_898_fu_2557_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_898_reg_3727 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_899_reg_3732 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_900_fu_2569_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_900_reg_3737 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_901_reg_3742 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_902_fu_2581_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_902_reg_3747 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_903_reg_3752 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_904_fu_2593_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_904_reg_3757 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_905_reg_3762 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_906_fu_2605_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_906_reg_3767 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_907_reg_3772 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_908_fu_2617_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_908_reg_3777 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_909_reg_3782 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_910_fu_2629_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_910_reg_3787 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_911_reg_3792 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_912_fu_2641_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_912_reg_3797 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_913_reg_3802 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_914_fu_2653_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_914_reg_3807 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_915_reg_3812 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_916_fu_2665_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_916_reg_3817 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_917_reg_3822 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_918_fu_2677_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_918_reg_3827 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_919_reg_3832 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_920_fu_2689_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_920_reg_3837 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_921_reg_3842 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_922_fu_2701_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_922_reg_3847 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_923_reg_3852 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_924_fu_2713_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_924_reg_3857 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_925_reg_3862 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_926_fu_2725_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_926_reg_3867 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_1064 : BOOLEAN;
    signal grp_Sobel_process_magnitude_fu_1625_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1625_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1631_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1631_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1637_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1637_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1643_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1643_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1649_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1649_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1655_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1655_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1661_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1661_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1667_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1667_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1673_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1673_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1679_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1679_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1685_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1685_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1691_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1691_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1697_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1697_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1703_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1703_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1709_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1709_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1715_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1715_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1721_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1721_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1727_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1727_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1733_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1733_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1739_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1739_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1745_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1745_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1751_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1751_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1757_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1757_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1763_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1763_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1769_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1769_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1775_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1775_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1781_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1781_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1787_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1787_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1793_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1793_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1799_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1799_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1805_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1805_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1811_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1811_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1817_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1817_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1823_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1823_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1829_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1829_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1835_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1835_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1841_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1841_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1847_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1847_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1853_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1853_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1859_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1859_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1865_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1865_ap_ce : STD_LOGIC;
    signal grp_Sobel_process_magnitude_fu_1871_ap_return : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_process_magnitude_fu_1871_ap_ce : STD_LOGIC;
    signal grad_x_V_pixel_10_update : STD_LOGIC;
    signal grad_y_V_pixel_10_update : STD_LOGIC;
    signal output_V_pixel_11_update : STD_LOGIC;
    signal ap_sig_cseq_ST_st11_fsm_2 : STD_LOGIC;
    signal ap_sig_5440 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);

    component Sobel_process_magnitude IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        real_data : IN STD_LOGIC_VECTOR (7 downto 0);
        imag_data : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (8 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;



begin
    grp_Sobel_process_magnitude_fu_1625 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_0_reg_3242,
        imag_data => tmp_pixel_0_4_reg_3032,
        ap_return => grp_Sobel_process_magnitude_fu_1625_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1625_ap_ce);

    grp_Sobel_process_magnitude_fu_1631 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_1_5_reg_3247,
        imag_data => tmp_pixel_1_4_reg_3037,
        ap_return => grp_Sobel_process_magnitude_fu_1631_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1631_ap_ce);

    grp_Sobel_process_magnitude_fu_1637 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_2_5_reg_3252,
        imag_data => tmp_pixel_2_4_reg_3042,
        ap_return => grp_Sobel_process_magnitude_fu_1637_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1637_ap_ce);

    grp_Sobel_process_magnitude_fu_1643 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_3_5_reg_3257,
        imag_data => tmp_pixel_3_4_reg_3047,
        ap_return => grp_Sobel_process_magnitude_fu_1643_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1643_ap_ce);

    grp_Sobel_process_magnitude_fu_1649 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_4_5_reg_3262,
        imag_data => tmp_pixel_4_4_reg_3052,
        ap_return => grp_Sobel_process_magnitude_fu_1649_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1649_ap_ce);

    grp_Sobel_process_magnitude_fu_1655 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_5_5_reg_3267,
        imag_data => tmp_pixel_5_4_reg_3057,
        ap_return => grp_Sobel_process_magnitude_fu_1655_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1655_ap_ce);

    grp_Sobel_process_magnitude_fu_1661 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_6_5_reg_3272,
        imag_data => tmp_pixel_6_4_reg_3062,
        ap_return => grp_Sobel_process_magnitude_fu_1661_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1661_ap_ce);

    grp_Sobel_process_magnitude_fu_1667 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_7_5_reg_3277,
        imag_data => tmp_pixel_7_4_reg_3067,
        ap_return => grp_Sobel_process_magnitude_fu_1667_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1667_ap_ce);

    grp_Sobel_process_magnitude_fu_1673 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_8_5_reg_3282,
        imag_data => tmp_pixel_8_4_reg_3072,
        ap_return => grp_Sobel_process_magnitude_fu_1673_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1673_ap_ce);

    grp_Sobel_process_magnitude_fu_1679 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_9_5_reg_3287,
        imag_data => tmp_pixel_9_4_reg_3077,
        ap_return => grp_Sobel_process_magnitude_fu_1679_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1679_ap_ce);

    grp_Sobel_process_magnitude_fu_1685 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_10_5_reg_3292,
        imag_data => tmp_pixel_10_4_reg_3082,
        ap_return => grp_Sobel_process_magnitude_fu_1685_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1685_ap_ce);

    grp_Sobel_process_magnitude_fu_1691 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_11_5_reg_3297,
        imag_data => tmp_pixel_11_4_reg_3087,
        ap_return => grp_Sobel_process_magnitude_fu_1691_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1691_ap_ce);

    grp_Sobel_process_magnitude_fu_1697 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_12_5_reg_3302,
        imag_data => tmp_pixel_12_4_reg_3092,
        ap_return => grp_Sobel_process_magnitude_fu_1697_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1697_ap_ce);

    grp_Sobel_process_magnitude_fu_1703 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_13_5_reg_3307,
        imag_data => tmp_pixel_13_4_reg_3097,
        ap_return => grp_Sobel_process_magnitude_fu_1703_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1703_ap_ce);

    grp_Sobel_process_magnitude_fu_1709 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_14_5_reg_3312,
        imag_data => tmp_pixel_14_4_reg_3102,
        ap_return => grp_Sobel_process_magnitude_fu_1709_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1709_ap_ce);

    grp_Sobel_process_magnitude_fu_1715 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_15_5_reg_3317,
        imag_data => tmp_pixel_15_4_reg_3107,
        ap_return => grp_Sobel_process_magnitude_fu_1715_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1715_ap_ce);

    grp_Sobel_process_magnitude_fu_1721 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_16_5_reg_3322,
        imag_data => tmp_pixel_16_4_reg_3112,
        ap_return => grp_Sobel_process_magnitude_fu_1721_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1721_ap_ce);

    grp_Sobel_process_magnitude_fu_1727 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_17_5_reg_3327,
        imag_data => tmp_pixel_17_4_reg_3117,
        ap_return => grp_Sobel_process_magnitude_fu_1727_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1727_ap_ce);

    grp_Sobel_process_magnitude_fu_1733 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_18_5_reg_3332,
        imag_data => tmp_pixel_18_4_reg_3122,
        ap_return => grp_Sobel_process_magnitude_fu_1733_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1733_ap_ce);

    grp_Sobel_process_magnitude_fu_1739 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_19_5_reg_3337,
        imag_data => tmp_pixel_19_4_reg_3127,
        ap_return => grp_Sobel_process_magnitude_fu_1739_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1739_ap_ce);

    grp_Sobel_process_magnitude_fu_1745 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_20_5_reg_3342,
        imag_data => tmp_pixel_20_4_reg_3132,
        ap_return => grp_Sobel_process_magnitude_fu_1745_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1745_ap_ce);

    grp_Sobel_process_magnitude_fu_1751 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_21_5_reg_3347,
        imag_data => tmp_pixel_21_4_reg_3137,
        ap_return => grp_Sobel_process_magnitude_fu_1751_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1751_ap_ce);

    grp_Sobel_process_magnitude_fu_1757 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_22_5_reg_3352,
        imag_data => tmp_pixel_22_4_reg_3142,
        ap_return => grp_Sobel_process_magnitude_fu_1757_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1757_ap_ce);

    grp_Sobel_process_magnitude_fu_1763 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_23_5_reg_3357,
        imag_data => tmp_pixel_23_4_reg_3147,
        ap_return => grp_Sobel_process_magnitude_fu_1763_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1763_ap_ce);

    grp_Sobel_process_magnitude_fu_1769 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_24_5_reg_3362,
        imag_data => tmp_pixel_24_4_reg_3152,
        ap_return => grp_Sobel_process_magnitude_fu_1769_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1769_ap_ce);

    grp_Sobel_process_magnitude_fu_1775 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_25_5_reg_3367,
        imag_data => tmp_pixel_25_4_reg_3157,
        ap_return => grp_Sobel_process_magnitude_fu_1775_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1775_ap_ce);

    grp_Sobel_process_magnitude_fu_1781 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_26_5_reg_3372,
        imag_data => tmp_pixel_26_4_reg_3162,
        ap_return => grp_Sobel_process_magnitude_fu_1781_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1781_ap_ce);

    grp_Sobel_process_magnitude_fu_1787 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_27_5_reg_3377,
        imag_data => tmp_pixel_27_4_reg_3167,
        ap_return => grp_Sobel_process_magnitude_fu_1787_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1787_ap_ce);

    grp_Sobel_process_magnitude_fu_1793 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_28_5_reg_3382,
        imag_data => tmp_pixel_28_4_reg_3172,
        ap_return => grp_Sobel_process_magnitude_fu_1793_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1793_ap_ce);

    grp_Sobel_process_magnitude_fu_1799 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_29_5_reg_3387,
        imag_data => tmp_pixel_29_4_reg_3177,
        ap_return => grp_Sobel_process_magnitude_fu_1799_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1799_ap_ce);

    grp_Sobel_process_magnitude_fu_1805 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_30_5_reg_3392,
        imag_data => tmp_pixel_30_4_reg_3182,
        ap_return => grp_Sobel_process_magnitude_fu_1805_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1805_ap_ce);

    grp_Sobel_process_magnitude_fu_1811 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_31_5_reg_3397,
        imag_data => tmp_pixel_31_4_reg_3187,
        ap_return => grp_Sobel_process_magnitude_fu_1811_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1811_ap_ce);

    grp_Sobel_process_magnitude_fu_1817 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_32_5_reg_3402,
        imag_data => tmp_pixel_32_4_reg_3192,
        ap_return => grp_Sobel_process_magnitude_fu_1817_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1817_ap_ce);

    grp_Sobel_process_magnitude_fu_1823 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_33_5_reg_3407,
        imag_data => tmp_pixel_33_4_reg_3197,
        ap_return => grp_Sobel_process_magnitude_fu_1823_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1823_ap_ce);

    grp_Sobel_process_magnitude_fu_1829 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_34_5_reg_3412,
        imag_data => tmp_pixel_34_4_reg_3202,
        ap_return => grp_Sobel_process_magnitude_fu_1829_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1829_ap_ce);

    grp_Sobel_process_magnitude_fu_1835 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_35_5_reg_3417,
        imag_data => tmp_pixel_35_4_reg_3207,
        ap_return => grp_Sobel_process_magnitude_fu_1835_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1835_ap_ce);

    grp_Sobel_process_magnitude_fu_1841 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_36_5_reg_3422,
        imag_data => tmp_pixel_36_4_reg_3212,
        ap_return => grp_Sobel_process_magnitude_fu_1841_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1841_ap_ce);

    grp_Sobel_process_magnitude_fu_1847 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_37_5_reg_3427,
        imag_data => tmp_pixel_37_4_reg_3217,
        ap_return => grp_Sobel_process_magnitude_fu_1847_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1847_ap_ce);

    grp_Sobel_process_magnitude_fu_1853 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_38_5_reg_3432,
        imag_data => tmp_pixel_38_4_reg_3222,
        ap_return => grp_Sobel_process_magnitude_fu_1853_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1853_ap_ce);

    grp_Sobel_process_magnitude_fu_1859 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_39_5_reg_3437,
        imag_data => tmp_pixel_39_4_reg_3227,
        ap_return => grp_Sobel_process_magnitude_fu_1859_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1859_ap_ce);

    grp_Sobel_process_magnitude_fu_1865 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_40_5_reg_3442,
        imag_data => tmp_pixel_40_4_reg_3232,
        ap_return => grp_Sobel_process_magnitude_fu_1865_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1865_ap_ce);

    grp_Sobel_process_magnitude_fu_1871 : component Sobel_process_magnitude
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        real_data => tmp_pixel_41_5_reg_3447,
        imag_data => tmp_pixel_41_4_reg_3237,
        ap_return => grp_Sobel_process_magnitude_fu_1871_ap_return,
        ap_ce => grp_Sobel_process_magnitude_fu_1871_ap_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_2)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))) and not((ap_const_lv1_0 = exitcond1_fu_1877_p2)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_1064))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))) and (ap_const_lv1_0 = exitcond1_fu_1877_p2))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_1064)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))) and not((ap_const_lv1_0 = exitcond1_fu_1877_p2))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706)))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706)))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706)))) then 
                    ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706)))) then 
                    ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706)))) then 
                    ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706)))) then 
                    ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706)))) then 
                    ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_1064))) then 
                    ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    x_reg_1614_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))) and (ap_const_lv1_0 = exitcond1_fu_1877_p2))) then 
                x_reg_1614 <= x_2_fu_1883_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_1064))) then 
                x_reg_1614 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then
                ap_reg_ppstg_exitcond1_reg_3023_pp0_iter1 <= exitcond1_reg_3023;
                exitcond1_reg_3023 <= exitcond1_fu_1877_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706)))) then
                ap_reg_ppstg_exitcond1_reg_3023_pp0_iter2 <= ap_reg_ppstg_exitcond1_reg_3023_pp0_iter1;
                ap_reg_ppstg_exitcond1_reg_3023_pp0_iter3 <= ap_reg_ppstg_exitcond1_reg_3023_pp0_iter2;
                ap_reg_ppstg_exitcond1_reg_3023_pp0_iter4 <= ap_reg_ppstg_exitcond1_reg_3023_pp0_iter3;
                ap_reg_ppstg_exitcond1_reg_3023_pp0_iter5 <= ap_reg_ppstg_exitcond1_reg_3023_pp0_iter4;
                ap_reg_ppstg_exitcond1_reg_3023_pp0_iter6 <= ap_reg_ppstg_exitcond1_reg_3023_pp0_iter5;
                ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7 <= ap_reg_ppstg_exitcond1_reg_3023_pp0_iter6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter6))) then
                tmp_843_reg_3452 <= grp_Sobel_process_magnitude_fu_1625_ap_return(8 downto 8);
                tmp_844_reg_3457 <= tmp_844_fu_2233_p1;
                tmp_845_reg_3462 <= grp_Sobel_process_magnitude_fu_1631_ap_return(8 downto 8);
                tmp_846_reg_3467 <= tmp_846_fu_2245_p1;
                tmp_847_reg_3472 <= grp_Sobel_process_magnitude_fu_1637_ap_return(8 downto 8);
                tmp_848_reg_3477 <= tmp_848_fu_2257_p1;
                tmp_849_reg_3482 <= grp_Sobel_process_magnitude_fu_1643_ap_return(8 downto 8);
                tmp_850_reg_3487 <= tmp_850_fu_2269_p1;
                tmp_851_reg_3492 <= grp_Sobel_process_magnitude_fu_1649_ap_return(8 downto 8);
                tmp_852_reg_3497 <= tmp_852_fu_2281_p1;
                tmp_853_reg_3502 <= grp_Sobel_process_magnitude_fu_1655_ap_return(8 downto 8);
                tmp_854_reg_3507 <= tmp_854_fu_2293_p1;
                tmp_855_reg_3512 <= grp_Sobel_process_magnitude_fu_1661_ap_return(8 downto 8);
                tmp_856_reg_3517 <= tmp_856_fu_2305_p1;
                tmp_857_reg_3522 <= grp_Sobel_process_magnitude_fu_1667_ap_return(8 downto 8);
                tmp_858_reg_3527 <= tmp_858_fu_2317_p1;
                tmp_859_reg_3532 <= grp_Sobel_process_magnitude_fu_1673_ap_return(8 downto 8);
                tmp_860_reg_3537 <= tmp_860_fu_2329_p1;
                tmp_861_reg_3542 <= grp_Sobel_process_magnitude_fu_1679_ap_return(8 downto 8);
                tmp_862_reg_3547 <= tmp_862_fu_2341_p1;
                tmp_863_reg_3552 <= grp_Sobel_process_magnitude_fu_1685_ap_return(8 downto 8);
                tmp_864_reg_3557 <= tmp_864_fu_2353_p1;
                tmp_865_reg_3562 <= grp_Sobel_process_magnitude_fu_1691_ap_return(8 downto 8);
                tmp_866_reg_3567 <= tmp_866_fu_2365_p1;
                tmp_867_reg_3572 <= grp_Sobel_process_magnitude_fu_1697_ap_return(8 downto 8);
                tmp_868_reg_3577 <= tmp_868_fu_2377_p1;
                tmp_869_reg_3582 <= grp_Sobel_process_magnitude_fu_1703_ap_return(8 downto 8);
                tmp_870_reg_3587 <= tmp_870_fu_2389_p1;
                tmp_871_reg_3592 <= grp_Sobel_process_magnitude_fu_1709_ap_return(8 downto 8);
                tmp_872_reg_3597 <= tmp_872_fu_2401_p1;
                tmp_873_reg_3602 <= grp_Sobel_process_magnitude_fu_1715_ap_return(8 downto 8);
                tmp_874_reg_3607 <= tmp_874_fu_2413_p1;
                tmp_875_reg_3612 <= grp_Sobel_process_magnitude_fu_1721_ap_return(8 downto 8);
                tmp_876_reg_3617 <= tmp_876_fu_2425_p1;
                tmp_877_reg_3622 <= grp_Sobel_process_magnitude_fu_1727_ap_return(8 downto 8);
                tmp_878_reg_3627 <= tmp_878_fu_2437_p1;
                tmp_879_reg_3632 <= grp_Sobel_process_magnitude_fu_1733_ap_return(8 downto 8);
                tmp_880_reg_3637 <= tmp_880_fu_2449_p1;
                tmp_881_reg_3642 <= grp_Sobel_process_magnitude_fu_1739_ap_return(8 downto 8);
                tmp_882_reg_3647 <= tmp_882_fu_2461_p1;
                tmp_883_reg_3652 <= grp_Sobel_process_magnitude_fu_1745_ap_return(8 downto 8);
                tmp_884_reg_3657 <= tmp_884_fu_2473_p1;
                tmp_885_reg_3662 <= grp_Sobel_process_magnitude_fu_1751_ap_return(8 downto 8);
                tmp_886_reg_3667 <= tmp_886_fu_2485_p1;
                tmp_887_reg_3672 <= grp_Sobel_process_magnitude_fu_1757_ap_return(8 downto 8);
                tmp_888_reg_3677 <= tmp_888_fu_2497_p1;
                tmp_889_reg_3682 <= grp_Sobel_process_magnitude_fu_1763_ap_return(8 downto 8);
                tmp_890_reg_3687 <= tmp_890_fu_2509_p1;
                tmp_891_reg_3692 <= grp_Sobel_process_magnitude_fu_1769_ap_return(8 downto 8);
                tmp_892_reg_3697 <= tmp_892_fu_2521_p1;
                tmp_893_reg_3702 <= grp_Sobel_process_magnitude_fu_1775_ap_return(8 downto 8);
                tmp_894_reg_3707 <= tmp_894_fu_2533_p1;
                tmp_895_reg_3712 <= grp_Sobel_process_magnitude_fu_1781_ap_return(8 downto 8);
                tmp_896_reg_3717 <= tmp_896_fu_2545_p1;
                tmp_897_reg_3722 <= grp_Sobel_process_magnitude_fu_1787_ap_return(8 downto 8);
                tmp_898_reg_3727 <= tmp_898_fu_2557_p1;
                tmp_899_reg_3732 <= grp_Sobel_process_magnitude_fu_1793_ap_return(8 downto 8);
                tmp_900_reg_3737 <= tmp_900_fu_2569_p1;
                tmp_901_reg_3742 <= grp_Sobel_process_magnitude_fu_1799_ap_return(8 downto 8);
                tmp_902_reg_3747 <= tmp_902_fu_2581_p1;
                tmp_903_reg_3752 <= grp_Sobel_process_magnitude_fu_1805_ap_return(8 downto 8);
                tmp_904_reg_3757 <= tmp_904_fu_2593_p1;
                tmp_905_reg_3762 <= grp_Sobel_process_magnitude_fu_1811_ap_return(8 downto 8);
                tmp_906_reg_3767 <= tmp_906_fu_2605_p1;
                tmp_907_reg_3772 <= grp_Sobel_process_magnitude_fu_1817_ap_return(8 downto 8);
                tmp_908_reg_3777 <= tmp_908_fu_2617_p1;
                tmp_909_reg_3782 <= grp_Sobel_process_magnitude_fu_1823_ap_return(8 downto 8);
                tmp_910_reg_3787 <= tmp_910_fu_2629_p1;
                tmp_911_reg_3792 <= grp_Sobel_process_magnitude_fu_1829_ap_return(8 downto 8);
                tmp_912_reg_3797 <= tmp_912_fu_2641_p1;
                tmp_913_reg_3802 <= grp_Sobel_process_magnitude_fu_1835_ap_return(8 downto 8);
                tmp_914_reg_3807 <= tmp_914_fu_2653_p1;
                tmp_915_reg_3812 <= grp_Sobel_process_magnitude_fu_1841_ap_return(8 downto 8);
                tmp_916_reg_3817 <= tmp_916_fu_2665_p1;
                tmp_917_reg_3822 <= grp_Sobel_process_magnitude_fu_1847_ap_return(8 downto 8);
                tmp_918_reg_3827 <= tmp_918_fu_2677_p1;
                tmp_919_reg_3832 <= grp_Sobel_process_magnitude_fu_1853_ap_return(8 downto 8);
                tmp_920_reg_3837 <= tmp_920_fu_2689_p1;
                tmp_921_reg_3842 <= grp_Sobel_process_magnitude_fu_1859_ap_return(8 downto 8);
                tmp_922_reg_3847 <= tmp_922_fu_2701_p1;
                tmp_923_reg_3852 <= grp_Sobel_process_magnitude_fu_1865_ap_return(8 downto 8);
                tmp_924_reg_3857 <= tmp_924_fu_2713_p1;
                tmp_925_reg_3862 <= grp_Sobel_process_magnitude_fu_1871_ap_return(8 downto 8);
                tmp_926_reg_3867 <= tmp_926_fu_2725_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond1_reg_3023 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then
                tmp_pixel_0_4_reg_3032 <= grad_x_V_pixel_0_dout;
                tmp_pixel_0_reg_3242 <= grad_y_V_pixel_0_dout;
                tmp_pixel_10_4_reg_3082 <= grad_x_V_pixel_10_dout;
                tmp_pixel_10_5_reg_3292 <= grad_y_V_pixel_10_dout;
                tmp_pixel_11_4_reg_3087 <= grad_x_V_pixel_11_dout;
                tmp_pixel_11_5_reg_3297 <= grad_y_V_pixel_11_dout;
                tmp_pixel_12_4_reg_3092 <= grad_x_V_pixel_12_dout;
                tmp_pixel_12_5_reg_3302 <= grad_y_V_pixel_12_dout;
                tmp_pixel_13_4_reg_3097 <= grad_x_V_pixel_13_dout;
                tmp_pixel_13_5_reg_3307 <= grad_y_V_pixel_13_dout;
                tmp_pixel_14_4_reg_3102 <= grad_x_V_pixel_14_dout;
                tmp_pixel_14_5_reg_3312 <= grad_y_V_pixel_14_dout;
                tmp_pixel_15_4_reg_3107 <= grad_x_V_pixel_15_dout;
                tmp_pixel_15_5_reg_3317 <= grad_y_V_pixel_15_dout;
                tmp_pixel_16_4_reg_3112 <= grad_x_V_pixel_16_dout;
                tmp_pixel_16_5_reg_3322 <= grad_y_V_pixel_16_dout;
                tmp_pixel_17_4_reg_3117 <= grad_x_V_pixel_17_dout;
                tmp_pixel_17_5_reg_3327 <= grad_y_V_pixel_17_dout;
                tmp_pixel_18_4_reg_3122 <= grad_x_V_pixel_18_dout;
                tmp_pixel_18_5_reg_3332 <= grad_y_V_pixel_18_dout;
                tmp_pixel_19_4_reg_3127 <= grad_x_V_pixel_19_dout;
                tmp_pixel_19_5_reg_3337 <= grad_y_V_pixel_19_dout;
                tmp_pixel_1_4_reg_3037 <= grad_x_V_pixel_1_dout;
                tmp_pixel_1_5_reg_3247 <= grad_y_V_pixel_1_dout;
                tmp_pixel_20_4_reg_3132 <= grad_x_V_pixel_20_dout;
                tmp_pixel_20_5_reg_3342 <= grad_y_V_pixel_20_dout;
                tmp_pixel_21_4_reg_3137 <= grad_x_V_pixel_21_dout;
                tmp_pixel_21_5_reg_3347 <= grad_y_V_pixel_21_dout;
                tmp_pixel_22_4_reg_3142 <= grad_x_V_pixel_22_dout;
                tmp_pixel_22_5_reg_3352 <= grad_y_V_pixel_22_dout;
                tmp_pixel_23_4_reg_3147 <= grad_x_V_pixel_23_dout;
                tmp_pixel_23_5_reg_3357 <= grad_y_V_pixel_23_dout;
                tmp_pixel_24_4_reg_3152 <= grad_x_V_pixel_24_dout;
                tmp_pixel_24_5_reg_3362 <= grad_y_V_pixel_24_dout;
                tmp_pixel_25_4_reg_3157 <= grad_x_V_pixel_25_dout;
                tmp_pixel_25_5_reg_3367 <= grad_y_V_pixel_25_dout;
                tmp_pixel_26_4_reg_3162 <= grad_x_V_pixel_26_dout;
                tmp_pixel_26_5_reg_3372 <= grad_y_V_pixel_26_dout;
                tmp_pixel_27_4_reg_3167 <= grad_x_V_pixel_27_dout;
                tmp_pixel_27_5_reg_3377 <= grad_y_V_pixel_27_dout;
                tmp_pixel_28_4_reg_3172 <= grad_x_V_pixel_28_dout;
                tmp_pixel_28_5_reg_3382 <= grad_y_V_pixel_28_dout;
                tmp_pixel_29_4_reg_3177 <= grad_x_V_pixel_29_dout;
                tmp_pixel_29_5_reg_3387 <= grad_y_V_pixel_29_dout;
                tmp_pixel_2_4_reg_3042 <= grad_x_V_pixel_2_dout;
                tmp_pixel_2_5_reg_3252 <= grad_y_V_pixel_2_dout;
                tmp_pixel_30_4_reg_3182 <= grad_x_V_pixel_30_dout;
                tmp_pixel_30_5_reg_3392 <= grad_y_V_pixel_30_dout;
                tmp_pixel_31_4_reg_3187 <= grad_x_V_pixel_31_dout;
                tmp_pixel_31_5_reg_3397 <= grad_y_V_pixel_31_dout;
                tmp_pixel_32_4_reg_3192 <= grad_x_V_pixel_32_dout;
                tmp_pixel_32_5_reg_3402 <= grad_y_V_pixel_32_dout;
                tmp_pixel_33_4_reg_3197 <= grad_x_V_pixel_33_dout;
                tmp_pixel_33_5_reg_3407 <= grad_y_V_pixel_33_dout;
                tmp_pixel_34_4_reg_3202 <= grad_x_V_pixel_34_dout;
                tmp_pixel_34_5_reg_3412 <= grad_y_V_pixel_34_dout;
                tmp_pixel_35_4_reg_3207 <= grad_x_V_pixel_35_dout;
                tmp_pixel_35_5_reg_3417 <= grad_y_V_pixel_35_dout;
                tmp_pixel_36_4_reg_3212 <= grad_x_V_pixel_36_dout;
                tmp_pixel_36_5_reg_3422 <= grad_y_V_pixel_36_dout;
                tmp_pixel_37_4_reg_3217 <= grad_x_V_pixel_37_dout;
                tmp_pixel_37_5_reg_3427 <= grad_y_V_pixel_37_dout;
                tmp_pixel_38_4_reg_3222 <= grad_x_V_pixel_38_dout;
                tmp_pixel_38_5_reg_3432 <= grad_y_V_pixel_38_dout;
                tmp_pixel_39_4_reg_3227 <= grad_x_V_pixel_39_dout;
                tmp_pixel_39_5_reg_3437 <= grad_y_V_pixel_39_dout;
                tmp_pixel_3_4_reg_3047 <= grad_x_V_pixel_3_dout;
                tmp_pixel_3_5_reg_3257 <= grad_y_V_pixel_3_dout;
                tmp_pixel_40_4_reg_3232 <= grad_x_V_pixel_40_dout;
                tmp_pixel_40_5_reg_3442 <= grad_y_V_pixel_40_dout;
                tmp_pixel_41_4_reg_3237 <= grad_x_V_pixel_41_dout;
                tmp_pixel_41_5_reg_3447 <= grad_y_V_pixel_41_dout;
                tmp_pixel_4_4_reg_3052 <= grad_x_V_pixel_4_dout;
                tmp_pixel_4_5_reg_3262 <= grad_y_V_pixel_4_dout;
                tmp_pixel_5_4_reg_3057 <= grad_x_V_pixel_5_dout;
                tmp_pixel_5_5_reg_3267 <= grad_y_V_pixel_5_dout;
                tmp_pixel_6_4_reg_3062 <= grad_x_V_pixel_6_dout;
                tmp_pixel_6_5_reg_3272 <= grad_y_V_pixel_6_dout;
                tmp_pixel_7_4_reg_3067 <= grad_x_V_pixel_7_dout;
                tmp_pixel_7_5_reg_3277 <= grad_y_V_pixel_7_dout;
                tmp_pixel_8_4_reg_3072 <= grad_x_V_pixel_8_dout;
                tmp_pixel_8_5_reg_3282 <= grad_y_V_pixel_8_dout;
                tmp_pixel_9_4_reg_3077 <= grad_x_V_pixel_9_dout;
                tmp_pixel_9_5_reg_3287 <= grad_y_V_pixel_9_dout;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it7, ap_reg_ppiten_pp0_it8, exitcond1_fu_1877_p2, ap_sig_701, ap_sig_706, ap_sig_1064)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not(ap_sig_1064)) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_pp0_stg0_fsm_1 => 
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))) and not((ap_const_lv1_0 = exitcond1_fu_1877_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it7))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))) and not((ap_const_lv1_0 = exitcond1_fu_1877_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then
                    ap_NS_fsm <= ap_ST_st11_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                end if;
            when ap_ST_st11_fsm_2 => 
                ap_NS_fsm <= ap_ST_st1_fsm_0;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;

    ap_done_assign_proc : process(ap_done_reg, ap_sig_cseq_ST_st11_fsm_2)
    begin
        if (((ap_const_logic_1 = ap_done_reg) or (ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_sig_cseq_ST_st11_fsm_2)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_2)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_1064_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_sig_1064 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_sig_21_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_21 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_538_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_538 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_5440_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_5440 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_701_assign_proc : process(exitcond1_reg_3023, grad_x_V_pixel_10_status, grad_y_V_pixel_10_status)
    begin
                ap_sig_701 <= (((exitcond1_reg_3023 = ap_const_lv1_0) and (grad_x_V_pixel_10_status = ap_const_logic_0)) or ((exitcond1_reg_3023 = ap_const_lv1_0) and (grad_y_V_pixel_10_status = ap_const_logic_0)));
    end process;


    ap_sig_706_assign_proc : process(ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7, output_V_pixel_11_status)
    begin
                ap_sig_706 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7) and (output_V_pixel_11_status = ap_const_logic_0));
    end process;


    ap_sig_cseq_ST_pp0_stg0_fsm_1_assign_proc : process(ap_sig_538)
    begin
        if (ap_sig_538) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st11_fsm_2_assign_proc : process(ap_sig_5440)
    begin
        if (ap_sig_5440) then 
            ap_sig_cseq_ST_st11_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st11_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_21)
    begin
        if (ap_sig_21) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond1_fu_1877_p2 <= "1" when (x_reg_1614 = ap_const_lv9_1E0) else "0";

    grad_x_V_pixel_0_blk_n_assign_proc : process(grad_x_V_pixel_0_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_0_blk_n <= grad_x_V_pixel_0_empty_n;
        else 
            grad_x_V_pixel_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_0_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_10_blk_n_assign_proc : process(grad_x_V_pixel_10_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_10_blk_n <= grad_x_V_pixel_10_empty_n;
        else 
            grad_x_V_pixel_10_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_10_read <= grad_x_V_pixel_10_update;
    grad_x_V_pixel_10_status <= (grad_x_V_pixel_0_empty_n and grad_x_V_pixel_1_empty_n and grad_x_V_pixel_2_empty_n and grad_x_V_pixel_3_empty_n and grad_x_V_pixel_4_empty_n and grad_x_V_pixel_5_empty_n and grad_x_V_pixel_6_empty_n and grad_x_V_pixel_7_empty_n and grad_x_V_pixel_8_empty_n and grad_x_V_pixel_9_empty_n and grad_x_V_pixel_10_empty_n and grad_x_V_pixel_11_empty_n and grad_x_V_pixel_12_empty_n and grad_x_V_pixel_13_empty_n and grad_x_V_pixel_14_empty_n and grad_x_V_pixel_15_empty_n and grad_x_V_pixel_16_empty_n and grad_x_V_pixel_17_empty_n and grad_x_V_pixel_18_empty_n and grad_x_V_pixel_19_empty_n and grad_x_V_pixel_20_empty_n and grad_x_V_pixel_21_empty_n and grad_x_V_pixel_22_empty_n and grad_x_V_pixel_23_empty_n and grad_x_V_pixel_24_empty_n and grad_x_V_pixel_25_empty_n and grad_x_V_pixel_26_empty_n and grad_x_V_pixel_27_empty_n and grad_x_V_pixel_28_empty_n and grad_x_V_pixel_29_empty_n and grad_x_V_pixel_30_empty_n and grad_x_V_pixel_31_empty_n and grad_x_V_pixel_32_empty_n and grad_x_V_pixel_33_empty_n and grad_x_V_pixel_34_empty_n and grad_x_V_pixel_35_empty_n and grad_x_V_pixel_36_empty_n and grad_x_V_pixel_37_empty_n and grad_x_V_pixel_38_empty_n and grad_x_V_pixel_39_empty_n and grad_x_V_pixel_40_empty_n and grad_x_V_pixel_41_empty_n);

    grad_x_V_pixel_10_update_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, exitcond1_reg_3023, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grad_x_V_pixel_10_update <= ap_const_logic_1;
        else 
            grad_x_V_pixel_10_update <= ap_const_logic_0;
        end if; 
    end process;


    grad_x_V_pixel_11_blk_n_assign_proc : process(grad_x_V_pixel_11_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_11_blk_n <= grad_x_V_pixel_11_empty_n;
        else 
            grad_x_V_pixel_11_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_11_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_12_blk_n_assign_proc : process(grad_x_V_pixel_12_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_12_blk_n <= grad_x_V_pixel_12_empty_n;
        else 
            grad_x_V_pixel_12_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_12_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_13_blk_n_assign_proc : process(grad_x_V_pixel_13_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_13_blk_n <= grad_x_V_pixel_13_empty_n;
        else 
            grad_x_V_pixel_13_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_13_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_14_blk_n_assign_proc : process(grad_x_V_pixel_14_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_14_blk_n <= grad_x_V_pixel_14_empty_n;
        else 
            grad_x_V_pixel_14_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_14_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_15_blk_n_assign_proc : process(grad_x_V_pixel_15_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_15_blk_n <= grad_x_V_pixel_15_empty_n;
        else 
            grad_x_V_pixel_15_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_15_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_16_blk_n_assign_proc : process(grad_x_V_pixel_16_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_16_blk_n <= grad_x_V_pixel_16_empty_n;
        else 
            grad_x_V_pixel_16_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_16_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_17_blk_n_assign_proc : process(grad_x_V_pixel_17_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_17_blk_n <= grad_x_V_pixel_17_empty_n;
        else 
            grad_x_V_pixel_17_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_17_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_18_blk_n_assign_proc : process(grad_x_V_pixel_18_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_18_blk_n <= grad_x_V_pixel_18_empty_n;
        else 
            grad_x_V_pixel_18_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_18_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_19_blk_n_assign_proc : process(grad_x_V_pixel_19_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_19_blk_n <= grad_x_V_pixel_19_empty_n;
        else 
            grad_x_V_pixel_19_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_19_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_1_blk_n_assign_proc : process(grad_x_V_pixel_1_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_1_blk_n <= grad_x_V_pixel_1_empty_n;
        else 
            grad_x_V_pixel_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_1_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_20_blk_n_assign_proc : process(grad_x_V_pixel_20_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_20_blk_n <= grad_x_V_pixel_20_empty_n;
        else 
            grad_x_V_pixel_20_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_20_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_21_blk_n_assign_proc : process(grad_x_V_pixel_21_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_21_blk_n <= grad_x_V_pixel_21_empty_n;
        else 
            grad_x_V_pixel_21_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_21_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_22_blk_n_assign_proc : process(grad_x_V_pixel_22_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_22_blk_n <= grad_x_V_pixel_22_empty_n;
        else 
            grad_x_V_pixel_22_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_22_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_23_blk_n_assign_proc : process(grad_x_V_pixel_23_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_23_blk_n <= grad_x_V_pixel_23_empty_n;
        else 
            grad_x_V_pixel_23_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_23_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_24_blk_n_assign_proc : process(grad_x_V_pixel_24_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_24_blk_n <= grad_x_V_pixel_24_empty_n;
        else 
            grad_x_V_pixel_24_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_24_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_25_blk_n_assign_proc : process(grad_x_V_pixel_25_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_25_blk_n <= grad_x_V_pixel_25_empty_n;
        else 
            grad_x_V_pixel_25_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_25_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_26_blk_n_assign_proc : process(grad_x_V_pixel_26_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_26_blk_n <= grad_x_V_pixel_26_empty_n;
        else 
            grad_x_V_pixel_26_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_26_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_27_blk_n_assign_proc : process(grad_x_V_pixel_27_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_27_blk_n <= grad_x_V_pixel_27_empty_n;
        else 
            grad_x_V_pixel_27_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_27_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_28_blk_n_assign_proc : process(grad_x_V_pixel_28_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_28_blk_n <= grad_x_V_pixel_28_empty_n;
        else 
            grad_x_V_pixel_28_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_28_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_29_blk_n_assign_proc : process(grad_x_V_pixel_29_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_29_blk_n <= grad_x_V_pixel_29_empty_n;
        else 
            grad_x_V_pixel_29_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_29_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_2_blk_n_assign_proc : process(grad_x_V_pixel_2_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_2_blk_n <= grad_x_V_pixel_2_empty_n;
        else 
            grad_x_V_pixel_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_2_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_30_blk_n_assign_proc : process(grad_x_V_pixel_30_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_30_blk_n <= grad_x_V_pixel_30_empty_n;
        else 
            grad_x_V_pixel_30_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_30_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_31_blk_n_assign_proc : process(grad_x_V_pixel_31_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_31_blk_n <= grad_x_V_pixel_31_empty_n;
        else 
            grad_x_V_pixel_31_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_31_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_32_blk_n_assign_proc : process(grad_x_V_pixel_32_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_32_blk_n <= grad_x_V_pixel_32_empty_n;
        else 
            grad_x_V_pixel_32_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_32_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_33_blk_n_assign_proc : process(grad_x_V_pixel_33_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_33_blk_n <= grad_x_V_pixel_33_empty_n;
        else 
            grad_x_V_pixel_33_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_33_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_34_blk_n_assign_proc : process(grad_x_V_pixel_34_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_34_blk_n <= grad_x_V_pixel_34_empty_n;
        else 
            grad_x_V_pixel_34_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_34_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_35_blk_n_assign_proc : process(grad_x_V_pixel_35_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_35_blk_n <= grad_x_V_pixel_35_empty_n;
        else 
            grad_x_V_pixel_35_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_35_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_36_blk_n_assign_proc : process(grad_x_V_pixel_36_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_36_blk_n <= grad_x_V_pixel_36_empty_n;
        else 
            grad_x_V_pixel_36_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_36_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_37_blk_n_assign_proc : process(grad_x_V_pixel_37_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_37_blk_n <= grad_x_V_pixel_37_empty_n;
        else 
            grad_x_V_pixel_37_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_37_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_38_blk_n_assign_proc : process(grad_x_V_pixel_38_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_38_blk_n <= grad_x_V_pixel_38_empty_n;
        else 
            grad_x_V_pixel_38_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_38_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_39_blk_n_assign_proc : process(grad_x_V_pixel_39_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_39_blk_n <= grad_x_V_pixel_39_empty_n;
        else 
            grad_x_V_pixel_39_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_39_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_3_blk_n_assign_proc : process(grad_x_V_pixel_3_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_3_blk_n <= grad_x_V_pixel_3_empty_n;
        else 
            grad_x_V_pixel_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_3_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_40_blk_n_assign_proc : process(grad_x_V_pixel_40_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_40_blk_n <= grad_x_V_pixel_40_empty_n;
        else 
            grad_x_V_pixel_40_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_40_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_41_blk_n_assign_proc : process(grad_x_V_pixel_41_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_41_blk_n <= grad_x_V_pixel_41_empty_n;
        else 
            grad_x_V_pixel_41_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_41_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_4_blk_n_assign_proc : process(grad_x_V_pixel_4_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_4_blk_n <= grad_x_V_pixel_4_empty_n;
        else 
            grad_x_V_pixel_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_4_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_5_blk_n_assign_proc : process(grad_x_V_pixel_5_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_5_blk_n <= grad_x_V_pixel_5_empty_n;
        else 
            grad_x_V_pixel_5_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_5_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_6_blk_n_assign_proc : process(grad_x_V_pixel_6_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_6_blk_n <= grad_x_V_pixel_6_empty_n;
        else 
            grad_x_V_pixel_6_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_6_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_7_blk_n_assign_proc : process(grad_x_V_pixel_7_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_7_blk_n <= grad_x_V_pixel_7_empty_n;
        else 
            grad_x_V_pixel_7_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_7_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_8_blk_n_assign_proc : process(grad_x_V_pixel_8_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_8_blk_n <= grad_x_V_pixel_8_empty_n;
        else 
            grad_x_V_pixel_8_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_8_read <= grad_x_V_pixel_10_update;

    grad_x_V_pixel_9_blk_n_assign_proc : process(grad_x_V_pixel_9_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_x_V_pixel_9_blk_n <= grad_x_V_pixel_9_empty_n;
        else 
            grad_x_V_pixel_9_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_x_V_pixel_9_read <= grad_x_V_pixel_10_update;

    grad_y_V_pixel_0_blk_n_assign_proc : process(grad_y_V_pixel_0_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_0_blk_n <= grad_y_V_pixel_0_empty_n;
        else 
            grad_y_V_pixel_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_0_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_10_blk_n_assign_proc : process(grad_y_V_pixel_10_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_10_blk_n <= grad_y_V_pixel_10_empty_n;
        else 
            grad_y_V_pixel_10_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_10_read <= grad_y_V_pixel_10_update;
    grad_y_V_pixel_10_status <= (grad_y_V_pixel_0_empty_n and grad_y_V_pixel_1_empty_n and grad_y_V_pixel_2_empty_n and grad_y_V_pixel_3_empty_n and grad_y_V_pixel_4_empty_n and grad_y_V_pixel_5_empty_n and grad_y_V_pixel_6_empty_n and grad_y_V_pixel_7_empty_n and grad_y_V_pixel_8_empty_n and grad_y_V_pixel_9_empty_n and grad_y_V_pixel_10_empty_n and grad_y_V_pixel_11_empty_n and grad_y_V_pixel_12_empty_n and grad_y_V_pixel_13_empty_n and grad_y_V_pixel_14_empty_n and grad_y_V_pixel_15_empty_n and grad_y_V_pixel_16_empty_n and grad_y_V_pixel_17_empty_n and grad_y_V_pixel_18_empty_n and grad_y_V_pixel_19_empty_n and grad_y_V_pixel_20_empty_n and grad_y_V_pixel_21_empty_n and grad_y_V_pixel_22_empty_n and grad_y_V_pixel_23_empty_n and grad_y_V_pixel_24_empty_n and grad_y_V_pixel_25_empty_n and grad_y_V_pixel_26_empty_n and grad_y_V_pixel_27_empty_n and grad_y_V_pixel_28_empty_n and grad_y_V_pixel_29_empty_n and grad_y_V_pixel_30_empty_n and grad_y_V_pixel_31_empty_n and grad_y_V_pixel_32_empty_n and grad_y_V_pixel_33_empty_n and grad_y_V_pixel_34_empty_n and grad_y_V_pixel_35_empty_n and grad_y_V_pixel_36_empty_n and grad_y_V_pixel_37_empty_n and grad_y_V_pixel_38_empty_n and grad_y_V_pixel_39_empty_n and grad_y_V_pixel_40_empty_n and grad_y_V_pixel_41_empty_n);

    grad_y_V_pixel_10_update_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, exitcond1_reg_3023, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grad_y_V_pixel_10_update <= ap_const_logic_1;
        else 
            grad_y_V_pixel_10_update <= ap_const_logic_0;
        end if; 
    end process;


    grad_y_V_pixel_11_blk_n_assign_proc : process(grad_y_V_pixel_11_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_11_blk_n <= grad_y_V_pixel_11_empty_n;
        else 
            grad_y_V_pixel_11_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_11_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_12_blk_n_assign_proc : process(grad_y_V_pixel_12_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_12_blk_n <= grad_y_V_pixel_12_empty_n;
        else 
            grad_y_V_pixel_12_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_12_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_13_blk_n_assign_proc : process(grad_y_V_pixel_13_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_13_blk_n <= grad_y_V_pixel_13_empty_n;
        else 
            grad_y_V_pixel_13_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_13_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_14_blk_n_assign_proc : process(grad_y_V_pixel_14_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_14_blk_n <= grad_y_V_pixel_14_empty_n;
        else 
            grad_y_V_pixel_14_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_14_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_15_blk_n_assign_proc : process(grad_y_V_pixel_15_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_15_blk_n <= grad_y_V_pixel_15_empty_n;
        else 
            grad_y_V_pixel_15_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_15_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_16_blk_n_assign_proc : process(grad_y_V_pixel_16_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_16_blk_n <= grad_y_V_pixel_16_empty_n;
        else 
            grad_y_V_pixel_16_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_16_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_17_blk_n_assign_proc : process(grad_y_V_pixel_17_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_17_blk_n <= grad_y_V_pixel_17_empty_n;
        else 
            grad_y_V_pixel_17_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_17_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_18_blk_n_assign_proc : process(grad_y_V_pixel_18_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_18_blk_n <= grad_y_V_pixel_18_empty_n;
        else 
            grad_y_V_pixel_18_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_18_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_19_blk_n_assign_proc : process(grad_y_V_pixel_19_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_19_blk_n <= grad_y_V_pixel_19_empty_n;
        else 
            grad_y_V_pixel_19_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_19_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_1_blk_n_assign_proc : process(grad_y_V_pixel_1_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_1_blk_n <= grad_y_V_pixel_1_empty_n;
        else 
            grad_y_V_pixel_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_1_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_20_blk_n_assign_proc : process(grad_y_V_pixel_20_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_20_blk_n <= grad_y_V_pixel_20_empty_n;
        else 
            grad_y_V_pixel_20_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_20_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_21_blk_n_assign_proc : process(grad_y_V_pixel_21_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_21_blk_n <= grad_y_V_pixel_21_empty_n;
        else 
            grad_y_V_pixel_21_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_21_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_22_blk_n_assign_proc : process(grad_y_V_pixel_22_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_22_blk_n <= grad_y_V_pixel_22_empty_n;
        else 
            grad_y_V_pixel_22_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_22_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_23_blk_n_assign_proc : process(grad_y_V_pixel_23_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_23_blk_n <= grad_y_V_pixel_23_empty_n;
        else 
            grad_y_V_pixel_23_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_23_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_24_blk_n_assign_proc : process(grad_y_V_pixel_24_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_24_blk_n <= grad_y_V_pixel_24_empty_n;
        else 
            grad_y_V_pixel_24_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_24_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_25_blk_n_assign_proc : process(grad_y_V_pixel_25_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_25_blk_n <= grad_y_V_pixel_25_empty_n;
        else 
            grad_y_V_pixel_25_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_25_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_26_blk_n_assign_proc : process(grad_y_V_pixel_26_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_26_blk_n <= grad_y_V_pixel_26_empty_n;
        else 
            grad_y_V_pixel_26_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_26_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_27_blk_n_assign_proc : process(grad_y_V_pixel_27_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_27_blk_n <= grad_y_V_pixel_27_empty_n;
        else 
            grad_y_V_pixel_27_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_27_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_28_blk_n_assign_proc : process(grad_y_V_pixel_28_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_28_blk_n <= grad_y_V_pixel_28_empty_n;
        else 
            grad_y_V_pixel_28_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_28_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_29_blk_n_assign_proc : process(grad_y_V_pixel_29_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_29_blk_n <= grad_y_V_pixel_29_empty_n;
        else 
            grad_y_V_pixel_29_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_29_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_2_blk_n_assign_proc : process(grad_y_V_pixel_2_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_2_blk_n <= grad_y_V_pixel_2_empty_n;
        else 
            grad_y_V_pixel_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_2_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_30_blk_n_assign_proc : process(grad_y_V_pixel_30_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_30_blk_n <= grad_y_V_pixel_30_empty_n;
        else 
            grad_y_V_pixel_30_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_30_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_31_blk_n_assign_proc : process(grad_y_V_pixel_31_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_31_blk_n <= grad_y_V_pixel_31_empty_n;
        else 
            grad_y_V_pixel_31_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_31_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_32_blk_n_assign_proc : process(grad_y_V_pixel_32_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_32_blk_n <= grad_y_V_pixel_32_empty_n;
        else 
            grad_y_V_pixel_32_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_32_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_33_blk_n_assign_proc : process(grad_y_V_pixel_33_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_33_blk_n <= grad_y_V_pixel_33_empty_n;
        else 
            grad_y_V_pixel_33_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_33_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_34_blk_n_assign_proc : process(grad_y_V_pixel_34_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_34_blk_n <= grad_y_V_pixel_34_empty_n;
        else 
            grad_y_V_pixel_34_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_34_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_35_blk_n_assign_proc : process(grad_y_V_pixel_35_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_35_blk_n <= grad_y_V_pixel_35_empty_n;
        else 
            grad_y_V_pixel_35_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_35_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_36_blk_n_assign_proc : process(grad_y_V_pixel_36_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_36_blk_n <= grad_y_V_pixel_36_empty_n;
        else 
            grad_y_V_pixel_36_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_36_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_37_blk_n_assign_proc : process(grad_y_V_pixel_37_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_37_blk_n <= grad_y_V_pixel_37_empty_n;
        else 
            grad_y_V_pixel_37_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_37_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_38_blk_n_assign_proc : process(grad_y_V_pixel_38_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_38_blk_n <= grad_y_V_pixel_38_empty_n;
        else 
            grad_y_V_pixel_38_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_38_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_39_blk_n_assign_proc : process(grad_y_V_pixel_39_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_39_blk_n <= grad_y_V_pixel_39_empty_n;
        else 
            grad_y_V_pixel_39_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_39_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_3_blk_n_assign_proc : process(grad_y_V_pixel_3_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_3_blk_n <= grad_y_V_pixel_3_empty_n;
        else 
            grad_y_V_pixel_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_3_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_40_blk_n_assign_proc : process(grad_y_V_pixel_40_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_40_blk_n <= grad_y_V_pixel_40_empty_n;
        else 
            grad_y_V_pixel_40_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_40_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_41_blk_n_assign_proc : process(grad_y_V_pixel_41_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_41_blk_n <= grad_y_V_pixel_41_empty_n;
        else 
            grad_y_V_pixel_41_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_41_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_4_blk_n_assign_proc : process(grad_y_V_pixel_4_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_4_blk_n <= grad_y_V_pixel_4_empty_n;
        else 
            grad_y_V_pixel_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_4_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_5_blk_n_assign_proc : process(grad_y_V_pixel_5_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_5_blk_n <= grad_y_V_pixel_5_empty_n;
        else 
            grad_y_V_pixel_5_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_5_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_6_blk_n_assign_proc : process(grad_y_V_pixel_6_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_6_blk_n <= grad_y_V_pixel_6_empty_n;
        else 
            grad_y_V_pixel_6_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_6_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_7_blk_n_assign_proc : process(grad_y_V_pixel_7_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_7_blk_n <= grad_y_V_pixel_7_empty_n;
        else 
            grad_y_V_pixel_7_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_7_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_8_blk_n_assign_proc : process(grad_y_V_pixel_8_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_8_blk_n <= grad_y_V_pixel_8_empty_n;
        else 
            grad_y_V_pixel_8_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_8_read <= grad_y_V_pixel_10_update;

    grad_y_V_pixel_9_blk_n_assign_proc : process(grad_y_V_pixel_9_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_3023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_3023 = ap_const_lv1_0))) then 
            grad_y_V_pixel_9_blk_n <= grad_y_V_pixel_9_empty_n;
        else 
            grad_y_V_pixel_9_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grad_y_V_pixel_9_read <= grad_y_V_pixel_10_update;

    grp_Sobel_process_magnitude_fu_1625_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1625_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1625_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1631_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1631_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1631_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1637_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1637_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1637_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1643_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1643_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1643_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1649_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1649_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1649_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1655_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1655_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1655_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1661_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1661_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1661_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1667_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1667_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1667_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1673_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1673_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1673_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1679_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1679_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1679_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1685_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1685_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1685_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1691_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1691_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1691_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1697_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1697_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1697_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1703_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1703_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1703_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1709_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1709_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1709_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1715_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1715_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1715_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1721_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1721_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1721_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1727_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1727_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1727_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1733_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1733_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1733_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1739_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1739_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1739_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1745_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1745_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1745_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1751_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1751_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1751_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1757_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1757_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1757_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1763_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1763_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1763_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1769_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1769_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1769_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1775_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1775_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1775_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1781_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1781_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1781_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1787_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1787_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1787_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1793_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1793_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1793_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1799_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1799_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1799_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1805_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1805_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1805_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1811_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1811_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1811_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1817_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1817_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1817_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1823_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1823_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1823_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1829_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1829_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1829_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1835_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1835_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1835_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1841_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1841_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1841_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1847_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1847_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1847_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1853_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1853_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1853_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1859_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1859_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1859_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1865_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1865_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1865_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_process_magnitude_fu_1871_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            grp_Sobel_process_magnitude_fu_1871_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_process_magnitude_fu_1871_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    output_V_pixel_0_blk_n_assign_proc : process(output_V_pixel_0_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_0_blk_n <= output_V_pixel_0_full_n;
        else 
            output_V_pixel_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_0_din <= 
        ap_const_lv8_FF when (tmp_843_reg_3452(0) = '1') else 
        tmp_844_reg_3457;
    output_V_pixel_0_write <= output_V_pixel_11_update;

    output_V_pixel_10_blk_n_assign_proc : process(output_V_pixel_10_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_10_blk_n <= output_V_pixel_10_full_n;
        else 
            output_V_pixel_10_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_10_din <= 
        ap_const_lv8_FF when (tmp_863_reg_3552(0) = '1') else 
        tmp_864_reg_3557;
    output_V_pixel_10_write <= output_V_pixel_11_update;

    output_V_pixel_11_blk_n_assign_proc : process(output_V_pixel_11_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_11_blk_n <= output_V_pixel_11_full_n;
        else 
            output_V_pixel_11_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_11_din <= 
        ap_const_lv8_FF when (tmp_865_reg_3562(0) = '1') else 
        tmp_866_reg_3567;
    output_V_pixel_11_status <= (output_V_pixel_0_full_n and output_V_pixel_1_full_n and output_V_pixel_2_full_n and output_V_pixel_3_full_n and output_V_pixel_4_full_n and output_V_pixel_5_full_n and output_V_pixel_6_full_n and output_V_pixel_7_full_n and output_V_pixel_8_full_n and output_V_pixel_9_full_n and output_V_pixel_10_full_n and output_V_pixel_11_full_n and output_V_pixel_12_full_n and output_V_pixel_13_full_n and output_V_pixel_14_full_n and output_V_pixel_15_full_n and output_V_pixel_16_full_n and output_V_pixel_17_full_n and output_V_pixel_18_full_n and output_V_pixel_19_full_n and output_V_pixel_20_full_n and output_V_pixel_21_full_n and output_V_pixel_22_full_n and output_V_pixel_23_full_n and output_V_pixel_24_full_n and output_V_pixel_25_full_n and output_V_pixel_26_full_n and output_V_pixel_27_full_n and output_V_pixel_28_full_n and output_V_pixel_29_full_n and output_V_pixel_30_full_n and output_V_pixel_31_full_n and output_V_pixel_32_full_n and output_V_pixel_33_full_n and output_V_pixel_34_full_n and output_V_pixel_35_full_n and output_V_pixel_36_full_n and output_V_pixel_37_full_n and output_V_pixel_38_full_n and output_V_pixel_39_full_n and output_V_pixel_40_full_n and output_V_pixel_41_full_n);

    output_V_pixel_11_update_assign_proc : process(ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7, ap_sig_701, ap_sig_706)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_701) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_706))))) then 
            output_V_pixel_11_update <= ap_const_logic_1;
        else 
            output_V_pixel_11_update <= ap_const_logic_0;
        end if; 
    end process;

    output_V_pixel_11_write <= output_V_pixel_11_update;

    output_V_pixel_12_blk_n_assign_proc : process(output_V_pixel_12_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_12_blk_n <= output_V_pixel_12_full_n;
        else 
            output_V_pixel_12_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_12_din <= 
        ap_const_lv8_FF when (tmp_867_reg_3572(0) = '1') else 
        tmp_868_reg_3577;
    output_V_pixel_12_write <= output_V_pixel_11_update;

    output_V_pixel_13_blk_n_assign_proc : process(output_V_pixel_13_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_13_blk_n <= output_V_pixel_13_full_n;
        else 
            output_V_pixel_13_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_13_din <= 
        ap_const_lv8_FF when (tmp_869_reg_3582(0) = '1') else 
        tmp_870_reg_3587;
    output_V_pixel_13_write <= output_V_pixel_11_update;

    output_V_pixel_14_blk_n_assign_proc : process(output_V_pixel_14_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_14_blk_n <= output_V_pixel_14_full_n;
        else 
            output_V_pixel_14_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_14_din <= 
        ap_const_lv8_FF when (tmp_871_reg_3592(0) = '1') else 
        tmp_872_reg_3597;
    output_V_pixel_14_write <= output_V_pixel_11_update;

    output_V_pixel_15_blk_n_assign_proc : process(output_V_pixel_15_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_15_blk_n <= output_V_pixel_15_full_n;
        else 
            output_V_pixel_15_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_15_din <= 
        ap_const_lv8_FF when (tmp_873_reg_3602(0) = '1') else 
        tmp_874_reg_3607;
    output_V_pixel_15_write <= output_V_pixel_11_update;

    output_V_pixel_16_blk_n_assign_proc : process(output_V_pixel_16_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_16_blk_n <= output_V_pixel_16_full_n;
        else 
            output_V_pixel_16_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_16_din <= 
        ap_const_lv8_FF when (tmp_875_reg_3612(0) = '1') else 
        tmp_876_reg_3617;
    output_V_pixel_16_write <= output_V_pixel_11_update;

    output_V_pixel_17_blk_n_assign_proc : process(output_V_pixel_17_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_17_blk_n <= output_V_pixel_17_full_n;
        else 
            output_V_pixel_17_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_17_din <= 
        ap_const_lv8_FF when (tmp_877_reg_3622(0) = '1') else 
        tmp_878_reg_3627;
    output_V_pixel_17_write <= output_V_pixel_11_update;

    output_V_pixel_18_blk_n_assign_proc : process(output_V_pixel_18_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_18_blk_n <= output_V_pixel_18_full_n;
        else 
            output_V_pixel_18_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_18_din <= 
        ap_const_lv8_FF when (tmp_879_reg_3632(0) = '1') else 
        tmp_880_reg_3637;
    output_V_pixel_18_write <= output_V_pixel_11_update;

    output_V_pixel_19_blk_n_assign_proc : process(output_V_pixel_19_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_19_blk_n <= output_V_pixel_19_full_n;
        else 
            output_V_pixel_19_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_19_din <= 
        ap_const_lv8_FF when (tmp_881_reg_3642(0) = '1') else 
        tmp_882_reg_3647;
    output_V_pixel_19_write <= output_V_pixel_11_update;

    output_V_pixel_1_blk_n_assign_proc : process(output_V_pixel_1_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_1_blk_n <= output_V_pixel_1_full_n;
        else 
            output_V_pixel_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_1_din <= 
        ap_const_lv8_FF when (tmp_845_reg_3462(0) = '1') else 
        tmp_846_reg_3467;
    output_V_pixel_1_write <= output_V_pixel_11_update;

    output_V_pixel_20_blk_n_assign_proc : process(output_V_pixel_20_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_20_blk_n <= output_V_pixel_20_full_n;
        else 
            output_V_pixel_20_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_20_din <= 
        ap_const_lv8_FF when (tmp_883_reg_3652(0) = '1') else 
        tmp_884_reg_3657;
    output_V_pixel_20_write <= output_V_pixel_11_update;

    output_V_pixel_21_blk_n_assign_proc : process(output_V_pixel_21_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_21_blk_n <= output_V_pixel_21_full_n;
        else 
            output_V_pixel_21_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_21_din <= 
        ap_const_lv8_FF when (tmp_885_reg_3662(0) = '1') else 
        tmp_886_reg_3667;
    output_V_pixel_21_write <= output_V_pixel_11_update;

    output_V_pixel_22_blk_n_assign_proc : process(output_V_pixel_22_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_22_blk_n <= output_V_pixel_22_full_n;
        else 
            output_V_pixel_22_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_22_din <= 
        ap_const_lv8_FF when (tmp_887_reg_3672(0) = '1') else 
        tmp_888_reg_3677;
    output_V_pixel_22_write <= output_V_pixel_11_update;

    output_V_pixel_23_blk_n_assign_proc : process(output_V_pixel_23_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_23_blk_n <= output_V_pixel_23_full_n;
        else 
            output_V_pixel_23_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_23_din <= 
        ap_const_lv8_FF when (tmp_889_reg_3682(0) = '1') else 
        tmp_890_reg_3687;
    output_V_pixel_23_write <= output_V_pixel_11_update;

    output_V_pixel_24_blk_n_assign_proc : process(output_V_pixel_24_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_24_blk_n <= output_V_pixel_24_full_n;
        else 
            output_V_pixel_24_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_24_din <= 
        ap_const_lv8_FF when (tmp_891_reg_3692(0) = '1') else 
        tmp_892_reg_3697;
    output_V_pixel_24_write <= output_V_pixel_11_update;

    output_V_pixel_25_blk_n_assign_proc : process(output_V_pixel_25_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_25_blk_n <= output_V_pixel_25_full_n;
        else 
            output_V_pixel_25_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_25_din <= 
        ap_const_lv8_FF when (tmp_893_reg_3702(0) = '1') else 
        tmp_894_reg_3707;
    output_V_pixel_25_write <= output_V_pixel_11_update;

    output_V_pixel_26_blk_n_assign_proc : process(output_V_pixel_26_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_26_blk_n <= output_V_pixel_26_full_n;
        else 
            output_V_pixel_26_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_26_din <= 
        ap_const_lv8_FF when (tmp_895_reg_3712(0) = '1') else 
        tmp_896_reg_3717;
    output_V_pixel_26_write <= output_V_pixel_11_update;

    output_V_pixel_27_blk_n_assign_proc : process(output_V_pixel_27_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_27_blk_n <= output_V_pixel_27_full_n;
        else 
            output_V_pixel_27_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_27_din <= 
        ap_const_lv8_FF when (tmp_897_reg_3722(0) = '1') else 
        tmp_898_reg_3727;
    output_V_pixel_27_write <= output_V_pixel_11_update;

    output_V_pixel_28_blk_n_assign_proc : process(output_V_pixel_28_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_28_blk_n <= output_V_pixel_28_full_n;
        else 
            output_V_pixel_28_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_28_din <= 
        ap_const_lv8_FF when (tmp_899_reg_3732(0) = '1') else 
        tmp_900_reg_3737;
    output_V_pixel_28_write <= output_V_pixel_11_update;

    output_V_pixel_29_blk_n_assign_proc : process(output_V_pixel_29_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_29_blk_n <= output_V_pixel_29_full_n;
        else 
            output_V_pixel_29_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_29_din <= 
        ap_const_lv8_FF when (tmp_901_reg_3742(0) = '1') else 
        tmp_902_reg_3747;
    output_V_pixel_29_write <= output_V_pixel_11_update;

    output_V_pixel_2_blk_n_assign_proc : process(output_V_pixel_2_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_2_blk_n <= output_V_pixel_2_full_n;
        else 
            output_V_pixel_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_2_din <= 
        ap_const_lv8_FF when (tmp_847_reg_3472(0) = '1') else 
        tmp_848_reg_3477;
    output_V_pixel_2_write <= output_V_pixel_11_update;

    output_V_pixel_30_blk_n_assign_proc : process(output_V_pixel_30_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_30_blk_n <= output_V_pixel_30_full_n;
        else 
            output_V_pixel_30_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_30_din <= 
        ap_const_lv8_FF when (tmp_903_reg_3752(0) = '1') else 
        tmp_904_reg_3757;
    output_V_pixel_30_write <= output_V_pixel_11_update;

    output_V_pixel_31_blk_n_assign_proc : process(output_V_pixel_31_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_31_blk_n <= output_V_pixel_31_full_n;
        else 
            output_V_pixel_31_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_31_din <= 
        ap_const_lv8_FF when (tmp_905_reg_3762(0) = '1') else 
        tmp_906_reg_3767;
    output_V_pixel_31_write <= output_V_pixel_11_update;

    output_V_pixel_32_blk_n_assign_proc : process(output_V_pixel_32_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_32_blk_n <= output_V_pixel_32_full_n;
        else 
            output_V_pixel_32_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_32_din <= 
        ap_const_lv8_FF when (tmp_907_reg_3772(0) = '1') else 
        tmp_908_reg_3777;
    output_V_pixel_32_write <= output_V_pixel_11_update;

    output_V_pixel_33_blk_n_assign_proc : process(output_V_pixel_33_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_33_blk_n <= output_V_pixel_33_full_n;
        else 
            output_V_pixel_33_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_33_din <= 
        ap_const_lv8_FF when (tmp_909_reg_3782(0) = '1') else 
        tmp_910_reg_3787;
    output_V_pixel_33_write <= output_V_pixel_11_update;

    output_V_pixel_34_blk_n_assign_proc : process(output_V_pixel_34_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_34_blk_n <= output_V_pixel_34_full_n;
        else 
            output_V_pixel_34_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_34_din <= 
        ap_const_lv8_FF when (tmp_911_reg_3792(0) = '1') else 
        tmp_912_reg_3797;
    output_V_pixel_34_write <= output_V_pixel_11_update;

    output_V_pixel_35_blk_n_assign_proc : process(output_V_pixel_35_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_35_blk_n <= output_V_pixel_35_full_n;
        else 
            output_V_pixel_35_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_35_din <= 
        ap_const_lv8_FF when (tmp_913_reg_3802(0) = '1') else 
        tmp_914_reg_3807;
    output_V_pixel_35_write <= output_V_pixel_11_update;

    output_V_pixel_36_blk_n_assign_proc : process(output_V_pixel_36_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_36_blk_n <= output_V_pixel_36_full_n;
        else 
            output_V_pixel_36_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_36_din <= 
        ap_const_lv8_FF when (tmp_915_reg_3812(0) = '1') else 
        tmp_916_reg_3817;
    output_V_pixel_36_write <= output_V_pixel_11_update;

    output_V_pixel_37_blk_n_assign_proc : process(output_V_pixel_37_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_37_blk_n <= output_V_pixel_37_full_n;
        else 
            output_V_pixel_37_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_37_din <= 
        ap_const_lv8_FF when (tmp_917_reg_3822(0) = '1') else 
        tmp_918_reg_3827;
    output_V_pixel_37_write <= output_V_pixel_11_update;

    output_V_pixel_38_blk_n_assign_proc : process(output_V_pixel_38_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_38_blk_n <= output_V_pixel_38_full_n;
        else 
            output_V_pixel_38_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_38_din <= 
        ap_const_lv8_FF when (tmp_919_reg_3832(0) = '1') else 
        tmp_920_reg_3837;
    output_V_pixel_38_write <= output_V_pixel_11_update;

    output_V_pixel_39_blk_n_assign_proc : process(output_V_pixel_39_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_39_blk_n <= output_V_pixel_39_full_n;
        else 
            output_V_pixel_39_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_39_din <= 
        ap_const_lv8_FF when (tmp_921_reg_3842(0) = '1') else 
        tmp_922_reg_3847;
    output_V_pixel_39_write <= output_V_pixel_11_update;

    output_V_pixel_3_blk_n_assign_proc : process(output_V_pixel_3_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_3_blk_n <= output_V_pixel_3_full_n;
        else 
            output_V_pixel_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_3_din <= 
        ap_const_lv8_FF when (tmp_849_reg_3482(0) = '1') else 
        tmp_850_reg_3487;
    output_V_pixel_3_write <= output_V_pixel_11_update;

    output_V_pixel_40_blk_n_assign_proc : process(output_V_pixel_40_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_40_blk_n <= output_V_pixel_40_full_n;
        else 
            output_V_pixel_40_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_40_din <= 
        ap_const_lv8_FF when (tmp_923_reg_3852(0) = '1') else 
        tmp_924_reg_3857;
    output_V_pixel_40_write <= output_V_pixel_11_update;

    output_V_pixel_41_blk_n_assign_proc : process(output_V_pixel_41_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_41_blk_n <= output_V_pixel_41_full_n;
        else 
            output_V_pixel_41_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_41_din <= 
        ap_const_lv8_FF when (tmp_925_reg_3862(0) = '1') else 
        tmp_926_reg_3867;
    output_V_pixel_41_write <= output_V_pixel_11_update;

    output_V_pixel_4_blk_n_assign_proc : process(output_V_pixel_4_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_4_blk_n <= output_V_pixel_4_full_n;
        else 
            output_V_pixel_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_4_din <= 
        ap_const_lv8_FF when (tmp_851_reg_3492(0) = '1') else 
        tmp_852_reg_3497;
    output_V_pixel_4_write <= output_V_pixel_11_update;

    output_V_pixel_5_blk_n_assign_proc : process(output_V_pixel_5_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_5_blk_n <= output_V_pixel_5_full_n;
        else 
            output_V_pixel_5_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_5_din <= 
        ap_const_lv8_FF when (tmp_853_reg_3502(0) = '1') else 
        tmp_854_reg_3507;
    output_V_pixel_5_write <= output_V_pixel_11_update;

    output_V_pixel_6_blk_n_assign_proc : process(output_V_pixel_6_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_6_blk_n <= output_V_pixel_6_full_n;
        else 
            output_V_pixel_6_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_6_din <= 
        ap_const_lv8_FF when (tmp_855_reg_3512(0) = '1') else 
        tmp_856_reg_3517;
    output_V_pixel_6_write <= output_V_pixel_11_update;

    output_V_pixel_7_blk_n_assign_proc : process(output_V_pixel_7_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_7_blk_n <= output_V_pixel_7_full_n;
        else 
            output_V_pixel_7_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_7_din <= 
        ap_const_lv8_FF when (tmp_857_reg_3522(0) = '1') else 
        tmp_858_reg_3527;
    output_V_pixel_7_write <= output_V_pixel_11_update;

    output_V_pixel_8_blk_n_assign_proc : process(output_V_pixel_8_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_8_blk_n <= output_V_pixel_8_full_n;
        else 
            output_V_pixel_8_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_8_din <= 
        ap_const_lv8_FF when (tmp_859_reg_3532(0) = '1') else 
        tmp_860_reg_3537;
    output_V_pixel_8_write <= output_V_pixel_11_update;

    output_V_pixel_9_blk_n_assign_proc : process(output_V_pixel_9_full_n, ap_reg_ppiten_pp0_it8, ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_3023_pp0_iter7))) then 
            output_V_pixel_9_blk_n <= output_V_pixel_9_full_n;
        else 
            output_V_pixel_9_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_pixel_9_din <= 
        ap_const_lv8_FF when (tmp_861_reg_3542(0) = '1') else 
        tmp_862_reg_3547;
    output_V_pixel_9_write <= output_V_pixel_11_update;
    tmp_844_fu_2233_p1 <= grp_Sobel_process_magnitude_fu_1625_ap_return(8 - 1 downto 0);
    tmp_846_fu_2245_p1 <= grp_Sobel_process_magnitude_fu_1631_ap_return(8 - 1 downto 0);
    tmp_848_fu_2257_p1 <= grp_Sobel_process_magnitude_fu_1637_ap_return(8 - 1 downto 0);
    tmp_850_fu_2269_p1 <= grp_Sobel_process_magnitude_fu_1643_ap_return(8 - 1 downto 0);
    tmp_852_fu_2281_p1 <= grp_Sobel_process_magnitude_fu_1649_ap_return(8 - 1 downto 0);
    tmp_854_fu_2293_p1 <= grp_Sobel_process_magnitude_fu_1655_ap_return(8 - 1 downto 0);
    tmp_856_fu_2305_p1 <= grp_Sobel_process_magnitude_fu_1661_ap_return(8 - 1 downto 0);
    tmp_858_fu_2317_p1 <= grp_Sobel_process_magnitude_fu_1667_ap_return(8 - 1 downto 0);
    tmp_860_fu_2329_p1 <= grp_Sobel_process_magnitude_fu_1673_ap_return(8 - 1 downto 0);
    tmp_862_fu_2341_p1 <= grp_Sobel_process_magnitude_fu_1679_ap_return(8 - 1 downto 0);
    tmp_864_fu_2353_p1 <= grp_Sobel_process_magnitude_fu_1685_ap_return(8 - 1 downto 0);
    tmp_866_fu_2365_p1 <= grp_Sobel_process_magnitude_fu_1691_ap_return(8 - 1 downto 0);
    tmp_868_fu_2377_p1 <= grp_Sobel_process_magnitude_fu_1697_ap_return(8 - 1 downto 0);
    tmp_870_fu_2389_p1 <= grp_Sobel_process_magnitude_fu_1703_ap_return(8 - 1 downto 0);
    tmp_872_fu_2401_p1 <= grp_Sobel_process_magnitude_fu_1709_ap_return(8 - 1 downto 0);
    tmp_874_fu_2413_p1 <= grp_Sobel_process_magnitude_fu_1715_ap_return(8 - 1 downto 0);
    tmp_876_fu_2425_p1 <= grp_Sobel_process_magnitude_fu_1721_ap_return(8 - 1 downto 0);
    tmp_878_fu_2437_p1 <= grp_Sobel_process_magnitude_fu_1727_ap_return(8 - 1 downto 0);
    tmp_880_fu_2449_p1 <= grp_Sobel_process_magnitude_fu_1733_ap_return(8 - 1 downto 0);
    tmp_882_fu_2461_p1 <= grp_Sobel_process_magnitude_fu_1739_ap_return(8 - 1 downto 0);
    tmp_884_fu_2473_p1 <= grp_Sobel_process_magnitude_fu_1745_ap_return(8 - 1 downto 0);
    tmp_886_fu_2485_p1 <= grp_Sobel_process_magnitude_fu_1751_ap_return(8 - 1 downto 0);
    tmp_888_fu_2497_p1 <= grp_Sobel_process_magnitude_fu_1757_ap_return(8 - 1 downto 0);
    tmp_890_fu_2509_p1 <= grp_Sobel_process_magnitude_fu_1763_ap_return(8 - 1 downto 0);
    tmp_892_fu_2521_p1 <= grp_Sobel_process_magnitude_fu_1769_ap_return(8 - 1 downto 0);
    tmp_894_fu_2533_p1 <= grp_Sobel_process_magnitude_fu_1775_ap_return(8 - 1 downto 0);
    tmp_896_fu_2545_p1 <= grp_Sobel_process_magnitude_fu_1781_ap_return(8 - 1 downto 0);
    tmp_898_fu_2557_p1 <= grp_Sobel_process_magnitude_fu_1787_ap_return(8 - 1 downto 0);
    tmp_900_fu_2569_p1 <= grp_Sobel_process_magnitude_fu_1793_ap_return(8 - 1 downto 0);
    tmp_902_fu_2581_p1 <= grp_Sobel_process_magnitude_fu_1799_ap_return(8 - 1 downto 0);
    tmp_904_fu_2593_p1 <= grp_Sobel_process_magnitude_fu_1805_ap_return(8 - 1 downto 0);
    tmp_906_fu_2605_p1 <= grp_Sobel_process_magnitude_fu_1811_ap_return(8 - 1 downto 0);
    tmp_908_fu_2617_p1 <= grp_Sobel_process_magnitude_fu_1817_ap_return(8 - 1 downto 0);
    tmp_910_fu_2629_p1 <= grp_Sobel_process_magnitude_fu_1823_ap_return(8 - 1 downto 0);
    tmp_912_fu_2641_p1 <= grp_Sobel_process_magnitude_fu_1829_ap_return(8 - 1 downto 0);
    tmp_914_fu_2653_p1 <= grp_Sobel_process_magnitude_fu_1835_ap_return(8 - 1 downto 0);
    tmp_916_fu_2665_p1 <= grp_Sobel_process_magnitude_fu_1841_ap_return(8 - 1 downto 0);
    tmp_918_fu_2677_p1 <= grp_Sobel_process_magnitude_fu_1847_ap_return(8 - 1 downto 0);
    tmp_920_fu_2689_p1 <= grp_Sobel_process_magnitude_fu_1853_ap_return(8 - 1 downto 0);
    tmp_922_fu_2701_p1 <= grp_Sobel_process_magnitude_fu_1859_ap_return(8 - 1 downto 0);
    tmp_924_fu_2713_p1 <= grp_Sobel_process_magnitude_fu_1865_ap_return(8 - 1 downto 0);
    tmp_926_fu_2725_p1 <= grp_Sobel_process_magnitude_fu_1871_ap_return(8 - 1 downto 0);
    x_2_fu_1883_p2 <= std_logic_vector(unsigned(x_reg_1614) + unsigned(ap_const_lv9_1));
end behav;
