ARM GAS  /tmp/ccn3Ohqt.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"arm_cfft_radix4_q15.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.arm_cfft_radix4_q15,"ax",%progbits
  17              		.align	1
  18              		.global	arm_cfft_radix4_q15
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	arm_cfft_radix4_q15:
  26              	.LFB145:
  27              		.file 1 "./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c"
   1:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** /* ----------------------------------------------------------------------
   2:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Project:      CMSIS DSP Library
   3:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Title:        arm_cfft_radix4_q15.c
   4:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Description:  This file has function definition of Radix-4 FFT & IFFT function and
   5:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *               In-place bit reversal using bit reversal table
   6:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
   7:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * $Date:        18. March 2019
   8:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * $Revision:    V1.6.0
   9:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
  10:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Target Processor: Cortex-M cores
  11:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * -------------------------------------------------------------------- */
  12:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** /*
  13:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
  14:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
  15:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  16:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
  17:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  18:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * not use this file except in compliance with the License.
  19:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * You may obtain a copy of the License at
  20:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
  21:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  22:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
  23:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  24:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  25:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  26:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * See the License for the specific language governing permissions and
  27:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * limitations under the License.
  28:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  */
  29:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  30:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #include "arm_math.h"
  31:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
ARM GAS  /tmp/ccn3Ohqt.s 			page 2


  32:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  33:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** void arm_radix4_butterfly_q15(
  34:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t * pSrc16,
  35:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t fftLen,
  36:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   const q15_t * pCoef16,
  37:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t twidCoefModifier);
  38:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  39:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** void arm_radix4_butterfly_inverse_q15(
  40:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t * pSrc16,
  41:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t fftLen,
  42:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   const q15_t * pCoef16,
  43:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t twidCoefModifier);
  44:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  45:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** void arm_bitreversal_q15(
  46:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t * pSrc,
  47:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t fftLen,
  48:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint16_t bitRevFactor,
  49:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   const uint16_t * pBitRevTab);
  50:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  51:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** /**
  52:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @ingroup groupTransforms
  53:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  */
  54:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  55:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** /**
  56:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @addtogroup ComplexFFT
  57:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @{
  58:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  */
  59:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  60:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  61:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** /**
  62:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @brief               Processing function for the Q15 CFFT/CIFFT.
  63:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @deprecated          Do not use this function.  It has been superseded by \ref arm_cfft_q15 and w
  64:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @param[in]     S     points to an instance of the Q15 CFFT/CIFFT structure.
  65:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @param[in,out] pSrc  points to the complex data buffer. Processing occurs in-place.
  66:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @return        none
  67:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  
  68:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @par Input and output formats:
  69:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****                  Internally input is downscaled by 2 for every stage to avoid saturations inside CF
  70:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****                  Hence the output format is different for different FFT sizes.
  71:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****                  The input and output formats for different FFT sizes and number of bits to upscale
  72:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @par
  73:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****                  \image html CFFTQ15.gif "Input and Output Formats for Q15 CFFT"
  74:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****                  \image html CIFFTQ15.gif "Input and Output Formats for Q15 CIFFT"
  75:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  */
  76:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  77:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** void arm_cfft_radix4_q15(
  78:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   const arm_cfft_radix4_instance_q15 * S,
  79:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t * pSrc)
  80:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** {
  28              		.loc 1 80 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32 0000 80B5     		push	{r7, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 7, -8
ARM GAS  /tmp/ccn3Ohqt.s 			page 3


  36              		.cfi_offset 14, -4
  37 0002 82B0     		sub	sp, sp, #8
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  40 0004 00AF     		add	r7, sp, #0
  41              	.LCFI2:
  42              		.cfi_def_cfa_register 7
  43 0006 7860     		str	r0, [r7, #4]
  44 0008 3960     		str	r1, [r7]
  81:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   if (S->ifftFlag == 1U)
  45              		.loc 1 81 8
  46 000a 7B68     		ldr	r3, [r7, #4]
  47 000c 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
  48              		.loc 1 81 6
  49 000e 012B     		cmp	r3, #1
  50 0010 0AD1     		bne	.L2
  82:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
  83:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Complex IFFT radix-4  */
  84:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     arm_radix4_butterfly_inverse_q15(pSrc, S->fftLen, S->pTwiddle, S->twidCoefModifier);
  51              		.loc 1 84 45
  52 0012 7B68     		ldr	r3, [r7, #4]
  53 0014 1B88     		ldrh	r3, [r3]
  54              		.loc 1 84 5
  55 0016 1946     		mov	r1, r3
  56 0018 7B68     		ldr	r3, [r7, #4]
  57 001a 5A68     		ldr	r2, [r3, #4]
  58              		.loc 1 84 69
  59 001c 7B68     		ldr	r3, [r7, #4]
  60 001e 9B89     		ldrh	r3, [r3, #12]
  61              		.loc 1 84 5
  62 0020 3868     		ldr	r0, [r7]
  63 0022 FFF7FEFF 		bl	arm_radix4_butterfly_inverse_q15
  64 0026 09E0     		b	.L3
  65              	.L2:
  85:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
  86:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   else
  87:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
  88:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Complex FFT radix-4  */
  89:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     arm_radix4_butterfly_q15(pSrc, S->fftLen, S->pTwiddle, S->twidCoefModifier);
  66              		.loc 1 89 37
  67 0028 7B68     		ldr	r3, [r7, #4]
  68 002a 1B88     		ldrh	r3, [r3]
  69              		.loc 1 89 5
  70 002c 1946     		mov	r1, r3
  71 002e 7B68     		ldr	r3, [r7, #4]
  72 0030 5A68     		ldr	r2, [r3, #4]
  73              		.loc 1 89 61
  74 0032 7B68     		ldr	r3, [r7, #4]
  75 0034 9B89     		ldrh	r3, [r3, #12]
  76              		.loc 1 89 5
  77 0036 3868     		ldr	r0, [r7]
  78 0038 FFF7FEFF 		bl	arm_radix4_butterfly_q15
  79              	.L3:
  90:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
  91:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  92:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   if (S->bitReverseFlag == 1U)
  80              		.loc 1 92 8
ARM GAS  /tmp/ccn3Ohqt.s 			page 4


  81 003c 7B68     		ldr	r3, [r7, #4]
  82 003e DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
  83              		.loc 1 92 6
  84 0040 012B     		cmp	r3, #1
  85 0042 09D1     		bne	.L5
  93:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
  94:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Bit Reversal */
  95:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     arm_bitreversal_q15(pSrc, S->fftLen, S->bitRevFactor, S->pBitRevTable);
  86              		.loc 1 95 32
  87 0044 7B68     		ldr	r3, [r7, #4]
  88 0046 1B88     		ldrh	r3, [r3]
  89              		.loc 1 95 5
  90 0048 1946     		mov	r1, r3
  91 004a 7B68     		ldr	r3, [r7, #4]
  92 004c DA89     		ldrh	r2, [r3, #14]
  93 004e 7B68     		ldr	r3, [r7, #4]
  94 0050 9B68     		ldr	r3, [r3, #8]
  95 0052 3868     		ldr	r0, [r7]
  96 0054 FFF7FEFF 		bl	arm_bitreversal_q15
  97              	.L5:
  96:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
  97:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
  98:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** }
  98              		.loc 1 98 1
  99 0058 00BF     		nop
 100 005a 0837     		adds	r7, r7, #8
 101              	.LCFI3:
 102              		.cfi_def_cfa_offset 8
 103 005c BD46     		mov	sp, r7
 104              	.LCFI4:
 105              		.cfi_def_cfa_register 13
 106              		@ sp needed
 107 005e 80BD     		pop	{r7, pc}
 108              		.cfi_endproc
 109              	.LFE145:
 111              		.section	.text.arm_radix4_butterfly_q15,"ax",%progbits
 112              		.align	1
 113              		.global	arm_radix4_butterfly_q15
 114              		.syntax unified
 115              		.thumb
 116              		.thumb_func
 117              		.fpu fpv5-d16
 119              	arm_radix4_butterfly_q15:
 120              	.LFB146:
  99:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 100:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** /**
 101:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @} end of ComplexFFT group
 102:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  */
 103:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 104:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** /*
 105:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Radix-4 FFT algorithm used is :
 106:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 107:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Input real and imaginary data:
 108:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(n) = xa + j * ya
 109:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(n+N/4 ) = xb + j * yb
 110:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(n+N/2 ) = xc + j * yc
 111:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(n+3N 4) = xd + j * yd
ARM GAS  /tmp/ccn3Ohqt.s 			page 5


 112:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 113:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 114:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Output real and imaginary data:
 115:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(4r) = xa'+ j * ya'
 116:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(4r+1) = xb'+ j * yb'
 117:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(4r+2) = xc'+ j * yc'
 118:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(4r+3) = xd'+ j * yd'
 119:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 120:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 121:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Twiddle factors for radix-4 FFT:
 122:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Wn = co1 + j * (- si1)
 123:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * W2n = co2 + j * (- si2)
 124:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * W3n = co3 + j * (- si3)
 125:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  
 126:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * The real and imaginary output values for the radix-4 butterfly are
 127:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * xa' = xa + xb + xc + xd
 128:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * ya' = ya + yb + yc + yd
 129:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1)
 130:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1)
 131:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2)
 132:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2)
 133:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * xd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3)
 134:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * yd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3)
 135:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 136:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  */
 137:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 138:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** /**
 139:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @brief         Core function for the Q15 CFFT butterfly process.
 140:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @param[in,out] pSrc16          points to the in-place buffer of Q15 data type
 141:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @param[in]     fftLen           length of the FFT
 142:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @param[in]     pCoef16         points to twiddle coefficient buffer
 143:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @param[in]     twidCoefModifier twiddle coefficient modifier that supports different size FFTs wi
 144:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @return        none
 145:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  */
 146:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 147:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** void arm_radix4_butterfly_q15(
 148:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t * pSrc16,
 149:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t fftLen,
 150:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   const q15_t * pCoef16,
 151:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t twidCoefModifier)
 152:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** {
 121              		.loc 1 152 1
 122              		.cfi_startproc
 123              		@ args = 0, pretend = 0, frame = 1032
 124              		@ frame_needed = 1, uses_anonymous_args = 0
 125              		@ link register save eliminated.
 126 0000 90B4     		push	{r4, r7}
 127              	.LCFI5:
 128              		.cfi_def_cfa_offset 8
 129              		.cfi_offset 4, -8
 130              		.cfi_offset 7, -4
 131 0002 ADF5816D 		sub	sp, sp, #1032
 132              	.LCFI6:
 133              		.cfi_def_cfa_offset 1040
 134 0006 00AF     		add	r7, sp, #0
 135              	.LCFI7:
 136              		.cfi_def_cfa_register 7
ARM GAS  /tmp/ccn3Ohqt.s 			page 6


 137 0008 07F10C04 		add	r4, r7, #12
 138 000c 2060     		str	r0, [r4]
 139 000e 07F10800 		add	r0, r7, #8
 140 0012 0160     		str	r1, [r0]
 141 0014 391D     		adds	r1, r7, #4
 142 0016 0A60     		str	r2, [r1]
 143 0018 3A46     		mov	r2, r7
 144 001a 1360     		str	r3, [r2]
 153:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 154:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #if defined (ARM_MATH_DSP)
 155:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 156:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q31_t R, S, T, U;
 157:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q31_t C1, C2, C3, out1, out2;
 158:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t n1, n2, ic, i0, j, k;
 159:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 160:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t *ptr1;
 161:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t *pSi0;
 162:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t *pSi1;
 163:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t *pSi2;
 164:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t *pSi3;
 165:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 166:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q31_t xaya, xbyb, xcyc, xdyd;
 167:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 168:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Total process is divided into three stages */
 169:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 170:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* process first stage, middle stages, & last stage */
 171:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 172:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Initializations for the first stage */
 173:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 = fftLen;
 145              		.loc 1 173 6
 146 001c 07F10803 		add	r3, r7, #8
 147 0020 1B68     		ldr	r3, [r3]
 148 0022 C7F80434 		str	r3, [r7, #1028]
 174:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n1 = n2;
 149              		.loc 1 174 6
 150 0026 D7F80434 		ldr	r3, [r7, #1028]
 151 002a C7F8F033 		str	r3, [r7, #1008]
 175:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 176:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* n2 = fftLen/4 */
 177:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 >>= 2U;
 152              		.loc 1 177 6
 153 002e D7F80434 		ldr	r3, [r7, #1028]
 154 0032 9B08     		lsrs	r3, r3, #2
 155 0034 C7F80434 		str	r3, [r7, #1028]
 178:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 179:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Index for twiddle coefficient */
 180:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   ic = 0U;
 156              		.loc 1 180 6
 157 0038 0023     		movs	r3, #0
 158 003a C7F80034 		str	r3, [r7, #1024]
 181:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 182:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Index for input read and output write */
 183:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   j = n2;
 159              		.loc 1 183 5
 160 003e D7F80434 		ldr	r3, [r7, #1028]
 161 0042 C7F8F833 		str	r3, [r7, #1016]
 184:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
ARM GAS  /tmp/ccn3Ohqt.s 			page 7


 185:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi0 = pSrc16;
 162              		.loc 1 185 8
 163 0046 07F1A403 		add	r3, r7, #164
 164 004a 07F10C02 		add	r2, r7, #12
 165 004e 1268     		ldr	r2, [r2]
 166 0050 1A60     		str	r2, [r3]
 186:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi1 = pSi0 + 2 * n2;
 167              		.loc 1 186 15
 168 0052 07F1A403 		add	r3, r7, #164
 169 0056 1A68     		ldr	r2, [r3]
 170 0058 D7F80434 		ldr	r3, [r7, #1028]
 171 005c 9B00     		lsls	r3, r3, #2
 172 005e 1A44     		add	r2, r2, r3
 173              		.loc 1 186 8
 174 0060 07F1A003 		add	r3, r7, #160
 175 0064 1A60     		str	r2, [r3]
 187:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi2 = pSi1 + 2 * n2;
 176              		.loc 1 187 15
 177 0066 07F1A003 		add	r3, r7, #160
 178 006a 1A68     		ldr	r2, [r3]
 179 006c D7F80434 		ldr	r3, [r7, #1028]
 180 0070 9B00     		lsls	r3, r3, #2
 181 0072 1A44     		add	r2, r2, r3
 182              		.loc 1 187 8
 183 0074 07F19C03 		add	r3, r7, #156
 184 0078 1A60     		str	r2, [r3]
 188:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi3 = pSi2 + 2 * n2;
 185              		.loc 1 188 15
 186 007a 07F19C03 		add	r3, r7, #156
 187 007e 1A68     		ldr	r2, [r3]
 188 0080 D7F80434 		ldr	r3, [r7, #1028]
 189 0084 9B00     		lsls	r3, r3, #2
 190 0086 1A44     		add	r2, r2, r3
 191              		.loc 1 188 8
 192 0088 07F19803 		add	r3, r7, #152
 193 008c 1A60     		str	r2, [r3]
 194              	.L42:
 189:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 190:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Input is in 1.15(q15) format */
 191:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 192:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  start of first stage process */
 193:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   do
 194:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 195:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly implementation */
 196:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 197:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Reading i0, i0+fftLen/2 inputs */
 198:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read ya (real), xa(imag) input */
 199:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = read_q15x2 (pSi0);
 195              		.loc 1 199 9 discriminator 1
 196 008e 07F1A403 		add	r3, r7, #164
 197 0092 1A68     		ldr	r2, [r3]
 198 0094 07F51073 		add	r3, r7, #576
 199 0098 1A60     		str	r2, [r3]
 200 009a 07F51073 		add	r3, r7, #576
 201 009e 1B68     		ldr	r3, [r3]
 202 00a0 1B68     		ldr	r3, [r3]	@ unaligned
 203 00a2 1A46     		mov	r2, r3
ARM GAS  /tmp/ccn3Ohqt.s 			page 8


 204              	.LBB338:
 205              	.LBB339:
 206              		.file 2 "./Libraries/CMSIS/DSP/Include/arm_math.h"
   1:./Libraries/CMSIS/DSP/Include/arm_math.h **** /******************************************************************************
   2:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @file     arm_math.h
   3:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @brief    Public header file for CMSIS DSP Library
   4:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @version  V1.6.0
   5:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @date     18. March 2019
   6:./Libraries/CMSIS/DSP/Include/arm_math.h ****  ******************************************************************************/
   7:./Libraries/CMSIS/DSP/Include/arm_math.h **** /*
   8:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Copyright (c) 2010-2019 Arm Limited or its affiliates. All rights reserved.
   9:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  10:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * SPDX-License-Identifier: Apache-2.0
  11:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  12:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * not use this file except in compliance with the License.
  14:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * You may obtain a copy of the License at
  15:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  16:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  18:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Unless required by applicable law or agreed to in writing, software
  19:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * See the License for the specific language governing permissions and
  22:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * limitations under the License.
  23:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
  24:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
  25:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
  26:./Libraries/CMSIS/DSP/Include/arm_math.h ****    \mainpage CMSIS DSP Software Library
  27:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  28:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Introduction
  29:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  30:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  31:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * This user manual describes the CMSIS DSP software library,
  32:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * a suite of common signal processing functions for use on Cortex-M processor based devices.
  33:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  34:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library is divided into a number of functions each covering a specific category:
  35:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Basic math functions
  36:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Fast math functions
  37:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Complex math functions
  38:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Filters
  39:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Matrix functions
  40:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Transform functions
  41:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Motor control functions
  42:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Statistical functions
  43:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Support functions
  44:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Interpolation functions
  45:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  46:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library has separate functions for operating on 8-bit integers, 16-bit integers,
  47:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * 32-bit integer and 32-bit floating-point values.
  48:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  49:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Using the Library
  50:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  51:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  52:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library installer contains prebuilt versions of the libraries in the <code>Lib</code> fold
  53:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7lfdp_math.lib (Cortex-M7, Little endian, Double Precision Floating Point Unit)
  54:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7bfdp_math.lib (Cortex-M7, Big endian, Double Precision Floating Point Unit)
ARM GAS  /tmp/ccn3Ohqt.s 			page 9


  55:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7lfsp_math.lib (Cortex-M7, Little endian, Single Precision Floating Point Unit)
  56:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7bfsp_math.lib (Cortex-M7, Big endian and Single Precision Floating Point Unit on
  57:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7l_math.lib (Cortex-M7, Little endian)
  58:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7b_math.lib (Cortex-M7, Big endian)
  59:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4lf_math.lib (Cortex-M4, Little endian, Floating Point Unit)
  60:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4bf_math.lib (Cortex-M4, Big endian, Floating Point Unit)
  61:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4l_math.lib (Cortex-M4, Little endian)
  62:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4b_math.lib (Cortex-M4, Big endian)
  63:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM3l_math.lib (Cortex-M3, Little endian)
  64:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM3b_math.lib (Cortex-M3, Big endian)
  65:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM0l_math.lib (Cortex-M0 / Cortex-M0+, Little endian)
  66:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM0b_math.lib (Cortex-M0 / Cortex-M0+, Big endian)
  67:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MBLl_math.lib (Armv8-M Baseline, Little endian)
  68:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLl_math.lib (Armv8-M Mainline, Little endian)
  69:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLlfsp_math.lib (Armv8-M Mainline, Little endian, Single Precision Floating Point 
  70:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLld_math.lib (Armv8-M Mainline, Little endian, DSP instructions)
  71:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLldfsp_math.lib (Armv8-M Mainline, Little endian, DSP instructions, Single Precis
  72:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  73:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library functions are declared in the public file <code>arm_math.h</code> which is placed 
  74:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Simply include this file and link the appropriate library in the application and begin calling
  75:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * public header file <code> arm_math.h</code> for Cortex-M cores with little endian and big endi
  76:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  77:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  78:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Examples
  79:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * --------
  80:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  81:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library ships with a number of examples which demonstrate how to use the library functions
  82:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  83:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Toolchain Support
  84:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  85:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  86:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library has been developed and tested with MDK version 5.14.0.0
  87:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library is being tested in GCC and IAR toolchains and updates on this activity will be mad
  88:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  89:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Building the Library
  90:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  91:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  92:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library installer contains a project file to rebuild libraries on MDK toolchain in the <co
  93:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM_math.uvprojx
  94:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  95:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  96:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The libraries can be built by opening the arm_cortexM_math.uvprojx project in MDK-ARM, selecti
  97:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  98:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Preprocessor Macros
  99:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
 100:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 101:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Each library project have different preprocessor macros.
 102:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 103:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_BIG_ENDIAN:
 104:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 105:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_BIG_ENDIAN to build the library for big endian targets. By default libra
 106:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 107:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_MATRIX_CHECK:
 108:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 109:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_MATRIX_CHECK for checking on the input and output sizes of matrices
 110:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 111:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_ROUNDING:
ARM GAS  /tmp/ccn3Ohqt.s 			page 10


 112:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 113:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_ROUNDING for rounding on support functions
 114:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 115:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_LOOPUNROLL:
 116:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 117:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_LOOPUNROLL to enable manual loop unrolling in DSP functions
 118:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 119:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_NEON:
 120:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 121:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_NEON to enable Neon versions of the DSP functions.
 122:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * It is not enabled by default when Neon is available because performances are 
 123:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * dependent on the compiler and target architecture.
 124:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 125:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_NEON_EXPERIMENTAL:
 126:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 127:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_NEON_EXPERIMENTAL to enable experimental Neon versions of 
 128:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * of some DSP functions. Experimental Neon versions currently do not have better
 129:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * performances than the scalar versions.
 130:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 131:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * <hr>
 132:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * CMSIS-DSP in ARM::CMSIS Pack
 133:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * -----------------------------
 134:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 135:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The following files relevant to CMSIS-DSP are present in the <b>ARM::CMSIS</b> Pack directorie
 136:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |File/Folder                      |Content                                                    
 137:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |---------------------------------|-----------------------------------------------------------
 138:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\Documentation\\DSP     | This documentation                                        
 139:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\DSP_Lib_TestSuite | DSP_Lib test suite                                        
 140:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Examples          | Example projects demonstrating the usage of the library fu
 141:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Include           | DSP_Lib include files                                     
 142:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Lib               | DSP_Lib binaries                                          
 143:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Projects          | Projects to rebuild DSP_Lib binaries                      
 144:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Source            | DSP_Lib source files                                      
 145:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 146:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * <hr>
 147:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Revision History of CMSIS-DSP
 148:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
 149:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Please refer to \ref ChangeLog_pg.
 150:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 151:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 152:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 153:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 154:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupMath Basic Math Functions
 155:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 156:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 157:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 158:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupFastMath Fast Math Functions
 159:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions provides a fast approximation to sine, cosine, and square root.
 160:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * As compared to most of the other functions in the CMSIS math library, the fast math functions
 161:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * operate on individual values and not arrays.
 162:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There are separate functions for Q15, Q31, and floating-point data.
 163:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 164:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 165:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 166:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 167:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupCmplxMath Complex Math Functions
 168:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions operates on complex data vectors.
ARM GAS  /tmp/ccn3Ohqt.s 			page 11


 169:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The data in the complex arrays is stored in an interleaved fashion
 170:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * (real, imag, real, imag, ...).
 171:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * In the API functions, the number of samples in a complex array refers
 172:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * to the number of complex values; the array contains twice this number of
 173:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * real values.
 174:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 175:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 176:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 177:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupFilters Filtering Functions
 178:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 179:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 180:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 181:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupMatrix Matrix Functions
 182:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 183:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions provides basic matrix math operations.
 184:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The functions operate on matrix data structures.  For example,
 185:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * the type
 186:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * definition for the floating-point matrix structure is shown
 187:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * below:
 188:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 189:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     typedef struct
 190:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     {
 191:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *       uint16_t numRows;     // number of rows of the matrix.
 192:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *       uint16_t numCols;     // number of columns of the matrix.
 193:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *       float32_t *pData;     // points to the data of the matrix.
 194:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     } arm_matrix_instance_f32;
 195:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 196:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There are similar definitions for Q15 and Q31 data types.
 197:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 198:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The structure specifies the size of the matrix and then points to
 199:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * an array of data.  The array is of size <code>numRows X numCols</code>
 200:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * and the values are arranged in row order.  That is, the
 201:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * matrix element (i, j) is stored at:
 202:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 203:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     pData[i*numCols + j]
 204:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 205:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 206:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par Init Functions
 207:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There is an associated initialization function for each type of matrix
 208:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * data structure.
 209:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The initialization function sets the values of the internal structure fields.
 210:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Refer to \ref arm_mat_init_f32(), \ref arm_mat_init_q31() and \ref arm_mat_init_q15()
 211:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * for floating-point, Q31 and Q15 types,  respectively.
 212:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 213:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par
 214:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Use of the initialization function is optional. However, if initialization function is used
 215:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * then the instance structure cannot be placed into a const data section.
 216:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * To place the instance structure in a const data
 217:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * section, manually initialize the data structure.  For example:
 218:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 219:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_f32 S = {nRows, nColumns, pData};</code>
 220:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_q31 S = {nRows, nColumns, pData};</code>
 221:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_q15 S = {nRows, nColumns, pData};</code>
 222:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 223:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * where <code>nRows</code> specifies the number of rows, <code>nColumns</code>
 224:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * specifies the number of columns, and <code>pData</code> points to the
 225:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * data array.
ARM GAS  /tmp/ccn3Ohqt.s 			page 12


 226:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 227:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par Size Checking
 228:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * By default all of the matrix functions perform size checking on the input and
 229:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * output matrices. For example, the matrix addition function verifies that the
 230:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * two input matrices and the output matrix all have the same number of rows and
 231:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * columns. If the size check fails the functions return:
 232:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 233:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_SIZE_MISMATCH
 234:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 235:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Otherwise the functions return
 236:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 237:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_SUCCESS
 238:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 239:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There is some overhead associated with this matrix size checking.
 240:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The matrix size checking is enabled via the \#define
 241:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 242:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_MATRIX_CHECK
 243:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 244:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * within the library project settings.  By default this macro is defined
 245:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * and size checking is enabled. By changing the project settings and
 246:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * undefining this macro size checking is eliminated and the functions
 247:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * run a bit faster. With size checking disabled the functions always
 248:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * return <code>ARM_MATH_SUCCESS</code>.
 249:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 250:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 251:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 252:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupTransforms Transform Functions
 253:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 254:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 255:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 256:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupController Controller Functions
 257:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 258:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 259:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 260:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupStats Statistics Functions
 261:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 262:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 263:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 264:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupSupport Support Functions
 265:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 266:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 267:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 268:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupInterpolation Interpolation Functions
 269:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * These functions perform 1- and 2-dimensional interpolation of data.
 270:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Linear interpolation is used for 1-dimensional data and
 271:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * bilinear interpolation is used for 2-dimensional data.
 272:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 273:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 274:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 275:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupExamples Examples
 276:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 277:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 278:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 279:./Libraries/CMSIS/DSP/Include/arm_math.h **** #ifndef _ARM_MATH_H
 280:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define _ARM_MATH_H
 281:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 282:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* Compiler specific diagnostic adjustment */
ARM GAS  /tmp/ccn3Ohqt.s 			page 13


 283:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if   defined ( __CC_ARM )
 284:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 285:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
 286:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 287:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __GNUC__ )
 288:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic push
 289:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wsign-conversion"
 290:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wconversion"
 291:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wunused-parameter"
 292:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 293:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ICCARM__ )
 294:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 295:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TI_ARM__ )
 296:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 297:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __CSMC__ )
 298:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 299:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TASKING__ )
 300:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 301:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( _MSC_VER )
 302:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 303:./Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 304:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #error Unknown compiler
 305:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 306:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 307:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 308:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* Included for instrinsics definitions */
 309:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if !defined ( _MSC_VER )
 310:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "cmsis_compiler.h"
 311:./Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 312:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include <stdint.h>
 313:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __STATIC_FORCEINLINE static __forceinline
 314:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __ALIGNED(x) __declspec(align(x))
 315:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define LOW_OPTIMIZATION_ENTER
 316:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define LOW_OPTIMIZATION_EXIT
 317:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define IAR_ONLY_LOW_OPTIMIZATION_ENTER 
 318:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define IAR_ONLY_LOW_OPTIMIZATION_EXIT
 319:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 320:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 321:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "string.h"
 322:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "math.h"
 323:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "float.h"
 324:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 325:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* evaluate ARM DSP feature */
 326:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
 327:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define ARM_MATH_DSP                   1
 328:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 329:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 330:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if defined(__ARM_NEON)
 331:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include <arm_neon.h>
 332:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 333:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 334:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 335:./Libraries/CMSIS/DSP/Include/arm_math.h **** #ifdef   __cplusplus
 336:./Libraries/CMSIS/DSP/Include/arm_math.h **** extern "C"
 337:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 338:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 339:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
ARM GAS  /tmp/ccn3Ohqt.s 			page 14


 340:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 341:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 342:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for reciprocal calculation in Normalized LMS
 343:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 344:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 345:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define DELTA_Q31          (0x100)
 346:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define DELTA_Q15          0x5
 347:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define INDEX_MASK         0x0000003F
 348:./Libraries/CMSIS/DSP/Include/arm_math.h **** #ifndef PI
 349:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define PI               3.14159265358979f
 350:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 351:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 352:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 353:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for SINE and COSINE Fast math approximations
 354:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 355:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 356:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_TABLE_SIZE  512
 357:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_Q31_SHIFT   (32 - 10)
 358:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_Q15_SHIFT   (16 - 10)
 359:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define CONTROLLER_Q31_SHIFT  (32 - 9)
 360:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define TABLE_SPACING_Q31     0x400000
 361:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define TABLE_SPACING_Q15     0x80
 362:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 363:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 364:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for SINE and COSINE Controller functions
 365:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 366:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /* 1.31(q31) Fixed value of 2/360 */
 367:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /* -1 to +1 is divided into 360 values so total spacing is (2/360) */
 368:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define INPUT_SPACING         0xB60B61
 369:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 370:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 371:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 372:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Error status returned by some functions in the library.
 373:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 374:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 375:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef enum
 376:./Libraries/CMSIS/DSP/Include/arm_math.h ****   {
 377:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SUCCESS        =  0,        /**< No error */
 378:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_ARGUMENT_ERROR = -1,        /**< One or more arguments are incorrect */
 379:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_LENGTH_ERROR   = -2,        /**< Length of data buffer is incorrect */
 380:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SIZE_MISMATCH  = -3,        /**< Size of matrices is not compatible with the operation
 381:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_NANINF         = -4,        /**< Not-a-number (NaN) or infinity is generated */
 382:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SINGULAR       = -5,        /**< Input matrix is singular and cannot be inverted */
 383:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_TEST_FAILURE   = -6         /**< Test Failed */
 384:./Libraries/CMSIS/DSP/Include/arm_math.h ****   } arm_status;
 385:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 386:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 387:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 8-bit fractional data type in 1.7 format.
 388:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 389:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int8_t q7_t;
 390:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 391:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 392:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 16-bit fractional data type in 1.15 format.
 393:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 394:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int16_t q15_t;
 395:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 396:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
ARM GAS  /tmp/ccn3Ohqt.s 			page 15


 397:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 32-bit fractional data type in 1.31 format.
 398:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 399:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int32_t q31_t;
 400:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 401:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 402:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 64-bit fractional data type in 1.63 format.
 403:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 404:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int64_t q63_t;
 405:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 406:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 407:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 32-bit floating-point type definition.
 408:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 409:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef float float32_t;
 410:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 411:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 412:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 64-bit floating-point type definition.
 413:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 414:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef double float64_t;
 415:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 416:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 417:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 418:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief definition to read/write two 16 bit values.
 419:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @deprecated
 420:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 421:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if   defined ( __CC_ARM )
 422:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t __packed
 423:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
 424:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 425:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __GNUC__ )
 426:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 427:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ICCARM__ )
 428:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t __packed
 429:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TI_ARM__ )
 430:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 431:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __CSMC__ )
 432:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 433:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TASKING__ )
 434:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE __un(aligned) int32_t
 435:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined(_MSC_VER )
 436:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 437:./Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 438:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #error Unknown compiler
 439:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 440:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 441:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD32(addr)        (*(__SIMD32_TYPE **) & (addr))
 442:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD32_CONST(addr)  ( (__SIMD32_TYPE * )   (addr))
 443:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define _SIMD32_OFFSET(addr)  (*(__SIMD32_TYPE * )   (addr))
 444:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD64(addr)        (*(      int64_t **) & (addr))
 445:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 446:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* SIMD replacement */
 447:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 448:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 449:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 450:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer.
 451:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 452:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 453:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
ARM GAS  /tmp/ccn3Ohqt.s 			page 16


 454:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2 (
 455:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 456:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 457:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 458:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 459:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, pQ15, 4);
 207              		.loc 2 459 3 discriminator 1
 208 00a4 07F14003 		add	r3, r7, #64
 209 00a8 1A60     		str	r2, [r3]
 460:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 461:./Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 210              		.loc 2 461 10 discriminator 1
 211 00aa 07F14003 		add	r3, r7, #64
 212 00ae 1B68     		ldr	r3, [r3]
 213              	.LBE339:
 214              	.LBE338:
 215              		.loc 1 199 9 discriminator 1
 216 00b0 C7F8EC33 		str	r3, [r7, #1004]
 200:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0); /* this is just a SIMD arithmetic shift right by 1 */
 217              		.loc 1 200 9 discriminator 1
 218 00b4 D7F8EC23 		ldr	r2, [r7, #1004]
 219 00b8 07F51373 		add	r3, r7, #588
 220 00bc 1A60     		str	r2, [r3]
 221 00be 07F51273 		add	r3, r7, #584
 222 00c2 0022     		movs	r2, #0
 223 00c4 1A60     		str	r2, [r3]
 224              	.LBB340:
 225              	.LBB341:
 226              		.file 3 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h"
   1:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
ARM GAS  /tmp/ccn3Ohqt.s 			page 17


  29:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccn3Ohqt.s 			page 18


  86:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 119:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 120:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 122:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            in the used linker script.
 129:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 130:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 131:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 133:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 135:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 136:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 141:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 142:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
ARM GAS  /tmp/ccn3Ohqt.s 			page 19


 143:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 146:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 151:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 155:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 156:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 157:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 161:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 162:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 163:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   _start();
 164:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 165:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 166:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 168:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 169:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 172:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 173:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 176:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 177:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 180:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 181:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 184:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 185:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 189:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 190:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 191:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 192:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 196:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 198:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccn3Ohqt.s 			page 20


 200:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 201:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 202:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 203:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 207:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 209:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 211:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 212:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 213:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 214:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 217:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 218:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 220:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 221:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 222:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 224:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 225:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 226:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 227:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 236:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 241:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 243:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 244:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 248:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 250:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 252:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 253:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 254:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 256:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
ARM GAS  /tmp/ccn3Ohqt.s 			page 21


 257:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 260:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 262:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 264:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 265:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 266:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 267:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 268:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 272:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 274:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 275:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 278:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 279:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 280:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 281:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 282:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 286:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 288:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 289:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 290:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 292:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 293:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 294:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 296:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 300:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 302:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 303:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 304:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 306:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 307:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 308:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 310:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccn3Ohqt.s 			page 22


 314:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 316:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 317:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 318:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 320:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 321:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 322:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 323:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 325:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 329:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 331:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 332:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 333:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 335:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 336:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 337:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 338:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 339:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 340:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 344:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 346:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 348:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 350:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 356:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 360:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 361:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 362:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 363:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 364:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 368:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 370:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/ccn3Ohqt.s 			page 23


 371:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 372:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 374:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 375:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 376:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 379:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 383:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 385:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 386:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 387:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 389:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 390:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 391:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 392:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 393:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 394:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 398:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 400:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 402:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 403:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 404:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 406:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 410:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 412:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 414:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 415:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 416:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 417:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 419:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 422:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 423:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 425:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 426:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 427:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
ARM GAS  /tmp/ccn3Ohqt.s 			page 24


 428:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 429:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 430:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 432:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 433:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 437:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 439:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 441:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 442:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 443:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 445:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 449:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 451:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 452:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 453:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 455:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 456:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 457:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 458:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 460:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 464:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 466:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 467:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 468:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 470:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 471:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 472:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 473:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 474:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 475:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 479:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 481:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 483:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 484:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccn3Ohqt.s 			page 25


 485:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 487:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 491:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 493:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 495:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 496:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 497:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 498:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 502:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 506:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 508:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 510:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 511:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 512:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 513:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 517:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 519:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 521:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 522:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 523:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 524:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 528:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 530:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 531:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 532:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 534:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 535:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 536:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 537:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 539:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
ARM GAS  /tmp/ccn3Ohqt.s 			page 26


 542:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 543:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 545:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 546:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 547:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 549:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 550:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 551:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 552:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 553:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 554:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 555:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 558:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 560:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 562:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 563:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 564:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 566:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 570:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 572:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 574:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 575:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 576:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 577:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 578:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 583:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 585:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 587:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 588:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 589:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 590:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 594:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 596:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 597:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 598:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
ARM GAS  /tmp/ccn3Ohqt.s 			page 27


 599:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 600:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 601:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 602:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 603:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 605:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 609:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 611:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 612:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 613:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 615:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 616:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 617:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 618:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 619:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 620:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 624:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 626:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 628:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 629:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 630:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 632:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 636:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 638:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 640:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 641:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 642:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 646:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 647:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 650:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 651:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 655:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
ARM GAS  /tmp/ccn3Ohqt.s 			page 28


 656:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 659:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 661:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 665:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 666:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 667:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 669:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 670:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 671:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 672:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 674:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 678:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 681:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 683:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 686:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 687:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 688:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 690:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 691:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 692:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 693:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 694:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 695:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 696:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 700:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 701:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 704:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 706:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 711:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccn3Ohqt.s 			page 29


 713:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 714:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 715:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 716:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 718:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 722:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 725:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 727:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 733:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 734:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 735:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 736:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 737:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 738:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 742:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 743:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 746:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 748:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 752:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 753:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 754:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 756:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 757:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 758:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 759:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 760:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 762:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 766:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 769:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
ARM GAS  /tmp/ccn3Ohqt.s 			page 30


 770:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 771:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 774:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 775:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 776:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 778:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 781:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 782:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 783:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 784:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 788:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 789:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 792:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 794:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 799:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 801:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 802:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 803:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 804:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 806:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 810:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 813:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 815:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 819:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 821:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 822:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 823:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 824:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccn3Ohqt.s 			page 31


 827:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 828:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 829:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 833:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 835:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 843:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 844:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 845:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 847:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 848:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 849:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(0U);
 850:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 851:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 852:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 853:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 854:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 855:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 859:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 861:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 869:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 871:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 872:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)fpscr;
 873:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 874:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 875:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 876:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 877:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 879:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 880:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
ARM GAS  /tmp/ccn3Ohqt.s 			page 32


 884:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
 885:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 886:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 894:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 898:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 899:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 900:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
 901:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 903:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 905:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 906:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 909:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 911:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 912:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 913:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 917:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 919:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 920:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 921:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 922:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 924:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 926:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 927:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 928:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
 932:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 933:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 935:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 937:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 938:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 939:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 940:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
ARM GAS  /tmp/ccn3Ohqt.s 			page 33


 941:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 944:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 946:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 947:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 948:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 949:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 950:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 951:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 952:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 953:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 954:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 955:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 956:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 957:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 958:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 959:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 960:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 961:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 962:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 963:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 964:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 965:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 966:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 967:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 968:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 969:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 970:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 971:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 972:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 973:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 974:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 975:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 976:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 977:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 978:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 979:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 980:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 981:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 982:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 983:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 984:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 985:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 986:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 987:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 988:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 989:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 990:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 991:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 992:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 995:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 996:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
ARM GAS  /tmp/ccn3Ohqt.s 			page 34


 998:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1000:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
1002:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1003:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1004:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
1005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1006:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int16_t result;
1007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1008:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1009:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1010:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1012:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1013:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1015:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
1016:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
1017:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
1018:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
1019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1020:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1021:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
1022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1023:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   op2 %= 32U;
1024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (op2 == 0U)
1025:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1026:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return op1;
1027:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
1029:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1030:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1032:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1033:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Breakpoint
1034:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
1035:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
1036:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
1037:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
1038:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1039:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
1040:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1041:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1042:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1043:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
1044:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
1045:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
1046:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1047:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1048:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
1049:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1050:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1051:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1052:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1053:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1054:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
ARM GAS  /tmp/ccn3Ohqt.s 			page 35


1055:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
1056:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1057:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
1058:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1059:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
1060:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
1061:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1062:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result <<= 1U;
1063:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result |= value & 1U;
1064:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     s--;
1065:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1066:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1067:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1068:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1069:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1070:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1071:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1072:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1073:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Count leading zeros
1074:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
1075:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
1076:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
1077:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1078:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
1079:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1080:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
1081:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
1082:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
1083:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
1084:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
1085:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      is non-zero".
1086:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
1087:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      single CLZ instruction.
1088:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    */
1089:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (value == 0U)
1090:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1091:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return 32U;
1092:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1093:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_clz(value);
1094:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1095:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1096:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1097:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1098:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1099:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1100:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1101:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1102:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
1103:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
1104:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1105:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1106:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1107:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
1108:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1109:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1110:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1111:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
ARM GAS  /tmp/ccn3Ohqt.s 			page 36


1112:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
1113:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1114:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1115:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1116:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1117:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1118:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1119:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1120:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1121:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1122:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1123:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1124:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
1125:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
1126:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1127:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1128:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1129:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
1130:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1131:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1132:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1133:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1134:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
1135:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1136:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1137:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1138:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1139:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1140:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1141:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1142:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1143:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1144:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1145:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1146:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
1147:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
1148:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1149:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1150:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1151:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
1152:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1153:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1154:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1155:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
1156:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1157:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1158:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1159:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1160:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1161:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
1162:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
1163:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1164:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1165:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1166:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1167:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1168:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
ARM GAS  /tmp/ccn3Ohqt.s 			page 37


1169:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1170:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1171:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1172:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1173:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1174:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1175:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1176:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1177:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1178:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
1179:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
1180:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1181:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1182:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1183:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1184:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1185:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
1186:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1187:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1188:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1189:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1190:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1191:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1192:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1193:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1194:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1195:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
1196:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
1197:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1198:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1199:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1200:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1201:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1202:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
1203:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1204:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1205:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1206:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
1207:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1208:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1209:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1210:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1211:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1212:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
1213:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
1214:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1215:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
1216:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1217:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
1218:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1219:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1220:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1221:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1222:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1223:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1224:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1225:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccn3Ohqt.s 			page 38


1226:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1227:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1228:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1229:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1230:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1231:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1232:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1233:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
1234:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1235:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1236:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT(ARG1,ARG2) \
1237:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __extension__ \
1238:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1239:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1240:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1241:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1242:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1243:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1244:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1245:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1246:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1247:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1248:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1249:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
1250:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1251:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1252:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT(ARG1,ARG2) \
1253:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  __extension__ \
1254:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1255:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1256:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1257:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1258:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1259:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1260:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1261:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1262:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
1263:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
1264:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
1265:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
1266:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1267:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1268:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
1269:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1270:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1271:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1272:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1273:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1274:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1275:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1278:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
1279:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
1280:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1281:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1282:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccn3Ohqt.s 			page 39


1283:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
1284:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1285:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1286:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1287:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1288:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
1289:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1290:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1291:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1292:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1293:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1294:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1295:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1296:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1297:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1298:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1299:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1300:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
1301:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
1302:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1303:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1304:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1305:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
1306:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1307:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1308:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1309:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1310:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
1311:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1312:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1313:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1314:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1315:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1316:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1317:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1318:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1319:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1320:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1321:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1322:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
1323:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
1324:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1325:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1326:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1327:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
1328:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1329:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1330:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1331:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
1332:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1333:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1334:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1335:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1336:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1337:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
1338:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
1339:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
ARM GAS  /tmp/ccn3Ohqt.s 			page 40


1340:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1341:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1342:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
1343:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1344:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1345:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1346:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1347:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1348:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1349:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
1350:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
1351:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1352:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1353:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1354:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
1355:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1356:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1357:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1358:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1359:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1360:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1361:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
1362:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
1363:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1364:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1365:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1366:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
1367:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1368:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
1369:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1370:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1371:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1372:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1373:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1374:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1375:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1376:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1377:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1378:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1379:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
1380:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1381:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1382:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
1383:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1384:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
1385:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1386:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
1387:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
1388:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > max)
1389:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1390:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
1391:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1392:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < min)
1393:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1394:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return min;
1395:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1396:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
ARM GAS  /tmp/ccn3Ohqt.s 			page 41


1397:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return val;
1398:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1399:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1400:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1401:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1402:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1403:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1404:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
1405:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1406:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1407:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
1408:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1409:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (sat <= 31U)
1410:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1411:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
1412:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
1413:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1414:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
1415:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1416:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < 0)
1417:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1418:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return 0U;
1419:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1420:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1421:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (uint32_t)val;
1422:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1423:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1424:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1425:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1426:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1427:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1428:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1429:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1430:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1431:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1432:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
1433:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
1434:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1435:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1436:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1437:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
1438:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1439:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1440:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1441:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
1442:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1443:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1444:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1445:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1446:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1447:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
1448:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
1449:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1450:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1451:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1452:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
1453:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccn3Ohqt.s 			page 42


1454:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1455:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1456:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
1457:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1458:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1459:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1460:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1461:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1462:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
1463:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
1464:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1465:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1466:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1467:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
1468:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1469:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1470:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1471:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
1472:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1473:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1474:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1475:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1476:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1477:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
1478:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
1479:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1480:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1481:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1482:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
1483:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1484:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1485:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1486:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1487:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1488:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1489:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
1490:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
1491:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1492:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1493:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1494:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
1495:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1496:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1497:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1498:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1499:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1500:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1501:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
1502:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
1503:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1504:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1505:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1506:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
1507:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1508:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1509:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1510:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccn3Ohqt.s 			page 43


1511:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1512:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1513:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
1514:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
1515:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1516:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1517:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1518:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
1519:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1520:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1521:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1522:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) );
1523:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1524:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1525:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1526:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1527:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1528:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
1529:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
1530:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1531:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1532:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1533:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
1534:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1535:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1536:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1537:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) );
1538:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1539:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1540:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1541:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1542:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1543:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
1544:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
1545:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1546:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1547:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1548:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
1549:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1550:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1551:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1552:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) );
1553:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1554:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1555:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1556:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1557:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1558:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
1559:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
1560:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1561:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1562:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1563:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1564:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1565:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
1566:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1567:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
ARM GAS  /tmp/ccn3Ohqt.s 			page 44


1568:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1569:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1570:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1571:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1572:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1573:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1574:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1575:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
1576:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
1577:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1578:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1579:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1580:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1581:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1582:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
1583:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1584:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1585:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1586:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1587:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1588:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1589:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1590:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1591:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1592:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
1593:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
1594:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1595:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1596:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1597:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1598:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1599:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
1600:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1601:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1602:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1603:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1604:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1605:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1606:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1607:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1608:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1609:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1610:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
1611:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1612:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1613:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1614:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1615:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated SIMD instructions
1616:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
1617:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
1618:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1619:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
1620:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1621:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1622:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1623:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1624:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccn3Ohqt.s 			page 45


1625:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1626:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1627:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1628:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1629:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1630:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1631:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1632:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1633:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1634:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1635:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1636:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1637:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1638:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1639:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1640:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1641:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1642:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1643:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1644:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1645:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1646:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1647:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1648:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1649:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1650:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1651:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1652:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1653:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1654:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1655:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1656:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1657:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1658:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1659:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1660:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1661:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1662:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1663:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1664:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1665:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1666:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1667:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1668:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1669:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1670:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1671:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1672:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1673:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1674:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1675:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1676:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1677:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1678:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1679:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1680:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1681:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccn3Ohqt.s 			page 46


1682:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1683:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1684:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1685:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1686:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1687:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1688:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1689:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1690:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1691:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1692:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1693:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1694:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1695:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1696:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1697:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1698:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1699:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1700:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1701:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1702:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1703:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1704:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1705:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1706:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1707:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1708:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1709:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1710:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1711:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1712:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1713:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1714:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1715:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1716:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1717:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1718:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1719:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1720:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1721:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1722:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1723:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1724:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1725:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1726:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1727:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1728:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1729:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1730:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1733:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1734:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1735:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1736:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1737:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1738:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccn3Ohqt.s 			page 47


1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 227              		.loc 3 1739 3 discriminator 1
 228 00c6 07F51373 		add	r3, r7, #588
 229 00ca 1B68     		ldr	r3, [r3]
 230 00cc 07F51272 		add	r2, r7, #584
 231 00d0 1268     		ldr	r2, [r2]
 232              		.syntax unified
 233              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 234 00d2 93FA22F2 		shadd16 r2, r3, r2
 235              	@ 0 "" 2
 236              		.thumb
 237              		.syntax unified
 238 00d6 07F51173 		add	r3, r7, #580
 239 00da 1A60     		str	r2, [r3]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 240              		.loc 3 1740 9 discriminator 1
 241 00dc 07F51173 		add	r3, r7, #580
 242 00e0 1B68     		ldr	r3, [r3]
 243              	.LBE341:
 244              	.LBE340:
 245              		.loc 1 200 7 discriminator 1
 246 00e2 C7F8EC33 		str	r3, [r7, #1004]
 201:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0); /* it turns out doing this twice is 2 cycles, the alternative takes 3 cycl
 247              		.loc 1 201 9 discriminator 1
 248 00e6 D7F8EC23 		ldr	r2, [r7, #1004]
 249 00ea 07F51673 		add	r3, r7, #600
 250 00ee 1A60     		str	r2, [r3]
 251 00f0 07F51573 		add	r3, r7, #596
 252 00f4 0022     		movs	r2, #0
 253 00f6 1A60     		str	r2, [r3]
 254              	.LBB342:
 255              	.LBB343:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 256              		.loc 3 1739 3 discriminator 1
 257 00f8 07F51673 		add	r3, r7, #600
 258 00fc 1B68     		ldr	r3, [r3]
 259 00fe 07F51572 		add	r2, r7, #596
 260 0102 1268     		ldr	r2, [r2]
 261              		.syntax unified
 262              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 263 0104 93FA22F2 		shadd16 r2, r3, r2
 264              	@ 0 "" 2
 265              		.thumb
 266              		.syntax unified
 267 0108 07F51473 		add	r3, r7, #592
 268 010c 1A60     		str	r2, [r3]
 269              		.loc 3 1740 9 discriminator 1
 270 010e 07F51473 		add	r3, r7, #592
 271 0112 1B68     		ldr	r3, [r3]
 272              	.LBE343:
 273              	.LBE342:
 274              		.loc 1 201 7 discriminator 1
 275 0114 C7F8EC33 		str	r3, [r7, #1004]
 202:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** /*
 203:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     in = ((int16_t) (T & 0xFFFF)) >> 2;       // alternative code that takes 3 cycles
 204:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****      T = ((T >> 2) & 0xFFFF0000) | (in & 0xFFFF);
 205:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** */
ARM GAS  /tmp/ccn3Ohqt.s 			page 48


 206:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 207:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yc (real), xc(imag) input */
 208:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = read_q15x2 (pSi2);
 276              		.loc 1 208 9 discriminator 1
 277 0118 07F19C03 		add	r3, r7, #156
 278 011c 1A68     		ldr	r2, [r3]
 279 011e 07F51773 		add	r3, r7, #604
 280 0122 1A60     		str	r2, [r3]
 281 0124 07F51773 		add	r3, r7, #604
 282 0128 1B68     		ldr	r3, [r3]
 283 012a 1B68     		ldr	r3, [r3]	@ unaligned
 284 012c 1A46     		mov	r2, r3
 285              	.LBB344:
 286              	.LBB345:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 287              		.loc 2 459 3 discriminator 1
 288 012e 07F13C03 		add	r3, r7, #60
 289 0132 1A60     		str	r2, [r3]
 290              		.loc 2 461 10 discriminator 1
 291 0134 07F13C03 		add	r3, r7, #60
 292 0138 1B68     		ldr	r3, [r3]
 293              	.LBE345:
 294              	.LBE344:
 295              		.loc 1 208 9 discriminator 1
 296 013a C7F8E833 		str	r3, [r7, #1000]
 209:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __SHADD16(S, 0);
 297              		.loc 1 209 9 discriminator 1
 298 013e D7F8E823 		ldr	r2, [r7, #1000]
 299 0142 07F51A73 		add	r3, r7, #616
 300 0146 1A60     		str	r2, [r3]
 301 0148 07F51973 		add	r3, r7, #612
 302 014c 0022     		movs	r2, #0
 303 014e 1A60     		str	r2, [r3]
 304              	.LBB346:
 305              	.LBB347:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 306              		.loc 3 1739 3 discriminator 1
 307 0150 07F51A73 		add	r3, r7, #616
 308 0154 1B68     		ldr	r3, [r3]
 309 0156 07F51972 		add	r2, r7, #612
 310 015a 1268     		ldr	r2, [r2]
 311              		.syntax unified
 312              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 313 015c 93FA22F2 		shadd16 r2, r3, r2
 314              	@ 0 "" 2
 315              		.thumb
 316              		.syntax unified
 317 0160 07F51873 		add	r3, r7, #608
 318 0164 1A60     		str	r2, [r3]
 319              		.loc 3 1740 9 discriminator 1
 320 0166 07F51873 		add	r3, r7, #608
 321 016a 1B68     		ldr	r3, [r3]
 322              	.LBE347:
 323              	.LBE346:
 324              		.loc 1 209 7 discriminator 1
 325 016c C7F8E833 		str	r3, [r7, #1000]
 210:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __SHADD16(S, 0);
ARM GAS  /tmp/ccn3Ohqt.s 			page 49


 326              		.loc 1 210 9 discriminator 1
 327 0170 D7F8E823 		ldr	r2, [r7, #1000]
 328 0174 07F51D73 		add	r3, r7, #628
 329 0178 1A60     		str	r2, [r3]
 330 017a 07F51C73 		add	r3, r7, #624
 331 017e 0022     		movs	r2, #0
 332 0180 1A60     		str	r2, [r3]
 333              	.LBB348:
 334              	.LBB349:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 335              		.loc 3 1739 3 discriminator 1
 336 0182 07F51D73 		add	r3, r7, #628
 337 0186 1B68     		ldr	r3, [r3]
 338 0188 07F51C72 		add	r2, r7, #624
 339 018c 1268     		ldr	r2, [r2]
 340              		.syntax unified
 341              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 342 018e 93FA22F2 		shadd16 r2, r3, r2
 343              	@ 0 "" 2
 344              		.thumb
 345              		.syntax unified
 346 0192 07F51B73 		add	r3, r7, #620
 347 0196 1A60     		str	r2, [r3]
 348              		.loc 3 1740 9 discriminator 1
 349 0198 07F51B73 		add	r3, r7, #620
 350 019c 1B68     		ldr	r3, [r3]
 351              	.LBE349:
 352              	.LBE348:
 353              		.loc 1 210 7 discriminator 1
 354 019e C7F8E833 		str	r3, [r7, #1000]
 211:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 212:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya + yc), (xa + xc) ) */
 213:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QADD16(T, S);
 355              		.loc 1 213 9 discriminator 1
 356 01a2 D7F8EC13 		ldr	r1, [r7, #1004]
 357 01a6 D7F8E823 		ldr	r2, [r7, #1000]
 358 01aa 07F52073 		add	r3, r7, #640
 359 01ae 1960     		str	r1, [r3]
 360 01b0 07F51F73 		add	r3, r7, #636
 361 01b4 1A60     		str	r2, [r3]
 362              	.LBB350:
 363              	.LBB351:
1731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 364              		.loc 3 1731 3 discriminator 1
 365 01b6 07F52073 		add	r3, r7, #640
 366 01ba 1B68     		ldr	r3, [r3]
 367 01bc 07F51F72 		add	r2, r7, #636
 368 01c0 1268     		ldr	r2, [r2]
 369              		.syntax unified
 370              	@ 1731 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 371 01c2 93FA12F2 		qadd16 r2, r3, r2
 372              	@ 0 "" 2
 373              		.thumb
 374              		.syntax unified
 375 01c6 07F51E73 		add	r3, r7, #632
 376 01ca 1A60     		str	r2, [r3]
1732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccn3Ohqt.s 			page 50


 377              		.loc 3 1732 9 discriminator 1
 378 01cc 07F51E73 		add	r3, r7, #632
 379 01d0 1B68     		ldr	r3, [r3]
 380              	.LBE351:
 381              	.LBE350:
 382              		.loc 1 213 7 discriminator 1
 383 01d2 C7F8E433 		str	r3, [r7, #996]
 214:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 215:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = packed((ya - yc), (xa - xc) ) */
 216:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __QSUB16(T, S);
 384              		.loc 1 216 9 discriminator 1
 385 01d6 D7F8EC13 		ldr	r1, [r7, #1004]
 386 01da D7F8E823 		ldr	r2, [r7, #1000]
 387 01de 07F52373 		add	r3, r7, #652
 388 01e2 1960     		str	r1, [r3]
 389 01e4 07F52273 		add	r3, r7, #648
 390 01e8 1A60     		str	r2, [r3]
 391              	.LBB352:
 392              	.LBB353:
1741:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1742:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1743:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1744:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1745:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1746:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1747:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1748:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1749:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1750:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1751:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1752:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1753:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1754:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1755:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1756:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1757:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1758:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1759:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1760:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1761:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1762:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1763:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1764:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1765:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1766:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1767:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1768:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1769:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1770:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1771:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1772:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1773:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1774:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1775:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
1776:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1777:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1778:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccn3Ohqt.s 			page 51


1779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 393              		.loc 3 1779 3 discriminator 1
 394 01ea 07F52373 		add	r3, r7, #652
 395 01ee 1B68     		ldr	r3, [r3]
 396 01f0 07F52272 		add	r2, r7, #648
 397 01f4 1268     		ldr	r2, [r2]
 398              		.syntax unified
 399              	@ 1779 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 400 01f6 D3FA12F2 		qsub16 r2, r3, r2
 401              	@ 0 "" 2
 402              		.thumb
 403              		.syntax unified
 404 01fa 07F52173 		add	r3, r7, #644
 405 01fe 1A60     		str	r2, [r3]
1780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 406              		.loc 3 1780 9 discriminator 1
 407 0200 07F52173 		add	r3, r7, #644
 408 0204 1B68     		ldr	r3, [r3]
 409              	.LBE353:
 410              	.LBE352:
 411              		.loc 1 216 7 discriminator 1
 412 0206 C7F8E833 		str	r3, [r7, #1000]
 217:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 218:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
 219:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yb (real), xb(imag) input */
 220:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = read_q15x2 (pSi1);
 413              		.loc 1 220 9 discriminator 1
 414 020a 07F1A003 		add	r3, r7, #160
 415 020e 1A68     		ldr	r2, [r3]
 416 0210 07F52473 		add	r3, r7, #656
 417 0214 1A60     		str	r2, [r3]
 418 0216 07F52473 		add	r3, r7, #656
 419 021a 1B68     		ldr	r3, [r3]
 420 021c 1B68     		ldr	r3, [r3]	@ unaligned
 421 021e 1A46     		mov	r2, r3
 422              	.LBB354:
 423              	.LBB355:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 424              		.loc 2 459 3 discriminator 1
 425 0220 07F13803 		add	r3, r7, #56
 426 0224 1A60     		str	r2, [r3]
 427              		.loc 2 461 10 discriminator 1
 428 0226 07F13803 		add	r3, r7, #56
 429 022a 1B68     		ldr	r3, [r3]
 430              	.LBE355:
 431              	.LBE354:
 432              		.loc 1 220 9 discriminator 1
 433 022c C7F8EC33 		str	r3, [r7, #1004]
 221:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 434              		.loc 1 221 9 discriminator 1
 435 0230 D7F8EC23 		ldr	r2, [r7, #1004]
 436 0234 07F52773 		add	r3, r7, #668
 437 0238 1A60     		str	r2, [r3]
 438 023a 07F52673 		add	r3, r7, #664
 439 023e 0022     		movs	r2, #0
 440 0240 1A60     		str	r2, [r3]
 441              	.LBB356:
ARM GAS  /tmp/ccn3Ohqt.s 			page 52


 442              	.LBB357:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 443              		.loc 3 1739 3 discriminator 1
 444 0242 07F52773 		add	r3, r7, #668
 445 0246 1B68     		ldr	r3, [r3]
 446 0248 07F52672 		add	r2, r7, #664
 447 024c 1268     		ldr	r2, [r2]
 448              		.syntax unified
 449              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 450 024e 93FA22F2 		shadd16 r2, r3, r2
 451              	@ 0 "" 2
 452              		.thumb
 453              		.syntax unified
 454 0252 07F52573 		add	r3, r7, #660
 455 0256 1A60     		str	r2, [r3]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 456              		.loc 3 1740 9 discriminator 1
 457 0258 07F52573 		add	r3, r7, #660
 458 025c 1B68     		ldr	r3, [r3]
 459              	.LBE357:
 460              	.LBE356:
 461              		.loc 1 221 7 discriminator 1
 462 025e C7F8EC33 		str	r3, [r7, #1004]
 222:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 463              		.loc 1 222 9 discriminator 1
 464 0262 D7F8EC23 		ldr	r2, [r7, #1004]
 465 0266 07F52A73 		add	r3, r7, #680
 466 026a 1A60     		str	r2, [r3]
 467 026c 07F52973 		add	r3, r7, #676
 468 0270 0022     		movs	r2, #0
 469 0272 1A60     		str	r2, [r3]
 470              	.LBB358:
 471              	.LBB359:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 472              		.loc 3 1739 3 discriminator 1
 473 0274 07F52A73 		add	r3, r7, #680
 474 0278 1B68     		ldr	r3, [r3]
 475 027a 07F52972 		add	r2, r7, #676
 476 027e 1268     		ldr	r2, [r2]
 477              		.syntax unified
 478              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 479 0280 93FA22F2 		shadd16 r2, r3, r2
 480              	@ 0 "" 2
 481              		.thumb
 482              		.syntax unified
 483 0284 07F52873 		add	r3, r7, #672
 484 0288 1A60     		str	r2, [r3]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 485              		.loc 3 1740 9 discriminator 1
 486 028a 07F52873 		add	r3, r7, #672
 487 028e 1B68     		ldr	r3, [r3]
 488              	.LBE359:
 489              	.LBE358:
 490              		.loc 1 222 7 discriminator 1
 491 0290 C7F8EC33 		str	r3, [r7, #1004]
 223:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 224:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
ARM GAS  /tmp/ccn3Ohqt.s 			page 53


 225:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = read_q15x2 (pSi3);
 492              		.loc 1 225 9 discriminator 1
 493 0294 07F19803 		add	r3, r7, #152
 494 0298 1A68     		ldr	r2, [r3]
 495 029a 07F52B73 		add	r3, r7, #684
 496 029e 1A60     		str	r2, [r3]
 497 02a0 07F52B73 		add	r3, r7, #684
 498 02a4 1B68     		ldr	r3, [r3]
 499 02a6 1B68     		ldr	r3, [r3]	@ unaligned
 500 02a8 1A46     		mov	r2, r3
 501              	.LBB360:
 502              	.LBB361:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 503              		.loc 2 459 3 discriminator 1
 504 02aa 07F13403 		add	r3, r7, #52
 505 02ae 1A60     		str	r2, [r3]
 506              		.loc 2 461 10 discriminator 1
 507 02b0 07F13403 		add	r3, r7, #52
 508 02b4 1B68     		ldr	r3, [r3]
 509              	.LBE361:
 510              	.LBE360:
 511              		.loc 1 225 9 discriminator 1
 512 02b6 C7F8E033 		str	r3, [r7, #992]
 226:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
 513              		.loc 1 226 9 discriminator 1
 514 02ba D7F8E023 		ldr	r2, [r7, #992]
 515 02be 07F52E73 		add	r3, r7, #696
 516 02c2 1A60     		str	r2, [r3]
 517 02c4 07F52D73 		add	r3, r7, #692
 518 02c8 0022     		movs	r2, #0
 519 02ca 1A60     		str	r2, [r3]
 520              	.LBB362:
 521              	.LBB363:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 522              		.loc 3 1739 3 discriminator 1
 523 02cc 07F52E73 		add	r3, r7, #696
 524 02d0 1B68     		ldr	r3, [r3]
 525 02d2 07F52D72 		add	r2, r7, #692
 526 02d6 1268     		ldr	r2, [r2]
 527              		.syntax unified
 528              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 529 02d8 93FA22F2 		shadd16 r2, r3, r2
 530              	@ 0 "" 2
 531              		.thumb
 532              		.syntax unified
 533 02dc 07F52C73 		add	r3, r7, #688
 534 02e0 1A60     		str	r2, [r3]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 535              		.loc 3 1740 9 discriminator 1
 536 02e2 07F52C73 		add	r3, r7, #688
 537 02e6 1B68     		ldr	r3, [r3]
 538              	.LBE363:
 539              	.LBE362:
 540              		.loc 1 226 7 discriminator 1
 541 02e8 C7F8E033 		str	r3, [r7, #992]
 227:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
 542              		.loc 1 227 9 discriminator 1
ARM GAS  /tmp/ccn3Ohqt.s 			page 54


 543 02ec D7F8E023 		ldr	r2, [r7, #992]
 544 02f0 07F53173 		add	r3, r7, #708
 545 02f4 1A60     		str	r2, [r3]
 546 02f6 07F53073 		add	r3, r7, #704
 547 02fa 0022     		movs	r2, #0
 548 02fc 1A60     		str	r2, [r3]
 549              	.LBB364:
 550              	.LBB365:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 551              		.loc 3 1739 3 discriminator 1
 552 02fe 07F53173 		add	r3, r7, #708
 553 0302 1B68     		ldr	r3, [r3]
 554 0304 07F53072 		add	r2, r7, #704
 555 0308 1268     		ldr	r2, [r2]
 556              		.syntax unified
 557              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 558 030a 93FA22F2 		shadd16 r2, r3, r2
 559              	@ 0 "" 2
 560              		.thumb
 561              		.syntax unified
 562 030e 07F52F73 		add	r3, r7, #700
 563 0312 1A60     		str	r2, [r3]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 564              		.loc 3 1740 9 discriminator 1
 565 0314 07F52F73 		add	r3, r7, #700
 566 0318 1B68     		ldr	r3, [r3]
 567              	.LBE365:
 568              	.LBE364:
 569              		.loc 1 227 7 discriminator 1
 570 031a C7F8E033 		str	r3, [r7, #992]
 228:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 229:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed((yb + yd), (xb + xd) ) */
 230:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __QADD16(T, U);
 571              		.loc 1 230 9 discriminator 1
 572 031e D7F8EC13 		ldr	r1, [r7, #1004]
 573 0322 D7F8E023 		ldr	r2, [r7, #992]
 574 0326 07F53473 		add	r3, r7, #720
 575 032a 1960     		str	r1, [r3]
 576 032c 07F53373 		add	r3, r7, #716
 577 0330 1A60     		str	r2, [r3]
 578              	.LBB366:
 579              	.LBB367:
1731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 580              		.loc 3 1731 3 discriminator 1
 581 0332 07F53473 		add	r3, r7, #720
 582 0336 1B68     		ldr	r3, [r3]
 583 0338 07F53372 		add	r2, r7, #716
 584 033c 1268     		ldr	r2, [r2]
 585              		.syntax unified
 586              	@ 1731 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 587 033e 93FA12F2 		qadd16 r2, r3, r2
 588              	@ 0 "" 2
 589              		.thumb
 590              		.syntax unified
 591 0342 07F53273 		add	r3, r7, #712
 592 0346 1A60     		str	r2, [r3]
1732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccn3Ohqt.s 			page 55


 593              		.loc 3 1732 9 discriminator 1
 594 0348 07F53273 		add	r3, r7, #712
 595 034c 1B68     		ldr	r3, [r3]
 596              	.LBE367:
 597              	.LBE366:
 598              		.loc 1 230 7 discriminator 1
 599 034e C7F8EC33 		str	r3, [r7, #1004]
 231:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 232:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 sample */
 233:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xa' = xa + xb + xc + xd */
 234:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* ya' = ya + yb + yc + yd */
 235:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&pSi0, __SHADD16(R, T));
 600              		.loc 1 235 28 discriminator 1
 601 0352 D7F8E413 		ldr	r1, [r7, #996]
 602 0356 D7F8EC23 		ldr	r2, [r7, #1004]
 603 035a 07F53773 		add	r3, r7, #732
 604 035e 1960     		str	r1, [r3]
 605 0360 07F53673 		add	r3, r7, #728
 606 0364 1A60     		str	r2, [r3]
 607              	.LBB368:
 608              	.LBB369:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 609              		.loc 3 1739 3 discriminator 1
 610 0366 07F53773 		add	r3, r7, #732
 611 036a 1B68     		ldr	r3, [r3]
 612 036c 07F53672 		add	r2, r7, #728
 613 0370 1268     		ldr	r2, [r2]
 614              		.syntax unified
 615              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 616 0372 93FA22F2 		shadd16 r2, r3, r2
 617              	@ 0 "" 2
 618              		.thumb
 619              		.syntax unified
 620 0376 07F53573 		add	r3, r7, #724
 621 037a 1A60     		str	r2, [r3]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 622              		.loc 3 1740 9 discriminator 1
 623 037c 07F53573 		add	r3, r7, #724
 624 0380 1B68     		ldr	r3, [r3]
 625              	.LBE369:
 626              	.LBE368:
 627              		.loc 1 235 5 discriminator 1
 628 0382 1946     		mov	r1, r3
 629 0384 07F53973 		add	r3, r7, #740
 630 0388 07F1A402 		add	r2, r7, #164
 631 038c 1A60     		str	r2, [r3]
 632 038e 07F53873 		add	r3, r7, #736
 633 0392 1960     		str	r1, [r3]
 634              	.LBB370:
 635              	.LBB371:
 462:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 463:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 464:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 465:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer and increment pointer afterwards.
 466:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 467:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 468:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
ARM GAS  /tmp/ccn3Ohqt.s 			page 56


 469:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2_ia (
 470:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 471:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 472:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 473:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, *pQ15, 4);
 475:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 476:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 477:./Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 478:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 479:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 480:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 481:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer and decrement pointer afterwards.
 482:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 483:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 484:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 485:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2_da (
 486:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 487:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 488:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 489:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 490:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, *pQ15, 4);
 491:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 -= 2;
 492:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 493:./Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 494:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 495:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 496:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 497:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Write 2 Q15 to Q15 pointer and increment pointer afterwards.
 498:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 499:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     value     Q31 value
 500:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        none
 501:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 502:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE void write_q15x2_ia (
 503:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15,
 504:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t    value)
 505:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 506:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val = value;
 636              		.loc 2 506 9 discriminator 1
 637 0394 07F13003 		add	r3, r7, #48
 638 0398 07F53872 		add	r2, r7, #736
 639 039c 1268     		ldr	r2, [r2]
 640 039e 1A60     		str	r2, [r3]
 507:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 508:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (*pQ15, &val, 4);
 641              		.loc 2 508 3 discriminator 1
 642 03a0 07F53973 		add	r3, r7, #740
 643 03a4 1B68     		ldr	r3, [r3]
 644 03a6 1B68     		ldr	r3, [r3]
 645 03a8 07F13002 		add	r2, r7, #48
 646 03ac 1268     		ldr	r2, [r2]
 647 03ae 1A60     		str	r2, [r3]	@ unaligned
 509:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 648              		.loc 2 509 9 discriminator 1
 649 03b0 07F53973 		add	r3, r7, #740
 650 03b4 1B68     		ldr	r3, [r3]
 651 03b6 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccn3Ohqt.s 			page 57


 652 03b8 1A1D     		adds	r2, r3, #4
 653 03ba 07F53973 		add	r3, r7, #740
 654 03be 1B68     		ldr	r3, [r3]
 655 03c0 1A60     		str	r2, [r3]
 510:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 656              		.loc 2 510 1 discriminator 1
 657 03c2 00BF     		nop
 658              	.LBE371:
 659              	.LBE370:
 236:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 237:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya + yc) - (yb + yd), (xa + xc)- (xb + xd)) */
 238:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QSUB16(R, T);
 660              		.loc 1 238 9 discriminator 1
 661 03c4 D7F8E413 		ldr	r1, [r7, #996]
 662 03c8 D7F8EC23 		ldr	r2, [r7, #1004]
 663 03cc 07F53C73 		add	r3, r7, #752
 664 03d0 1960     		str	r1, [r3]
 665 03d2 07F53B73 		add	r3, r7, #748
 666 03d6 1A60     		str	r2, [r3]
 667              	.LBB372:
 668              	.LBB373:
1779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 669              		.loc 3 1779 3 discriminator 1
 670 03d8 07F53C73 		add	r3, r7, #752
 671 03dc 1B68     		ldr	r3, [r3]
 672 03de 07F53B72 		add	r2, r7, #748
 673 03e2 1268     		ldr	r2, [r2]
 674              		.syntax unified
 675              	@ 1779 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 676 03e4 D3FA12F2 		qsub16 r2, r3, r2
 677              	@ 0 "" 2
 678              		.thumb
 679              		.syntax unified
 680 03e8 07F53A73 		add	r3, r7, #744
 681 03ec 1A60     		str	r2, [r3]
 682              		.loc 3 1780 9 discriminator 1
 683 03ee 07F53A73 		add	r3, r7, #744
 684 03f2 1B68     		ldr	r3, [r3]
 685              	.LBE373:
 686              	.LBE372:
 687              		.loc 1 238 7 discriminator 1
 688 03f4 C7F8E433 		str	r3, [r7, #996]
 239:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 240:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co2 & si2 are read from SIMD Coefficient pointer */
 241:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     C2 = read_q15x2 ((q15_t *) pCoef16 + (4U * ic));
 689              		.loc 1 241 10 discriminator 1
 690 03f8 D7F80034 		ldr	r3, [r7, #1024]
 691 03fc DB00     		lsls	r3, r3, #3
 692 03fe 3A1D     		adds	r2, r7, #4
 693 0400 1268     		ldr	r2, [r2]
 694 0402 1A44     		add	r2, r2, r3
 695 0404 07F53D73 		add	r3, r7, #756
 696 0408 1A60     		str	r2, [r3]
 697 040a 07F53D73 		add	r3, r7, #756
 698 040e 1B68     		ldr	r3, [r3]
 699 0410 1B68     		ldr	r3, [r3]	@ unaligned
 700 0412 1A46     		mov	r2, r3
ARM GAS  /tmp/ccn3Ohqt.s 			page 58


 701              	.LBB374:
 702              	.LBB375:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 703              		.loc 2 459 3 discriminator 1
 704 0414 07F12C03 		add	r3, r7, #44
 705 0418 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 706              		.loc 2 461 10 discriminator 1
 707 041a 07F12C03 		add	r3, r7, #44
 708 041e 1B68     		ldr	r3, [r3]
 709              	.LBE375:
 710              	.LBE374:
 711              		.loc 1 241 10 discriminator 1
 712 0420 C7F8DC33 		str	r3, [r7, #988]
 242:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 243:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 244:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
 245:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUAD(C2, R) >> 16U;
 713              		.loc 1 245 12 discriminator 1
 714 0424 D7F8DC13 		ldr	r1, [r7, #988]
 715 0428 D7F8E423 		ldr	r2, [r7, #996]
 716 042c 07F54073 		add	r3, r7, #768
 717 0430 1960     		str	r1, [r3]
 718 0432 07F53F73 		add	r3, r7, #764
 719 0436 1A60     		str	r2, [r3]
 720              	.LBB376:
 721              	.LBB377:
1781:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1782:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1783:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1784:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1785:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1786:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1787:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1788:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1789:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1790:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1791:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1792:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1793:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1794:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1795:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1796:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1797:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1798:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1799:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1800:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1801:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1802:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1803:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1804:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1805:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1806:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1807:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1808:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1809:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1810:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccn3Ohqt.s 			page 59


1811:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1812:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1813:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1814:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1815:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1816:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1817:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1818:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1819:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1820:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1821:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1822:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1823:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1824:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1825:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1826:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1827:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1828:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1829:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1830:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1831:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1832:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1833:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1834:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1835:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1836:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1837:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1838:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1839:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1840:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1841:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1842:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1843:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1844:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1845:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1846:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1847:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1848:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1849:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1850:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1851:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1852:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1853:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1854:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1855:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1856:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1857:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1858:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1859:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1860:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1861:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1862:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1863:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1864:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1865:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1866:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1867:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
ARM GAS  /tmp/ccn3Ohqt.s 			page 60


1868:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1869:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1870:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1871:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1872:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1873:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1874:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1875:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1876:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1877:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1878:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1879:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1880:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1881:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1882:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1883:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1884:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1885:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1886:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1887:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1888:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1889:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1890:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1891:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1892:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1893:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1894:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1895:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1896:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1897:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1898:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1899:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1900:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1901:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1902:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1903:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1904:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1905:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1906:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1907:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1908:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1909:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1910:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1911:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1912:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1913:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1914:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1915:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1916:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1917:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1918:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1919:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
1920:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1921:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1922:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1923:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1924:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /tmp/ccn3Ohqt.s 			page 61


1925:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1926:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1927:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT16(ARG1,ARG2) \
1928:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1929:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1930:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1931:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1932:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1933:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1934:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT16(ARG1,ARG2) \
1935:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1936:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1937:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1938:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1939:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1940:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1941:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
1942:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1943:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1944:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1945:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1946:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1947:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1948:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1949:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1950:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1951:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1952:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1953:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1954:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1955:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1956:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1957:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
1958:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1959:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1960:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1961:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
1962:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1963:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1964:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1965:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
1966:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1967:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1968:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1969:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1970:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1971:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1972:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1973:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
1974:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1975:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1976:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1977:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 722              		.loc 3 1977 3 discriminator 1
 723 0438 07F54073 		add	r3, r7, #768
 724 043c 1B68     		ldr	r3, [r3]
 725 043e 07F53F72 		add	r2, r7, #764
ARM GAS  /tmp/ccn3Ohqt.s 			page 62


 726 0442 1268     		ldr	r2, [r2]
 727              		.syntax unified
 728              	@ 1977 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 729 0444 23FB02F2 		smuad r2, r3, r2
 730              	@ 0 "" 2
 731              		.thumb
 732              		.syntax unified
 733 0448 07F53E73 		add	r3, r7, #760
 734 044c 1A60     		str	r2, [r3]
1978:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 735              		.loc 3 1978 9 discriminator 1
 736 044e 07F53E73 		add	r3, r7, #760
 737 0452 1B68     		ldr	r3, [r3]
 738              	.LBE377:
 739              	.LBE376:
 740              		.loc 1 245 27 discriminator 1
 741 0454 1B0C     		lsrs	r3, r3, #16
 742              		.loc 1 245 10 discriminator 1
 743 0456 C7F8D833 		str	r3, [r7, #984]
 246:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
 247:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUSDX(C2, R);
 744              		.loc 1 247 12 discriminator 1
 745 045a D7F8DC33 		ldr	r3, [r7, #988]
 746 045e D7F8E423 		ldr	r2, [r7, #996]
 747 0462 C7F80C33 		str	r3, [r7, #780]
 748 0466 07F54273 		add	r3, r7, #776
 749 046a 1A60     		str	r2, [r3]
 750              	.LBB378:
 751              	.LBB379:
1979:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1980:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1981:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
1982:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1983:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1984:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1985:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1986:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1987:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1988:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1989:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
1990:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1991:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1992:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1995:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1996:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
1998:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
2000:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
2002:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
2003:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
2004:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)
2006:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccn3Ohqt.s 			page 63


2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   union llreg_u{
2008:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
2009:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint64_t w64;
2010:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } llr;
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   llr.w64 = acc;
2012:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2013:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (o
2015:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
2016:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (o
2017:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
2018:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(llr.w64);
2020:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
2021:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)
2023:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   union llreg_u{
2025:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
2026:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint64_t w64;
2027:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } llr;
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   llr.w64 = acc;
2029:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2030:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (
2032:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
2033:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (
2034:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
2035:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2036:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(llr.w64);
2037:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
2038:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2039:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)
2040:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
2041:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
2042:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2043:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2044:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
2045:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
2046:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2047:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)
2048:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
2049:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
2050:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2051:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 752              		.loc 3 2051 3 discriminator 1
 753 046c D7F80C33 		ldr	r3, [r7, #780]
 754 0470 07F54272 		add	r2, r7, #776
 755 0474 1268     		ldr	r2, [r2]
 756              		.syntax unified
 757              	@ 2051 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 758 0476 43FB12F2 		smusdx r2, r3, r2
 759              	@ 0 "" 2
 760              		.thumb
 761              		.syntax unified
 762 047a 07F54173 		add	r3, r7, #772
 763 047e 1A60     		str	r2, [r3]
ARM GAS  /tmp/ccn3Ohqt.s 			page 64


2052:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 764              		.loc 3 2052 9 discriminator 1
 765 0480 07F54173 		add	r3, r7, #772
 766 0484 1B68     		ldr	r3, [r3]
 767              	.LBE379:
 768              	.LBE378:
 769              		.loc 1 247 10 discriminator 1
 770 0486 C7F8D433 		str	r3, [r7, #980]
 248:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 249:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
 250:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUSDX(R, C2) >> 16U;
 251:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
 252:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUAD(C2, R);
 253:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 254:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 255:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 */
 256:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed(yb, xb) */
 257:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = read_q15x2 (pSi1);
 771              		.loc 1 257 9 discriminator 1
 772 048a 07F1A003 		add	r3, r7, #160
 773 048e 1B68     		ldr	r3, [r3]
 774 0490 C7F81033 		str	r3, [r7, #784]
 775 0494 D7F81033 		ldr	r3, [r7, #784]
 776 0498 1B68     		ldr	r3, [r3]	@ unaligned
 777 049a 1A46     		mov	r2, r3
 778              	.LBB380:
 779              	.LBB381:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 780              		.loc 2 459 3 discriminator 1
 781 049c 07F12803 		add	r3, r7, #40
 782 04a0 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 783              		.loc 2 461 10 discriminator 1
 784 04a2 07F12803 		add	r3, r7, #40
 785 04a6 1B68     		ldr	r3, [r3]
 786              	.LBE381:
 787              	.LBE380:
 788              		.loc 1 257 9 discriminator 1
 789 04a8 C7F8EC33 		str	r3, [r7, #1004]
 258:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 790              		.loc 1 258 9 discriminator 1
 791 04ac D7F8EC33 		ldr	r3, [r7, #1004]
 792 04b0 C7F81C33 		str	r3, [r7, #796]
 793 04b4 0023     		movs	r3, #0
 794 04b6 C7F81833 		str	r3, [r7, #792]
 795              	.LBB382:
 796              	.LBB383:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 797              		.loc 3 1739 3 discriminator 1
 798 04ba D7F81C33 		ldr	r3, [r7, #796]
 799 04be D7F81823 		ldr	r2, [r7, #792]
 800              		.syntax unified
 801              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 802 04c2 93FA22F3 		shadd16 r3, r3, r2
 803              	@ 0 "" 2
 804              		.thumb
 805              		.syntax unified
ARM GAS  /tmp/ccn3Ohqt.s 			page 65


 806 04c6 C7F81433 		str	r3, [r7, #788]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 807              		.loc 3 1740 9 discriminator 1
 808 04ca D7F81433 		ldr	r3, [r7, #788]
 809              	.LBE383:
 810              	.LBE382:
 811              		.loc 1 258 7 discriminator 1
 812 04ce C7F8EC33 		str	r3, [r7, #1004]
 259:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 813              		.loc 1 259 9 discriminator 1
 814 04d2 D7F8EC33 		ldr	r3, [r7, #1004]
 815 04d6 C7F82833 		str	r3, [r7, #808]
 816 04da 0023     		movs	r3, #0
 817 04dc C7F82433 		str	r3, [r7, #804]
 818              	.LBB384:
 819              	.LBB385:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 820              		.loc 3 1739 3 discriminator 1
 821 04e0 D7F82833 		ldr	r3, [r7, #808]
 822 04e4 D7F82423 		ldr	r2, [r7, #804]
 823              		.syntax unified
 824              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 825 04e8 93FA22F3 		shadd16 r3, r3, r2
 826              	@ 0 "" 2
 827              		.thumb
 828              		.syntax unified
 829 04ec C7F82033 		str	r3, [r7, #800]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 830              		.loc 3 1740 9 discriminator 1
 831 04f0 D7F82033 		ldr	r3, [r7, #800]
 832              	.LBE385:
 833              	.LBE384:
 834              		.loc 1 259 7 discriminator 1
 835 04f4 C7F8EC33 		str	r3, [r7, #1004]
 260:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 261:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing the butterfly processed i0 + fftLen/4 sample */
 262:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xc', yc') in little endian format */
 263:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&pSi1, (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 836              		.loc 1 263 28 discriminator 1
 837 04f8 D7F8D423 		ldr	r2, [r7, #980]
 838 04fc C14B     		ldr	r3, .L87
 839 04fe 1340     		ands	r3, r3, r2
 840              		.loc 1 263 66 discriminator 1
 841 0500 D7F8D823 		ldr	r2, [r7, #984]
 842 0504 92B2     		uxth	r2, r2
 843              		.loc 1 263 5 discriminator 1
 844 0506 1343     		orrs	r3, r3, r2
 845 0508 07F1A002 		add	r2, r7, #160
 846 050c C7F83023 		str	r2, [r7, #816]
 847 0510 C7F82C33 		str	r3, [r7, #812]
 848              	.LBB386:
 849              	.LBB387:
 506:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 850              		.loc 2 506 9 discriminator 1
 851 0514 07F12403 		add	r3, r7, #36
 852 0518 D7F82C23 		ldr	r2, [r7, #812]
 853 051c 1A60     		str	r2, [r3]
ARM GAS  /tmp/ccn3Ohqt.s 			page 66


 508:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 854              		.loc 2 508 3 discriminator 1
 855 051e D7F83033 		ldr	r3, [r7, #816]
 856 0522 1B68     		ldr	r3, [r3]
 857 0524 07F12402 		add	r2, r7, #36
 858 0528 1268     		ldr	r2, [r2]
 859 052a 1A60     		str	r2, [r3]	@ unaligned
 509:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 860              		.loc 2 509 9 discriminator 1
 861 052c D7F83033 		ldr	r3, [r7, #816]
 862 0530 1B68     		ldr	r3, [r3]
 863 0532 1A1D     		adds	r2, r3, #4
 864 0534 D7F83033 		ldr	r3, [r7, #816]
 865 0538 1A60     		str	r2, [r3]
 866              		.loc 2 510 1 discriminator 1
 867 053a 00BF     		nop
 868              	.LBE387:
 869              	.LBE386:
 264:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 265:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly calculations */
 266:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* U = packed(yd, xd) */
 267:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = read_q15x2 (pSi3);
 870              		.loc 1 267 9 discriminator 1
 871 053c 07F19803 		add	r3, r7, #152
 872 0540 1B68     		ldr	r3, [r3]
 873 0542 C7F83433 		str	r3, [r7, #820]
 874 0546 D7F83433 		ldr	r3, [r7, #820]
 875 054a 1B68     		ldr	r3, [r3]	@ unaligned
 876 054c 1A46     		mov	r2, r3
 877              	.LBB388:
 878              	.LBB389:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 879              		.loc 2 459 3 discriminator 1
 880 054e 07F12003 		add	r3, r7, #32
 881 0552 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 882              		.loc 2 461 10 discriminator 1
 883 0554 07F12003 		add	r3, r7, #32
 884 0558 1B68     		ldr	r3, [r3]
 885              	.LBE389:
 886              	.LBE388:
 887              		.loc 1 267 9 discriminator 1
 888 055a C7F8E033 		str	r3, [r7, #992]
 268:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
 889              		.loc 1 268 9 discriminator 1
 890 055e D7F8E033 		ldr	r3, [r7, #992]
 891 0562 C7F84033 		str	r3, [r7, #832]
 892 0566 0023     		movs	r3, #0
 893 0568 C7F83C33 		str	r3, [r7, #828]
 894              	.LBB390:
 895              	.LBB391:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 896              		.loc 3 1739 3 discriminator 1
 897 056c D7F84033 		ldr	r3, [r7, #832]
 898 0570 D7F83C23 		ldr	r2, [r7, #828]
 899              		.syntax unified
 900              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/ccn3Ohqt.s 			page 67


 901 0574 93FA22F3 		shadd16 r3, r3, r2
 902              	@ 0 "" 2
 903              		.thumb
 904              		.syntax unified
 905 0578 C7F83833 		str	r3, [r7, #824]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 906              		.loc 3 1740 9 discriminator 1
 907 057c D7F83833 		ldr	r3, [r7, #824]
 908              	.LBE391:
 909              	.LBE390:
 910              		.loc 1 268 7 discriminator 1
 911 0580 C7F8E033 		str	r3, [r7, #992]
 269:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
 912              		.loc 1 269 9 discriminator 1
 913 0584 D7F8E033 		ldr	r3, [r7, #992]
 914 0588 C7F84C33 		str	r3, [r7, #844]
 915 058c 0023     		movs	r3, #0
 916 058e C7F84833 		str	r3, [r7, #840]
 917              	.LBB392:
 918              	.LBB393:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 919              		.loc 3 1739 3 discriminator 1
 920 0592 D7F84C33 		ldr	r3, [r7, #844]
 921 0596 D7F84823 		ldr	r2, [r7, #840]
 922              		.syntax unified
 923              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 924 059a 93FA22F3 		shadd16 r3, r3, r2
 925              	@ 0 "" 2
 926              		.thumb
 927              		.syntax unified
 928 059e C7F84433 		str	r3, [r7, #836]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 929              		.loc 3 1740 9 discriminator 1
 930 05a2 D7F84433 		ldr	r3, [r7, #836]
 931              	.LBE393:
 932              	.LBE392:
 933              		.loc 1 269 7 discriminator 1
 934 05a6 C7F8E033 		str	r3, [r7, #992]
 270:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 271:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed(yb-yd, xb-xd) */
 272:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __QSUB16(T, U);
 935              		.loc 1 272 9 discriminator 1
 936 05aa D7F8EC23 		ldr	r2, [r7, #1004]
 937 05ae D7F8E033 		ldr	r3, [r7, #992]
 938 05b2 C7F85823 		str	r2, [r7, #856]
 939 05b6 C7F85433 		str	r3, [r7, #852]
 940              	.LBB394:
 941              	.LBB395:
1779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 942              		.loc 3 1779 3 discriminator 1
 943 05ba D7F85833 		ldr	r3, [r7, #856]
 944 05be D7F85423 		ldr	r2, [r7, #852]
 945              		.syntax unified
 946              	@ 1779 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 947 05c2 D3FA12F3 		qsub16 r3, r3, r2
 948              	@ 0 "" 2
 949              		.thumb
ARM GAS  /tmp/ccn3Ohqt.s 			page 68


 950              		.syntax unified
 951 05c6 C7F85033 		str	r3, [r7, #848]
1780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 952              		.loc 3 1780 9 discriminator 1
 953 05ca D7F85033 		ldr	r3, [r7, #848]
 954              	.LBE395:
 955              	.LBE394:
 956              		.loc 1 272 7 discriminator 1
 957 05ce C7F8EC33 		str	r3, [r7, #1004]
 273:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 274:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 275:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
 276:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QASX(S, T);
 958              		.loc 1 276 9 discriminator 1
 959 05d2 D7F8E823 		ldr	r2, [r7, #1000]
 960 05d6 D7F8EC33 		ldr	r3, [r7, #1004]
 961 05da C7F86423 		str	r2, [r7, #868]
 962 05de C7F86033 		str	r3, [r7, #864]
 963              	.LBB396:
 964              	.LBB397:
1827:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 965              		.loc 3 1827 3 discriminator 1
 966 05e2 D7F86433 		ldr	r3, [r7, #868]
 967 05e6 D7F86023 		ldr	r2, [r7, #864]
 968              		.syntax unified
 969              	@ 1827 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 970 05ea A3FA12F3 		qasx r3, r3, r2
 971              	@ 0 "" 2
 972              		.thumb
 973              		.syntax unified
 974 05ee C7F85C33 		str	r3, [r7, #860]
1828:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 975              		.loc 3 1828 9 discriminator 1
 976 05f2 D7F85C33 		ldr	r3, [r7, #860]
 977              	.LBE397:
 978              	.LBE396:
 979              		.loc 1 276 7 discriminator 1
 980 05f6 C7F8E433 		str	r3, [r7, #996]
 277:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
 278:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __QSAX(S, T);
 981              		.loc 1 278 9 discriminator 1
 982 05fa D7F8E823 		ldr	r2, [r7, #1000]
 983 05fe D7F8EC33 		ldr	r3, [r7, #1004]
 984 0602 C7F87023 		str	r2, [r7, #880]
 985 0606 C7F86C33 		str	r3, [r7, #876]
 986              	.LBB398:
 987              	.LBB399:
1875:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 988              		.loc 3 1875 3 discriminator 1
 989 060a D7F87033 		ldr	r3, [r7, #880]
 990 060e D7F86C23 		ldr	r2, [r7, #876]
 991              		.syntax unified
 992              	@ 1875 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 993 0612 E3FA12F3 		qsax r3, r3, r2
 994              	@ 0 "" 2
 995              		.thumb
 996              		.syntax unified
ARM GAS  /tmp/ccn3Ohqt.s 			page 69


 997 0616 C7F86833 		str	r3, [r7, #872]
1876:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 998              		.loc 3 1876 9 discriminator 1
 999 061a D7F86833 		ldr	r3, [r7, #872]
 1000              	.LBE399:
 1001              	.LBE398:
 1002              		.loc 1 278 7 discriminator 1
 1003 061e C7F8E833 		str	r3, [r7, #1000]
 279:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 280:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
 281:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QSAX(S, T);
 282:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
 283:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __QASX(S, T);
 284:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 285:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 286:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co1 & si1 are read from SIMD Coefficient pointer */
 287:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     C1 = read_q15x2 ((q15_t *) pCoef16 + (2U * ic));
 1004              		.loc 1 287 10 discriminator 1
 1005 0622 D7F80034 		ldr	r3, [r7, #1024]
 1006 0626 9B00     		lsls	r3, r3, #2
 1007 0628 3A1D     		adds	r2, r7, #4
 1008 062a 1268     		ldr	r2, [r2]
 1009 062c 1344     		add	r3, r3, r2
 1010 062e C7F87433 		str	r3, [r7, #884]
 1011 0632 D7F87433 		ldr	r3, [r7, #884]
 1012 0636 1B68     		ldr	r3, [r3]	@ unaligned
 1013 0638 1A46     		mov	r2, r3
 1014              	.LBB400:
 1015              	.LBB401:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1016              		.loc 2 459 3 discriminator 1
 1017 063a 07F11C03 		add	r3, r7, #28
 1018 063e 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1019              		.loc 2 461 10 discriminator 1
 1020 0640 07F11C03 		add	r3, r7, #28
 1021 0644 1B68     		ldr	r3, [r3]
 1022              	.LBE401:
 1023              	.LBE400:
 1024              		.loc 1 287 10 discriminator 1
 1025 0646 C7F8D033 		str	r3, [r7, #976]
 288:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly process for the i0+fftLen/2 sample */
 289:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 290:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 291:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
 292:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUAD(C1, S) >> 16U;
 1026              		.loc 1 292 12 discriminator 1
 1027 064a D7F8D023 		ldr	r2, [r7, #976]
 1028 064e D7F8E833 		ldr	r3, [r7, #1000]
 1029 0652 C7F88023 		str	r2, [r7, #896]
 1030 0656 C7F87C33 		str	r3, [r7, #892]
 1031              	.LBB402:
 1032              	.LBB403:
1977:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1033              		.loc 3 1977 3 discriminator 1
 1034 065a D7F88033 		ldr	r3, [r7, #896]
 1035 065e D7F87C23 		ldr	r2, [r7, #892]
ARM GAS  /tmp/ccn3Ohqt.s 			page 70


 1036              		.syntax unified
 1037              	@ 1977 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1038 0662 23FB02F3 		smuad r3, r3, r2
 1039              	@ 0 "" 2
 1040              		.thumb
 1041              		.syntax unified
 1042 0666 C7F87833 		str	r3, [r7, #888]
1978:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1043              		.loc 3 1978 9 discriminator 1
 1044 066a D7F87833 		ldr	r3, [r7, #888]
 1045              	.LBE403:
 1046              	.LBE402:
 1047              		.loc 1 292 27 discriminator 1
 1048 066e 1B0C     		lsrs	r3, r3, #16
 1049              		.loc 1 292 10 discriminator 1
 1050 0670 C7F8D833 		str	r3, [r7, #984]
 293:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
 294:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUSDX(C1, S);
 1051              		.loc 1 294 12 discriminator 1
 1052 0674 D7F8D023 		ldr	r2, [r7, #976]
 1053 0678 D7F8E833 		ldr	r3, [r7, #1000]
 1054 067c C7F88C23 		str	r2, [r7, #908]
 1055 0680 C7F88833 		str	r3, [r7, #904]
 1056              	.LBB404:
 1057              	.LBB405:
2051:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1058              		.loc 3 2051 3 discriminator 1
 1059 0684 D7F88C33 		ldr	r3, [r7, #908]
 1060 0688 D7F88823 		ldr	r2, [r7, #904]
 1061              		.syntax unified
 1062              	@ 2051 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1063 068c 43FB12F3 		smusdx r3, r3, r2
 1064              	@ 0 "" 2
 1065              		.thumb
 1066              		.syntax unified
 1067 0690 C7F88433 		str	r3, [r7, #900]
 1068              		.loc 3 2052 9 discriminator 1
 1069 0694 D7F88433 		ldr	r3, [r7, #900]
 1070              	.LBE405:
 1071              	.LBE404:
 1072              		.loc 1 294 10 discriminator 1
 1073 0698 C7F8D433 		str	r3, [r7, #980]
 295:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 296:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
 297:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUSDX(S, C1) >> 16U;
 298:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
 299:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUAD(C1, S);
 300:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 301:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 302:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xb', yb') in little endian format */
 303:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&pSi2, ((out2) & 0xFFFF0000) | ((out1) & 0x0000FFFF));
 1074              		.loc 1 303 36 discriminator 1
 1075 069c D7F8D423 		ldr	r2, [r7, #980]
 1076 06a0 584B     		ldr	r3, .L87
 1077 06a2 1340     		ands	r3, r3, r2
 1078              		.loc 1 303 60 discriminator 1
 1079 06a4 D7F8D823 		ldr	r2, [r7, #984]
ARM GAS  /tmp/ccn3Ohqt.s 			page 71


 1080 06a8 92B2     		uxth	r2, r2
 1081              		.loc 1 303 50 discriminator 1
 1082 06aa 1343     		orrs	r3, r3, r2
 1083              		.loc 1 303 5 discriminator 1
 1084 06ac 1A46     		mov	r2, r3
 1085 06ae 07F19C03 		add	r3, r7, #156
 1086 06b2 C7F89433 		str	r3, [r7, #916]
 1087 06b6 C7F89023 		str	r2, [r7, #912]
 1088              	.LBB406:
 1089              	.LBB407:
 506:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1090              		.loc 2 506 9 discriminator 1
 1091 06ba 07F11803 		add	r3, r7, #24
 1092 06be D7F89023 		ldr	r2, [r7, #912]
 1093 06c2 1A60     		str	r2, [r3]
 508:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1094              		.loc 2 508 3 discriminator 1
 1095 06c4 D7F89433 		ldr	r3, [r7, #916]
 1096 06c8 1B68     		ldr	r3, [r3]
 1097 06ca 07F11802 		add	r2, r7, #24
 1098 06ce 1268     		ldr	r2, [r2]
 1099 06d0 1A60     		str	r2, [r3]	@ unaligned
 509:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1100              		.loc 2 509 9 discriminator 1
 1101 06d2 D7F89433 		ldr	r3, [r7, #916]
 1102 06d6 1B68     		ldr	r3, [r3]
 1103 06d8 1A1D     		adds	r2, r3, #4
 1104 06da D7F89433 		ldr	r3, [r7, #916]
 1105 06de 1A60     		str	r2, [r3]
 1106              		.loc 2 510 1 discriminator 1
 1107 06e0 00BF     		nop
 1108              	.LBE407:
 1109              	.LBE406:
 304:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 305:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co3 & si3 are read from SIMD Coefficient pointer */
 306:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     C3 = read_q15x2 ((q15_t *) pCoef16 + (6U * ic));
 1110              		.loc 1 306 10 discriminator 1
 1111 06e2 D7F80024 		ldr	r2, [r7, #1024]
 1112 06e6 1346     		mov	r3, r2
 1113 06e8 5B00     		lsls	r3, r3, #1
 1114 06ea 1344     		add	r3, r3, r2
 1115 06ec 9B00     		lsls	r3, r3, #2
 1116 06ee 1A46     		mov	r2, r3
 1117 06f0 3B1D     		adds	r3, r7, #4
 1118 06f2 1B68     		ldr	r3, [r3]
 1119 06f4 1344     		add	r3, r3, r2
 1120 06f6 C7F89833 		str	r3, [r7, #920]
 1121 06fa D7F89833 		ldr	r3, [r7, #920]
 1122 06fe 1B68     		ldr	r3, [r3]	@ unaligned
 1123 0700 1A46     		mov	r2, r3
 1124              	.LBB408:
 1125              	.LBB409:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1126              		.loc 2 459 3 discriminator 1
 1127 0702 07F11403 		add	r3, r7, #20
 1128 0706 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
ARM GAS  /tmp/ccn3Ohqt.s 			page 72


 1129              		.loc 2 461 10 discriminator 1
 1130 0708 07F11403 		add	r3, r7, #20
 1131 070c 1B68     		ldr	r3, [r3]
 1132              	.LBE409:
 1133              	.LBE408:
 1134              		.loc 1 306 10 discriminator 1
 1135 070e C7F8CC33 		str	r3, [r7, #972]
 307:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly process for the i0+3fftLen/4 sample */
 308:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 309:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 310:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3) */
 311:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUAD(C3, R) >> 16U;
 1136              		.loc 1 311 12 discriminator 1
 1137 0712 D7F8CC23 		ldr	r2, [r7, #972]
 1138 0716 D7F8E433 		ldr	r3, [r7, #996]
 1139 071a C7F8A423 		str	r2, [r7, #932]
 1140 071e C7F8A033 		str	r3, [r7, #928]
 1141              	.LBB410:
 1142              	.LBB411:
1977:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1143              		.loc 3 1977 3 discriminator 1
 1144 0722 D7F8A433 		ldr	r3, [r7, #932]
 1145 0726 D7F8A023 		ldr	r2, [r7, #928]
 1146              		.syntax unified
 1147              	@ 1977 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1148 072a 23FB02F3 		smuad r3, r3, r2
 1149              	@ 0 "" 2
 1150              		.thumb
 1151              		.syntax unified
 1152 072e C7F89C33 		str	r3, [r7, #924]
1978:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1153              		.loc 3 1978 9 discriminator 1
 1154 0732 D7F89C33 		ldr	r3, [r7, #924]
 1155              	.LBE411:
 1156              	.LBE410:
 1157              		.loc 1 311 27 discriminator 1
 1158 0736 1B0C     		lsrs	r3, r3, #16
 1159              		.loc 1 311 10 discriminator 1
 1160 0738 C7F8D833 		str	r3, [r7, #984]
 312:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3) */
 313:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUSDX(C3, R);
 1161              		.loc 1 313 12 discriminator 1
 1162 073c D7F8CC23 		ldr	r2, [r7, #972]
 1163 0740 D7F8E433 		ldr	r3, [r7, #996]
 1164 0744 C7F8B023 		str	r2, [r7, #944]
 1165 0748 C7F8AC33 		str	r3, [r7, #940]
 1166              	.LBB412:
 1167              	.LBB413:
2051:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1168              		.loc 3 2051 3 discriminator 1
 1169 074c D7F8B033 		ldr	r3, [r7, #944]
 1170 0750 D7F8AC23 		ldr	r2, [r7, #940]
 1171              		.syntax unified
 1172              	@ 2051 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1173 0754 43FB12F3 		smusdx r3, r3, r2
 1174              	@ 0 "" 2
 1175              		.thumb
ARM GAS  /tmp/ccn3Ohqt.s 			page 73


 1176              		.syntax unified
 1177 0758 C7F8A833 		str	r3, [r7, #936]
 1178              		.loc 3 2052 9 discriminator 1
 1179 075c D7F8A833 		ldr	r3, [r7, #936]
 1180              	.LBE413:
 1181              	.LBE412:
 1182              		.loc 1 313 10 discriminator 1
 1183 0760 C7F8D433 		str	r3, [r7, #980]
 314:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 315:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3) */
 316:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUSDX(R, C3) >> 16U;
 317:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3) */
 318:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUAD(C3, R);
 319:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 320:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 321:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xd', yd') in little endian format */
 322:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&pSi3, ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 1184              		.loc 1 322 36 discriminator 1
 1185 0764 D7F8D423 		ldr	r2, [r7, #980]
 1186 0768 264B     		ldr	r3, .L87
 1187 076a 1340     		ands	r3, r3, r2
 1188              		.loc 1 322 58 discriminator 1
 1189 076c D7F8D823 		ldr	r2, [r7, #984]
 1190 0770 92B2     		uxth	r2, r2
 1191              		.loc 1 322 50 discriminator 1
 1192 0772 1343     		orrs	r3, r3, r2
 1193              		.loc 1 322 5 discriminator 1
 1194 0774 1A46     		mov	r2, r3
 1195 0776 07F19803 		add	r3, r7, #152
 1196 077a C7F8B833 		str	r3, [r7, #952]
 1197 077e C7F8B423 		str	r2, [r7, #948]
 1198              	.LBB414:
 1199              	.LBB415:
 506:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1200              		.loc 2 506 9 discriminator 1
 1201 0782 07F11003 		add	r3, r7, #16
 1202 0786 D7F8B423 		ldr	r2, [r7, #948]
 1203 078a 1A60     		str	r2, [r3]
 508:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1204              		.loc 2 508 3 discriminator 1
 1205 078c D7F8B833 		ldr	r3, [r7, #952]
 1206 0790 1B68     		ldr	r3, [r3]
 1207 0792 07F11002 		add	r2, r7, #16
 1208 0796 1268     		ldr	r2, [r2]
 1209 0798 1A60     		str	r2, [r3]	@ unaligned
 509:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1210              		.loc 2 509 9 discriminator 1
 1211 079a D7F8B833 		ldr	r3, [r7, #952]
 1212 079e 1B68     		ldr	r3, [r3]
 1213 07a0 1A1D     		adds	r2, r3, #4
 1214 07a2 D7F8B833 		ldr	r3, [r7, #952]
 1215 07a6 1A60     		str	r2, [r3]
 1216              		.loc 2 510 1 discriminator 1
 1217 07a8 00BF     		nop
 1218              	.LBE415:
 1219              	.LBE414:
 323:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
ARM GAS  /tmp/ccn3Ohqt.s 			page 74


 324:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Twiddle coefficients index modifier */
 325:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = ic + twidCoefModifier;
 1220              		.loc 1 325 8 discriminator 1
 1221 07aa 3B46     		mov	r3, r7
 1222 07ac D7F80024 		ldr	r2, [r7, #1024]
 1223 07b0 1B68     		ldr	r3, [r3]
 1224 07b2 1344     		add	r3, r3, r2
 1225 07b4 C7F80034 		str	r3, [r7, #1024]
 326:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 327:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   } while (--j);
 1226              		.loc 1 327 3 discriminator 1
 1227 07b8 D7F8F833 		ldr	r3, [r7, #1016]
 1228 07bc 013B     		subs	r3, r3, #1
 1229 07be C7F8F833 		str	r3, [r7, #1016]
 1230 07c2 D7F8F833 		ldr	r3, [r7, #1016]
 1231 07c6 002B     		cmp	r3, #0
 1232 07c8 7FF461AC 		bne	.L42
 328:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 4.11(q11) format */
 329:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 330:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of first stage process */
 331:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 332:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 333:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* start of middle stage process */
 334:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 335:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Twiddle coefficients index modifier */
 336:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   twidCoefModifier <<= 2U;
 1233              		.loc 1 336 20
 1234 07cc 3B46     		mov	r3, r7
 1235 07ce 3A46     		mov	r2, r7
 1236 07d0 1268     		ldr	r2, [r2]
 1237 07d2 9200     		lsls	r2, r2, #2
 1238 07d4 1A60     		str	r2, [r3]
 337:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 338:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Calculation of Middle stage */
 339:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   for (k = fftLen / 4U; k > 4U; k >>= 2U)
 1239              		.loc 1 339 10
 1240 07d6 07F10803 		add	r3, r7, #8
 1241 07da 1B68     		ldr	r3, [r3]
 1242 07dc 9B08     		lsrs	r3, r3, #2
 1243 07de C7F8F433 		str	r3, [r7, #1012]
 1244              		.loc 1 339 3
 1245 07e2 4CE3     		b	.L43
 1246              	.L72:
 340:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 341:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Initializations for the middle stage */
 342:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     n1 = n2;
 1247              		.loc 1 342 8
 1248 07e4 D7F80434 		ldr	r3, [r7, #1028]
 1249 07e8 C7F8F033 		str	r3, [r7, #1008]
 343:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     n2 >>= 2U;
 1250              		.loc 1 343 8
 1251 07ec D7F80434 		ldr	r3, [r7, #1028]
 1252 07f0 9B08     		lsrs	r3, r3, #2
 1253 07f2 C7F80434 		str	r3, [r7, #1028]
 344:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = 0U;
 1254              		.loc 1 344 8
 1255 07f6 0023     		movs	r3, #0
ARM GAS  /tmp/ccn3Ohqt.s 			page 75


 1256 07f8 C7F80034 		str	r3, [r7, #1024]
 345:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 346:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     for (j = 0U; j <= (n2 - 1U); j++)
 1257              		.loc 1 346 12
 1258 07fc 0023     		movs	r3, #0
 1259 07fe C7F8F833 		str	r3, [r7, #1016]
 1260              		.loc 1 346 5
 1261 0802 2AE3     		b	.L44
 1262              	.L88:
 1263              		.align	2
 1264              	.L87:
 1265 0804 0000FFFF 		.word	-65536
 1266              	.L71:
 347:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 348:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  index calculation for the coefficients */
 349:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       C1 = read_q15x2 ((q15_t *) pCoef16 + (2U * ic));
 1267              		.loc 1 349 12
 1268 0808 D7F80034 		ldr	r3, [r7, #1024]
 1269 080c 9B00     		lsls	r3, r3, #2
 1270 080e 3A1D     		adds	r2, r7, #4
 1271 0810 1268     		ldr	r2, [r2]
 1272 0812 1A44     		add	r2, r2, r3
 1273 0814 07F50D73 		add	r3, r7, #564
 1274 0818 1A60     		str	r2, [r3]
 1275 081a 07F50D73 		add	r3, r7, #564
 1276 081e 1B68     		ldr	r3, [r3]
 1277 0820 1B68     		ldr	r3, [r3]	@ unaligned
 1278 0822 1A46     		mov	r2, r3
 1279              	.LBB416:
 1280              	.LBB417:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1281              		.loc 2 459 3
 1282 0824 07F14C03 		add	r3, r7, #76
 1283 0828 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1284              		.loc 2 461 10
 1285 082a 07F14C03 		add	r3, r7, #76
 1286 082e 1B68     		ldr	r3, [r3]
 1287              	.LBE417:
 1288              	.LBE416:
 1289              		.loc 1 349 12
 1290 0830 C7F8D033 		str	r3, [r7, #976]
 350:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       C2 = read_q15x2 ((q15_t *) pCoef16 + (4U * ic));
 1291              		.loc 1 350 12
 1292 0834 D7F80034 		ldr	r3, [r7, #1024]
 1293 0838 DB00     		lsls	r3, r3, #3
 1294 083a 3A1D     		adds	r2, r7, #4
 1295 083c 1268     		ldr	r2, [r2]
 1296 083e 1A44     		add	r2, r2, r3
 1297 0840 07F50E73 		add	r3, r7, #568
 1298 0844 1A60     		str	r2, [r3]
 1299 0846 07F50E73 		add	r3, r7, #568
 1300 084a 1B68     		ldr	r3, [r3]
 1301 084c 1B68     		ldr	r3, [r3]	@ unaligned
 1302 084e 1A46     		mov	r2, r3
 1303              	.LBB418:
 1304              	.LBB419:
ARM GAS  /tmp/ccn3Ohqt.s 			page 76


 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1305              		.loc 2 459 3
 1306 0850 07F14803 		add	r3, r7, #72
 1307 0854 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1308              		.loc 2 461 10
 1309 0856 07F14803 		add	r3, r7, #72
 1310 085a 1B68     		ldr	r3, [r3]
 1311              	.LBE419:
 1312              	.LBE418:
 1313              		.loc 1 350 12
 1314 085c C7F8DC33 		str	r3, [r7, #988]
 351:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       C3 = read_q15x2 ((q15_t *) pCoef16 + (6U * ic));
 1315              		.loc 1 351 12
 1316 0860 D7F80024 		ldr	r2, [r7, #1024]
 1317 0864 1346     		mov	r3, r2
 1318 0866 5B00     		lsls	r3, r3, #1
 1319 0868 1344     		add	r3, r3, r2
 1320 086a 9B00     		lsls	r3, r3, #2
 1321 086c 1A46     		mov	r2, r3
 1322 086e 3B1D     		adds	r3, r7, #4
 1323 0870 1B68     		ldr	r3, [r3]
 1324 0872 1A44     		add	r2, r2, r3
 1325 0874 07F50F73 		add	r3, r7, #572
 1326 0878 1A60     		str	r2, [r3]
 1327 087a 07F50F73 		add	r3, r7, #572
 1328 087e 1B68     		ldr	r3, [r3]
 1329 0880 1B68     		ldr	r3, [r3]	@ unaligned
 1330 0882 1A46     		mov	r2, r3
 1331              	.LBB420:
 1332              	.LBB421:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1333              		.loc 2 459 3
 1334 0884 07F14403 		add	r3, r7, #68
 1335 0888 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1336              		.loc 2 461 10
 1337 088a 07F14403 		add	r3, r7, #68
 1338 088e 1B68     		ldr	r3, [r3]
 1339              	.LBE421:
 1340              	.LBE420:
 1341              		.loc 1 351 12
 1342 0890 C7F8CC33 		str	r3, [r7, #972]
 352:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 353:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  Twiddle coefficients index modifier */
 354:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       ic = ic + twidCoefModifier;
 1343              		.loc 1 354 10
 1344 0894 3B46     		mov	r3, r7
 1345 0896 D7F80024 		ldr	r2, [r7, #1024]
 1346 089a 1B68     		ldr	r3, [r3]
 1347 089c 1344     		add	r3, r3, r2
 1348 089e C7F80034 		str	r3, [r7, #1024]
 355:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 356:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi0 = pSrc16 + 2 * j;
 1349              		.loc 1 356 21
 1350 08a2 D7F8F833 		ldr	r3, [r7, #1016]
 1351 08a6 9B00     		lsls	r3, r3, #2
ARM GAS  /tmp/ccn3Ohqt.s 			page 77


 1352 08a8 07F10C02 		add	r2, r7, #12
 1353 08ac 1268     		ldr	r2, [r2]
 1354 08ae 1A44     		add	r2, r2, r3
 1355              		.loc 1 356 12
 1356 08b0 07F1A403 		add	r3, r7, #164
 1357 08b4 1A60     		str	r2, [r3]
 357:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi1 = pSi0 + 2 * n2;
 1358              		.loc 1 357 19
 1359 08b6 07F1A403 		add	r3, r7, #164
 1360 08ba 1A68     		ldr	r2, [r3]
 1361 08bc D7F80434 		ldr	r3, [r7, #1028]
 1362 08c0 9B00     		lsls	r3, r3, #2
 1363 08c2 1A44     		add	r2, r2, r3
 1364              		.loc 1 357 12
 1365 08c4 07F1A003 		add	r3, r7, #160
 1366 08c8 1A60     		str	r2, [r3]
 358:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi2 = pSi1 + 2 * n2;
 1367              		.loc 1 358 19
 1368 08ca 07F1A003 		add	r3, r7, #160
 1369 08ce 1A68     		ldr	r2, [r3]
 1370 08d0 D7F80434 		ldr	r3, [r7, #1028]
 1371 08d4 9B00     		lsls	r3, r3, #2
 1372 08d6 1A44     		add	r2, r2, r3
 1373              		.loc 1 358 12
 1374 08d8 07F19C03 		add	r3, r7, #156
 1375 08dc 1A60     		str	r2, [r3]
 359:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi3 = pSi2 + 2 * n2;
 1376              		.loc 1 359 19
 1377 08de 07F19C03 		add	r3, r7, #156
 1378 08e2 1A68     		ldr	r2, [r3]
 1379 08e4 D7F80434 		ldr	r3, [r7, #1028]
 1380 08e8 9B00     		lsls	r3, r3, #2
 1381 08ea 1A44     		add	r2, r2, r3
 1382              		.loc 1 359 12
 1383 08ec 07F19803 		add	r3, r7, #152
 1384 08f0 1A60     		str	r2, [r3]
 360:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 361:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  Butterfly implementation */
 362:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       for (i0 = j; i0 < fftLen; i0 += n1)
 1385              		.loc 1 362 15
 1386 08f2 D7F8F833 		ldr	r3, [r7, #1016]
 1387 08f6 C7F8FC33 		str	r3, [r7, #1020]
 1388              		.loc 1 362 7
 1389 08fa A1E2     		b	.L48
 1390              	.L70:
 363:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 364:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0, i0+fftLen/2 inputs */
 365:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read ya (real), xa(imag) input */
 366:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T = read_q15x2 (pSi0);
 1391              		.loc 1 366 13 discriminator 3
 1392 08fc 07F1A403 		add	r3, r7, #164
 1393 0900 1A68     		ldr	r2, [r3]
 1394 0902 07F5A473 		add	r3, r7, #328
 1395 0906 1A60     		str	r2, [r3]
 1396 0908 07F5A473 		add	r3, r7, #328
 1397 090c 1B68     		ldr	r3, [r3]
 1398 090e 1B68     		ldr	r3, [r3]	@ unaligned
ARM GAS  /tmp/ccn3Ohqt.s 			page 78


 1399 0910 1A46     		mov	r2, r3
 1400              	.LBB422:
 1401              	.LBB423:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1402              		.loc 2 459 3 discriminator 3
 1403 0912 07F17403 		add	r3, r7, #116
 1404 0916 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1405              		.loc 2 461 10 discriminator 3
 1406 0918 07F17403 		add	r3, r7, #116
 1407 091c 1B68     		ldr	r3, [r3]
 1408              	.LBE423:
 1409              	.LBE422:
 1410              		.loc 1 366 13 discriminator 3
 1411 091e C7F8EC33 		str	r3, [r7, #1004]
 367:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 368:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yc (real), xc(imag) input */
 369:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S = read_q15x2 (pSi2);
 1412              		.loc 1 369 13 discriminator 3
 1413 0922 07F19C03 		add	r3, r7, #156
 1414 0926 1A68     		ldr	r2, [r3]
 1415 0928 07F5A673 		add	r3, r7, #332
 1416 092c 1A60     		str	r2, [r3]
 1417 092e 07F5A673 		add	r3, r7, #332
 1418 0932 1B68     		ldr	r3, [r3]
 1419 0934 1B68     		ldr	r3, [r3]	@ unaligned
 1420 0936 1A46     		mov	r2, r3
 1421              	.LBB424:
 1422              	.LBB425:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1423              		.loc 2 459 3 discriminator 3
 1424 0938 07F17003 		add	r3, r7, #112
 1425 093c 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1426              		.loc 2 461 10 discriminator 3
 1427 093e 07F17003 		add	r3, r7, #112
 1428 0942 1B68     		ldr	r3, [r3]
 1429              	.LBE425:
 1430              	.LBE424:
 1431              		.loc 1 369 13 discriminator 3
 1432 0944 C7F8E833 		str	r3, [r7, #1000]
 370:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 371:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R = packed( (ya + yc), (xa + xc)) */
 372:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R = __QADD16(T, S);
 1433              		.loc 1 372 13 discriminator 3
 1434 0948 D7F8EC13 		ldr	r1, [r7, #1004]
 1435 094c D7F8E823 		ldr	r2, [r7, #1000]
 1436 0950 07F5AC73 		add	r3, r7, #344
 1437 0954 1960     		str	r1, [r3]
 1438 0956 07F5AA73 		add	r3, r7, #340
 1439 095a 1A60     		str	r2, [r3]
 1440              	.LBB426:
 1441              	.LBB427:
1731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1442              		.loc 3 1731 3 discriminator 3
 1443 095c 07F5AC73 		add	r3, r7, #344
 1444 0960 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccn3Ohqt.s 			page 79


 1445 0962 07F5AA72 		add	r2, r7, #340
 1446 0966 1268     		ldr	r2, [r2]
 1447              		.syntax unified
 1448              	@ 1731 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1449 0968 93FA12F2 		qadd16 r2, r3, r2
 1450              	@ 0 "" 2
 1451              		.thumb
 1452              		.syntax unified
 1453 096c 07F5A873 		add	r3, r7, #336
 1454 0970 1A60     		str	r2, [r3]
1732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1455              		.loc 3 1732 9 discriminator 3
 1456 0972 07F5A873 		add	r3, r7, #336
 1457 0976 1B68     		ldr	r3, [r3]
 1458              	.LBE427:
 1459              	.LBE426:
 1460              		.loc 1 372 11 discriminator 3
 1461 0978 C7F8E433 		str	r3, [r7, #996]
 373:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 374:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S = packed((ya - yc), (xa - xc)) */
 375:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S = __QSUB16(T, S);
 1462              		.loc 1 375 13 discriminator 3
 1463 097c D7F8EC13 		ldr	r1, [r7, #1004]
 1464 0980 D7F8E823 		ldr	r2, [r7, #1000]
 1465 0984 07F5B273 		add	r3, r7, #356
 1466 0988 1960     		str	r1, [r3]
 1467 098a 07F5B073 		add	r3, r7, #352
 1468 098e 1A60     		str	r2, [r3]
 1469              	.LBB428:
 1470              	.LBB429:
1779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1471              		.loc 3 1779 3 discriminator 3
 1472 0990 07F5B273 		add	r3, r7, #356
 1473 0994 1B68     		ldr	r3, [r3]
 1474 0996 07F5B072 		add	r2, r7, #352
 1475 099a 1268     		ldr	r2, [r2]
 1476              		.syntax unified
 1477              	@ 1779 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1478 099c D3FA12F2 		qsub16 r2, r3, r2
 1479              	@ 0 "" 2
 1480              		.thumb
 1481              		.syntax unified
 1482 09a0 07F5AE73 		add	r3, r7, #348
 1483 09a4 1A60     		str	r2, [r3]
1780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1484              		.loc 3 1780 9 discriminator 3
 1485 09a6 07F5AE73 		add	r3, r7, #348
 1486 09aa 1B68     		ldr	r3, [r3]
 1487              	.LBE429:
 1488              	.LBE428:
 1489              		.loc 1 375 11 discriminator 3
 1490 09ac C7F8E833 		str	r3, [r7, #1000]
 376:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 377:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
 378:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yb (real), xb(imag) input */
 379:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T = read_q15x2 (pSi1);
 1491              		.loc 1 379 13 discriminator 3
ARM GAS  /tmp/ccn3Ohqt.s 			page 80


 1492 09b0 07F1A003 		add	r3, r7, #160
 1493 09b4 1A68     		ldr	r2, [r3]
 1494 09b6 07F5B473 		add	r3, r7, #360
 1495 09ba 1A60     		str	r2, [r3]
 1496 09bc 07F5B473 		add	r3, r7, #360
 1497 09c0 1B68     		ldr	r3, [r3]
 1498 09c2 1B68     		ldr	r3, [r3]	@ unaligned
 1499 09c4 1A46     		mov	r2, r3
 1500              	.LBB430:
 1501              	.LBB431:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1502              		.loc 2 459 3 discriminator 3
 1503 09c6 07F16C03 		add	r3, r7, #108
 1504 09ca 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1505              		.loc 2 461 10 discriminator 3
 1506 09cc 07F16C03 		add	r3, r7, #108
 1507 09d0 1B68     		ldr	r3, [r3]
 1508              	.LBE431:
 1509              	.LBE430:
 1510              		.loc 1 379 13 discriminator 3
 1511 09d2 C7F8EC33 		str	r3, [r7, #1004]
 380:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 381:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yd (real), xd(imag) input */
 382:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U = read_q15x2 (pSi3);
 1512              		.loc 1 382 13 discriminator 3
 1513 09d6 07F19803 		add	r3, r7, #152
 1514 09da 1A68     		ldr	r2, [r3]
 1515 09dc 07F5B673 		add	r3, r7, #364
 1516 09e0 1A60     		str	r2, [r3]
 1517 09e2 07F5B673 		add	r3, r7, #364
 1518 09e6 1B68     		ldr	r3, [r3]
 1519 09e8 1B68     		ldr	r3, [r3]	@ unaligned
 1520 09ea 1A46     		mov	r2, r3
 1521              	.LBB432:
 1522              	.LBB433:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1523              		.loc 2 459 3 discriminator 3
 1524 09ec 07F16803 		add	r3, r7, #104
 1525 09f0 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1526              		.loc 2 461 10 discriminator 3
 1527 09f2 07F16803 		add	r3, r7, #104
 1528 09f6 1B68     		ldr	r3, [r3]
 1529              	.LBE433:
 1530              	.LBE432:
 1531              		.loc 1 382 13 discriminator 3
 1532 09f8 C7F8E033 		str	r3, [r7, #992]
 383:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 384:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* T = packed( (yb + yd), (xb + xd)) */
 385:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T = __QADD16(T, U);
 1533              		.loc 1 385 13 discriminator 3
 1534 09fc D7F8EC13 		ldr	r1, [r7, #1004]
 1535 0a00 D7F8E023 		ldr	r2, [r7, #992]
 1536 0a04 07F5BC73 		add	r3, r7, #376
 1537 0a08 1960     		str	r1, [r3]
 1538 0a0a 07F5BA73 		add	r3, r7, #372
ARM GAS  /tmp/ccn3Ohqt.s 			page 81


 1539 0a0e 1A60     		str	r2, [r3]
 1540              	.LBB434:
 1541              	.LBB435:
1731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1542              		.loc 3 1731 3 discriminator 3
 1543 0a10 07F5BC73 		add	r3, r7, #376
 1544 0a14 1B68     		ldr	r3, [r3]
 1545 0a16 07F5BA72 		add	r2, r7, #372
 1546 0a1a 1268     		ldr	r2, [r2]
 1547              		.syntax unified
 1548              	@ 1731 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1549 0a1c 93FA12F2 		qadd16 r2, r3, r2
 1550              	@ 0 "" 2
 1551              		.thumb
 1552              		.syntax unified
 1553 0a20 07F5B873 		add	r3, r7, #368
 1554 0a24 1A60     		str	r2, [r3]
1732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1555              		.loc 3 1732 9 discriminator 3
 1556 0a26 07F5B873 		add	r3, r7, #368
 1557 0a2a 1B68     		ldr	r3, [r3]
 1558              	.LBE435:
 1559              	.LBE434:
 1560              		.loc 1 385 11 discriminator 3
 1561 0a2c C7F8EC33 		str	r3, [r7, #1004]
 386:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 387:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  writing the butterfly processed i0 sample */
 388:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 389:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xa' = xa + xb + xc + xd */
 390:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* ya' = ya + yb + yc + yd */
 391:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SHADD16(R, T);
 1562              		.loc 1 391 16 discriminator 3
 1563 0a30 D7F8E413 		ldr	r1, [r7, #996]
 1564 0a34 D7F8EC23 		ldr	r2, [r7, #1004]
 1565 0a38 07F5C273 		add	r3, r7, #388
 1566 0a3c 1960     		str	r1, [r3]
 1567 0a3e 07F5C073 		add	r3, r7, #384
 1568 0a42 1A60     		str	r2, [r3]
 1569              	.LBB436:
 1570              	.LBB437:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1571              		.loc 3 1739 3 discriminator 3
 1572 0a44 07F5C273 		add	r3, r7, #388
 1573 0a48 1B68     		ldr	r3, [r3]
 1574 0a4a 07F5C072 		add	r2, r7, #384
 1575 0a4e 1268     		ldr	r2, [r2]
 1576              		.syntax unified
 1577              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1578 0a50 93FA22F2 		shadd16 r2, r3, r2
 1579              	@ 0 "" 2
 1580              		.thumb
 1581              		.syntax unified
 1582 0a54 07F5BE73 		add	r3, r7, #380
 1583 0a58 1A60     		str	r2, [r3]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1584              		.loc 3 1740 9 discriminator 3
 1585 0a5a 07F5BE73 		add	r3, r7, #380
ARM GAS  /tmp/ccn3Ohqt.s 			page 82


 1586 0a5e 1B68     		ldr	r3, [r3]
 1587              	.LBE437:
 1588              	.LBE436:
 1589              		.loc 1 391 14 discriminator 3
 1590 0a60 C7F8D833 		str	r3, [r7, #984]
 392:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SHADD16(out1, 0);
 1591              		.loc 1 392 16 discriminator 3
 1592 0a64 D7F8D823 		ldr	r2, [r7, #984]
 1593 0a68 07F5C873 		add	r3, r7, #400
 1594 0a6c 1A60     		str	r2, [r3]
 1595 0a6e 07F5C673 		add	r3, r7, #396
 1596 0a72 0022     		movs	r2, #0
 1597 0a74 1A60     		str	r2, [r3]
 1598              	.LBB438:
 1599              	.LBB439:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1600              		.loc 3 1739 3 discriminator 3
 1601 0a76 07F5C873 		add	r3, r7, #400
 1602 0a7a 1B68     		ldr	r3, [r3]
 1603 0a7c 07F5C672 		add	r2, r7, #396
 1604 0a80 1268     		ldr	r2, [r2]
 1605              		.syntax unified
 1606              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1607 0a82 93FA22F2 		shadd16 r2, r3, r2
 1608              	@ 0 "" 2
 1609              		.thumb
 1610              		.syntax unified
 1611 0a86 07F5C473 		add	r3, r7, #392
 1612 0a8a 1A60     		str	r2, [r3]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1613              		.loc 3 1740 9 discriminator 3
 1614 0a8c 07F5C473 		add	r3, r7, #392
 1615 0a90 1B68     		ldr	r3, [r3]
 1616              	.LBE439:
 1617              	.LBE438:
 1618              		.loc 1 392 14 discriminator 3
 1619 0a92 C7F8D833 		str	r3, [r7, #984]
 393:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         write_q15x2 (pSi0, out1);
 1620              		.loc 1 393 9 discriminator 3
 1621 0a96 07F1A403 		add	r3, r7, #164
 1622 0a9a 1A68     		ldr	r2, [r3]
 1623 0a9c 07F5CC73 		add	r3, r7, #408
 1624 0aa0 1A60     		str	r2, [r3]
 1625 0aa2 07F5CA73 		add	r3, r7, #404
 1626 0aa6 D7F8D823 		ldr	r2, [r7, #984]
 1627 0aaa 1A60     		str	r2, [r3]
 1628              	.LBB440:
 1629              	.LBB441:
 511:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 512:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 513:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Write 2 Q15 to Q15 pointer.
 514:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 515:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     value     Q31 value
 516:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        none
 517:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 518:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE void write_q15x2 (
 519:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15,
ARM GAS  /tmp/ccn3Ohqt.s 			page 83


 520:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t   value)
 521:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 522:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val = value;
 1630              		.loc 2 522 9 discriminator 3
 1631 0aac 07F16403 		add	r3, r7, #100
 1632 0ab0 07F5CA72 		add	r2, r7, #404
 1633 0ab4 1268     		ldr	r2, [r2]
 1634 0ab6 1A60     		str	r2, [r3]
 1635 0ab8 07F16403 		add	r3, r7, #100
 1636 0abc 1A68     		ldr	r2, [r3]
 523:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 524:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (pQ15, &val, 4);
 1637              		.loc 2 524 3 discriminator 3
 1638 0abe 07F5CC73 		add	r3, r7, #408
 1639 0ac2 1B68     		ldr	r3, [r3]
 1640 0ac4 1A60     		str	r2, [r3]	@ unaligned
 525:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1641              		.loc 2 525 1 discriminator 3
 1642 0ac6 00BF     		nop
 1643              	.LBE441:
 1644              	.LBE440:
 394:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSi0 += 2 * n1;
 1645              		.loc 1 394 14 discriminator 3
 1646 0ac8 07F1A403 		add	r3, r7, #164
 1647 0acc 1A68     		ldr	r2, [r3]
 1648 0ace D7F8F033 		ldr	r3, [r7, #1008]
 1649 0ad2 9B00     		lsls	r3, r3, #2
 1650 0ad4 1A44     		add	r2, r2, r3
 1651 0ad6 07F1A403 		add	r3, r7, #164
 1652 0ada 1A60     		str	r2, [r3]
 395:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 396:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R = packed( (ya + yc) - (yb + yd), (xa + xc) - (xb + xd)) */
 397:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R = __SHSUB16(R, T);
 1653              		.loc 1 397 13 discriminator 3
 1654 0adc D7F8E413 		ldr	r1, [r7, #996]
 1655 0ae0 D7F8EC23 		ldr	r2, [r7, #1004]
 1656 0ae4 07F5D273 		add	r3, r7, #420
 1657 0ae8 1960     		str	r1, [r3]
 1658 0aea 07F5D073 		add	r3, r7, #416
 1659 0aee 1A60     		str	r2, [r3]
 1660              	.LBB442:
 1661              	.LBB443:
1787:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1662              		.loc 3 1787 3 discriminator 3
 1663 0af0 07F5D273 		add	r3, r7, #420
 1664 0af4 1B68     		ldr	r3, [r3]
 1665 0af6 07F5D072 		add	r2, r7, #416
 1666 0afa 1268     		ldr	r2, [r2]
 1667              		.syntax unified
 1668              	@ 1787 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1669 0afc D3FA22F2 		shsub16 r2, r3, r2
 1670              	@ 0 "" 2
 1671              		.thumb
 1672              		.syntax unified
 1673 0b00 07F5CE73 		add	r3, r7, #412
 1674 0b04 1A60     		str	r2, [r3]
1788:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccn3Ohqt.s 			page 84


 1675              		.loc 3 1788 9 discriminator 3
 1676 0b06 07F5CE73 		add	r3, r7, #412
 1677 0b0a 1B68     		ldr	r3, [r3]
 1678              	.LBE443:
 1679              	.LBE442:
 1680              		.loc 1 397 11 discriminator 3
 1681 0b0c C7F8E433 		str	r3, [r7, #996]
 398:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 399:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 400:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* (si2) + (xa-xb+xc-xd)* co2 */
 401:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUAD(C2, R) >> 16U;
 1682              		.loc 1 401 16 discriminator 3
 1683 0b10 D7F8DC13 		ldr	r1, [r7, #988]
 1684 0b14 D7F8E423 		ldr	r2, [r7, #996]
 1685 0b18 07F5D873 		add	r3, r7, #432
 1686 0b1c 1960     		str	r1, [r3]
 1687 0b1e 07F5D673 		add	r3, r7, #428
 1688 0b22 1A60     		str	r2, [r3]
 1689              	.LBB444:
 1690              	.LBB445:
1977:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1691              		.loc 3 1977 3 discriminator 3
 1692 0b24 07F5D873 		add	r3, r7, #432
 1693 0b28 1B68     		ldr	r3, [r3]
 1694 0b2a 07F5D672 		add	r2, r7, #428
 1695 0b2e 1268     		ldr	r2, [r2]
 1696              		.syntax unified
 1697              	@ 1977 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1698 0b30 23FB02F2 		smuad r2, r3, r2
 1699              	@ 0 "" 2
 1700              		.thumb
 1701              		.syntax unified
 1702 0b34 07F5D473 		add	r3, r7, #424
 1703 0b38 1A60     		str	r2, [r3]
1978:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1704              		.loc 3 1978 9 discriminator 3
 1705 0b3a 07F5D473 		add	r3, r7, #424
 1706 0b3e 1B68     		ldr	r3, [r3]
 1707              	.LBE445:
 1708              	.LBE444:
 1709              		.loc 1 401 31 discriminator 3
 1710 0b40 1B0C     		lsrs	r3, r3, #16
 1711              		.loc 1 401 14 discriminator 3
 1712 0b42 C7F8D833 		str	r3, [r7, #984]
 402:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 403:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
 404:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUSDX(C2, R);
 1713              		.loc 1 404 16 discriminator 3
 1714 0b46 D7F8DC13 		ldr	r1, [r7, #988]
 1715 0b4a D7F8E423 		ldr	r2, [r7, #996]
 1716 0b4e 07F5DE73 		add	r3, r7, #444
 1717 0b52 1960     		str	r1, [r3]
 1718 0b54 07F5DC73 		add	r3, r7, #440
 1719 0b58 1A60     		str	r2, [r3]
 1720              	.LBB446:
 1721              	.LBB447:
2051:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /tmp/ccn3Ohqt.s 			page 85


 1722              		.loc 3 2051 3 discriminator 3
 1723 0b5a 07F5DE73 		add	r3, r7, #444
 1724 0b5e 1B68     		ldr	r3, [r3]
 1725 0b60 07F5DC72 		add	r2, r7, #440
 1726 0b64 1268     		ldr	r2, [r2]
 1727              		.syntax unified
 1728              	@ 2051 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1729 0b66 43FB12F2 		smusdx r2, r3, r2
 1730              	@ 0 "" 2
 1731              		.thumb
 1732              		.syntax unified
 1733 0b6a 07F5DA73 		add	r3, r7, #436
 1734 0b6e 1A60     		str	r2, [r3]
 1735              		.loc 3 2052 9 discriminator 3
 1736 0b70 07F5DA73 		add	r3, r7, #436
 1737 0b74 1B68     		ldr	r3, [r3]
 1738              	.LBE447:
 1739              	.LBE446:
 1740              		.loc 1 404 14 discriminator 3
 1741 0b76 C7F8D433 		str	r3, [r7, #980]
 405:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 406:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
 407:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUSDX(R, C2) >> 16U;
 408:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 409:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* (si2) + (xa-xb+xc-xd)* co2 */
 410:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUAD(C2, R);
 411:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 412:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 413:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0+3fftLen/4 */
 414:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yb (real), xb(imag) input */
 415:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T = read_q15x2 (pSi1);
 1742              		.loc 1 415 13 discriminator 3
 1743 0b7a 07F1A003 		add	r3, r7, #160
 1744 0b7e 1A68     		ldr	r2, [r3]
 1745 0b80 07F5E073 		add	r3, r7, #448
 1746 0b84 1A60     		str	r2, [r3]
 1747 0b86 07F5E073 		add	r3, r7, #448
 1748 0b8a 1B68     		ldr	r3, [r3]
 1749 0b8c 1B68     		ldr	r3, [r3]	@ unaligned
 1750 0b8e 1A46     		mov	r2, r3
 1751              	.LBB448:
 1752              	.LBB449:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1753              		.loc 2 459 3 discriminator 3
 1754 0b90 07F16003 		add	r3, r7, #96
 1755 0b94 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1756              		.loc 2 461 10 discriminator 3
 1757 0b96 07F16003 		add	r3, r7, #96
 1758 0b9a 1B68     		ldr	r3, [r3]
 1759              	.LBE449:
 1760              	.LBE448:
 1761              		.loc 1 415 13 discriminator 3
 1762 0b9c C7F8EC33 		str	r3, [r7, #1004]
 416:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 417:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  writing the butterfly processed i0 + fftLen/4 sample */
 418:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
ARM GAS  /tmp/ccn3Ohqt.s 			page 86


 419:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
 420:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         write_q15x2 (pSi1, ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 1763              		.loc 1 420 9 discriminator 3
 1764 0ba0 07F1A003 		add	r3, r7, #160
 1765 0ba4 1A68     		ldr	r2, [r3]
 1766              		.loc 1 420 36 discriminator 3
 1767 0ba6 D7F8D413 		ldr	r1, [r7, #980]
 1768 0baa BE4B     		ldr	r3, .L89
 1769 0bac 0B40     		ands	r3, r3, r1
 1770              		.loc 1 420 58 discriminator 3
 1771 0bae D7F8D813 		ldr	r1, [r7, #984]
 1772 0bb2 89B2     		uxth	r1, r1
 1773              		.loc 1 420 50 discriminator 3
 1774 0bb4 0B43     		orrs	r3, r3, r1
 1775              		.loc 1 420 9 discriminator 3
 1776 0bb6 1946     		mov	r1, r3
 1777 0bb8 07F5E473 		add	r3, r7, #456
 1778 0bbc 1A60     		str	r2, [r3]
 1779 0bbe 07F5E273 		add	r3, r7, #452
 1780 0bc2 1960     		str	r1, [r3]
 1781              	.LBB450:
 1782              	.LBB451:
 522:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1783              		.loc 2 522 9 discriminator 3
 1784 0bc4 07F15C03 		add	r3, r7, #92
 1785 0bc8 07F5E272 		add	r2, r7, #452
 1786 0bcc 1268     		ldr	r2, [r2]
 1787 0bce 1A60     		str	r2, [r3]
 1788 0bd0 07F15C03 		add	r3, r7, #92
 1789 0bd4 1A68     		ldr	r2, [r3]
 524:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1790              		.loc 2 524 3 discriminator 3
 1791 0bd6 07F5E473 		add	r3, r7, #456
 1792 0bda 1B68     		ldr	r3, [r3]
 1793 0bdc 1A60     		str	r2, [r3]	@ unaligned
 1794              		.loc 2 525 1 discriminator 3
 1795 0bde 00BF     		nop
 1796              	.LBE451:
 1797              	.LBE450:
 421:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSi1 += 2 * n1;
 1798              		.loc 1 421 14 discriminator 3
 1799 0be0 07F1A003 		add	r3, r7, #160
 1800 0be4 1A68     		ldr	r2, [r3]
 1801 0be6 D7F8F033 		ldr	r3, [r7, #1008]
 1802 0bea 9B00     		lsls	r3, r3, #2
 1803 0bec 1A44     		add	r2, r2, r3
 1804 0bee 07F1A003 		add	r3, r7, #160
 1805 0bf2 1A60     		str	r2, [r3]
 422:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 423:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly calculations */
 424:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 425:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yd (real), xd(imag) input */
 426:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U = read_q15x2 (pSi3);
 1806              		.loc 1 426 13 discriminator 3
 1807 0bf4 07F19803 		add	r3, r7, #152
 1808 0bf8 1A68     		ldr	r2, [r3]
 1809 0bfa 07F5E673 		add	r3, r7, #460
ARM GAS  /tmp/ccn3Ohqt.s 			page 87


 1810 0bfe 1A60     		str	r2, [r3]
 1811 0c00 07F5E673 		add	r3, r7, #460
 1812 0c04 1B68     		ldr	r3, [r3]
 1813 0c06 1B68     		ldr	r3, [r3]	@ unaligned
 1814 0c08 1A46     		mov	r2, r3
 1815              	.LBB452:
 1816              	.LBB453:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1817              		.loc 2 459 3 discriminator 3
 1818 0c0a 07F15803 		add	r3, r7, #88
 1819 0c0e 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1820              		.loc 2 461 10 discriminator 3
 1821 0c10 07F15803 		add	r3, r7, #88
 1822 0c14 1B68     		ldr	r3, [r3]
 1823              	.LBE453:
 1824              	.LBE452:
 1825              		.loc 1 426 13 discriminator 3
 1826 0c16 C7F8E033 		str	r3, [r7, #992]
 427:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 428:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* T = packed(yb-yd, xb-xd) */
 429:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T = __QSUB16(T, U);
 1827              		.loc 1 429 13 discriminator 3
 1828 0c1a D7F8EC13 		ldr	r1, [r7, #1004]
 1829 0c1e D7F8E023 		ldr	r2, [r7, #992]
 1830 0c22 07F5EC73 		add	r3, r7, #472
 1831 0c26 1960     		str	r1, [r3]
 1832 0c28 07F5EA73 		add	r3, r7, #468
 1833 0c2c 1A60     		str	r2, [r3]
 1834              	.LBB454:
 1835              	.LBB455:
1779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1836              		.loc 3 1779 3 discriminator 3
 1837 0c2e 07F5EC73 		add	r3, r7, #472
 1838 0c32 1B68     		ldr	r3, [r3]
 1839 0c34 07F5EA72 		add	r2, r7, #468
 1840 0c38 1268     		ldr	r2, [r2]
 1841              		.syntax unified
 1842              	@ 1779 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1843 0c3a D3FA12F2 		qsub16 r2, r3, r2
 1844              	@ 0 "" 2
 1845              		.thumb
 1846              		.syntax unified
 1847 0c3e 07F5E873 		add	r3, r7, #464
 1848 0c42 1A60     		str	r2, [r3]
1780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1849              		.loc 3 1780 9 discriminator 3
 1850 0c44 07F5E873 		add	r3, r7, #464
 1851 0c48 1B68     		ldr	r3, [r3]
 1852              	.LBE455:
 1853              	.LBE454:
 1854              		.loc 1 429 11 discriminator 3
 1855 0c4a C7F8EC33 		str	r3, [r7, #1004]
 430:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 431:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 432:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
 433:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R = __SHASX(S, T);
ARM GAS  /tmp/ccn3Ohqt.s 			page 88


 1856              		.loc 1 433 13 discriminator 3
 1857 0c4e D7F8E813 		ldr	r1, [r7, #1000]
 1858 0c52 D7F8EC23 		ldr	r2, [r7, #1004]
 1859 0c56 07F5F273 		add	r3, r7, #484
 1860 0c5a 1960     		str	r1, [r3]
 1861 0c5c 07F5F073 		add	r3, r7, #480
 1862 0c60 1A60     		str	r2, [r3]
 1863              	.LBB456:
 1864              	.LBB457:
1835:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1865              		.loc 3 1835 3 discriminator 3
 1866 0c62 07F5F273 		add	r3, r7, #484
 1867 0c66 1B68     		ldr	r3, [r3]
 1868 0c68 07F5F072 		add	r2, r7, #480
 1869 0c6c 1268     		ldr	r2, [r2]
 1870              		.syntax unified
 1871              	@ 1835 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1872 0c6e A3FA22F2 		shasx r2, r3, r2
 1873              	@ 0 "" 2
 1874              		.thumb
 1875              		.syntax unified
 1876 0c72 07F5EE73 		add	r3, r7, #476
 1877 0c76 1A60     		str	r2, [r3]
1836:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1878              		.loc 3 1836 9 discriminator 3
 1879 0c78 07F5EE73 		add	r3, r7, #476
 1880 0c7c 1B68     		ldr	r3, [r3]
 1881              	.LBE457:
 1882              	.LBE456:
 1883              		.loc 1 433 11 discriminator 3
 1884 0c7e C7F8E433 		str	r3, [r7, #996]
 434:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 435:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
 436:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S = __SHSAX(S, T);
 1885              		.loc 1 436 13 discriminator 3
 1886 0c82 D7F8E813 		ldr	r1, [r7, #1000]
 1887 0c86 D7F8EC23 		ldr	r2, [r7, #1004]
 1888 0c8a 07F5F873 		add	r3, r7, #496
 1889 0c8e 1960     		str	r1, [r3]
 1890 0c90 07F5F673 		add	r3, r7, #492
 1891 0c94 1A60     		str	r2, [r3]
 1892              	.LBB458:
 1893              	.LBB459:
1883:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1894              		.loc 3 1883 3 discriminator 3
 1895 0c96 07F5F873 		add	r3, r7, #496
 1896 0c9a 1B68     		ldr	r3, [r3]
 1897 0c9c 07F5F672 		add	r2, r7, #492
 1898 0ca0 1268     		ldr	r2, [r2]
 1899              		.syntax unified
 1900              	@ 1883 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1901 0ca2 E3FA22F2 		shsax r2, r3, r2
 1902              	@ 0 "" 2
 1903              		.thumb
 1904              		.syntax unified
 1905 0ca6 07F5F473 		add	r3, r7, #488
 1906 0caa 1A60     		str	r2, [r3]
ARM GAS  /tmp/ccn3Ohqt.s 			page 89


1884:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1907              		.loc 3 1884 9 discriminator 3
 1908 0cac 07F5F473 		add	r3, r7, #488
 1909 0cb0 1B68     		ldr	r3, [r3]
 1910              	.LBE459:
 1911              	.LBE458:
 1912              		.loc 1 436 11 discriminator 3
 1913 0cb2 C7F8E833 		str	r3, [r7, #1000]
 437:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 438:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 439:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+fftLen/2 sample */
 440:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUAD(C1, S) >> 16U;
 1914              		.loc 1 440 16 discriminator 3
 1915 0cb6 D7F8D013 		ldr	r1, [r7, #976]
 1916 0cba D7F8E823 		ldr	r2, [r7, #1000]
 1917 0cbe 07F5FE73 		add	r3, r7, #508
 1918 0cc2 1960     		str	r1, [r3]
 1919 0cc4 07F5FC73 		add	r3, r7, #504
 1920 0cc8 1A60     		str	r2, [r3]
 1921              	.LBB460:
 1922              	.LBB461:
1977:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1923              		.loc 3 1977 3 discriminator 3
 1924 0cca 07F5FE73 		add	r3, r7, #508
 1925 0cce 1B68     		ldr	r3, [r3]
 1926 0cd0 07F5FC72 		add	r2, r7, #504
 1927 0cd4 1268     		ldr	r2, [r2]
 1928              		.syntax unified
 1929              	@ 1977 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1930 0cd6 23FB02F2 		smuad r2, r3, r2
 1931              	@ 0 "" 2
 1932              		.thumb
 1933              		.syntax unified
 1934 0cda 07F5FA73 		add	r3, r7, #500
 1935 0cde 1A60     		str	r2, [r3]
1978:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1936              		.loc 3 1978 9 discriminator 3
 1937 0ce0 07F5FA73 		add	r3, r7, #500
 1938 0ce4 1B68     		ldr	r3, [r3]
 1939              	.LBE461:
 1940              	.LBE460:
 1941              		.loc 1 440 31 discriminator 3
 1942 0ce6 1B0C     		lsrs	r3, r3, #16
 1943              		.loc 1 440 14 discriminator 3
 1944 0ce8 C7F8D833 		str	r3, [r7, #984]
 441:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUSDX(C1, S);
 1945              		.loc 1 441 16 discriminator 3
 1946 0cec D7F8D013 		ldr	r1, [r7, #976]
 1947 0cf0 D7F8E823 		ldr	r2, [r7, #1000]
 1948 0cf4 07F50273 		add	r3, r7, #520
 1949 0cf8 1960     		str	r1, [r3]
 1950 0cfa 07F50173 		add	r3, r7, #516
 1951 0cfe 1A60     		str	r2, [r3]
 1952              	.LBB462:
 1953              	.LBB463:
2051:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1954              		.loc 3 2051 3 discriminator 3
ARM GAS  /tmp/ccn3Ohqt.s 			page 90


 1955 0d00 07F50273 		add	r3, r7, #520
 1956 0d04 1B68     		ldr	r3, [r3]
 1957 0d06 07F50172 		add	r2, r7, #516
 1958 0d0a 1268     		ldr	r2, [r2]
 1959              		.syntax unified
 1960              	@ 2051 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1961 0d0c 43FB12F2 		smusdx r2, r3, r2
 1962              	@ 0 "" 2
 1963              		.thumb
 1964              		.syntax unified
 1965 0d10 07F50073 		add	r3, r7, #512
 1966 0d14 1A60     		str	r2, [r3]
 1967              		.loc 3 2052 9 discriminator 3
 1968 0d16 07F50073 		add	r3, r7, #512
 1969 0d1a 1B68     		ldr	r3, [r3]
 1970              	.LBE463:
 1971              	.LBE462:
 1972              		.loc 1 441 14 discriminator 3
 1973 0d1c C7F8D433 		str	r3, [r7, #980]
 442:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 443:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
 444:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R = __SHSAX(S, T);
 445:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 446:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
 447:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S = __SHASX(S, T);
 448:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 449:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 450:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+fftLen/2 sample */
 451:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUSDX(S, C1) >> 16U;
 452:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUAD(C1, S);
 453:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 454:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 455:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
 456:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
 457:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         write_q15x2 (pSi2, ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 1974              		.loc 1 457 9 discriminator 3
 1975 0d20 07F19C03 		add	r3, r7, #156
 1976 0d24 1A68     		ldr	r2, [r3]
 1977              		.loc 1 457 36 discriminator 3
 1978 0d26 D7F8D413 		ldr	r1, [r7, #980]
 1979 0d2a 5E4B     		ldr	r3, .L89
 1980 0d2c 0B40     		ands	r3, r3, r1
 1981              		.loc 1 457 58 discriminator 3
 1982 0d2e D7F8D813 		ldr	r1, [r7, #984]
 1983 0d32 89B2     		uxth	r1, r1
 1984              		.loc 1 457 50 discriminator 3
 1985 0d34 0B43     		orrs	r3, r3, r1
 1986              		.loc 1 457 9 discriminator 3
 1987 0d36 1946     		mov	r1, r3
 1988 0d38 07F50473 		add	r3, r7, #528
 1989 0d3c 1A60     		str	r2, [r3]
 1990 0d3e 07F50373 		add	r3, r7, #524
 1991 0d42 1960     		str	r1, [r3]
 1992              	.LBB464:
 1993              	.LBB465:
 522:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1994              		.loc 2 522 9 discriminator 3
ARM GAS  /tmp/ccn3Ohqt.s 			page 91


 1995 0d44 07F15403 		add	r3, r7, #84
 1996 0d48 07F50372 		add	r2, r7, #524
 1997 0d4c 1268     		ldr	r2, [r2]
 1998 0d4e 1A60     		str	r2, [r3]
 1999 0d50 07F15403 		add	r3, r7, #84
 2000 0d54 1A68     		ldr	r2, [r3]
 524:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2001              		.loc 2 524 3 discriminator 3
 2002 0d56 07F50473 		add	r3, r7, #528
 2003 0d5a 1B68     		ldr	r3, [r3]
 2004 0d5c 1A60     		str	r2, [r3]	@ unaligned
 2005              		.loc 2 525 1 discriminator 3
 2006 0d5e 00BF     		nop
 2007              	.LBE465:
 2008              	.LBE464:
 458:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSi2 += 2 * n1;
 2009              		.loc 1 458 14 discriminator 3
 2010 0d60 07F19C03 		add	r3, r7, #156
 2011 0d64 1A68     		ldr	r2, [r3]
 2012 0d66 D7F8F033 		ldr	r3, [r7, #1008]
 2013 0d6a 9B00     		lsls	r3, r3, #2
 2014 0d6c 1A44     		add	r2, r2, r3
 2015 0d6e 07F19C03 		add	r3, r7, #156
 2016 0d72 1A60     		str	r2, [r3]
 459:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 460:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+3fftLen/4 sample */
 461:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 462:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 463:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUAD(C3, R) >> 16U;
 2017              		.loc 1 463 16 discriminator 3
 2018 0d74 D7F8CC13 		ldr	r1, [r7, #972]
 2019 0d78 D7F8E423 		ldr	r2, [r7, #996]
 2020 0d7c 07F50773 		add	r3, r7, #540
 2021 0d80 1960     		str	r1, [r3]
 2022 0d82 07F50673 		add	r3, r7, #536
 2023 0d86 1A60     		str	r2, [r3]
 2024              	.LBB466:
 2025              	.LBB467:
1977:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2026              		.loc 3 1977 3 discriminator 3
 2027 0d88 07F50773 		add	r3, r7, #540
 2028 0d8c 1B68     		ldr	r3, [r3]
 2029 0d8e 07F50672 		add	r2, r7, #536
 2030 0d92 1268     		ldr	r2, [r2]
 2031              		.syntax unified
 2032              	@ 1977 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2033 0d94 23FB02F2 		smuad r2, r3, r2
 2034              	@ 0 "" 2
 2035              		.thumb
 2036              		.syntax unified
 2037 0d98 07F50573 		add	r3, r7, #532
 2038 0d9c 1A60     		str	r2, [r3]
1978:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2039              		.loc 3 1978 9 discriminator 3
 2040 0d9e 07F50573 		add	r3, r7, #532
 2041 0da2 1B68     		ldr	r3, [r3]
 2042              	.LBE467:
ARM GAS  /tmp/ccn3Ohqt.s 			page 92


 2043              	.LBE466:
 2044              		.loc 1 463 31 discriminator 3
 2045 0da4 1B0C     		lsrs	r3, r3, #16
 2046              		.loc 1 463 14 discriminator 3
 2047 0da6 C7F8D833 		str	r3, [r7, #984]
 464:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUSDX(C3, R);
 2048              		.loc 1 464 16 discriminator 3
 2049 0daa D7F8CC13 		ldr	r1, [r7, #972]
 2050 0dae D7F8E423 		ldr	r2, [r7, #996]
 2051 0db2 07F50A73 		add	r3, r7, #552
 2052 0db6 1960     		str	r1, [r3]
 2053 0db8 07F50973 		add	r3, r7, #548
 2054 0dbc 1A60     		str	r2, [r3]
 2055              	.LBB468:
 2056              	.LBB469:
2051:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2057              		.loc 3 2051 3 discriminator 3
 2058 0dbe 07F50A73 		add	r3, r7, #552
 2059 0dc2 1B68     		ldr	r3, [r3]
 2060 0dc4 07F50972 		add	r2, r7, #548
 2061 0dc8 1268     		ldr	r2, [r2]
 2062              		.syntax unified
 2063              	@ 2051 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2064 0dca 43FB12F2 		smusdx r2, r3, r2
 2065              	@ 0 "" 2
 2066              		.thumb
 2067              		.syntax unified
 2068 0dce 07F50873 		add	r3, r7, #544
 2069 0dd2 1A60     		str	r2, [r3]
 2070              		.loc 3 2052 9 discriminator 3
 2071 0dd4 07F50873 		add	r3, r7, #544
 2072 0dd8 1B68     		ldr	r3, [r3]
 2073              	.LBE469:
 2074              	.LBE468:
 2075              		.loc 1 464 14 discriminator 3
 2076 0dda C7F8D433 		str	r3, [r7, #980]
 465:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 466:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUSDX(R, C3) >> 16U;
 467:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUAD(C3, R);
 468:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 469:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 470:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3) */
 471:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3) */
 472:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         write_q15x2 (pSi3, ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 2077              		.loc 1 472 9 discriminator 3
 2078 0dde 07F19803 		add	r3, r7, #152
 2079 0de2 1A68     		ldr	r2, [r3]
 2080              		.loc 1 472 36 discriminator 3
 2081 0de4 D7F8D413 		ldr	r1, [r7, #980]
 2082 0de8 2E4B     		ldr	r3, .L89
 2083 0dea 0B40     		ands	r3, r3, r1
 2084              		.loc 1 472 58 discriminator 3
 2085 0dec D7F8D813 		ldr	r1, [r7, #984]
 2086 0df0 89B2     		uxth	r1, r1
 2087              		.loc 1 472 50 discriminator 3
 2088 0df2 0B43     		orrs	r3, r3, r1
 2089              		.loc 1 472 9 discriminator 3
ARM GAS  /tmp/ccn3Ohqt.s 			page 93


 2090 0df4 1946     		mov	r1, r3
 2091 0df6 07F50C73 		add	r3, r7, #560
 2092 0dfa 1A60     		str	r2, [r3]
 2093 0dfc 07F50B73 		add	r3, r7, #556
 2094 0e00 1960     		str	r1, [r3]
 2095              	.LBB470:
 2096              	.LBB471:
 522:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2097              		.loc 2 522 9 discriminator 3
 2098 0e02 07F15003 		add	r3, r7, #80
 2099 0e06 07F50B72 		add	r2, r7, #556
 2100 0e0a 1268     		ldr	r2, [r2]
 2101 0e0c 1A60     		str	r2, [r3]
 2102 0e0e 07F15003 		add	r3, r7, #80
 2103 0e12 1A68     		ldr	r2, [r3]
 524:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2104              		.loc 2 524 3 discriminator 3
 2105 0e14 07F50C73 		add	r3, r7, #560
 2106 0e18 1B68     		ldr	r3, [r3]
 2107 0e1a 1A60     		str	r2, [r3]	@ unaligned
 2108              		.loc 2 525 1 discriminator 3
 2109 0e1c 00BF     		nop
 2110              	.LBE471:
 2111              	.LBE470:
 473:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSi3 += 2 * n1;
 2112              		.loc 1 473 14 discriminator 3
 2113 0e1e 07F19803 		add	r3, r7, #152
 2114 0e22 1A68     		ldr	r2, [r3]
 2115 0e24 D7F8F033 		ldr	r3, [r7, #1008]
 2116 0e28 9B00     		lsls	r3, r3, #2
 2117 0e2a 1A44     		add	r2, r2, r3
 2118 0e2c 07F19803 		add	r3, r7, #152
 2119 0e30 1A60     		str	r2, [r3]
 362:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 2120              		.loc 1 362 36 discriminator 3
 2121 0e32 D7F8FC23 		ldr	r2, [r7, #1020]
 2122 0e36 D7F8F033 		ldr	r3, [r7, #1008]
 2123 0e3a 1344     		add	r3, r3, r2
 2124 0e3c C7F8FC33 		str	r3, [r7, #1020]
 2125              	.L48:
 362:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 2126              		.loc 1 362 7 discriminator 1
 2127 0e40 07F10803 		add	r3, r7, #8
 2128 0e44 D7F8FC23 		ldr	r2, [r7, #1020]
 2129 0e48 1B68     		ldr	r3, [r3]
 2130 0e4a 9A42     		cmp	r2, r3
 2131 0e4c FFF456AD 		bcc	.L70
 346:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 2132              		.loc 1 346 35 discriminator 2
 2133 0e50 D7F8F833 		ldr	r3, [r7, #1016]
 2134 0e54 0133     		adds	r3, r3, #1
 2135 0e56 C7F8F833 		str	r3, [r7, #1016]
 2136              	.L44:
 346:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 2137              		.loc 1 346 27 discriminator 1
 2138 0e5a D7F80434 		ldr	r3, [r7, #1028]
 2139 0e5e 013B     		subs	r3, r3, #1
ARM GAS  /tmp/ccn3Ohqt.s 			page 94


 346:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 2140              		.loc 1 346 5 discriminator 1
 2141 0e60 D7F8F823 		ldr	r2, [r7, #1016]
 2142 0e64 9A42     		cmp	r2, r3
 2143 0e66 7FF6CFAC 		bls	.L71
 474:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       }
 475:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     }
 476:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Twiddle coefficients index modifier */
 477:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     twidCoefModifier <<= 2U;
 2144              		.loc 1 477 22 discriminator 2
 2145 0e6a 3B46     		mov	r3, r7
 2146 0e6c 3A46     		mov	r2, r7
 2147 0e6e 1268     		ldr	r2, [r2]
 2148 0e70 9200     		lsls	r2, r2, #2
 2149 0e72 1A60     		str	r2, [r3]
 339:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 2150              		.loc 1 339 35 discriminator 2
 2151 0e74 D7F8F433 		ldr	r3, [r7, #1012]
 2152 0e78 9B08     		lsrs	r3, r3, #2
 2153 0e7a C7F8F433 		str	r3, [r7, #1012]
 2154              	.L43:
 339:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 2155              		.loc 1 339 3 discriminator 1
 2156 0e7e D7F8F433 		ldr	r3, [r7, #1012]
 2157 0e82 042B     		cmp	r3, #4
 2158 0e84 3FF6AEAC 		bhi	.L72
 478:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
 479:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of middle stage process */
 480:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 481:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 482:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 10.6(q6) format for the 1024 point */
 483:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 8.8(q8) format for the 256 point */
 484:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 6.10(q10) format for the 64 point */
 485:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 4.12(q12) format for the 16 point */
 486:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 487:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Initializations for the last stage */
 488:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   j = fftLen >> 2;
 2159              		.loc 1 488 5
 2160 0e88 07F10803 		add	r3, r7, #8
 2161 0e8c 1B68     		ldr	r3, [r3]
 2162 0e8e 9B08     		lsrs	r3, r3, #2
 2163 0e90 C7F8F833 		str	r3, [r7, #1016]
 489:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 490:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   ptr1 = &pSrc16[0];
 2164              		.loc 1 490 8
 2165 0e94 07F1A803 		add	r3, r7, #168
 2166 0e98 07F10C02 		add	r2, r7, #12
 2167 0e9c 1268     		ldr	r2, [r2]
 2168 0e9e 1A60     		str	r2, [r3]
 2169 0ea0 02E0     		b	.L90
 2170              	.L91:
 2171 0ea2 00BF     		.align	2
 2172              	.L89:
 2173 0ea4 0000FFFF 		.word	-65536
 2174              	.L90:
 2175              	.L86:
 2176 0ea8 07F1AC03 		add	r3, r7, #172
ARM GAS  /tmp/ccn3Ohqt.s 			page 95


 2177 0eac 07F1A802 		add	r2, r7, #168
 2178 0eb0 1A60     		str	r2, [r3]
 2179              	.LBB472:
 2180              	.LBB473:
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 2181              		.loc 2 474 3 discriminator 1
 2182 0eb2 07F1AC03 		add	r3, r7, #172
 2183 0eb6 1B68     		ldr	r3, [r3]
 2184 0eb8 1B68     		ldr	r3, [r3]
 2185 0eba 1B68     		ldr	r3, [r3]	@ unaligned
 2186 0ebc 1A46     		mov	r2, r3
 2187 0ebe 07F19403 		add	r3, r7, #148
 2188 0ec2 1A60     		str	r2, [r3]
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2189              		.loc 2 475 9 discriminator 1
 2190 0ec4 07F1AC03 		add	r3, r7, #172
 2191 0ec8 1B68     		ldr	r3, [r3]
 2192 0eca 1B68     		ldr	r3, [r3]
 2193 0ecc 1A1D     		adds	r2, r3, #4
 2194 0ece 07F1AC03 		add	r3, r7, #172
 2195 0ed2 1B68     		ldr	r3, [r3]
 2196 0ed4 1A60     		str	r2, [r3]
 477:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2197              		.loc 2 477 10 discriminator 1
 2198 0ed6 07F19403 		add	r3, r7, #148
 2199 0eda 1B68     		ldr	r3, [r3]
 2200              	.LBE473:
 2201              	.LBE472:
 491:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 492:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* start of last stage process */
 493:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 494:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Butterfly implementation */
 495:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   do
 496:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 497:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read xa (real), ya(imag) input */
 498:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     xaya = read_q15x2_ia ((q15_t **) &ptr1);
 2202              		.loc 1 498 12 discriminator 1
 2203 0edc C7F8C833 		str	r3, [r7, #968]
 2204 0ee0 07F1B003 		add	r3, r7, #176
 2205 0ee4 07F1A802 		add	r2, r7, #168
 2206 0ee8 1A60     		str	r2, [r3]
 2207              	.LBB474:
 2208              	.LBB475:
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 2209              		.loc 2 474 3 discriminator 1
 2210 0eea 07F1B003 		add	r3, r7, #176
 2211 0eee 1B68     		ldr	r3, [r3]
 2212 0ef0 1B68     		ldr	r3, [r3]
 2213 0ef2 1B68     		ldr	r3, [r3]	@ unaligned
 2214 0ef4 1A46     		mov	r2, r3
 2215 0ef6 07F19003 		add	r3, r7, #144
 2216 0efa 1A60     		str	r2, [r3]
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2217              		.loc 2 475 9 discriminator 1
 2218 0efc 07F1B003 		add	r3, r7, #176
 2219 0f00 1B68     		ldr	r3, [r3]
 2220 0f02 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccn3Ohqt.s 			page 96


 2221 0f04 1A1D     		adds	r2, r3, #4
 2222 0f06 07F1B003 		add	r3, r7, #176
 2223 0f0a 1B68     		ldr	r3, [r3]
 2224 0f0c 1A60     		str	r2, [r3]
 477:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2225              		.loc 2 477 10 discriminator 1
 2226 0f0e 07F19003 		add	r3, r7, #144
 2227 0f12 1B68     		ldr	r3, [r3]
 2228              	.LBE475:
 2229              	.LBE474:
 499:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 500:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read xb (real), yb(imag) input */
 501:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     xbyb = read_q15x2_ia ((q15_t **) &ptr1);
 2230              		.loc 1 501 12 discriminator 1
 2231 0f14 C7F8C433 		str	r3, [r7, #964]
 2232 0f18 07F1B403 		add	r3, r7, #180
 2233 0f1c 07F1A802 		add	r2, r7, #168
 2234 0f20 1A60     		str	r2, [r3]
 2235              	.LBB476:
 2236              	.LBB477:
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 2237              		.loc 2 474 3 discriminator 1
 2238 0f22 07F1B403 		add	r3, r7, #180
 2239 0f26 1B68     		ldr	r3, [r3]
 2240 0f28 1B68     		ldr	r3, [r3]
 2241 0f2a 1B68     		ldr	r3, [r3]	@ unaligned
 2242 0f2c 1A46     		mov	r2, r3
 2243 0f2e 07F18C03 		add	r3, r7, #140
 2244 0f32 1A60     		str	r2, [r3]
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2245              		.loc 2 475 9 discriminator 1
 2246 0f34 07F1B403 		add	r3, r7, #180
 2247 0f38 1B68     		ldr	r3, [r3]
 2248 0f3a 1B68     		ldr	r3, [r3]
 2249 0f3c 1A1D     		adds	r2, r3, #4
 2250 0f3e 07F1B403 		add	r3, r7, #180
 2251 0f42 1B68     		ldr	r3, [r3]
 2252 0f44 1A60     		str	r2, [r3]
 477:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2253              		.loc 2 477 10 discriminator 1
 2254 0f46 07F18C03 		add	r3, r7, #140
 2255 0f4a 1B68     		ldr	r3, [r3]
 2256              	.LBE477:
 2257              	.LBE476:
 502:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 503:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read xc (real), yc(imag) input */
 504:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     xcyc = read_q15x2_ia ((q15_t **) &ptr1);
 2258              		.loc 1 504 12 discriminator 1
 2259 0f4c C7F8C033 		str	r3, [r7, #960]
 2260 0f50 07F1B803 		add	r3, r7, #184
 2261 0f54 07F1A802 		add	r2, r7, #168
 2262 0f58 1A60     		str	r2, [r3]
 2263              	.LBB478:
 2264              	.LBB479:
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 2265              		.loc 2 474 3 discriminator 1
 2266 0f5a 07F1B803 		add	r3, r7, #184
ARM GAS  /tmp/ccn3Ohqt.s 			page 97


 2267 0f5e 1B68     		ldr	r3, [r3]
 2268 0f60 1B68     		ldr	r3, [r3]
 2269 0f62 1B68     		ldr	r3, [r3]	@ unaligned
 2270 0f64 1A46     		mov	r2, r3
 2271 0f66 07F18803 		add	r3, r7, #136
 2272 0f6a 1A60     		str	r2, [r3]
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2273              		.loc 2 475 9 discriminator 1
 2274 0f6c 07F1B803 		add	r3, r7, #184
 2275 0f70 1B68     		ldr	r3, [r3]
 2276 0f72 1B68     		ldr	r3, [r3]
 2277 0f74 1A1D     		adds	r2, r3, #4
 2278 0f76 07F1B803 		add	r3, r7, #184
 2279 0f7a 1B68     		ldr	r3, [r3]
 2280 0f7c 1A60     		str	r2, [r3]
 477:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2281              		.loc 2 477 10 discriminator 1
 2282 0f7e 07F18803 		add	r3, r7, #136
 2283 0f82 1B68     		ldr	r3, [r3]
 2284              	.LBE479:
 2285              	.LBE478:
 505:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 506:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read xd (real), yd(imag) input */
 507:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     xdyd = read_q15x2_ia ((q15_t **) &ptr1);
 2286              		.loc 1 507 12 discriminator 1
 2287 0f84 C7F8BC33 		str	r3, [r7, #956]
 508:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 509:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya + yc), (xa + xc)) */
 510:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QADD16(xaya, xcyc);
 2288              		.loc 1 510 9 discriminator 1
 2289 0f88 D7F8C813 		ldr	r1, [r7, #968]
 2290 0f8c D7F8C023 		ldr	r2, [r7, #960]
 2291 0f90 07F1C403 		add	r3, r7, #196
 2292 0f94 1960     		str	r1, [r3]
 2293 0f96 07F1C003 		add	r3, r7, #192
 2294 0f9a 1A60     		str	r2, [r3]
 2295              	.LBB480:
 2296              	.LBB481:
1731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2297              		.loc 3 1731 3 discriminator 1
 2298 0f9c 07F1C403 		add	r3, r7, #196
 2299 0fa0 1B68     		ldr	r3, [r3]
 2300 0fa2 07F1C002 		add	r2, r7, #192
 2301 0fa6 1268     		ldr	r2, [r2]
 2302              		.syntax unified
 2303              	@ 1731 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2304 0fa8 93FA12F2 		qadd16 r2, r3, r2
 2305              	@ 0 "" 2
 2306              		.thumb
 2307              		.syntax unified
 2308 0fac 07F1BC03 		add	r3, r7, #188
 2309 0fb0 1A60     		str	r2, [r3]
1732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2310              		.loc 3 1732 9 discriminator 1
 2311 0fb2 07F1BC03 		add	r3, r7, #188
 2312 0fb6 1B68     		ldr	r3, [r3]
 2313              	.LBE481:
ARM GAS  /tmp/ccn3Ohqt.s 			page 98


 2314              	.LBE480:
 2315              		.loc 1 510 7 discriminator 1
 2316 0fb8 C7F8E433 		str	r3, [r7, #996]
 511:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 512:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed((yb + yd), (xb + xd)) */
 513:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __QADD16(xbyb, xdyd);
 2317              		.loc 1 513 9 discriminator 1
 2318 0fbc D7F8C413 		ldr	r1, [r7, #964]
 2319 0fc0 D7F8BC23 		ldr	r2, [r7, #956]
 2320 0fc4 07F1D003 		add	r3, r7, #208
 2321 0fc8 1960     		str	r1, [r3]
 2322 0fca 07F1CC03 		add	r3, r7, #204
 2323 0fce 1A60     		str	r2, [r3]
 2324              	.LBB482:
 2325              	.LBB483:
1731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2326              		.loc 3 1731 3 discriminator 1
 2327 0fd0 07F1D003 		add	r3, r7, #208
 2328 0fd4 1B68     		ldr	r3, [r3]
 2329 0fd6 07F1CC02 		add	r2, r7, #204
 2330 0fda 1268     		ldr	r2, [r2]
 2331              		.syntax unified
 2332              	@ 1731 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2333 0fdc 93FA12F2 		qadd16 r2, r3, r2
 2334              	@ 0 "" 2
 2335              		.thumb
 2336              		.syntax unified
 2337 0fe0 07F1C803 		add	r3, r7, #200
 2338 0fe4 1A60     		str	r2, [r3]
1732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2339              		.loc 3 1732 9 discriminator 1
 2340 0fe6 07F1C803 		add	r3, r7, #200
 2341 0fea 1B68     		ldr	r3, [r3]
 2342              	.LBE483:
 2343              	.LBE482:
 2344              		.loc 1 513 7 discriminator 1
 2345 0fec C7F8EC33 		str	r3, [r7, #1004]
 514:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 515:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* pointer updation for writing */
 516:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ptr1 = ptr1 - 8U;
 2346              		.loc 1 516 17 discriminator 1
 2347 0ff0 07F1A803 		add	r3, r7, #168
 2348 0ff4 1B68     		ldr	r3, [r3]
 2349 0ff6 A3F11002 		sub	r2, r3, #16
 2350              		.loc 1 516 10 discriminator 1
 2351 0ffa 07F1A803 		add	r3, r7, #168
 2352 0ffe 1A60     		str	r2, [r3]
 517:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 518:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 519:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xa' = xa + xb + xc + xd */
 520:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* ya' = ya + yb + yc + yd */
 521:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHADD16(R, T));
 2353              		.loc 1 521 28 discriminator 1
 2354 1000 D7F8E413 		ldr	r1, [r7, #996]
 2355 1004 D7F8EC23 		ldr	r2, [r7, #1004]
 2356 1008 07F1DC03 		add	r3, r7, #220
 2357 100c 1960     		str	r1, [r3]
ARM GAS  /tmp/ccn3Ohqt.s 			page 99


 2358 100e 07F1D803 		add	r3, r7, #216
 2359 1012 1A60     		str	r2, [r3]
 2360              	.LBB484:
 2361              	.LBB485:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2362              		.loc 3 1739 3 discriminator 1
 2363 1014 07F1DC03 		add	r3, r7, #220
 2364 1018 1B68     		ldr	r3, [r3]
 2365 101a 07F1D802 		add	r2, r7, #216
 2366 101e 1268     		ldr	r2, [r2]
 2367              		.syntax unified
 2368              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2369 1020 93FA22F2 		shadd16 r2, r3, r2
 2370              	@ 0 "" 2
 2371              		.thumb
 2372              		.syntax unified
 2373 1024 07F1D403 		add	r3, r7, #212
 2374 1028 1A60     		str	r2, [r3]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2375              		.loc 3 1740 9 discriminator 1
 2376 102a 07F1D403 		add	r3, r7, #212
 2377 102e 1B68     		ldr	r3, [r3]
 2378              	.LBE485:
 2379              	.LBE484:
 2380              		.loc 1 521 5 discriminator 1
 2381 1030 1946     		mov	r1, r3
 2382 1032 07F1E403 		add	r3, r7, #228
 2383 1036 07F1A802 		add	r2, r7, #168
 2384 103a 1A60     		str	r2, [r3]
 2385 103c 07F1E003 		add	r3, r7, #224
 2386 1040 1960     		str	r1, [r3]
 2387              	.LBB486:
 2388              	.LBB487:
 506:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2389              		.loc 2 506 9 discriminator 1
 2390 1042 07F18403 		add	r3, r7, #132
 2391 1046 07F1E002 		add	r2, r7, #224
 2392 104a 1268     		ldr	r2, [r2]
 2393 104c 1A60     		str	r2, [r3]
 508:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 2394              		.loc 2 508 3 discriminator 1
 2395 104e 07F1E403 		add	r3, r7, #228
 2396 1052 1B68     		ldr	r3, [r3]
 2397 1054 1B68     		ldr	r3, [r3]
 2398 1056 07F18402 		add	r2, r7, #132
 2399 105a 1268     		ldr	r2, [r2]
 2400 105c 1A60     		str	r2, [r3]	@ unaligned
 509:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2401              		.loc 2 509 9 discriminator 1
 2402 105e 07F1E403 		add	r3, r7, #228
 2403 1062 1B68     		ldr	r3, [r3]
 2404 1064 1B68     		ldr	r3, [r3]
 2405 1066 1A1D     		adds	r2, r3, #4
 2406 1068 07F1E403 		add	r3, r7, #228
 2407 106c 1B68     		ldr	r3, [r3]
 2408 106e 1A60     		str	r2, [r3]
 510:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
ARM GAS  /tmp/ccn3Ohqt.s 			page 100


 2409              		.loc 2 510 1 discriminator 1
 2410 1070 00BF     		nop
 2411              	.LBE487:
 2412              	.LBE486:
 522:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 523:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed((yb + yd), (xb + xd)) */
 524:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __QADD16(xbyb, xdyd);
 2413              		.loc 1 524 9 discriminator 1
 2414 1072 D7F8C413 		ldr	r1, [r7, #964]
 2415 1076 D7F8BC23 		ldr	r2, [r7, #956]
 2416 107a 07F1F003 		add	r3, r7, #240
 2417 107e 1960     		str	r1, [r3]
 2418 1080 07F1EC03 		add	r3, r7, #236
 2419 1084 1A60     		str	r2, [r3]
 2420              	.LBB488:
 2421              	.LBB489:
1731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2422              		.loc 3 1731 3 discriminator 1
 2423 1086 07F1F003 		add	r3, r7, #240
 2424 108a 1B68     		ldr	r3, [r3]
 2425 108c 07F1EC02 		add	r2, r7, #236
 2426 1090 1268     		ldr	r2, [r2]
 2427              		.syntax unified
 2428              	@ 1731 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2429 1092 93FA12F2 		qadd16 r2, r3, r2
 2430              	@ 0 "" 2
 2431              		.thumb
 2432              		.syntax unified
 2433 1096 07F1E803 		add	r3, r7, #232
 2434 109a 1A60     		str	r2, [r3]
1732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2435              		.loc 3 1732 9 discriminator 1
 2436 109c 07F1E803 		add	r3, r7, #232
 2437 10a0 1B68     		ldr	r3, [r3]
 2438              	.LBE489:
 2439              	.LBE488:
 2440              		.loc 1 524 7 discriminator 1
 2441 10a2 C7F8EC33 		str	r3, [r7, #1004]
 525:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 526:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (xa-xb+xc-xd) */
 527:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (ya-yb+yc-yd) */
 528:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHSUB16(R, T));
 2442              		.loc 1 528 28 discriminator 1
 2443 10a6 D7F8E413 		ldr	r1, [r7, #996]
 2444 10aa D7F8EC23 		ldr	r2, [r7, #1004]
 2445 10ae 07F1FC03 		add	r3, r7, #252
 2446 10b2 1960     		str	r1, [r3]
 2447 10b4 07F1F803 		add	r3, r7, #248
 2448 10b8 1A60     		str	r2, [r3]
 2449              	.LBB490:
 2450              	.LBB491:
1787:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2451              		.loc 3 1787 3 discriminator 1
 2452 10ba 07F1FC03 		add	r3, r7, #252
 2453 10be 1B68     		ldr	r3, [r3]
 2454 10c0 07F1F802 		add	r2, r7, #248
 2455 10c4 1268     		ldr	r2, [r2]
ARM GAS  /tmp/ccn3Ohqt.s 			page 101


 2456              		.syntax unified
 2457              	@ 1787 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2458 10c6 D3FA22F2 		shsub16 r2, r3, r2
 2459              	@ 0 "" 2
 2460              		.thumb
 2461              		.syntax unified
 2462 10ca 07F1F403 		add	r3, r7, #244
 2463 10ce 1A60     		str	r2, [r3]
1788:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2464              		.loc 3 1788 9 discriminator 1
 2465 10d0 07F1F403 		add	r3, r7, #244
 2466 10d4 1B68     		ldr	r3, [r3]
 2467              	.LBE491:
 2468              	.LBE490:
 2469              		.loc 1 528 5 discriminator 1
 2470 10d6 1946     		mov	r1, r3
 2471 10d8 07F58273 		add	r3, r7, #260
 2472 10dc 07F1A802 		add	r2, r7, #168
 2473 10e0 1A60     		str	r2, [r3]
 2474 10e2 07F58073 		add	r3, r7, #256
 2475 10e6 1960     		str	r1, [r3]
 2476              	.LBB492:
 2477              	.LBB493:
 506:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2478              		.loc 2 506 9 discriminator 1
 2479 10e8 07F18003 		add	r3, r7, #128
 2480 10ec 07F58072 		add	r2, r7, #256
 2481 10f0 1268     		ldr	r2, [r2]
 2482 10f2 1A60     		str	r2, [r3]
 508:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 2483              		.loc 2 508 3 discriminator 1
 2484 10f4 07F58273 		add	r3, r7, #260
 2485 10f8 1B68     		ldr	r3, [r3]
 2486 10fa 1B68     		ldr	r3, [r3]
 2487 10fc 07F18002 		add	r2, r7, #128
 2488 1100 1268     		ldr	r2, [r2]
 2489 1102 1A60     		str	r2, [r3]	@ unaligned
 509:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2490              		.loc 2 509 9 discriminator 1
 2491 1104 07F58273 		add	r3, r7, #260
 2492 1108 1B68     		ldr	r3, [r3]
 2493 110a 1B68     		ldr	r3, [r3]
 2494 110c 1A1D     		adds	r2, r3, #4
 2495 110e 07F58273 		add	r3, r7, #260
 2496 1112 1B68     		ldr	r3, [r3]
 2497 1114 1A60     		str	r2, [r3]
 510:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2498              		.loc 2 510 1 discriminator 1
 2499 1116 00BF     		nop
 2500              	.LBE493:
 2501              	.LBE492:
 529:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 530:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = packed((ya - yc), (xa - xc)) */
 531:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __QSUB16(xaya, xcyc);
 2502              		.loc 1 531 9 discriminator 1
 2503 1118 D7F8C813 		ldr	r1, [r7, #968]
 2504 111c D7F8C023 		ldr	r2, [r7, #960]
ARM GAS  /tmp/ccn3Ohqt.s 			page 102


 2505 1120 07F58873 		add	r3, r7, #272
 2506 1124 1960     		str	r1, [r3]
 2507 1126 07F58673 		add	r3, r7, #268
 2508 112a 1A60     		str	r2, [r3]
 2509              	.LBB494:
 2510              	.LBB495:
1779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2511              		.loc 3 1779 3 discriminator 1
 2512 112c 07F58873 		add	r3, r7, #272
 2513 1130 1B68     		ldr	r3, [r3]
 2514 1132 07F58672 		add	r2, r7, #268
 2515 1136 1268     		ldr	r2, [r2]
 2516              		.syntax unified
 2517              	@ 1779 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2518 1138 D3FA12F2 		qsub16 r2, r3, r2
 2519              	@ 0 "" 2
 2520              		.thumb
 2521              		.syntax unified
 2522 113c 07F58473 		add	r3, r7, #264
 2523 1140 1A60     		str	r2, [r3]
1780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2524              		.loc 3 1780 9 discriminator 1
 2525 1142 07F58473 		add	r3, r7, #264
 2526 1146 1B68     		ldr	r3, [r3]
 2527              	.LBE495:
 2528              	.LBE494:
 2529              		.loc 1 531 7 discriminator 1
 2530 1148 C7F8E833 		str	r3, [r7, #1000]
 532:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 533:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
 534:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed( (yb - yd), (xb - xd))  */
 535:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __QSUB16(xbyb, xdyd);
 2531              		.loc 1 535 9 discriminator 1
 2532 114c D7F8C413 		ldr	r1, [r7, #964]
 2533 1150 D7F8BC23 		ldr	r2, [r7, #956]
 2534 1154 07F58E73 		add	r3, r7, #284
 2535 1158 1960     		str	r1, [r3]
 2536 115a 07F58C73 		add	r3, r7, #280
 2537 115e 1A60     		str	r2, [r3]
 2538              	.LBB496:
 2539              	.LBB497:
1779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2540              		.loc 3 1779 3 discriminator 1
 2541 1160 07F58E73 		add	r3, r7, #284
 2542 1164 1B68     		ldr	r3, [r3]
 2543 1166 07F58C72 		add	r2, r7, #280
 2544 116a 1268     		ldr	r2, [r2]
 2545              		.syntax unified
 2546              	@ 1779 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2547 116c D3FA12F2 		qsub16 r2, r3, r2
 2548              	@ 0 "" 2
 2549              		.thumb
 2550              		.syntax unified
 2551 1170 07F58A73 		add	r3, r7, #276
 2552 1174 1A60     		str	r2, [r3]
1780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2553              		.loc 3 1780 9 discriminator 1
ARM GAS  /tmp/ccn3Ohqt.s 			page 103


 2554 1176 07F58A73 		add	r3, r7, #276
 2555 117a 1B68     		ldr	r3, [r3]
 2556              	.LBE497:
 2557              	.LBE496:
 2558              		.loc 1 535 7 discriminator 1
 2559 117c C7F8E033 		str	r3, [r7, #992]
 536:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 537:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 538:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa+yb-xc-yd) */
 539:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya-xb-yc+xd) */
 540:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHSAX(S, U));
 2560              		.loc 1 540 28 discriminator 1
 2561 1180 D7F8E813 		ldr	r1, [r7, #1000]
 2562 1184 D7F8E023 		ldr	r2, [r7, #992]
 2563 1188 07F59473 		add	r3, r7, #296
 2564 118c 1960     		str	r1, [r3]
 2565 118e 07F59273 		add	r3, r7, #292
 2566 1192 1A60     		str	r2, [r3]
 2567              	.LBB498:
 2568              	.LBB499:
1883:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2569              		.loc 3 1883 3 discriminator 1
 2570 1194 07F59473 		add	r3, r7, #296
 2571 1198 1B68     		ldr	r3, [r3]
 2572 119a 07F59272 		add	r2, r7, #292
 2573 119e 1268     		ldr	r2, [r2]
 2574              		.syntax unified
 2575              	@ 1883 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2576 11a0 E3FA22F2 		shsax r2, r3, r2
 2577              	@ 0 "" 2
 2578              		.thumb
 2579              		.syntax unified
 2580 11a4 07F59073 		add	r3, r7, #288
 2581 11a8 1A60     		str	r2, [r3]
1884:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2582              		.loc 3 1884 9 discriminator 1
 2583 11aa 07F59073 		add	r3, r7, #288
 2584 11ae 1B68     		ldr	r3, [r3]
 2585              	.LBE499:
 2586              	.LBE498:
 2587              		.loc 1 540 5 discriminator 1
 2588 11b0 1946     		mov	r1, r3
 2589 11b2 07F59873 		add	r3, r7, #304
 2590 11b6 07F1A802 		add	r2, r7, #168
 2591 11ba 1A60     		str	r2, [r3]
 2592 11bc 07F59673 		add	r3, r7, #300
 2593 11c0 1960     		str	r1, [r3]
 2594              	.LBB500:
 2595              	.LBB501:
 506:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2596              		.loc 2 506 9 discriminator 1
 2597 11c2 07F17C03 		add	r3, r7, #124
 2598 11c6 07F59672 		add	r2, r7, #300
 2599 11ca 1268     		ldr	r2, [r2]
 2600 11cc 1A60     		str	r2, [r3]
 508:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 2601              		.loc 2 508 3 discriminator 1
ARM GAS  /tmp/ccn3Ohqt.s 			page 104


 2602 11ce 07F59873 		add	r3, r7, #304
 2603 11d2 1B68     		ldr	r3, [r3]
 2604 11d4 1B68     		ldr	r3, [r3]
 2605 11d6 07F17C02 		add	r2, r7, #124
 2606 11da 1268     		ldr	r2, [r2]
 2607 11dc 1A60     		str	r2, [r3]	@ unaligned
 509:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2608              		.loc 2 509 9 discriminator 1
 2609 11de 07F59873 		add	r3, r7, #304
 2610 11e2 1B68     		ldr	r3, [r3]
 2611 11e4 1B68     		ldr	r3, [r3]
 2612 11e6 1A1D     		adds	r2, r3, #4
 2613 11e8 07F59873 		add	r3, r7, #304
 2614 11ec 1B68     		ldr	r3, [r3]
 2615 11ee 1A60     		str	r2, [r3]
 510:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2616              		.loc 2 510 1 discriminator 1
 2617 11f0 00BF     		nop
 2618              	.LBE501:
 2619              	.LBE500:
 541:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 542:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa-yb-xc+yd) */
 543:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya+xb-yc-xd) */
 544:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHASX(S, U));
 2620              		.loc 1 544 28 discriminator 1
 2621 11f2 D7F8E813 		ldr	r1, [r7, #1000]
 2622 11f6 D7F8E023 		ldr	r2, [r7, #992]
 2623 11fa 07F59E73 		add	r3, r7, #316
 2624 11fe 1960     		str	r1, [r3]
 2625 1200 07F59C73 		add	r3, r7, #312
 2626 1204 1A60     		str	r2, [r3]
 2627              	.LBB502:
 2628              	.LBB503:
1835:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2629              		.loc 3 1835 3 discriminator 1
 2630 1206 07F59E73 		add	r3, r7, #316
 2631 120a 1B68     		ldr	r3, [r3]
 2632 120c 07F59C72 		add	r2, r7, #312
 2633 1210 1268     		ldr	r2, [r2]
 2634              		.syntax unified
 2635              	@ 1835 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2636 1212 A3FA22F2 		shasx r2, r3, r2
 2637              	@ 0 "" 2
 2638              		.thumb
 2639              		.syntax unified
 2640 1216 07F59A73 		add	r3, r7, #308
 2641 121a 1A60     		str	r2, [r3]
1836:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2642              		.loc 3 1836 9 discriminator 1
 2643 121c 07F59A73 		add	r3, r7, #308
 2644 1220 1B68     		ldr	r3, [r3]
 2645              	.LBE503:
 2646              	.LBE502:
 2647              		.loc 1 544 5 discriminator 1
 2648 1222 1946     		mov	r1, r3
 2649 1224 07F5A273 		add	r3, r7, #324
 2650 1228 07F1A802 		add	r2, r7, #168
ARM GAS  /tmp/ccn3Ohqt.s 			page 105


 2651 122c 1A60     		str	r2, [r3]
 2652 122e 07F5A073 		add	r3, r7, #320
 2653 1232 1960     		str	r1, [r3]
 2654              	.LBB504:
 2655              	.LBB505:
 506:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2656              		.loc 2 506 9 discriminator 1
 2657 1234 07F17803 		add	r3, r7, #120
 2658 1238 07F5A072 		add	r2, r7, #320
 2659 123c 1268     		ldr	r2, [r2]
 2660 123e 1A60     		str	r2, [r3]
 508:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 2661              		.loc 2 508 3 discriminator 1
 2662 1240 07F5A273 		add	r3, r7, #324
 2663 1244 1B68     		ldr	r3, [r3]
 2664 1246 1B68     		ldr	r3, [r3]
 2665 1248 07F17802 		add	r2, r7, #120
 2666 124c 1268     		ldr	r2, [r2]
 2667 124e 1A60     		str	r2, [r3]	@ unaligned
 509:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2668              		.loc 2 509 9 discriminator 1
 2669 1250 07F5A273 		add	r3, r7, #324
 2670 1254 1B68     		ldr	r3, [r3]
 2671 1256 1B68     		ldr	r3, [r3]
 2672 1258 1A1D     		adds	r2, r3, #4
 2673 125a 07F5A273 		add	r3, r7, #324
 2674 125e 1B68     		ldr	r3, [r3]
 2675 1260 1A60     		str	r2, [r3]
 510:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2676              		.loc 2 510 1 discriminator 1
 2677 1262 00BF     		nop
 2678              	.LBE505:
 2679              	.LBE504:
 545:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
 546:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa+yb-xc-yd) */
 547:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya-xb-yc+xd) */
 548:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHASX(S, U));
 549:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 550:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa-yb-xc+yd) */
 551:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya+xb-yc-xd) */
 552:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHSAX(S, U));
 553:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 554:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 555:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   } while (--j);
 2680              		.loc 1 555 3 discriminator 1
 2681 1264 D7F8F833 		ldr	r3, [r7, #1016]
 2682 1268 013B     		subs	r3, r3, #1
 2683 126a C7F8F833 		str	r3, [r7, #1016]
 2684 126e D7F8F833 		ldr	r3, [r7, #1016]
 2685 1272 002B     		cmp	r3, #0
 2686 1274 7FF418AE 		bne	.L86
 556:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 557:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of last stage process */
 558:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 559:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 11.5(q5) format for the 1024 point */
 560:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 9.7(q7) format for the 256 point   */
 561:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 7.9(q9) format for the 64 point  */
ARM GAS  /tmp/ccn3Ohqt.s 			page 106


 562:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 5.11(q11) format for the 16 point  */
 563:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 564:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 565:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else /* #if defined (ARM_MATH_DSP) */
 566:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 567:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t R0, R1, S0, S1, T0, T1, U0, U1;
 568:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t Co1, Si1, Co2, Si2, Co3, Si3, out1, out2;
 569:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t n1, n2, ic, i0, i1, i2, i3, j, k;
 570:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 571:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Total process is divided into three stages */
 572:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 573:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* process first stage, middle stages, & last stage */
 574:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 575:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Initializations for the first stage */
 576:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 = fftLen;
 577:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n1 = n2;
 578:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 579:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* n2 = fftLen/4 */
 580:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 >>= 2U;
 581:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 582:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Index for twiddle coefficient */
 583:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   ic = 0U;
 584:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 585:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Index for input read and output write */
 586:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   i0 = 0U;
 587:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   j = n2;
 588:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 589:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Input is in 1.15(q15) format */
 590:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 591:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  start of first stage process */
 592:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   do
 593:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 594:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly implementation */
 595:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 596:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  index calculation for the input as, */
 597:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  pSrc16[i0 + 0], pSrc16[i0 + fftLen/4], pSrc16[i0 + fftLen/2], pSrc16[i0 + 3fftLen/4] */
 598:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i1 = i0 + n2;
 599:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i2 = i1 + n2;
 600:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i3 = i2 + n2;
 601:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 602:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0, i0+fftLen/2 inputs */
 603:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 604:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
 605:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read ya (real), xa(imag) input */
 606:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i0 * 2U] >> 2U;
 607:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i0 * 2U) + 1U] >> 2U;
 608:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 609:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
 610:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yc (real), xc(imag) input */
 611:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = pSrc16[i2 * 2U] >> 2U;
 612:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = pSrc16[(i2 * 2U) + 1U] >> 2U;
 613:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 614:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya + yc) */
 615:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = __SSAT(T0 + S0, 16U);
 616:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R1 = (xa + xc) */
 617:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = __SSAT(T1 + S1, 16U);
 618:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
ARM GAS  /tmp/ccn3Ohqt.s 			page 107


 619:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S0 = (ya - yc) */
 620:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = __SSAT(T0 - S0, 16);
 621:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S1 = (xa - xc) */
 622:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = __SSAT(T1 - S1, 16);
 623:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 624:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
 625:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
 626:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yb (real), xb(imag) input */
 627:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i1 * 2U] >> 2U;
 628:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i1 * 2U) + 1U] >> 2U;
 629:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 630:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
 631:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
 632:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U0 = pSrc16[i3 * 2U] >> 2U;
 633:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U1 = pSrc16[(i3 * 2U) + 1] >> 2U;
 634:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 635:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = (yb + yd) */
 636:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = __SSAT(T0 + U0, 16U);
 637:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T1 = (xb + xd) */
 638:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = __SSAT(T1 + U1, 16U);
 639:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 640:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 sample */
 641:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* ya' = ya + yb + yc + yd */
 642:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xa' = xa + xb + xc + xd */
 643:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i0 * 2U] = (R0 >> 1U) + (T0 >> 1U);
 644:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i0 * 2U) + 1U] = (R1 >> 1U) + (T1 >> 1U);
 645:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 646:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya + yc) - (yb + yd) */
 647:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R1 = (xa + xc) - (xb + xd) */
 648:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = __SSAT(R0 - T0, 16U);
 649:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = __SSAT(R1 - T1, 16U);
 650:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 651:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co2 & si2 are read from Coefficient pointer */
 652:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Co2 = pCoef16[2U * ic * 2U];
 653:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Si2 = pCoef16[(2U * ic * 2U) + 1];
 654:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 655:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
 656:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = (q15_t) ((Co2 * R0 + Si2 * R1) >> 16U);
 657:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
 658:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = (q15_t) ((-Si2 * R0 + Co2 * R1) >> 16U);
 659:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 660:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 */
 661:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
 662:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = yb, T1 =  xb */
 663:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i1 * 2U] >> 2;
 664:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i1 * 2U) + 1] >> 2;
 665:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 666:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing the butterfly processed i0 + fftLen/4 sample */
 667:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xc', yc') in little endian format */
 668:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i1 * 2U] = out1;
 669:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i1 * 2U) + 1] = out2;
 670:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 671:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly calculations */
 672:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
 673:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* U0 = yd, U1 = xd */
 674:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U0 = pSrc16[i3 * 2U] >> 2;
 675:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U1 = pSrc16[(i3 * 2U) + 1] >> 2;
ARM GAS  /tmp/ccn3Ohqt.s 			page 108


 676:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = yb-yd */
 677:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = __SSAT(T0 - U0, 16);
 678:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T1 = xb-xd */
 679:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = __SSAT(T1 - U1, 16);
 680:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 681:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R1 = (ya-yc) + (xb- xd),  R0 = (xa-xc) - (yb-yd)) */
 682:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = (q15_t) __SSAT((q31_t) (S0 - T1), 16);
 683:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = (q15_t) __SSAT((q31_t) (S1 + T0), 16);
 684:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 685:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S1 = (ya-yc) - (xb- xd), S0 = (xa-xc) + (yb-yd)) */
 686:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = (q15_t) __SSAT(((q31_t) S0 + T1), 16U);
 687:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = (q15_t) __SSAT(((q31_t) S1 - T0), 16U);
 688:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 689:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co1 & si1 are read from Coefficient pointer */
 690:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Co1 = pCoef16[ic * 2U];
 691:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Si1 = pCoef16[(ic * 2U) + 1];
 692:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly process for the i0+fftLen/2 sample */
 693:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
 694:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = (q15_t) ((Si1 * S1 + Co1 * S0) >> 16);
 695:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
 696:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = (q15_t) ((-Si1 * S0 + Co1 * S1) >> 16);
 697:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 698:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xb', yb') in little endian format */
 699:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i2 * 2U] = out1;
 700:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i2 * 2U) + 1] = out2;
 701:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 702:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Co3 & si3 are read from Coefficient pointer */
 703:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Co3 = pCoef16[3U * (ic * 2U)];
 704:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Si3 = pCoef16[(3U * (ic * 2U)) + 1];
 705:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly process for the i0+3fftLen/4 sample */
 706:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa-yb-xc+yd)* Co3 + (ya+xb-yc-xd)* (si3) */
 707:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = (q15_t) ((Si3 * R1 + Co3 * R0) >> 16U);
 708:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya+xb-yc-xd)* Co3 - (xa-yb-xc+yd)* (si3) */
 709:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = (q15_t) ((-Si3 * R0 + Co3 * R1) >> 16U);
 710:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xd', yd') in little endian format */
 711:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i3 * 2U] = out1;
 712:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i3 * 2U) + 1] = out2;
 713:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 714:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Twiddle coefficients index modifier */
 715:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = ic + twidCoefModifier;
 716:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 717:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Updating input index */
 718:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i0 = i0 + 1U;
 719:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 720:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   } while (--j);
 721:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 4.11(q11) format */
 722:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 723:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of first stage process */
 724:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 725:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 726:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* start of middle stage process */
 727:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 728:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Twiddle coefficients index modifier */
 729:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   twidCoefModifier <<= 2U;
 730:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 731:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Calculation of Middle stage */
 732:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   for (k = fftLen / 4U; k > 4U; k >>= 2U)
ARM GAS  /tmp/ccn3Ohqt.s 			page 109


 733:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 734:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Initializations for the middle stage */
 735:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     n1 = n2;
 736:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     n2 >>= 2U;
 737:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = 0U;
 738:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 739:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     for (j = 0U; j <= (n2 - 1U); j++)
 740:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 741:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  index calculation for the coefficients */
 742:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Co1 = pCoef16[ic * 2U];
 743:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Si1 = pCoef16[(ic * 2U) + 1U];
 744:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Co2 = pCoef16[2U * (ic * 2U)];
 745:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Si2 = pCoef16[(2U * (ic * 2U)) + 1U];
 746:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Co3 = pCoef16[3U * (ic * 2U)];
 747:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Si3 = pCoef16[(3U * (ic * 2U)) + 1U];
 748:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 749:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  Twiddle coefficients index modifier */
 750:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       ic = ic + twidCoefModifier;
 751:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 752:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  Butterfly implementation */
 753:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       for (i0 = j; i0 < fftLen; i0 += n1)
 754:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 755:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  index calculation for the input as, */
 756:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  pSrc16[i0 + 0], pSrc16[i0 + fftLen/4], pSrc16[i0 + fftLen/2], pSrc16[i0 + 3fftLen/4] */
 757:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         i1 = i0 + n2;
 758:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         i2 = i1 + n2;
 759:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         i3 = i2 + n2;
 760:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 761:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0, i0+fftLen/2 inputs */
 762:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read ya (real), xa(imag) input */
 763:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = pSrc16[i0 * 2U];
 764:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = pSrc16[(i0 * 2U) + 1U];
 765:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 766:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yc (real), xc(imag) input */
 767:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S0 = pSrc16[i2 * 2U];
 768:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S1 = pSrc16[(i2 * 2U) + 1U];
 769:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 770:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R0 = (ya + yc), R1 = (xa + xc) */
 771:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R0 = __SSAT(T0 + S0, 16);
 772:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R1 = __SSAT(T1 + S1, 16);
 773:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 774:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S0 = (ya - yc), S1 =(xa - xc) */
 775:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S0 = __SSAT(T0 - S0, 16);
 776:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S1 = __SSAT(T1 - S1, 16);
 777:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 778:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
 779:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yb (real), xb(imag) input */
 780:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = pSrc16[i1 * 2U];
 781:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = pSrc16[(i1 * 2U) + 1U];
 782:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 783:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yd (real), xd(imag) input */
 784:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U0 = pSrc16[i3 * 2U];
 785:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U1 = pSrc16[(i3 * 2U) + 1U];
 786:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 787:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 788:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* T0 = (yb + yd), T1 = (xb + xd) */
 789:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = __SSAT(T0 + U0, 16);
ARM GAS  /tmp/ccn3Ohqt.s 			page 110


 790:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = __SSAT(T1 + U1, 16);
 791:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 792:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  writing the butterfly processed i0 sample */
 793:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 794:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xa' = xa + xb + xc + xd */
 795:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* ya' = ya + yb + yc + yd */
 796:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = ((R0 >> 1U) + (T0 >> 1U)) >> 1U;
 797:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = ((R1 >> 1U) + (T1 >> 1U)) >> 1U;
 798:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 799:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[i0 * 2U] = out1;
 800:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[(2U * i0) + 1U] = out2;
 801:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 802:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R0 = (ya + yc) - (yb + yd), R1 = (xa + xc) - (xb + xd) */
 803:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R0 = (R0 >> 1U) - (T0 >> 1U);
 804:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R1 = (R1 >> 1U) - (T1 >> 1U);
 805:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 806:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* (si2) + (xa-xb+xc-xd)* co2 */
 807:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = (q15_t) ((Co2 * R0 + Si2 * R1) >> 16U);
 808:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 809:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
 810:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = (q15_t) ((-Si2 * R0 + Co2 * R1) >> 16U);
 811:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 812:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0+3fftLen/4 */
 813:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yb (real), xb(imag) input */
 814:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = pSrc16[i1 * 2U];
 815:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = pSrc16[(i1 * 2U) + 1U];
 816:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 817:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  writing the butterfly processed i0 + fftLen/4 sample */
 818:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
 819:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
 820:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[i1 * 2U] = out1;
 821:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[(i1 * 2U) + 1U] = out2;
 822:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 823:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly calculations */
 824:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 825:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yd (real), xd(imag) input */
 826:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U0 = pSrc16[i3 * 2U];
 827:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U1 = pSrc16[(i3 * 2U) + 1U];
 828:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 829:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* T0 = yb-yd, T1 = xb-xd */
 830:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = __SSAT(T0 - U0, 16);
 831:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = __SSAT(T1 - U1, 16);
 832:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 833:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R0 = (ya-yc) + (xb- xd), R1 = (xa-xc) - (yb-yd)) */
 834:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R0 = (S0 >> 1U) - (T1 >> 1U);
 835:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R1 = (S1 >> 1U) + (T0 >> 1U);
 836:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 837:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S0 = (ya-yc) - (xb- xd), S1 = (xa-xc) + (yb-yd)) */
 838:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S0 = (S0 >> 1U) + (T1 >> 1U);
 839:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S1 = (S1 >> 1U) - (T0 >> 1U);
 840:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 841:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+fftLen/2 sample */
 842:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = (q15_t) ((Co1 * S0 + Si1 * S1) >> 16U);
 843:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 844:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = (q15_t) ((-Si1 * S0 + Co1 * S1) >> 16U);
 845:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 846:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
ARM GAS  /tmp/ccn3Ohqt.s 			page 111


 847:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
 848:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[i2 * 2U] = out1;
 849:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[(i2 * 2U) + 1U] = out2;
 850:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 851:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+3fftLen/4 sample */
 852:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = (q15_t) ((Si3 * R1 + Co3 * R0) >> 16U);
 853:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 854:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = (q15_t) ((-Si3 * R0 + Co3 * R1) >> 16U);
 855:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xd' = (xa-yb-xc+yd)* Co3 + (ya+xb-yc-xd)* (si3) */
 856:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yd' = (ya+xb-yc-xd)* Co3 - (xa-yb-xc+yd)* (si3) */
 857:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[i3 * 2U] = out1;
 858:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[(i3 * 2U) + 1U] = out2;
 859:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       }
 860:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     }
 861:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Twiddle coefficients index modifier */
 862:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     twidCoefModifier <<= 2U;
 863:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
 864:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of middle stage process */
 865:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 866:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 867:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 10.6(q6) format for the 1024 point */
 868:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 8.8(q8) format for the 256 point */
 869:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 6.10(q10) format for the 64 point */
 870:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 4.12(q12) format for the 16 point */
 871:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 872:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Initializations for the last stage */
 873:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n1 = n2;
 874:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 >>= 2U;
 875:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 876:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* start of last stage process */
 877:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 878:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Butterfly implementation */
 879:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   for (i0 = 0U; i0 <= (fftLen - n1); i0 += n1)
 880:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 881:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  index calculation for the input as, */
 882:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  pSrc16[i0 + 0], pSrc16[i0 + fftLen/4], pSrc16[i0 + fftLen/2], pSrc16[i0 + 3fftLen/4] */
 883:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i1 = i0 + n2;
 884:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i2 = i1 + n2;
 885:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i3 = i2 + n2;
 886:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 887:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0, i0+fftLen/2 inputs */
 888:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read ya (real), xa(imag) input */
 889:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i0 * 2U];
 890:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i0 * 2U) + 1U];
 891:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 892:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yc (real), xc(imag) input */
 893:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = pSrc16[i2 * 2U];
 894:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = pSrc16[(i2 * 2U) + 1U];
 895:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 896:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya + yc), R1 = (xa + xc) */
 897:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = __SSAT(T0 + S0, 16U);
 898:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = __SSAT(T1 + S1, 16U);
 899:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 900:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S0 = (ya - yc), S1 = (xa - xc) */
 901:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = __SSAT(T0 - S0, 16U);
 902:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = __SSAT(T1 - S1, 16U);
 903:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
ARM GAS  /tmp/ccn3Ohqt.s 			page 112


 904:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
 905:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yb (real), xb(imag) input */
 906:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i1 * 2U];
 907:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i1 * 2U) + 1U];
 908:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
 909:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U0 = pSrc16[i3 * 2U];
 910:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U1 = pSrc16[(i3 * 2U) + 1U];
 911:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 912:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = (yb + yd), T1 = (xb + xd)) */
 913:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = __SSAT(T0 + U0, 16U);
 914:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = __SSAT(T1 + U1, 16U);
 915:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 916:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 sample */
 917:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xa' = xa + xb + xc + xd */
 918:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* ya' = ya + yb + yc + yd */
 919:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i0 * 2U] = (R0 >> 1U) + (T0 >> 1U);
 920:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i0 * 2U) + 1U] = (R1 >> 1U) + (T1 >> 1U);
 921:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 922:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya + yc) - (yb + yd), R1 = (xa + xc) - (xb + xd) */
 923:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = (R0 >> 1U) - (T0 >> 1U);
 924:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = (R1 >> 1U) - (T1 >> 1U);
 925:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yb (real), xb(imag) input */
 926:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i1 * 2U];
 927:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i1 * 2U) + 1U];
 928:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 929:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 + fftLen/4 sample */
 930:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (xa-xb+xc-xd) */
 931:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (ya-yb+yc-yd) */
 932:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i1 * 2U] = R0;
 933:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i1 * 2U) + 1U] = R1;
 934:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 935:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
 936:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U0 = pSrc16[i3 * 2U];
 937:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U1 = pSrc16[(i3 * 2U) + 1U];
 938:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = (yb - yd), T1 = (xb - xd)  */
 939:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = __SSAT(T0 - U0, 16U);
 940:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = __SSAT(T1 - U1, 16U);
 941:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 942:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 + fftLen/2 sample */
 943:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa+yb-xc-yd) */
 944:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya-xb-yc+xd) */
 945:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i2 * 2U] = (S0 >> 1U) + (T1 >> 1U);
 946:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i2 * 2U) + 1U] = (S1 >> 1U) - (T0 >> 1U);
 947:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 948:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 + 3fftLen/4 sample */
 949:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa-yb-xc+yd) */
 950:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya+xb-yc-xd) */
 951:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i3 * 2U] = (S0 >> 1U) - (T1 >> 1U);
 952:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i3 * 2U) + 1U] = (S1 >> 1U) + (T0 >> 1U);
 953:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 954:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
 955:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 956:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of last stage process */
 957:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 958:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 11.5(q5) format for the 1024 point */
 959:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 9.7(q7) format for the 256 point   */
 960:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 7.9(q9) format for the 64 point  */
ARM GAS  /tmp/ccn3Ohqt.s 			page 113


 961:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 5.11(q11) format for the 16 point  */
 962:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 963:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
 964:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 965:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** }
 2687              		.loc 1 965 1
 2688 1278 00BF     		nop
 2689 127a 00BF     		nop
 2690 127c 07F58167 		add	r7, r7, #1032
 2691              	.LCFI8:
 2692              		.cfi_def_cfa_offset 8
 2693 1280 BD46     		mov	sp, r7
 2694              	.LCFI9:
 2695              		.cfi_def_cfa_register 13
 2696              		@ sp needed
 2697 1282 90BC     		pop	{r4, r7}
 2698              	.LCFI10:
 2699              		.cfi_restore 7
 2700              		.cfi_restore 4
 2701              		.cfi_def_cfa_offset 0
 2702 1284 7047     		bx	lr
 2703              		.cfi_endproc
 2704              	.LFE146:
 2706 1286 00BF     		.section	.text.arm_radix4_butterfly_inverse_q15,"ax",%progbits
 2707              		.align	1
 2708              		.global	arm_radix4_butterfly_inverse_q15
 2709              		.syntax unified
 2710              		.thumb
 2711              		.thumb_func
 2712              		.fpu fpv5-d16
 2714              	arm_radix4_butterfly_inverse_q15:
 2715              	.LFB147:
 966:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 967:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 968:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** /**
 969:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @brief         Core function for the Q15 CIFFT butterfly process.
 970:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @param[in,out] pSrc16           points to the in-place buffer of Q15 data type
 971:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @param[in]     fftLen           length of the FFT
 972:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @param[in]     pCoef16          points to twiddle coefficient buffer
 973:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @param[in]     twidCoefModifier twiddle coefficient modifier that supports different size FFTs wi
 974:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   @return        none
 975:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  */
 976:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
 977:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** /*
 978:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Radix-4 IFFT algorithm used is :
 979:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 980:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * CIFFT uses same twiddle coefficients as CFFT function
 981:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *  x[k] = x[n] + (j)k * x[n + fftLen/4] + (-1)k * x[n+fftLen/2] + (-j)k * x[n+3*fftLen/4]
 982:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 983:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 984:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * IFFT is implemented with following changes in equations from FFT
 985:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 986:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Input real and imaginary data:
 987:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(n) = xa + j * ya
 988:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(n+N/4 ) = xb + j * yb
 989:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(n+N/2 ) = xc + j * yc
 990:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(n+3N 4) = xd + j * yd
ARM GAS  /tmp/ccn3Ohqt.s 			page 114


 991:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 992:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 993:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Output real and imaginary data:
 994:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(4r) = xa'+ j * ya'
 995:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(4r+1) = xb'+ j * yb'
 996:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(4r+2) = xc'+ j * yc'
 997:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * x(4r+3) = xd'+ j * yd'
 998:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
 999:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
1000:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Twiddle factors for radix-4 IFFT:
1001:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * Wn = co1 + j * (si1)
1002:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * W2n = co2 + j * (si2)
1003:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * W3n = co3 + j * (si3)
1004:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  
1005:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * The real and imaginary output values for the radix-4 butterfly are
1006:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * xa' = xa + xb + xc + xd
1007:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * ya' = ya + yb + yc + yd
1008:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * xb' = (xa-yb-xc+yd)* co1 - (ya+xb-yc-xd)* (si1)
1009:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * yb' = (ya+xb-yc-xd)* co1 + (xa-yb-xc+yd)* (si1)
1010:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * xc' = (xa-xb+xc-xd)* co2 - (ya-yb+yc-yd)* (si2)
1011:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * yc' = (ya-yb+yc-yd)* co2 + (xa-xb+xc-xd)* (si2)
1012:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * xd' = (xa+yb-xc-yd)* co3 - (ya-xb-yc+xd)* (si3)
1013:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  * yd' = (ya-xb-yc+xd)* co3 + (xa+yb-xc-yd)* (si3)
1014:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  *
1015:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****  */
1016:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1017:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** void arm_radix4_butterfly_inverse_q15(
1018:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t * pSrc16,
1019:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t fftLen,
1020:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   const q15_t * pCoef16,
1021:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t twidCoefModifier)
1022:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** {
 2716              		.loc 1 1022 1
 2717              		.cfi_startproc
 2718              		@ args = 0, pretend = 0, frame = 1032
 2719              		@ frame_needed = 1, uses_anonymous_args = 0
 2720              		@ link register save eliminated.
 2721 0000 90B4     		push	{r4, r7}
 2722              	.LCFI11:
 2723              		.cfi_def_cfa_offset 8
 2724              		.cfi_offset 4, -8
 2725              		.cfi_offset 7, -4
 2726 0002 ADF5816D 		sub	sp, sp, #1032
 2727              	.LCFI12:
 2728              		.cfi_def_cfa_offset 1040
 2729 0006 00AF     		add	r7, sp, #0
 2730              	.LCFI13:
 2731              		.cfi_def_cfa_register 7
 2732 0008 07F10C04 		add	r4, r7, #12
 2733 000c 2060     		str	r0, [r4]
 2734 000e 07F10800 		add	r0, r7, #8
 2735 0012 0160     		str	r1, [r0]
 2736 0014 391D     		adds	r1, r7, #4
 2737 0016 0A60     		str	r2, [r1]
 2738 0018 3A46     		mov	r2, r7
 2739 001a 1360     		str	r3, [r2]
1023:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
ARM GAS  /tmp/ccn3Ohqt.s 			page 115


1024:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #if defined (ARM_MATH_DSP)
1025:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1026:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q31_t R, S, T, U;
1027:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q31_t C1, C2, C3, out1, out2;
1028:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t n1, n2, ic, i0, j, k;
1029:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         
1030:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t *ptr1;
1031:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t *pSi0;
1032:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t *pSi1;
1033:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t *pSi2;
1034:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t *pSi3;
1035:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         
1036:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q31_t xaya, xbyb, xcyc, xdyd;
1037:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1038:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Total process is divided into three stages */
1039:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1040:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* process first stage, middle stages, & last stage */
1041:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1042:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Initializations for the first stage */
1043:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 = fftLen;
 2740              		.loc 1 1043 6
 2741 001c 07F10803 		add	r3, r7, #8
 2742 0020 1B68     		ldr	r3, [r3]
 2743 0022 C7F80434 		str	r3, [r7, #1028]
1044:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n1 = n2;
 2744              		.loc 1 1044 6
 2745 0026 D7F80434 		ldr	r3, [r7, #1028]
 2746 002a C7F8F033 		str	r3, [r7, #1008]
1045:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1046:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* n2 = fftLen/4 */
1047:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 >>= 2U;
 2747              		.loc 1 1047 6
 2748 002e D7F80434 		ldr	r3, [r7, #1028]
 2749 0032 9B08     		lsrs	r3, r3, #2
 2750 0034 C7F80434 		str	r3, [r7, #1028]
1048:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1049:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Index for twiddle coefficient */
1050:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   ic = 0U;
 2751              		.loc 1 1050 6
 2752 0038 0023     		movs	r3, #0
 2753 003a C7F80034 		str	r3, [r7, #1024]
1051:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1052:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Index for input read and output write */
1053:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   j = n2;
 2754              		.loc 1 1053 5
 2755 003e D7F80434 		ldr	r3, [r7, #1028]
 2756 0042 C7F8F833 		str	r3, [r7, #1016]
1054:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1055:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi0 = pSrc16;
 2757              		.loc 1 1055 8
 2758 0046 07F1A403 		add	r3, r7, #164
 2759 004a 07F10C02 		add	r2, r7, #12
 2760 004e 1268     		ldr	r2, [r2]
 2761 0050 1A60     		str	r2, [r3]
1056:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi1 = pSi0 + 2 * n2;
 2762              		.loc 1 1056 15
 2763 0052 07F1A403 		add	r3, r7, #164
ARM GAS  /tmp/ccn3Ohqt.s 			page 116


 2764 0056 1A68     		ldr	r2, [r3]
 2765 0058 D7F80434 		ldr	r3, [r7, #1028]
 2766 005c 9B00     		lsls	r3, r3, #2
 2767 005e 1A44     		add	r2, r2, r3
 2768              		.loc 1 1056 8
 2769 0060 07F1A003 		add	r3, r7, #160
 2770 0064 1A60     		str	r2, [r3]
1057:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi2 = pSi1 + 2 * n2;
 2771              		.loc 1 1057 15
 2772 0066 07F1A003 		add	r3, r7, #160
 2773 006a 1A68     		ldr	r2, [r3]
 2774 006c D7F80434 		ldr	r3, [r7, #1028]
 2775 0070 9B00     		lsls	r3, r3, #2
 2776 0072 1A44     		add	r2, r2, r3
 2777              		.loc 1 1057 8
 2778 0074 07F19C03 		add	r3, r7, #156
 2779 0078 1A60     		str	r2, [r3]
1058:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   pSi3 = pSi2 + 2 * n2;
 2780              		.loc 1 1058 15
 2781 007a 07F19C03 		add	r3, r7, #156
 2782 007e 1A68     		ldr	r2, [r3]
 2783 0080 D7F80434 		ldr	r3, [r7, #1028]
 2784 0084 9B00     		lsls	r3, r3, #2
 2785 0086 1A44     		add	r2, r2, r3
 2786              		.loc 1 1058 8
 2787 0088 07F19803 		add	r3, r7, #152
 2788 008c 1A60     		str	r2, [r3]
 2789              	.L128:
1059:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1060:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Input is in 1.15(q15) format */
1061:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1062:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  start of first stage process */
1063:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   do
1064:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
1065:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly implementation */
1066:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1067:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0, i0+fftLen/2 inputs */
1068:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read ya (real), xa(imag) input */
1069:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = read_q15x2 (pSi0);
 2790              		.loc 1 1069 9 discriminator 1
 2791 008e 07F1A403 		add	r3, r7, #164
 2792 0092 1A68     		ldr	r2, [r3]
 2793 0094 07F51073 		add	r3, r7, #576
 2794 0098 1A60     		str	r2, [r3]
 2795 009a 07F51073 		add	r3, r7, #576
 2796 009e 1B68     		ldr	r3, [r3]
 2797 00a0 1B68     		ldr	r3, [r3]	@ unaligned
 2798 00a2 1A46     		mov	r2, r3
 2799              	.LBB506:
 2800              	.LBB507:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2801              		.loc 2 459 3 discriminator 1
 2802 00a4 07F14003 		add	r3, r7, #64
 2803 00a8 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2804              		.loc 2 461 10 discriminator 1
 2805 00aa 07F14003 		add	r3, r7, #64
ARM GAS  /tmp/ccn3Ohqt.s 			page 117


 2806 00ae 1B68     		ldr	r3, [r3]
 2807              	.LBE507:
 2808              	.LBE506:
 2809              		.loc 1 1069 9 discriminator 1
 2810 00b0 C7F8EC33 		str	r3, [r7, #1004]
1070:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 2811              		.loc 1 1070 9 discriminator 1
 2812 00b4 D7F8EC23 		ldr	r2, [r7, #1004]
 2813 00b8 07F51373 		add	r3, r7, #588
 2814 00bc 1A60     		str	r2, [r3]
 2815 00be 07F51273 		add	r3, r7, #584
 2816 00c2 0022     		movs	r2, #0
 2817 00c4 1A60     		str	r2, [r3]
 2818              	.LBB508:
 2819              	.LBB509:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2820              		.loc 3 1739 3 discriminator 1
 2821 00c6 07F51373 		add	r3, r7, #588
 2822 00ca 1B68     		ldr	r3, [r3]
 2823 00cc 07F51272 		add	r2, r7, #584
 2824 00d0 1268     		ldr	r2, [r2]
 2825              		.syntax unified
 2826              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2827 00d2 93FA22F2 		shadd16 r2, r3, r2
 2828              	@ 0 "" 2
 2829              		.thumb
 2830              		.syntax unified
 2831 00d6 07F51173 		add	r3, r7, #580
 2832 00da 1A60     		str	r2, [r3]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2833              		.loc 3 1740 9 discriminator 1
 2834 00dc 07F51173 		add	r3, r7, #580
 2835 00e0 1B68     		ldr	r3, [r3]
 2836              	.LBE509:
 2837              	.LBE508:
 2838              		.loc 1 1070 7 discriminator 1
 2839 00e2 C7F8EC33 		str	r3, [r7, #1004]
1071:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 2840              		.loc 1 1071 9 discriminator 1
 2841 00e6 D7F8EC23 		ldr	r2, [r7, #1004]
 2842 00ea 07F51673 		add	r3, r7, #600
 2843 00ee 1A60     		str	r2, [r3]
 2844 00f0 07F51573 		add	r3, r7, #596
 2845 00f4 0022     		movs	r2, #0
 2846 00f6 1A60     		str	r2, [r3]
 2847              	.LBB510:
 2848              	.LBB511:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2849              		.loc 3 1739 3 discriminator 1
 2850 00f8 07F51673 		add	r3, r7, #600
 2851 00fc 1B68     		ldr	r3, [r3]
 2852 00fe 07F51572 		add	r2, r7, #596
 2853 0102 1268     		ldr	r2, [r2]
 2854              		.syntax unified
 2855              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2856 0104 93FA22F2 		shadd16 r2, r3, r2
 2857              	@ 0 "" 2
ARM GAS  /tmp/ccn3Ohqt.s 			page 118


 2858              		.thumb
 2859              		.syntax unified
 2860 0108 07F51473 		add	r3, r7, #592
 2861 010c 1A60     		str	r2, [r3]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2862              		.loc 3 1740 9 discriminator 1
 2863 010e 07F51473 		add	r3, r7, #592
 2864 0112 1B68     		ldr	r3, [r3]
 2865              	.LBE511:
 2866              	.LBE510:
 2867              		.loc 1 1071 7 discriminator 1
 2868 0114 C7F8EC33 		str	r3, [r7, #1004]
1072:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1073:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yc (real), xc(imag) input */
1074:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = read_q15x2 (pSi2);
 2869              		.loc 1 1074 9 discriminator 1
 2870 0118 07F19C03 		add	r3, r7, #156
 2871 011c 1A68     		ldr	r2, [r3]
 2872 011e 07F51773 		add	r3, r7, #604
 2873 0122 1A60     		str	r2, [r3]
 2874 0124 07F51773 		add	r3, r7, #604
 2875 0128 1B68     		ldr	r3, [r3]
 2876 012a 1B68     		ldr	r3, [r3]	@ unaligned
 2877 012c 1A46     		mov	r2, r3
 2878              	.LBB512:
 2879              	.LBB513:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2880              		.loc 2 459 3 discriminator 1
 2881 012e 07F13C03 		add	r3, r7, #60
 2882 0132 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2883              		.loc 2 461 10 discriminator 1
 2884 0134 07F13C03 		add	r3, r7, #60
 2885 0138 1B68     		ldr	r3, [r3]
 2886              	.LBE513:
 2887              	.LBE512:
 2888              		.loc 1 1074 9 discriminator 1
 2889 013a C7F8E833 		str	r3, [r7, #1000]
1075:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __SHADD16(S, 0);
 2890              		.loc 1 1075 9 discriminator 1
 2891 013e D7F8E823 		ldr	r2, [r7, #1000]
 2892 0142 07F51A73 		add	r3, r7, #616
 2893 0146 1A60     		str	r2, [r3]
 2894 0148 07F51973 		add	r3, r7, #612
 2895 014c 0022     		movs	r2, #0
 2896 014e 1A60     		str	r2, [r3]
 2897              	.LBB514:
 2898              	.LBB515:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2899              		.loc 3 1739 3 discriminator 1
 2900 0150 07F51A73 		add	r3, r7, #616
 2901 0154 1B68     		ldr	r3, [r3]
 2902 0156 07F51972 		add	r2, r7, #612
 2903 015a 1268     		ldr	r2, [r2]
 2904              		.syntax unified
 2905              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2906 015c 93FA22F2 		shadd16 r2, r3, r2
ARM GAS  /tmp/ccn3Ohqt.s 			page 119


 2907              	@ 0 "" 2
 2908              		.thumb
 2909              		.syntax unified
 2910 0160 07F51873 		add	r3, r7, #608
 2911 0164 1A60     		str	r2, [r3]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2912              		.loc 3 1740 9 discriminator 1
 2913 0166 07F51873 		add	r3, r7, #608
 2914 016a 1B68     		ldr	r3, [r3]
 2915              	.LBE515:
 2916              	.LBE514:
 2917              		.loc 1 1075 7 discriminator 1
 2918 016c C7F8E833 		str	r3, [r7, #1000]
1076:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __SHADD16(S, 0);
 2919              		.loc 1 1076 9 discriminator 1
 2920 0170 D7F8E823 		ldr	r2, [r7, #1000]
 2921 0174 07F51D73 		add	r3, r7, #628
 2922 0178 1A60     		str	r2, [r3]
 2923 017a 07F51C73 		add	r3, r7, #624
 2924 017e 0022     		movs	r2, #0
 2925 0180 1A60     		str	r2, [r3]
 2926              	.LBB516:
 2927              	.LBB517:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2928              		.loc 3 1739 3 discriminator 1
 2929 0182 07F51D73 		add	r3, r7, #628
 2930 0186 1B68     		ldr	r3, [r3]
 2931 0188 07F51C72 		add	r2, r7, #624
 2932 018c 1268     		ldr	r2, [r2]
 2933              		.syntax unified
 2934              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2935 018e 93FA22F2 		shadd16 r2, r3, r2
 2936              	@ 0 "" 2
 2937              		.thumb
 2938              		.syntax unified
 2939 0192 07F51B73 		add	r3, r7, #620
 2940 0196 1A60     		str	r2, [r3]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2941              		.loc 3 1740 9 discriminator 1
 2942 0198 07F51B73 		add	r3, r7, #620
 2943 019c 1B68     		ldr	r3, [r3]
 2944              	.LBE517:
 2945              	.LBE516:
 2946              		.loc 1 1076 7 discriminator 1
 2947 019e C7F8E833 		str	r3, [r7, #1000]
1077:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1078:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya + yc), (xa + xc) ) */
1079:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QADD16(T, S);
 2948              		.loc 1 1079 9 discriminator 1
 2949 01a2 D7F8EC13 		ldr	r1, [r7, #1004]
 2950 01a6 D7F8E823 		ldr	r2, [r7, #1000]
 2951 01aa 07F52073 		add	r3, r7, #640
 2952 01ae 1960     		str	r1, [r3]
 2953 01b0 07F51F73 		add	r3, r7, #636
 2954 01b4 1A60     		str	r2, [r3]
 2955              	.LBB518:
 2956              	.LBB519:
ARM GAS  /tmp/ccn3Ohqt.s 			page 120


1731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2957              		.loc 3 1731 3 discriminator 1
 2958 01b6 07F52073 		add	r3, r7, #640
 2959 01ba 1B68     		ldr	r3, [r3]
 2960 01bc 07F51F72 		add	r2, r7, #636
 2961 01c0 1268     		ldr	r2, [r2]
 2962              		.syntax unified
 2963              	@ 1731 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2964 01c2 93FA12F2 		qadd16 r2, r3, r2
 2965              	@ 0 "" 2
 2966              		.thumb
 2967              		.syntax unified
 2968 01c6 07F51E73 		add	r3, r7, #632
 2969 01ca 1A60     		str	r2, [r3]
1732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2970              		.loc 3 1732 9 discriminator 1
 2971 01cc 07F51E73 		add	r3, r7, #632
 2972 01d0 1B68     		ldr	r3, [r3]
 2973              	.LBE519:
 2974              	.LBE518:
 2975              		.loc 1 1079 7 discriminator 1
 2976 01d2 C7F8E433 		str	r3, [r7, #996]
1080:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1081:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = packed((ya - yc), (xa - xc) ) */
1082:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __QSUB16(T, S);
 2977              		.loc 1 1082 9 discriminator 1
 2978 01d6 D7F8EC13 		ldr	r1, [r7, #1004]
 2979 01da D7F8E823 		ldr	r2, [r7, #1000]
 2980 01de 07F52373 		add	r3, r7, #652
 2981 01e2 1960     		str	r1, [r3]
 2982 01e4 07F52273 		add	r3, r7, #648
 2983 01e8 1A60     		str	r2, [r3]
 2984              	.LBB520:
 2985              	.LBB521:
1779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2986              		.loc 3 1779 3 discriminator 1
 2987 01ea 07F52373 		add	r3, r7, #652
 2988 01ee 1B68     		ldr	r3, [r3]
 2989 01f0 07F52272 		add	r2, r7, #648
 2990 01f4 1268     		ldr	r2, [r2]
 2991              		.syntax unified
 2992              	@ 1779 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2993 01f6 D3FA12F2 		qsub16 r2, r3, r2
 2994              	@ 0 "" 2
 2995              		.thumb
 2996              		.syntax unified
 2997 01fa 07F52173 		add	r3, r7, #644
 2998 01fe 1A60     		str	r2, [r3]
1780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2999              		.loc 3 1780 9 discriminator 1
 3000 0200 07F52173 		add	r3, r7, #644
 3001 0204 1B68     		ldr	r3, [r3]
 3002              	.LBE521:
 3003              	.LBE520:
 3004              		.loc 1 1082 7 discriminator 1
 3005 0206 C7F8E833 		str	r3, [r7, #1000]
1083:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
ARM GAS  /tmp/ccn3Ohqt.s 			page 121


1084:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
1085:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yb (real), xb(imag) input */
1086:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = read_q15x2 (pSi1);
 3006              		.loc 1 1086 9 discriminator 1
 3007 020a 07F1A003 		add	r3, r7, #160
 3008 020e 1A68     		ldr	r2, [r3]
 3009 0210 07F52473 		add	r3, r7, #656
 3010 0214 1A60     		str	r2, [r3]
 3011 0216 07F52473 		add	r3, r7, #656
 3012 021a 1B68     		ldr	r3, [r3]
 3013 021c 1B68     		ldr	r3, [r3]	@ unaligned
 3014 021e 1A46     		mov	r2, r3
 3015              	.LBB522:
 3016              	.LBB523:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 3017              		.loc 2 459 3 discriminator 1
 3018 0220 07F13803 		add	r3, r7, #56
 3019 0224 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 3020              		.loc 2 461 10 discriminator 1
 3021 0226 07F13803 		add	r3, r7, #56
 3022 022a 1B68     		ldr	r3, [r3]
 3023              	.LBE523:
 3024              	.LBE522:
 3025              		.loc 1 1086 9 discriminator 1
 3026 022c C7F8EC33 		str	r3, [r7, #1004]
1087:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 3027              		.loc 1 1087 9 discriminator 1
 3028 0230 D7F8EC23 		ldr	r2, [r7, #1004]
 3029 0234 07F52773 		add	r3, r7, #668
 3030 0238 1A60     		str	r2, [r3]
 3031 023a 07F52673 		add	r3, r7, #664
 3032 023e 0022     		movs	r2, #0
 3033 0240 1A60     		str	r2, [r3]
 3034              	.LBB524:
 3035              	.LBB525:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 3036              		.loc 3 1739 3 discriminator 1
 3037 0242 07F52773 		add	r3, r7, #668
 3038 0246 1B68     		ldr	r3, [r3]
 3039 0248 07F52672 		add	r2, r7, #664
 3040 024c 1268     		ldr	r2, [r2]
 3041              		.syntax unified
 3042              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3043 024e 93FA22F2 		shadd16 r2, r3, r2
 3044              	@ 0 "" 2
 3045              		.thumb
 3046              		.syntax unified
 3047 0252 07F52573 		add	r3, r7, #660
 3048 0256 1A60     		str	r2, [r3]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3049              		.loc 3 1740 9 discriminator 1
 3050 0258 07F52573 		add	r3, r7, #660
 3051 025c 1B68     		ldr	r3, [r3]
 3052              	.LBE525:
 3053              	.LBE524:
 3054              		.loc 1 1087 7 discriminator 1
ARM GAS  /tmp/ccn3Ohqt.s 			page 122


 3055 025e C7F8EC33 		str	r3, [r7, #1004]
1088:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 3056              		.loc 1 1088 9 discriminator 1
 3057 0262 D7F8EC23 		ldr	r2, [r7, #1004]
 3058 0266 07F52A73 		add	r3, r7, #680
 3059 026a 1A60     		str	r2, [r3]
 3060 026c 07F52973 		add	r3, r7, #676
 3061 0270 0022     		movs	r2, #0
 3062 0272 1A60     		str	r2, [r3]
 3063              	.LBB526:
 3064              	.LBB527:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 3065              		.loc 3 1739 3 discriminator 1
 3066 0274 07F52A73 		add	r3, r7, #680
 3067 0278 1B68     		ldr	r3, [r3]
 3068 027a 07F52972 		add	r2, r7, #676
 3069 027e 1268     		ldr	r2, [r2]
 3070              		.syntax unified
 3071              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3072 0280 93FA22F2 		shadd16 r2, r3, r2
 3073              	@ 0 "" 2
 3074              		.thumb
 3075              		.syntax unified
 3076 0284 07F52873 		add	r3, r7, #672
 3077 0288 1A60     		str	r2, [r3]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3078              		.loc 3 1740 9 discriminator 1
 3079 028a 07F52873 		add	r3, r7, #672
 3080 028e 1B68     		ldr	r3, [r3]
 3081              	.LBE527:
 3082              	.LBE526:
 3083              		.loc 1 1088 7 discriminator 1
 3084 0290 C7F8EC33 		str	r3, [r7, #1004]
1089:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1090:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
1091:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = read_q15x2 (pSi3);
 3085              		.loc 1 1091 9 discriminator 1
 3086 0294 07F19803 		add	r3, r7, #152
 3087 0298 1A68     		ldr	r2, [r3]
 3088 029a 07F52B73 		add	r3, r7, #684
 3089 029e 1A60     		str	r2, [r3]
 3090 02a0 07F52B73 		add	r3, r7, #684
 3091 02a4 1B68     		ldr	r3, [r3]
 3092 02a6 1B68     		ldr	r3, [r3]	@ unaligned
 3093 02a8 1A46     		mov	r2, r3
 3094              	.LBB528:
 3095              	.LBB529:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 3096              		.loc 2 459 3 discriminator 1
 3097 02aa 07F13403 		add	r3, r7, #52
 3098 02ae 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 3099              		.loc 2 461 10 discriminator 1
 3100 02b0 07F13403 		add	r3, r7, #52
 3101 02b4 1B68     		ldr	r3, [r3]
 3102              	.LBE529:
 3103              	.LBE528:
ARM GAS  /tmp/ccn3Ohqt.s 			page 123


 3104              		.loc 1 1091 9 discriminator 1
 3105 02b6 C7F8E033 		str	r3, [r7, #992]
1092:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
 3106              		.loc 1 1092 9 discriminator 1
 3107 02ba D7F8E023 		ldr	r2, [r7, #992]
 3108 02be 07F52E73 		add	r3, r7, #696
 3109 02c2 1A60     		str	r2, [r3]
 3110 02c4 07F52D73 		add	r3, r7, #692
 3111 02c8 0022     		movs	r2, #0
 3112 02ca 1A60     		str	r2, [r3]
 3113              	.LBB530:
 3114              	.LBB531:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 3115              		.loc 3 1739 3 discriminator 1
 3116 02cc 07F52E73 		add	r3, r7, #696
 3117 02d0 1B68     		ldr	r3, [r3]
 3118 02d2 07F52D72 		add	r2, r7, #692
 3119 02d6 1268     		ldr	r2, [r2]
 3120              		.syntax unified
 3121              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3122 02d8 93FA22F2 		shadd16 r2, r3, r2
 3123              	@ 0 "" 2
 3124              		.thumb
 3125              		.syntax unified
 3126 02dc 07F52C73 		add	r3, r7, #688
 3127 02e0 1A60     		str	r2, [r3]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3128              		.loc 3 1740 9 discriminator 1
 3129 02e2 07F52C73 		add	r3, r7, #688
 3130 02e6 1B68     		ldr	r3, [r3]
 3131              	.LBE531:
 3132              	.LBE530:
 3133              		.loc 1 1092 7 discriminator 1
 3134 02e8 C7F8E033 		str	r3, [r7, #992]
1093:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
 3135              		.loc 1 1093 9 discriminator 1
 3136 02ec D7F8E023 		ldr	r2, [r7, #992]
 3137 02f0 07F53173 		add	r3, r7, #708
 3138 02f4 1A60     		str	r2, [r3]
 3139 02f6 07F53073 		add	r3, r7, #704
 3140 02fa 0022     		movs	r2, #0
 3141 02fc 1A60     		str	r2, [r3]
 3142              	.LBB532:
 3143              	.LBB533:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 3144              		.loc 3 1739 3 discriminator 1
 3145 02fe 07F53173 		add	r3, r7, #708
 3146 0302 1B68     		ldr	r3, [r3]
 3147 0304 07F53072 		add	r2, r7, #704
 3148 0308 1268     		ldr	r2, [r2]
 3149              		.syntax unified
 3150              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3151 030a 93FA22F2 		shadd16 r2, r3, r2
 3152              	@ 0 "" 2
 3153              		.thumb
 3154              		.syntax unified
 3155 030e 07F52F73 		add	r3, r7, #700
ARM GAS  /tmp/ccn3Ohqt.s 			page 124


 3156 0312 1A60     		str	r2, [r3]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3157              		.loc 3 1740 9 discriminator 1
 3158 0314 07F52F73 		add	r3, r7, #700
 3159 0318 1B68     		ldr	r3, [r3]
 3160              	.LBE533:
 3161              	.LBE532:
 3162              		.loc 1 1093 7 discriminator 1
 3163 031a C7F8E033 		str	r3, [r7, #992]
1094:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1095:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed((yb + yd), (xb + xd) ) */
1096:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __QADD16(T, U);
 3164              		.loc 1 1096 9 discriminator 1
 3165 031e D7F8EC13 		ldr	r1, [r7, #1004]
 3166 0322 D7F8E023 		ldr	r2, [r7, #992]
 3167 0326 07F53473 		add	r3, r7, #720
 3168 032a 1960     		str	r1, [r3]
 3169 032c 07F53373 		add	r3, r7, #716
 3170 0330 1A60     		str	r2, [r3]
 3171              	.LBB534:
 3172              	.LBB535:
1731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 3173              		.loc 3 1731 3 discriminator 1
 3174 0332 07F53473 		add	r3, r7, #720
 3175 0336 1B68     		ldr	r3, [r3]
 3176 0338 07F53372 		add	r2, r7, #716
 3177 033c 1268     		ldr	r2, [r2]
 3178              		.syntax unified
 3179              	@ 1731 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3180 033e 93FA12F2 		qadd16 r2, r3, r2
 3181              	@ 0 "" 2
 3182              		.thumb
 3183              		.syntax unified
 3184 0342 07F53273 		add	r3, r7, #712
 3185 0346 1A60     		str	r2, [r3]
1732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3186              		.loc 3 1732 9 discriminator 1
 3187 0348 07F53273 		add	r3, r7, #712
 3188 034c 1B68     		ldr	r3, [r3]
 3189              	.LBE535:
 3190              	.LBE534:
 3191              		.loc 1 1096 7 discriminator 1
 3192 034e C7F8EC33 		str	r3, [r7, #1004]
1097:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1098:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 sample */
1099:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xa' = xa + xb + xc + xd */
1100:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* ya' = ya + yb + yc + yd */
1101:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&pSi0, __SHADD16(R, T));
 3193              		.loc 1 1101 28 discriminator 1
 3194 0352 D7F8E413 		ldr	r1, [r7, #996]
 3195 0356 D7F8EC23 		ldr	r2, [r7, #1004]
 3196 035a 07F53773 		add	r3, r7, #732
 3197 035e 1960     		str	r1, [r3]
 3198 0360 07F53673 		add	r3, r7, #728
 3199 0364 1A60     		str	r2, [r3]
 3200              	.LBB536:
 3201              	.LBB537:
ARM GAS  /tmp/ccn3Ohqt.s 			page 125


1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 3202              		.loc 3 1739 3 discriminator 1
 3203 0366 07F53773 		add	r3, r7, #732
 3204 036a 1B68     		ldr	r3, [r3]
 3205 036c 07F53672 		add	r2, r7, #728
 3206 0370 1268     		ldr	r2, [r2]
 3207              		.syntax unified
 3208              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3209 0372 93FA22F2 		shadd16 r2, r3, r2
 3210              	@ 0 "" 2
 3211              		.thumb
 3212              		.syntax unified
 3213 0376 07F53573 		add	r3, r7, #724
 3214 037a 1A60     		str	r2, [r3]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3215              		.loc 3 1740 9 discriminator 1
 3216 037c 07F53573 		add	r3, r7, #724
 3217 0380 1B68     		ldr	r3, [r3]
 3218              	.LBE537:
 3219              	.LBE536:
 3220              		.loc 1 1101 5 discriminator 1
 3221 0382 1946     		mov	r1, r3
 3222 0384 07F53973 		add	r3, r7, #740
 3223 0388 07F1A402 		add	r2, r7, #164
 3224 038c 1A60     		str	r2, [r3]
 3225 038e 07F53873 		add	r3, r7, #736
 3226 0392 1960     		str	r1, [r3]
 3227              	.LBB538:
 3228              	.LBB539:
 506:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 3229              		.loc 2 506 9 discriminator 1
 3230 0394 07F13003 		add	r3, r7, #48
 3231 0398 07F53872 		add	r2, r7, #736
 3232 039c 1268     		ldr	r2, [r2]
 3233 039e 1A60     		str	r2, [r3]
 508:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 3234              		.loc 2 508 3 discriminator 1
 3235 03a0 07F53973 		add	r3, r7, #740
 3236 03a4 1B68     		ldr	r3, [r3]
 3237 03a6 1B68     		ldr	r3, [r3]
 3238 03a8 07F13002 		add	r2, r7, #48
 3239 03ac 1268     		ldr	r2, [r2]
 3240 03ae 1A60     		str	r2, [r3]	@ unaligned
 509:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 3241              		.loc 2 509 9 discriminator 1
 3242 03b0 07F53973 		add	r3, r7, #740
 3243 03b4 1B68     		ldr	r3, [r3]
 3244 03b6 1B68     		ldr	r3, [r3]
 3245 03b8 1A1D     		adds	r2, r3, #4
 3246 03ba 07F53973 		add	r3, r7, #740
 3247 03be 1B68     		ldr	r3, [r3]
 3248 03c0 1A60     		str	r2, [r3]
 510:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 3249              		.loc 2 510 1 discriminator 1
 3250 03c2 00BF     		nop
 3251              	.LBE539:
 3252              	.LBE538:
ARM GAS  /tmp/ccn3Ohqt.s 			page 126


1102:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1103:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya + yc) - (yb + yd), (xa + xc)- (xb + xd)) */
1104:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QSUB16(R, T);
 3253              		.loc 1 1104 9 discriminator 1
 3254 03c4 D7F8E413 		ldr	r1, [r7, #996]
 3255 03c8 D7F8EC23 		ldr	r2, [r7, #1004]
 3256 03cc 07F53C73 		add	r3, r7, #752
 3257 03d0 1960     		str	r1, [r3]
 3258 03d2 07F53B73 		add	r3, r7, #748
 3259 03d6 1A60     		str	r2, [r3]
 3260              	.LBB540:
 3261              	.LBB541:
1779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 3262              		.loc 3 1779 3 discriminator 1
 3263 03d8 07F53C73 		add	r3, r7, #752
 3264 03dc 1B68     		ldr	r3, [r3]
 3265 03de 07F53B72 		add	r2, r7, #748
 3266 03e2 1268     		ldr	r2, [r2]
 3267              		.syntax unified
 3268              	@ 1779 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3269 03e4 D3FA12F2 		qsub16 r2, r3, r2
 3270              	@ 0 "" 2
 3271              		.thumb
 3272              		.syntax unified
 3273 03e8 07F53A73 		add	r3, r7, #744
 3274 03ec 1A60     		str	r2, [r3]
1780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3275              		.loc 3 1780 9 discriminator 1
 3276 03ee 07F53A73 		add	r3, r7, #744
 3277 03f2 1B68     		ldr	r3, [r3]
 3278              	.LBE541:
 3279              	.LBE540:
 3280              		.loc 1 1104 7 discriminator 1
 3281 03f4 C7F8E433 		str	r3, [r7, #996]
1105:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1106:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co2 & si2 are read from SIMD Coefficient pointer */
1107:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     C2 = read_q15x2 ((q15_t *) pCoef16 + (4U * ic));
 3282              		.loc 1 1107 10 discriminator 1
 3283 03f8 D7F80034 		ldr	r3, [r7, #1024]
 3284 03fc DB00     		lsls	r3, r3, #3
 3285 03fe 3A1D     		adds	r2, r7, #4
 3286 0400 1268     		ldr	r2, [r2]
 3287 0402 1A44     		add	r2, r2, r3
 3288 0404 07F53D73 		add	r3, r7, #756
 3289 0408 1A60     		str	r2, [r3]
 3290 040a 07F53D73 		add	r3, r7, #756
 3291 040e 1B68     		ldr	r3, [r3]
 3292 0410 1B68     		ldr	r3, [r3]	@ unaligned
 3293 0412 1A46     		mov	r2, r3
 3294              	.LBB542:
 3295              	.LBB543:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 3296              		.loc 2 459 3 discriminator 1
 3297 0414 07F12C03 		add	r3, r7, #44
 3298 0418 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 3299              		.loc 2 461 10 discriminator 1
ARM GAS  /tmp/ccn3Ohqt.s 			page 127


 3300 041a 07F12C03 		add	r3, r7, #44
 3301 041e 1B68     		ldr	r3, [r3]
 3302              	.LBE543:
 3303              	.LBE542:
 3304              		.loc 1 1107 10 discriminator 1
 3305 0420 C7F8DC33 		str	r3, [r7, #988]
1108:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1109:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1110:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
1111:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUSD(C2, R) >> 16U;
 3306              		.loc 1 1111 12 discriminator 1
 3307 0424 D7F8DC13 		ldr	r1, [r7, #988]
 3308 0428 D7F8E423 		ldr	r2, [r7, #996]
 3309 042c 07F54073 		add	r3, r7, #768
 3310 0430 1960     		str	r1, [r3]
 3311 0432 07F53F73 		add	r3, r7, #764
 3312 0436 1A60     		str	r2, [r3]
 3313              	.LBB544:
 3314              	.LBB545:
2043:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 3315              		.loc 3 2043 3 discriminator 1
 3316 0438 07F54073 		add	r3, r7, #768
 3317 043c 1B68     		ldr	r3, [r3]
 3318 043e 07F53F72 		add	r2, r7, #764
 3319 0442 1268     		ldr	r2, [r2]
 3320              		.syntax unified
 3321              	@ 2043 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3322 0444 43FB02F2 		smusd r2, r3, r2
 3323              	@ 0 "" 2
 3324              		.thumb
 3325              		.syntax unified
 3326 0448 07F53E73 		add	r3, r7, #760
 3327 044c 1A60     		str	r2, [r3]
2044:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3328              		.loc 3 2044 9 discriminator 1
 3329 044e 07F53E73 		add	r3, r7, #760
 3330 0452 1B68     		ldr	r3, [r3]
 3331              	.LBE545:
 3332              	.LBE544:
 3333              		.loc 1 1111 27 discriminator 1
 3334 0454 1B0C     		lsrs	r3, r3, #16
 3335              		.loc 1 1111 10 discriminator 1
 3336 0456 C7F8D833 		str	r3, [r7, #984]
1112:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
1113:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUADX(C2, R);
 3337              		.loc 1 1113 12 discriminator 1
 3338 045a D7F8DC33 		ldr	r3, [r7, #988]
 3339 045e D7F8E423 		ldr	r2, [r7, #996]
 3340 0462 C7F80C33 		str	r3, [r7, #780]
 3341 0466 07F54273 		add	r3, r7, #776
 3342 046a 1A60     		str	r2, [r3]
 3343              	.LBB546:
 3344              	.LBB547:
1985:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 3345              		.loc 3 1985 3 discriminator 1
 3346 046c D7F80C33 		ldr	r3, [r7, #780]
 3347 0470 07F54272 		add	r2, r7, #776
ARM GAS  /tmp/ccn3Ohqt.s 			page 128


 3348 0474 1268     		ldr	r2, [r2]
 3349              		.syntax unified
 3350              	@ 1985 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3351 0476 23FB12F2 		smuadx r2, r3, r2
 3352              	@ 0 "" 2
 3353              		.thumb
 3354              		.syntax unified
 3355 047a 07F54173 		add	r3, r7, #772
 3356 047e 1A60     		str	r2, [r3]
1986:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3357              		.loc 3 1986 9 discriminator 1
 3358 0480 07F54173 		add	r3, r7, #772
 3359 0484 1B68     		ldr	r3, [r3]
 3360              	.LBE547:
 3361              	.LBE546:
 3362              		.loc 1 1113 10 discriminator 1
 3363 0486 C7F8D433 		str	r3, [r7, #980]
1114:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
1115:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
1116:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUADX(C2, R) >> 16U;
1117:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
1118:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUSD(__QSUB16(0, C2), R);
1119:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
1120:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1121:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 */
1122:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed(yb, xb) */
1123:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = read_q15x2 (pSi1);
 3364              		.loc 1 1123 9 discriminator 1
 3365 048a 07F1A003 		add	r3, r7, #160
 3366 048e 1B68     		ldr	r3, [r3]
 3367 0490 C7F81033 		str	r3, [r7, #784]
 3368 0494 D7F81033 		ldr	r3, [r7, #784]
 3369 0498 1B68     		ldr	r3, [r3]	@ unaligned
 3370 049a 1A46     		mov	r2, r3
 3371              	.LBB548:
 3372              	.LBB549:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 3373              		.loc 2 459 3 discriminator 1
 3374 049c 07F12803 		add	r3, r7, #40
 3375 04a0 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 3376              		.loc 2 461 10 discriminator 1
 3377 04a2 07F12803 		add	r3, r7, #40
 3378 04a6 1B68     		ldr	r3, [r3]
 3379              	.LBE549:
 3380              	.LBE548:
 3381              		.loc 1 1123 9 discriminator 1
 3382 04a8 C7F8EC33 		str	r3, [r7, #1004]
1124:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 3383              		.loc 1 1124 9 discriminator 1
 3384 04ac D7F8EC33 		ldr	r3, [r7, #1004]
 3385 04b0 C7F81C33 		str	r3, [r7, #796]
 3386 04b4 0023     		movs	r3, #0
 3387 04b6 C7F81833 		str	r3, [r7, #792]
 3388              	.LBB550:
 3389              	.LBB551:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /tmp/ccn3Ohqt.s 			page 129


 3390              		.loc 3 1739 3 discriminator 1
 3391 04ba D7F81C33 		ldr	r3, [r7, #796]
 3392 04be D7F81823 		ldr	r2, [r7, #792]
 3393              		.syntax unified
 3394              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3395 04c2 93FA22F3 		shadd16 r3, r3, r2
 3396              	@ 0 "" 2
 3397              		.thumb
 3398              		.syntax unified
 3399 04c6 C7F81433 		str	r3, [r7, #788]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3400              		.loc 3 1740 9 discriminator 1
 3401 04ca D7F81433 		ldr	r3, [r7, #788]
 3402              	.LBE551:
 3403              	.LBE550:
 3404              		.loc 1 1124 7 discriminator 1
 3405 04ce C7F8EC33 		str	r3, [r7, #1004]
1125:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __SHADD16(T, 0);
 3406              		.loc 1 1125 9 discriminator 1
 3407 04d2 D7F8EC33 		ldr	r3, [r7, #1004]
 3408 04d6 C7F82833 		str	r3, [r7, #808]
 3409 04da 0023     		movs	r3, #0
 3410 04dc C7F82433 		str	r3, [r7, #804]
 3411              	.LBB552:
 3412              	.LBB553:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 3413              		.loc 3 1739 3 discriminator 1
 3414 04e0 D7F82833 		ldr	r3, [r7, #808]
 3415 04e4 D7F82423 		ldr	r2, [r7, #804]
 3416              		.syntax unified
 3417              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3418 04e8 93FA22F3 		shadd16 r3, r3, r2
 3419              	@ 0 "" 2
 3420              		.thumb
 3421              		.syntax unified
 3422 04ec C7F82033 		str	r3, [r7, #800]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3423              		.loc 3 1740 9 discriminator 1
 3424 04f0 D7F82033 		ldr	r3, [r7, #800]
 3425              	.LBE553:
 3426              	.LBE552:
 3427              		.loc 1 1125 7 discriminator 1
 3428 04f4 C7F8EC33 		str	r3, [r7, #1004]
1126:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1127:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing the butterfly processed i0 + fftLen/4 sample */
1128:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xc', yc') in little endian format */
1129:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&pSi1, (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 3429              		.loc 1 1129 28 discriminator 1
 3430 04f8 D7F8D423 		ldr	r2, [r7, #980]
 3431 04fc C14B     		ldr	r3, .L173
 3432 04fe 1340     		ands	r3, r3, r2
 3433              		.loc 1 1129 66 discriminator 1
 3434 0500 D7F8D823 		ldr	r2, [r7, #984]
 3435 0504 92B2     		uxth	r2, r2
 3436              		.loc 1 1129 5 discriminator 1
 3437 0506 1343     		orrs	r3, r3, r2
 3438 0508 07F1A002 		add	r2, r7, #160
ARM GAS  /tmp/ccn3Ohqt.s 			page 130


 3439 050c C7F83023 		str	r2, [r7, #816]
 3440 0510 C7F82C33 		str	r3, [r7, #812]
 3441              	.LBB554:
 3442              	.LBB555:
 506:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 3443              		.loc 2 506 9 discriminator 1
 3444 0514 07F12403 		add	r3, r7, #36
 3445 0518 D7F82C23 		ldr	r2, [r7, #812]
 3446 051c 1A60     		str	r2, [r3]
 508:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 3447              		.loc 2 508 3 discriminator 1
 3448 051e D7F83033 		ldr	r3, [r7, #816]
 3449 0522 1B68     		ldr	r3, [r3]
 3450 0524 07F12402 		add	r2, r7, #36
 3451 0528 1268     		ldr	r2, [r2]
 3452 052a 1A60     		str	r2, [r3]	@ unaligned
 509:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 3453              		.loc 2 509 9 discriminator 1
 3454 052c D7F83033 		ldr	r3, [r7, #816]
 3455 0530 1B68     		ldr	r3, [r3]
 3456 0532 1A1D     		adds	r2, r3, #4
 3457 0534 D7F83033 		ldr	r3, [r7, #816]
 3458 0538 1A60     		str	r2, [r3]
 510:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 3459              		.loc 2 510 1 discriminator 1
 3460 053a 00BF     		nop
 3461              	.LBE555:
 3462              	.LBE554:
1130:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1131:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly calculations */
1132:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* U = packed(yd, xd) */
1133:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = read_q15x2 (pSi3);
 3463              		.loc 1 1133 9 discriminator 1
 3464 053c 07F19803 		add	r3, r7, #152
 3465 0540 1B68     		ldr	r3, [r3]
 3466 0542 C7F83433 		str	r3, [r7, #820]
 3467 0546 D7F83433 		ldr	r3, [r7, #820]
 3468 054a 1B68     		ldr	r3, [r3]	@ unaligned
 3469 054c 1A46     		mov	r2, r3
 3470              	.LBB556:
 3471              	.LBB557:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 3472              		.loc 2 459 3 discriminator 1
 3473 054e 07F12003 		add	r3, r7, #32
 3474 0552 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 3475              		.loc 2 461 10 discriminator 1
 3476 0554 07F12003 		add	r3, r7, #32
 3477 0558 1B68     		ldr	r3, [r3]
 3478              	.LBE557:
 3479              	.LBE556:
 3480              		.loc 1 1133 9 discriminator 1
 3481 055a C7F8E033 		str	r3, [r7, #992]
1134:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
 3482              		.loc 1 1134 9 discriminator 1
 3483 055e D7F8E033 		ldr	r3, [r7, #992]
 3484 0562 C7F84033 		str	r3, [r7, #832]
ARM GAS  /tmp/ccn3Ohqt.s 			page 131


 3485 0566 0023     		movs	r3, #0
 3486 0568 C7F83C33 		str	r3, [r7, #828]
 3487              	.LBB558:
 3488              	.LBB559:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 3489              		.loc 3 1739 3 discriminator 1
 3490 056c D7F84033 		ldr	r3, [r7, #832]
 3491 0570 D7F83C23 		ldr	r2, [r7, #828]
 3492              		.syntax unified
 3493              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3494 0574 93FA22F3 		shadd16 r3, r3, r2
 3495              	@ 0 "" 2
 3496              		.thumb
 3497              		.syntax unified
 3498 0578 C7F83833 		str	r3, [r7, #824]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3499              		.loc 3 1740 9 discriminator 1
 3500 057c D7F83833 		ldr	r3, [r7, #824]
 3501              	.LBE559:
 3502              	.LBE558:
 3503              		.loc 1 1134 7 discriminator 1
 3504 0580 C7F8E033 		str	r3, [r7, #992]
1135:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __SHADD16(U, 0);
 3505              		.loc 1 1135 9 discriminator 1
 3506 0584 D7F8E033 		ldr	r3, [r7, #992]
 3507 0588 C7F84C33 		str	r3, [r7, #844]
 3508 058c 0023     		movs	r3, #0
 3509 058e C7F84833 		str	r3, [r7, #840]
 3510              	.LBB560:
 3511              	.LBB561:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 3512              		.loc 3 1739 3 discriminator 1
 3513 0592 D7F84C33 		ldr	r3, [r7, #844]
 3514 0596 D7F84823 		ldr	r2, [r7, #840]
 3515              		.syntax unified
 3516              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3517 059a 93FA22F3 		shadd16 r3, r3, r2
 3518              	@ 0 "" 2
 3519              		.thumb
 3520              		.syntax unified
 3521 059e C7F84433 		str	r3, [r7, #836]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3522              		.loc 3 1740 9 discriminator 1
 3523 05a2 D7F84433 		ldr	r3, [r7, #836]
 3524              	.LBE561:
 3525              	.LBE560:
 3526              		.loc 1 1135 7 discriminator 1
 3527 05a6 C7F8E033 		str	r3, [r7, #992]
1136:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1137:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed(yb-yd, xb-xd) */
1138:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __QSUB16(T, U);
 3528              		.loc 1 1138 9 discriminator 1
 3529 05aa D7F8EC23 		ldr	r2, [r7, #1004]
 3530 05ae D7F8E033 		ldr	r3, [r7, #992]
 3531 05b2 C7F85823 		str	r2, [r7, #856]
 3532 05b6 C7F85433 		str	r3, [r7, #852]
 3533              	.LBB562:
ARM GAS  /tmp/ccn3Ohqt.s 			page 132


 3534              	.LBB563:
1779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 3535              		.loc 3 1779 3 discriminator 1
 3536 05ba D7F85833 		ldr	r3, [r7, #856]
 3537 05be D7F85423 		ldr	r2, [r7, #852]
 3538              		.syntax unified
 3539              	@ 1779 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3540 05c2 D3FA12F3 		qsub16 r3, r3, r2
 3541              	@ 0 "" 2
 3542              		.thumb
 3543              		.syntax unified
 3544 05c6 C7F85033 		str	r3, [r7, #848]
1780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3545              		.loc 3 1780 9 discriminator 1
 3546 05ca D7F85033 		ldr	r3, [r7, #848]
 3547              	.LBE563:
 3548              	.LBE562:
 3549              		.loc 1 1138 7 discriminator 1
 3550 05ce C7F8EC33 		str	r3, [r7, #1004]
1139:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1140:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1141:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
1142:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QSAX(S, T);
 3551              		.loc 1 1142 9 discriminator 1
 3552 05d2 D7F8E823 		ldr	r2, [r7, #1000]
 3553 05d6 D7F8EC33 		ldr	r3, [r7, #1004]
 3554 05da C7F86423 		str	r2, [r7, #868]
 3555 05de C7F86033 		str	r3, [r7, #864]
 3556              	.LBB564:
 3557              	.LBB565:
1875:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 3558              		.loc 3 1875 3 discriminator 1
 3559 05e2 D7F86433 		ldr	r3, [r7, #868]
 3560 05e6 D7F86023 		ldr	r2, [r7, #864]
 3561              		.syntax unified
 3562              	@ 1875 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3563 05ea E3FA12F3 		qsax r3, r3, r2
 3564              	@ 0 "" 2
 3565              		.thumb
 3566              		.syntax unified
 3567 05ee C7F85C33 		str	r3, [r7, #860]
1876:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3568              		.loc 3 1876 9 discriminator 1
 3569 05f2 D7F85C33 		ldr	r3, [r7, #860]
 3570              	.LBE565:
 3571              	.LBE564:
 3572              		.loc 1 1142 7 discriminator 1
 3573 05f6 C7F8E433 		str	r3, [r7, #996]
1143:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = packed((ya-yc) + (xb- xd),  (xa-xc) - (yb-yd)) */
1144:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __QASX(S, T);
 3574              		.loc 1 1144 9 discriminator 1
 3575 05fa D7F8E823 		ldr	r2, [r7, #1000]
 3576 05fe D7F8EC33 		ldr	r3, [r7, #1004]
 3577 0602 C7F87023 		str	r2, [r7, #880]
 3578 0606 C7F86C33 		str	r3, [r7, #876]
 3579              	.LBB566:
 3580              	.LBB567:
ARM GAS  /tmp/ccn3Ohqt.s 			page 133


1827:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 3581              		.loc 3 1827 3 discriminator 1
 3582 060a D7F87033 		ldr	r3, [r7, #880]
 3583 060e D7F86C23 		ldr	r2, [r7, #876]
 3584              		.syntax unified
 3585              	@ 1827 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3586 0612 A3FA12F3 		qasx r3, r3, r2
 3587              	@ 0 "" 2
 3588              		.thumb
 3589              		.syntax unified
 3590 0616 C7F86833 		str	r3, [r7, #872]
1828:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3591              		.loc 3 1828 9 discriminator 1
 3592 061a D7F86833 		ldr	r3, [r7, #872]
 3593              	.LBE567:
 3594              	.LBE566:
 3595              		.loc 1 1144 7 discriminator 1
 3596 061e C7F8E833 		str	r3, [r7, #1000]
1145:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
1146:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
1147:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QASX(S, T);
1148:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
1149:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __QSAX(S, T);
1150:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
1151:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1152:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co1 & si1 are read from SIMD Coefficient pointer */
1153:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     C1 = read_q15x2 ((q15_t *) pCoef16 + (2U * ic));
 3597              		.loc 1 1153 10 discriminator 1
 3598 0622 D7F80034 		ldr	r3, [r7, #1024]
 3599 0626 9B00     		lsls	r3, r3, #2
 3600 0628 3A1D     		adds	r2, r7, #4
 3601 062a 1268     		ldr	r2, [r2]
 3602 062c 1344     		add	r3, r3, r2
 3603 062e C7F87433 		str	r3, [r7, #884]
 3604 0632 D7F87433 		ldr	r3, [r7, #884]
 3605 0636 1B68     		ldr	r3, [r3]	@ unaligned
 3606 0638 1A46     		mov	r2, r3
 3607              	.LBB568:
 3608              	.LBB569:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 3609              		.loc 2 459 3 discriminator 1
 3610 063a 07F11C03 		add	r3, r7, #28
 3611 063e 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 3612              		.loc 2 461 10 discriminator 1
 3613 0640 07F11C03 		add	r3, r7, #28
 3614 0644 1B68     		ldr	r3, [r3]
 3615              	.LBE569:
 3616              	.LBE568:
 3617              		.loc 1 1153 10 discriminator 1
 3618 0646 C7F8D033 		str	r3, [r7, #976]
1154:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly process for the i0+fftLen/2 sample */
1155:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1156:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1157:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
1158:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUSD(C1, S) >> 16U;
 3619              		.loc 1 1158 12 discriminator 1
ARM GAS  /tmp/ccn3Ohqt.s 			page 134


 3620 064a D7F8D023 		ldr	r2, [r7, #976]
 3621 064e D7F8E833 		ldr	r3, [r7, #1000]
 3622 0652 C7F88023 		str	r2, [r7, #896]
 3623 0656 C7F87C33 		str	r3, [r7, #892]
 3624              	.LBB570:
 3625              	.LBB571:
2043:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 3626              		.loc 3 2043 3 discriminator 1
 3627 065a D7F88033 		ldr	r3, [r7, #896]
 3628 065e D7F87C23 		ldr	r2, [r7, #892]
 3629              		.syntax unified
 3630              	@ 2043 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3631 0662 43FB02F3 		smusd r3, r3, r2
 3632              	@ 0 "" 2
 3633              		.thumb
 3634              		.syntax unified
 3635 0666 C7F87833 		str	r3, [r7, #888]
2044:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3636              		.loc 3 2044 9 discriminator 1
 3637 066a D7F87833 		ldr	r3, [r7, #888]
 3638              	.LBE571:
 3639              	.LBE570:
 3640              		.loc 1 1158 27 discriminator 1
 3641 066e 1B0C     		lsrs	r3, r3, #16
 3642              		.loc 1 1158 10 discriminator 1
 3643 0670 C7F8D833 		str	r3, [r7, #984]
1159:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
1160:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUADX(C1, S);
 3644              		.loc 1 1160 12 discriminator 1
 3645 0674 D7F8D023 		ldr	r2, [r7, #976]
 3646 0678 D7F8E833 		ldr	r3, [r7, #1000]
 3647 067c C7F88C23 		str	r2, [r7, #908]
 3648 0680 C7F88833 		str	r3, [r7, #904]
 3649              	.LBB572:
 3650              	.LBB573:
1985:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 3651              		.loc 3 1985 3 discriminator 1
 3652 0684 D7F88C33 		ldr	r3, [r7, #908]
 3653 0688 D7F88823 		ldr	r2, [r7, #904]
 3654              		.syntax unified
 3655              	@ 1985 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3656 068c 23FB12F3 		smuadx r3, r3, r2
 3657              	@ 0 "" 2
 3658              		.thumb
 3659              		.syntax unified
 3660 0690 C7F88433 		str	r3, [r7, #900]
1986:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3661              		.loc 3 1986 9 discriminator 1
 3662 0694 D7F88433 		ldr	r3, [r7, #900]
 3663              	.LBE573:
 3664              	.LBE572:
 3665              		.loc 1 1160 10 discriminator 1
 3666 0698 C7F8D433 		str	r3, [r7, #980]
1161:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
1162:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
1163:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUADX(C1, S) >> 16U;
1164:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
ARM GAS  /tmp/ccn3Ohqt.s 			page 135


1165:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUSD(__QSUB16(0, C1), S);
1166:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
1167:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1168:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xb', yb') in little endian format */
1169:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&pSi2, ((out2) & 0xFFFF0000) | ((out1) & 0x0000FFFF));
 3667              		.loc 1 1169 36 discriminator 1
 3668 069c D7F8D423 		ldr	r2, [r7, #980]
 3669 06a0 584B     		ldr	r3, .L173
 3670 06a2 1340     		ands	r3, r3, r2
 3671              		.loc 1 1169 60 discriminator 1
 3672 06a4 D7F8D823 		ldr	r2, [r7, #984]
 3673 06a8 92B2     		uxth	r2, r2
 3674              		.loc 1 1169 50 discriminator 1
 3675 06aa 1343     		orrs	r3, r3, r2
 3676              		.loc 1 1169 5 discriminator 1
 3677 06ac 1A46     		mov	r2, r3
 3678 06ae 07F19C03 		add	r3, r7, #156
 3679 06b2 C7F89433 		str	r3, [r7, #916]
 3680 06b6 C7F89023 		str	r2, [r7, #912]
 3681              	.LBB574:
 3682              	.LBB575:
 506:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 3683              		.loc 2 506 9 discriminator 1
 3684 06ba 07F11803 		add	r3, r7, #24
 3685 06be D7F89023 		ldr	r2, [r7, #912]
 3686 06c2 1A60     		str	r2, [r3]
 508:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 3687              		.loc 2 508 3 discriminator 1
 3688 06c4 D7F89433 		ldr	r3, [r7, #916]
 3689 06c8 1B68     		ldr	r3, [r3]
 3690 06ca 07F11802 		add	r2, r7, #24
 3691 06ce 1268     		ldr	r2, [r2]
 3692 06d0 1A60     		str	r2, [r3]	@ unaligned
 509:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 3693              		.loc 2 509 9 discriminator 1
 3694 06d2 D7F89433 		ldr	r3, [r7, #916]
 3695 06d6 1B68     		ldr	r3, [r3]
 3696 06d8 1A1D     		adds	r2, r3, #4
 3697 06da D7F89433 		ldr	r3, [r7, #916]
 3698 06de 1A60     		str	r2, [r3]
 510:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 3699              		.loc 2 510 1 discriminator 1
 3700 06e0 00BF     		nop
 3701              	.LBE575:
 3702              	.LBE574:
1170:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1171:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co3 & si3 are read from SIMD Coefficient pointer */
1172:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     C3 = read_q15x2 ((q15_t *) pCoef16 + (6U * ic));
 3703              		.loc 1 1172 10 discriminator 1
 3704 06e2 D7F80024 		ldr	r2, [r7, #1024]
 3705 06e6 1346     		mov	r3, r2
 3706 06e8 5B00     		lsls	r3, r3, #1
 3707 06ea 1344     		add	r3, r3, r2
 3708 06ec 9B00     		lsls	r3, r3, #2
 3709 06ee 1A46     		mov	r2, r3
 3710 06f0 3B1D     		adds	r3, r7, #4
 3711 06f2 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccn3Ohqt.s 			page 136


 3712 06f4 1344     		add	r3, r3, r2
 3713 06f6 C7F89833 		str	r3, [r7, #920]
 3714 06fa D7F89833 		ldr	r3, [r7, #920]
 3715 06fe 1B68     		ldr	r3, [r3]	@ unaligned
 3716 0700 1A46     		mov	r2, r3
 3717              	.LBB576:
 3718              	.LBB577:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 3719              		.loc 2 459 3 discriminator 1
 3720 0702 07F11403 		add	r3, r7, #20
 3721 0706 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 3722              		.loc 2 461 10 discriminator 1
 3723 0708 07F11403 		add	r3, r7, #20
 3724 070c 1B68     		ldr	r3, [r3]
 3725              	.LBE577:
 3726              	.LBE576:
 3727              		.loc 1 1172 10 discriminator 1
 3728 070e C7F8CC33 		str	r3, [r7, #972]
1173:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly process for the i0+3fftLen/4 sample */
1174:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1175:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1176:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3) */
1177:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUSD(C3, R) >> 16U;
 3729              		.loc 1 1177 12 discriminator 1
 3730 0712 D7F8CC23 		ldr	r2, [r7, #972]
 3731 0716 D7F8E433 		ldr	r3, [r7, #996]
 3732 071a C7F8A423 		str	r2, [r7, #932]
 3733 071e C7F8A033 		str	r3, [r7, #928]
 3734              	.LBB578:
 3735              	.LBB579:
2043:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 3736              		.loc 3 2043 3 discriminator 1
 3737 0722 D7F8A433 		ldr	r3, [r7, #932]
 3738 0726 D7F8A023 		ldr	r2, [r7, #928]
 3739              		.syntax unified
 3740              	@ 2043 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3741 072a 43FB02F3 		smusd r3, r3, r2
 3742              	@ 0 "" 2
 3743              		.thumb
 3744              		.syntax unified
 3745 072e C7F89C33 		str	r3, [r7, #924]
2044:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3746              		.loc 3 2044 9 discriminator 1
 3747 0732 D7F89C33 		ldr	r3, [r7, #924]
 3748              	.LBE579:
 3749              	.LBE578:
 3750              		.loc 1 1177 27 discriminator 1
 3751 0736 1B0C     		lsrs	r3, r3, #16
 3752              		.loc 1 1177 10 discriminator 1
 3753 0738 C7F8D833 		str	r3, [r7, #984]
1178:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3) */
1179:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUADX(C3, R);
 3754              		.loc 1 1179 12 discriminator 1
 3755 073c D7F8CC23 		ldr	r2, [r7, #972]
 3756 0740 D7F8E433 		ldr	r3, [r7, #996]
 3757 0744 C7F8B023 		str	r2, [r7, #944]
ARM GAS  /tmp/ccn3Ohqt.s 			page 137


 3758 0748 C7F8AC33 		str	r3, [r7, #940]
 3759              	.LBB580:
 3760              	.LBB581:
1985:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 3761              		.loc 3 1985 3 discriminator 1
 3762 074c D7F8B033 		ldr	r3, [r7, #944]
 3763 0750 D7F8AC23 		ldr	r2, [r7, #940]
 3764              		.syntax unified
 3765              	@ 1985 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3766 0754 23FB12F3 		smuadx r3, r3, r2
 3767              	@ 0 "" 2
 3768              		.thumb
 3769              		.syntax unified
 3770 0758 C7F8A833 		str	r3, [r7, #936]
1986:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3771              		.loc 3 1986 9 discriminator 1
 3772 075c D7F8A833 		ldr	r3, [r7, #936]
 3773              	.LBE581:
 3774              	.LBE580:
 3775              		.loc 1 1179 10 discriminator 1
 3776 0760 C7F8D433 		str	r3, [r7, #980]
1180:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
1181:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3) */
1182:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = __SMUADX(C3, R) >> 16U;
1183:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3) */
1184:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = __SMUSD(__QSUB16(0, C3), R);
1185:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
1186:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1187:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xd', yd') in little endian format */
1188:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&pSi3, ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 3777              		.loc 1 1188 36 discriminator 1
 3778 0764 D7F8D423 		ldr	r2, [r7, #980]
 3779 0768 264B     		ldr	r3, .L173
 3780 076a 1340     		ands	r3, r3, r2
 3781              		.loc 1 1188 58 discriminator 1
 3782 076c D7F8D823 		ldr	r2, [r7, #984]
 3783 0770 92B2     		uxth	r2, r2
 3784              		.loc 1 1188 50 discriminator 1
 3785 0772 1343     		orrs	r3, r3, r2
 3786              		.loc 1 1188 5 discriminator 1
 3787 0774 1A46     		mov	r2, r3
 3788 0776 07F19803 		add	r3, r7, #152
 3789 077a C7F8B833 		str	r3, [r7, #952]
 3790 077e C7F8B423 		str	r2, [r7, #948]
 3791              	.LBB582:
 3792              	.LBB583:
 506:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 3793              		.loc 2 506 9 discriminator 1
 3794 0782 07F11003 		add	r3, r7, #16
 3795 0786 D7F8B423 		ldr	r2, [r7, #948]
 3796 078a 1A60     		str	r2, [r3]
 508:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 3797              		.loc 2 508 3 discriminator 1
 3798 078c D7F8B833 		ldr	r3, [r7, #952]
 3799 0790 1B68     		ldr	r3, [r3]
 3800 0792 07F11002 		add	r2, r7, #16
 3801 0796 1268     		ldr	r2, [r2]
ARM GAS  /tmp/ccn3Ohqt.s 			page 138


 3802 0798 1A60     		str	r2, [r3]	@ unaligned
 509:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 3803              		.loc 2 509 9 discriminator 1
 3804 079a D7F8B833 		ldr	r3, [r7, #952]
 3805 079e 1B68     		ldr	r3, [r3]
 3806 07a0 1A1D     		adds	r2, r3, #4
 3807 07a2 D7F8B833 		ldr	r3, [r7, #952]
 3808 07a6 1A60     		str	r2, [r3]
 510:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 3809              		.loc 2 510 1 discriminator 1
 3810 07a8 00BF     		nop
 3811              	.LBE583:
 3812              	.LBE582:
1189:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1190:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Twiddle coefficients index modifier */
1191:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = ic + twidCoefModifier;
 3813              		.loc 1 1191 8 discriminator 1
 3814 07aa 3B46     		mov	r3, r7
 3815 07ac D7F80024 		ldr	r2, [r7, #1024]
 3816 07b0 1B68     		ldr	r3, [r3]
 3817 07b2 1344     		add	r3, r3, r2
 3818 07b4 C7F80034 		str	r3, [r7, #1024]
1192:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1193:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   } while (--j);
 3819              		.loc 1 1193 3 discriminator 1
 3820 07b8 D7F8F833 		ldr	r3, [r7, #1016]
 3821 07bc 013B     		subs	r3, r3, #1
 3822 07be C7F8F833 		str	r3, [r7, #1016]
 3823 07c2 D7F8F833 		ldr	r3, [r7, #1016]
 3824 07c6 002B     		cmp	r3, #0
 3825 07c8 7FF461AC 		bne	.L128
1194:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 4.11(q11) format */
1195:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1196:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of first stage process */
1197:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1198:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1199:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* start of middle stage process */
1200:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1201:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Twiddle coefficients index modifier */
1202:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   twidCoefModifier <<= 2U;
 3826              		.loc 1 1202 20
 3827 07cc 3B46     		mov	r3, r7
 3828 07ce 3A46     		mov	r2, r7
 3829 07d0 1268     		ldr	r2, [r2]
 3830 07d2 9200     		lsls	r2, r2, #2
 3831 07d4 1A60     		str	r2, [r3]
1203:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1204:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Calculation of Middle stage */
1205:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   for (k = fftLen / 4U; k > 4U; k >>= 2U)
 3832              		.loc 1 1205 10
 3833 07d6 07F10803 		add	r3, r7, #8
 3834 07da 1B68     		ldr	r3, [r3]
 3835 07dc 9B08     		lsrs	r3, r3, #2
 3836 07de C7F8F433 		str	r3, [r7, #1012]
 3837              		.loc 1 1205 3
 3838 07e2 4CE3     		b	.L129
 3839              	.L158:
ARM GAS  /tmp/ccn3Ohqt.s 			page 139


1206:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
1207:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Initializations for the middle stage */
1208:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     n1 = n2;
 3840              		.loc 1 1208 8
 3841 07e4 D7F80434 		ldr	r3, [r7, #1028]
 3842 07e8 C7F8F033 		str	r3, [r7, #1008]
1209:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     n2 >>= 2U;
 3843              		.loc 1 1209 8
 3844 07ec D7F80434 		ldr	r3, [r7, #1028]
 3845 07f0 9B08     		lsrs	r3, r3, #2
 3846 07f2 C7F80434 		str	r3, [r7, #1028]
1210:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = 0U;
 3847              		.loc 1 1210 8
 3848 07f6 0023     		movs	r3, #0
 3849 07f8 C7F80034 		str	r3, [r7, #1024]
1211:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1212:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     for (j = 0U; j <= (n2 - 1U); j++)
 3850              		.loc 1 1212 12
 3851 07fc 0023     		movs	r3, #0
 3852 07fe C7F8F833 		str	r3, [r7, #1016]
 3853              		.loc 1 1212 5
 3854 0802 2AE3     		b	.L130
 3855              	.L174:
 3856              		.align	2
 3857              	.L173:
 3858 0804 0000FFFF 		.word	-65536
 3859              	.L157:
1213:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
1214:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  index calculation for the coefficients */
1215:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       C1 = read_q15x2 ((q15_t *) pCoef16 + (2U * ic));
 3860              		.loc 1 1215 12
 3861 0808 D7F80034 		ldr	r3, [r7, #1024]
 3862 080c 9B00     		lsls	r3, r3, #2
 3863 080e 3A1D     		adds	r2, r7, #4
 3864 0810 1268     		ldr	r2, [r2]
 3865 0812 1A44     		add	r2, r2, r3
 3866 0814 07F50D73 		add	r3, r7, #564
 3867 0818 1A60     		str	r2, [r3]
 3868 081a 07F50D73 		add	r3, r7, #564
 3869 081e 1B68     		ldr	r3, [r3]
 3870 0820 1B68     		ldr	r3, [r3]	@ unaligned
 3871 0822 1A46     		mov	r2, r3
 3872              	.LBB584:
 3873              	.LBB585:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 3874              		.loc 2 459 3
 3875 0824 07F14C03 		add	r3, r7, #76
 3876 0828 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 3877              		.loc 2 461 10
 3878 082a 07F14C03 		add	r3, r7, #76
 3879 082e 1B68     		ldr	r3, [r3]
 3880              	.LBE585:
 3881              	.LBE584:
 3882              		.loc 1 1215 12
 3883 0830 C7F8D033 		str	r3, [r7, #976]
1216:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       C2 = read_q15x2 ((q15_t *) pCoef16 + (4U * ic));
ARM GAS  /tmp/ccn3Ohqt.s 			page 140


 3884              		.loc 1 1216 12
 3885 0834 D7F80034 		ldr	r3, [r7, #1024]
 3886 0838 DB00     		lsls	r3, r3, #3
 3887 083a 3A1D     		adds	r2, r7, #4
 3888 083c 1268     		ldr	r2, [r2]
 3889 083e 1A44     		add	r2, r2, r3
 3890 0840 07F50E73 		add	r3, r7, #568
 3891 0844 1A60     		str	r2, [r3]
 3892 0846 07F50E73 		add	r3, r7, #568
 3893 084a 1B68     		ldr	r3, [r3]
 3894 084c 1B68     		ldr	r3, [r3]	@ unaligned
 3895 084e 1A46     		mov	r2, r3
 3896              	.LBB586:
 3897              	.LBB587:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 3898              		.loc 2 459 3
 3899 0850 07F14803 		add	r3, r7, #72
 3900 0854 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 3901              		.loc 2 461 10
 3902 0856 07F14803 		add	r3, r7, #72
 3903 085a 1B68     		ldr	r3, [r3]
 3904              	.LBE587:
 3905              	.LBE586:
 3906              		.loc 1 1216 12
 3907 085c C7F8DC33 		str	r3, [r7, #988]
1217:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       C3 = read_q15x2 ((q15_t *) pCoef16 + (6U * ic));
 3908              		.loc 1 1217 12
 3909 0860 D7F80024 		ldr	r2, [r7, #1024]
 3910 0864 1346     		mov	r3, r2
 3911 0866 5B00     		lsls	r3, r3, #1
 3912 0868 1344     		add	r3, r3, r2
 3913 086a 9B00     		lsls	r3, r3, #2
 3914 086c 1A46     		mov	r2, r3
 3915 086e 3B1D     		adds	r3, r7, #4
 3916 0870 1B68     		ldr	r3, [r3]
 3917 0872 1A44     		add	r2, r2, r3
 3918 0874 07F50F73 		add	r3, r7, #572
 3919 0878 1A60     		str	r2, [r3]
 3920 087a 07F50F73 		add	r3, r7, #572
 3921 087e 1B68     		ldr	r3, [r3]
 3922 0880 1B68     		ldr	r3, [r3]	@ unaligned
 3923 0882 1A46     		mov	r2, r3
 3924              	.LBB588:
 3925              	.LBB589:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 3926              		.loc 2 459 3
 3927 0884 07F14403 		add	r3, r7, #68
 3928 0888 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 3929              		.loc 2 461 10
 3930 088a 07F14403 		add	r3, r7, #68
 3931 088e 1B68     		ldr	r3, [r3]
 3932              	.LBE589:
 3933              	.LBE588:
 3934              		.loc 1 1217 12
 3935 0890 C7F8CC33 		str	r3, [r7, #972]
ARM GAS  /tmp/ccn3Ohqt.s 			page 141


1218:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1219:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  Twiddle coefficients index modifier */
1220:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       ic = ic + twidCoefModifier;
 3936              		.loc 1 1220 10
 3937 0894 3B46     		mov	r3, r7
 3938 0896 D7F80024 		ldr	r2, [r7, #1024]
 3939 089a 1B68     		ldr	r3, [r3]
 3940 089c 1344     		add	r3, r3, r2
 3941 089e C7F80034 		str	r3, [r7, #1024]
1221:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1222:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi0 = pSrc16 + 2 * j;
 3942              		.loc 1 1222 21
 3943 08a2 D7F8F833 		ldr	r3, [r7, #1016]
 3944 08a6 9B00     		lsls	r3, r3, #2
 3945 08a8 07F10C02 		add	r2, r7, #12
 3946 08ac 1268     		ldr	r2, [r2]
 3947 08ae 1A44     		add	r2, r2, r3
 3948              		.loc 1 1222 12
 3949 08b0 07F1A403 		add	r3, r7, #164
 3950 08b4 1A60     		str	r2, [r3]
1223:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi1 = pSi0 + 2 * n2;
 3951              		.loc 1 1223 19
 3952 08b6 07F1A403 		add	r3, r7, #164
 3953 08ba 1A68     		ldr	r2, [r3]
 3954 08bc D7F80434 		ldr	r3, [r7, #1028]
 3955 08c0 9B00     		lsls	r3, r3, #2
 3956 08c2 1A44     		add	r2, r2, r3
 3957              		.loc 1 1223 12
 3958 08c4 07F1A003 		add	r3, r7, #160
 3959 08c8 1A60     		str	r2, [r3]
1224:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi2 = pSi1 + 2 * n2;
 3960              		.loc 1 1224 19
 3961 08ca 07F1A003 		add	r3, r7, #160
 3962 08ce 1A68     		ldr	r2, [r3]
 3963 08d0 D7F80434 		ldr	r3, [r7, #1028]
 3964 08d4 9B00     		lsls	r3, r3, #2
 3965 08d6 1A44     		add	r2, r2, r3
 3966              		.loc 1 1224 12
 3967 08d8 07F19C03 		add	r3, r7, #156
 3968 08dc 1A60     		str	r2, [r3]
1225:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       pSi3 = pSi2 + 2 * n2;
 3969              		.loc 1 1225 19
 3970 08de 07F19C03 		add	r3, r7, #156
 3971 08e2 1A68     		ldr	r2, [r3]
 3972 08e4 D7F80434 		ldr	r3, [r7, #1028]
 3973 08e8 9B00     		lsls	r3, r3, #2
 3974 08ea 1A44     		add	r2, r2, r3
 3975              		.loc 1 1225 12
 3976 08ec 07F19803 		add	r3, r7, #152
 3977 08f0 1A60     		str	r2, [r3]
1226:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1227:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  Butterfly implementation */
1228:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       for (i0 = j; i0 < fftLen; i0 += n1)
 3978              		.loc 1 1228 15
 3979 08f2 D7F8F833 		ldr	r3, [r7, #1016]
 3980 08f6 C7F8FC33 		str	r3, [r7, #1020]
 3981              		.loc 1 1228 7
ARM GAS  /tmp/ccn3Ohqt.s 			page 142


 3982 08fa A1E2     		b	.L134
 3983              	.L156:
1229:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
1230:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0, i0+fftLen/2 inputs */
1231:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read ya (real), xa(imag) input */
1232:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T = read_q15x2 (pSi0);
 3984              		.loc 1 1232 13 discriminator 3
 3985 08fc 07F1A403 		add	r3, r7, #164
 3986 0900 1A68     		ldr	r2, [r3]
 3987 0902 07F5A473 		add	r3, r7, #328
 3988 0906 1A60     		str	r2, [r3]
 3989 0908 07F5A473 		add	r3, r7, #328
 3990 090c 1B68     		ldr	r3, [r3]
 3991 090e 1B68     		ldr	r3, [r3]	@ unaligned
 3992 0910 1A46     		mov	r2, r3
 3993              	.LBB590:
 3994              	.LBB591:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 3995              		.loc 2 459 3 discriminator 3
 3996 0912 07F17403 		add	r3, r7, #116
 3997 0916 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 3998              		.loc 2 461 10 discriminator 3
 3999 0918 07F17403 		add	r3, r7, #116
 4000 091c 1B68     		ldr	r3, [r3]
 4001              	.LBE591:
 4002              	.LBE590:
 4003              		.loc 1 1232 13 discriminator 3
 4004 091e C7F8EC33 		str	r3, [r7, #1004]
1233:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1234:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yc (real), xc(imag) input */
1235:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S = read_q15x2 (pSi2);
 4005              		.loc 1 1235 13 discriminator 3
 4006 0922 07F19C03 		add	r3, r7, #156
 4007 0926 1A68     		ldr	r2, [r3]
 4008 0928 07F5A673 		add	r3, r7, #332
 4009 092c 1A60     		str	r2, [r3]
 4010 092e 07F5A673 		add	r3, r7, #332
 4011 0932 1B68     		ldr	r3, [r3]
 4012 0934 1B68     		ldr	r3, [r3]	@ unaligned
 4013 0936 1A46     		mov	r2, r3
 4014              	.LBB592:
 4015              	.LBB593:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 4016              		.loc 2 459 3 discriminator 3
 4017 0938 07F17003 		add	r3, r7, #112
 4018 093c 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 4019              		.loc 2 461 10 discriminator 3
 4020 093e 07F17003 		add	r3, r7, #112
 4021 0942 1B68     		ldr	r3, [r3]
 4022              	.LBE593:
 4023              	.LBE592:
 4024              		.loc 1 1235 13 discriminator 3
 4025 0944 C7F8E833 		str	r3, [r7, #1000]
1236:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1237:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R = packed( (ya + yc), (xa + xc)) */
ARM GAS  /tmp/ccn3Ohqt.s 			page 143


1238:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R = __QADD16(T, S);
 4026              		.loc 1 1238 13 discriminator 3
 4027 0948 D7F8EC13 		ldr	r1, [r7, #1004]
 4028 094c D7F8E823 		ldr	r2, [r7, #1000]
 4029 0950 07F5AC73 		add	r3, r7, #344
 4030 0954 1960     		str	r1, [r3]
 4031 0956 07F5AA73 		add	r3, r7, #340
 4032 095a 1A60     		str	r2, [r3]
 4033              	.LBB594:
 4034              	.LBB595:
1731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 4035              		.loc 3 1731 3 discriminator 3
 4036 095c 07F5AC73 		add	r3, r7, #344
 4037 0960 1B68     		ldr	r3, [r3]
 4038 0962 07F5AA72 		add	r2, r7, #340
 4039 0966 1268     		ldr	r2, [r2]
 4040              		.syntax unified
 4041              	@ 1731 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 4042 0968 93FA12F2 		qadd16 r2, r3, r2
 4043              	@ 0 "" 2
 4044              		.thumb
 4045              		.syntax unified
 4046 096c 07F5A873 		add	r3, r7, #336
 4047 0970 1A60     		str	r2, [r3]
1732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 4048              		.loc 3 1732 9 discriminator 3
 4049 0972 07F5A873 		add	r3, r7, #336
 4050 0976 1B68     		ldr	r3, [r3]
 4051              	.LBE595:
 4052              	.LBE594:
 4053              		.loc 1 1238 11 discriminator 3
 4054 0978 C7F8E433 		str	r3, [r7, #996]
1239:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1240:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S = packed((ya - yc), (xa - xc)) */
1241:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S = __QSUB16(T, S);
 4055              		.loc 1 1241 13 discriminator 3
 4056 097c D7F8EC13 		ldr	r1, [r7, #1004]
 4057 0980 D7F8E823 		ldr	r2, [r7, #1000]
 4058 0984 07F5B273 		add	r3, r7, #356
 4059 0988 1960     		str	r1, [r3]
 4060 098a 07F5B073 		add	r3, r7, #352
 4061 098e 1A60     		str	r2, [r3]
 4062              	.LBB596:
 4063              	.LBB597:
1779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 4064              		.loc 3 1779 3 discriminator 3
 4065 0990 07F5B273 		add	r3, r7, #356
 4066 0994 1B68     		ldr	r3, [r3]
 4067 0996 07F5B072 		add	r2, r7, #352
 4068 099a 1268     		ldr	r2, [r2]
 4069              		.syntax unified
 4070              	@ 1779 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 4071 099c D3FA12F2 		qsub16 r2, r3, r2
 4072              	@ 0 "" 2
 4073              		.thumb
 4074              		.syntax unified
 4075 09a0 07F5AE73 		add	r3, r7, #348
ARM GAS  /tmp/ccn3Ohqt.s 			page 144


 4076 09a4 1A60     		str	r2, [r3]
1780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 4077              		.loc 3 1780 9 discriminator 3
 4078 09a6 07F5AE73 		add	r3, r7, #348
 4079 09aa 1B68     		ldr	r3, [r3]
 4080              	.LBE597:
 4081              	.LBE596:
 4082              		.loc 1 1241 11 discriminator 3
 4083 09ac C7F8E833 		str	r3, [r7, #1000]
1242:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1243:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
1244:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yb (real), xb(imag) input */
1245:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T = read_q15x2 (pSi1);
 4084              		.loc 1 1245 13 discriminator 3
 4085 09b0 07F1A003 		add	r3, r7, #160
 4086 09b4 1A68     		ldr	r2, [r3]
 4087 09b6 07F5B473 		add	r3, r7, #360
 4088 09ba 1A60     		str	r2, [r3]
 4089 09bc 07F5B473 		add	r3, r7, #360
 4090 09c0 1B68     		ldr	r3, [r3]
 4091 09c2 1B68     		ldr	r3, [r3]	@ unaligned
 4092 09c4 1A46     		mov	r2, r3
 4093              	.LBB598:
 4094              	.LBB599:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 4095              		.loc 2 459 3 discriminator 3
 4096 09c6 07F16C03 		add	r3, r7, #108
 4097 09ca 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 4098              		.loc 2 461 10 discriminator 3
 4099 09cc 07F16C03 		add	r3, r7, #108
 4100 09d0 1B68     		ldr	r3, [r3]
 4101              	.LBE599:
 4102              	.LBE598:
 4103              		.loc 1 1245 13 discriminator 3
 4104 09d2 C7F8EC33 		str	r3, [r7, #1004]
1246:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1247:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yd (real), xd(imag) input */
1248:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U = read_q15x2 (pSi3);
 4105              		.loc 1 1248 13 discriminator 3
 4106 09d6 07F19803 		add	r3, r7, #152
 4107 09da 1A68     		ldr	r2, [r3]
 4108 09dc 07F5B673 		add	r3, r7, #364
 4109 09e0 1A60     		str	r2, [r3]
 4110 09e2 07F5B673 		add	r3, r7, #364
 4111 09e6 1B68     		ldr	r3, [r3]
 4112 09e8 1B68     		ldr	r3, [r3]	@ unaligned
 4113 09ea 1A46     		mov	r2, r3
 4114              	.LBB600:
 4115              	.LBB601:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 4116              		.loc 2 459 3 discriminator 3
 4117 09ec 07F16803 		add	r3, r7, #104
 4118 09f0 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 4119              		.loc 2 461 10 discriminator 3
 4120 09f2 07F16803 		add	r3, r7, #104
ARM GAS  /tmp/ccn3Ohqt.s 			page 145


 4121 09f6 1B68     		ldr	r3, [r3]
 4122              	.LBE601:
 4123              	.LBE600:
 4124              		.loc 1 1248 13 discriminator 3
 4125 09f8 C7F8E033 		str	r3, [r7, #992]
1249:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1250:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* T = packed( (yb + yd), (xb + xd)) */
1251:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T = __QADD16(T, U);
 4126              		.loc 1 1251 13 discriminator 3
 4127 09fc D7F8EC13 		ldr	r1, [r7, #1004]
 4128 0a00 D7F8E023 		ldr	r2, [r7, #992]
 4129 0a04 07F5BC73 		add	r3, r7, #376
 4130 0a08 1960     		str	r1, [r3]
 4131 0a0a 07F5BA73 		add	r3, r7, #372
 4132 0a0e 1A60     		str	r2, [r3]
 4133              	.LBB602:
 4134              	.LBB603:
1731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 4135              		.loc 3 1731 3 discriminator 3
 4136 0a10 07F5BC73 		add	r3, r7, #376
 4137 0a14 1B68     		ldr	r3, [r3]
 4138 0a16 07F5BA72 		add	r2, r7, #372
 4139 0a1a 1268     		ldr	r2, [r2]
 4140              		.syntax unified
 4141              	@ 1731 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 4142 0a1c 93FA12F2 		qadd16 r2, r3, r2
 4143              	@ 0 "" 2
 4144              		.thumb
 4145              		.syntax unified
 4146 0a20 07F5B873 		add	r3, r7, #368
 4147 0a24 1A60     		str	r2, [r3]
1732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 4148              		.loc 3 1732 9 discriminator 3
 4149 0a26 07F5B873 		add	r3, r7, #368
 4150 0a2a 1B68     		ldr	r3, [r3]
 4151              	.LBE603:
 4152              	.LBE602:
 4153              		.loc 1 1251 11 discriminator 3
 4154 0a2c C7F8EC33 		str	r3, [r7, #1004]
1252:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1253:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  writing the butterfly processed i0 sample */
1254:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1255:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xa' = xa + xb + xc + xd */
1256:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* ya' = ya + yb + yc + yd */
1257:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SHADD16(R, T);
 4155              		.loc 1 1257 16 discriminator 3
 4156 0a30 D7F8E413 		ldr	r1, [r7, #996]
 4157 0a34 D7F8EC23 		ldr	r2, [r7, #1004]
 4158 0a38 07F5C273 		add	r3, r7, #388
 4159 0a3c 1960     		str	r1, [r3]
 4160 0a3e 07F5C073 		add	r3, r7, #384
 4161 0a42 1A60     		str	r2, [r3]
 4162              	.LBB604:
 4163              	.LBB605:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 4164              		.loc 3 1739 3 discriminator 3
 4165 0a44 07F5C273 		add	r3, r7, #388
ARM GAS  /tmp/ccn3Ohqt.s 			page 146


 4166 0a48 1B68     		ldr	r3, [r3]
 4167 0a4a 07F5C072 		add	r2, r7, #384
 4168 0a4e 1268     		ldr	r2, [r2]
 4169              		.syntax unified
 4170              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 4171 0a50 93FA22F2 		shadd16 r2, r3, r2
 4172              	@ 0 "" 2
 4173              		.thumb
 4174              		.syntax unified
 4175 0a54 07F5BE73 		add	r3, r7, #380
 4176 0a58 1A60     		str	r2, [r3]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 4177              		.loc 3 1740 9 discriminator 3
 4178 0a5a 07F5BE73 		add	r3, r7, #380
 4179 0a5e 1B68     		ldr	r3, [r3]
 4180              	.LBE605:
 4181              	.LBE604:
 4182              		.loc 1 1257 14 discriminator 3
 4183 0a60 C7F8D833 		str	r3, [r7, #984]
1258:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SHADD16(out1, 0);
 4184              		.loc 1 1258 16 discriminator 3
 4185 0a64 D7F8D823 		ldr	r2, [r7, #984]
 4186 0a68 07F5C873 		add	r3, r7, #400
 4187 0a6c 1A60     		str	r2, [r3]
 4188 0a6e 07F5C673 		add	r3, r7, #396
 4189 0a72 0022     		movs	r2, #0
 4190 0a74 1A60     		str	r2, [r3]
 4191              	.LBB606:
 4192              	.LBB607:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 4193              		.loc 3 1739 3 discriminator 3
 4194 0a76 07F5C873 		add	r3, r7, #400
 4195 0a7a 1B68     		ldr	r3, [r3]
 4196 0a7c 07F5C672 		add	r2, r7, #396
 4197 0a80 1268     		ldr	r2, [r2]
 4198              		.syntax unified
 4199              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 4200 0a82 93FA22F2 		shadd16 r2, r3, r2
 4201              	@ 0 "" 2
 4202              		.thumb
 4203              		.syntax unified
 4204 0a86 07F5C473 		add	r3, r7, #392
 4205 0a8a 1A60     		str	r2, [r3]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 4206              		.loc 3 1740 9 discriminator 3
 4207 0a8c 07F5C473 		add	r3, r7, #392
 4208 0a90 1B68     		ldr	r3, [r3]
 4209              	.LBE607:
 4210              	.LBE606:
 4211              		.loc 1 1258 14 discriminator 3
 4212 0a92 C7F8D833 		str	r3, [r7, #984]
1259:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         write_q15x2 (pSi0, out1);
 4213              		.loc 1 1259 9 discriminator 3
 4214 0a96 07F1A403 		add	r3, r7, #164
 4215 0a9a 1A68     		ldr	r2, [r3]
 4216 0a9c 07F5CC73 		add	r3, r7, #408
 4217 0aa0 1A60     		str	r2, [r3]
ARM GAS  /tmp/ccn3Ohqt.s 			page 147


 4218 0aa2 07F5CA73 		add	r3, r7, #404
 4219 0aa6 D7F8D823 		ldr	r2, [r7, #984]
 4220 0aaa 1A60     		str	r2, [r3]
 4221              	.LBB608:
 4222              	.LBB609:
 522:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 4223              		.loc 2 522 9 discriminator 3
 4224 0aac 07F16403 		add	r3, r7, #100
 4225 0ab0 07F5CA72 		add	r2, r7, #404
 4226 0ab4 1268     		ldr	r2, [r2]
 4227 0ab6 1A60     		str	r2, [r3]
 4228 0ab8 07F16403 		add	r3, r7, #100
 4229 0abc 1A68     		ldr	r2, [r3]
 524:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 4230              		.loc 2 524 3 discriminator 3
 4231 0abe 07F5CC73 		add	r3, r7, #408
 4232 0ac2 1B68     		ldr	r3, [r3]
 4233 0ac4 1A60     		str	r2, [r3]	@ unaligned
 4234              		.loc 2 525 1 discriminator 3
 4235 0ac6 00BF     		nop
 4236              	.LBE609:
 4237              	.LBE608:
1260:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSi0 += 2 * n1;
 4238              		.loc 1 1260 14 discriminator 3
 4239 0ac8 07F1A403 		add	r3, r7, #164
 4240 0acc 1A68     		ldr	r2, [r3]
 4241 0ace D7F8F033 		ldr	r3, [r7, #1008]
 4242 0ad2 9B00     		lsls	r3, r3, #2
 4243 0ad4 1A44     		add	r2, r2, r3
 4244 0ad6 07F1A403 		add	r3, r7, #164
 4245 0ada 1A60     		str	r2, [r3]
1261:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1262:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R = packed( (ya + yc) - (yb + yd), (xa + xc) - (xb + xd)) */
1263:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R = __SHSUB16(R, T);
 4246              		.loc 1 1263 13 discriminator 3
 4247 0adc D7F8E413 		ldr	r1, [r7, #996]
 4248 0ae0 D7F8EC23 		ldr	r2, [r7, #1004]
 4249 0ae4 07F5D273 		add	r3, r7, #420
 4250 0ae8 1960     		str	r1, [r3]
 4251 0aea 07F5D073 		add	r3, r7, #416
 4252 0aee 1A60     		str	r2, [r3]
 4253              	.LBB610:
 4254              	.LBB611:
1787:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 4255              		.loc 3 1787 3 discriminator 3
 4256 0af0 07F5D273 		add	r3, r7, #420
 4257 0af4 1B68     		ldr	r3, [r3]
 4258 0af6 07F5D072 		add	r2, r7, #416
 4259 0afa 1268     		ldr	r2, [r2]
 4260              		.syntax unified
 4261              	@ 1787 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 4262 0afc D3FA22F2 		shsub16 r2, r3, r2
 4263              	@ 0 "" 2
 4264              		.thumb
 4265              		.syntax unified
 4266 0b00 07F5CE73 		add	r3, r7, #412
 4267 0b04 1A60     		str	r2, [r3]
ARM GAS  /tmp/ccn3Ohqt.s 			page 148


1788:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 4268              		.loc 3 1788 9 discriminator 3
 4269 0b06 07F5CE73 		add	r3, r7, #412
 4270 0b0a 1B68     		ldr	r3, [r3]
 4271              	.LBE611:
 4272              	.LBE610:
 4273              		.loc 1 1263 11 discriminator 3
 4274 0b0c C7F8E433 		str	r3, [r7, #996]
1264:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1265:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1266:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* (si2) + (xa-xb+xc-xd)* co2 */
1267:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUSD(C2, R) >> 16U;
 4275              		.loc 1 1267 16 discriminator 3
 4276 0b10 D7F8DC13 		ldr	r1, [r7, #988]
 4277 0b14 D7F8E423 		ldr	r2, [r7, #996]
 4278 0b18 07F5D873 		add	r3, r7, #432
 4279 0b1c 1960     		str	r1, [r3]
 4280 0b1e 07F5D673 		add	r3, r7, #428
 4281 0b22 1A60     		str	r2, [r3]
 4282              	.LBB612:
 4283              	.LBB613:
2043:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 4284              		.loc 3 2043 3 discriminator 3
 4285 0b24 07F5D873 		add	r3, r7, #432
 4286 0b28 1B68     		ldr	r3, [r3]
 4287 0b2a 07F5D672 		add	r2, r7, #428
 4288 0b2e 1268     		ldr	r2, [r2]
 4289              		.syntax unified
 4290              	@ 2043 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 4291 0b30 43FB02F2 		smusd r2, r3, r2
 4292              	@ 0 "" 2
 4293              		.thumb
 4294              		.syntax unified
 4295 0b34 07F5D473 		add	r3, r7, #424
 4296 0b38 1A60     		str	r2, [r3]
2044:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 4297              		.loc 3 2044 9 discriminator 3
 4298 0b3a 07F5D473 		add	r3, r7, #424
 4299 0b3e 1B68     		ldr	r3, [r3]
 4300              	.LBE613:
 4301              	.LBE612:
 4302              		.loc 1 1267 31 discriminator 3
 4303 0b40 1B0C     		lsrs	r3, r3, #16
 4304              		.loc 1 1267 14 discriminator 3
 4305 0b42 C7F8D833 		str	r3, [r7, #984]
1268:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1269:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
1270:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUADX(C2, R);
 4306              		.loc 1 1270 16 discriminator 3
 4307 0b46 D7F8DC13 		ldr	r1, [r7, #988]
 4308 0b4a D7F8E423 		ldr	r2, [r7, #996]
 4309 0b4e 07F5DE73 		add	r3, r7, #444
 4310 0b52 1960     		str	r1, [r3]
 4311 0b54 07F5DC73 		add	r3, r7, #440
 4312 0b58 1A60     		str	r2, [r3]
 4313              	.LBB614:
 4314              	.LBB615:
ARM GAS  /tmp/ccn3Ohqt.s 			page 149


1985:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 4315              		.loc 3 1985 3 discriminator 3
 4316 0b5a 07F5DE73 		add	r3, r7, #444
 4317 0b5e 1B68     		ldr	r3, [r3]
 4318 0b60 07F5DC72 		add	r2, r7, #440
 4319 0b64 1268     		ldr	r2, [r2]
 4320              		.syntax unified
 4321              	@ 1985 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 4322 0b66 23FB12F2 		smuadx r2, r3, r2
 4323              	@ 0 "" 2
 4324              		.thumb
 4325              		.syntax unified
 4326 0b6a 07F5DA73 		add	r3, r7, #436
 4327 0b6e 1A60     		str	r2, [r3]
1986:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 4328              		.loc 3 1986 9 discriminator 3
 4329 0b70 07F5DA73 		add	r3, r7, #436
 4330 0b74 1B68     		ldr	r3, [r3]
 4331              	.LBE615:
 4332              	.LBE614:
 4333              		.loc 1 1270 14 discriminator 3
 4334 0b76 C7F8D433 		str	r3, [r7, #980]
1271:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
1272:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
1273:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUADX(R, C2) >> 16U;
1274:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1275:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* (si2) + (xa-xb+xc-xd)* co2 */
1276:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUSD(__QSUB16(0, C2), R);
1277:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
1278:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1279:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0+3fftLen/4 */
1280:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yb (real), xb(imag) input */
1281:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T = read_q15x2 (pSi1);
 4335              		.loc 1 1281 13 discriminator 3
 4336 0b7a 07F1A003 		add	r3, r7, #160
 4337 0b7e 1A68     		ldr	r2, [r3]
 4338 0b80 07F5E073 		add	r3, r7, #448
 4339 0b84 1A60     		str	r2, [r3]
 4340 0b86 07F5E073 		add	r3, r7, #448
 4341 0b8a 1B68     		ldr	r3, [r3]
 4342 0b8c 1B68     		ldr	r3, [r3]	@ unaligned
 4343 0b8e 1A46     		mov	r2, r3
 4344              	.LBB616:
 4345              	.LBB617:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 4346              		.loc 2 459 3 discriminator 3
 4347 0b90 07F16003 		add	r3, r7, #96
 4348 0b94 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 4349              		.loc 2 461 10 discriminator 3
 4350 0b96 07F16003 		add	r3, r7, #96
 4351 0b9a 1B68     		ldr	r3, [r3]
 4352              	.LBE617:
 4353              	.LBE616:
 4354              		.loc 1 1281 13 discriminator 3
 4355 0b9c C7F8EC33 		str	r3, [r7, #1004]
1282:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
ARM GAS  /tmp/ccn3Ohqt.s 			page 150


1283:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  writing the butterfly processed i0 + fftLen/4 sample */
1284:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xc' = (xa-xb+xc-xd)* co2 + (ya-yb+yc-yd)* (si2) */
1285:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yc' = (ya-yb+yc-yd)* co2 - (xa-xb+xc-xd)* (si2) */
1286:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         write_q15x2 (pSi1, ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 4356              		.loc 1 1286 9 discriminator 3
 4357 0ba0 07F1A003 		add	r3, r7, #160
 4358 0ba4 1A68     		ldr	r2, [r3]
 4359              		.loc 1 1286 36 discriminator 3
 4360 0ba6 D7F8D413 		ldr	r1, [r7, #980]
 4361 0baa BE4B     		ldr	r3, .L175
 4362 0bac 0B40     		ands	r3, r3, r1
 4363              		.loc 1 1286 58 discriminator 3
 4364 0bae D7F8D813 		ldr	r1, [r7, #984]
 4365 0bb2 89B2     		uxth	r1, r1
 4366              		.loc 1 1286 50 discriminator 3
 4367 0bb4 0B43     		orrs	r3, r3, r1
 4368              		.loc 1 1286 9 discriminator 3
 4369 0bb6 1946     		mov	r1, r3
 4370 0bb8 07F5E473 		add	r3, r7, #456
 4371 0bbc 1A60     		str	r2, [r3]
 4372 0bbe 07F5E273 		add	r3, r7, #452
 4373 0bc2 1960     		str	r1, [r3]
 4374              	.LBB618:
 4375              	.LBB619:
 522:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 4376              		.loc 2 522 9 discriminator 3
 4377 0bc4 07F15C03 		add	r3, r7, #92
 4378 0bc8 07F5E272 		add	r2, r7, #452
 4379 0bcc 1268     		ldr	r2, [r2]
 4380 0bce 1A60     		str	r2, [r3]
 4381 0bd0 07F15C03 		add	r3, r7, #92
 4382 0bd4 1A68     		ldr	r2, [r3]
 524:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 4383              		.loc 2 524 3 discriminator 3
 4384 0bd6 07F5E473 		add	r3, r7, #456
 4385 0bda 1B68     		ldr	r3, [r3]
 4386 0bdc 1A60     		str	r2, [r3]	@ unaligned
 4387              		.loc 2 525 1 discriminator 3
 4388 0bde 00BF     		nop
 4389              	.LBE619:
 4390              	.LBE618:
1287:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSi1 += 2 * n1;
 4391              		.loc 1 1287 14 discriminator 3
 4392 0be0 07F1A003 		add	r3, r7, #160
 4393 0be4 1A68     		ldr	r2, [r3]
 4394 0be6 D7F8F033 		ldr	r3, [r7, #1008]
 4395 0bea 9B00     		lsls	r3, r3, #2
 4396 0bec 1A44     		add	r2, r2, r3
 4397 0bee 07F1A003 		add	r3, r7, #160
 4398 0bf2 1A60     		str	r2, [r3]
1288:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1289:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly calculations */
1290:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1291:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yd (real), xd(imag) input */
1292:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U = read_q15x2 (pSi3);
 4399              		.loc 1 1292 13 discriminator 3
 4400 0bf4 07F19803 		add	r3, r7, #152
ARM GAS  /tmp/ccn3Ohqt.s 			page 151


 4401 0bf8 1A68     		ldr	r2, [r3]
 4402 0bfa 07F5E673 		add	r3, r7, #460
 4403 0bfe 1A60     		str	r2, [r3]
 4404 0c00 07F5E673 		add	r3, r7, #460
 4405 0c04 1B68     		ldr	r3, [r3]
 4406 0c06 1B68     		ldr	r3, [r3]	@ unaligned
 4407 0c08 1A46     		mov	r2, r3
 4408              	.LBB620:
 4409              	.LBB621:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 4410              		.loc 2 459 3 discriminator 3
 4411 0c0a 07F15803 		add	r3, r7, #88
 4412 0c0e 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 4413              		.loc 2 461 10 discriminator 3
 4414 0c10 07F15803 		add	r3, r7, #88
 4415 0c14 1B68     		ldr	r3, [r3]
 4416              	.LBE621:
 4417              	.LBE620:
 4418              		.loc 1 1292 13 discriminator 3
 4419 0c16 C7F8E033 		str	r3, [r7, #992]
1293:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1294:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* T = packed(yb-yd, xb-xd) */
1295:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T = __QSUB16(T, U);
 4420              		.loc 1 1295 13 discriminator 3
 4421 0c1a D7F8EC13 		ldr	r1, [r7, #1004]
 4422 0c1e D7F8E023 		ldr	r2, [r7, #992]
 4423 0c22 07F5EC73 		add	r3, r7, #472
 4424 0c26 1960     		str	r1, [r3]
 4425 0c28 07F5EA73 		add	r3, r7, #468
 4426 0c2c 1A60     		str	r2, [r3]
 4427              	.LBB622:
 4428              	.LBB623:
1779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 4429              		.loc 3 1779 3 discriminator 3
 4430 0c2e 07F5EC73 		add	r3, r7, #472
 4431 0c32 1B68     		ldr	r3, [r3]
 4432 0c34 07F5EA72 		add	r2, r7, #468
 4433 0c38 1268     		ldr	r2, [r2]
 4434              		.syntax unified
 4435              	@ 1779 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 4436 0c3a D3FA12F2 		qsub16 r2, r3, r2
 4437              	@ 0 "" 2
 4438              		.thumb
 4439              		.syntax unified
 4440 0c3e 07F5E873 		add	r3, r7, #464
 4441 0c42 1A60     		str	r2, [r3]
1780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 4442              		.loc 3 1780 9 discriminator 3
 4443 0c44 07F5E873 		add	r3, r7, #464
 4444 0c48 1B68     		ldr	r3, [r3]
 4445              	.LBE623:
 4446              	.LBE622:
 4447              		.loc 1 1295 11 discriminator 3
 4448 0c4a C7F8EC33 		str	r3, [r7, #1004]
1296:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1297:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
ARM GAS  /tmp/ccn3Ohqt.s 			page 152


1298:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
1299:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R = __SHSAX(S, T);
 4449              		.loc 1 1299 13 discriminator 3
 4450 0c4e D7F8E813 		ldr	r1, [r7, #1000]
 4451 0c52 D7F8EC23 		ldr	r2, [r7, #1004]
 4452 0c56 07F5F273 		add	r3, r7, #484
 4453 0c5a 1960     		str	r1, [r3]
 4454 0c5c 07F5F073 		add	r3, r7, #480
 4455 0c60 1A60     		str	r2, [r3]
 4456              	.LBB624:
 4457              	.LBB625:
1883:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 4458              		.loc 3 1883 3 discriminator 3
 4459 0c62 07F5F273 		add	r3, r7, #484
 4460 0c66 1B68     		ldr	r3, [r3]
 4461 0c68 07F5F072 		add	r2, r7, #480
 4462 0c6c 1268     		ldr	r2, [r2]
 4463              		.syntax unified
 4464              	@ 1883 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 4465 0c6e E3FA22F2 		shsax r2, r3, r2
 4466              	@ 0 "" 2
 4467              		.thumb
 4468              		.syntax unified
 4469 0c72 07F5EE73 		add	r3, r7, #476
 4470 0c76 1A60     		str	r2, [r3]
1884:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 4471              		.loc 3 1884 9 discriminator 3
 4472 0c78 07F5EE73 		add	r3, r7, #476
 4473 0c7c 1B68     		ldr	r3, [r3]
 4474              	.LBE625:
 4475              	.LBE624:
 4476              		.loc 1 1299 11 discriminator 3
 4477 0c7e C7F8E433 		str	r3, [r7, #996]
1300:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1301:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
1302:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S = __SHASX(S, T);
 4478              		.loc 1 1302 13 discriminator 3
 4479 0c82 D7F8E813 		ldr	r1, [r7, #1000]
 4480 0c86 D7F8EC23 		ldr	r2, [r7, #1004]
 4481 0c8a 07F5F873 		add	r3, r7, #496
 4482 0c8e 1960     		str	r1, [r3]
 4483 0c90 07F5F673 		add	r3, r7, #492
 4484 0c94 1A60     		str	r2, [r3]
 4485              	.LBB626:
 4486              	.LBB627:
1835:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 4487              		.loc 3 1835 3 discriminator 3
 4488 0c96 07F5F873 		add	r3, r7, #496
 4489 0c9a 1B68     		ldr	r3, [r3]
 4490 0c9c 07F5F672 		add	r2, r7, #492
 4491 0ca0 1268     		ldr	r2, [r2]
 4492              		.syntax unified
 4493              	@ 1835 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 4494 0ca2 A3FA22F2 		shasx r2, r3, r2
 4495              	@ 0 "" 2
 4496              		.thumb
 4497              		.syntax unified
ARM GAS  /tmp/ccn3Ohqt.s 			page 153


 4498 0ca6 07F5F473 		add	r3, r7, #488
 4499 0caa 1A60     		str	r2, [r3]
1836:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 4500              		.loc 3 1836 9 discriminator 3
 4501 0cac 07F5F473 		add	r3, r7, #488
 4502 0cb0 1B68     		ldr	r3, [r3]
 4503              	.LBE627:
 4504              	.LBE626:
 4505              		.loc 1 1302 11 discriminator 3
 4506 0cb2 C7F8E833 		str	r3, [r7, #1000]
1303:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1304:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+fftLen/2 sample */
1305:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUSD(C1, S) >> 16U;
 4507              		.loc 1 1305 16 discriminator 3
 4508 0cb6 D7F8D013 		ldr	r1, [r7, #976]
 4509 0cba D7F8E823 		ldr	r2, [r7, #1000]
 4510 0cbe 07F5FE73 		add	r3, r7, #508
 4511 0cc2 1960     		str	r1, [r3]
 4512 0cc4 07F5FC73 		add	r3, r7, #504
 4513 0cc8 1A60     		str	r2, [r3]
 4514              	.LBB628:
 4515              	.LBB629:
2043:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 4516              		.loc 3 2043 3 discriminator 3
 4517 0cca 07F5FE73 		add	r3, r7, #508
 4518 0cce 1B68     		ldr	r3, [r3]
 4519 0cd0 07F5FC72 		add	r2, r7, #504
 4520 0cd4 1268     		ldr	r2, [r2]
 4521              		.syntax unified
 4522              	@ 2043 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 4523 0cd6 43FB02F2 		smusd r2, r3, r2
 4524              	@ 0 "" 2
 4525              		.thumb
 4526              		.syntax unified
 4527 0cda 07F5FA73 		add	r3, r7, #500
 4528 0cde 1A60     		str	r2, [r3]
2044:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 4529              		.loc 3 2044 9 discriminator 3
 4530 0ce0 07F5FA73 		add	r3, r7, #500
 4531 0ce4 1B68     		ldr	r3, [r3]
 4532              	.LBE629:
 4533              	.LBE628:
 4534              		.loc 1 1305 31 discriminator 3
 4535 0ce6 1B0C     		lsrs	r3, r3, #16
 4536              		.loc 1 1305 14 discriminator 3
 4537 0ce8 C7F8D833 		str	r3, [r7, #984]
1306:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUADX(C1, S);
 4538              		.loc 1 1306 16 discriminator 3
 4539 0cec D7F8D013 		ldr	r1, [r7, #976]
 4540 0cf0 D7F8E823 		ldr	r2, [r7, #1000]
 4541 0cf4 07F50273 		add	r3, r7, #520
 4542 0cf8 1960     		str	r1, [r3]
 4543 0cfa 07F50173 		add	r3, r7, #516
 4544 0cfe 1A60     		str	r2, [r3]
 4545              	.LBB630:
 4546              	.LBB631:
1985:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /tmp/ccn3Ohqt.s 			page 154


 4547              		.loc 3 1985 3 discriminator 3
 4548 0d00 07F50273 		add	r3, r7, #520
 4549 0d04 1B68     		ldr	r3, [r3]
 4550 0d06 07F50172 		add	r2, r7, #516
 4551 0d0a 1268     		ldr	r2, [r2]
 4552              		.syntax unified
 4553              	@ 1985 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 4554 0d0c 23FB12F2 		smuadx r2, r3, r2
 4555              	@ 0 "" 2
 4556              		.thumb
 4557              		.syntax unified
 4558 0d10 07F50073 		add	r3, r7, #512
 4559 0d14 1A60     		str	r2, [r3]
1986:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 4560              		.loc 3 1986 9 discriminator 3
 4561 0d16 07F50073 		add	r3, r7, #512
 4562 0d1a 1B68     		ldr	r3, [r3]
 4563              	.LBE631:
 4564              	.LBE630:
 4565              		.loc 1 1306 14 discriminator 3
 4566 0d1c C7F8D433 		str	r3, [r7, #980]
1307:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
1308:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R = packed((ya-yc) + (xb- xd) , (xa-xc) - (yb-yd)) */
1309:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R = __SHASX(S, T);
1310:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1311:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S = packed((ya-yc) - (xb- xd),  (xa-xc) + (yb-yd)) */
1312:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S = __SHSAX(S, T);
1313:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1314:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+fftLen/2 sample */
1315:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUADX(S, C1) >> 16U;
1316:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUSD(__QSUB16(0, C1), S);
1317:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
1318:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1319:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xb' = (xa+yb-xc-yd)* co1 + (ya-xb-yc+xd)* (si1) */
1320:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yb' = (ya-xb-yc+xd)* co1 - (xa+yb-xc-yd)* (si1) */
1321:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         write_q15x2 (pSi2, ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 4567              		.loc 1 1321 9 discriminator 3
 4568 0d20 07F19C03 		add	r3, r7, #156
 4569 0d24 1A68     		ldr	r2, [r3]
 4570              		.loc 1 1321 36 discriminator 3
 4571 0d26 D7F8D413 		ldr	r1, [r7, #980]
 4572 0d2a 5E4B     		ldr	r3, .L175
 4573 0d2c 0B40     		ands	r3, r3, r1
 4574              		.loc 1 1321 58 discriminator 3
 4575 0d2e D7F8D813 		ldr	r1, [r7, #984]
 4576 0d32 89B2     		uxth	r1, r1
 4577              		.loc 1 1321 50 discriminator 3
 4578 0d34 0B43     		orrs	r3, r3, r1
 4579              		.loc 1 1321 9 discriminator 3
 4580 0d36 1946     		mov	r1, r3
 4581 0d38 07F50473 		add	r3, r7, #528
 4582 0d3c 1A60     		str	r2, [r3]
 4583 0d3e 07F50373 		add	r3, r7, #524
 4584 0d42 1960     		str	r1, [r3]
 4585              	.LBB632:
 4586              	.LBB633:
 522:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
ARM GAS  /tmp/ccn3Ohqt.s 			page 155


 4587              		.loc 2 522 9 discriminator 3
 4588 0d44 07F15403 		add	r3, r7, #84
 4589 0d48 07F50372 		add	r2, r7, #524
 4590 0d4c 1268     		ldr	r2, [r2]
 4591 0d4e 1A60     		str	r2, [r3]
 4592 0d50 07F15403 		add	r3, r7, #84
 4593 0d54 1A68     		ldr	r2, [r3]
 524:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 4594              		.loc 2 524 3 discriminator 3
 4595 0d56 07F50473 		add	r3, r7, #528
 4596 0d5a 1B68     		ldr	r3, [r3]
 4597 0d5c 1A60     		str	r2, [r3]	@ unaligned
 4598              		.loc 2 525 1 discriminator 3
 4599 0d5e 00BF     		nop
 4600              	.LBE633:
 4601              	.LBE632:
1322:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSi2 += 2 * n1;
 4602              		.loc 1 1322 14 discriminator 3
 4603 0d60 07F19C03 		add	r3, r7, #156
 4604 0d64 1A68     		ldr	r2, [r3]
 4605 0d66 D7F8F033 		ldr	r3, [r7, #1008]
 4606 0d6a 9B00     		lsls	r3, r3, #2
 4607 0d6c 1A44     		add	r2, r2, r3
 4608 0d6e 07F19C03 		add	r3, r7, #156
 4609 0d72 1A60     		str	r2, [r3]
1323:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1324:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+3fftLen/4 sample */
1325:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1326:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1327:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUSD(C3, R) >> 16U;
 4610              		.loc 1 1327 16 discriminator 3
 4611 0d74 D7F8CC13 		ldr	r1, [r7, #972]
 4612 0d78 D7F8E423 		ldr	r2, [r7, #996]
 4613 0d7c 07F50773 		add	r3, r7, #540
 4614 0d80 1960     		str	r1, [r3]
 4615 0d82 07F50673 		add	r3, r7, #536
 4616 0d86 1A60     		str	r2, [r3]
 4617              	.LBB634:
 4618              	.LBB635:
2043:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 4619              		.loc 3 2043 3 discriminator 3
 4620 0d88 07F50773 		add	r3, r7, #540
 4621 0d8c 1B68     		ldr	r3, [r3]
 4622 0d8e 07F50672 		add	r2, r7, #536
 4623 0d92 1268     		ldr	r2, [r2]
 4624              		.syntax unified
 4625              	@ 2043 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 4626 0d94 43FB02F2 		smusd r2, r3, r2
 4627              	@ 0 "" 2
 4628              		.thumb
 4629              		.syntax unified
 4630 0d98 07F50573 		add	r3, r7, #532
 4631 0d9c 1A60     		str	r2, [r3]
2044:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 4632              		.loc 3 2044 9 discriminator 3
 4633 0d9e 07F50573 		add	r3, r7, #532
 4634 0da2 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccn3Ohqt.s 			page 156


 4635              	.LBE635:
 4636              	.LBE634:
 4637              		.loc 1 1327 31 discriminator 3
 4638 0da4 1B0C     		lsrs	r3, r3, #16
 4639              		.loc 1 1327 14 discriminator 3
 4640 0da6 C7F8D833 		str	r3, [r7, #984]
1328:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUADX(C3, R);
 4641              		.loc 1 1328 16 discriminator 3
 4642 0daa D7F8CC13 		ldr	r1, [r7, #972]
 4643 0dae D7F8E423 		ldr	r2, [r7, #996]
 4644 0db2 07F50A73 		add	r3, r7, #552
 4645 0db6 1960     		str	r1, [r3]
 4646 0db8 07F50973 		add	r3, r7, #548
 4647 0dbc 1A60     		str	r2, [r3]
 4648              	.LBB636:
 4649              	.LBB637:
1985:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 4650              		.loc 3 1985 3 discriminator 3
 4651 0dbe 07F50A73 		add	r3, r7, #552
 4652 0dc2 1B68     		ldr	r3, [r3]
 4653 0dc4 07F50972 		add	r2, r7, #548
 4654 0dc8 1268     		ldr	r2, [r2]
 4655              		.syntax unified
 4656              	@ 1985 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 4657 0dca 23FB12F2 		smuadx r2, r3, r2
 4658              	@ 0 "" 2
 4659              		.thumb
 4660              		.syntax unified
 4661 0dce 07F50873 		add	r3, r7, #544
 4662 0dd2 1A60     		str	r2, [r3]
1986:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 4663              		.loc 3 1986 9 discriminator 3
 4664 0dd4 07F50873 		add	r3, r7, #544
 4665 0dd8 1B68     		ldr	r3, [r3]
 4666              	.LBE637:
 4667              	.LBE636:
 4668              		.loc 1 1328 14 discriminator 3
 4669 0dda C7F8D433 		str	r3, [r7, #980]
1329:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
1330:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = __SMUADX(C3, R) >> 16U;
1331:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = __SMUSD(__QSUB16(0, C3), R);
1332:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
1333:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1334:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xd' = (xa-yb-xc+yd)* co3 + (ya+xb-yc-xd)* (si3) */
1335:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yd' = (ya+xb-yc-xd)* co3 - (xa-yb-xc+yd)* (si3) */
1336:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         write_q15x2 (pSi3, ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 4670              		.loc 1 1336 9 discriminator 3
 4671 0dde 07F19803 		add	r3, r7, #152
 4672 0de2 1A68     		ldr	r2, [r3]
 4673              		.loc 1 1336 36 discriminator 3
 4674 0de4 D7F8D413 		ldr	r1, [r7, #980]
 4675 0de8 2E4B     		ldr	r3, .L175
 4676 0dea 0B40     		ands	r3, r3, r1
 4677              		.loc 1 1336 58 discriminator 3
 4678 0dec D7F8D813 		ldr	r1, [r7, #984]
 4679 0df0 89B2     		uxth	r1, r1
 4680              		.loc 1 1336 50 discriminator 3
ARM GAS  /tmp/ccn3Ohqt.s 			page 157


 4681 0df2 0B43     		orrs	r3, r3, r1
 4682              		.loc 1 1336 9 discriminator 3
 4683 0df4 1946     		mov	r1, r3
 4684 0df6 07F50C73 		add	r3, r7, #560
 4685 0dfa 1A60     		str	r2, [r3]
 4686 0dfc 07F50B73 		add	r3, r7, #556
 4687 0e00 1960     		str	r1, [r3]
 4688              	.LBB638:
 4689              	.LBB639:
 522:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 4690              		.loc 2 522 9 discriminator 3
 4691 0e02 07F15003 		add	r3, r7, #80
 4692 0e06 07F50B72 		add	r2, r7, #556
 4693 0e0a 1268     		ldr	r2, [r2]
 4694 0e0c 1A60     		str	r2, [r3]
 4695 0e0e 07F15003 		add	r3, r7, #80
 4696 0e12 1A68     		ldr	r2, [r3]
 524:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 4697              		.loc 2 524 3 discriminator 3
 4698 0e14 07F50C73 		add	r3, r7, #560
 4699 0e18 1B68     		ldr	r3, [r3]
 4700 0e1a 1A60     		str	r2, [r3]	@ unaligned
 4701              		.loc 2 525 1 discriminator 3
 4702 0e1c 00BF     		nop
 4703              	.LBE639:
 4704              	.LBE638:
1337:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSi3 += 2 * n1;
 4705              		.loc 1 1337 14 discriminator 3
 4706 0e1e 07F19803 		add	r3, r7, #152
 4707 0e22 1A68     		ldr	r2, [r3]
 4708 0e24 D7F8F033 		ldr	r3, [r7, #1008]
 4709 0e28 9B00     		lsls	r3, r3, #2
 4710 0e2a 1A44     		add	r2, r2, r3
 4711 0e2c 07F19803 		add	r3, r7, #152
 4712 0e30 1A60     		str	r2, [r3]
1228:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 4713              		.loc 1 1228 36 discriminator 3
 4714 0e32 D7F8FC23 		ldr	r2, [r7, #1020]
 4715 0e36 D7F8F033 		ldr	r3, [r7, #1008]
 4716 0e3a 1344     		add	r3, r3, r2
 4717 0e3c C7F8FC33 		str	r3, [r7, #1020]
 4718              	.L134:
1228:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
 4719              		.loc 1 1228 7 discriminator 1
 4720 0e40 07F10803 		add	r3, r7, #8
 4721 0e44 D7F8FC23 		ldr	r2, [r7, #1020]
 4722 0e48 1B68     		ldr	r3, [r3]
 4723 0e4a 9A42     		cmp	r2, r3
 4724 0e4c FFF456AD 		bcc	.L156
1212:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 4725              		.loc 1 1212 35 discriminator 2
 4726 0e50 D7F8F833 		ldr	r3, [r7, #1016]
 4727 0e54 0133     		adds	r3, r3, #1
 4728 0e56 C7F8F833 		str	r3, [r7, #1016]
 4729              	.L130:
1212:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 4730              		.loc 1 1212 27 discriminator 1
ARM GAS  /tmp/ccn3Ohqt.s 			page 158


 4731 0e5a D7F80434 		ldr	r3, [r7, #1028]
 4732 0e5e 013B     		subs	r3, r3, #1
1212:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
 4733              		.loc 1 1212 5 discriminator 1
 4734 0e60 D7F8F823 		ldr	r2, [r7, #1016]
 4735 0e64 9A42     		cmp	r2, r3
 4736 0e66 7FF6CFAC 		bls	.L157
1338:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       }
1339:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     }
1340:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Twiddle coefficients index modifier */
1341:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     twidCoefModifier <<= 2U;
 4737              		.loc 1 1341 22 discriminator 2
 4738 0e6a 3B46     		mov	r3, r7
 4739 0e6c 3A46     		mov	r2, r7
 4740 0e6e 1268     		ldr	r2, [r2]
 4741 0e70 9200     		lsls	r2, r2, #2
 4742 0e72 1A60     		str	r2, [r3]
1205:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 4743              		.loc 1 1205 35 discriminator 2
 4744 0e74 D7F8F433 		ldr	r3, [r7, #1012]
 4745 0e78 9B08     		lsrs	r3, r3, #2
 4746 0e7a C7F8F433 		str	r3, [r7, #1012]
 4747              	.L129:
1205:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
 4748              		.loc 1 1205 3 discriminator 1
 4749 0e7e D7F8F433 		ldr	r3, [r7, #1012]
 4750 0e82 042B     		cmp	r3, #4
 4751 0e84 3FF6AEAC 		bhi	.L158
1342:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
1343:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of middle stage process */
1344:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1345:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 10.6(q6) format for the 1024 point */
1346:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 8.8(q8) format for the 256 point */
1347:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 6.10(q10) format for the 64 point */
1348:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 4.12(q12) format for the 16 point */
1349:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1350:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Initializations for the last stage */
1351:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   j = fftLen >> 2;
 4752              		.loc 1 1351 5
 4753 0e88 07F10803 		add	r3, r7, #8
 4754 0e8c 1B68     		ldr	r3, [r3]
 4755 0e8e 9B08     		lsrs	r3, r3, #2
 4756 0e90 C7F8F833 		str	r3, [r7, #1016]
1352:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1353:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   ptr1 = &pSrc16[0];
 4757              		.loc 1 1353 8
 4758 0e94 07F1A803 		add	r3, r7, #168
 4759 0e98 07F10C02 		add	r2, r7, #12
 4760 0e9c 1268     		ldr	r2, [r2]
 4761 0e9e 1A60     		str	r2, [r3]
 4762 0ea0 02E0     		b	.L176
 4763              	.L177:
 4764 0ea2 00BF     		.align	2
 4765              	.L175:
 4766 0ea4 0000FFFF 		.word	-65536
 4767              	.L176:
 4768              	.L172:
ARM GAS  /tmp/ccn3Ohqt.s 			page 159


 4769 0ea8 07F1AC03 		add	r3, r7, #172
 4770 0eac 07F1A802 		add	r2, r7, #168
 4771 0eb0 1A60     		str	r2, [r3]
 4772              	.LBB640:
 4773              	.LBB641:
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 4774              		.loc 2 474 3 discriminator 1
 4775 0eb2 07F1AC03 		add	r3, r7, #172
 4776 0eb6 1B68     		ldr	r3, [r3]
 4777 0eb8 1B68     		ldr	r3, [r3]
 4778 0eba 1B68     		ldr	r3, [r3]	@ unaligned
 4779 0ebc 1A46     		mov	r2, r3
 4780 0ebe 07F19403 		add	r3, r7, #148
 4781 0ec2 1A60     		str	r2, [r3]
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 4782              		.loc 2 475 9 discriminator 1
 4783 0ec4 07F1AC03 		add	r3, r7, #172
 4784 0ec8 1B68     		ldr	r3, [r3]
 4785 0eca 1B68     		ldr	r3, [r3]
 4786 0ecc 1A1D     		adds	r2, r3, #4
 4787 0ece 07F1AC03 		add	r3, r7, #172
 4788 0ed2 1B68     		ldr	r3, [r3]
 4789 0ed4 1A60     		str	r2, [r3]
 477:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 4790              		.loc 2 477 10 discriminator 1
 4791 0ed6 07F19403 		add	r3, r7, #148
 4792 0eda 1B68     		ldr	r3, [r3]
 4793              	.LBE641:
 4794              	.LBE640:
1354:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1355:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* start of last stage process */
1356:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1357:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Butterfly implementation */
1358:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   do
1359:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
1360:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read xa (real), ya(imag) input */
1361:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     xaya = read_q15x2_ia ((q15_t **) &ptr1);
 4795              		.loc 1 1361 12 discriminator 1
 4796 0edc C7F8C833 		str	r3, [r7, #968]
 4797 0ee0 07F1B003 		add	r3, r7, #176
 4798 0ee4 07F1A802 		add	r2, r7, #168
 4799 0ee8 1A60     		str	r2, [r3]
 4800              	.LBB642:
 4801              	.LBB643:
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 4802              		.loc 2 474 3 discriminator 1
 4803 0eea 07F1B003 		add	r3, r7, #176
 4804 0eee 1B68     		ldr	r3, [r3]
 4805 0ef0 1B68     		ldr	r3, [r3]
 4806 0ef2 1B68     		ldr	r3, [r3]	@ unaligned
 4807 0ef4 1A46     		mov	r2, r3
 4808 0ef6 07F19003 		add	r3, r7, #144
 4809 0efa 1A60     		str	r2, [r3]
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 4810              		.loc 2 475 9 discriminator 1
 4811 0efc 07F1B003 		add	r3, r7, #176
 4812 0f00 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccn3Ohqt.s 			page 160


 4813 0f02 1B68     		ldr	r3, [r3]
 4814 0f04 1A1D     		adds	r2, r3, #4
 4815 0f06 07F1B003 		add	r3, r7, #176
 4816 0f0a 1B68     		ldr	r3, [r3]
 4817 0f0c 1A60     		str	r2, [r3]
 477:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 4818              		.loc 2 477 10 discriminator 1
 4819 0f0e 07F19003 		add	r3, r7, #144
 4820 0f12 1B68     		ldr	r3, [r3]
 4821              	.LBE643:
 4822              	.LBE642:
1362:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1363:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read xb (real), yb(imag) input */
1364:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     xbyb = read_q15x2_ia ((q15_t **) &ptr1);
 4823              		.loc 1 1364 12 discriminator 1
 4824 0f14 C7F8C433 		str	r3, [r7, #964]
 4825 0f18 07F1B403 		add	r3, r7, #180
 4826 0f1c 07F1A802 		add	r2, r7, #168
 4827 0f20 1A60     		str	r2, [r3]
 4828              	.LBB644:
 4829              	.LBB645:
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 4830              		.loc 2 474 3 discriminator 1
 4831 0f22 07F1B403 		add	r3, r7, #180
 4832 0f26 1B68     		ldr	r3, [r3]
 4833 0f28 1B68     		ldr	r3, [r3]
 4834 0f2a 1B68     		ldr	r3, [r3]	@ unaligned
 4835 0f2c 1A46     		mov	r2, r3
 4836 0f2e 07F18C03 		add	r3, r7, #140
 4837 0f32 1A60     		str	r2, [r3]
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 4838              		.loc 2 475 9 discriminator 1
 4839 0f34 07F1B403 		add	r3, r7, #180
 4840 0f38 1B68     		ldr	r3, [r3]
 4841 0f3a 1B68     		ldr	r3, [r3]
 4842 0f3c 1A1D     		adds	r2, r3, #4
 4843 0f3e 07F1B403 		add	r3, r7, #180
 4844 0f42 1B68     		ldr	r3, [r3]
 4845 0f44 1A60     		str	r2, [r3]
 477:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 4846              		.loc 2 477 10 discriminator 1
 4847 0f46 07F18C03 		add	r3, r7, #140
 4848 0f4a 1B68     		ldr	r3, [r3]
 4849              	.LBE645:
 4850              	.LBE644:
1365:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1366:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read xc (real), yc(imag) input */
1367:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     xcyc = read_q15x2_ia ((q15_t **) &ptr1);
 4851              		.loc 1 1367 12 discriminator 1
 4852 0f4c C7F8C033 		str	r3, [r7, #960]
 4853 0f50 07F1B803 		add	r3, r7, #184
 4854 0f54 07F1A802 		add	r2, r7, #168
 4855 0f58 1A60     		str	r2, [r3]
 4856              	.LBB646:
 4857              	.LBB647:
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 4858              		.loc 2 474 3 discriminator 1
ARM GAS  /tmp/ccn3Ohqt.s 			page 161


 4859 0f5a 07F1B803 		add	r3, r7, #184
 4860 0f5e 1B68     		ldr	r3, [r3]
 4861 0f60 1B68     		ldr	r3, [r3]
 4862 0f62 1B68     		ldr	r3, [r3]	@ unaligned
 4863 0f64 1A46     		mov	r2, r3
 4864 0f66 07F18803 		add	r3, r7, #136
 4865 0f6a 1A60     		str	r2, [r3]
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 4866              		.loc 2 475 9 discriminator 1
 4867 0f6c 07F1B803 		add	r3, r7, #184
 4868 0f70 1B68     		ldr	r3, [r3]
 4869 0f72 1B68     		ldr	r3, [r3]
 4870 0f74 1A1D     		adds	r2, r3, #4
 4871 0f76 07F1B803 		add	r3, r7, #184
 4872 0f7a 1B68     		ldr	r3, [r3]
 4873 0f7c 1A60     		str	r2, [r3]
 477:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 4874              		.loc 2 477 10 discriminator 1
 4875 0f7e 07F18803 		add	r3, r7, #136
 4876 0f82 1B68     		ldr	r3, [r3]
 4877              	.LBE647:
 4878              	.LBE646:
1368:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1369:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read xd (real), yd(imag) input */
1370:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     xdyd = read_q15x2_ia ((q15_t **) &ptr1);
 4879              		.loc 1 1370 12 discriminator 1
 4880 0f84 C7F8BC33 		str	r3, [r7, #956]
1371:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1372:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R = packed((ya + yc), (xa + xc)) */
1373:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R = __QADD16(xaya, xcyc);
 4881              		.loc 1 1373 9 discriminator 1
 4882 0f88 D7F8C813 		ldr	r1, [r7, #968]
 4883 0f8c D7F8C023 		ldr	r2, [r7, #960]
 4884 0f90 07F1C403 		add	r3, r7, #196
 4885 0f94 1960     		str	r1, [r3]
 4886 0f96 07F1C003 		add	r3, r7, #192
 4887 0f9a 1A60     		str	r2, [r3]
 4888              	.LBB648:
 4889              	.LBB649:
1731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 4890              		.loc 3 1731 3 discriminator 1
 4891 0f9c 07F1C403 		add	r3, r7, #196
 4892 0fa0 1B68     		ldr	r3, [r3]
 4893 0fa2 07F1C002 		add	r2, r7, #192
 4894 0fa6 1268     		ldr	r2, [r2]
 4895              		.syntax unified
 4896              	@ 1731 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 4897 0fa8 93FA12F2 		qadd16 r2, r3, r2
 4898              	@ 0 "" 2
 4899              		.thumb
 4900              		.syntax unified
 4901 0fac 07F1BC03 		add	r3, r7, #188
 4902 0fb0 1A60     		str	r2, [r3]
1732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 4903              		.loc 3 1732 9 discriminator 1
 4904 0fb2 07F1BC03 		add	r3, r7, #188
 4905 0fb6 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccn3Ohqt.s 			page 162


 4906              	.LBE649:
 4907              	.LBE648:
 4908              		.loc 1 1373 7 discriminator 1
 4909 0fb8 C7F8E433 		str	r3, [r7, #996]
1374:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1375:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed((yb + yd), (xb + xd)) */
1376:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __QADD16(xbyb, xdyd);
 4910              		.loc 1 1376 9 discriminator 1
 4911 0fbc D7F8C413 		ldr	r1, [r7, #964]
 4912 0fc0 D7F8BC23 		ldr	r2, [r7, #956]
 4913 0fc4 07F1D003 		add	r3, r7, #208
 4914 0fc8 1960     		str	r1, [r3]
 4915 0fca 07F1CC03 		add	r3, r7, #204
 4916 0fce 1A60     		str	r2, [r3]
 4917              	.LBB650:
 4918              	.LBB651:
1731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 4919              		.loc 3 1731 3 discriminator 1
 4920 0fd0 07F1D003 		add	r3, r7, #208
 4921 0fd4 1B68     		ldr	r3, [r3]
 4922 0fd6 07F1CC02 		add	r2, r7, #204
 4923 0fda 1268     		ldr	r2, [r2]
 4924              		.syntax unified
 4925              	@ 1731 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 4926 0fdc 93FA12F2 		qadd16 r2, r3, r2
 4927              	@ 0 "" 2
 4928              		.thumb
 4929              		.syntax unified
 4930 0fe0 07F1C803 		add	r3, r7, #200
 4931 0fe4 1A60     		str	r2, [r3]
1732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 4932              		.loc 3 1732 9 discriminator 1
 4933 0fe6 07F1C803 		add	r3, r7, #200
 4934 0fea 1B68     		ldr	r3, [r3]
 4935              	.LBE651:
 4936              	.LBE650:
 4937              		.loc 1 1376 7 discriminator 1
 4938 0fec C7F8EC33 		str	r3, [r7, #1004]
1377:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1378:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* pointer updation for writing */
1379:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ptr1 = ptr1 - 8U;
 4939              		.loc 1 1379 17 discriminator 1
 4940 0ff0 07F1A803 		add	r3, r7, #168
 4941 0ff4 1B68     		ldr	r3, [r3]
 4942 0ff6 A3F11002 		sub	r2, r3, #16
 4943              		.loc 1 1379 10 discriminator 1
 4944 0ffa 07F1A803 		add	r3, r7, #168
 4945 0ffe 1A60     		str	r2, [r3]
1380:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1381:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1382:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xa' = xa + xb + xc + xd */
1383:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* ya' = ya + yb + yc + yd */
1384:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHADD16(R, T));
 4946              		.loc 1 1384 28 discriminator 1
 4947 1000 D7F8E413 		ldr	r1, [r7, #996]
 4948 1004 D7F8EC23 		ldr	r2, [r7, #1004]
 4949 1008 07F1DC03 		add	r3, r7, #220
ARM GAS  /tmp/ccn3Ohqt.s 			page 163


 4950 100c 1960     		str	r1, [r3]
 4951 100e 07F1D803 		add	r3, r7, #216
 4952 1012 1A60     		str	r2, [r3]
 4953              	.LBB652:
 4954              	.LBB653:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 4955              		.loc 3 1739 3 discriminator 1
 4956 1014 07F1DC03 		add	r3, r7, #220
 4957 1018 1B68     		ldr	r3, [r3]
 4958 101a 07F1D802 		add	r2, r7, #216
 4959 101e 1268     		ldr	r2, [r2]
 4960              		.syntax unified
 4961              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 4962 1020 93FA22F2 		shadd16 r2, r3, r2
 4963              	@ 0 "" 2
 4964              		.thumb
 4965              		.syntax unified
 4966 1024 07F1D403 		add	r3, r7, #212
 4967 1028 1A60     		str	r2, [r3]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 4968              		.loc 3 1740 9 discriminator 1
 4969 102a 07F1D403 		add	r3, r7, #212
 4970 102e 1B68     		ldr	r3, [r3]
 4971              	.LBE653:
 4972              	.LBE652:
 4973              		.loc 1 1384 5 discriminator 1
 4974 1030 1946     		mov	r1, r3
 4975 1032 07F1E403 		add	r3, r7, #228
 4976 1036 07F1A802 		add	r2, r7, #168
 4977 103a 1A60     		str	r2, [r3]
 4978 103c 07F1E003 		add	r3, r7, #224
 4979 1040 1960     		str	r1, [r3]
 4980              	.LBB654:
 4981              	.LBB655:
 506:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 4982              		.loc 2 506 9 discriminator 1
 4983 1042 07F18403 		add	r3, r7, #132
 4984 1046 07F1E002 		add	r2, r7, #224
 4985 104a 1268     		ldr	r2, [r2]
 4986 104c 1A60     		str	r2, [r3]
 508:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 4987              		.loc 2 508 3 discriminator 1
 4988 104e 07F1E403 		add	r3, r7, #228
 4989 1052 1B68     		ldr	r3, [r3]
 4990 1054 1B68     		ldr	r3, [r3]
 4991 1056 07F18402 		add	r2, r7, #132
 4992 105a 1268     		ldr	r2, [r2]
 4993 105c 1A60     		str	r2, [r3]	@ unaligned
 509:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 4994              		.loc 2 509 9 discriminator 1
 4995 105e 07F1E403 		add	r3, r7, #228
 4996 1062 1B68     		ldr	r3, [r3]
 4997 1064 1B68     		ldr	r3, [r3]
 4998 1066 1A1D     		adds	r2, r3, #4
 4999 1068 07F1E403 		add	r3, r7, #228
 5000 106c 1B68     		ldr	r3, [r3]
 5001 106e 1A60     		str	r2, [r3]
ARM GAS  /tmp/ccn3Ohqt.s 			page 164


 510:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 5002              		.loc 2 510 1 discriminator 1
 5003 1070 00BF     		nop
 5004              	.LBE655:
 5005              	.LBE654:
1385:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1386:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed((yb + yd), (xb + xd)) */
1387:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T = __QADD16(xbyb, xdyd);
 5006              		.loc 1 1387 9 discriminator 1
 5007 1072 D7F8C413 		ldr	r1, [r7, #964]
 5008 1076 D7F8BC23 		ldr	r2, [r7, #956]
 5009 107a 07F1F003 		add	r3, r7, #240
 5010 107e 1960     		str	r1, [r3]
 5011 1080 07F1EC03 		add	r3, r7, #236
 5012 1084 1A60     		str	r2, [r3]
 5013              	.LBB656:
 5014              	.LBB657:
1731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 5015              		.loc 3 1731 3 discriminator 1
 5016 1086 07F1F003 		add	r3, r7, #240
 5017 108a 1B68     		ldr	r3, [r3]
 5018 108c 07F1EC02 		add	r2, r7, #236
 5019 1090 1268     		ldr	r2, [r2]
 5020              		.syntax unified
 5021              	@ 1731 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 5022 1092 93FA12F2 		qadd16 r2, r3, r2
 5023              	@ 0 "" 2
 5024              		.thumb
 5025              		.syntax unified
 5026 1096 07F1E803 		add	r3, r7, #232
 5027 109a 1A60     		str	r2, [r3]
1732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 5028              		.loc 3 1732 9 discriminator 1
 5029 109c 07F1E803 		add	r3, r7, #232
 5030 10a0 1B68     		ldr	r3, [r3]
 5031              	.LBE657:
 5032              	.LBE656:
 5033              		.loc 1 1387 7 discriminator 1
 5034 10a2 C7F8EC33 		str	r3, [r7, #1004]
1388:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1389:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (xa-xb+xc-xd) */
1390:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (ya-yb+yc-yd) */
1391:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHSUB16(R, T));
 5035              		.loc 1 1391 28 discriminator 1
 5036 10a6 D7F8E413 		ldr	r1, [r7, #996]
 5037 10aa D7F8EC23 		ldr	r2, [r7, #1004]
 5038 10ae 07F1FC03 		add	r3, r7, #252
 5039 10b2 1960     		str	r1, [r3]
 5040 10b4 07F1F803 		add	r3, r7, #248
 5041 10b8 1A60     		str	r2, [r3]
 5042              	.LBB658:
 5043              	.LBB659:
1787:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 5044              		.loc 3 1787 3 discriminator 1
 5045 10ba 07F1FC03 		add	r3, r7, #252
 5046 10be 1B68     		ldr	r3, [r3]
 5047 10c0 07F1F802 		add	r2, r7, #248
ARM GAS  /tmp/ccn3Ohqt.s 			page 165


 5048 10c4 1268     		ldr	r2, [r2]
 5049              		.syntax unified
 5050              	@ 1787 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 5051 10c6 D3FA22F2 		shsub16 r2, r3, r2
 5052              	@ 0 "" 2
 5053              		.thumb
 5054              		.syntax unified
 5055 10ca 07F1F403 		add	r3, r7, #244
 5056 10ce 1A60     		str	r2, [r3]
1788:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 5057              		.loc 3 1788 9 discriminator 1
 5058 10d0 07F1F403 		add	r3, r7, #244
 5059 10d4 1B68     		ldr	r3, [r3]
 5060              	.LBE659:
 5061              	.LBE658:
 5062              		.loc 1 1391 5 discriminator 1
 5063 10d6 1946     		mov	r1, r3
 5064 10d8 07F58273 		add	r3, r7, #260
 5065 10dc 07F1A802 		add	r2, r7, #168
 5066 10e0 1A60     		str	r2, [r3]
 5067 10e2 07F58073 		add	r3, r7, #256
 5068 10e6 1960     		str	r1, [r3]
 5069              	.LBB660:
 5070              	.LBB661:
 506:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 5071              		.loc 2 506 9 discriminator 1
 5072 10e8 07F18003 		add	r3, r7, #128
 5073 10ec 07F58072 		add	r2, r7, #256
 5074 10f0 1268     		ldr	r2, [r2]
 5075 10f2 1A60     		str	r2, [r3]
 508:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 5076              		.loc 2 508 3 discriminator 1
 5077 10f4 07F58273 		add	r3, r7, #260
 5078 10f8 1B68     		ldr	r3, [r3]
 5079 10fa 1B68     		ldr	r3, [r3]
 5080 10fc 07F18002 		add	r2, r7, #128
 5081 1100 1268     		ldr	r2, [r2]
 5082 1102 1A60     		str	r2, [r3]	@ unaligned
 509:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 5083              		.loc 2 509 9 discriminator 1
 5084 1104 07F58273 		add	r3, r7, #260
 5085 1108 1B68     		ldr	r3, [r3]
 5086 110a 1B68     		ldr	r3, [r3]
 5087 110c 1A1D     		adds	r2, r3, #4
 5088 110e 07F58273 		add	r3, r7, #260
 5089 1112 1B68     		ldr	r3, [r3]
 5090 1114 1A60     		str	r2, [r3]
 510:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 5091              		.loc 2 510 1 discriminator 1
 5092 1116 00BF     		nop
 5093              	.LBE661:
 5094              	.LBE660:
1392:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1393:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = packed((ya - yc), (xa - xc)) */
1394:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S = __QSUB16(xaya, xcyc);
 5095              		.loc 1 1394 9 discriminator 1
 5096 1118 D7F8C813 		ldr	r1, [r7, #968]
ARM GAS  /tmp/ccn3Ohqt.s 			page 166


 5097 111c D7F8C023 		ldr	r2, [r7, #960]
 5098 1120 07F58873 		add	r3, r7, #272
 5099 1124 1960     		str	r1, [r3]
 5100 1126 07F58673 		add	r3, r7, #268
 5101 112a 1A60     		str	r2, [r3]
 5102              	.LBB662:
 5103              	.LBB663:
1779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 5104              		.loc 3 1779 3 discriminator 1
 5105 112c 07F58873 		add	r3, r7, #272
 5106 1130 1B68     		ldr	r3, [r3]
 5107 1132 07F58672 		add	r2, r7, #268
 5108 1136 1268     		ldr	r2, [r2]
 5109              		.syntax unified
 5110              	@ 1779 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 5111 1138 D3FA12F2 		qsub16 r2, r3, r2
 5112              	@ 0 "" 2
 5113              		.thumb
 5114              		.syntax unified
 5115 113c 07F58473 		add	r3, r7, #264
 5116 1140 1A60     		str	r2, [r3]
1780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 5117              		.loc 3 1780 9 discriminator 1
 5118 1142 07F58473 		add	r3, r7, #264
 5119 1146 1B68     		ldr	r3, [r3]
 5120              	.LBE663:
 5121              	.LBE662:
 5122              		.loc 1 1394 7 discriminator 1
 5123 1148 C7F8E833 		str	r3, [r7, #1000]
1395:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1396:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
1397:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T = packed( (yb - yd), (xb - xd))  */
1398:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U = __QSUB16(xbyb, xdyd);
 5124              		.loc 1 1398 9 discriminator 1
 5125 114c D7F8C413 		ldr	r1, [r7, #964]
 5126 1150 D7F8BC23 		ldr	r2, [r7, #956]
 5127 1154 07F58E73 		add	r3, r7, #284
 5128 1158 1960     		str	r1, [r3]
 5129 115a 07F58C73 		add	r3, r7, #280
 5130 115e 1A60     		str	r2, [r3]
 5131              	.LBB664:
 5132              	.LBB665:
1779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 5133              		.loc 3 1779 3 discriminator 1
 5134 1160 07F58E73 		add	r3, r7, #284
 5135 1164 1B68     		ldr	r3, [r3]
 5136 1166 07F58C72 		add	r2, r7, #280
 5137 116a 1268     		ldr	r2, [r2]
 5138              		.syntax unified
 5139              	@ 1779 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 5140 116c D3FA12F2 		qsub16 r2, r3, r2
 5141              	@ 0 "" 2
 5142              		.thumb
 5143              		.syntax unified
 5144 1170 07F58A73 		add	r3, r7, #276
 5145 1174 1A60     		str	r2, [r3]
1780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccn3Ohqt.s 			page 167


 5146              		.loc 3 1780 9 discriminator 1
 5147 1176 07F58A73 		add	r3, r7, #276
 5148 117a 1B68     		ldr	r3, [r3]
 5149              	.LBE665:
 5150              	.LBE664:
 5151              		.loc 1 1398 7 discriminator 1
 5152 117c C7F8E033 		str	r3, [r7, #992]
1399:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1400:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
1401:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa+yb-xc-yd) */
1402:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya-xb-yc+xd) */
1403:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHASX(S, U));
 5153              		.loc 1 1403 28 discriminator 1
 5154 1180 D7F8E813 		ldr	r1, [r7, #1000]
 5155 1184 D7F8E023 		ldr	r2, [r7, #992]
 5156 1188 07F59473 		add	r3, r7, #296
 5157 118c 1960     		str	r1, [r3]
 5158 118e 07F59273 		add	r3, r7, #292
 5159 1192 1A60     		str	r2, [r3]
 5160              	.LBB666:
 5161              	.LBB667:
1835:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 5162              		.loc 3 1835 3 discriminator 1
 5163 1194 07F59473 		add	r3, r7, #296
 5164 1198 1B68     		ldr	r3, [r3]
 5165 119a 07F59272 		add	r2, r7, #292
 5166 119e 1268     		ldr	r2, [r2]
 5167              		.syntax unified
 5168              	@ 1835 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 5169 11a0 A3FA22F2 		shasx r2, r3, r2
 5170              	@ 0 "" 2
 5171              		.thumb
 5172              		.syntax unified
 5173 11a4 07F59073 		add	r3, r7, #288
 5174 11a8 1A60     		str	r2, [r3]
1836:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 5175              		.loc 3 1836 9 discriminator 1
 5176 11aa 07F59073 		add	r3, r7, #288
 5177 11ae 1B68     		ldr	r3, [r3]
 5178              	.LBE667:
 5179              	.LBE666:
 5180              		.loc 1 1403 5 discriminator 1
 5181 11b0 1946     		mov	r1, r3
 5182 11b2 07F59873 		add	r3, r7, #304
 5183 11b6 07F1A802 		add	r2, r7, #168
 5184 11ba 1A60     		str	r2, [r3]
 5185 11bc 07F59673 		add	r3, r7, #300
 5186 11c0 1960     		str	r1, [r3]
 5187              	.LBB668:
 5188              	.LBB669:
 506:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 5189              		.loc 2 506 9 discriminator 1
 5190 11c2 07F17C03 		add	r3, r7, #124
 5191 11c6 07F59672 		add	r2, r7, #300
 5192 11ca 1268     		ldr	r2, [r2]
 5193 11cc 1A60     		str	r2, [r3]
 508:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
ARM GAS  /tmp/ccn3Ohqt.s 			page 168


 5194              		.loc 2 508 3 discriminator 1
 5195 11ce 07F59873 		add	r3, r7, #304
 5196 11d2 1B68     		ldr	r3, [r3]
 5197 11d4 1B68     		ldr	r3, [r3]
 5198 11d6 07F17C02 		add	r2, r7, #124
 5199 11da 1268     		ldr	r2, [r2]
 5200 11dc 1A60     		str	r2, [r3]	@ unaligned
 509:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 5201              		.loc 2 509 9 discriminator 1
 5202 11de 07F59873 		add	r3, r7, #304
 5203 11e2 1B68     		ldr	r3, [r3]
 5204 11e4 1B68     		ldr	r3, [r3]
 5205 11e6 1A1D     		adds	r2, r3, #4
 5206 11e8 07F59873 		add	r3, r7, #304
 5207 11ec 1B68     		ldr	r3, [r3]
 5208 11ee 1A60     		str	r2, [r3]
 510:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 5209              		.loc 2 510 1 discriminator 1
 5210 11f0 00BF     		nop
 5211              	.LBE669:
 5212              	.LBE668:
1404:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1405:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa-yb-xc+yd) */
1406:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya+xb-yc-xd) */
1407:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHSAX(S, U));
 5213              		.loc 1 1407 28 discriminator 1
 5214 11f2 D7F8E813 		ldr	r1, [r7, #1000]
 5215 11f6 D7F8E023 		ldr	r2, [r7, #992]
 5216 11fa 07F59E73 		add	r3, r7, #316
 5217 11fe 1960     		str	r1, [r3]
 5218 1200 07F59C73 		add	r3, r7, #312
 5219 1204 1A60     		str	r2, [r3]
 5220              	.LBB670:
 5221              	.LBB671:
1883:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 5222              		.loc 3 1883 3 discriminator 1
 5223 1206 07F59E73 		add	r3, r7, #316
 5224 120a 1B68     		ldr	r3, [r3]
 5225 120c 07F59C72 		add	r2, r7, #312
 5226 1210 1268     		ldr	r2, [r2]
 5227              		.syntax unified
 5228              	@ 1883 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 5229 1212 E3FA22F2 		shsax r2, r3, r2
 5230              	@ 0 "" 2
 5231              		.thumb
 5232              		.syntax unified
 5233 1216 07F59A73 		add	r3, r7, #308
 5234 121a 1A60     		str	r2, [r3]
1884:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 5235              		.loc 3 1884 9 discriminator 1
 5236 121c 07F59A73 		add	r3, r7, #308
 5237 1220 1B68     		ldr	r3, [r3]
 5238              	.LBE671:
 5239              	.LBE670:
 5240              		.loc 1 1407 5 discriminator 1
 5241 1222 1946     		mov	r1, r3
 5242 1224 07F5A273 		add	r3, r7, #324
ARM GAS  /tmp/ccn3Ohqt.s 			page 169


 5243 1228 07F1A802 		add	r2, r7, #168
 5244 122c 1A60     		str	r2, [r3]
 5245 122e 07F5A073 		add	r3, r7, #320
 5246 1232 1960     		str	r1, [r3]
 5247              	.LBB672:
 5248              	.LBB673:
 506:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 5249              		.loc 2 506 9 discriminator 1
 5250 1234 07F17803 		add	r3, r7, #120
 5251 1238 07F5A072 		add	r2, r7, #320
 5252 123c 1268     		ldr	r2, [r2]
 5253 123e 1A60     		str	r2, [r3]
 508:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 5254              		.loc 2 508 3 discriminator 1
 5255 1240 07F5A273 		add	r3, r7, #324
 5256 1244 1B68     		ldr	r3, [r3]
 5257 1246 1B68     		ldr	r3, [r3]
 5258 1248 07F17802 		add	r2, r7, #120
 5259 124c 1268     		ldr	r2, [r2]
 5260 124e 1A60     		str	r2, [r3]	@ unaligned
 509:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 5261              		.loc 2 509 9 discriminator 1
 5262 1250 07F5A273 		add	r3, r7, #324
 5263 1254 1B68     		ldr	r3, [r3]
 5264 1256 1B68     		ldr	r3, [r3]
 5265 1258 1A1D     		adds	r2, r3, #4
 5266 125a 07F5A273 		add	r3, r7, #324
 5267 125e 1B68     		ldr	r3, [r3]
 5268 1260 1A60     		str	r2, [r3]
 510:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 5269              		.loc 2 510 1 discriminator 1
 5270 1262 00BF     		nop
 5271              	.LBE673:
 5272              	.LBE672:
1408:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else
1409:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa+yb-xc-yd) */
1410:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya-xb-yc+xd) */
1411:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHSAX(S, U));
1412:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1413:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa-yb-xc+yd) */
1414:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya+xb-yc-xd) */
1415:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     write_q15x2_ia (&ptr1, __SHASX(S, U));
1416:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
1417:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1418:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   } while (--j);
 5273              		.loc 1 1418 3 discriminator 1
 5274 1264 D7F8F833 		ldr	r3, [r7, #1016]
 5275 1268 013B     		subs	r3, r3, #1
 5276 126a C7F8F833 		str	r3, [r7, #1016]
 5277 126e D7F8F833 		ldr	r3, [r7, #1016]
 5278 1272 002B     		cmp	r3, #0
 5279 1274 7FF418AE 		bne	.L172
1419:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1420:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of last stage  process */
1421:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1422:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 11.5(q5) format for the 1024 point */
1423:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 9.7(q7) format for the 256 point   */
ARM GAS  /tmp/ccn3Ohqt.s 			page 170


1424:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 7.9(q9) format for the 64 point  */
1425:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 5.11(q11) format for the 16 point  */
1426:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1427:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1428:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #else /* arm_radix4_butterfly_inverse_q15 */
1429:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1430:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t R0, R1, S0, S1, T0, T1, U0, U1;
1431:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         q15_t Co1, Si1, Co2, Si2, Co3, Si3, out1, out2;
1432:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         uint32_t n1, n2, ic, i0, i1, i2, i3, j, k;
1433:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1434:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Total process is divided into three stages */
1435:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1436:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* process first stage, middle stages, & last stage */
1437:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1438:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Initializations for the first stage */
1439:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 = fftLen;
1440:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n1 = n2;
1441:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1442:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* n2 = fftLen/4 */
1443:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 >>= 2U;
1444:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1445:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Index for twiddle coefficient */
1446:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   ic = 0U;
1447:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1448:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Index for input read and output write */
1449:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   i0 = 0U;
1450:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1451:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   j = n2;
1452:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1453:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* Input is in 1.15(q15) format */
1454:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1455:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Start of first stage process */
1456:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   do
1457:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
1458:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly implementation */
1459:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1460:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  index calculation for the input as, */
1461:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  pSrc16[i0 + 0], pSrc16[i0 + fftLen/4], pSrc16[i0 + fftLen/2], pSrc16[i0 + 3fftLen/4] */
1462:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i1 = i0 + n2;
1463:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i2 = i1 + n2;
1464:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i3 = i2 + n2;
1465:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1466:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0, i0+fftLen/2 inputs */
1467:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
1468:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read ya (real), xa(imag) input */
1469:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i0 * 2U] >> 2U;
1470:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i0 * 2U) + 1U] >> 2U;
1471:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
1472:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yc (real), xc(imag) input */
1473:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = pSrc16[i2 * 2U] >> 2U;
1474:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = pSrc16[(i2 * 2U) + 1U] >> 2U;
1475:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1476:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya + yc), R1 = (xa + xc) */
1477:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = __SSAT(T0 + S0, 16U);
1478:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = __SSAT(T1 + S1, 16U);
1479:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S0 = (ya - yc), S1 = (xa - xc) */
1480:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = __SSAT(T0 - S0, 16U);
ARM GAS  /tmp/ccn3Ohqt.s 			page 171


1481:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = __SSAT(T1 - S1, 16U);
1482:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1483:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
1484:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
1485:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yb (real), xb(imag) input */
1486:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i1 * 2U] >> 2U;
1487:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i1 * 2U) + 1U] >> 2U;
1488:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
1489:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
1490:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U0 = pSrc16[i3 * 2U] >> 2U;
1491:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U1 = pSrc16[(i3 * 2U) + 1U] >> 2U;
1492:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1493:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = (yb + yd), T1 = (xb + xd) */
1494:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = __SSAT(T0 + U0, 16U);
1495:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = __SSAT(T1 + U1, 16U);
1496:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1497:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 sample */
1498:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xa' = xa + xb + xc + xd */
1499:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* ya' = ya + yb + yc + yd */
1500:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i0 * 2U] = (R0 >> 1U) + (T0 >> 1U);
1501:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i0 * 2U) + 1U] = (R1 >> 1U) + (T1 >> 1U);
1502:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1503:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya + yc) - (yb + yd), R1 = (xa + xc)- (xb + xd) */
1504:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = __SSAT(R0 - T0, 16U);
1505:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = __SSAT(R1 - T1, 16U);
1506:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co2 & si2 are read from Coefficient pointer */
1507:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Co2 = pCoef16[2U * ic * 2U];
1508:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Si2 = pCoef16[(2U * ic * 2U) + 1U];
1509:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (xa-xb+xc-xd)* co2 - (ya-yb+yc-yd)* (si2) */
1510:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = (q15_t) ((Co2 * R0 - Si2 * R1) >> 16U);
1511:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (ya-yb+yc-yd)* co2 + (xa-xb+xc-xd)* (si2) */
1512:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = (q15_t) ((Si2 * R0 + Co2 * R1) >> 16U);
1513:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1514:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 */
1515:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
1516:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = yb, T1 = xb */
1517:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i1 * 2U] >> 2U;
1518:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i1 * 2U) + 1U] >> 2U;
1519:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1520:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing the butterfly processed i0 + fftLen/4 sample */
1521:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xc', yc') in little endian format */
1522:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i1 * 2U] = out1;
1523:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i1 * 2U) + 1U] = out2;
1524:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1525:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly calculations */
1526:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* input is down scale by 4 to avoid overflow */
1527:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* U0 = yd, U1 = xd) */
1528:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U0 = pSrc16[i3 * 2U] >> 2U;
1529:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U1 = pSrc16[(i3 * 2U) + 1U] >> 2U;
1530:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1531:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = yb-yd, T1 = xb-xd) */
1532:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = __SSAT(T0 - U0, 16U);
1533:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = __SSAT(T1 - U1, 16U);
1534:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya-yc) - (xb- xd) , R1 = (xa-xc) + (yb-yd) */
1535:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = (q15_t) __SSAT((q31_t) (S0 + T1), 16);
1536:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = (q15_t) __SSAT((q31_t) (S1 - T0), 16);
1537:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S = (ya-yc) + (xb- xd), S1 = (xa-xc) - (yb-yd) */
ARM GAS  /tmp/ccn3Ohqt.s 			page 172


1538:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = (q15_t) __SSAT((q31_t) (S0 - T1), 16);
1539:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = (q15_t) __SSAT((q31_t) (S1 + T0), 16);
1540:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1541:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* co1 & si1 are read from Coefficient pointer */
1542:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Co1 = pCoef16[ic * 2U];
1543:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Si1 = pCoef16[(ic * 2U) + 1U];
1544:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly process for the i0+fftLen/2 sample */
1545:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa-yb-xc+yd)* co1 - (ya+xb-yc-xd)* (si1) */
1546:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = (q15_t) ((Co1 * S0 - Si1 * S1) >> 16U);
1547:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya+xb-yc-xd)* co1 + (xa-yb-xc+yd)* (si1) */
1548:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = (q15_t) ((Si1 * S0 + Co1 * S1) >> 16U);
1549:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xb', yb') in little endian format */
1550:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i2 * 2U] = out1;
1551:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i2 * 2U) + 1U] = out2;
1552:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1553:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Co3 & si3 are read from Coefficient pointer */
1554:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Co3 = pCoef16[3U * ic * 2U];
1555:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     Si3 = pCoef16[(3U * ic * 2U) + 1U];
1556:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Butterfly process for the i0+3fftLen/4 sample */
1557:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa+yb-xc-yd)* Co3 - (ya-xb-yc+xd)* (si3) */
1558:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out1 = (q15_t) ((Co3 * R0 - Si3 * R1) >> 16U);
1559:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya-xb-yc+xd)* Co3 + (xa+yb-xc-yd)* (si3) */
1560:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     out2 = (q15_t) ((Si3 * R0 + Co3 * R1) >> 16U);
1561:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* writing output(xd', yd') in little endian format */
1562:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i3 * 2U] = out1;
1563:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i3 * 2U) + 1U] = out2;
1564:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1565:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Twiddle coefficients index modifier */
1566:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = ic + twidCoefModifier;
1567:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1568:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Updating input index */
1569:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i0 = i0 + 1U;
1570:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1571:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   } while (--j);
1572:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1573:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  End of first stage process */
1574:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1575:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 4.11(q11) format */
1576:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1577:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1578:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Start of Middle stage process */
1579:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1580:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Twiddle coefficients index modifier */
1581:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   twidCoefModifier <<= 2U;
1582:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1583:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Calculation of Middle stage */
1584:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   for (k = fftLen / 4U; k > 4U; k >>= 2U)
1585:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
1586:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Initializations for the middle stage */
1587:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     n1 = n2;
1588:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     n2 >>= 2U;
1589:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     ic = 0U;
1590:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1591:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     for (j = 0U; j <= (n2 - 1U); j++)
1592:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     {
1593:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  index calculation for the coefficients */
1594:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Co1 = pCoef16[ic * 2U];
ARM GAS  /tmp/ccn3Ohqt.s 			page 173


1595:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Si1 = pCoef16[(ic * 2U) + 1U];
1596:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Co2 = pCoef16[2U * ic * 2U];
1597:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Si2 = pCoef16[2U * ic * 2U + 1U];
1598:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Co3 = pCoef16[3U * ic * 2U];
1599:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       Si3 = pCoef16[(3U * ic * 2U) + 1U];
1600:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1601:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  Twiddle coefficients index modifier */
1602:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       ic = ic + twidCoefModifier;
1603:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1604:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       /*  Butterfly implementation */
1605:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       for (i0 = j; i0 < fftLen; i0 += n1)
1606:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       {
1607:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  index calculation for the input as, */
1608:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  pSrc16[i0 + 0], pSrc16[i0 + fftLen/4], pSrc16[i0 + fftLen/2], pSrc16[i0 + 3fftLen/4] */
1609:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         i1 = i0 + n2;
1610:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         i2 = i1 + n2;
1611:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         i3 = i2 + n2;
1612:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1613:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0, i0+fftLen/2 inputs */
1614:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read ya (real), xa(imag) input */
1615:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = pSrc16[i0 * 2U];
1616:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = pSrc16[(i0 * 2U) + 1U];
1617:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1618:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yc (real), xc(imag) input */
1619:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S0 = pSrc16[i2 * 2U];
1620:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S1 = pSrc16[(i2 * 2U) + 1U];
1621:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1622:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1623:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R0 = (ya + yc), R1 = (xa + xc) */
1624:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R0 = __SSAT(T0 + S0, 16U);
1625:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R1 = __SSAT(T1 + S1, 16U);
1626:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S0 = (ya - yc), S1 = (xa - xc) */
1627:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S0 = __SSAT(T0 - S0, 16U);
1628:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S1 = __SSAT(T1 - S1, 16U);
1629:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1630:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
1631:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yb (real), xb(imag) input */
1632:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = pSrc16[i1 * 2U];
1633:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = pSrc16[(i1 * 2U) + 1U];
1634:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1635:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yd (real), xd(imag) input */
1636:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U0 = pSrc16[i3 * 2U];
1637:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U1 = pSrc16[(i3 * 2U) + 1U];
1638:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1639:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* T0 = (yb + yd), T1 = (xb + xd) */
1640:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = __SSAT(T0 + U0, 16U);
1641:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = __SSAT(T1 + U1, 16U);
1642:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1643:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  writing the butterfly processed i0 sample */
1644:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xa' = xa + xb + xc + xd */
1645:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* ya' = ya + yb + yc + yd */
1646:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[i0 * 2U] = ((R0 >> 1U) + (T0 >> 1U)) >> 1U;
1647:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[(i0 * 2U) + 1U] = ((R1 >> 1U) + (T1 >> 1U)) >> 1U;
1648:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1649:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R0 = (ya + yc) - (yb + yd), R1 = (xa + xc) - (xb + xd) */
1650:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R0 = (R0 >> 1U) - (T0 >> 1U);
1651:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R1 = (R1 >> 1U) - (T1 >> 1U);
ARM GAS  /tmp/ccn3Ohqt.s 			page 174


1652:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1653:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* (si2) - (xa-xb+xc-xd)* co2 */
1654:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = (q15_t) ((Co2 * R0 - Si2 * R1) >> 16);
1655:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* (ya-yb+yc-yd)* co2 + (xa-xb+xc-xd)* (si2) */
1656:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = (q15_t) ((Si2 * R0 + Co2 * R1) >> 16);
1657:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1658:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Reading i0+3fftLen/4 */
1659:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yb (real), xb(imag) input */
1660:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = pSrc16[i1 * 2U];
1661:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = pSrc16[(i1 * 2U) + 1U];
1662:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1663:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  writing the butterfly processed i0 + fftLen/4 sample */
1664:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xc' = (xa-xb+xc-xd)* co2 - (ya-yb+yc-yd)* (si2) */
1665:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yc' = (ya-yb+yc-yd)* co2 + (xa-xb+xc-xd)* (si2) */
1666:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[i1 * 2U] = out1;
1667:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[(i1 * 2U) + 1U] = out2;
1668:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1669:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly calculations */
1670:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* Read yd (real), xd(imag) input */
1671:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U0 = pSrc16[i3 * 2U];
1672:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         U1 = pSrc16[(i3 * 2U) + 1U];
1673:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1674:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* T0 = yb-yd, T1 = xb-xd) */
1675:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T0 = __SSAT(T0 - U0, 16U);
1676:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         T1 = __SSAT(T1 - U1, 16U);
1677:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1678:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* R0 = (ya-yc) - (xb- xd) , R1 = (xa-xc) + (yb-yd) */
1679:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R0 = (S0 >> 1U) + (T1 >> 1U);
1680:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         R1 = (S1 >> 1U) - (T0 >> 1U);
1681:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1682:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* S1 = (ya-yc) + (xb- xd), S1 = (xa-xc) - (yb-yd) */
1683:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S0 = (S0 >> 1U) - (T1 >> 1U);
1684:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         S1 = (S1 >> 1U) + (T0 >> 1U);
1685:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1686:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+fftLen/2 sample */
1687:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = (q15_t) ((Co1 * S0 - Si1 * S1) >> 16U);
1688:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = (q15_t) ((Si1 * S0 + Co1 * S1) >> 16U);
1689:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xb' = (xa-yb-xc+yd)* co1 - (ya+xb-yc-xd)* (si1) */
1690:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yb' = (ya+xb-yc-xd)* co1 + (xa-yb-xc+yd)* (si1) */
1691:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[i2 * 2U] = out1;
1692:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[(i2 * 2U) + 1U] = out2;
1693:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1694:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /*  Butterfly process for the i0+3fftLen/4 sample */
1695:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out1 = (q15_t) ((Co3 * R0 - Si3 * R1) >> 16U);
1696:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1697:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         out2 = (q15_t) ((Si3 * R0 + Co3 * R1) >> 16U);
1698:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* xd' = (xa+yb-xc-yd)* Co3 - (ya-xb-yc+xd)* (si3) */
1699:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         /* yd' = (ya-xb-yc+xd)* Co3 + (xa+yb-xc-yd)* (si3) */
1700:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[i3 * 2U] = out1;
1701:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****         pSrc16[(i3 * 2U) + 1U] = out2;
1702:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1703:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1704:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****       }
1705:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     }
1706:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Twiddle coefficients index modifier */
1707:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     twidCoefModifier <<= 2U;
1708:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
ARM GAS  /tmp/ccn3Ohqt.s 			page 175


1709:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  End of Middle stages process */
1710:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1711:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1712:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 10.6(q6) format for the 1024 point */
1713:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 8.8(q8) format for the 256 point   */
1714:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 6.10(q10) format for the 64 point  */
1715:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* data is in 4.12(q12) format for the 16 point  */
1716:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1717:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* start of last stage process */
1718:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1719:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1720:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Initializations for the last stage */
1721:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n1 = n2;
1722:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   n2 >>= 2U;
1723:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1724:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /*  Butterfly implementation */
1725:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   for (i0 = 0U; i0 <= (fftLen - n1); i0 += n1)
1726:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   {
1727:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  index calculation for the input as, */
1728:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  pSrc16[i0 + 0], pSrc16[i0 + fftLen/4], pSrc16[i0 + fftLen/2], pSrc16[i0 + 3fftLen/4] */
1729:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i1 = i0 + n2;
1730:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i2 = i1 + n2;
1731:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     i3 = i2 + n2;
1732:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1733:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0, i0+fftLen/2 inputs */
1734:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read ya (real), xa(imag) input */
1735:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i0 * 2U];
1736:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i0 * 2U) + 1U];
1737:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yc (real), xc(imag) input */
1738:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = pSrc16[i2 * 2U];
1739:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = pSrc16[(i2 * 2U) + 1U];
1740:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1741:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya + yc), R1 = (xa + xc) */
1742:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = __SSAT(T0 + S0, 16U);
1743:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = __SSAT(T1 + S1, 16U);
1744:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* S0 = (ya - yc), S1 = (xa - xc) */
1745:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S0 = __SSAT(T0 - S0, 16U);
1746:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     S1 = __SSAT(T1 - S1, 16U);
1747:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1748:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  Reading i0+fftLen/4 , i0+3fftLen/4 inputs */
1749:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yb (real), xb(imag) input */
1750:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i1 * 2U];
1751:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i1 * 2U) + 1U];
1752:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
1753:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U0 = pSrc16[i3 * 2U];
1754:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U1 = pSrc16[(i3 * 2U) + 1U];
1755:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1756:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = (yb + yd), T1 = (xb + xd) */
1757:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = __SSAT(T0 + U0, 16U);
1758:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = __SSAT(T1 + U1, 16U);
1759:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1760:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 sample */
1761:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xa' = xa + xb + xc + xd */
1762:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* ya' = ya + yb + yc + yd */
1763:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i0 * 2U] = (R0 >> 1U) + (T0 >> 1U);
1764:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i0 * 2U) + 1U] = (R1 >> 1U) + (T1 >> 1U);
1765:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
ARM GAS  /tmp/ccn3Ohqt.s 			page 176


1766:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* R0 = (ya + yc) - (yb + yd), R1 = (xa + xc) - (xb + xd) */
1767:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R0 = (R0 >> 1U) - (T0 >> 1U);
1768:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     R1 = (R1 >> 1U) - (T1 >> 1U);
1769:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1770:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yb (real), xb(imag) input */
1771:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = pSrc16[i1 * 2U];
1772:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = pSrc16[(i1 * 2U) + 1U];
1773:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1774:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 + fftLen/4 sample */
1775:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xc' = (xa-xb+xc-xd) */
1776:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yc' = (ya-yb+yc-yd) */
1777:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i1 * 2U] = R0;
1778:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i1 * 2U) + 1U] = R1;
1779:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1780:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* Read yd (real), xd(imag) input */
1781:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U0 = pSrc16[i3 * 2U];
1782:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     U1 = pSrc16[(i3 * 2U) + 1U];
1783:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* T0 = (yb - yd), T1 = (xb - xd) */
1784:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T0 = __SSAT(T0 - U0, 16U);
1785:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     T1 = __SSAT(T1 - U1, 16U);
1786:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1787:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 + fftLen/2 sample */
1788:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xb' = (xa-yb-xc+yd) */
1789:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yb' = (ya+xb-yc-xd) */
1790:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i2 * 2U] = (S0 >> 1U) - (T1 >> 1U);
1791:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i2 * 2U) + 1U] = (S1 >> 1U) + (T0 >> 1U);
1792:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1793:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1794:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /*  writing the butterfly processed i0 + 3fftLen/4 sample */
1795:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* xd' = (xa+yb-xc-yd) */
1796:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     /* yd' = (ya-xb-yc+xd) */
1797:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[i3 * 2U] = (S0 >> 1U) + (T1 >> 1U);
1798:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****     pSrc16[(i3 * 2U) + 1U] = (S1 >> 1U) - (T0 >> 1U);
1799:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   }
1800:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* end of last stage  process */
1801:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1802:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 11.5(q5) format for the 1024 point */
1803:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 9.7(q7) format for the 256 point   */
1804:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 7.9(q9) format for the 64 point  */
1805:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c ****   /* output is in 5.11(q11) format for the 16 point  */
1806:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1807:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
1808:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** 
1809:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_q15.c **** }
 5280              		.loc 1 1809 1
 5281 1278 00BF     		nop
 5282 127a 00BF     		nop
 5283 127c 07F58167 		add	r7, r7, #1032
 5284              	.LCFI14:
 5285              		.cfi_def_cfa_offset 8
 5286 1280 BD46     		mov	sp, r7
 5287              	.LCFI15:
 5288              		.cfi_def_cfa_register 13
 5289              		@ sp needed
 5290 1282 90BC     		pop	{r4, r7}
 5291              	.LCFI16:
 5292              		.cfi_restore 7
ARM GAS  /tmp/ccn3Ohqt.s 			page 177


 5293              		.cfi_restore 4
 5294              		.cfi_def_cfa_offset 0
 5295 1284 7047     		bx	lr
 5296              		.cfi_endproc
 5297              	.LFE147:
 5299 1286 00BF     		.text
 5300              	.Letext0:
 5301              		.file 4 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 5302              		.file 5 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 5303              		.file 6 "/usr/include/newlib/sys/_types.h"
 5304              		.file 7 "/usr/include/newlib/sys/reent.h"
 5305              		.file 8 "/usr/include/newlib/sys/lock.h"
 5306              		.file 9 "/usr/include/newlib/math.h"
ARM GAS  /tmp/ccn3Ohqt.s 			page 178


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_cfft_radix4_q15.c
     /tmp/ccn3Ohqt.s:17     .text.arm_cfft_radix4_q15:0000000000000000 $t
     /tmp/ccn3Ohqt.s:25     .text.arm_cfft_radix4_q15:0000000000000000 arm_cfft_radix4_q15
     /tmp/ccn3Ohqt.s:2714   .text.arm_radix4_butterfly_inverse_q15:0000000000000000 arm_radix4_butterfly_inverse_q15
     /tmp/ccn3Ohqt.s:119    .text.arm_radix4_butterfly_q15:0000000000000000 arm_radix4_butterfly_q15
     /tmp/ccn3Ohqt.s:112    .text.arm_radix4_butterfly_q15:0000000000000000 $t
     /tmp/ccn3Ohqt.s:1265   .text.arm_radix4_butterfly_q15:0000000000000804 $d
     /tmp/ccn3Ohqt.s:1268   .text.arm_radix4_butterfly_q15:0000000000000808 $t
     /tmp/ccn3Ohqt.s:2173   .text.arm_radix4_butterfly_q15:0000000000000ea4 $d
     /tmp/ccn3Ohqt.s:2176   .text.arm_radix4_butterfly_q15:0000000000000ea8 $t
     /tmp/ccn3Ohqt.s:2707   .text.arm_radix4_butterfly_inverse_q15:0000000000000000 $t
     /tmp/ccn3Ohqt.s:3858   .text.arm_radix4_butterfly_inverse_q15:0000000000000804 $d
     /tmp/ccn3Ohqt.s:3861   .text.arm_radix4_butterfly_inverse_q15:0000000000000808 $t
     /tmp/ccn3Ohqt.s:4766   .text.arm_radix4_butterfly_inverse_q15:0000000000000ea4 $d
     /tmp/ccn3Ohqt.s:4769   .text.arm_radix4_butterfly_inverse_q15:0000000000000ea8 $t

UNDEFINED SYMBOLS
arm_bitreversal_q15
