

================================================================
== Vitis HLS Report for 'fft_32pt'
================================================================
* Date:           Sun Aug 31 16:41:51 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        radixfft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      150|      150|  1.500 us|  1.500 us|  150|  150|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                  |                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                     Instance                     |                Module                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082    |fft_32pt_Pipeline_VITIS_LOOP_215_1    |       18|       18|   0.180 us|   0.180 us|   18|   18|       no|
        |grp_fft_16pt_fu_1134                              |fft_16pt                              |       54|       54|   0.540 us|   0.540 us|   54|   54|       no|
        |grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158    |fft_32pt_Pipeline_VITIS_LOOP_221_2    |       10|       10|   0.100 us|   0.100 us|   10|   10|       no|
        |grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234    |fft_32pt_Pipeline_VITIS_LOOP_120_1    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        |grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246  |fft_32pt_Pipeline_VITIS_LOOP_120_173  |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        |grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258    |fft_32pt_Pipeline_VITIS_LOOP_131_2    |       10|       10|   0.100 us|   0.100 us|   10|   10|       no|
        |grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286  |fft_32pt_Pipeline_VITIS_LOOP_131_274  |       10|       10|   0.100 us|   0.100 us|   10|   10|       no|
        |grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314    |fft_32pt_Pipeline_VITIS_LOOP_231_3    |       38|       38|   0.380 us|   0.380 us|   38|   38|       no|
        +--------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1876|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       10|   48|   12163|  10090|    0|
|Memory           |        0|    -|    2304|     72|    0|
|Multiplexer      |        -|    -|       -|   2713|    -|
|Register         |        -|    -|    2583|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       10|   48|   17050|  14751|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|   21|      16|     27|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |                     Instance                     |                Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |grp_fft_16pt_fu_1134                              |fft_16pt                              |        4|  32|  7757|  6112|    0|
    |grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234    |fft_32pt_Pipeline_VITIS_LOOP_120_1    |        0|   0|     8|    76|    0|
    |grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246  |fft_32pt_Pipeline_VITIS_LOOP_120_173  |        0|   0|     8|    76|    0|
    |grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258    |fft_32pt_Pipeline_VITIS_LOOP_131_2    |        2|   0|   886|  1075|    0|
    |grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286  |fft_32pt_Pipeline_VITIS_LOOP_131_274  |        2|   0|   886|  1075|    0|
    |grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082    |fft_32pt_Pipeline_VITIS_LOOP_215_1    |        0|   0|    15|   145|    0|
    |grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158    |fft_32pt_Pipeline_VITIS_LOOP_221_2    |        0|   0|     6|   217|    0|
    |grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314    |fft_32pt_Pipeline_VITIS_LOOP_231_3    |        2|   0|  1277|   914|    0|
    |mul_18s_32s_48_2_1_U419                           |mul_18s_32s_48_2_1                    |        0|   2|   165|    50|    0|
    |mul_18s_32s_48_2_1_U420                           |mul_18s_32s_48_2_1                    |        0|   2|   165|    50|    0|
    |mul_18s_32s_48_2_1_U421                           |mul_18s_32s_48_2_1                    |        0|   2|   165|    50|    0|
    |mul_18s_32s_48_2_1_U422                           |mul_18s_32s_48_2_1                    |        0|   2|   165|    50|    0|
    |mul_18s_32s_48_2_1_U423                           |mul_18s_32s_48_2_1                    |        0|   2|   165|    50|    0|
    |mul_18s_32s_48_2_1_U424                           |mul_18s_32s_48_2_1                    |        0|   2|   165|    50|    0|
    |mul_18s_32s_48_2_1_U425                           |mul_18s_32s_48_2_1                    |        0|   2|   165|    50|    0|
    |mul_18s_32s_48_2_1_U426                           |mul_18s_32s_48_2_1                    |        0|   2|   165|    50|    0|
    +--------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |Total                                             |                                      |       10|  48| 12163| 10090|    0|
    +--------------------------------------------------+--------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |                 Module                | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |e_in_real_V_11_U   |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |e_in_real_V_12_U   |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |e_in_real_V_13_U   |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |e_in_real_V_14_U   |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |e_in_imag_V_11_U   |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |e_in_imag_V_12_U   |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |e_in_imag_V_13_U   |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |e_in_imag_V_14_U   |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |o1_in_real_V_U     |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |o1_in_real_V_4_U   |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |o1_in_imag_V_U     |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |o1_in_imag_V_4_U   |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |o2_in_real_V_U     |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |o2_in_real_V_4_U   |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |o2_in_imag_V_U     |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |o2_in_imag_V_4_U   |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |e_in_real_V_U      |fft_16pt_e_in_real_V_RAM_AUTO_1R1W     |        0|  64|   1|    0|     2|   32|     1|           64|
    |e_in_real_V_8_U    |fft_16pt_e_in_real_V_RAM_AUTO_1R1W     |        0|  64|   1|    0|     2|   32|     1|           64|
    |e_in_imag_V_U      |fft_16pt_e_in_real_V_RAM_AUTO_1R1W     |        0|  64|   1|    0|     2|   32|     1|           64|
    |e_in_imag_V_8_U    |fft_16pt_e_in_real_V_RAM_AUTO_1R1W     |        0|  64|   1|    0|     2|   32|     1|           64|
    |e_in_real_V_9_U    |fft_16pt_e_in_real_V_RAM_AUTO_1R1W     |        0|  64|   1|    0|     2|   32|     1|           64|
    |e_in_real_V_10_U   |fft_16pt_e_in_real_V_RAM_AUTO_1R1W     |        0|  64|   1|    0|     2|   32|     1|           64|
    |e_in_imag_V_9_U    |fft_16pt_e_in_real_V_RAM_AUTO_1R1W     |        0|  64|   1|    0|     2|   32|     1|           64|
    |e_in_imag_V_10_U   |fft_16pt_e_in_real_V_RAM_AUTO_1R1W     |        0|  64|   1|    0|     2|   32|     1|           64|
    |e_out_real_V_U     |fft_32pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |e_out_real_V_8_U   |fft_32pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |e_out_real_V_9_U   |fft_32pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |e_out_real_V_10_U  |fft_32pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |e_out_imag_V_U     |fft_32pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |e_out_imag_V_8_U   |fft_32pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |e_out_imag_V_9_U   |fft_32pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |e_out_imag_V_10_U  |fft_32pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |o1_out_real_V_U    |fft_32pt_o1_out_real_V_RAM_AUTO_1R1W   |        0|  64|   2|    0|     4|   32|     1|          128|
    |o1_out_real_V_1_U  |fft_32pt_o1_out_real_V_RAM_AUTO_1R1W   |        0|  64|   2|    0|     4|   32|     1|          128|
    |o1_out_imag_V_U    |fft_32pt_o1_out_real_V_RAM_AUTO_1R1W   |        0|  64|   2|    0|     4|   32|     1|          128|
    |o1_out_imag_V_1_U  |fft_32pt_o1_out_real_V_RAM_AUTO_1R1W   |        0|  64|   2|    0|     4|   32|     1|          128|
    |o2_out_real_V_U    |fft_32pt_o1_out_real_V_RAM_AUTO_1R1W   |        0|  64|   2|    0|     4|   32|     1|          128|
    |o2_out_real_V_1_U  |fft_32pt_o1_out_real_V_RAM_AUTO_1R1W   |        0|  64|   2|    0|     4|   32|     1|          128|
    |o2_out_imag_V_U    |fft_32pt_o1_out_real_V_RAM_AUTO_1R1W   |        0|  64|   2|    0|     4|   32|     1|          128|
    |o2_out_imag_V_1_U  |fft_32pt_o1_out_real_V_RAM_AUTO_1R1W   |        0|  64|   2|    0|     4|   32|     1|          128|
    +-------------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                                       |        0|2304|  72|    0|   144| 1280|    40|         4608|
    +-------------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |r_imag_V_47_fu_1451_p2           |         +|   0|  0|  39|          32|          32|
    |r_imag_V_56_fu_1553_p2           |         +|   0|  0|  39|          32|          32|
    |r_imag_V_60_fu_1595_p2           |         +|   0|  0|  39|          32|          32|
    |r_imag_V_65_fu_1374_p2           |         +|   0|  0|  39|          32|          32|
    |r_imag_V_67_fu_1390_p2           |         +|   0|  0|  39|          32|          32|
    |r_imag_V_69_fu_1465_p2           |         +|   0|  0|  39|          32|          32|
    |r_imag_V_71_fu_1493_p2           |         +|   0|  0|  39|          32|          32|
    |r_imag_V_73_fu_1518_p2           |         +|   0|  0|  39|          32|          32|
    |r_imag_V_75_fu_1534_p2           |         +|   0|  0|  39|          32|          32|
    |r_imag_V_77_fu_1609_p2           |         +|   0|  0|  39|          32|          32|
    |r_imag_V_79_fu_1637_p2           |         +|   0|  0|  39|          32|          32|
    |r_imag_V_fu_1409_p2              |         +|   0|  0|  39|          32|          32|
    |r_real_V_32_fu_1416_p2           |         +|   0|  0|  39|          32|          32|
    |r_real_V_47_fu_1546_p2           |         +|   0|  0|  39|          32|          32|
    |r_real_V_48_fu_1560_p2           |         +|   0|  0|  39|          32|          32|
    |r_real_V_55_fu_1370_p2           |         +|   0|  0|  39|          32|          32|
    |r_real_V_57_fu_1386_p2           |         +|   0|  0|  39|          32|          32|
    |r_real_V_59_fu_1458_p2           |         +|   0|  0|  39|          32|          32|
    |r_real_V_61_fu_1486_p2           |         +|   0|  0|  39|          32|          32|
    |r_real_V_63_fu_1514_p2           |         +|   0|  0|  39|          32|          32|
    |r_real_V_65_fu_1530_p2           |         +|   0|  0|  39|          32|          32|
    |r_real_V_67_fu_1602_p2           |         +|   0|  0|  39|          32|          32|
    |r_real_V_69_fu_1630_p2           |         +|   0|  0|  39|          32|          32|
    |r_real_V_fu_1402_p2              |         +|   0|  0|  39|          32|          32|
    |r_imag_V_45_fu_1423_p2           |         -|   0|  0|  39|          32|          32|
    |r_imag_V_46_fu_1437_p2           |         -|   0|  0|  39|          32|          32|
    |r_imag_V_58_fu_1567_p2           |         -|   0|  0|  39|          32|          32|
    |r_imag_V_59_fu_1581_p2           |         -|   0|  0|  39|          32|          32|
    |r_imag_V_66_fu_1382_p2           |         -|   0|  0|  39|          32|          32|
    |r_imag_V_68_fu_1398_p2           |         -|   0|  0|  39|          32|          32|
    |r_imag_V_70_fu_1479_p2           |         -|   0|  0|  39|          32|          32|
    |r_imag_V_72_fu_1507_p2           |         -|   0|  0|  39|          32|          32|
    |r_imag_V_74_fu_1526_p2           |         -|   0|  0|  39|          32|          32|
    |r_imag_V_76_fu_1542_p2           |         -|   0|  0|  39|          32|          32|
    |r_imag_V_78_fu_1623_p2           |         -|   0|  0|  39|          32|          32|
    |r_imag_V_80_fu_1651_p2           |         -|   0|  0|  39|          32|          32|
    |r_real_V_33_fu_1430_p2           |         -|   0|  0|  39|          32|          32|
    |r_real_V_34_fu_1444_p2           |         -|   0|  0|  39|          32|          32|
    |r_real_V_49_fu_1574_p2           |         -|   0|  0|  39|          32|          32|
    |r_real_V_50_fu_1588_p2           |         -|   0|  0|  39|          32|          32|
    |r_real_V_56_fu_1378_p2           |         -|   0|  0|  39|          32|          32|
    |r_real_V_58_fu_1394_p2           |         -|   0|  0|  39|          32|          32|
    |r_real_V_60_fu_1472_p2           |         -|   0|  0|  39|          32|          32|
    |r_real_V_62_fu_1500_p2           |         -|   0|  0|  39|          32|          32|
    |r_real_V_64_fu_1522_p2           |         -|   0|  0|  39|          32|          32|
    |r_real_V_66_fu_1538_p2           |         -|   0|  0|  39|          32|          32|
    |r_real_V_68_fu_1616_p2           |         -|   0|  0|  39|          32|          32|
    |r_real_V_70_fu_1644_p2           |         -|   0|  0|  39|          32|          32|
    |ap_block_state5_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state7_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|1876|        1538|        1538|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  65|         16|    1|         16|
    |e_in_imag_V_10_address0   |  14|          3|    1|          3|
    |e_in_imag_V_10_ce0        |  14|          3|    1|          3|
    |e_in_imag_V_10_we0        |   9|          2|    1|          2|
    |e_in_imag_V_11_address0   |  14|          3|    2|          6|
    |e_in_imag_V_11_ce0        |  14|          3|    1|          3|
    |e_in_imag_V_11_ce1        |   9|          2|    1|          2|
    |e_in_imag_V_11_we0        |   9|          2|    1|          2|
    |e_in_imag_V_12_address0   |  14|          3|    2|          6|
    |e_in_imag_V_12_ce0        |  14|          3|    1|          3|
    |e_in_imag_V_12_ce1        |   9|          2|    1|          2|
    |e_in_imag_V_12_we0        |   9|          2|    1|          2|
    |e_in_imag_V_13_address0   |  14|          3|    2|          6|
    |e_in_imag_V_13_ce0        |  14|          3|    1|          3|
    |e_in_imag_V_13_ce1        |   9|          2|    1|          2|
    |e_in_imag_V_13_we0        |   9|          2|    1|          2|
    |e_in_imag_V_14_address0   |  14|          3|    2|          6|
    |e_in_imag_V_14_ce0        |  14|          3|    1|          3|
    |e_in_imag_V_14_ce1        |   9|          2|    1|          2|
    |e_in_imag_V_14_we0        |   9|          2|    1|          2|
    |e_in_imag_V_8_address0    |  14|          3|    1|          3|
    |e_in_imag_V_8_ce0         |  14|          3|    1|          3|
    |e_in_imag_V_8_we0         |   9|          2|    1|          2|
    |e_in_imag_V_9_address0    |  14|          3|    1|          3|
    |e_in_imag_V_9_ce0         |  14|          3|    1|          3|
    |e_in_imag_V_9_we0         |   9|          2|    1|          2|
    |e_in_imag_V_address0      |  14|          3|    1|          3|
    |e_in_imag_V_ce0           |  14|          3|    1|          3|
    |e_in_imag_V_we0           |   9|          2|    1|          2|
    |e_in_real_V_10_address0   |  14|          3|    1|          3|
    |e_in_real_V_10_ce0        |  14|          3|    1|          3|
    |e_in_real_V_10_we0        |   9|          2|    1|          2|
    |e_in_real_V_11_address0   |  14|          3|    2|          6|
    |e_in_real_V_11_ce0        |  14|          3|    1|          3|
    |e_in_real_V_11_ce1        |   9|          2|    1|          2|
    |e_in_real_V_11_we0        |   9|          2|    1|          2|
    |e_in_real_V_12_address0   |  14|          3|    2|          6|
    |e_in_real_V_12_ce0        |  14|          3|    1|          3|
    |e_in_real_V_12_ce1        |   9|          2|    1|          2|
    |e_in_real_V_12_we0        |   9|          2|    1|          2|
    |e_in_real_V_13_address0   |  14|          3|    2|          6|
    |e_in_real_V_13_ce0        |  14|          3|    1|          3|
    |e_in_real_V_13_ce1        |   9|          2|    1|          2|
    |e_in_real_V_13_we0        |   9|          2|    1|          2|
    |e_in_real_V_14_address0   |  14|          3|    2|          6|
    |e_in_real_V_14_ce0        |  14|          3|    1|          3|
    |e_in_real_V_14_ce1        |   9|          2|    1|          2|
    |e_in_real_V_14_we0        |   9|          2|    1|          2|
    |e_in_real_V_8_address0    |  14|          3|    1|          3|
    |e_in_real_V_8_ce0         |  14|          3|    1|          3|
    |e_in_real_V_8_we0         |   9|          2|    1|          2|
    |e_in_real_V_9_address0    |  14|          3|    1|          3|
    |e_in_real_V_9_ce0         |  14|          3|    1|          3|
    |e_in_real_V_9_we0         |   9|          2|    1|          2|
    |e_in_real_V_address0      |  14|          3|    1|          3|
    |e_in_real_V_ce0           |  14|          3|    1|          3|
    |e_in_real_V_we0           |   9|          2|    1|          2|
    |e_out_imag_V_10_address0  |  14|          3|    2|          6|
    |e_out_imag_V_10_ce0       |  14|          3|    1|          3|
    |e_out_imag_V_10_we0       |   9|          2|    1|          2|
    |e_out_imag_V_8_address0   |  14|          3|    2|          6|
    |e_out_imag_V_8_ce0        |  14|          3|    1|          3|
    |e_out_imag_V_8_we0        |   9|          2|    1|          2|
    |e_out_imag_V_9_address0   |  14|          3|    2|          6|
    |e_out_imag_V_9_ce0        |  14|          3|    1|          3|
    |e_out_imag_V_9_we0        |   9|          2|    1|          2|
    |e_out_imag_V_address0     |  14|          3|    2|          6|
    |e_out_imag_V_ce0          |  14|          3|    1|          3|
    |e_out_imag_V_we0          |   9|          2|    1|          2|
    |e_out_real_V_10_address0  |  14|          3|    2|          6|
    |e_out_real_V_10_ce0       |  14|          3|    1|          3|
    |e_out_real_V_10_we0       |   9|          2|    1|          2|
    |e_out_real_V_8_address0   |  14|          3|    2|          6|
    |e_out_real_V_8_ce0        |  14|          3|    1|          3|
    |e_out_real_V_8_we0        |   9|          2|    1|          2|
    |e_out_real_V_9_address0   |  14|          3|    2|          6|
    |e_out_real_V_9_ce0        |  14|          3|    1|          3|
    |e_out_real_V_9_we0        |   9|          2|    1|          2|
    |e_out_real_V_address0     |  14|          3|    2|          6|
    |e_out_real_V_ce0          |  14|          3|    1|          3|
    |e_out_real_V_we0          |   9|          2|    1|          2|
    |grp_fu_2394_ce            |  14|          3|    1|          3|
    |grp_fu_2394_p0            |  14|          3|   18|         54|
    |grp_fu_2394_p1            |  14|          3|   32|         96|
    |grp_fu_2398_ce            |  14|          3|    1|          3|
    |grp_fu_2398_p0            |  14|          3|   18|         54|
    |grp_fu_2398_p1            |  14|          3|   32|         96|
    |grp_fu_2402_ce            |  14|          3|    1|          3|
    |grp_fu_2402_p0            |  14|          3|   18|         54|
    |grp_fu_2402_p1            |  14|          3|   32|         96|
    |grp_fu_2406_ce            |  14|          3|    1|          3|
    |grp_fu_2406_p0            |  14|          3|   18|         54|
    |grp_fu_2406_p1            |  14|          3|   32|         96|
    |grp_fu_2410_ce            |  14|          3|    1|          3|
    |grp_fu_2410_p0            |  14|          3|   18|         54|
    |grp_fu_2410_p1            |  14|          3|   32|         96|
    |grp_fu_2414_ce            |  14|          3|    1|          3|
    |grp_fu_2414_p0            |  14|          3|   18|         54|
    |grp_fu_2414_p1            |  14|          3|   32|         96|
    |grp_fu_2418_ce            |  14|          3|    1|          3|
    |grp_fu_2418_p0            |  14|          3|   18|         54|
    |grp_fu_2418_p1            |  14|          3|   32|         96|
    |grp_fu_2422_ce            |  14|          3|    1|          3|
    |grp_fu_2422_p0            |  14|          3|   18|         54|
    |grp_fu_2422_p1            |  14|          3|   32|         96|
    |grp_fu_2426_ce            |   9|          2|    1|          2|
    |grp_fu_2430_ce            |   9|          2|    1|          2|
    |grp_fu_2434_ce            |   9|          2|    1|          2|
    |grp_fu_2438_ce            |   9|          2|    1|          2|
    |grp_fu_2442_ce            |   9|          2|    1|          2|
    |grp_fu_2446_ce            |   9|          2|    1|          2|
    |grp_fu_2450_ce            |   9|          2|    1|          2|
    |grp_fu_2454_ce            |   9|          2|    1|          2|
    |in_imag_0_address0        |  14|          3|    2|          6|
    |in_imag_0_ce0             |  14|          3|    1|          3|
    |in_imag_1_address0        |  14|          3|    2|          6|
    |in_imag_1_ce0             |  14|          3|    1|          3|
    |in_imag_2_address0        |  14|          3|    2|          6|
    |in_imag_2_ce0             |  14|          3|    1|          3|
    |in_imag_3_address0        |  14|          3|    2|          6|
    |in_imag_3_ce0             |  14|          3|    1|          3|
    |in_imag_4_address0        |  14|          3|    2|          6|
    |in_imag_4_ce0             |  14|          3|    1|          3|
    |in_imag_5_address0        |  14|          3|    2|          6|
    |in_imag_5_ce0             |  14|          3|    1|          3|
    |in_imag_6_address0        |  14|          3|    2|          6|
    |in_imag_6_ce0             |  14|          3|    1|          3|
    |in_imag_7_address0        |  14|          3|    2|          6|
    |in_imag_7_ce0             |  14|          3|    1|          3|
    |in_real_0_address0        |  14|          3|    2|          6|
    |in_real_0_ce0             |  14|          3|    1|          3|
    |in_real_1_address0        |  14|          3|    2|          6|
    |in_real_1_ce0             |  14|          3|    1|          3|
    |in_real_2_address0        |  14|          3|    2|          6|
    |in_real_2_ce0             |  14|          3|    1|          3|
    |in_real_3_address0        |  14|          3|    2|          6|
    |in_real_3_ce0             |  14|          3|    1|          3|
    |in_real_4_address0        |  14|          3|    2|          6|
    |in_real_4_ce0             |  14|          3|    1|          3|
    |in_real_5_address0        |  14|          3|    2|          6|
    |in_real_5_ce0             |  14|          3|    1|          3|
    |in_real_6_address0        |  14|          3|    2|          6|
    |in_real_6_ce0             |  14|          3|    1|          3|
    |in_real_7_address0        |  14|          3|    2|          6|
    |in_real_7_ce0             |  14|          3|    1|          3|
    |o1_in_imag_V_4_address0   |  20|          4|    2|          8|
    |o1_in_imag_V_4_ce0        |  20|          4|    1|          4|
    |o1_in_imag_V_4_we0        |   9|          2|    1|          2|
    |o1_in_imag_V_address0     |  20|          4|    2|          8|
    |o1_in_imag_V_ce0          |  20|          4|    1|          4|
    |o1_in_imag_V_we0          |   9|          2|    1|          2|
    |o1_in_real_V_4_address0   |  20|          4|    2|          8|
    |o1_in_real_V_4_ce0        |  20|          4|    1|          4|
    |o1_in_real_V_4_we0        |   9|          2|    1|          2|
    |o1_in_real_V_address0     |  20|          4|    2|          8|
    |o1_in_real_V_ce0          |  20|          4|    1|          4|
    |o1_in_real_V_we0          |   9|          2|    1|          2|
    |o1_out_imag_V_1_address0  |  14|          3|    2|          6|
    |o1_out_imag_V_1_ce0       |  14|          3|    1|          3|
    |o1_out_imag_V_1_ce1       |   9|          2|    1|          2|
    |o1_out_imag_V_1_we0       |   9|          2|    1|          2|
    |o1_out_imag_V_1_we1       |   9|          2|    1|          2|
    |o1_out_imag_V_address0    |  14|          3|    2|          6|
    |o1_out_imag_V_ce0         |  14|          3|    1|          3|
    |o1_out_imag_V_ce1         |   9|          2|    1|          2|
    |o1_out_imag_V_we0         |   9|          2|    1|          2|
    |o1_out_imag_V_we1         |   9|          2|    1|          2|
    |o1_out_real_V_1_address0  |  14|          3|    2|          6|
    |o1_out_real_V_1_ce0       |  14|          3|    1|          3|
    |o1_out_real_V_1_ce1       |   9|          2|    1|          2|
    |o1_out_real_V_1_we0       |   9|          2|    1|          2|
    |o1_out_real_V_1_we1       |   9|          2|    1|          2|
    |o1_out_real_V_address0    |  14|          3|    2|          6|
    |o1_out_real_V_ce0         |  14|          3|    1|          3|
    |o1_out_real_V_ce1         |   9|          2|    1|          2|
    |o1_out_real_V_we0         |   9|          2|    1|          2|
    |o1_out_real_V_we1         |   9|          2|    1|          2|
    |o2_in_imag_V_4_address0   |  20|          4|    2|          8|
    |o2_in_imag_V_4_ce0        |  20|          4|    1|          4|
    |o2_in_imag_V_4_we0        |   9|          2|    1|          2|
    |o2_in_imag_V_address0     |  20|          4|    2|          8|
    |o2_in_imag_V_ce0          |  20|          4|    1|          4|
    |o2_in_imag_V_we0          |   9|          2|    1|          2|
    |o2_in_real_V_4_address0   |  20|          4|    2|          8|
    |o2_in_real_V_4_ce0        |  20|          4|    1|          4|
    |o2_in_real_V_4_we0        |   9|          2|    1|          2|
    |o2_in_real_V_address0     |  20|          4|    2|          8|
    |o2_in_real_V_ce0          |  20|          4|    1|          4|
    |o2_in_real_V_we0          |   9|          2|    1|          2|
    |o2_out_imag_V_1_address0  |  14|          3|    2|          6|
    |o2_out_imag_V_1_ce0       |  14|          3|    1|          3|
    |o2_out_imag_V_1_ce1       |   9|          2|    1|          2|
    |o2_out_imag_V_1_we0       |   9|          2|    1|          2|
    |o2_out_imag_V_1_we1       |   9|          2|    1|          2|
    |o2_out_imag_V_address0    |  14|          3|    2|          6|
    |o2_out_imag_V_ce0         |  14|          3|    1|          3|
    |o2_out_imag_V_ce1         |   9|          2|    1|          2|
    |o2_out_imag_V_we0         |   9|          2|    1|          2|
    |o2_out_imag_V_we1         |   9|          2|    1|          2|
    |o2_out_real_V_1_address0  |  14|          3|    2|          6|
    |o2_out_real_V_1_ce0       |  14|          3|    1|          3|
    |o2_out_real_V_1_ce1       |   9|          2|    1|          2|
    |o2_out_real_V_1_we0       |   9|          2|    1|          2|
    |o2_out_real_V_1_we1       |   9|          2|    1|          2|
    |o2_out_real_V_address0    |  14|          3|    2|          6|
    |o2_out_real_V_ce0         |  14|          3|    1|          3|
    |o2_out_real_V_ce1         |   9|          2|    1|          2|
    |o2_out_real_V_we0         |   9|          2|    1|          2|
    |o2_out_real_V_we1         |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |2713|        584|  641|       1888|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |a_imag_V_13_reg_2048                                           |  32|   0|   32|          0|
    |a_imag_V_23_reg_2232                                           |  32|   0|   32|          0|
    |a_imag_V_24_reg_2256                                           |  32|   0|   32|          0|
    |a_imag_V_reg_2024                                              |  32|   0|   32|          0|
    |a_real_V_20_reg_2042                                           |  32|   0|   32|          0|
    |a_real_V_28_reg_2226                                           |  32|   0|   32|          0|
    |a_real_V_29_reg_2250                                           |  32|   0|   32|          0|
    |a_real_V_reg_2018                                              |  32|   0|   32|          0|
    |ap_CS_fsm                                                      |  15|   0|   15|          0|
    |b_imag_V_19_reg_2060                                           |  32|   0|   32|          0|
    |b_imag_V_26_reg_2244                                           |  32|   0|   32|          0|
    |b_imag_V_27_reg_2268                                           |  32|   0|   32|          0|
    |b_imag_V_reg_2036                                              |  32|   0|   32|          0|
    |b_real_V_11_reg_2054                                           |  32|   0|   32|          0|
    |b_real_V_19_reg_2238                                           |  32|   0|   32|          0|
    |b_real_V_20_reg_2262                                           |  32|   0|   32|          0|
    |b_real_V_reg_2030                                              |  32|   0|   32|          0|
    |grp_fft_16pt_fu_1134_ap_start_reg                              |   1|   0|    1|          0|
    |grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246_ap_start_reg  |   1|   0|    1|          0|
    |grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234_ap_start_reg    |   1|   0|    1|          0|
    |grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286_ap_start_reg  |   1|   0|    1|          0|
    |grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258_ap_start_reg    |   1|   0|    1|          0|
    |grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082_ap_start_reg    |   1|   0|    1|          0|
    |grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158_ap_start_reg    |   1|   0|    1|          0|
    |grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314_ap_start_reg    |   1|   0|    1|          0|
    |in_imag_0_load_5_reg_1938                                      |  32|   0|   32|          0|
    |in_imag_0_load_reg_1858                                        |  32|   0|   32|          0|
    |in_imag_1_load_5_reg_1943                                      |  32|   0|   32|          0|
    |in_imag_1_load_reg_1863                                        |  32|   0|   32|          0|
    |in_imag_2_load_5_reg_1948                                      |  32|   0|   32|          0|
    |in_imag_2_load_reg_1868                                        |  32|   0|   32|          0|
    |in_imag_3_load_5_reg_1953                                      |  32|   0|   32|          0|
    |in_imag_3_load_reg_1873                                        |  32|   0|   32|          0|
    |in_imag_4_load_5_reg_1958                                      |  32|   0|   32|          0|
    |in_imag_4_load_reg_1878                                        |  32|   0|   32|          0|
    |in_imag_5_load_5_reg_1963                                      |  32|   0|   32|          0|
    |in_imag_5_load_reg_1883                                        |  32|   0|   32|          0|
    |in_imag_6_load_5_reg_1968                                      |  32|   0|   32|          0|
    |in_imag_6_load_reg_1888                                        |  32|   0|   32|          0|
    |in_imag_7_load_5_reg_1973                                      |  32|   0|   32|          0|
    |in_imag_7_load_reg_1893                                        |  32|   0|   32|          0|
    |in_real_0_load_5_reg_1898                                      |  32|   0|   32|          0|
    |in_real_0_load_reg_1818                                        |  32|   0|   32|          0|
    |in_real_1_load_5_reg_1903                                      |  32|   0|   32|          0|
    |in_real_1_load_reg_1823                                        |  32|   0|   32|          0|
    |in_real_2_load_5_reg_1908                                      |  32|   0|   32|          0|
    |in_real_2_load_reg_1828                                        |  32|   0|   32|          0|
    |in_real_3_load_5_reg_1913                                      |  32|   0|   32|          0|
    |in_real_3_load_reg_1833                                        |  32|   0|   32|          0|
    |in_real_4_load_5_reg_1918                                      |  32|   0|   32|          0|
    |in_real_4_load_reg_1838                                        |  32|   0|   32|          0|
    |in_real_5_load_5_reg_1923                                      |  32|   0|   32|          0|
    |in_real_5_load_reg_1843                                        |  32|   0|   32|          0|
    |in_real_6_load_5_reg_1928                                      |  32|   0|   32|          0|
    |in_real_6_load_reg_1848                                        |  32|   0|   32|          0|
    |in_real_7_load_5_reg_1933                                      |  32|   0|   32|          0|
    |in_real_7_load_reg_1853                                        |  32|   0|   32|          0|
    |r_imag_V_45_reg_2121                                           |  32|   0|   32|          0|
    |r_imag_V_46_reg_2131                                           |  32|   0|   32|          0|
    |r_imag_V_47_reg_2141                                           |  32|   0|   32|          0|
    |r_imag_V_56_reg_2319                                           |  32|   0|   32|          0|
    |r_imag_V_58_reg_2329                                           |  32|   0|   32|          0|
    |r_imag_V_59_reg_2339                                           |  32|   0|   32|          0|
    |r_imag_V_60_reg_2349                                           |  32|   0|   32|          0|
    |r_imag_V_69_reg_2151                                           |  32|   0|   32|          0|
    |r_imag_V_70_reg_2161                                           |  32|   0|   32|          0|
    |r_imag_V_71_reg_2171                                           |  32|   0|   32|          0|
    |r_imag_V_72_reg_2181                                           |  32|   0|   32|          0|
    |r_imag_V_77_reg_2359                                           |  32|   0|   32|          0|
    |r_imag_V_78_reg_2369                                           |  32|   0|   32|          0|
    |r_imag_V_79_reg_2379                                           |  32|   0|   32|          0|
    |r_imag_V_80_reg_2389                                           |  32|   0|   32|          0|
    |r_imag_V_reg_2111                                              |  32|   0|   32|          0|
    |r_real_V_32_reg_2116                                           |  32|   0|   32|          0|
    |r_real_V_33_reg_2126                                           |  32|   0|   32|          0|
    |r_real_V_34_reg_2136                                           |  32|   0|   32|          0|
    |r_real_V_47_reg_2314                                           |  32|   0|   32|          0|
    |r_real_V_48_reg_2324                                           |  32|   0|   32|          0|
    |r_real_V_49_reg_2334                                           |  32|   0|   32|          0|
    |r_real_V_50_reg_2344                                           |  32|   0|   32|          0|
    |r_real_V_59_reg_2146                                           |  32|   0|   32|          0|
    |r_real_V_60_reg_2156                                           |  32|   0|   32|          0|
    |r_real_V_61_reg_2166                                           |  32|   0|   32|          0|
    |r_real_V_62_reg_2176                                           |  32|   0|   32|          0|
    |r_real_V_67_reg_2354                                           |  32|   0|   32|          0|
    |r_real_V_68_reg_2364                                           |  32|   0|   32|          0|
    |r_real_V_69_reg_2374                                           |  32|   0|   32|          0|
    |r_real_V_70_reg_2384                                           |  32|   0|   32|          0|
    |r_real_V_reg_2106                                              |  32|   0|   32|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          |2583|   0| 2583|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|      fft_32pt|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|      fft_32pt|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|      fft_32pt|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|      fft_32pt|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|      fft_32pt|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|      fft_32pt|  return value|
|grp_fu_616_p_din0    |  out|   32|  ap_ctrl_hs|      fft_32pt|  return value|
|grp_fu_616_p_din1    |  out|   18|  ap_ctrl_hs|      fft_32pt|  return value|
|grp_fu_616_p_dout0   |   in|   48|  ap_ctrl_hs|      fft_32pt|  return value|
|grp_fu_616_p_ce      |  out|    1|  ap_ctrl_hs|      fft_32pt|  return value|
|grp_fu_620_p_din0    |  out|   32|  ap_ctrl_hs|      fft_32pt|  return value|
|grp_fu_620_p_din1    |  out|   18|  ap_ctrl_hs|      fft_32pt|  return value|
|grp_fu_620_p_dout0   |   in|   48|  ap_ctrl_hs|      fft_32pt|  return value|
|grp_fu_620_p_ce      |  out|    1|  ap_ctrl_hs|      fft_32pt|  return value|
|grp_fu_624_p_din0    |  out|   32|  ap_ctrl_hs|      fft_32pt|  return value|
|grp_fu_624_p_din1    |  out|   18|  ap_ctrl_hs|      fft_32pt|  return value|
|grp_fu_624_p_dout0   |   in|   48|  ap_ctrl_hs|      fft_32pt|  return value|
|grp_fu_624_p_ce      |  out|    1|  ap_ctrl_hs|      fft_32pt|  return value|
|grp_fu_628_p_din0    |  out|   32|  ap_ctrl_hs|      fft_32pt|  return value|
|grp_fu_628_p_din1    |  out|   18|  ap_ctrl_hs|      fft_32pt|  return value|
|grp_fu_628_p_dout0   |   in|   48|  ap_ctrl_hs|      fft_32pt|  return value|
|grp_fu_628_p_ce      |  out|    1|  ap_ctrl_hs|      fft_32pt|  return value|
|grp_fu_632_p_din0    |  out|   32|  ap_ctrl_hs|      fft_32pt|  return value|
|grp_fu_632_p_din1    |  out|   18|  ap_ctrl_hs|      fft_32pt|  return value|
|grp_fu_632_p_dout0   |   in|   48|  ap_ctrl_hs|      fft_32pt|  return value|
|grp_fu_632_p_ce      |  out|    1|  ap_ctrl_hs|      fft_32pt|  return value|
|grp_fu_636_p_din0    |  out|   32|  ap_ctrl_hs|      fft_32pt|  return value|
|grp_fu_636_p_din1    |  out|   18|  ap_ctrl_hs|      fft_32pt|  return value|
|grp_fu_636_p_dout0   |   in|   48|  ap_ctrl_hs|      fft_32pt|  return value|
|grp_fu_636_p_ce      |  out|    1|  ap_ctrl_hs|      fft_32pt|  return value|
|grp_fu_640_p_din0    |  out|   32|  ap_ctrl_hs|      fft_32pt|  return value|
|grp_fu_640_p_din1    |  out|   18|  ap_ctrl_hs|      fft_32pt|  return value|
|grp_fu_640_p_dout0   |   in|   48|  ap_ctrl_hs|      fft_32pt|  return value|
|grp_fu_640_p_ce      |  out|    1|  ap_ctrl_hs|      fft_32pt|  return value|
|grp_fu_644_p_din0    |  out|   32|  ap_ctrl_hs|      fft_32pt|  return value|
|grp_fu_644_p_din1    |  out|   18|  ap_ctrl_hs|      fft_32pt|  return value|
|grp_fu_644_p_dout0   |   in|   48|  ap_ctrl_hs|      fft_32pt|  return value|
|grp_fu_644_p_ce      |  out|    1|  ap_ctrl_hs|      fft_32pt|  return value|
|in_real_0_address0   |  out|    2|   ap_memory|     in_real_0|         array|
|in_real_0_ce0        |  out|    1|   ap_memory|     in_real_0|         array|
|in_real_0_q0         |   in|   32|   ap_memory|     in_real_0|         array|
|in_real_0_address1   |  out|    2|   ap_memory|     in_real_0|         array|
|in_real_0_ce1        |  out|    1|   ap_memory|     in_real_0|         array|
|in_real_0_q1         |   in|   32|   ap_memory|     in_real_0|         array|
|in_real_1_address0   |  out|    2|   ap_memory|     in_real_1|         array|
|in_real_1_ce0        |  out|    1|   ap_memory|     in_real_1|         array|
|in_real_1_q0         |   in|   32|   ap_memory|     in_real_1|         array|
|in_real_1_address1   |  out|    2|   ap_memory|     in_real_1|         array|
|in_real_1_ce1        |  out|    1|   ap_memory|     in_real_1|         array|
|in_real_1_q1         |   in|   32|   ap_memory|     in_real_1|         array|
|in_real_2_address0   |  out|    2|   ap_memory|     in_real_2|         array|
|in_real_2_ce0        |  out|    1|   ap_memory|     in_real_2|         array|
|in_real_2_q0         |   in|   32|   ap_memory|     in_real_2|         array|
|in_real_2_address1   |  out|    2|   ap_memory|     in_real_2|         array|
|in_real_2_ce1        |  out|    1|   ap_memory|     in_real_2|         array|
|in_real_2_q1         |   in|   32|   ap_memory|     in_real_2|         array|
|in_real_3_address0   |  out|    2|   ap_memory|     in_real_3|         array|
|in_real_3_ce0        |  out|    1|   ap_memory|     in_real_3|         array|
|in_real_3_q0         |   in|   32|   ap_memory|     in_real_3|         array|
|in_real_3_address1   |  out|    2|   ap_memory|     in_real_3|         array|
|in_real_3_ce1        |  out|    1|   ap_memory|     in_real_3|         array|
|in_real_3_q1         |   in|   32|   ap_memory|     in_real_3|         array|
|in_real_4_address0   |  out|    2|   ap_memory|     in_real_4|         array|
|in_real_4_ce0        |  out|    1|   ap_memory|     in_real_4|         array|
|in_real_4_q0         |   in|   32|   ap_memory|     in_real_4|         array|
|in_real_4_address1   |  out|    2|   ap_memory|     in_real_4|         array|
|in_real_4_ce1        |  out|    1|   ap_memory|     in_real_4|         array|
|in_real_4_q1         |   in|   32|   ap_memory|     in_real_4|         array|
|in_real_5_address0   |  out|    2|   ap_memory|     in_real_5|         array|
|in_real_5_ce0        |  out|    1|   ap_memory|     in_real_5|         array|
|in_real_5_q0         |   in|   32|   ap_memory|     in_real_5|         array|
|in_real_5_address1   |  out|    2|   ap_memory|     in_real_5|         array|
|in_real_5_ce1        |  out|    1|   ap_memory|     in_real_5|         array|
|in_real_5_q1         |   in|   32|   ap_memory|     in_real_5|         array|
|in_real_6_address0   |  out|    2|   ap_memory|     in_real_6|         array|
|in_real_6_ce0        |  out|    1|   ap_memory|     in_real_6|         array|
|in_real_6_q0         |   in|   32|   ap_memory|     in_real_6|         array|
|in_real_6_address1   |  out|    2|   ap_memory|     in_real_6|         array|
|in_real_6_ce1        |  out|    1|   ap_memory|     in_real_6|         array|
|in_real_6_q1         |   in|   32|   ap_memory|     in_real_6|         array|
|in_real_7_address0   |  out|    2|   ap_memory|     in_real_7|         array|
|in_real_7_ce0        |  out|    1|   ap_memory|     in_real_7|         array|
|in_real_7_q0         |   in|   32|   ap_memory|     in_real_7|         array|
|in_real_7_address1   |  out|    2|   ap_memory|     in_real_7|         array|
|in_real_7_ce1        |  out|    1|   ap_memory|     in_real_7|         array|
|in_real_7_q1         |   in|   32|   ap_memory|     in_real_7|         array|
|in_imag_0_address0   |  out|    2|   ap_memory|     in_imag_0|         array|
|in_imag_0_ce0        |  out|    1|   ap_memory|     in_imag_0|         array|
|in_imag_0_q0         |   in|   32|   ap_memory|     in_imag_0|         array|
|in_imag_0_address1   |  out|    2|   ap_memory|     in_imag_0|         array|
|in_imag_0_ce1        |  out|    1|   ap_memory|     in_imag_0|         array|
|in_imag_0_q1         |   in|   32|   ap_memory|     in_imag_0|         array|
|in_imag_1_address0   |  out|    2|   ap_memory|     in_imag_1|         array|
|in_imag_1_ce0        |  out|    1|   ap_memory|     in_imag_1|         array|
|in_imag_1_q0         |   in|   32|   ap_memory|     in_imag_1|         array|
|in_imag_1_address1   |  out|    2|   ap_memory|     in_imag_1|         array|
|in_imag_1_ce1        |  out|    1|   ap_memory|     in_imag_1|         array|
|in_imag_1_q1         |   in|   32|   ap_memory|     in_imag_1|         array|
|in_imag_2_address0   |  out|    2|   ap_memory|     in_imag_2|         array|
|in_imag_2_ce0        |  out|    1|   ap_memory|     in_imag_2|         array|
|in_imag_2_q0         |   in|   32|   ap_memory|     in_imag_2|         array|
|in_imag_2_address1   |  out|    2|   ap_memory|     in_imag_2|         array|
|in_imag_2_ce1        |  out|    1|   ap_memory|     in_imag_2|         array|
|in_imag_2_q1         |   in|   32|   ap_memory|     in_imag_2|         array|
|in_imag_3_address0   |  out|    2|   ap_memory|     in_imag_3|         array|
|in_imag_3_ce0        |  out|    1|   ap_memory|     in_imag_3|         array|
|in_imag_3_q0         |   in|   32|   ap_memory|     in_imag_3|         array|
|in_imag_3_address1   |  out|    2|   ap_memory|     in_imag_3|         array|
|in_imag_3_ce1        |  out|    1|   ap_memory|     in_imag_3|         array|
|in_imag_3_q1         |   in|   32|   ap_memory|     in_imag_3|         array|
|in_imag_4_address0   |  out|    2|   ap_memory|     in_imag_4|         array|
|in_imag_4_ce0        |  out|    1|   ap_memory|     in_imag_4|         array|
|in_imag_4_q0         |   in|   32|   ap_memory|     in_imag_4|         array|
|in_imag_4_address1   |  out|    2|   ap_memory|     in_imag_4|         array|
|in_imag_4_ce1        |  out|    1|   ap_memory|     in_imag_4|         array|
|in_imag_4_q1         |   in|   32|   ap_memory|     in_imag_4|         array|
|in_imag_5_address0   |  out|    2|   ap_memory|     in_imag_5|         array|
|in_imag_5_ce0        |  out|    1|   ap_memory|     in_imag_5|         array|
|in_imag_5_q0         |   in|   32|   ap_memory|     in_imag_5|         array|
|in_imag_5_address1   |  out|    2|   ap_memory|     in_imag_5|         array|
|in_imag_5_ce1        |  out|    1|   ap_memory|     in_imag_5|         array|
|in_imag_5_q1         |   in|   32|   ap_memory|     in_imag_5|         array|
|in_imag_6_address0   |  out|    2|   ap_memory|     in_imag_6|         array|
|in_imag_6_ce0        |  out|    1|   ap_memory|     in_imag_6|         array|
|in_imag_6_q0         |   in|   32|   ap_memory|     in_imag_6|         array|
|in_imag_6_address1   |  out|    2|   ap_memory|     in_imag_6|         array|
|in_imag_6_ce1        |  out|    1|   ap_memory|     in_imag_6|         array|
|in_imag_6_q1         |   in|   32|   ap_memory|     in_imag_6|         array|
|in_imag_7_address0   |  out|    2|   ap_memory|     in_imag_7|         array|
|in_imag_7_ce0        |  out|    1|   ap_memory|     in_imag_7|         array|
|in_imag_7_q0         |   in|   32|   ap_memory|     in_imag_7|         array|
|in_imag_7_address1   |  out|    2|   ap_memory|     in_imag_7|         array|
|in_imag_7_ce1        |  out|    1|   ap_memory|     in_imag_7|         array|
|in_imag_7_q1         |   in|   32|   ap_memory|     in_imag_7|         array|
|out_real_0_address0  |  out|    2|   ap_memory|    out_real_0|         array|
|out_real_0_ce0       |  out|    1|   ap_memory|    out_real_0|         array|
|out_real_0_we0       |  out|    1|   ap_memory|    out_real_0|         array|
|out_real_0_d0        |  out|   32|   ap_memory|    out_real_0|         array|
|out_real_1_address0  |  out|    2|   ap_memory|    out_real_1|         array|
|out_real_1_ce0       |  out|    1|   ap_memory|    out_real_1|         array|
|out_real_1_we0       |  out|    1|   ap_memory|    out_real_1|         array|
|out_real_1_d0        |  out|   32|   ap_memory|    out_real_1|         array|
|out_real_2_address0  |  out|    2|   ap_memory|    out_real_2|         array|
|out_real_2_ce0       |  out|    1|   ap_memory|    out_real_2|         array|
|out_real_2_we0       |  out|    1|   ap_memory|    out_real_2|         array|
|out_real_2_d0        |  out|   32|   ap_memory|    out_real_2|         array|
|out_real_3_address0  |  out|    2|   ap_memory|    out_real_3|         array|
|out_real_3_ce0       |  out|    1|   ap_memory|    out_real_3|         array|
|out_real_3_we0       |  out|    1|   ap_memory|    out_real_3|         array|
|out_real_3_d0        |  out|   32|   ap_memory|    out_real_3|         array|
|out_real_4_address0  |  out|    2|   ap_memory|    out_real_4|         array|
|out_real_4_ce0       |  out|    1|   ap_memory|    out_real_4|         array|
|out_real_4_we0       |  out|    1|   ap_memory|    out_real_4|         array|
|out_real_4_d0        |  out|   32|   ap_memory|    out_real_4|         array|
|out_real_5_address0  |  out|    2|   ap_memory|    out_real_5|         array|
|out_real_5_ce0       |  out|    1|   ap_memory|    out_real_5|         array|
|out_real_5_we0       |  out|    1|   ap_memory|    out_real_5|         array|
|out_real_5_d0        |  out|   32|   ap_memory|    out_real_5|         array|
|out_real_6_address0  |  out|    2|   ap_memory|    out_real_6|         array|
|out_real_6_ce0       |  out|    1|   ap_memory|    out_real_6|         array|
|out_real_6_we0       |  out|    1|   ap_memory|    out_real_6|         array|
|out_real_6_d0        |  out|   32|   ap_memory|    out_real_6|         array|
|out_real_7_address0  |  out|    2|   ap_memory|    out_real_7|         array|
|out_real_7_ce0       |  out|    1|   ap_memory|    out_real_7|         array|
|out_real_7_we0       |  out|    1|   ap_memory|    out_real_7|         array|
|out_real_7_d0        |  out|   32|   ap_memory|    out_real_7|         array|
|out_imag_0_address0  |  out|    2|   ap_memory|    out_imag_0|         array|
|out_imag_0_ce0       |  out|    1|   ap_memory|    out_imag_0|         array|
|out_imag_0_we0       |  out|    1|   ap_memory|    out_imag_0|         array|
|out_imag_0_d0        |  out|   32|   ap_memory|    out_imag_0|         array|
|out_imag_1_address0  |  out|    2|   ap_memory|    out_imag_1|         array|
|out_imag_1_ce0       |  out|    1|   ap_memory|    out_imag_1|         array|
|out_imag_1_we0       |  out|    1|   ap_memory|    out_imag_1|         array|
|out_imag_1_d0        |  out|   32|   ap_memory|    out_imag_1|         array|
|out_imag_2_address0  |  out|    2|   ap_memory|    out_imag_2|         array|
|out_imag_2_ce0       |  out|    1|   ap_memory|    out_imag_2|         array|
|out_imag_2_we0       |  out|    1|   ap_memory|    out_imag_2|         array|
|out_imag_2_d0        |  out|   32|   ap_memory|    out_imag_2|         array|
|out_imag_3_address0  |  out|    2|   ap_memory|    out_imag_3|         array|
|out_imag_3_ce0       |  out|    1|   ap_memory|    out_imag_3|         array|
|out_imag_3_we0       |  out|    1|   ap_memory|    out_imag_3|         array|
|out_imag_3_d0        |  out|   32|   ap_memory|    out_imag_3|         array|
|out_imag_4_address0  |  out|    2|   ap_memory|    out_imag_4|         array|
|out_imag_4_ce0       |  out|    1|   ap_memory|    out_imag_4|         array|
|out_imag_4_we0       |  out|    1|   ap_memory|    out_imag_4|         array|
|out_imag_4_d0        |  out|   32|   ap_memory|    out_imag_4|         array|
|out_imag_5_address0  |  out|    2|   ap_memory|    out_imag_5|         array|
|out_imag_5_ce0       |  out|    1|   ap_memory|    out_imag_5|         array|
|out_imag_5_we0       |  out|    1|   ap_memory|    out_imag_5|         array|
|out_imag_5_d0        |  out|   32|   ap_memory|    out_imag_5|         array|
|out_imag_6_address0  |  out|    2|   ap_memory|    out_imag_6|         array|
|out_imag_6_ce0       |  out|    1|   ap_memory|    out_imag_6|         array|
|out_imag_6_we0       |  out|    1|   ap_memory|    out_imag_6|         array|
|out_imag_6_d0        |  out|   32|   ap_memory|    out_imag_6|         array|
|out_imag_7_address0  |  out|    2|   ap_memory|    out_imag_7|         array|
|out_imag_7_ce0       |  out|    1|   ap_memory|    out_imag_7|         array|
|out_imag_7_we0       |  out|    1|   ap_memory|    out_imag_7|         array|
|out_imag_7_d0        |  out|   32|   ap_memory|    out_imag_7|         array|
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 16 [1/1] (2.32ns)   --->   "%e_in_real_V = alloca i64 1" [radixfft/core.cpp:115]   --->   Operation 16 'alloca' 'e_in_real_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 17 [1/1] (2.32ns)   --->   "%e_in_real_V_8 = alloca i64 1" [radixfft/core.cpp:115]   --->   Operation 17 'alloca' 'e_in_real_V_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 18 [1/1] (2.32ns)   --->   "%e_in_imag_V = alloca i64 1" [radixfft/core.cpp:115]   --->   Operation 18 'alloca' 'e_in_imag_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 19 [1/1] (2.32ns)   --->   "%e_in_imag_V_8 = alloca i64 1" [radixfft/core.cpp:115]   --->   Operation 19 'alloca' 'e_in_imag_V_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 20 [1/1] (2.32ns)   --->   "%e_in_real_V_9 = alloca i64 1" [radixfft/core.cpp:115]   --->   Operation 20 'alloca' 'e_in_real_V_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%e_in_real_V_10 = alloca i64 1" [radixfft/core.cpp:115]   --->   Operation 21 'alloca' 'e_in_real_V_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 22 [1/1] (2.32ns)   --->   "%e_in_imag_V_9 = alloca i64 1" [radixfft/core.cpp:115]   --->   Operation 22 'alloca' 'e_in_imag_V_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 23 [1/1] (2.32ns)   --->   "%e_in_imag_V_10 = alloca i64 1" [radixfft/core.cpp:115]   --->   Operation 23 'alloca' 'e_in_imag_V_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 24 [1/1] (2.32ns)   --->   "%e_in_real_V_11 = alloca i64 1" [radixfft/core.cpp:203]   --->   Operation 24 'alloca' 'e_in_real_V_11' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 25 [1/1] (2.32ns)   --->   "%e_in_real_V_12 = alloca i64 1" [radixfft/core.cpp:203]   --->   Operation 25 'alloca' 'e_in_real_V_12' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 26 [1/1] (2.32ns)   --->   "%e_in_real_V_13 = alloca i64 1" [radixfft/core.cpp:203]   --->   Operation 26 'alloca' 'e_in_real_V_13' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 27 [1/1] (2.32ns)   --->   "%e_in_real_V_14 = alloca i64 1" [radixfft/core.cpp:203]   --->   Operation 27 'alloca' 'e_in_real_V_14' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 28 [1/1] (2.32ns)   --->   "%e_in_imag_V_11 = alloca i64 1" [radixfft/core.cpp:203]   --->   Operation 28 'alloca' 'e_in_imag_V_11' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 29 [1/1] (2.32ns)   --->   "%e_in_imag_V_12 = alloca i64 1" [radixfft/core.cpp:203]   --->   Operation 29 'alloca' 'e_in_imag_V_12' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 30 [1/1] (2.32ns)   --->   "%e_in_imag_V_13 = alloca i64 1" [radixfft/core.cpp:203]   --->   Operation 30 'alloca' 'e_in_imag_V_13' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 31 [1/1] (2.32ns)   --->   "%e_in_imag_V_14 = alloca i64 1" [radixfft/core.cpp:203]   --->   Operation 31 'alloca' 'e_in_imag_V_14' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 32 [1/1] (2.32ns)   --->   "%e_out_real_V = alloca i64 1"   --->   Operation 32 'alloca' 'e_out_real_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 33 [1/1] (2.32ns)   --->   "%e_out_real_V_8 = alloca i64 1"   --->   Operation 33 'alloca' 'e_out_real_V_8' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 34 [1/1] (2.32ns)   --->   "%e_out_real_V_9 = alloca i64 1"   --->   Operation 34 'alloca' 'e_out_real_V_9' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 35 [1/1] (2.32ns)   --->   "%e_out_real_V_10 = alloca i64 1"   --->   Operation 35 'alloca' 'e_out_real_V_10' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 36 [1/1] (2.32ns)   --->   "%e_out_imag_V = alloca i64 1"   --->   Operation 36 'alloca' 'e_out_imag_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 37 [1/1] (2.32ns)   --->   "%e_out_imag_V_8 = alloca i64 1"   --->   Operation 37 'alloca' 'e_out_imag_V_8' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 38 [1/1] (2.32ns)   --->   "%e_out_imag_V_9 = alloca i64 1"   --->   Operation 38 'alloca' 'e_out_imag_V_9' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 39 [1/1] (2.32ns)   --->   "%e_out_imag_V_10 = alloca i64 1"   --->   Operation 39 'alloca' 'e_out_imag_V_10' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 40 [1/1] (2.32ns)   --->   "%o1_in_real_V = alloca i64 1" [radixfft/core.cpp:204]   --->   Operation 40 'alloca' 'o1_in_real_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 41 [1/1] (2.32ns)   --->   "%o1_in_real_V_4 = alloca i64 1" [radixfft/core.cpp:204]   --->   Operation 41 'alloca' 'o1_in_real_V_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 42 [1/1] (2.32ns)   --->   "%o1_in_imag_V = alloca i64 1" [radixfft/core.cpp:204]   --->   Operation 42 'alloca' 'o1_in_imag_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 43 [1/1] (2.32ns)   --->   "%o1_in_imag_V_4 = alloca i64 1" [radixfft/core.cpp:204]   --->   Operation 43 'alloca' 'o1_in_imag_V_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 44 [1/1] (2.32ns)   --->   "%o1_out_real_V = alloca i64 1" [radixfft/core.cpp:204]   --->   Operation 44 'alloca' 'o1_out_real_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 45 [1/1] (2.32ns)   --->   "%o1_out_real_V_1 = alloca i64 1" [radixfft/core.cpp:204]   --->   Operation 45 'alloca' 'o1_out_real_V_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 46 [1/1] (2.32ns)   --->   "%o1_out_imag_V = alloca i64 1" [radixfft/core.cpp:204]   --->   Operation 46 'alloca' 'o1_out_imag_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 47 [1/1] (2.32ns)   --->   "%o1_out_imag_V_1 = alloca i64 1" [radixfft/core.cpp:204]   --->   Operation 47 'alloca' 'o1_out_imag_V_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 48 [1/1] (2.32ns)   --->   "%o2_in_real_V = alloca i64 1" [radixfft/core.cpp:205]   --->   Operation 48 'alloca' 'o2_in_real_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 49 [1/1] (2.32ns)   --->   "%o2_in_real_V_4 = alloca i64 1" [radixfft/core.cpp:205]   --->   Operation 49 'alloca' 'o2_in_real_V_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 50 [1/1] (2.32ns)   --->   "%o2_in_imag_V = alloca i64 1" [radixfft/core.cpp:205]   --->   Operation 50 'alloca' 'o2_in_imag_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 51 [1/1] (2.32ns)   --->   "%o2_in_imag_V_4 = alloca i64 1" [radixfft/core.cpp:205]   --->   Operation 51 'alloca' 'o2_in_imag_V_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 52 [1/1] (2.32ns)   --->   "%o2_out_real_V = alloca i64 1" [radixfft/core.cpp:205]   --->   Operation 52 'alloca' 'o2_out_real_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 53 [1/1] (2.32ns)   --->   "%o2_out_real_V_1 = alloca i64 1" [radixfft/core.cpp:205]   --->   Operation 53 'alloca' 'o2_out_real_V_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 54 [1/1] (2.32ns)   --->   "%o2_out_imag_V = alloca i64 1" [radixfft/core.cpp:205]   --->   Operation 54 'alloca' 'o2_out_imag_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 55 [1/1] (2.32ns)   --->   "%o2_out_imag_V_1 = alloca i64 1" [radixfft/core.cpp:205]   --->   Operation 55 'alloca' 'o2_out_imag_V_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 56 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_32pt_Pipeline_VITIS_LOOP_215_1, i32 %e_in_imag_V_14, i32 %e_in_imag_V_13, i32 %e_in_imag_V_12, i32 %e_in_imag_V_11, i32 %e_in_real_V_14, i32 %e_in_real_V_13, i32 %e_in_real_V_12, i32 %e_in_real_V_11, i32 %in_real_0, i32 %in_real_1, i32 %in_real_2, i32 %in_real_3, i32 %in_real_4, i32 %in_real_5, i32 %in_real_6, i32 %in_real_7, i32 %in_imag_0, i32 %in_imag_1, i32 %in_imag_2, i32 %in_imag_3, i32 %in_imag_4, i32 %in_imag_5, i32 %in_imag_6, i32 %in_imag_7"   --->   Operation 56 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_32pt_Pipeline_VITIS_LOOP_215_1, i32 %e_in_imag_V_14, i32 %e_in_imag_V_13, i32 %e_in_imag_V_12, i32 %e_in_imag_V_11, i32 %e_in_real_V_14, i32 %e_in_real_V_13, i32 %e_in_real_V_12, i32 %e_in_real_V_11, i32 %in_real_0, i32 %in_real_1, i32 %in_real_2, i32 %in_real_3, i32 %in_real_4, i32 %in_real_5, i32 %in_real_6, i32 %in_real_7, i32 %in_imag_0, i32 %in_imag_1, i32 %in_imag_2, i32 %in_imag_3, i32 %in_imag_4, i32 %in_imag_5, i32 %in_imag_6, i32 %in_imag_7"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%in_real_0_addr = getelementptr i32 %in_real_0, i64 0, i64 1"   --->   Operation 58 'getelementptr' 'in_real_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%in_real_1_addr = getelementptr i32 %in_real_1, i64 0, i64 1"   --->   Operation 59 'getelementptr' 'in_real_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%in_real_2_addr = getelementptr i32 %in_real_2, i64 0, i64 1"   --->   Operation 60 'getelementptr' 'in_real_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%in_real_3_addr = getelementptr i32 %in_real_3, i64 0, i64 1"   --->   Operation 61 'getelementptr' 'in_real_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%in_real_4_addr = getelementptr i32 %in_real_4, i64 0, i64 1"   --->   Operation 62 'getelementptr' 'in_real_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%in_real_5_addr = getelementptr i32 %in_real_5, i64 0, i64 1"   --->   Operation 63 'getelementptr' 'in_real_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%in_real_6_addr = getelementptr i32 %in_real_6, i64 0, i64 1"   --->   Operation 64 'getelementptr' 'in_real_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%in_real_7_addr = getelementptr i32 %in_real_7, i64 0, i64 1"   --->   Operation 65 'getelementptr' 'in_real_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%in_imag_0_addr = getelementptr i32 %in_imag_0, i64 0, i64 1"   --->   Operation 66 'getelementptr' 'in_imag_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%in_imag_1_addr = getelementptr i32 %in_imag_1, i64 0, i64 1"   --->   Operation 67 'getelementptr' 'in_imag_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%in_imag_2_addr = getelementptr i32 %in_imag_2, i64 0, i64 1"   --->   Operation 68 'getelementptr' 'in_imag_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%in_imag_3_addr = getelementptr i32 %in_imag_3, i64 0, i64 1"   --->   Operation 69 'getelementptr' 'in_imag_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%in_imag_4_addr = getelementptr i32 %in_imag_4, i64 0, i64 1"   --->   Operation 70 'getelementptr' 'in_imag_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%in_imag_5_addr = getelementptr i32 %in_imag_5, i64 0, i64 1"   --->   Operation 71 'getelementptr' 'in_imag_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%in_imag_6_addr = getelementptr i32 %in_imag_6, i64 0, i64 1"   --->   Operation 72 'getelementptr' 'in_imag_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%in_imag_7_addr = getelementptr i32 %in_imag_7, i64 0, i64 1"   --->   Operation 73 'getelementptr' 'in_imag_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [2/2] (2.32ns)   --->   "%in_real_0_load = load i2 %in_real_0_addr"   --->   Operation 74 'load' 'in_real_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 75 [2/2] (2.32ns)   --->   "%in_real_1_load = load i2 %in_real_1_addr"   --->   Operation 75 'load' 'in_real_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 76 [2/2] (2.32ns)   --->   "%in_real_2_load = load i2 %in_real_2_addr"   --->   Operation 76 'load' 'in_real_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 77 [2/2] (2.32ns)   --->   "%in_real_3_load = load i2 %in_real_3_addr"   --->   Operation 77 'load' 'in_real_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 78 [2/2] (2.32ns)   --->   "%in_real_4_load = load i2 %in_real_4_addr"   --->   Operation 78 'load' 'in_real_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 79 [2/2] (2.32ns)   --->   "%in_real_5_load = load i2 %in_real_5_addr"   --->   Operation 79 'load' 'in_real_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 80 [2/2] (2.32ns)   --->   "%in_real_6_load = load i2 %in_real_6_addr"   --->   Operation 80 'load' 'in_real_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 81 [2/2] (2.32ns)   --->   "%in_real_7_load = load i2 %in_real_7_addr"   --->   Operation 81 'load' 'in_real_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 82 [2/2] (2.32ns)   --->   "%in_imag_0_load = load i2 %in_imag_0_addr"   --->   Operation 82 'load' 'in_imag_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 83 [2/2] (2.32ns)   --->   "%in_imag_1_load = load i2 %in_imag_1_addr"   --->   Operation 83 'load' 'in_imag_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 84 [2/2] (2.32ns)   --->   "%in_imag_2_load = load i2 %in_imag_2_addr"   --->   Operation 84 'load' 'in_imag_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 85 [2/2] (2.32ns)   --->   "%in_imag_3_load = load i2 %in_imag_3_addr"   --->   Operation 85 'load' 'in_imag_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 86 [2/2] (2.32ns)   --->   "%in_imag_4_load = load i2 %in_imag_4_addr"   --->   Operation 86 'load' 'in_imag_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 87 [2/2] (2.32ns)   --->   "%in_imag_5_load = load i2 %in_imag_5_addr"   --->   Operation 87 'load' 'in_imag_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 88 [2/2] (2.32ns)   --->   "%in_imag_6_load = load i2 %in_imag_6_addr"   --->   Operation 88 'load' 'in_imag_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 89 [2/2] (2.32ns)   --->   "%in_imag_7_load = load i2 %in_imag_7_addr"   --->   Operation 89 'load' 'in_imag_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%in_real_0_addr_2 = getelementptr i32 %in_real_0, i64 0, i64 3"   --->   Operation 90 'getelementptr' 'in_real_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%in_real_1_addr_2 = getelementptr i32 %in_real_1, i64 0, i64 3"   --->   Operation 91 'getelementptr' 'in_real_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%in_real_2_addr_2 = getelementptr i32 %in_real_2, i64 0, i64 3"   --->   Operation 92 'getelementptr' 'in_real_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%in_real_3_addr_2 = getelementptr i32 %in_real_3, i64 0, i64 3"   --->   Operation 93 'getelementptr' 'in_real_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%in_real_4_addr_2 = getelementptr i32 %in_real_4, i64 0, i64 3"   --->   Operation 94 'getelementptr' 'in_real_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%in_real_5_addr_2 = getelementptr i32 %in_real_5, i64 0, i64 3"   --->   Operation 95 'getelementptr' 'in_real_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%in_real_6_addr_2 = getelementptr i32 %in_real_6, i64 0, i64 3"   --->   Operation 96 'getelementptr' 'in_real_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%in_real_7_addr_2 = getelementptr i32 %in_real_7, i64 0, i64 3"   --->   Operation 97 'getelementptr' 'in_real_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%in_imag_0_addr_2 = getelementptr i32 %in_imag_0, i64 0, i64 3"   --->   Operation 98 'getelementptr' 'in_imag_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%in_imag_1_addr_2 = getelementptr i32 %in_imag_1, i64 0, i64 3"   --->   Operation 99 'getelementptr' 'in_imag_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%in_imag_2_addr_2 = getelementptr i32 %in_imag_2, i64 0, i64 3"   --->   Operation 100 'getelementptr' 'in_imag_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%in_imag_3_addr_2 = getelementptr i32 %in_imag_3, i64 0, i64 3"   --->   Operation 101 'getelementptr' 'in_imag_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%in_imag_4_addr_2 = getelementptr i32 %in_imag_4, i64 0, i64 3"   --->   Operation 102 'getelementptr' 'in_imag_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%in_imag_5_addr_2 = getelementptr i32 %in_imag_5, i64 0, i64 3"   --->   Operation 103 'getelementptr' 'in_imag_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%in_imag_6_addr_2 = getelementptr i32 %in_imag_6, i64 0, i64 3"   --->   Operation 104 'getelementptr' 'in_imag_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%in_imag_7_addr_2 = getelementptr i32 %in_imag_7, i64 0, i64 3"   --->   Operation 105 'getelementptr' 'in_imag_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [2/2] (2.32ns)   --->   "%in_real_0_load_5 = load i2 %in_real_0_addr_2"   --->   Operation 106 'load' 'in_real_0_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 107 [2/2] (2.32ns)   --->   "%in_real_1_load_5 = load i2 %in_real_1_addr_2"   --->   Operation 107 'load' 'in_real_1_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 108 [2/2] (2.32ns)   --->   "%in_real_2_load_5 = load i2 %in_real_2_addr_2"   --->   Operation 108 'load' 'in_real_2_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 109 [2/2] (2.32ns)   --->   "%in_real_3_load_5 = load i2 %in_real_3_addr_2"   --->   Operation 109 'load' 'in_real_3_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 110 [2/2] (2.32ns)   --->   "%in_real_4_load_5 = load i2 %in_real_4_addr_2"   --->   Operation 110 'load' 'in_real_4_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 111 [2/2] (2.32ns)   --->   "%in_real_5_load_5 = load i2 %in_real_5_addr_2"   --->   Operation 111 'load' 'in_real_5_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 112 [2/2] (2.32ns)   --->   "%in_real_6_load_5 = load i2 %in_real_6_addr_2"   --->   Operation 112 'load' 'in_real_6_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 113 [2/2] (2.32ns)   --->   "%in_real_7_load_5 = load i2 %in_real_7_addr_2"   --->   Operation 113 'load' 'in_real_7_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 114 [2/2] (2.32ns)   --->   "%in_imag_0_load_5 = load i2 %in_imag_0_addr_2"   --->   Operation 114 'load' 'in_imag_0_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 115 [2/2] (2.32ns)   --->   "%in_imag_1_load_5 = load i2 %in_imag_1_addr_2"   --->   Operation 115 'load' 'in_imag_1_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 116 [2/2] (2.32ns)   --->   "%in_imag_2_load_5 = load i2 %in_imag_2_addr_2"   --->   Operation 116 'load' 'in_imag_2_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 117 [2/2] (2.32ns)   --->   "%in_imag_3_load_5 = load i2 %in_imag_3_addr_2"   --->   Operation 117 'load' 'in_imag_3_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 118 [2/2] (2.32ns)   --->   "%in_imag_4_load_5 = load i2 %in_imag_4_addr_2"   --->   Operation 118 'load' 'in_imag_4_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 119 [2/2] (2.32ns)   --->   "%in_imag_5_load_5 = load i2 %in_imag_5_addr_2"   --->   Operation 119 'load' 'in_imag_5_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 120 [2/2] (2.32ns)   --->   "%in_imag_6_load_5 = load i2 %in_imag_6_addr_2"   --->   Operation 120 'load' 'in_imag_6_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 121 [2/2] (2.32ns)   --->   "%in_imag_7_load_5 = load i2 %in_imag_7_addr_2"   --->   Operation 121 'load' 'in_imag_7_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 6.94>
ST_4 : Operation 122 [2/2] (0.00ns)   --->   "%call_ln219 = call void @fft_16pt, i32 %e_in_real_V_11, i32 %e_in_real_V_12, i32 %e_in_real_V_13, i32 %e_in_real_V_14, i32 %e_in_imag_V_11, i32 %e_in_imag_V_12, i32 %e_in_imag_V_13, i32 %e_in_imag_V_14, i32 %e_out_real_V, i32 %e_out_real_V_8, i32 %e_out_real_V_9, i32 %e_out_real_V_10, i32 %e_out_imag_V, i32 %e_out_imag_V_8, i32 %e_out_imag_V_9, i32 %e_out_imag_V_10, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V" [radixfft/core.cpp:219]   --->   Operation 122 'call' 'call_ln219' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 123 [1/2] (2.32ns)   --->   "%in_real_0_load = load i2 %in_real_0_addr"   --->   Operation 123 'load' 'in_real_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 124 [1/2] (2.32ns)   --->   "%in_real_1_load = load i2 %in_real_1_addr"   --->   Operation 124 'load' 'in_real_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 125 [1/2] (2.32ns)   --->   "%in_real_2_load = load i2 %in_real_2_addr"   --->   Operation 125 'load' 'in_real_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 126 [1/2] (2.32ns)   --->   "%in_real_3_load = load i2 %in_real_3_addr"   --->   Operation 126 'load' 'in_real_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 127 [1/2] (2.32ns)   --->   "%in_real_4_load = load i2 %in_real_4_addr"   --->   Operation 127 'load' 'in_real_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 128 [1/2] (2.32ns)   --->   "%in_real_5_load = load i2 %in_real_5_addr"   --->   Operation 128 'load' 'in_real_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 129 [1/2] (2.32ns)   --->   "%in_real_6_load = load i2 %in_real_6_addr"   --->   Operation 129 'load' 'in_real_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 130 [1/2] (2.32ns)   --->   "%in_real_7_load = load i2 %in_real_7_addr"   --->   Operation 130 'load' 'in_real_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 131 [1/2] (2.32ns)   --->   "%in_imag_0_load = load i2 %in_imag_0_addr"   --->   Operation 131 'load' 'in_imag_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 132 [1/2] (2.32ns)   --->   "%in_imag_1_load = load i2 %in_imag_1_addr"   --->   Operation 132 'load' 'in_imag_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 133 [1/2] (2.32ns)   --->   "%in_imag_2_load = load i2 %in_imag_2_addr"   --->   Operation 133 'load' 'in_imag_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 134 [1/2] (2.32ns)   --->   "%in_imag_3_load = load i2 %in_imag_3_addr"   --->   Operation 134 'load' 'in_imag_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 135 [1/2] (2.32ns)   --->   "%in_imag_4_load = load i2 %in_imag_4_addr"   --->   Operation 135 'load' 'in_imag_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 136 [1/2] (2.32ns)   --->   "%in_imag_5_load = load i2 %in_imag_5_addr"   --->   Operation 136 'load' 'in_imag_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 137 [1/2] (2.32ns)   --->   "%in_imag_6_load = load i2 %in_imag_6_addr"   --->   Operation 137 'load' 'in_imag_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 138 [1/2] (2.32ns)   --->   "%in_imag_7_load = load i2 %in_imag_7_addr"   --->   Operation 138 'load' 'in_imag_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 139 [1/2] (2.32ns)   --->   "%in_real_0_load_5 = load i2 %in_real_0_addr_2"   --->   Operation 139 'load' 'in_real_0_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 140 [1/2] (2.32ns)   --->   "%in_real_1_load_5 = load i2 %in_real_1_addr_2"   --->   Operation 140 'load' 'in_real_1_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 141 [1/2] (2.32ns)   --->   "%in_real_2_load_5 = load i2 %in_real_2_addr_2"   --->   Operation 141 'load' 'in_real_2_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 142 [1/2] (2.32ns)   --->   "%in_real_3_load_5 = load i2 %in_real_3_addr_2"   --->   Operation 142 'load' 'in_real_3_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 143 [1/2] (2.32ns)   --->   "%in_real_4_load_5 = load i2 %in_real_4_addr_2"   --->   Operation 143 'load' 'in_real_4_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 144 [1/2] (2.32ns)   --->   "%in_real_5_load_5 = load i2 %in_real_5_addr_2"   --->   Operation 144 'load' 'in_real_5_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 145 [1/2] (2.32ns)   --->   "%in_real_6_load_5 = load i2 %in_real_6_addr_2"   --->   Operation 145 'load' 'in_real_6_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 146 [1/2] (2.32ns)   --->   "%in_real_7_load_5 = load i2 %in_real_7_addr_2"   --->   Operation 146 'load' 'in_real_7_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 147 [1/2] (2.32ns)   --->   "%in_imag_0_load_5 = load i2 %in_imag_0_addr_2"   --->   Operation 147 'load' 'in_imag_0_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 148 [1/2] (2.32ns)   --->   "%in_imag_1_load_5 = load i2 %in_imag_1_addr_2"   --->   Operation 148 'load' 'in_imag_1_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 149 [1/2] (2.32ns)   --->   "%in_imag_2_load_5 = load i2 %in_imag_2_addr_2"   --->   Operation 149 'load' 'in_imag_2_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 150 [1/2] (2.32ns)   --->   "%in_imag_3_load_5 = load i2 %in_imag_3_addr_2"   --->   Operation 150 'load' 'in_imag_3_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 151 [1/2] (2.32ns)   --->   "%in_imag_4_load_5 = load i2 %in_imag_4_addr_2"   --->   Operation 151 'load' 'in_imag_4_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 152 [1/2] (2.32ns)   --->   "%in_imag_5_load_5 = load i2 %in_imag_5_addr_2"   --->   Operation 152 'load' 'in_imag_5_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 153 [1/2] (2.32ns)   --->   "%in_imag_6_load_5 = load i2 %in_imag_6_addr_2"   --->   Operation 153 'load' 'in_imag_6_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 154 [1/2] (2.32ns)   --->   "%in_imag_7_load_5 = load i2 %in_imag_7_addr_2"   --->   Operation 154 'load' 'in_imag_7_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 155 [2/2] (4.62ns)   --->   "%call_ln0 = call void @fft_32pt_Pipeline_VITIS_LOOP_221_2, i32 %o2_in_imag_V_4, i32 %o2_in_imag_V, i32 %o2_in_real_V_4, i32 %o2_in_real_V, i32 %o1_in_imag_V_4, i32 %o1_in_imag_V, i32 %o1_in_real_V_4, i32 %o1_in_real_V, i32 %in_real_0_load, i32 %in_real_1_load, i32 %in_real_2_load, i32 %in_real_3_load, i32 %in_real_4_load, i32 %in_real_5_load, i32 %in_real_6_load, i32 %in_real_7_load, i32 %in_imag_0_load, i32 %in_imag_1_load, i32 %in_imag_2_load, i32 %in_imag_3_load, i32 %in_imag_4_load, i32 %in_imag_5_load, i32 %in_imag_6_load, i32 %in_imag_7_load, i32 %in_real_0_load_5, i32 %in_real_1_load_5, i32 %in_real_2_load_5, i32 %in_real_3_load_5, i32 %in_real_4_load_5, i32 %in_real_5_load_5, i32 %in_real_6_load_5, i32 %in_real_7_load_5, i32 %in_imag_0_load_5, i32 %in_imag_1_load_5, i32 %in_imag_2_load_5, i32 %in_imag_3_load_5, i32 %in_imag_4_load_5, i32 %in_imag_5_load_5, i32 %in_imag_6_load_5, i32 %in_imag_7_load_5"   --->   Operation 155 'call' 'call_ln0' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 156 [1/2] (0.00ns)   --->   "%call_ln219 = call void @fft_16pt, i32 %e_in_real_V_11, i32 %e_in_real_V_12, i32 %e_in_real_V_13, i32 %e_in_real_V_14, i32 %e_in_imag_V_11, i32 %e_in_imag_V_12, i32 %e_in_imag_V_13, i32 %e_in_imag_V_14, i32 %e_out_real_V, i32 %e_out_real_V_8, i32 %e_out_real_V_9, i32 %e_out_real_V_10, i32 %e_out_imag_V, i32 %e_out_imag_V_8, i32 %e_out_imag_V_9, i32 %e_out_imag_V_10, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V" [radixfft/core.cpp:219]   --->   Operation 156 'call' 'call_ln219' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 157 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_32pt_Pipeline_VITIS_LOOP_221_2, i32 %o2_in_imag_V_4, i32 %o2_in_imag_V, i32 %o2_in_real_V_4, i32 %o2_in_real_V, i32 %o1_in_imag_V_4, i32 %o1_in_imag_V, i32 %o1_in_real_V_4, i32 %o1_in_real_V, i32 %in_real_0_load, i32 %in_real_1_load, i32 %in_real_2_load, i32 %in_real_3_load, i32 %in_real_4_load, i32 %in_real_5_load, i32 %in_real_6_load, i32 %in_real_7_load, i32 %in_imag_0_load, i32 %in_imag_1_load, i32 %in_imag_2_load, i32 %in_imag_3_load, i32 %in_imag_4_load, i32 %in_imag_5_load, i32 %in_imag_6_load, i32 %in_imag_7_load, i32 %in_real_0_load_5, i32 %in_real_1_load_5, i32 %in_real_2_load_5, i32 %in_real_3_load_5, i32 %in_real_4_load_5, i32 %in_real_5_load_5, i32 %in_real_6_load_5, i32 %in_real_7_load_5, i32 %in_imag_0_load_5, i32 %in_imag_1_load_5, i32 %in_imag_2_load_5, i32 %in_imag_3_load_5, i32 %in_imag_4_load_5, i32 %in_imag_5_load_5, i32 %in_imag_6_load_5, i32 %in_imag_7_load_5"   --->   Operation 157 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 158 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_32pt_Pipeline_VITIS_LOOP_120_1, i32 %e_in_imag_V_10, i32 %e_in_imag_V_9, i32 %e_in_real_V_10, i32 %e_in_real_V_9, i32 %o1_in_real_V, i32 %o1_in_real_V_4, i32 %o1_in_imag_V, i32 %o1_in_imag_V_4"   --->   Operation 158 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 159 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_32pt_Pipeline_VITIS_LOOP_120_173, i32 %e_in_imag_V_8, i32 %e_in_imag_V, i32 %e_in_real_V_8, i32 %e_in_real_V, i32 %o2_in_real_V, i32 %o2_in_real_V_4, i32 %o2_in_imag_V, i32 %o2_in_imag_V_4"   --->   Operation 159 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 160 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_32pt_Pipeline_VITIS_LOOP_120_1, i32 %e_in_imag_V_10, i32 %e_in_imag_V_9, i32 %e_in_real_V_10, i32 %e_in_real_V_9, i32 %o1_in_real_V, i32 %o1_in_real_V_4, i32 %o1_in_imag_V, i32 %o1_in_imag_V_4"   --->   Operation 160 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 161 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_32pt_Pipeline_VITIS_LOOP_120_173, i32 %e_in_imag_V_8, i32 %e_in_imag_V, i32 %e_in_real_V_8, i32 %e_in_real_V, i32 %o2_in_real_V, i32 %o2_in_real_V_4, i32 %o2_in_imag_V, i32 %o2_in_imag_V_4"   --->   Operation 161 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%e_in_real_V_9_addr = getelementptr i32 %e_in_real_V_9, i64 0, i64 0" [radixfft/core.cpp:124]   --->   Operation 162 'getelementptr' 'e_in_real_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%e_in_imag_V_9_addr = getelementptr i32 %e_in_imag_V_9, i64 0, i64 0" [radixfft/core.cpp:124]   --->   Operation 163 'getelementptr' 'e_in_imag_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [2/2] (2.32ns)   --->   "%a_real_V = load i1 %e_in_real_V_9_addr" [radixfft/core.cpp:124]   --->   Operation 164 'load' 'a_real_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_8 : Operation 165 [2/2] (2.32ns)   --->   "%a_imag_V = load i1 %e_in_imag_V_9_addr" [radixfft/core.cpp:124]   --->   Operation 165 'load' 'a_imag_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%e_in_real_V_9_addr_1 = getelementptr i32 %e_in_real_V_9, i64 0, i64 1" [radixfft/core.cpp:96]   --->   Operation 166 'getelementptr' 'e_in_real_V_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%e_in_imag_V_9_addr_1 = getelementptr i32 %e_in_imag_V_9, i64 0, i64 1" [radixfft/core.cpp:96]   --->   Operation 167 'getelementptr' 'e_in_imag_V_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [2/2] (2.32ns)   --->   "%b_real_V = load i1 %e_in_real_V_9_addr_1" [radixfft/core.cpp:96]   --->   Operation 168 'load' 'b_real_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_8 : Operation 169 [2/2] (2.32ns)   --->   "%b_imag_V = load i1 %e_in_imag_V_9_addr_1" [radixfft/core.cpp:96]   --->   Operation 169 'load' 'b_imag_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%e_in_real_V_10_addr = getelementptr i32 %e_in_real_V_10, i64 0, i64 0" [radixfft/core.cpp:98]   --->   Operation 170 'getelementptr' 'e_in_real_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%e_in_imag_V_10_addr = getelementptr i32 %e_in_imag_V_10, i64 0, i64 0" [radixfft/core.cpp:98]   --->   Operation 171 'getelementptr' 'e_in_imag_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 172 [2/2] (2.32ns)   --->   "%a_real_V_20 = load i1 %e_in_real_V_10_addr" [radixfft/core.cpp:98]   --->   Operation 172 'load' 'a_real_V_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_8 : Operation 173 [2/2] (2.32ns)   --->   "%a_imag_V_13 = load i1 %e_in_imag_V_10_addr" [radixfft/core.cpp:98]   --->   Operation 173 'load' 'a_imag_V_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%e_in_real_V_10_addr_1 = getelementptr i32 %e_in_real_V_10, i64 0, i64 1" [radixfft/core.cpp:99]   --->   Operation 174 'getelementptr' 'e_in_real_V_10_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%e_in_imag_V_10_addr_1 = getelementptr i32 %e_in_imag_V_10, i64 0, i64 1" [radixfft/core.cpp:99]   --->   Operation 175 'getelementptr' 'e_in_imag_V_10_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 176 [2/2] (2.32ns)   --->   "%b_real_V_11 = load i1 %e_in_real_V_10_addr_1" [radixfft/core.cpp:99]   --->   Operation 176 'load' 'b_real_V_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_8 : Operation 177 [2/2] (2.32ns)   --->   "%b_imag_V_19 = load i1 %e_in_imag_V_10_addr_1" [radixfft/core.cpp:99]   --->   Operation 177 'load' 'b_imag_V_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 178 [1/2] (2.32ns)   --->   "%a_real_V = load i1 %e_in_real_V_9_addr" [radixfft/core.cpp:124]   --->   Operation 178 'load' 'a_real_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 179 [1/2] (2.32ns)   --->   "%a_imag_V = load i1 %e_in_imag_V_9_addr" [radixfft/core.cpp:124]   --->   Operation 179 'load' 'a_imag_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 180 [1/2] (2.32ns)   --->   "%b_real_V = load i1 %e_in_real_V_9_addr_1" [radixfft/core.cpp:96]   --->   Operation 180 'load' 'b_real_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 181 [1/2] (2.32ns)   --->   "%b_imag_V = load i1 %e_in_imag_V_9_addr_1" [radixfft/core.cpp:96]   --->   Operation 181 'load' 'b_imag_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 182 [1/2] (2.32ns)   --->   "%a_real_V_20 = load i1 %e_in_real_V_10_addr" [radixfft/core.cpp:98]   --->   Operation 182 'load' 'a_real_V_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 183 [1/2] (2.32ns)   --->   "%a_imag_V_13 = load i1 %e_in_imag_V_10_addr" [radixfft/core.cpp:98]   --->   Operation 183 'load' 'a_imag_V_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 184 [1/2] (2.32ns)   --->   "%b_real_V_11 = load i1 %e_in_real_V_10_addr_1" [radixfft/core.cpp:99]   --->   Operation 184 'load' 'b_real_V_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 185 [1/2] (2.32ns)   --->   "%b_imag_V_19 = load i1 %e_in_imag_V_10_addr_1" [radixfft/core.cpp:99]   --->   Operation 185 'load' 'b_imag_V_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%o1_in_real_V_addr = getelementptr i32 %o1_in_real_V, i64 0, i64 1" [radixfft/core.cpp:127]   --->   Operation 186 'getelementptr' 'o1_in_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%o1_in_imag_V_addr = getelementptr i32 %o1_in_imag_V, i64 0, i64 1" [radixfft/core.cpp:127]   --->   Operation 187 'getelementptr' 'o1_in_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 188 [2/2] (2.32ns)   --->   "%a_real_V_26 = load i2 %o1_in_real_V_addr" [radixfft/core.cpp:127]   --->   Operation 188 'load' 'a_real_V_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 189 [2/2] (2.32ns)   --->   "%a_imag_V_19 = load i2 %o1_in_imag_V_addr" [radixfft/core.cpp:127]   --->   Operation 189 'load' 'a_imag_V_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%o1_in_real_V_4_addr = getelementptr i32 %o1_in_real_V_4, i64 0, i64 1" [radixfft/core.cpp:127]   --->   Operation 190 'getelementptr' 'o1_in_real_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%o1_in_imag_V_4_addr = getelementptr i32 %o1_in_imag_V_4, i64 0, i64 1" [radixfft/core.cpp:127]   --->   Operation 191 'getelementptr' 'o1_in_imag_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 192 [2/2] (2.32ns)   --->   "%b_real_V_17 = load i2 %o1_in_real_V_4_addr" [radixfft/core.cpp:127]   --->   Operation 192 'load' 'b_real_V_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 193 [2/2] (2.32ns)   --->   "%b_imag_V_24 = load i2 %o1_in_imag_V_4_addr" [radixfft/core.cpp:127]   --->   Operation 193 'load' 'b_imag_V_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%o1_in_real_V_addr_1 = getelementptr i32 %o1_in_real_V, i64 0, i64 3" [radixfft/core.cpp:128]   --->   Operation 194 'getelementptr' 'o1_in_real_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%o1_in_imag_V_addr_1 = getelementptr i32 %o1_in_imag_V, i64 0, i64 3" [radixfft/core.cpp:128]   --->   Operation 195 'getelementptr' 'o1_in_imag_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 196 [2/2] (2.32ns)   --->   "%a_real_V_27 = load i2 %o1_in_real_V_addr_1" [radixfft/core.cpp:128]   --->   Operation 196 'load' 'a_real_V_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 197 [2/2] (2.32ns)   --->   "%a_imag_V_20 = load i2 %o1_in_imag_V_addr_1" [radixfft/core.cpp:128]   --->   Operation 197 'load' 'a_imag_V_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%o1_in_real_V_4_addr_1 = getelementptr i32 %o1_in_real_V_4, i64 0, i64 3" [radixfft/core.cpp:128]   --->   Operation 198 'getelementptr' 'o1_in_real_V_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%o1_in_imag_V_4_addr_1 = getelementptr i32 %o1_in_imag_V_4, i64 0, i64 3" [radixfft/core.cpp:128]   --->   Operation 199 'getelementptr' 'o1_in_imag_V_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 200 [2/2] (2.32ns)   --->   "%b_real_V_18 = load i2 %o1_in_real_V_4_addr_1" [radixfft/core.cpp:128]   --->   Operation 200 'load' 'b_real_V_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 201 [2/2] (2.32ns)   --->   "%b_imag_V_25 = load i2 %o1_in_imag_V_4_addr_1" [radixfft/core.cpp:128]   --->   Operation 201 'load' 'b_imag_V_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 10 <SV = 9> <Delay = 5.10>
ST_10 : Operation 202 [1/1] (2.55ns)   --->   "%r_real_V_55 = add i32 %b_real_V, i32 %a_real_V"   --->   Operation 202 'add' 'r_real_V_55' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 203 [1/1] (2.55ns)   --->   "%r_imag_V_65 = add i32 %b_imag_V, i32 %a_imag_V"   --->   Operation 203 'add' 'r_imag_V_65' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [1/1] (2.55ns)   --->   "%r_real_V_56 = sub i32 %a_real_V, i32 %b_real_V"   --->   Operation 204 'sub' 'r_real_V_56' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 205 [1/1] (2.55ns)   --->   "%r_imag_V_66 = sub i32 %a_imag_V, i32 %b_imag_V"   --->   Operation 205 'sub' 'r_imag_V_66' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [1/1] (2.55ns)   --->   "%r_real_V_57 = add i32 %b_real_V_11, i32 %a_real_V_20"   --->   Operation 206 'add' 'r_real_V_57' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 207 [1/1] (2.55ns)   --->   "%r_imag_V_67 = add i32 %b_imag_V_19, i32 %a_imag_V_13"   --->   Operation 207 'add' 'r_imag_V_67' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 208 [1/1] (2.55ns)   --->   "%r_real_V_58 = sub i32 %a_real_V_20, i32 %b_real_V_11"   --->   Operation 208 'sub' 'r_real_V_58' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 209 [1/1] (2.55ns)   --->   "%r_imag_V_68 = sub i32 %a_imag_V_13, i32 %b_imag_V_19"   --->   Operation 209 'sub' 'r_imag_V_68' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 210 [1/1] (2.55ns)   --->   "%r_real_V = add i32 %r_real_V_57, i32 %r_real_V_55"   --->   Operation 210 'add' 'r_real_V' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 211 [1/1] (2.55ns)   --->   "%r_imag_V = add i32 %r_imag_V_67, i32 %r_imag_V_65"   --->   Operation 211 'add' 'r_imag_V' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 212 [1/1] (2.55ns)   --->   "%r_real_V_32 = add i32 %r_imag_V_68, i32 %r_real_V_56"   --->   Operation 212 'add' 'r_real_V_32' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 213 [1/1] (2.55ns)   --->   "%r_imag_V_45 = sub i32 %r_imag_V_66, i32 %r_real_V_58"   --->   Operation 213 'sub' 'r_imag_V_45' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 214 [1/1] (2.55ns)   --->   "%r_real_V_33 = sub i32 %r_real_V_55, i32 %r_real_V_57"   --->   Operation 214 'sub' 'r_real_V_33' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 215 [1/1] (2.55ns)   --->   "%r_imag_V_46 = sub i32 %r_imag_V_65, i32 %r_imag_V_67"   --->   Operation 215 'sub' 'r_imag_V_46' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 216 [1/1] (2.55ns)   --->   "%r_real_V_34 = sub i32 %r_real_V_56, i32 %r_imag_V_68"   --->   Operation 216 'sub' 'r_real_V_34' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 217 [1/1] (2.55ns)   --->   "%r_imag_V_47 = add i32 %r_real_V_58, i32 %r_imag_V_66"   --->   Operation 217 'add' 'r_imag_V_47' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 218 [1/2] (2.32ns)   --->   "%a_real_V_26 = load i2 %o1_in_real_V_addr" [radixfft/core.cpp:127]   --->   Operation 218 'load' 'a_real_V_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 219 [1/2] (2.32ns)   --->   "%a_imag_V_19 = load i2 %o1_in_imag_V_addr" [radixfft/core.cpp:127]   --->   Operation 219 'load' 'a_imag_V_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 220 [1/2] (2.32ns)   --->   "%b_real_V_17 = load i2 %o1_in_real_V_4_addr" [radixfft/core.cpp:127]   --->   Operation 220 'load' 'b_real_V_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 221 [1/2] (2.32ns)   --->   "%b_imag_V_24 = load i2 %o1_in_imag_V_4_addr" [radixfft/core.cpp:127]   --->   Operation 221 'load' 'b_imag_V_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 222 [1/1] (2.55ns)   --->   "%r_real_V_59 = add i32 %b_real_V_17, i32 %a_real_V_26"   --->   Operation 222 'add' 'r_real_V_59' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 223 [1/1] (2.55ns)   --->   "%r_imag_V_69 = add i32 %b_imag_V_24, i32 %a_imag_V_19"   --->   Operation 223 'add' 'r_imag_V_69' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 224 [1/1] (2.55ns)   --->   "%r_real_V_60 = sub i32 %a_real_V_26, i32 %b_real_V_17"   --->   Operation 224 'sub' 'r_real_V_60' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 225 [1/1] (2.55ns)   --->   "%r_imag_V_70 = sub i32 %a_imag_V_19, i32 %b_imag_V_24"   --->   Operation 225 'sub' 'r_imag_V_70' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 226 [1/2] (2.32ns)   --->   "%a_real_V_27 = load i2 %o1_in_real_V_addr_1" [radixfft/core.cpp:128]   --->   Operation 226 'load' 'a_real_V_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 227 [1/2] (2.32ns)   --->   "%a_imag_V_20 = load i2 %o1_in_imag_V_addr_1" [radixfft/core.cpp:128]   --->   Operation 227 'load' 'a_imag_V_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 228 [1/2] (2.32ns)   --->   "%b_real_V_18 = load i2 %o1_in_real_V_4_addr_1" [radixfft/core.cpp:128]   --->   Operation 228 'load' 'b_real_V_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 229 [1/2] (2.32ns)   --->   "%b_imag_V_25 = load i2 %o1_in_imag_V_4_addr_1" [radixfft/core.cpp:128]   --->   Operation 229 'load' 'b_imag_V_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 230 [1/1] (2.55ns)   --->   "%r_real_V_61 = add i32 %b_real_V_18, i32 %a_real_V_27"   --->   Operation 230 'add' 'r_real_V_61' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 231 [1/1] (2.55ns)   --->   "%r_imag_V_71 = add i32 %b_imag_V_25, i32 %a_imag_V_20"   --->   Operation 231 'add' 'r_imag_V_71' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 232 [1/1] (2.55ns)   --->   "%r_real_V_62 = sub i32 %a_real_V_27, i32 %b_real_V_18"   --->   Operation 232 'sub' 'r_real_V_62' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 233 [1/1] (2.55ns)   --->   "%r_imag_V_72 = sub i32 %a_imag_V_20, i32 %b_imag_V_25"   --->   Operation 233 'sub' 'r_imag_V_72' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 234 [2/2] (0.00ns)   --->   "%call_ln813 = call void @fft_32pt_Pipeline_VITIS_LOOP_131_2, i32 %o1_out_imag_V_1, i32 %o1_out_imag_V, i32 %o1_out_real_V_1, i32 %o1_out_real_V, i32 %r_real_V_59, i32 %r_real_V_60, i32 %r_imag_V_69, i32 %r_imag_V_70, i32 %r_real_V_61, i32 %r_real_V_62, i32 %r_imag_V_71, i32 %r_imag_V_72, i32 %r_real_V, i32 %r_real_V_32, i32 %r_imag_V, i32 %r_imag_V_45, i32 %r_real_V_33, i32 %r_real_V_34, i32 %r_imag_V_46, i32 %r_imag_V_47, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V"   --->   Operation 234 'call' 'call_ln813' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 235 [1/1] (0.00ns)   --->   "%e_in_real_V_addr = getelementptr i32 %e_in_real_V, i64 0, i64 0" [radixfft/core.cpp:124]   --->   Operation 235 'getelementptr' 'e_in_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 236 [1/1] (0.00ns)   --->   "%e_in_imag_V_addr = getelementptr i32 %e_in_imag_V, i64 0, i64 0" [radixfft/core.cpp:124]   --->   Operation 236 'getelementptr' 'e_in_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 237 [2/2] (2.32ns)   --->   "%a_real_V_28 = load i1 %e_in_real_V_addr" [radixfft/core.cpp:124]   --->   Operation 237 'load' 'a_real_V_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_10 : Operation 238 [2/2] (2.32ns)   --->   "%a_imag_V_23 = load i1 %e_in_imag_V_addr" [radixfft/core.cpp:124]   --->   Operation 238 'load' 'a_imag_V_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_10 : Operation 239 [1/1] (0.00ns)   --->   "%e_in_real_V_addr_1 = getelementptr i32 %e_in_real_V, i64 0, i64 1" [radixfft/core.cpp:96]   --->   Operation 239 'getelementptr' 'e_in_real_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "%e_in_imag_V_addr_1 = getelementptr i32 %e_in_imag_V, i64 0, i64 1" [radixfft/core.cpp:96]   --->   Operation 240 'getelementptr' 'e_in_imag_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 241 [2/2] (2.32ns)   --->   "%b_real_V_19 = load i1 %e_in_real_V_addr_1" [radixfft/core.cpp:96]   --->   Operation 241 'load' 'b_real_V_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_10 : Operation 242 [2/2] (2.32ns)   --->   "%b_imag_V_26 = load i1 %e_in_imag_V_addr_1" [radixfft/core.cpp:96]   --->   Operation 242 'load' 'b_imag_V_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "%e_in_real_V_8_addr = getelementptr i32 %e_in_real_V_8, i64 0, i64 0" [radixfft/core.cpp:98]   --->   Operation 243 'getelementptr' 'e_in_real_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 244 [1/1] (0.00ns)   --->   "%e_in_imag_V_8_addr = getelementptr i32 %e_in_imag_V_8, i64 0, i64 0" [radixfft/core.cpp:98]   --->   Operation 244 'getelementptr' 'e_in_imag_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 245 [2/2] (2.32ns)   --->   "%a_real_V_29 = load i1 %e_in_real_V_8_addr" [radixfft/core.cpp:98]   --->   Operation 245 'load' 'a_real_V_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_10 : Operation 246 [2/2] (2.32ns)   --->   "%a_imag_V_24 = load i1 %e_in_imag_V_8_addr" [radixfft/core.cpp:98]   --->   Operation 246 'load' 'a_imag_V_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_10 : Operation 247 [1/1] (0.00ns)   --->   "%e_in_real_V_8_addr_1 = getelementptr i32 %e_in_real_V_8, i64 0, i64 1" [radixfft/core.cpp:99]   --->   Operation 247 'getelementptr' 'e_in_real_V_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "%e_in_imag_V_8_addr_1 = getelementptr i32 %e_in_imag_V_8, i64 0, i64 1" [radixfft/core.cpp:99]   --->   Operation 248 'getelementptr' 'e_in_imag_V_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 249 [2/2] (2.32ns)   --->   "%b_real_V_20 = load i1 %e_in_real_V_8_addr_1" [radixfft/core.cpp:99]   --->   Operation 249 'load' 'b_real_V_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_10 : Operation 250 [2/2] (2.32ns)   --->   "%b_imag_V_27 = load i1 %e_in_imag_V_8_addr_1" [radixfft/core.cpp:99]   --->   Operation 250 'load' 'b_imag_V_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 251 [1/2] (0.00ns)   --->   "%call_ln813 = call void @fft_32pt_Pipeline_VITIS_LOOP_131_2, i32 %o1_out_imag_V_1, i32 %o1_out_imag_V, i32 %o1_out_real_V_1, i32 %o1_out_real_V, i32 %r_real_V_59, i32 %r_real_V_60, i32 %r_imag_V_69, i32 %r_imag_V_70, i32 %r_real_V_61, i32 %r_real_V_62, i32 %r_imag_V_71, i32 %r_imag_V_72, i32 %r_real_V, i32 %r_real_V_32, i32 %r_imag_V, i32 %r_imag_V_45, i32 %r_real_V_33, i32 %r_real_V_34, i32 %r_imag_V_46, i32 %r_imag_V_47, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V"   --->   Operation 251 'call' 'call_ln813' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 252 [1/2] (2.32ns)   --->   "%a_real_V_28 = load i1 %e_in_real_V_addr" [radixfft/core.cpp:124]   --->   Operation 252 'load' 'a_real_V_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_11 : Operation 253 [1/2] (2.32ns)   --->   "%a_imag_V_23 = load i1 %e_in_imag_V_addr" [radixfft/core.cpp:124]   --->   Operation 253 'load' 'a_imag_V_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_11 : Operation 254 [1/2] (2.32ns)   --->   "%b_real_V_19 = load i1 %e_in_real_V_addr_1" [radixfft/core.cpp:96]   --->   Operation 254 'load' 'b_real_V_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_11 : Operation 255 [1/2] (2.32ns)   --->   "%b_imag_V_26 = load i1 %e_in_imag_V_addr_1" [radixfft/core.cpp:96]   --->   Operation 255 'load' 'b_imag_V_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_11 : Operation 256 [1/2] (2.32ns)   --->   "%a_real_V_29 = load i1 %e_in_real_V_8_addr" [radixfft/core.cpp:98]   --->   Operation 256 'load' 'a_real_V_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_11 : Operation 257 [1/2] (2.32ns)   --->   "%a_imag_V_24 = load i1 %e_in_imag_V_8_addr" [radixfft/core.cpp:98]   --->   Operation 257 'load' 'a_imag_V_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_11 : Operation 258 [1/2] (2.32ns)   --->   "%b_real_V_20 = load i1 %e_in_real_V_8_addr_1" [radixfft/core.cpp:99]   --->   Operation 258 'load' 'b_real_V_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_11 : Operation 259 [1/2] (2.32ns)   --->   "%b_imag_V_27 = load i1 %e_in_imag_V_8_addr_1" [radixfft/core.cpp:99]   --->   Operation 259 'load' 'b_imag_V_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_11 : Operation 260 [1/1] (0.00ns)   --->   "%o2_in_real_V_addr = getelementptr i32 %o2_in_real_V, i64 0, i64 1" [radixfft/core.cpp:127]   --->   Operation 260 'getelementptr' 'o2_in_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 261 [1/1] (0.00ns)   --->   "%o2_in_imag_V_addr = getelementptr i32 %o2_in_imag_V, i64 0, i64 1" [radixfft/core.cpp:127]   --->   Operation 261 'getelementptr' 'o2_in_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 262 [2/2] (2.32ns)   --->   "%a_real_V_33 = load i2 %o2_in_real_V_addr" [radixfft/core.cpp:127]   --->   Operation 262 'load' 'a_real_V_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_11 : Operation 263 [2/2] (2.32ns)   --->   "%a_imag_V_28 = load i2 %o2_in_imag_V_addr" [radixfft/core.cpp:127]   --->   Operation 263 'load' 'a_imag_V_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_11 : Operation 264 [1/1] (0.00ns)   --->   "%o2_in_real_V_4_addr = getelementptr i32 %o2_in_real_V_4, i64 0, i64 1" [radixfft/core.cpp:127]   --->   Operation 264 'getelementptr' 'o2_in_real_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "%o2_in_imag_V_4_addr = getelementptr i32 %o2_in_imag_V_4, i64 0, i64 1" [radixfft/core.cpp:127]   --->   Operation 265 'getelementptr' 'o2_in_imag_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 266 [2/2] (2.32ns)   --->   "%b_real_V_22 = load i2 %o2_in_real_V_4_addr" [radixfft/core.cpp:127]   --->   Operation 266 'load' 'b_real_V_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_11 : Operation 267 [2/2] (2.32ns)   --->   "%b_imag_V_30 = load i2 %o2_in_imag_V_4_addr" [radixfft/core.cpp:127]   --->   Operation 267 'load' 'b_imag_V_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "%o2_in_real_V_addr_1 = getelementptr i32 %o2_in_real_V, i64 0, i64 3" [radixfft/core.cpp:128]   --->   Operation 268 'getelementptr' 'o2_in_real_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 269 [1/1] (0.00ns)   --->   "%o2_in_imag_V_addr_1 = getelementptr i32 %o2_in_imag_V, i64 0, i64 3" [radixfft/core.cpp:128]   --->   Operation 269 'getelementptr' 'o2_in_imag_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 270 [2/2] (2.32ns)   --->   "%a_real_V_34 = load i2 %o2_in_real_V_addr_1" [radixfft/core.cpp:128]   --->   Operation 270 'load' 'a_real_V_34' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_11 : Operation 271 [2/2] (2.32ns)   --->   "%a_imag_V_29 = load i2 %o2_in_imag_V_addr_1" [radixfft/core.cpp:128]   --->   Operation 271 'load' 'a_imag_V_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_11 : Operation 272 [1/1] (0.00ns)   --->   "%o2_in_real_V_4_addr_1 = getelementptr i32 %o2_in_real_V_4, i64 0, i64 3" [radixfft/core.cpp:128]   --->   Operation 272 'getelementptr' 'o2_in_real_V_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 273 [1/1] (0.00ns)   --->   "%o2_in_imag_V_4_addr_1 = getelementptr i32 %o2_in_imag_V_4, i64 0, i64 3" [radixfft/core.cpp:128]   --->   Operation 273 'getelementptr' 'o2_in_imag_V_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 274 [2/2] (2.32ns)   --->   "%b_real_V_23 = load i2 %o2_in_real_V_4_addr_1" [radixfft/core.cpp:128]   --->   Operation 274 'load' 'b_real_V_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_11 : Operation 275 [2/2] (2.32ns)   --->   "%b_imag_V_31 = load i2 %o2_in_imag_V_4_addr_1" [radixfft/core.cpp:128]   --->   Operation 275 'load' 'b_imag_V_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 12 <SV = 11> <Delay = 5.10>
ST_12 : Operation 276 [1/1] (2.55ns)   --->   "%r_real_V_63 = add i32 %b_real_V_19, i32 %a_real_V_28"   --->   Operation 276 'add' 'r_real_V_63' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 277 [1/1] (2.55ns)   --->   "%r_imag_V_73 = add i32 %b_imag_V_26, i32 %a_imag_V_23"   --->   Operation 277 'add' 'r_imag_V_73' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 278 [1/1] (2.55ns)   --->   "%r_real_V_64 = sub i32 %a_real_V_28, i32 %b_real_V_19"   --->   Operation 278 'sub' 'r_real_V_64' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 279 [1/1] (2.55ns)   --->   "%r_imag_V_74 = sub i32 %a_imag_V_23, i32 %b_imag_V_26"   --->   Operation 279 'sub' 'r_imag_V_74' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 280 [1/1] (2.55ns)   --->   "%r_real_V_65 = add i32 %b_real_V_20, i32 %a_real_V_29"   --->   Operation 280 'add' 'r_real_V_65' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 281 [1/1] (2.55ns)   --->   "%r_imag_V_75 = add i32 %b_imag_V_27, i32 %a_imag_V_24"   --->   Operation 281 'add' 'r_imag_V_75' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 282 [1/1] (2.55ns)   --->   "%r_real_V_66 = sub i32 %a_real_V_29, i32 %b_real_V_20"   --->   Operation 282 'sub' 'r_real_V_66' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 283 [1/1] (2.55ns)   --->   "%r_imag_V_76 = sub i32 %a_imag_V_24, i32 %b_imag_V_27"   --->   Operation 283 'sub' 'r_imag_V_76' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 284 [1/1] (2.55ns)   --->   "%r_real_V_47 = add i32 %r_real_V_65, i32 %r_real_V_63"   --->   Operation 284 'add' 'r_real_V_47' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 285 [1/1] (2.55ns)   --->   "%r_imag_V_56 = add i32 %r_imag_V_75, i32 %r_imag_V_73"   --->   Operation 285 'add' 'r_imag_V_56' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 286 [1/1] (2.55ns)   --->   "%r_real_V_48 = add i32 %r_imag_V_76, i32 %r_real_V_64"   --->   Operation 286 'add' 'r_real_V_48' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 287 [1/1] (2.55ns)   --->   "%r_imag_V_58 = sub i32 %r_imag_V_74, i32 %r_real_V_66"   --->   Operation 287 'sub' 'r_imag_V_58' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 288 [1/1] (2.55ns)   --->   "%r_real_V_49 = sub i32 %r_real_V_63, i32 %r_real_V_65"   --->   Operation 288 'sub' 'r_real_V_49' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 289 [1/1] (2.55ns)   --->   "%r_imag_V_59 = sub i32 %r_imag_V_73, i32 %r_imag_V_75"   --->   Operation 289 'sub' 'r_imag_V_59' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 290 [1/1] (2.55ns)   --->   "%r_real_V_50 = sub i32 %r_real_V_64, i32 %r_imag_V_76"   --->   Operation 290 'sub' 'r_real_V_50' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 291 [1/1] (2.55ns)   --->   "%r_imag_V_60 = add i32 %r_real_V_66, i32 %r_imag_V_74"   --->   Operation 291 'add' 'r_imag_V_60' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 292 [1/2] (2.32ns)   --->   "%a_real_V_33 = load i2 %o2_in_real_V_addr" [radixfft/core.cpp:127]   --->   Operation 292 'load' 'a_real_V_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_12 : Operation 293 [1/2] (2.32ns)   --->   "%a_imag_V_28 = load i2 %o2_in_imag_V_addr" [radixfft/core.cpp:127]   --->   Operation 293 'load' 'a_imag_V_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_12 : Operation 294 [1/2] (2.32ns)   --->   "%b_real_V_22 = load i2 %o2_in_real_V_4_addr" [radixfft/core.cpp:127]   --->   Operation 294 'load' 'b_real_V_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_12 : Operation 295 [1/2] (2.32ns)   --->   "%b_imag_V_30 = load i2 %o2_in_imag_V_4_addr" [radixfft/core.cpp:127]   --->   Operation 295 'load' 'b_imag_V_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_12 : Operation 296 [1/1] (2.55ns)   --->   "%r_real_V_67 = add i32 %b_real_V_22, i32 %a_real_V_33"   --->   Operation 296 'add' 'r_real_V_67' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 297 [1/1] (2.55ns)   --->   "%r_imag_V_77 = add i32 %b_imag_V_30, i32 %a_imag_V_28"   --->   Operation 297 'add' 'r_imag_V_77' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 298 [1/1] (2.55ns)   --->   "%r_real_V_68 = sub i32 %a_real_V_33, i32 %b_real_V_22"   --->   Operation 298 'sub' 'r_real_V_68' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 299 [1/1] (2.55ns)   --->   "%r_imag_V_78 = sub i32 %a_imag_V_28, i32 %b_imag_V_30"   --->   Operation 299 'sub' 'r_imag_V_78' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 300 [1/2] (2.32ns)   --->   "%a_real_V_34 = load i2 %o2_in_real_V_addr_1" [radixfft/core.cpp:128]   --->   Operation 300 'load' 'a_real_V_34' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_12 : Operation 301 [1/2] (2.32ns)   --->   "%a_imag_V_29 = load i2 %o2_in_imag_V_addr_1" [radixfft/core.cpp:128]   --->   Operation 301 'load' 'a_imag_V_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_12 : Operation 302 [1/2] (2.32ns)   --->   "%b_real_V_23 = load i2 %o2_in_real_V_4_addr_1" [radixfft/core.cpp:128]   --->   Operation 302 'load' 'b_real_V_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_12 : Operation 303 [1/2] (2.32ns)   --->   "%b_imag_V_31 = load i2 %o2_in_imag_V_4_addr_1" [radixfft/core.cpp:128]   --->   Operation 303 'load' 'b_imag_V_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_12 : Operation 304 [1/1] (2.55ns)   --->   "%r_real_V_69 = add i32 %b_real_V_23, i32 %a_real_V_34"   --->   Operation 304 'add' 'r_real_V_69' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 305 [1/1] (2.55ns)   --->   "%r_imag_V_79 = add i32 %b_imag_V_31, i32 %a_imag_V_29"   --->   Operation 305 'add' 'r_imag_V_79' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 306 [1/1] (2.55ns)   --->   "%r_real_V_70 = sub i32 %a_real_V_34, i32 %b_real_V_23"   --->   Operation 306 'sub' 'r_real_V_70' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 307 [1/1] (2.55ns)   --->   "%r_imag_V_80 = sub i32 %a_imag_V_29, i32 %b_imag_V_31"   --->   Operation 307 'sub' 'r_imag_V_80' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 308 [2/2] (0.00ns)   --->   "%call_ln813 = call void @fft_32pt_Pipeline_VITIS_LOOP_131_274, i32 %o2_out_imag_V_1, i32 %o2_out_imag_V, i32 %o2_out_real_V_1, i32 %o2_out_real_V, i32 %r_real_V_67, i32 %r_real_V_68, i32 %r_imag_V_77, i32 %r_imag_V_78, i32 %r_real_V_69, i32 %r_real_V_70, i32 %r_imag_V_79, i32 %r_imag_V_80, i32 %r_real_V_47, i32 %r_real_V_48, i32 %r_imag_V_56, i32 %r_imag_V_58, i32 %r_real_V_49, i32 %r_real_V_50, i32 %r_imag_V_59, i32 %r_imag_V_60, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V"   --->   Operation 308 'call' 'call_ln813' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 309 [1/2] (0.00ns)   --->   "%call_ln813 = call void @fft_32pt_Pipeline_VITIS_LOOP_131_274, i32 %o2_out_imag_V_1, i32 %o2_out_imag_V, i32 %o2_out_real_V_1, i32 %o2_out_real_V, i32 %r_real_V_67, i32 %r_real_V_68, i32 %r_imag_V_77, i32 %r_imag_V_78, i32 %r_real_V_69, i32 %r_real_V_70, i32 %r_imag_V_79, i32 %r_imag_V_80, i32 %r_real_V_47, i32 %r_real_V_48, i32 %r_imag_V_56, i32 %r_imag_V_58, i32 %r_real_V_49, i32 %r_real_V_50, i32 %r_imag_V_59, i32 %r_imag_V_60, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V"   --->   Operation 309 'call' 'call_ln813' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 310 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_32pt_Pipeline_VITIS_LOOP_231_3, i32 %e_out_real_V_9, i32 %e_out_real_V_10, i32 %e_out_imag_V_9, i32 %e_out_imag_V_10, i32 %out_real_2, i32 %out_real_3, i32 %out_imag_2, i32 %out_imag_3, i32 %out_real_4, i32 %out_imag_4, i32 %out_imag_5, i32 %out_real_6, i32 %out_imag_6, i32 %out_imag_7, i32 %out_imag_1, i32 %out_imag_0, i32 %out_real_7, i32 %out_real_5, i32 %out_real_1, i32 %out_real_0, i32 %o1_out_real_V, i32 %o1_out_real_V_1, i32 %o1_out_imag_V, i32 %o1_out_imag_V_1, i32 %o2_out_real_V, i32 %o2_out_real_V_1, i32 %o2_out_imag_V, i32 %o2_out_imag_V_1, i32 %e_out_real_V, i32 %e_out_real_V_8, i32 %e_out_imag_V, i32 %e_out_imag_V_8, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V"   --->   Operation 310 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 311 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_32pt_Pipeline_VITIS_LOOP_231_3, i32 %e_out_real_V_9, i32 %e_out_real_V_10, i32 %e_out_imag_V_9, i32 %e_out_imag_V_10, i32 %out_real_2, i32 %out_real_3, i32 %out_imag_2, i32 %out_imag_3, i32 %out_real_4, i32 %out_imag_4, i32 %out_imag_5, i32 %out_real_6, i32 %out_imag_6, i32 %out_imag_7, i32 %out_imag_1, i32 %out_imag_0, i32 %out_real_7, i32 %out_real_5, i32 %out_real_1, i32 %out_real_0, i32 %o1_out_real_V, i32 %o1_out_real_V_1, i32 %o1_out_imag_V, i32 %o1_out_imag_V_1, i32 %o2_out_real_V, i32 %o2_out_real_V_1, i32 %o2_out_imag_V, i32 %o2_out_imag_V_1, i32 %e_out_real_V, i32 %e_out_real_V_8, i32 %e_out_imag_V, i32 %e_out_imag_V_8, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V"   --->   Operation 311 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 312 [1/1] (0.00ns)   --->   "%ret_ln247 = ret" [radixfft/core.cpp:247]   --->   Operation 312 'ret' 'ret_ln247' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_real_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_real_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_real_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_real_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_real_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_real_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_real_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_real_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_imag_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_imag_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_imag_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_imag_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_imag_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_imag_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_imag_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_imag_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ out_real_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ TWIDDLE_REAL_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ TWIDDLE_IMAG_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
e_in_real_V           (alloca       ) [ 0011111111100000]
e_in_real_V_8         (alloca       ) [ 0011111111100000]
e_in_imag_V           (alloca       ) [ 0011111111100000]
e_in_imag_V_8         (alloca       ) [ 0011111111100000]
e_in_real_V_9         (alloca       ) [ 0011111110000000]
e_in_real_V_10        (alloca       ) [ 0011111110000000]
e_in_imag_V_9         (alloca       ) [ 0011111110000000]
e_in_imag_V_10        (alloca       ) [ 0011111110000000]
e_in_real_V_11        (alloca       ) [ 0011110000000000]
e_in_real_V_12        (alloca       ) [ 0011110000000000]
e_in_real_V_13        (alloca       ) [ 0011110000000000]
e_in_real_V_14        (alloca       ) [ 0011110000000000]
e_in_imag_V_11        (alloca       ) [ 0011110000000000]
e_in_imag_V_12        (alloca       ) [ 0011110000000000]
e_in_imag_V_13        (alloca       ) [ 0011110000000000]
e_in_imag_V_14        (alloca       ) [ 0011110000000000]
e_out_real_V          (alloca       ) [ 0011111111111111]
e_out_real_V_8        (alloca       ) [ 0011111111111111]
e_out_real_V_9        (alloca       ) [ 0011111111111111]
e_out_real_V_10       (alloca       ) [ 0011111111111111]
e_out_imag_V          (alloca       ) [ 0011111111111111]
e_out_imag_V_8        (alloca       ) [ 0011111111111111]
e_out_imag_V_9        (alloca       ) [ 0011111111111111]
e_out_imag_V_10       (alloca       ) [ 0011111111111111]
o1_in_real_V          (alloca       ) [ 0011111111000000]
o1_in_real_V_4        (alloca       ) [ 0011111111000000]
o1_in_imag_V          (alloca       ) [ 0011111111000000]
o1_in_imag_V_4        (alloca       ) [ 0011111111000000]
o1_out_real_V         (alloca       ) [ 0011111111111111]
o1_out_real_V_1       (alloca       ) [ 0011111111111111]
o1_out_imag_V         (alloca       ) [ 0011111111111111]
o1_out_imag_V_1       (alloca       ) [ 0011111111111111]
o2_in_real_V          (alloca       ) [ 0011111111110000]
o2_in_real_V_4        (alloca       ) [ 0011111111110000]
o2_in_imag_V          (alloca       ) [ 0011111111110000]
o2_in_imag_V_4        (alloca       ) [ 0011111111110000]
o2_out_real_V         (alloca       ) [ 0011111111111111]
o2_out_real_V_1       (alloca       ) [ 0011111111111111]
o2_out_imag_V         (alloca       ) [ 0011111111111111]
o2_out_imag_V_1       (alloca       ) [ 0011111111111111]
call_ln0              (call         ) [ 0000000000000000]
in_real_0_addr        (getelementptr) [ 0000100000000000]
in_real_1_addr        (getelementptr) [ 0000100000000000]
in_real_2_addr        (getelementptr) [ 0000100000000000]
in_real_3_addr        (getelementptr) [ 0000100000000000]
in_real_4_addr        (getelementptr) [ 0000100000000000]
in_real_5_addr        (getelementptr) [ 0000100000000000]
in_real_6_addr        (getelementptr) [ 0000100000000000]
in_real_7_addr        (getelementptr) [ 0000100000000000]
in_imag_0_addr        (getelementptr) [ 0000100000000000]
in_imag_1_addr        (getelementptr) [ 0000100000000000]
in_imag_2_addr        (getelementptr) [ 0000100000000000]
in_imag_3_addr        (getelementptr) [ 0000100000000000]
in_imag_4_addr        (getelementptr) [ 0000100000000000]
in_imag_5_addr        (getelementptr) [ 0000100000000000]
in_imag_6_addr        (getelementptr) [ 0000100000000000]
in_imag_7_addr        (getelementptr) [ 0000100000000000]
in_real_0_addr_2      (getelementptr) [ 0000100000000000]
in_real_1_addr_2      (getelementptr) [ 0000100000000000]
in_real_2_addr_2      (getelementptr) [ 0000100000000000]
in_real_3_addr_2      (getelementptr) [ 0000100000000000]
in_real_4_addr_2      (getelementptr) [ 0000100000000000]
in_real_5_addr_2      (getelementptr) [ 0000100000000000]
in_real_6_addr_2      (getelementptr) [ 0000100000000000]
in_real_7_addr_2      (getelementptr) [ 0000100000000000]
in_imag_0_addr_2      (getelementptr) [ 0000100000000000]
in_imag_1_addr_2      (getelementptr) [ 0000100000000000]
in_imag_2_addr_2      (getelementptr) [ 0000100000000000]
in_imag_3_addr_2      (getelementptr) [ 0000100000000000]
in_imag_4_addr_2      (getelementptr) [ 0000100000000000]
in_imag_5_addr_2      (getelementptr) [ 0000100000000000]
in_imag_6_addr_2      (getelementptr) [ 0000100000000000]
in_imag_7_addr_2      (getelementptr) [ 0000100000000000]
in_real_0_load        (load         ) [ 0000010000000000]
in_real_1_load        (load         ) [ 0000010000000000]
in_real_2_load        (load         ) [ 0000010000000000]
in_real_3_load        (load         ) [ 0000010000000000]
in_real_4_load        (load         ) [ 0000010000000000]
in_real_5_load        (load         ) [ 0000010000000000]
in_real_6_load        (load         ) [ 0000010000000000]
in_real_7_load        (load         ) [ 0000010000000000]
in_imag_0_load        (load         ) [ 0000010000000000]
in_imag_1_load        (load         ) [ 0000010000000000]
in_imag_2_load        (load         ) [ 0000010000000000]
in_imag_3_load        (load         ) [ 0000010000000000]
in_imag_4_load        (load         ) [ 0000010000000000]
in_imag_5_load        (load         ) [ 0000010000000000]
in_imag_6_load        (load         ) [ 0000010000000000]
in_imag_7_load        (load         ) [ 0000010000000000]
in_real_0_load_5      (load         ) [ 0000010000000000]
in_real_1_load_5      (load         ) [ 0000010000000000]
in_real_2_load_5      (load         ) [ 0000010000000000]
in_real_3_load_5      (load         ) [ 0000010000000000]
in_real_4_load_5      (load         ) [ 0000010000000000]
in_real_5_load_5      (load         ) [ 0000010000000000]
in_real_6_load_5      (load         ) [ 0000010000000000]
in_real_7_load_5      (load         ) [ 0000010000000000]
in_imag_0_load_5      (load         ) [ 0000010000000000]
in_imag_1_load_5      (load         ) [ 0000010000000000]
in_imag_2_load_5      (load         ) [ 0000010000000000]
in_imag_3_load_5      (load         ) [ 0000010000000000]
in_imag_4_load_5      (load         ) [ 0000010000000000]
in_imag_5_load_5      (load         ) [ 0000010000000000]
in_imag_6_load_5      (load         ) [ 0000010000000000]
in_imag_7_load_5      (load         ) [ 0000010000000000]
call_ln219            (call         ) [ 0000000000000000]
call_ln0              (call         ) [ 0000000000000000]
call_ln0              (call         ) [ 0000000000000000]
call_ln0              (call         ) [ 0000000000000000]
e_in_real_V_9_addr    (getelementptr) [ 0000000001000000]
e_in_imag_V_9_addr    (getelementptr) [ 0000000001000000]
e_in_real_V_9_addr_1  (getelementptr) [ 0000000001000000]
e_in_imag_V_9_addr_1  (getelementptr) [ 0000000001000000]
e_in_real_V_10_addr   (getelementptr) [ 0000000001000000]
e_in_imag_V_10_addr   (getelementptr) [ 0000000001000000]
e_in_real_V_10_addr_1 (getelementptr) [ 0000000001000000]
e_in_imag_V_10_addr_1 (getelementptr) [ 0000000001000000]
a_real_V              (load         ) [ 0000000000100000]
a_imag_V              (load         ) [ 0000000000100000]
b_real_V              (load         ) [ 0000000000100000]
b_imag_V              (load         ) [ 0000000000100000]
a_real_V_20           (load         ) [ 0000000000100000]
a_imag_V_13           (load         ) [ 0000000000100000]
b_real_V_11           (load         ) [ 0000000000100000]
b_imag_V_19           (load         ) [ 0000000000100000]
o1_in_real_V_addr     (getelementptr) [ 0000000000100000]
o1_in_imag_V_addr     (getelementptr) [ 0000000000100000]
o1_in_real_V_4_addr   (getelementptr) [ 0000000000100000]
o1_in_imag_V_4_addr   (getelementptr) [ 0000000000100000]
o1_in_real_V_addr_1   (getelementptr) [ 0000000000100000]
o1_in_imag_V_addr_1   (getelementptr) [ 0000000000100000]
o1_in_real_V_4_addr_1 (getelementptr) [ 0000000000100000]
o1_in_imag_V_4_addr_1 (getelementptr) [ 0000000000100000]
r_real_V_55           (add          ) [ 0000000000000000]
r_imag_V_65           (add          ) [ 0000000000000000]
r_real_V_56           (sub          ) [ 0000000000000000]
r_imag_V_66           (sub          ) [ 0000000000000000]
r_real_V_57           (add          ) [ 0000000000000000]
r_imag_V_67           (add          ) [ 0000000000000000]
r_real_V_58           (sub          ) [ 0000000000000000]
r_imag_V_68           (sub          ) [ 0000000000000000]
r_real_V              (add          ) [ 0000000000010000]
r_imag_V              (add          ) [ 0000000000010000]
r_real_V_32           (add          ) [ 0000000000010000]
r_imag_V_45           (sub          ) [ 0000000000010000]
r_real_V_33           (sub          ) [ 0000000000010000]
r_imag_V_46           (sub          ) [ 0000000000010000]
r_real_V_34           (sub          ) [ 0000000000010000]
r_imag_V_47           (add          ) [ 0000000000010000]
a_real_V_26           (load         ) [ 0000000000000000]
a_imag_V_19           (load         ) [ 0000000000000000]
b_real_V_17           (load         ) [ 0000000000000000]
b_imag_V_24           (load         ) [ 0000000000000000]
r_real_V_59           (add          ) [ 0000000000010000]
r_imag_V_69           (add          ) [ 0000000000010000]
r_real_V_60           (sub          ) [ 0000000000010000]
r_imag_V_70           (sub          ) [ 0000000000010000]
a_real_V_27           (load         ) [ 0000000000000000]
a_imag_V_20           (load         ) [ 0000000000000000]
b_real_V_18           (load         ) [ 0000000000000000]
b_imag_V_25           (load         ) [ 0000000000000000]
r_real_V_61           (add          ) [ 0000000000010000]
r_imag_V_71           (add          ) [ 0000000000010000]
r_real_V_62           (sub          ) [ 0000000000010000]
r_imag_V_72           (sub          ) [ 0000000000010000]
e_in_real_V_addr      (getelementptr) [ 0000000000010000]
e_in_imag_V_addr      (getelementptr) [ 0000000000010000]
e_in_real_V_addr_1    (getelementptr) [ 0000000000010000]
e_in_imag_V_addr_1    (getelementptr) [ 0000000000010000]
e_in_real_V_8_addr    (getelementptr) [ 0000000000010000]
e_in_imag_V_8_addr    (getelementptr) [ 0000000000010000]
e_in_real_V_8_addr_1  (getelementptr) [ 0000000000010000]
e_in_imag_V_8_addr_1  (getelementptr) [ 0000000000010000]
call_ln813            (call         ) [ 0000000000000000]
a_real_V_28           (load         ) [ 0000000000001000]
a_imag_V_23           (load         ) [ 0000000000001000]
b_real_V_19           (load         ) [ 0000000000001000]
b_imag_V_26           (load         ) [ 0000000000001000]
a_real_V_29           (load         ) [ 0000000000001000]
a_imag_V_24           (load         ) [ 0000000000001000]
b_real_V_20           (load         ) [ 0000000000001000]
b_imag_V_27           (load         ) [ 0000000000001000]
o2_in_real_V_addr     (getelementptr) [ 0000000000001000]
o2_in_imag_V_addr     (getelementptr) [ 0000000000001000]
o2_in_real_V_4_addr   (getelementptr) [ 0000000000001000]
o2_in_imag_V_4_addr   (getelementptr) [ 0000000000001000]
o2_in_real_V_addr_1   (getelementptr) [ 0000000000001000]
o2_in_imag_V_addr_1   (getelementptr) [ 0000000000001000]
o2_in_real_V_4_addr_1 (getelementptr) [ 0000000000001000]
o2_in_imag_V_4_addr_1 (getelementptr) [ 0000000000001000]
r_real_V_63           (add          ) [ 0000000000000000]
r_imag_V_73           (add          ) [ 0000000000000000]
r_real_V_64           (sub          ) [ 0000000000000000]
r_imag_V_74           (sub          ) [ 0000000000000000]
r_real_V_65           (add          ) [ 0000000000000000]
r_imag_V_75           (add          ) [ 0000000000000000]
r_real_V_66           (sub          ) [ 0000000000000000]
r_imag_V_76           (sub          ) [ 0000000000000000]
r_real_V_47           (add          ) [ 0000000000000100]
r_imag_V_56           (add          ) [ 0000000000000100]
r_real_V_48           (add          ) [ 0000000000000100]
r_imag_V_58           (sub          ) [ 0000000000000100]
r_real_V_49           (sub          ) [ 0000000000000100]
r_imag_V_59           (sub          ) [ 0000000000000100]
r_real_V_50           (sub          ) [ 0000000000000100]
r_imag_V_60           (add          ) [ 0000000000000100]
a_real_V_33           (load         ) [ 0000000000000000]
a_imag_V_28           (load         ) [ 0000000000000000]
b_real_V_22           (load         ) [ 0000000000000000]
b_imag_V_30           (load         ) [ 0000000000000000]
r_real_V_67           (add          ) [ 0000000000000100]
r_imag_V_77           (add          ) [ 0000000000000100]
r_real_V_68           (sub          ) [ 0000000000000100]
r_imag_V_78           (sub          ) [ 0000000000000100]
a_real_V_34           (load         ) [ 0000000000000000]
a_imag_V_29           (load         ) [ 0000000000000000]
b_real_V_23           (load         ) [ 0000000000000000]
b_imag_V_31           (load         ) [ 0000000000000000]
r_real_V_69           (add          ) [ 0000000000000100]
r_imag_V_79           (add          ) [ 0000000000000100]
r_real_V_70           (sub          ) [ 0000000000000100]
r_imag_V_80           (sub          ) [ 0000000000000100]
call_ln813            (call         ) [ 0000000000000000]
call_ln0              (call         ) [ 0000000000000000]
ret_ln247             (ret          ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_real_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_real_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_real_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_real_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_real_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_real_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_5"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_real_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_6"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_real_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_7"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in_imag_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="in_imag_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="in_imag_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="in_imag_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="in_imag_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="in_imag_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_5"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="in_imag_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_6"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="in_imag_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_7"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="out_real_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="out_real_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="out_real_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="out_real_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="out_real_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="out_real_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="out_real_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="out_real_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="out_imag_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="out_imag_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="out_imag_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="out_imag_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="out_imag_4">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="out_imag_5">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="out_imag_6">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="out_imag_7">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="TWIDDLE_REAL_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TWIDDLE_REAL_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="TWIDDLE_IMAG_V">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TWIDDLE_IMAG_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_32pt_Pipeline_VITIS_LOOP_215_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_16pt"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_32pt_Pipeline_VITIS_LOOP_221_2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_32pt_Pipeline_VITIS_LOOP_120_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_32pt_Pipeline_VITIS_LOOP_120_173"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_32pt_Pipeline_VITIS_LOOP_131_2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_32pt_Pipeline_VITIS_LOOP_131_274"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_32pt_Pipeline_VITIS_LOOP_231_3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="e_in_real_V_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_real_V/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="e_in_real_V_8_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_real_V_8/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="e_in_imag_V_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_imag_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="e_in_imag_V_8_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_imag_V_8/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="e_in_real_V_9_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_real_V_9/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="e_in_real_V_10_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_real_V_10/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="e_in_imag_V_9_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_imag_V_9/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="e_in_imag_V_10_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_imag_V_10/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="e_in_real_V_11_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_real_V_11/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="e_in_real_V_12_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_real_V_12/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="e_in_real_V_13_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_real_V_13/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="e_in_real_V_14_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_real_V_14/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="e_in_imag_V_11_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_imag_V_11/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="e_in_imag_V_12_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_imag_V_12/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="e_in_imag_V_13_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_imag_V_13/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="e_in_imag_V_14_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_imag_V_14/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="e_out_real_V_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_out_real_V/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="e_out_real_V_8_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_out_real_V_8/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="e_out_real_V_9_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_out_real_V_9/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="e_out_real_V_10_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_out_real_V_10/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="e_out_imag_V_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_out_imag_V/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="e_out_imag_V_8_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_out_imag_V_8/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="e_out_imag_V_9_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_out_imag_V_9/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="e_out_imag_V_10_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_out_imag_V_10/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="o1_in_real_V_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_in_real_V/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="o1_in_real_V_4_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_in_real_V_4/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="o1_in_imag_V_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_in_imag_V/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="o1_in_imag_V_4_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_in_imag_V_4/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="o1_out_real_V_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_out_real_V/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="o1_out_real_V_1_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_out_real_V_1/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="o1_out_imag_V_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_out_imag_V/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="o1_out_imag_V_1_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_out_imag_V_1/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="o2_in_real_V_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_in_real_V/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="o2_in_real_V_4_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_in_real_V_4/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="o2_in_imag_V_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_in_imag_V/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="o2_in_imag_V_4_alloca_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_in_imag_V_4/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="o2_out_real_V_alloca_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_out_real_V/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="o2_out_real_V_1_alloca_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_out_real_V_1/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="o2_out_imag_V_alloca_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_out_imag_V/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="o2_out_imag_V_1_alloca_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_out_imag_V_1/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="in_real_0_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_0_addr/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="in_real_1_addr_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_1_addr/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="in_real_2_addr_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_2_addr/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="in_real_3_addr_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_3_addr/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="in_real_4_addr_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_4_addr/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="in_real_5_addr_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_5_addr/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="in_real_6_addr_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_6_addr/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="in_real_7_addr_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="1" slack="0"/>
<pin id="310" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_7_addr/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="in_imag_0_addr_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_0_addr/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="in_imag_1_addr_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="1" slack="0"/>
<pin id="326" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_1_addr/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="in_imag_2_addr_gep_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_2_addr/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="in_imag_3_addr_gep_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="1" slack="0"/>
<pin id="342" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_3_addr/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="in_imag_4_addr_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_4_addr/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="in_imag_5_addr_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="1" slack="0"/>
<pin id="358" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_5_addr/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="in_imag_6_addr_gep_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="1" slack="0"/>
<pin id="366" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_6_addr/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="in_imag_7_addr_gep_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="0" index="2" bw="1" slack="0"/>
<pin id="374" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_7_addr/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_access_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="2" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="0" slack="0"/>
<pin id="383" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="384" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="385" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="3" bw="32" slack="0"/>
<pin id="386" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_real_0_load/3 in_real_0_load_5/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_access_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="2" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="0" slack="0"/>
<pin id="393" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="394" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="395" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="3" bw="32" slack="0"/>
<pin id="396" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_real_1_load/3 in_real_1_load_5/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_access_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="2" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="0" slack="0"/>
<pin id="403" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="404" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="405" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="3" bw="32" slack="0"/>
<pin id="406" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_real_2_load/3 in_real_2_load_5/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="grp_access_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="2" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="0" slack="0"/>
<pin id="413" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="414" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="415" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="412" dir="1" index="3" bw="32" slack="0"/>
<pin id="416" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_real_3_load/3 in_real_3_load_5/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_access_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="2" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="421" dir="0" index="2" bw="0" slack="0"/>
<pin id="423" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="424" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="425" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="422" dir="1" index="3" bw="32" slack="0"/>
<pin id="426" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_real_4_load/3 in_real_4_load_5/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_access_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="2" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="431" dir="0" index="2" bw="0" slack="0"/>
<pin id="433" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="434" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="435" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="432" dir="1" index="3" bw="32" slack="0"/>
<pin id="436" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_real_5_load/3 in_real_5_load_5/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="grp_access_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="2" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="441" dir="0" index="2" bw="0" slack="0"/>
<pin id="443" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="444" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="445" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="442" dir="1" index="3" bw="32" slack="0"/>
<pin id="446" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_real_6_load/3 in_real_6_load_5/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="grp_access_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="2" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="451" dir="0" index="2" bw="0" slack="0"/>
<pin id="453" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="454" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="455" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="452" dir="1" index="3" bw="32" slack="0"/>
<pin id="456" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_real_7_load/3 in_real_7_load_5/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="grp_access_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="2" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="461" dir="0" index="2" bw="0" slack="0"/>
<pin id="463" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="464" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="465" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="462" dir="1" index="3" bw="32" slack="0"/>
<pin id="466" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_imag_0_load/3 in_imag_0_load_5/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="grp_access_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="2" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="471" dir="0" index="2" bw="0" slack="0"/>
<pin id="473" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="474" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="475" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="472" dir="1" index="3" bw="32" slack="0"/>
<pin id="476" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_imag_1_load/3 in_imag_1_load_5/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="grp_access_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="2" slack="0"/>
<pin id="480" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="481" dir="0" index="2" bw="0" slack="0"/>
<pin id="483" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="484" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="485" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="482" dir="1" index="3" bw="32" slack="0"/>
<pin id="486" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_imag_2_load/3 in_imag_2_load_5/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="grp_access_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="2" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="491" dir="0" index="2" bw="0" slack="0"/>
<pin id="493" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="494" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="495" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="492" dir="1" index="3" bw="32" slack="0"/>
<pin id="496" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_imag_3_load/3 in_imag_3_load_5/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="grp_access_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="2" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="501" dir="0" index="2" bw="0" slack="0"/>
<pin id="503" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="504" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="505" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="502" dir="1" index="3" bw="32" slack="0"/>
<pin id="506" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_imag_4_load/3 in_imag_4_load_5/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="grp_access_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="2" slack="0"/>
<pin id="510" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="511" dir="0" index="2" bw="0" slack="0"/>
<pin id="513" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="514" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="515" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="512" dir="1" index="3" bw="32" slack="0"/>
<pin id="516" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_imag_5_load/3 in_imag_5_load_5/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="grp_access_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="2" slack="0"/>
<pin id="520" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="521" dir="0" index="2" bw="0" slack="0"/>
<pin id="523" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="524" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="525" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="522" dir="1" index="3" bw="32" slack="0"/>
<pin id="526" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_imag_6_load/3 in_imag_6_load_5/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="grp_access_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="2" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="531" dir="0" index="2" bw="0" slack="0"/>
<pin id="533" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="534" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="535" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="532" dir="1" index="3" bw="32" slack="0"/>
<pin id="536" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_imag_7_load/3 in_imag_7_load_5/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="in_real_0_addr_2_gep_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="0" index="2" bw="3" slack="0"/>
<pin id="542" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_0_addr_2/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="in_real_1_addr_2_gep_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="0" index="2" bw="3" slack="0"/>
<pin id="550" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_1_addr_2/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="in_real_2_addr_2_gep_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="0" index="2" bw="3" slack="0"/>
<pin id="558" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_2_addr_2/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="in_real_3_addr_2_gep_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="0" index="2" bw="3" slack="0"/>
<pin id="566" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_3_addr_2/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="in_real_4_addr_2_gep_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="0" index="2" bw="3" slack="0"/>
<pin id="574" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_4_addr_2/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="in_real_5_addr_2_gep_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="0" index="2" bw="3" slack="0"/>
<pin id="582" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_5_addr_2/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="in_real_6_addr_2_gep_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="0" index="2" bw="3" slack="0"/>
<pin id="590" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_6_addr_2/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="in_real_7_addr_2_gep_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="0" index="2" bw="3" slack="0"/>
<pin id="598" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_7_addr_2/3 "/>
</bind>
</comp>

<comp id="602" class="1004" name="in_imag_0_addr_2_gep_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="0" index="2" bw="3" slack="0"/>
<pin id="606" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_0_addr_2/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="in_imag_1_addr_2_gep_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="0" index="2" bw="3" slack="0"/>
<pin id="614" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_1_addr_2/3 "/>
</bind>
</comp>

<comp id="618" class="1004" name="in_imag_2_addr_2_gep_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="0" index="2" bw="3" slack="0"/>
<pin id="622" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_2_addr_2/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="in_imag_3_addr_2_gep_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="0" index="2" bw="3" slack="0"/>
<pin id="630" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_3_addr_2/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="in_imag_4_addr_2_gep_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="0"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="0" index="2" bw="3" slack="0"/>
<pin id="638" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_4_addr_2/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="in_imag_5_addr_2_gep_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="0" index="2" bw="3" slack="0"/>
<pin id="646" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_5_addr_2/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="in_imag_6_addr_2_gep_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="0" index="2" bw="3" slack="0"/>
<pin id="654" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_6_addr_2/3 "/>
</bind>
</comp>

<comp id="658" class="1004" name="in_imag_7_addr_2_gep_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="0" index="2" bw="3" slack="0"/>
<pin id="662" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_7_addr_2/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="e_in_real_V_9_addr_gep_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="0" index="2" bw="1" slack="0"/>
<pin id="686" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_real_V_9_addr/8 "/>
</bind>
</comp>

<comp id="689" class="1004" name="e_in_imag_V_9_addr_gep_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="691" dir="0" index="1" bw="1" slack="0"/>
<pin id="692" dir="0" index="2" bw="1" slack="0"/>
<pin id="693" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_imag_V_9_addr/8 "/>
</bind>
</comp>

<comp id="696" class="1004" name="grp_access_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="699" dir="0" index="2" bw="0" slack="0"/>
<pin id="701" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="702" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="703" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="700" dir="1" index="3" bw="32" slack="1"/>
<pin id="704" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_real_V/8 b_real_V/8 "/>
</bind>
</comp>

<comp id="706" class="1004" name="grp_access_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="709" dir="0" index="2" bw="0" slack="0"/>
<pin id="711" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="712" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="713" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="710" dir="1" index="3" bw="32" slack="1"/>
<pin id="714" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_imag_V/8 b_imag_V/8 "/>
</bind>
</comp>

<comp id="716" class="1004" name="e_in_real_V_9_addr_1_gep_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="0" index="2" bw="1" slack="0"/>
<pin id="720" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_real_V_9_addr_1/8 "/>
</bind>
</comp>

<comp id="723" class="1004" name="e_in_imag_V_9_addr_1_gep_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="725" dir="0" index="1" bw="1" slack="0"/>
<pin id="726" dir="0" index="2" bw="1" slack="0"/>
<pin id="727" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_imag_V_9_addr_1/8 "/>
</bind>
</comp>

<comp id="732" class="1004" name="e_in_real_V_10_addr_gep_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="0" index="2" bw="1" slack="0"/>
<pin id="736" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_real_V_10_addr/8 "/>
</bind>
</comp>

<comp id="739" class="1004" name="e_in_imag_V_10_addr_gep_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="741" dir="0" index="1" bw="1" slack="0"/>
<pin id="742" dir="0" index="2" bw="1" slack="0"/>
<pin id="743" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_imag_V_10_addr/8 "/>
</bind>
</comp>

<comp id="746" class="1004" name="grp_access_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="749" dir="0" index="2" bw="0" slack="0"/>
<pin id="751" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="752" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="753" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="750" dir="1" index="3" bw="32" slack="1"/>
<pin id="754" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_real_V_20/8 b_real_V_11/8 "/>
</bind>
</comp>

<comp id="756" class="1004" name="grp_access_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="759" dir="0" index="2" bw="0" slack="0"/>
<pin id="761" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="762" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="763" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="760" dir="1" index="3" bw="32" slack="1"/>
<pin id="764" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_imag_V_13/8 b_imag_V_19/8 "/>
</bind>
</comp>

<comp id="766" class="1004" name="e_in_real_V_10_addr_1_gep_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="0" index="2" bw="1" slack="0"/>
<pin id="770" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_real_V_10_addr_1/8 "/>
</bind>
</comp>

<comp id="773" class="1004" name="e_in_imag_V_10_addr_1_gep_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="0" index="2" bw="1" slack="0"/>
<pin id="777" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_imag_V_10_addr_1/8 "/>
</bind>
</comp>

<comp id="782" class="1004" name="o1_in_real_V_addr_gep_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="0" index="2" bw="1" slack="0"/>
<pin id="786" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o1_in_real_V_addr/9 "/>
</bind>
</comp>

<comp id="789" class="1004" name="o1_in_imag_V_addr_gep_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="791" dir="0" index="1" bw="1" slack="0"/>
<pin id="792" dir="0" index="2" bw="1" slack="0"/>
<pin id="793" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o1_in_imag_V_addr/9 "/>
</bind>
</comp>

<comp id="796" class="1004" name="grp_access_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="2" slack="0"/>
<pin id="798" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="799" dir="0" index="2" bw="0" slack="0"/>
<pin id="801" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="802" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="803" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="800" dir="1" index="3" bw="32" slack="0"/>
<pin id="804" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_real_V_26/9 a_real_V_27/9 "/>
</bind>
</comp>

<comp id="806" class="1004" name="grp_access_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="2" slack="0"/>
<pin id="808" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="809" dir="0" index="2" bw="0" slack="0"/>
<pin id="811" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="812" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="813" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="810" dir="1" index="3" bw="32" slack="0"/>
<pin id="814" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_imag_V_19/9 a_imag_V_20/9 "/>
</bind>
</comp>

<comp id="816" class="1004" name="o1_in_real_V_4_addr_gep_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="818" dir="0" index="1" bw="1" slack="0"/>
<pin id="819" dir="0" index="2" bw="1" slack="0"/>
<pin id="820" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o1_in_real_V_4_addr/9 "/>
</bind>
</comp>

<comp id="823" class="1004" name="o1_in_imag_V_4_addr_gep_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="825" dir="0" index="1" bw="1" slack="0"/>
<pin id="826" dir="0" index="2" bw="1" slack="0"/>
<pin id="827" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o1_in_imag_V_4_addr/9 "/>
</bind>
</comp>

<comp id="830" class="1004" name="grp_access_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="2" slack="0"/>
<pin id="832" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="833" dir="0" index="2" bw="0" slack="0"/>
<pin id="835" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="836" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="837" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="834" dir="1" index="3" bw="32" slack="0"/>
<pin id="838" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_real_V_17/9 b_real_V_18/9 "/>
</bind>
</comp>

<comp id="840" class="1004" name="grp_access_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="2" slack="0"/>
<pin id="842" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="843" dir="0" index="2" bw="0" slack="0"/>
<pin id="845" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="846" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="847" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="844" dir="1" index="3" bw="32" slack="0"/>
<pin id="848" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_imag_V_24/9 b_imag_V_25/9 "/>
</bind>
</comp>

<comp id="850" class="1004" name="o1_in_real_V_addr_1_gep_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="852" dir="0" index="1" bw="1" slack="0"/>
<pin id="853" dir="0" index="2" bw="3" slack="0"/>
<pin id="854" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o1_in_real_V_addr_1/9 "/>
</bind>
</comp>

<comp id="857" class="1004" name="o1_in_imag_V_addr_1_gep_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="859" dir="0" index="1" bw="1" slack="0"/>
<pin id="860" dir="0" index="2" bw="3" slack="0"/>
<pin id="861" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o1_in_imag_V_addr_1/9 "/>
</bind>
</comp>

<comp id="866" class="1004" name="o1_in_real_V_4_addr_1_gep_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="868" dir="0" index="1" bw="1" slack="0"/>
<pin id="869" dir="0" index="2" bw="3" slack="0"/>
<pin id="870" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o1_in_real_V_4_addr_1/9 "/>
</bind>
</comp>

<comp id="873" class="1004" name="o1_in_imag_V_4_addr_1_gep_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="875" dir="0" index="1" bw="1" slack="0"/>
<pin id="876" dir="0" index="2" bw="3" slack="0"/>
<pin id="877" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o1_in_imag_V_4_addr_1/9 "/>
</bind>
</comp>

<comp id="882" class="1004" name="e_in_real_V_addr_gep_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="884" dir="0" index="1" bw="1" slack="0"/>
<pin id="885" dir="0" index="2" bw="1" slack="0"/>
<pin id="886" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_real_V_addr/10 "/>
</bind>
</comp>

<comp id="889" class="1004" name="e_in_imag_V_addr_gep_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="891" dir="0" index="1" bw="1" slack="0"/>
<pin id="892" dir="0" index="2" bw="1" slack="0"/>
<pin id="893" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_imag_V_addr/10 "/>
</bind>
</comp>

<comp id="896" class="1004" name="grp_access_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="0"/>
<pin id="898" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="899" dir="0" index="2" bw="0" slack="0"/>
<pin id="901" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="902" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="903" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="900" dir="1" index="3" bw="32" slack="1"/>
<pin id="904" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_real_V_28/10 b_real_V_19/10 "/>
</bind>
</comp>

<comp id="906" class="1004" name="grp_access_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="0"/>
<pin id="908" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="909" dir="0" index="2" bw="0" slack="0"/>
<pin id="911" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="912" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="913" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="910" dir="1" index="3" bw="32" slack="1"/>
<pin id="914" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_imag_V_23/10 b_imag_V_26/10 "/>
</bind>
</comp>

<comp id="916" class="1004" name="e_in_real_V_addr_1_gep_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="918" dir="0" index="1" bw="1" slack="0"/>
<pin id="919" dir="0" index="2" bw="1" slack="0"/>
<pin id="920" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_real_V_addr_1/10 "/>
</bind>
</comp>

<comp id="923" class="1004" name="e_in_imag_V_addr_1_gep_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="925" dir="0" index="1" bw="1" slack="0"/>
<pin id="926" dir="0" index="2" bw="1" slack="0"/>
<pin id="927" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_imag_V_addr_1/10 "/>
</bind>
</comp>

<comp id="932" class="1004" name="e_in_real_V_8_addr_gep_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="934" dir="0" index="1" bw="1" slack="0"/>
<pin id="935" dir="0" index="2" bw="1" slack="0"/>
<pin id="936" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_real_V_8_addr/10 "/>
</bind>
</comp>

<comp id="939" class="1004" name="e_in_imag_V_8_addr_gep_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="941" dir="0" index="1" bw="1" slack="0"/>
<pin id="942" dir="0" index="2" bw="1" slack="0"/>
<pin id="943" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_imag_V_8_addr/10 "/>
</bind>
</comp>

<comp id="946" class="1004" name="grp_access_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="0"/>
<pin id="948" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="949" dir="0" index="2" bw="0" slack="0"/>
<pin id="951" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="952" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="953" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="950" dir="1" index="3" bw="32" slack="1"/>
<pin id="954" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_real_V_29/10 b_real_V_20/10 "/>
</bind>
</comp>

<comp id="956" class="1004" name="grp_access_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="0"/>
<pin id="958" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="959" dir="0" index="2" bw="0" slack="0"/>
<pin id="961" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="962" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="963" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="960" dir="1" index="3" bw="32" slack="1"/>
<pin id="964" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_imag_V_24/10 b_imag_V_27/10 "/>
</bind>
</comp>

<comp id="966" class="1004" name="e_in_real_V_8_addr_1_gep_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="968" dir="0" index="1" bw="1" slack="0"/>
<pin id="969" dir="0" index="2" bw="1" slack="0"/>
<pin id="970" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_real_V_8_addr_1/10 "/>
</bind>
</comp>

<comp id="973" class="1004" name="e_in_imag_V_8_addr_1_gep_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="975" dir="0" index="1" bw="1" slack="0"/>
<pin id="976" dir="0" index="2" bw="1" slack="0"/>
<pin id="977" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_imag_V_8_addr_1/10 "/>
</bind>
</comp>

<comp id="982" class="1004" name="o2_in_real_V_addr_gep_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="984" dir="0" index="1" bw="1" slack="0"/>
<pin id="985" dir="0" index="2" bw="1" slack="0"/>
<pin id="986" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_in_real_V_addr/11 "/>
</bind>
</comp>

<comp id="989" class="1004" name="o2_in_imag_V_addr_gep_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="991" dir="0" index="1" bw="1" slack="0"/>
<pin id="992" dir="0" index="2" bw="1" slack="0"/>
<pin id="993" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_in_imag_V_addr/11 "/>
</bind>
</comp>

<comp id="996" class="1004" name="grp_access_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="2" slack="0"/>
<pin id="998" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="999" dir="0" index="2" bw="0" slack="0"/>
<pin id="1001" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="1002" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1003" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1000" dir="1" index="3" bw="32" slack="0"/>
<pin id="1004" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_real_V_33/11 a_real_V_34/11 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="grp_access_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="2" slack="0"/>
<pin id="1008" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1009" dir="0" index="2" bw="0" slack="0"/>
<pin id="1011" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="1012" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1013" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1010" dir="1" index="3" bw="32" slack="0"/>
<pin id="1014" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_imag_V_28/11 a_imag_V_29/11 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="o2_in_real_V_4_addr_gep_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1018" dir="0" index="1" bw="1" slack="0"/>
<pin id="1019" dir="0" index="2" bw="1" slack="0"/>
<pin id="1020" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_in_real_V_4_addr/11 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="o2_in_imag_V_4_addr_gep_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1025" dir="0" index="1" bw="1" slack="0"/>
<pin id="1026" dir="0" index="2" bw="1" slack="0"/>
<pin id="1027" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_in_imag_V_4_addr/11 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="grp_access_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="2" slack="0"/>
<pin id="1032" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1033" dir="0" index="2" bw="0" slack="0"/>
<pin id="1035" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="1036" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1037" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1034" dir="1" index="3" bw="32" slack="0"/>
<pin id="1038" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_real_V_22/11 b_real_V_23/11 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="grp_access_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="2" slack="0"/>
<pin id="1042" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1043" dir="0" index="2" bw="0" slack="0"/>
<pin id="1045" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="1046" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1047" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="1044" dir="1" index="3" bw="32" slack="0"/>
<pin id="1048" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_imag_V_30/11 b_imag_V_31/11 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="o2_in_real_V_addr_1_gep_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1052" dir="0" index="1" bw="1" slack="0"/>
<pin id="1053" dir="0" index="2" bw="3" slack="0"/>
<pin id="1054" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_in_real_V_addr_1/11 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="o2_in_imag_V_addr_1_gep_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1059" dir="0" index="1" bw="1" slack="0"/>
<pin id="1060" dir="0" index="2" bw="3" slack="0"/>
<pin id="1061" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_in_imag_V_addr_1/11 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="o2_in_real_V_4_addr_1_gep_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1068" dir="0" index="1" bw="1" slack="0"/>
<pin id="1069" dir="0" index="2" bw="3" slack="0"/>
<pin id="1070" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_in_real_V_4_addr_1/11 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="o2_in_imag_V_4_addr_1_gep_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1075" dir="0" index="1" bw="1" slack="0"/>
<pin id="1076" dir="0" index="2" bw="3" slack="0"/>
<pin id="1077" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o2_in_imag_V_4_addr_1/11 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="0" slack="0"/>
<pin id="1084" dir="0" index="1" bw="32" slack="0"/>
<pin id="1085" dir="0" index="2" bw="32" slack="0"/>
<pin id="1086" dir="0" index="3" bw="32" slack="0"/>
<pin id="1087" dir="0" index="4" bw="32" slack="0"/>
<pin id="1088" dir="0" index="5" bw="32" slack="0"/>
<pin id="1089" dir="0" index="6" bw="32" slack="0"/>
<pin id="1090" dir="0" index="7" bw="32" slack="0"/>
<pin id="1091" dir="0" index="8" bw="32" slack="0"/>
<pin id="1092" dir="0" index="9" bw="32" slack="0"/>
<pin id="1093" dir="0" index="10" bw="32" slack="0"/>
<pin id="1094" dir="0" index="11" bw="32" slack="0"/>
<pin id="1095" dir="0" index="12" bw="32" slack="0"/>
<pin id="1096" dir="0" index="13" bw="32" slack="0"/>
<pin id="1097" dir="0" index="14" bw="32" slack="0"/>
<pin id="1098" dir="0" index="15" bw="32" slack="0"/>
<pin id="1099" dir="0" index="16" bw="32" slack="0"/>
<pin id="1100" dir="0" index="17" bw="32" slack="0"/>
<pin id="1101" dir="0" index="18" bw="32" slack="0"/>
<pin id="1102" dir="0" index="19" bw="32" slack="0"/>
<pin id="1103" dir="0" index="20" bw="32" slack="0"/>
<pin id="1104" dir="0" index="21" bw="32" slack="0"/>
<pin id="1105" dir="0" index="22" bw="32" slack="0"/>
<pin id="1106" dir="0" index="23" bw="32" slack="0"/>
<pin id="1107" dir="0" index="24" bw="32" slack="0"/>
<pin id="1108" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="grp_fft_16pt_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="0" slack="0"/>
<pin id="1136" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1137" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="1138" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="1139" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="1140" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1141" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="1142" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="1143" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="1144" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="1145" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="1146" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="1147" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="1148" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="1149" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="1150" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="1151" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="1152" dir="0" index="17" bw="18" slack="0"/>
<pin id="1153" dir="0" index="18" bw="18" slack="0"/>
<pin id="1154" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln219/4 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="0" slack="0"/>
<pin id="1160" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1161" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="1162" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="1163" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="1164" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1165" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="1166" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="1167" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="1168" dir="0" index="9" bw="32" slack="0"/>
<pin id="1169" dir="0" index="10" bw="32" slack="0"/>
<pin id="1170" dir="0" index="11" bw="32" slack="0"/>
<pin id="1171" dir="0" index="12" bw="32" slack="0"/>
<pin id="1172" dir="0" index="13" bw="32" slack="0"/>
<pin id="1173" dir="0" index="14" bw="32" slack="0"/>
<pin id="1174" dir="0" index="15" bw="32" slack="0"/>
<pin id="1175" dir="0" index="16" bw="32" slack="0"/>
<pin id="1176" dir="0" index="17" bw="32" slack="0"/>
<pin id="1177" dir="0" index="18" bw="32" slack="0"/>
<pin id="1178" dir="0" index="19" bw="32" slack="0"/>
<pin id="1179" dir="0" index="20" bw="32" slack="0"/>
<pin id="1180" dir="0" index="21" bw="32" slack="0"/>
<pin id="1181" dir="0" index="22" bw="32" slack="0"/>
<pin id="1182" dir="0" index="23" bw="32" slack="0"/>
<pin id="1183" dir="0" index="24" bw="32" slack="0"/>
<pin id="1184" dir="0" index="25" bw="32" slack="0"/>
<pin id="1185" dir="0" index="26" bw="32" slack="0"/>
<pin id="1186" dir="0" index="27" bw="32" slack="0"/>
<pin id="1187" dir="0" index="28" bw="32" slack="0"/>
<pin id="1188" dir="0" index="29" bw="32" slack="0"/>
<pin id="1189" dir="0" index="30" bw="32" slack="0"/>
<pin id="1190" dir="0" index="31" bw="32" slack="0"/>
<pin id="1191" dir="0" index="32" bw="32" slack="0"/>
<pin id="1192" dir="0" index="33" bw="32" slack="0"/>
<pin id="1193" dir="0" index="34" bw="32" slack="0"/>
<pin id="1194" dir="0" index="35" bw="32" slack="0"/>
<pin id="1195" dir="0" index="36" bw="32" slack="0"/>
<pin id="1196" dir="0" index="37" bw="32" slack="0"/>
<pin id="1197" dir="0" index="38" bw="32" slack="0"/>
<pin id="1198" dir="0" index="39" bw="32" slack="0"/>
<pin id="1199" dir="0" index="40" bw="32" slack="0"/>
<pin id="1200" dir="1" index="41" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="0" slack="0"/>
<pin id="1236" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1237" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="1238" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="1239" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="1240" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1241" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="1242" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="1243" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="1244" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="0" slack="0"/>
<pin id="1248" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1249" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="1250" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="1251" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="1252" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1253" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="1254" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="1255" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="1256" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="0" slack="0"/>
<pin id="1260" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1261" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="1262" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="1263" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="1264" dir="0" index="5" bw="32" slack="0"/>
<pin id="1265" dir="0" index="6" bw="32" slack="0"/>
<pin id="1266" dir="0" index="7" bw="32" slack="0"/>
<pin id="1267" dir="0" index="8" bw="32" slack="0"/>
<pin id="1268" dir="0" index="9" bw="32" slack="0"/>
<pin id="1269" dir="0" index="10" bw="32" slack="0"/>
<pin id="1270" dir="0" index="11" bw="32" slack="0"/>
<pin id="1271" dir="0" index="12" bw="32" slack="0"/>
<pin id="1272" dir="0" index="13" bw="32" slack="0"/>
<pin id="1273" dir="0" index="14" bw="32" slack="0"/>
<pin id="1274" dir="0" index="15" bw="32" slack="0"/>
<pin id="1275" dir="0" index="16" bw="32" slack="0"/>
<pin id="1276" dir="0" index="17" bw="32" slack="0"/>
<pin id="1277" dir="0" index="18" bw="32" slack="0"/>
<pin id="1278" dir="0" index="19" bw="32" slack="0"/>
<pin id="1279" dir="0" index="20" bw="32" slack="0"/>
<pin id="1280" dir="0" index="21" bw="18" slack="0"/>
<pin id="1281" dir="0" index="22" bw="18" slack="0"/>
<pin id="1282" dir="1" index="23" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln813/10 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="0" slack="0"/>
<pin id="1288" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1289" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="1290" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="1291" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="1292" dir="0" index="5" bw="32" slack="0"/>
<pin id="1293" dir="0" index="6" bw="32" slack="0"/>
<pin id="1294" dir="0" index="7" bw="32" slack="0"/>
<pin id="1295" dir="0" index="8" bw="32" slack="0"/>
<pin id="1296" dir="0" index="9" bw="32" slack="0"/>
<pin id="1297" dir="0" index="10" bw="32" slack="0"/>
<pin id="1298" dir="0" index="11" bw="32" slack="0"/>
<pin id="1299" dir="0" index="12" bw="32" slack="0"/>
<pin id="1300" dir="0" index="13" bw="32" slack="0"/>
<pin id="1301" dir="0" index="14" bw="32" slack="0"/>
<pin id="1302" dir="0" index="15" bw="32" slack="0"/>
<pin id="1303" dir="0" index="16" bw="32" slack="0"/>
<pin id="1304" dir="0" index="17" bw="32" slack="0"/>
<pin id="1305" dir="0" index="18" bw="32" slack="0"/>
<pin id="1306" dir="0" index="19" bw="32" slack="0"/>
<pin id="1307" dir="0" index="20" bw="32" slack="0"/>
<pin id="1308" dir="0" index="21" bw="18" slack="0"/>
<pin id="1309" dir="0" index="22" bw="18" slack="0"/>
<pin id="1310" dir="1" index="23" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln813/12 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="0" slack="0"/>
<pin id="1316" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1317" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="1318" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="1319" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="1320" dir="0" index="5" bw="32" slack="0"/>
<pin id="1321" dir="0" index="6" bw="32" slack="0"/>
<pin id="1322" dir="0" index="7" bw="32" slack="0"/>
<pin id="1323" dir="0" index="8" bw="32" slack="0"/>
<pin id="1324" dir="0" index="9" bw="32" slack="0"/>
<pin id="1325" dir="0" index="10" bw="32" slack="0"/>
<pin id="1326" dir="0" index="11" bw="32" slack="0"/>
<pin id="1327" dir="0" index="12" bw="32" slack="0"/>
<pin id="1328" dir="0" index="13" bw="32" slack="0"/>
<pin id="1329" dir="0" index="14" bw="32" slack="0"/>
<pin id="1330" dir="0" index="15" bw="32" slack="0"/>
<pin id="1331" dir="0" index="16" bw="32" slack="0"/>
<pin id="1332" dir="0" index="17" bw="32" slack="0"/>
<pin id="1333" dir="0" index="18" bw="32" slack="0"/>
<pin id="1334" dir="0" index="19" bw="32" slack="0"/>
<pin id="1335" dir="0" index="20" bw="32" slack="0"/>
<pin id="1336" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="1337" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="1338" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="1339" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="1340" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="1341" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="1342" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="1343" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="1344" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="1345" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="1346" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="1347" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="1348" dir="0" index="33" bw="18" slack="0"/>
<pin id="1349" dir="0" index="34" bw="18" slack="0"/>
<pin id="1350" dir="1" index="35" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/14 "/>
</bind>
</comp>

<comp id="1370" class="1004" name="r_real_V_55_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="32" slack="1"/>
<pin id="1372" dir="0" index="1" bw="32" slack="1"/>
<pin id="1373" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_real_V_55/10 "/>
</bind>
</comp>

<comp id="1374" class="1004" name="r_imag_V_65_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="32" slack="1"/>
<pin id="1376" dir="0" index="1" bw="32" slack="1"/>
<pin id="1377" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_imag_V_65/10 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="r_real_V_56_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="32" slack="1"/>
<pin id="1380" dir="0" index="1" bw="32" slack="1"/>
<pin id="1381" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_real_V_56/10 "/>
</bind>
</comp>

<comp id="1382" class="1004" name="r_imag_V_66_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="32" slack="1"/>
<pin id="1384" dir="0" index="1" bw="32" slack="1"/>
<pin id="1385" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_imag_V_66/10 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="r_real_V_57_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="32" slack="1"/>
<pin id="1388" dir="0" index="1" bw="32" slack="1"/>
<pin id="1389" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_real_V_57/10 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="r_imag_V_67_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="32" slack="1"/>
<pin id="1392" dir="0" index="1" bw="32" slack="1"/>
<pin id="1393" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_imag_V_67/10 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="r_real_V_58_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="32" slack="1"/>
<pin id="1396" dir="0" index="1" bw="32" slack="1"/>
<pin id="1397" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_real_V_58/10 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="r_imag_V_68_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="32" slack="1"/>
<pin id="1400" dir="0" index="1" bw="32" slack="1"/>
<pin id="1401" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_imag_V_68/10 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="r_real_V_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="32" slack="0"/>
<pin id="1404" dir="0" index="1" bw="32" slack="0"/>
<pin id="1405" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_real_V/10 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="r_imag_V_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="32" slack="0"/>
<pin id="1411" dir="0" index="1" bw="32" slack="0"/>
<pin id="1412" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_imag_V/10 "/>
</bind>
</comp>

<comp id="1416" class="1004" name="r_real_V_32_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="32" slack="0"/>
<pin id="1418" dir="0" index="1" bw="32" slack="0"/>
<pin id="1419" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_real_V_32/10 "/>
</bind>
</comp>

<comp id="1423" class="1004" name="r_imag_V_45_fu_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="32" slack="0"/>
<pin id="1425" dir="0" index="1" bw="32" slack="0"/>
<pin id="1426" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_imag_V_45/10 "/>
</bind>
</comp>

<comp id="1430" class="1004" name="r_real_V_33_fu_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="32" slack="0"/>
<pin id="1432" dir="0" index="1" bw="32" slack="0"/>
<pin id="1433" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_real_V_33/10 "/>
</bind>
</comp>

<comp id="1437" class="1004" name="r_imag_V_46_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="32" slack="0"/>
<pin id="1439" dir="0" index="1" bw="32" slack="0"/>
<pin id="1440" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_imag_V_46/10 "/>
</bind>
</comp>

<comp id="1444" class="1004" name="r_real_V_34_fu_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="32" slack="0"/>
<pin id="1446" dir="0" index="1" bw="32" slack="0"/>
<pin id="1447" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_real_V_34/10 "/>
</bind>
</comp>

<comp id="1451" class="1004" name="r_imag_V_47_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="32" slack="0"/>
<pin id="1453" dir="0" index="1" bw="32" slack="0"/>
<pin id="1454" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_imag_V_47/10 "/>
</bind>
</comp>

<comp id="1458" class="1004" name="r_real_V_59_fu_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="32" slack="0"/>
<pin id="1460" dir="0" index="1" bw="32" slack="0"/>
<pin id="1461" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_real_V_59/10 "/>
</bind>
</comp>

<comp id="1465" class="1004" name="r_imag_V_69_fu_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="32" slack="0"/>
<pin id="1467" dir="0" index="1" bw="32" slack="0"/>
<pin id="1468" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_imag_V_69/10 "/>
</bind>
</comp>

<comp id="1472" class="1004" name="r_real_V_60_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="32" slack="0"/>
<pin id="1474" dir="0" index="1" bw="32" slack="0"/>
<pin id="1475" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_real_V_60/10 "/>
</bind>
</comp>

<comp id="1479" class="1004" name="r_imag_V_70_fu_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="32" slack="0"/>
<pin id="1481" dir="0" index="1" bw="32" slack="0"/>
<pin id="1482" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_imag_V_70/10 "/>
</bind>
</comp>

<comp id="1486" class="1004" name="r_real_V_61_fu_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="32" slack="0"/>
<pin id="1488" dir="0" index="1" bw="32" slack="0"/>
<pin id="1489" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_real_V_61/10 "/>
</bind>
</comp>

<comp id="1493" class="1004" name="r_imag_V_71_fu_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="32" slack="0"/>
<pin id="1495" dir="0" index="1" bw="32" slack="0"/>
<pin id="1496" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_imag_V_71/10 "/>
</bind>
</comp>

<comp id="1500" class="1004" name="r_real_V_62_fu_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="32" slack="0"/>
<pin id="1502" dir="0" index="1" bw="32" slack="0"/>
<pin id="1503" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_real_V_62/10 "/>
</bind>
</comp>

<comp id="1507" class="1004" name="r_imag_V_72_fu_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="32" slack="0"/>
<pin id="1509" dir="0" index="1" bw="32" slack="0"/>
<pin id="1510" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_imag_V_72/10 "/>
</bind>
</comp>

<comp id="1514" class="1004" name="r_real_V_63_fu_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="32" slack="1"/>
<pin id="1516" dir="0" index="1" bw="32" slack="1"/>
<pin id="1517" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_real_V_63/12 "/>
</bind>
</comp>

<comp id="1518" class="1004" name="r_imag_V_73_fu_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="32" slack="1"/>
<pin id="1520" dir="0" index="1" bw="32" slack="1"/>
<pin id="1521" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_imag_V_73/12 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="r_real_V_64_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="32" slack="1"/>
<pin id="1524" dir="0" index="1" bw="32" slack="1"/>
<pin id="1525" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_real_V_64/12 "/>
</bind>
</comp>

<comp id="1526" class="1004" name="r_imag_V_74_fu_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="32" slack="1"/>
<pin id="1528" dir="0" index="1" bw="32" slack="1"/>
<pin id="1529" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_imag_V_74/12 "/>
</bind>
</comp>

<comp id="1530" class="1004" name="r_real_V_65_fu_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="32" slack="1"/>
<pin id="1532" dir="0" index="1" bw="32" slack="1"/>
<pin id="1533" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_real_V_65/12 "/>
</bind>
</comp>

<comp id="1534" class="1004" name="r_imag_V_75_fu_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="32" slack="1"/>
<pin id="1536" dir="0" index="1" bw="32" slack="1"/>
<pin id="1537" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_imag_V_75/12 "/>
</bind>
</comp>

<comp id="1538" class="1004" name="r_real_V_66_fu_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="32" slack="1"/>
<pin id="1540" dir="0" index="1" bw="32" slack="1"/>
<pin id="1541" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_real_V_66/12 "/>
</bind>
</comp>

<comp id="1542" class="1004" name="r_imag_V_76_fu_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="32" slack="1"/>
<pin id="1544" dir="0" index="1" bw="32" slack="1"/>
<pin id="1545" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_imag_V_76/12 "/>
</bind>
</comp>

<comp id="1546" class="1004" name="r_real_V_47_fu_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="32" slack="0"/>
<pin id="1548" dir="0" index="1" bw="32" slack="0"/>
<pin id="1549" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_real_V_47/12 "/>
</bind>
</comp>

<comp id="1553" class="1004" name="r_imag_V_56_fu_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="32" slack="0"/>
<pin id="1555" dir="0" index="1" bw="32" slack="0"/>
<pin id="1556" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_imag_V_56/12 "/>
</bind>
</comp>

<comp id="1560" class="1004" name="r_real_V_48_fu_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="32" slack="0"/>
<pin id="1562" dir="0" index="1" bw="32" slack="0"/>
<pin id="1563" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_real_V_48/12 "/>
</bind>
</comp>

<comp id="1567" class="1004" name="r_imag_V_58_fu_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="32" slack="0"/>
<pin id="1569" dir="0" index="1" bw="32" slack="0"/>
<pin id="1570" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_imag_V_58/12 "/>
</bind>
</comp>

<comp id="1574" class="1004" name="r_real_V_49_fu_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="32" slack="0"/>
<pin id="1576" dir="0" index="1" bw="32" slack="0"/>
<pin id="1577" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_real_V_49/12 "/>
</bind>
</comp>

<comp id="1581" class="1004" name="r_imag_V_59_fu_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="32" slack="0"/>
<pin id="1583" dir="0" index="1" bw="32" slack="0"/>
<pin id="1584" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_imag_V_59/12 "/>
</bind>
</comp>

<comp id="1588" class="1004" name="r_real_V_50_fu_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="32" slack="0"/>
<pin id="1590" dir="0" index="1" bw="32" slack="0"/>
<pin id="1591" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_real_V_50/12 "/>
</bind>
</comp>

<comp id="1595" class="1004" name="r_imag_V_60_fu_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="32" slack="0"/>
<pin id="1597" dir="0" index="1" bw="32" slack="0"/>
<pin id="1598" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_imag_V_60/12 "/>
</bind>
</comp>

<comp id="1602" class="1004" name="r_real_V_67_fu_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="32" slack="0"/>
<pin id="1604" dir="0" index="1" bw="32" slack="0"/>
<pin id="1605" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_real_V_67/12 "/>
</bind>
</comp>

<comp id="1609" class="1004" name="r_imag_V_77_fu_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="32" slack="0"/>
<pin id="1611" dir="0" index="1" bw="32" slack="0"/>
<pin id="1612" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_imag_V_77/12 "/>
</bind>
</comp>

<comp id="1616" class="1004" name="r_real_V_68_fu_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="32" slack="0"/>
<pin id="1618" dir="0" index="1" bw="32" slack="0"/>
<pin id="1619" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_real_V_68/12 "/>
</bind>
</comp>

<comp id="1623" class="1004" name="r_imag_V_78_fu_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="32" slack="0"/>
<pin id="1625" dir="0" index="1" bw="32" slack="0"/>
<pin id="1626" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_imag_V_78/12 "/>
</bind>
</comp>

<comp id="1630" class="1004" name="r_real_V_69_fu_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="32" slack="0"/>
<pin id="1632" dir="0" index="1" bw="32" slack="0"/>
<pin id="1633" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_real_V_69/12 "/>
</bind>
</comp>

<comp id="1637" class="1004" name="r_imag_V_79_fu_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="32" slack="0"/>
<pin id="1639" dir="0" index="1" bw="32" slack="0"/>
<pin id="1640" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_imag_V_79/12 "/>
</bind>
</comp>

<comp id="1644" class="1004" name="r_real_V_70_fu_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="32" slack="0"/>
<pin id="1646" dir="0" index="1" bw="32" slack="0"/>
<pin id="1647" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_real_V_70/12 "/>
</bind>
</comp>

<comp id="1651" class="1004" name="r_imag_V_80_fu_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="32" slack="0"/>
<pin id="1653" dir="0" index="1" bw="32" slack="0"/>
<pin id="1654" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_imag_V_80/12 "/>
</bind>
</comp>

<comp id="1658" class="1005" name="in_real_0_addr_reg_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="2" slack="1"/>
<pin id="1660" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_real_0_addr "/>
</bind>
</comp>

<comp id="1663" class="1005" name="in_real_1_addr_reg_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="2" slack="1"/>
<pin id="1665" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_real_1_addr "/>
</bind>
</comp>

<comp id="1668" class="1005" name="in_real_2_addr_reg_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="2" slack="1"/>
<pin id="1670" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_real_2_addr "/>
</bind>
</comp>

<comp id="1673" class="1005" name="in_real_3_addr_reg_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="2" slack="1"/>
<pin id="1675" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_real_3_addr "/>
</bind>
</comp>

<comp id="1678" class="1005" name="in_real_4_addr_reg_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="2" slack="1"/>
<pin id="1680" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_real_4_addr "/>
</bind>
</comp>

<comp id="1683" class="1005" name="in_real_5_addr_reg_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="2" slack="1"/>
<pin id="1685" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_real_5_addr "/>
</bind>
</comp>

<comp id="1688" class="1005" name="in_real_6_addr_reg_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="2" slack="1"/>
<pin id="1690" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_real_6_addr "/>
</bind>
</comp>

<comp id="1693" class="1005" name="in_real_7_addr_reg_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="2" slack="1"/>
<pin id="1695" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_real_7_addr "/>
</bind>
</comp>

<comp id="1698" class="1005" name="in_imag_0_addr_reg_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="2" slack="1"/>
<pin id="1700" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_0_addr "/>
</bind>
</comp>

<comp id="1703" class="1005" name="in_imag_1_addr_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="2" slack="1"/>
<pin id="1705" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_1_addr "/>
</bind>
</comp>

<comp id="1708" class="1005" name="in_imag_2_addr_reg_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="2" slack="1"/>
<pin id="1710" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_2_addr "/>
</bind>
</comp>

<comp id="1713" class="1005" name="in_imag_3_addr_reg_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="2" slack="1"/>
<pin id="1715" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_3_addr "/>
</bind>
</comp>

<comp id="1718" class="1005" name="in_imag_4_addr_reg_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="2" slack="1"/>
<pin id="1720" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_4_addr "/>
</bind>
</comp>

<comp id="1723" class="1005" name="in_imag_5_addr_reg_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="2" slack="1"/>
<pin id="1725" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_5_addr "/>
</bind>
</comp>

<comp id="1728" class="1005" name="in_imag_6_addr_reg_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="2" slack="1"/>
<pin id="1730" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_6_addr "/>
</bind>
</comp>

<comp id="1733" class="1005" name="in_imag_7_addr_reg_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="2" slack="1"/>
<pin id="1735" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_7_addr "/>
</bind>
</comp>

<comp id="1738" class="1005" name="in_real_0_addr_2_reg_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="2" slack="1"/>
<pin id="1740" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_real_0_addr_2 "/>
</bind>
</comp>

<comp id="1743" class="1005" name="in_real_1_addr_2_reg_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="2" slack="1"/>
<pin id="1745" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_real_1_addr_2 "/>
</bind>
</comp>

<comp id="1748" class="1005" name="in_real_2_addr_2_reg_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="2" slack="1"/>
<pin id="1750" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_real_2_addr_2 "/>
</bind>
</comp>

<comp id="1753" class="1005" name="in_real_3_addr_2_reg_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="2" slack="1"/>
<pin id="1755" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_real_3_addr_2 "/>
</bind>
</comp>

<comp id="1758" class="1005" name="in_real_4_addr_2_reg_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="2" slack="1"/>
<pin id="1760" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_real_4_addr_2 "/>
</bind>
</comp>

<comp id="1763" class="1005" name="in_real_5_addr_2_reg_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="2" slack="1"/>
<pin id="1765" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_real_5_addr_2 "/>
</bind>
</comp>

<comp id="1768" class="1005" name="in_real_6_addr_2_reg_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="2" slack="1"/>
<pin id="1770" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_real_6_addr_2 "/>
</bind>
</comp>

<comp id="1773" class="1005" name="in_real_7_addr_2_reg_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="2" slack="1"/>
<pin id="1775" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_real_7_addr_2 "/>
</bind>
</comp>

<comp id="1778" class="1005" name="in_imag_0_addr_2_reg_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="2" slack="1"/>
<pin id="1780" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_0_addr_2 "/>
</bind>
</comp>

<comp id="1783" class="1005" name="in_imag_1_addr_2_reg_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="2" slack="1"/>
<pin id="1785" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_1_addr_2 "/>
</bind>
</comp>

<comp id="1788" class="1005" name="in_imag_2_addr_2_reg_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="2" slack="1"/>
<pin id="1790" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_2_addr_2 "/>
</bind>
</comp>

<comp id="1793" class="1005" name="in_imag_3_addr_2_reg_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="2" slack="1"/>
<pin id="1795" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_3_addr_2 "/>
</bind>
</comp>

<comp id="1798" class="1005" name="in_imag_4_addr_2_reg_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="2" slack="1"/>
<pin id="1800" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_4_addr_2 "/>
</bind>
</comp>

<comp id="1803" class="1005" name="in_imag_5_addr_2_reg_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="2" slack="1"/>
<pin id="1805" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_5_addr_2 "/>
</bind>
</comp>

<comp id="1808" class="1005" name="in_imag_6_addr_2_reg_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="2" slack="1"/>
<pin id="1810" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_6_addr_2 "/>
</bind>
</comp>

<comp id="1813" class="1005" name="in_imag_7_addr_2_reg_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="2" slack="1"/>
<pin id="1815" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_7_addr_2 "/>
</bind>
</comp>

<comp id="1818" class="1005" name="in_real_0_load_reg_1818">
<pin_list>
<pin id="1819" dir="0" index="0" bw="32" slack="1"/>
<pin id="1820" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_real_0_load "/>
</bind>
</comp>

<comp id="1823" class="1005" name="in_real_1_load_reg_1823">
<pin_list>
<pin id="1824" dir="0" index="0" bw="32" slack="1"/>
<pin id="1825" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_real_1_load "/>
</bind>
</comp>

<comp id="1828" class="1005" name="in_real_2_load_reg_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="32" slack="1"/>
<pin id="1830" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_real_2_load "/>
</bind>
</comp>

<comp id="1833" class="1005" name="in_real_3_load_reg_1833">
<pin_list>
<pin id="1834" dir="0" index="0" bw="32" slack="1"/>
<pin id="1835" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_real_3_load "/>
</bind>
</comp>

<comp id="1838" class="1005" name="in_real_4_load_reg_1838">
<pin_list>
<pin id="1839" dir="0" index="0" bw="32" slack="1"/>
<pin id="1840" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_real_4_load "/>
</bind>
</comp>

<comp id="1843" class="1005" name="in_real_5_load_reg_1843">
<pin_list>
<pin id="1844" dir="0" index="0" bw="32" slack="1"/>
<pin id="1845" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_real_5_load "/>
</bind>
</comp>

<comp id="1848" class="1005" name="in_real_6_load_reg_1848">
<pin_list>
<pin id="1849" dir="0" index="0" bw="32" slack="1"/>
<pin id="1850" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_real_6_load "/>
</bind>
</comp>

<comp id="1853" class="1005" name="in_real_7_load_reg_1853">
<pin_list>
<pin id="1854" dir="0" index="0" bw="32" slack="1"/>
<pin id="1855" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_real_7_load "/>
</bind>
</comp>

<comp id="1858" class="1005" name="in_imag_0_load_reg_1858">
<pin_list>
<pin id="1859" dir="0" index="0" bw="32" slack="1"/>
<pin id="1860" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_0_load "/>
</bind>
</comp>

<comp id="1863" class="1005" name="in_imag_1_load_reg_1863">
<pin_list>
<pin id="1864" dir="0" index="0" bw="32" slack="1"/>
<pin id="1865" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_1_load "/>
</bind>
</comp>

<comp id="1868" class="1005" name="in_imag_2_load_reg_1868">
<pin_list>
<pin id="1869" dir="0" index="0" bw="32" slack="1"/>
<pin id="1870" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_2_load "/>
</bind>
</comp>

<comp id="1873" class="1005" name="in_imag_3_load_reg_1873">
<pin_list>
<pin id="1874" dir="0" index="0" bw="32" slack="1"/>
<pin id="1875" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_3_load "/>
</bind>
</comp>

<comp id="1878" class="1005" name="in_imag_4_load_reg_1878">
<pin_list>
<pin id="1879" dir="0" index="0" bw="32" slack="1"/>
<pin id="1880" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_4_load "/>
</bind>
</comp>

<comp id="1883" class="1005" name="in_imag_5_load_reg_1883">
<pin_list>
<pin id="1884" dir="0" index="0" bw="32" slack="1"/>
<pin id="1885" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_5_load "/>
</bind>
</comp>

<comp id="1888" class="1005" name="in_imag_6_load_reg_1888">
<pin_list>
<pin id="1889" dir="0" index="0" bw="32" slack="1"/>
<pin id="1890" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_6_load "/>
</bind>
</comp>

<comp id="1893" class="1005" name="in_imag_7_load_reg_1893">
<pin_list>
<pin id="1894" dir="0" index="0" bw="32" slack="1"/>
<pin id="1895" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_7_load "/>
</bind>
</comp>

<comp id="1898" class="1005" name="in_real_0_load_5_reg_1898">
<pin_list>
<pin id="1899" dir="0" index="0" bw="32" slack="1"/>
<pin id="1900" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_real_0_load_5 "/>
</bind>
</comp>

<comp id="1903" class="1005" name="in_real_1_load_5_reg_1903">
<pin_list>
<pin id="1904" dir="0" index="0" bw="32" slack="1"/>
<pin id="1905" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_real_1_load_5 "/>
</bind>
</comp>

<comp id="1908" class="1005" name="in_real_2_load_5_reg_1908">
<pin_list>
<pin id="1909" dir="0" index="0" bw="32" slack="1"/>
<pin id="1910" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_real_2_load_5 "/>
</bind>
</comp>

<comp id="1913" class="1005" name="in_real_3_load_5_reg_1913">
<pin_list>
<pin id="1914" dir="0" index="0" bw="32" slack="1"/>
<pin id="1915" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_real_3_load_5 "/>
</bind>
</comp>

<comp id="1918" class="1005" name="in_real_4_load_5_reg_1918">
<pin_list>
<pin id="1919" dir="0" index="0" bw="32" slack="1"/>
<pin id="1920" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_real_4_load_5 "/>
</bind>
</comp>

<comp id="1923" class="1005" name="in_real_5_load_5_reg_1923">
<pin_list>
<pin id="1924" dir="0" index="0" bw="32" slack="1"/>
<pin id="1925" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_real_5_load_5 "/>
</bind>
</comp>

<comp id="1928" class="1005" name="in_real_6_load_5_reg_1928">
<pin_list>
<pin id="1929" dir="0" index="0" bw="32" slack="1"/>
<pin id="1930" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_real_6_load_5 "/>
</bind>
</comp>

<comp id="1933" class="1005" name="in_real_7_load_5_reg_1933">
<pin_list>
<pin id="1934" dir="0" index="0" bw="32" slack="1"/>
<pin id="1935" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_real_7_load_5 "/>
</bind>
</comp>

<comp id="1938" class="1005" name="in_imag_0_load_5_reg_1938">
<pin_list>
<pin id="1939" dir="0" index="0" bw="32" slack="1"/>
<pin id="1940" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_0_load_5 "/>
</bind>
</comp>

<comp id="1943" class="1005" name="in_imag_1_load_5_reg_1943">
<pin_list>
<pin id="1944" dir="0" index="0" bw="32" slack="1"/>
<pin id="1945" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_1_load_5 "/>
</bind>
</comp>

<comp id="1948" class="1005" name="in_imag_2_load_5_reg_1948">
<pin_list>
<pin id="1949" dir="0" index="0" bw="32" slack="1"/>
<pin id="1950" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_2_load_5 "/>
</bind>
</comp>

<comp id="1953" class="1005" name="in_imag_3_load_5_reg_1953">
<pin_list>
<pin id="1954" dir="0" index="0" bw="32" slack="1"/>
<pin id="1955" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_3_load_5 "/>
</bind>
</comp>

<comp id="1958" class="1005" name="in_imag_4_load_5_reg_1958">
<pin_list>
<pin id="1959" dir="0" index="0" bw="32" slack="1"/>
<pin id="1960" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_4_load_5 "/>
</bind>
</comp>

<comp id="1963" class="1005" name="in_imag_5_load_5_reg_1963">
<pin_list>
<pin id="1964" dir="0" index="0" bw="32" slack="1"/>
<pin id="1965" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_5_load_5 "/>
</bind>
</comp>

<comp id="1968" class="1005" name="in_imag_6_load_5_reg_1968">
<pin_list>
<pin id="1969" dir="0" index="0" bw="32" slack="1"/>
<pin id="1970" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_6_load_5 "/>
</bind>
</comp>

<comp id="1973" class="1005" name="in_imag_7_load_5_reg_1973">
<pin_list>
<pin id="1974" dir="0" index="0" bw="32" slack="1"/>
<pin id="1975" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_7_load_5 "/>
</bind>
</comp>

<comp id="1978" class="1005" name="e_in_real_V_9_addr_reg_1978">
<pin_list>
<pin id="1979" dir="0" index="0" bw="1" slack="1"/>
<pin id="1980" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="e_in_real_V_9_addr "/>
</bind>
</comp>

<comp id="1983" class="1005" name="e_in_imag_V_9_addr_reg_1983">
<pin_list>
<pin id="1984" dir="0" index="0" bw="1" slack="1"/>
<pin id="1985" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="e_in_imag_V_9_addr "/>
</bind>
</comp>

<comp id="1988" class="1005" name="e_in_real_V_9_addr_1_reg_1988">
<pin_list>
<pin id="1989" dir="0" index="0" bw="1" slack="1"/>
<pin id="1990" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="e_in_real_V_9_addr_1 "/>
</bind>
</comp>

<comp id="1993" class="1005" name="e_in_imag_V_9_addr_1_reg_1993">
<pin_list>
<pin id="1994" dir="0" index="0" bw="1" slack="1"/>
<pin id="1995" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="e_in_imag_V_9_addr_1 "/>
</bind>
</comp>

<comp id="1998" class="1005" name="e_in_real_V_10_addr_reg_1998">
<pin_list>
<pin id="1999" dir="0" index="0" bw="1" slack="1"/>
<pin id="2000" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="e_in_real_V_10_addr "/>
</bind>
</comp>

<comp id="2003" class="1005" name="e_in_imag_V_10_addr_reg_2003">
<pin_list>
<pin id="2004" dir="0" index="0" bw="1" slack="1"/>
<pin id="2005" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="e_in_imag_V_10_addr "/>
</bind>
</comp>

<comp id="2008" class="1005" name="e_in_real_V_10_addr_1_reg_2008">
<pin_list>
<pin id="2009" dir="0" index="0" bw="1" slack="1"/>
<pin id="2010" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="e_in_real_V_10_addr_1 "/>
</bind>
</comp>

<comp id="2013" class="1005" name="e_in_imag_V_10_addr_1_reg_2013">
<pin_list>
<pin id="2014" dir="0" index="0" bw="1" slack="1"/>
<pin id="2015" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="e_in_imag_V_10_addr_1 "/>
</bind>
</comp>

<comp id="2018" class="1005" name="a_real_V_reg_2018">
<pin_list>
<pin id="2019" dir="0" index="0" bw="32" slack="1"/>
<pin id="2020" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_real_V "/>
</bind>
</comp>

<comp id="2024" class="1005" name="a_imag_V_reg_2024">
<pin_list>
<pin id="2025" dir="0" index="0" bw="32" slack="1"/>
<pin id="2026" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_imag_V "/>
</bind>
</comp>

<comp id="2030" class="1005" name="b_real_V_reg_2030">
<pin_list>
<pin id="2031" dir="0" index="0" bw="32" slack="1"/>
<pin id="2032" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_real_V "/>
</bind>
</comp>

<comp id="2036" class="1005" name="b_imag_V_reg_2036">
<pin_list>
<pin id="2037" dir="0" index="0" bw="32" slack="1"/>
<pin id="2038" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_imag_V "/>
</bind>
</comp>

<comp id="2042" class="1005" name="a_real_V_20_reg_2042">
<pin_list>
<pin id="2043" dir="0" index="0" bw="32" slack="1"/>
<pin id="2044" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_real_V_20 "/>
</bind>
</comp>

<comp id="2048" class="1005" name="a_imag_V_13_reg_2048">
<pin_list>
<pin id="2049" dir="0" index="0" bw="32" slack="1"/>
<pin id="2050" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_imag_V_13 "/>
</bind>
</comp>

<comp id="2054" class="1005" name="b_real_V_11_reg_2054">
<pin_list>
<pin id="2055" dir="0" index="0" bw="32" slack="1"/>
<pin id="2056" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_real_V_11 "/>
</bind>
</comp>

<comp id="2060" class="1005" name="b_imag_V_19_reg_2060">
<pin_list>
<pin id="2061" dir="0" index="0" bw="32" slack="1"/>
<pin id="2062" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_imag_V_19 "/>
</bind>
</comp>

<comp id="2066" class="1005" name="o1_in_real_V_addr_reg_2066">
<pin_list>
<pin id="2067" dir="0" index="0" bw="2" slack="1"/>
<pin id="2068" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o1_in_real_V_addr "/>
</bind>
</comp>

<comp id="2071" class="1005" name="o1_in_imag_V_addr_reg_2071">
<pin_list>
<pin id="2072" dir="0" index="0" bw="2" slack="1"/>
<pin id="2073" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o1_in_imag_V_addr "/>
</bind>
</comp>

<comp id="2076" class="1005" name="o1_in_real_V_4_addr_reg_2076">
<pin_list>
<pin id="2077" dir="0" index="0" bw="2" slack="1"/>
<pin id="2078" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o1_in_real_V_4_addr "/>
</bind>
</comp>

<comp id="2081" class="1005" name="o1_in_imag_V_4_addr_reg_2081">
<pin_list>
<pin id="2082" dir="0" index="0" bw="2" slack="1"/>
<pin id="2083" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o1_in_imag_V_4_addr "/>
</bind>
</comp>

<comp id="2086" class="1005" name="o1_in_real_V_addr_1_reg_2086">
<pin_list>
<pin id="2087" dir="0" index="0" bw="2" slack="1"/>
<pin id="2088" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o1_in_real_V_addr_1 "/>
</bind>
</comp>

<comp id="2091" class="1005" name="o1_in_imag_V_addr_1_reg_2091">
<pin_list>
<pin id="2092" dir="0" index="0" bw="2" slack="1"/>
<pin id="2093" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o1_in_imag_V_addr_1 "/>
</bind>
</comp>

<comp id="2096" class="1005" name="o1_in_real_V_4_addr_1_reg_2096">
<pin_list>
<pin id="2097" dir="0" index="0" bw="2" slack="1"/>
<pin id="2098" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o1_in_real_V_4_addr_1 "/>
</bind>
</comp>

<comp id="2101" class="1005" name="o1_in_imag_V_4_addr_1_reg_2101">
<pin_list>
<pin id="2102" dir="0" index="0" bw="2" slack="1"/>
<pin id="2103" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o1_in_imag_V_4_addr_1 "/>
</bind>
</comp>

<comp id="2106" class="1005" name="r_real_V_reg_2106">
<pin_list>
<pin id="2107" dir="0" index="0" bw="32" slack="1"/>
<pin id="2108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V "/>
</bind>
</comp>

<comp id="2111" class="1005" name="r_imag_V_reg_2111">
<pin_list>
<pin id="2112" dir="0" index="0" bw="32" slack="1"/>
<pin id="2113" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V "/>
</bind>
</comp>

<comp id="2116" class="1005" name="r_real_V_32_reg_2116">
<pin_list>
<pin id="2117" dir="0" index="0" bw="32" slack="1"/>
<pin id="2118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_32 "/>
</bind>
</comp>

<comp id="2121" class="1005" name="r_imag_V_45_reg_2121">
<pin_list>
<pin id="2122" dir="0" index="0" bw="32" slack="1"/>
<pin id="2123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_45 "/>
</bind>
</comp>

<comp id="2126" class="1005" name="r_real_V_33_reg_2126">
<pin_list>
<pin id="2127" dir="0" index="0" bw="32" slack="1"/>
<pin id="2128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_33 "/>
</bind>
</comp>

<comp id="2131" class="1005" name="r_imag_V_46_reg_2131">
<pin_list>
<pin id="2132" dir="0" index="0" bw="32" slack="1"/>
<pin id="2133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_46 "/>
</bind>
</comp>

<comp id="2136" class="1005" name="r_real_V_34_reg_2136">
<pin_list>
<pin id="2137" dir="0" index="0" bw="32" slack="1"/>
<pin id="2138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_34 "/>
</bind>
</comp>

<comp id="2141" class="1005" name="r_imag_V_47_reg_2141">
<pin_list>
<pin id="2142" dir="0" index="0" bw="32" slack="1"/>
<pin id="2143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_47 "/>
</bind>
</comp>

<comp id="2146" class="1005" name="r_real_V_59_reg_2146">
<pin_list>
<pin id="2147" dir="0" index="0" bw="32" slack="1"/>
<pin id="2148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_59 "/>
</bind>
</comp>

<comp id="2151" class="1005" name="r_imag_V_69_reg_2151">
<pin_list>
<pin id="2152" dir="0" index="0" bw="32" slack="1"/>
<pin id="2153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_69 "/>
</bind>
</comp>

<comp id="2156" class="1005" name="r_real_V_60_reg_2156">
<pin_list>
<pin id="2157" dir="0" index="0" bw="32" slack="1"/>
<pin id="2158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_60 "/>
</bind>
</comp>

<comp id="2161" class="1005" name="r_imag_V_70_reg_2161">
<pin_list>
<pin id="2162" dir="0" index="0" bw="32" slack="1"/>
<pin id="2163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_70 "/>
</bind>
</comp>

<comp id="2166" class="1005" name="r_real_V_61_reg_2166">
<pin_list>
<pin id="2167" dir="0" index="0" bw="32" slack="1"/>
<pin id="2168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_61 "/>
</bind>
</comp>

<comp id="2171" class="1005" name="r_imag_V_71_reg_2171">
<pin_list>
<pin id="2172" dir="0" index="0" bw="32" slack="1"/>
<pin id="2173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_71 "/>
</bind>
</comp>

<comp id="2176" class="1005" name="r_real_V_62_reg_2176">
<pin_list>
<pin id="2177" dir="0" index="0" bw="32" slack="1"/>
<pin id="2178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_62 "/>
</bind>
</comp>

<comp id="2181" class="1005" name="r_imag_V_72_reg_2181">
<pin_list>
<pin id="2182" dir="0" index="0" bw="32" slack="1"/>
<pin id="2183" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_72 "/>
</bind>
</comp>

<comp id="2186" class="1005" name="e_in_real_V_addr_reg_2186">
<pin_list>
<pin id="2187" dir="0" index="0" bw="1" slack="1"/>
<pin id="2188" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="e_in_real_V_addr "/>
</bind>
</comp>

<comp id="2191" class="1005" name="e_in_imag_V_addr_reg_2191">
<pin_list>
<pin id="2192" dir="0" index="0" bw="1" slack="1"/>
<pin id="2193" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="e_in_imag_V_addr "/>
</bind>
</comp>

<comp id="2196" class="1005" name="e_in_real_V_addr_1_reg_2196">
<pin_list>
<pin id="2197" dir="0" index="0" bw="1" slack="1"/>
<pin id="2198" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="e_in_real_V_addr_1 "/>
</bind>
</comp>

<comp id="2201" class="1005" name="e_in_imag_V_addr_1_reg_2201">
<pin_list>
<pin id="2202" dir="0" index="0" bw="1" slack="1"/>
<pin id="2203" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="e_in_imag_V_addr_1 "/>
</bind>
</comp>

<comp id="2206" class="1005" name="e_in_real_V_8_addr_reg_2206">
<pin_list>
<pin id="2207" dir="0" index="0" bw="1" slack="1"/>
<pin id="2208" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="e_in_real_V_8_addr "/>
</bind>
</comp>

<comp id="2211" class="1005" name="e_in_imag_V_8_addr_reg_2211">
<pin_list>
<pin id="2212" dir="0" index="0" bw="1" slack="1"/>
<pin id="2213" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="e_in_imag_V_8_addr "/>
</bind>
</comp>

<comp id="2216" class="1005" name="e_in_real_V_8_addr_1_reg_2216">
<pin_list>
<pin id="2217" dir="0" index="0" bw="1" slack="1"/>
<pin id="2218" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="e_in_real_V_8_addr_1 "/>
</bind>
</comp>

<comp id="2221" class="1005" name="e_in_imag_V_8_addr_1_reg_2221">
<pin_list>
<pin id="2222" dir="0" index="0" bw="1" slack="1"/>
<pin id="2223" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="e_in_imag_V_8_addr_1 "/>
</bind>
</comp>

<comp id="2226" class="1005" name="a_real_V_28_reg_2226">
<pin_list>
<pin id="2227" dir="0" index="0" bw="32" slack="1"/>
<pin id="2228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_real_V_28 "/>
</bind>
</comp>

<comp id="2232" class="1005" name="a_imag_V_23_reg_2232">
<pin_list>
<pin id="2233" dir="0" index="0" bw="32" slack="1"/>
<pin id="2234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_imag_V_23 "/>
</bind>
</comp>

<comp id="2238" class="1005" name="b_real_V_19_reg_2238">
<pin_list>
<pin id="2239" dir="0" index="0" bw="32" slack="1"/>
<pin id="2240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_real_V_19 "/>
</bind>
</comp>

<comp id="2244" class="1005" name="b_imag_V_26_reg_2244">
<pin_list>
<pin id="2245" dir="0" index="0" bw="32" slack="1"/>
<pin id="2246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_imag_V_26 "/>
</bind>
</comp>

<comp id="2250" class="1005" name="a_real_V_29_reg_2250">
<pin_list>
<pin id="2251" dir="0" index="0" bw="32" slack="1"/>
<pin id="2252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_real_V_29 "/>
</bind>
</comp>

<comp id="2256" class="1005" name="a_imag_V_24_reg_2256">
<pin_list>
<pin id="2257" dir="0" index="0" bw="32" slack="1"/>
<pin id="2258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_imag_V_24 "/>
</bind>
</comp>

<comp id="2262" class="1005" name="b_real_V_20_reg_2262">
<pin_list>
<pin id="2263" dir="0" index="0" bw="32" slack="1"/>
<pin id="2264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_real_V_20 "/>
</bind>
</comp>

<comp id="2268" class="1005" name="b_imag_V_27_reg_2268">
<pin_list>
<pin id="2269" dir="0" index="0" bw="32" slack="1"/>
<pin id="2270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_imag_V_27 "/>
</bind>
</comp>

<comp id="2274" class="1005" name="o2_in_real_V_addr_reg_2274">
<pin_list>
<pin id="2275" dir="0" index="0" bw="2" slack="1"/>
<pin id="2276" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o2_in_real_V_addr "/>
</bind>
</comp>

<comp id="2279" class="1005" name="o2_in_imag_V_addr_reg_2279">
<pin_list>
<pin id="2280" dir="0" index="0" bw="2" slack="1"/>
<pin id="2281" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o2_in_imag_V_addr "/>
</bind>
</comp>

<comp id="2284" class="1005" name="o2_in_real_V_4_addr_reg_2284">
<pin_list>
<pin id="2285" dir="0" index="0" bw="2" slack="1"/>
<pin id="2286" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o2_in_real_V_4_addr "/>
</bind>
</comp>

<comp id="2289" class="1005" name="o2_in_imag_V_4_addr_reg_2289">
<pin_list>
<pin id="2290" dir="0" index="0" bw="2" slack="1"/>
<pin id="2291" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o2_in_imag_V_4_addr "/>
</bind>
</comp>

<comp id="2294" class="1005" name="o2_in_real_V_addr_1_reg_2294">
<pin_list>
<pin id="2295" dir="0" index="0" bw="2" slack="1"/>
<pin id="2296" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o2_in_real_V_addr_1 "/>
</bind>
</comp>

<comp id="2299" class="1005" name="o2_in_imag_V_addr_1_reg_2299">
<pin_list>
<pin id="2300" dir="0" index="0" bw="2" slack="1"/>
<pin id="2301" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o2_in_imag_V_addr_1 "/>
</bind>
</comp>

<comp id="2304" class="1005" name="o2_in_real_V_4_addr_1_reg_2304">
<pin_list>
<pin id="2305" dir="0" index="0" bw="2" slack="1"/>
<pin id="2306" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o2_in_real_V_4_addr_1 "/>
</bind>
</comp>

<comp id="2309" class="1005" name="o2_in_imag_V_4_addr_1_reg_2309">
<pin_list>
<pin id="2310" dir="0" index="0" bw="2" slack="1"/>
<pin id="2311" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="o2_in_imag_V_4_addr_1 "/>
</bind>
</comp>

<comp id="2314" class="1005" name="r_real_V_47_reg_2314">
<pin_list>
<pin id="2315" dir="0" index="0" bw="32" slack="1"/>
<pin id="2316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_47 "/>
</bind>
</comp>

<comp id="2319" class="1005" name="r_imag_V_56_reg_2319">
<pin_list>
<pin id="2320" dir="0" index="0" bw="32" slack="1"/>
<pin id="2321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_56 "/>
</bind>
</comp>

<comp id="2324" class="1005" name="r_real_V_48_reg_2324">
<pin_list>
<pin id="2325" dir="0" index="0" bw="32" slack="1"/>
<pin id="2326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_48 "/>
</bind>
</comp>

<comp id="2329" class="1005" name="r_imag_V_58_reg_2329">
<pin_list>
<pin id="2330" dir="0" index="0" bw="32" slack="1"/>
<pin id="2331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_58 "/>
</bind>
</comp>

<comp id="2334" class="1005" name="r_real_V_49_reg_2334">
<pin_list>
<pin id="2335" dir="0" index="0" bw="32" slack="1"/>
<pin id="2336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_49 "/>
</bind>
</comp>

<comp id="2339" class="1005" name="r_imag_V_59_reg_2339">
<pin_list>
<pin id="2340" dir="0" index="0" bw="32" slack="1"/>
<pin id="2341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_59 "/>
</bind>
</comp>

<comp id="2344" class="1005" name="r_real_V_50_reg_2344">
<pin_list>
<pin id="2345" dir="0" index="0" bw="32" slack="1"/>
<pin id="2346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_50 "/>
</bind>
</comp>

<comp id="2349" class="1005" name="r_imag_V_60_reg_2349">
<pin_list>
<pin id="2350" dir="0" index="0" bw="32" slack="1"/>
<pin id="2351" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_60 "/>
</bind>
</comp>

<comp id="2354" class="1005" name="r_real_V_67_reg_2354">
<pin_list>
<pin id="2355" dir="0" index="0" bw="32" slack="1"/>
<pin id="2356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_67 "/>
</bind>
</comp>

<comp id="2359" class="1005" name="r_imag_V_77_reg_2359">
<pin_list>
<pin id="2360" dir="0" index="0" bw="32" slack="1"/>
<pin id="2361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_77 "/>
</bind>
</comp>

<comp id="2364" class="1005" name="r_real_V_68_reg_2364">
<pin_list>
<pin id="2365" dir="0" index="0" bw="32" slack="1"/>
<pin id="2366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_68 "/>
</bind>
</comp>

<comp id="2369" class="1005" name="r_imag_V_78_reg_2369">
<pin_list>
<pin id="2370" dir="0" index="0" bw="32" slack="1"/>
<pin id="2371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_78 "/>
</bind>
</comp>

<comp id="2374" class="1005" name="r_real_V_69_reg_2374">
<pin_list>
<pin id="2375" dir="0" index="0" bw="32" slack="1"/>
<pin id="2376" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_69 "/>
</bind>
</comp>

<comp id="2379" class="1005" name="r_imag_V_79_reg_2379">
<pin_list>
<pin id="2380" dir="0" index="0" bw="32" slack="1"/>
<pin id="2381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_79 "/>
</bind>
</comp>

<comp id="2384" class="1005" name="r_real_V_70_reg_2384">
<pin_list>
<pin id="2385" dir="0" index="0" bw="32" slack="1"/>
<pin id="2386" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_real_V_70 "/>
</bind>
</comp>

<comp id="2389" class="1005" name="r_imag_V_80_reg_2389">
<pin_list>
<pin id="2390" dir="0" index="0" bw="32" slack="1"/>
<pin id="2391" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_imag_V_80 "/>
</bind>
</comp>

<comp id="2394" class="1004" name="grp_fu_2394">
<pin_list>
<pin id="2395" dir="0" index="0" bw="18" slack="2147483647"/>
<pin id="2396" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="2397" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813/3 mul_ln813/3 "/>
</bind>
</comp>

<comp id="2398" class="1004" name="grp_fu_2398">
<pin_list>
<pin id="2399" dir="0" index="0" bw="18" slack="2147483647"/>
<pin id="2400" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="2401" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1348/3 mul_ln1348/3 "/>
</bind>
</comp>

<comp id="2402" class="1004" name="grp_fu_2402">
<pin_list>
<pin id="2403" dir="0" index="0" bw="18" slack="2147483647"/>
<pin id="2404" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="2405" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_4/3 mul_ln813_7/3 "/>
</bind>
</comp>

<comp id="2406" class="1004" name="grp_fu_2406">
<pin_list>
<pin id="2407" dir="0" index="0" bw="18" slack="2147483647"/>
<pin id="2408" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="2409" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1347/3 mul_ln1347/3 "/>
</bind>
</comp>

<comp id="2410" class="1004" name="grp_fu_2410">
<pin_list>
<pin id="2411" dir="0" index="0" bw="18" slack="2147483647"/>
<pin id="2412" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="2413" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_5/4 mul_ln813_8/4 "/>
</bind>
</comp>

<comp id="2414" class="1004" name="grp_fu_2414">
<pin_list>
<pin id="2415" dir="0" index="0" bw="18" slack="2147483647"/>
<pin id="2416" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="2417" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1348_2/4 mul_ln1348_3/4 "/>
</bind>
</comp>

<comp id="2418" class="1004" name="grp_fu_2418">
<pin_list>
<pin id="2419" dir="0" index="0" bw="18" slack="2147483647"/>
<pin id="2420" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="2421" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_6/4 mul_ln813_9/4 "/>
</bind>
</comp>

<comp id="2422" class="1004" name="grp_fu_2422">
<pin_list>
<pin id="2423" dir="0" index="0" bw="18" slack="2147483647"/>
<pin id="2424" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="2425" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1347_2/4 mul_ln1347_3/4 "/>
</bind>
</comp>

<comp id="2426" class="1004" name="grp_fu_2426">
<pin_list>
<pin id="2427" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="2428" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="2429" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813/3 "/>
</bind>
</comp>

<comp id="2430" class="1004" name="grp_fu_2430">
<pin_list>
<pin id="2431" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="2432" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="2433" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1348/3 "/>
</bind>
</comp>

<comp id="2434" class="1004" name="grp_fu_2434">
<pin_list>
<pin id="2435" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="2436" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="2437" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_4/4 "/>
</bind>
</comp>

<comp id="2438" class="1004" name="grp_fu_2438">
<pin_list>
<pin id="2439" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="2440" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="2441" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1347/4 "/>
</bind>
</comp>

<comp id="2442" class="1004" name="grp_fu_2442">
<pin_list>
<pin id="2443" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="2444" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="2445" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_5/5 "/>
</bind>
</comp>

<comp id="2446" class="1004" name="grp_fu_2446">
<pin_list>
<pin id="2447" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="2448" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="2449" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1348_2/5 "/>
</bind>
</comp>

<comp id="2450" class="1004" name="grp_fu_2450">
<pin_list>
<pin id="2451" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="2452" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="2453" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_6/6 "/>
</bind>
</comp>

<comp id="2454" class="1004" name="grp_fu_2454">
<pin_list>
<pin id="2455" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="2456" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="2457" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1347_2/6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="68" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="68" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="68" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="68" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="68" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="68" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="68" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="68" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="68" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="68" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="68" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="68" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="68" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="68" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="68" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="68" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="68" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="68" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="68" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="68" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="68" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="68" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="68" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="68" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="68" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="68" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="68" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="68" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="68" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="68" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="68" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="68" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="68" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="68" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="68" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="68" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="68" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="68" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="68" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="68" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="0" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="72" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="68" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="263"><net_src comp="2" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="72" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="68" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="271"><net_src comp="4" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="72" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="68" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="279"><net_src comp="6" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="72" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="68" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="287"><net_src comp="8" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="72" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="68" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="295"><net_src comp="10" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="72" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="68" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="303"><net_src comp="12" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="72" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="68" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="311"><net_src comp="14" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="72" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="68" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="319"><net_src comp="16" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="72" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="68" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="327"><net_src comp="18" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="72" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="68" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="335"><net_src comp="20" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="72" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="68" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="343"><net_src comp="22" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="72" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="68" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="351"><net_src comp="24" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="72" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="68" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="359"><net_src comp="26" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="72" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="68" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="367"><net_src comp="28" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="72" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="68" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="375"><net_src comp="30" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="72" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="68" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="387"><net_src comp="250" pin="3"/><net_sink comp="378" pin=2"/></net>

<net id="397"><net_src comp="258" pin="3"/><net_sink comp="388" pin=2"/></net>

<net id="407"><net_src comp="266" pin="3"/><net_sink comp="398" pin=2"/></net>

<net id="417"><net_src comp="274" pin="3"/><net_sink comp="408" pin=2"/></net>

<net id="427"><net_src comp="282" pin="3"/><net_sink comp="418" pin=2"/></net>

<net id="437"><net_src comp="290" pin="3"/><net_sink comp="428" pin=2"/></net>

<net id="447"><net_src comp="298" pin="3"/><net_sink comp="438" pin=2"/></net>

<net id="457"><net_src comp="306" pin="3"/><net_sink comp="448" pin=2"/></net>

<net id="467"><net_src comp="314" pin="3"/><net_sink comp="458" pin=2"/></net>

<net id="477"><net_src comp="322" pin="3"/><net_sink comp="468" pin=2"/></net>

<net id="487"><net_src comp="330" pin="3"/><net_sink comp="478" pin=2"/></net>

<net id="497"><net_src comp="338" pin="3"/><net_sink comp="488" pin=2"/></net>

<net id="507"><net_src comp="346" pin="3"/><net_sink comp="498" pin=2"/></net>

<net id="517"><net_src comp="354" pin="3"/><net_sink comp="508" pin=2"/></net>

<net id="527"><net_src comp="362" pin="3"/><net_sink comp="518" pin=2"/></net>

<net id="537"><net_src comp="370" pin="3"/><net_sink comp="528" pin=2"/></net>

<net id="543"><net_src comp="0" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="72" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="74" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="551"><net_src comp="2" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="72" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="74" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="559"><net_src comp="4" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="72" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="74" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="567"><net_src comp="6" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="72" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="74" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="575"><net_src comp="8" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="72" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="74" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="583"><net_src comp="10" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="72" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="74" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="591"><net_src comp="12" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="72" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="74" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="599"><net_src comp="14" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="72" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="74" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="607"><net_src comp="16" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="72" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="74" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="615"><net_src comp="18" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="72" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="617"><net_src comp="74" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="623"><net_src comp="20" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="72" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="625"><net_src comp="74" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="631"><net_src comp="22" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="72" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="74" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="639"><net_src comp="24" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="72" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="641"><net_src comp="74" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="647"><net_src comp="26" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="72" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="649"><net_src comp="74" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="655"><net_src comp="28" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="72" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="74" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="663"><net_src comp="30" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="72" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="74" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="666"><net_src comp="538" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="667"><net_src comp="546" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="668"><net_src comp="554" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="669"><net_src comp="562" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="670"><net_src comp="570" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="671"><net_src comp="578" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="672"><net_src comp="586" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="673"><net_src comp="594" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="674"><net_src comp="602" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="675"><net_src comp="610" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="676"><net_src comp="618" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="677"><net_src comp="626" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="678"><net_src comp="634" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="679"><net_src comp="642" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="680"><net_src comp="650" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="681"><net_src comp="658" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="687"><net_src comp="72" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="688"><net_src comp="72" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="694"><net_src comp="72" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="695"><net_src comp="72" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="705"><net_src comp="682" pin="3"/><net_sink comp="696" pin=2"/></net>

<net id="715"><net_src comp="689" pin="3"/><net_sink comp="706" pin=2"/></net>

<net id="721"><net_src comp="72" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="722"><net_src comp="68" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="728"><net_src comp="72" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="729"><net_src comp="68" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="730"><net_src comp="716" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="731"><net_src comp="723" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="737"><net_src comp="72" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="738"><net_src comp="72" pin="0"/><net_sink comp="732" pin=2"/></net>

<net id="744"><net_src comp="72" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="745"><net_src comp="72" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="755"><net_src comp="732" pin="3"/><net_sink comp="746" pin=2"/></net>

<net id="765"><net_src comp="739" pin="3"/><net_sink comp="756" pin=2"/></net>

<net id="771"><net_src comp="72" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="772"><net_src comp="68" pin="0"/><net_sink comp="766" pin=2"/></net>

<net id="778"><net_src comp="72" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="779"><net_src comp="68" pin="0"/><net_sink comp="773" pin=2"/></net>

<net id="780"><net_src comp="766" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="781"><net_src comp="773" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="787"><net_src comp="72" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="788"><net_src comp="68" pin="0"/><net_sink comp="782" pin=2"/></net>

<net id="794"><net_src comp="72" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="795"><net_src comp="68" pin="0"/><net_sink comp="789" pin=2"/></net>

<net id="805"><net_src comp="782" pin="3"/><net_sink comp="796" pin=2"/></net>

<net id="815"><net_src comp="789" pin="3"/><net_sink comp="806" pin=2"/></net>

<net id="821"><net_src comp="72" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="822"><net_src comp="68" pin="0"/><net_sink comp="816" pin=2"/></net>

<net id="828"><net_src comp="72" pin="0"/><net_sink comp="823" pin=1"/></net>

<net id="829"><net_src comp="68" pin="0"/><net_sink comp="823" pin=2"/></net>

<net id="839"><net_src comp="816" pin="3"/><net_sink comp="830" pin=2"/></net>

<net id="849"><net_src comp="823" pin="3"/><net_sink comp="840" pin=2"/></net>

<net id="855"><net_src comp="72" pin="0"/><net_sink comp="850" pin=1"/></net>

<net id="856"><net_src comp="74" pin="0"/><net_sink comp="850" pin=2"/></net>

<net id="862"><net_src comp="72" pin="0"/><net_sink comp="857" pin=1"/></net>

<net id="863"><net_src comp="74" pin="0"/><net_sink comp="857" pin=2"/></net>

<net id="864"><net_src comp="850" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="865"><net_src comp="857" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="871"><net_src comp="72" pin="0"/><net_sink comp="866" pin=1"/></net>

<net id="872"><net_src comp="74" pin="0"/><net_sink comp="866" pin=2"/></net>

<net id="878"><net_src comp="72" pin="0"/><net_sink comp="873" pin=1"/></net>

<net id="879"><net_src comp="74" pin="0"/><net_sink comp="873" pin=2"/></net>

<net id="880"><net_src comp="866" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="881"><net_src comp="873" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="887"><net_src comp="72" pin="0"/><net_sink comp="882" pin=1"/></net>

<net id="888"><net_src comp="72" pin="0"/><net_sink comp="882" pin=2"/></net>

<net id="894"><net_src comp="72" pin="0"/><net_sink comp="889" pin=1"/></net>

<net id="895"><net_src comp="72" pin="0"/><net_sink comp="889" pin=2"/></net>

<net id="905"><net_src comp="882" pin="3"/><net_sink comp="896" pin=2"/></net>

<net id="915"><net_src comp="889" pin="3"/><net_sink comp="906" pin=2"/></net>

<net id="921"><net_src comp="72" pin="0"/><net_sink comp="916" pin=1"/></net>

<net id="922"><net_src comp="68" pin="0"/><net_sink comp="916" pin=2"/></net>

<net id="928"><net_src comp="72" pin="0"/><net_sink comp="923" pin=1"/></net>

<net id="929"><net_src comp="68" pin="0"/><net_sink comp="923" pin=2"/></net>

<net id="930"><net_src comp="916" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="931"><net_src comp="923" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="937"><net_src comp="72" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="938"><net_src comp="72" pin="0"/><net_sink comp="932" pin=2"/></net>

<net id="944"><net_src comp="72" pin="0"/><net_sink comp="939" pin=1"/></net>

<net id="945"><net_src comp="72" pin="0"/><net_sink comp="939" pin=2"/></net>

<net id="955"><net_src comp="932" pin="3"/><net_sink comp="946" pin=2"/></net>

<net id="965"><net_src comp="939" pin="3"/><net_sink comp="956" pin=2"/></net>

<net id="971"><net_src comp="72" pin="0"/><net_sink comp="966" pin=1"/></net>

<net id="972"><net_src comp="68" pin="0"/><net_sink comp="966" pin=2"/></net>

<net id="978"><net_src comp="72" pin="0"/><net_sink comp="973" pin=1"/></net>

<net id="979"><net_src comp="68" pin="0"/><net_sink comp="973" pin=2"/></net>

<net id="980"><net_src comp="966" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="981"><net_src comp="973" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="987"><net_src comp="72" pin="0"/><net_sink comp="982" pin=1"/></net>

<net id="988"><net_src comp="68" pin="0"/><net_sink comp="982" pin=2"/></net>

<net id="994"><net_src comp="72" pin="0"/><net_sink comp="989" pin=1"/></net>

<net id="995"><net_src comp="68" pin="0"/><net_sink comp="989" pin=2"/></net>

<net id="1005"><net_src comp="982" pin="3"/><net_sink comp="996" pin=2"/></net>

<net id="1015"><net_src comp="989" pin="3"/><net_sink comp="1006" pin=2"/></net>

<net id="1021"><net_src comp="72" pin="0"/><net_sink comp="1016" pin=1"/></net>

<net id="1022"><net_src comp="68" pin="0"/><net_sink comp="1016" pin=2"/></net>

<net id="1028"><net_src comp="72" pin="0"/><net_sink comp="1023" pin=1"/></net>

<net id="1029"><net_src comp="68" pin="0"/><net_sink comp="1023" pin=2"/></net>

<net id="1039"><net_src comp="1016" pin="3"/><net_sink comp="1030" pin=2"/></net>

<net id="1049"><net_src comp="1023" pin="3"/><net_sink comp="1040" pin=2"/></net>

<net id="1055"><net_src comp="72" pin="0"/><net_sink comp="1050" pin=1"/></net>

<net id="1056"><net_src comp="74" pin="0"/><net_sink comp="1050" pin=2"/></net>

<net id="1062"><net_src comp="72" pin="0"/><net_sink comp="1057" pin=1"/></net>

<net id="1063"><net_src comp="74" pin="0"/><net_sink comp="1057" pin=2"/></net>

<net id="1064"><net_src comp="1050" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1065"><net_src comp="1057" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1071"><net_src comp="72" pin="0"/><net_sink comp="1066" pin=1"/></net>

<net id="1072"><net_src comp="74" pin="0"/><net_sink comp="1066" pin=2"/></net>

<net id="1078"><net_src comp="72" pin="0"/><net_sink comp="1073" pin=1"/></net>

<net id="1079"><net_src comp="74" pin="0"/><net_sink comp="1073" pin=2"/></net>

<net id="1080"><net_src comp="1066" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1081"><net_src comp="1073" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1109"><net_src comp="70" pin="0"/><net_sink comp="1082" pin=0"/></net>

<net id="1110"><net_src comp="150" pin="1"/><net_sink comp="1082" pin=1"/></net>

<net id="1111"><net_src comp="146" pin="1"/><net_sink comp="1082" pin=2"/></net>

<net id="1112"><net_src comp="142" pin="1"/><net_sink comp="1082" pin=3"/></net>

<net id="1113"><net_src comp="138" pin="1"/><net_sink comp="1082" pin=4"/></net>

<net id="1114"><net_src comp="134" pin="1"/><net_sink comp="1082" pin=5"/></net>

<net id="1115"><net_src comp="130" pin="1"/><net_sink comp="1082" pin=6"/></net>

<net id="1116"><net_src comp="126" pin="1"/><net_sink comp="1082" pin=7"/></net>

<net id="1117"><net_src comp="122" pin="1"/><net_sink comp="1082" pin=8"/></net>

<net id="1118"><net_src comp="0" pin="0"/><net_sink comp="1082" pin=9"/></net>

<net id="1119"><net_src comp="2" pin="0"/><net_sink comp="1082" pin=10"/></net>

<net id="1120"><net_src comp="4" pin="0"/><net_sink comp="1082" pin=11"/></net>

<net id="1121"><net_src comp="6" pin="0"/><net_sink comp="1082" pin=12"/></net>

<net id="1122"><net_src comp="8" pin="0"/><net_sink comp="1082" pin=13"/></net>

<net id="1123"><net_src comp="10" pin="0"/><net_sink comp="1082" pin=14"/></net>

<net id="1124"><net_src comp="12" pin="0"/><net_sink comp="1082" pin=15"/></net>

<net id="1125"><net_src comp="14" pin="0"/><net_sink comp="1082" pin=16"/></net>

<net id="1126"><net_src comp="16" pin="0"/><net_sink comp="1082" pin=17"/></net>

<net id="1127"><net_src comp="18" pin="0"/><net_sink comp="1082" pin=18"/></net>

<net id="1128"><net_src comp="20" pin="0"/><net_sink comp="1082" pin=19"/></net>

<net id="1129"><net_src comp="22" pin="0"/><net_sink comp="1082" pin=20"/></net>

<net id="1130"><net_src comp="24" pin="0"/><net_sink comp="1082" pin=21"/></net>

<net id="1131"><net_src comp="26" pin="0"/><net_sink comp="1082" pin=22"/></net>

<net id="1132"><net_src comp="28" pin="0"/><net_sink comp="1082" pin=23"/></net>

<net id="1133"><net_src comp="30" pin="0"/><net_sink comp="1082" pin=24"/></net>

<net id="1155"><net_src comp="76" pin="0"/><net_sink comp="1134" pin=0"/></net>

<net id="1156"><net_src comp="64" pin="0"/><net_sink comp="1134" pin=17"/></net>

<net id="1157"><net_src comp="66" pin="0"/><net_sink comp="1134" pin=18"/></net>

<net id="1201"><net_src comp="78" pin="0"/><net_sink comp="1158" pin=0"/></net>

<net id="1202"><net_src comp="378" pin="7"/><net_sink comp="1158" pin=9"/></net>

<net id="1203"><net_src comp="388" pin="7"/><net_sink comp="1158" pin=10"/></net>

<net id="1204"><net_src comp="398" pin="7"/><net_sink comp="1158" pin=11"/></net>

<net id="1205"><net_src comp="408" pin="7"/><net_sink comp="1158" pin=12"/></net>

<net id="1206"><net_src comp="418" pin="7"/><net_sink comp="1158" pin=13"/></net>

<net id="1207"><net_src comp="428" pin="7"/><net_sink comp="1158" pin=14"/></net>

<net id="1208"><net_src comp="438" pin="7"/><net_sink comp="1158" pin=15"/></net>

<net id="1209"><net_src comp="448" pin="7"/><net_sink comp="1158" pin=16"/></net>

<net id="1210"><net_src comp="458" pin="7"/><net_sink comp="1158" pin=17"/></net>

<net id="1211"><net_src comp="468" pin="7"/><net_sink comp="1158" pin=18"/></net>

<net id="1212"><net_src comp="478" pin="7"/><net_sink comp="1158" pin=19"/></net>

<net id="1213"><net_src comp="488" pin="7"/><net_sink comp="1158" pin=20"/></net>

<net id="1214"><net_src comp="498" pin="7"/><net_sink comp="1158" pin=21"/></net>

<net id="1215"><net_src comp="508" pin="7"/><net_sink comp="1158" pin=22"/></net>

<net id="1216"><net_src comp="518" pin="7"/><net_sink comp="1158" pin=23"/></net>

<net id="1217"><net_src comp="528" pin="7"/><net_sink comp="1158" pin=24"/></net>

<net id="1218"><net_src comp="378" pin="3"/><net_sink comp="1158" pin=25"/></net>

<net id="1219"><net_src comp="388" pin="3"/><net_sink comp="1158" pin=26"/></net>

<net id="1220"><net_src comp="398" pin="3"/><net_sink comp="1158" pin=27"/></net>

<net id="1221"><net_src comp="408" pin="3"/><net_sink comp="1158" pin=28"/></net>

<net id="1222"><net_src comp="418" pin="3"/><net_sink comp="1158" pin=29"/></net>

<net id="1223"><net_src comp="428" pin="3"/><net_sink comp="1158" pin=30"/></net>

<net id="1224"><net_src comp="438" pin="3"/><net_sink comp="1158" pin=31"/></net>

<net id="1225"><net_src comp="448" pin="3"/><net_sink comp="1158" pin=32"/></net>

<net id="1226"><net_src comp="458" pin="3"/><net_sink comp="1158" pin=33"/></net>

<net id="1227"><net_src comp="468" pin="3"/><net_sink comp="1158" pin=34"/></net>

<net id="1228"><net_src comp="478" pin="3"/><net_sink comp="1158" pin=35"/></net>

<net id="1229"><net_src comp="488" pin="3"/><net_sink comp="1158" pin=36"/></net>

<net id="1230"><net_src comp="498" pin="3"/><net_sink comp="1158" pin=37"/></net>

<net id="1231"><net_src comp="508" pin="3"/><net_sink comp="1158" pin=38"/></net>

<net id="1232"><net_src comp="518" pin="3"/><net_sink comp="1158" pin=39"/></net>

<net id="1233"><net_src comp="528" pin="3"/><net_sink comp="1158" pin=40"/></net>

<net id="1245"><net_src comp="80" pin="0"/><net_sink comp="1234" pin=0"/></net>

<net id="1257"><net_src comp="82" pin="0"/><net_sink comp="1246" pin=0"/></net>

<net id="1283"><net_src comp="84" pin="0"/><net_sink comp="1258" pin=0"/></net>

<net id="1284"><net_src comp="64" pin="0"/><net_sink comp="1258" pin=21"/></net>

<net id="1285"><net_src comp="66" pin="0"/><net_sink comp="1258" pin=22"/></net>

<net id="1311"><net_src comp="86" pin="0"/><net_sink comp="1286" pin=0"/></net>

<net id="1312"><net_src comp="64" pin="0"/><net_sink comp="1286" pin=21"/></net>

<net id="1313"><net_src comp="66" pin="0"/><net_sink comp="1286" pin=22"/></net>

<net id="1351"><net_src comp="88" pin="0"/><net_sink comp="1314" pin=0"/></net>

<net id="1352"><net_src comp="36" pin="0"/><net_sink comp="1314" pin=5"/></net>

<net id="1353"><net_src comp="38" pin="0"/><net_sink comp="1314" pin=6"/></net>

<net id="1354"><net_src comp="52" pin="0"/><net_sink comp="1314" pin=7"/></net>

<net id="1355"><net_src comp="54" pin="0"/><net_sink comp="1314" pin=8"/></net>

<net id="1356"><net_src comp="40" pin="0"/><net_sink comp="1314" pin=9"/></net>

<net id="1357"><net_src comp="56" pin="0"/><net_sink comp="1314" pin=10"/></net>

<net id="1358"><net_src comp="58" pin="0"/><net_sink comp="1314" pin=11"/></net>

<net id="1359"><net_src comp="44" pin="0"/><net_sink comp="1314" pin=12"/></net>

<net id="1360"><net_src comp="60" pin="0"/><net_sink comp="1314" pin=13"/></net>

<net id="1361"><net_src comp="62" pin="0"/><net_sink comp="1314" pin=14"/></net>

<net id="1362"><net_src comp="50" pin="0"/><net_sink comp="1314" pin=15"/></net>

<net id="1363"><net_src comp="48" pin="0"/><net_sink comp="1314" pin=16"/></net>

<net id="1364"><net_src comp="46" pin="0"/><net_sink comp="1314" pin=17"/></net>

<net id="1365"><net_src comp="42" pin="0"/><net_sink comp="1314" pin=18"/></net>

<net id="1366"><net_src comp="34" pin="0"/><net_sink comp="1314" pin=19"/></net>

<net id="1367"><net_src comp="32" pin="0"/><net_sink comp="1314" pin=20"/></net>

<net id="1368"><net_src comp="64" pin="0"/><net_sink comp="1314" pin=33"/></net>

<net id="1369"><net_src comp="66" pin="0"/><net_sink comp="1314" pin=34"/></net>

<net id="1406"><net_src comp="1386" pin="2"/><net_sink comp="1402" pin=0"/></net>

<net id="1407"><net_src comp="1370" pin="2"/><net_sink comp="1402" pin=1"/></net>

<net id="1408"><net_src comp="1402" pin="2"/><net_sink comp="1258" pin=13"/></net>

<net id="1413"><net_src comp="1390" pin="2"/><net_sink comp="1409" pin=0"/></net>

<net id="1414"><net_src comp="1374" pin="2"/><net_sink comp="1409" pin=1"/></net>

<net id="1415"><net_src comp="1409" pin="2"/><net_sink comp="1258" pin=15"/></net>

<net id="1420"><net_src comp="1398" pin="2"/><net_sink comp="1416" pin=0"/></net>

<net id="1421"><net_src comp="1378" pin="2"/><net_sink comp="1416" pin=1"/></net>

<net id="1422"><net_src comp="1416" pin="2"/><net_sink comp="1258" pin=14"/></net>

<net id="1427"><net_src comp="1382" pin="2"/><net_sink comp="1423" pin=0"/></net>

<net id="1428"><net_src comp="1394" pin="2"/><net_sink comp="1423" pin=1"/></net>

<net id="1429"><net_src comp="1423" pin="2"/><net_sink comp="1258" pin=16"/></net>

<net id="1434"><net_src comp="1370" pin="2"/><net_sink comp="1430" pin=0"/></net>

<net id="1435"><net_src comp="1386" pin="2"/><net_sink comp="1430" pin=1"/></net>

<net id="1436"><net_src comp="1430" pin="2"/><net_sink comp="1258" pin=17"/></net>

<net id="1441"><net_src comp="1374" pin="2"/><net_sink comp="1437" pin=0"/></net>

<net id="1442"><net_src comp="1390" pin="2"/><net_sink comp="1437" pin=1"/></net>

<net id="1443"><net_src comp="1437" pin="2"/><net_sink comp="1258" pin=19"/></net>

<net id="1448"><net_src comp="1378" pin="2"/><net_sink comp="1444" pin=0"/></net>

<net id="1449"><net_src comp="1398" pin="2"/><net_sink comp="1444" pin=1"/></net>

<net id="1450"><net_src comp="1444" pin="2"/><net_sink comp="1258" pin=18"/></net>

<net id="1455"><net_src comp="1394" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1456"><net_src comp="1382" pin="2"/><net_sink comp="1451" pin=1"/></net>

<net id="1457"><net_src comp="1451" pin="2"/><net_sink comp="1258" pin=20"/></net>

<net id="1462"><net_src comp="830" pin="7"/><net_sink comp="1458" pin=0"/></net>

<net id="1463"><net_src comp="796" pin="7"/><net_sink comp="1458" pin=1"/></net>

<net id="1464"><net_src comp="1458" pin="2"/><net_sink comp="1258" pin=5"/></net>

<net id="1469"><net_src comp="840" pin="7"/><net_sink comp="1465" pin=0"/></net>

<net id="1470"><net_src comp="806" pin="7"/><net_sink comp="1465" pin=1"/></net>

<net id="1471"><net_src comp="1465" pin="2"/><net_sink comp="1258" pin=7"/></net>

<net id="1476"><net_src comp="796" pin="7"/><net_sink comp="1472" pin=0"/></net>

<net id="1477"><net_src comp="830" pin="7"/><net_sink comp="1472" pin=1"/></net>

<net id="1478"><net_src comp="1472" pin="2"/><net_sink comp="1258" pin=6"/></net>

<net id="1483"><net_src comp="806" pin="7"/><net_sink comp="1479" pin=0"/></net>

<net id="1484"><net_src comp="840" pin="7"/><net_sink comp="1479" pin=1"/></net>

<net id="1485"><net_src comp="1479" pin="2"/><net_sink comp="1258" pin=8"/></net>

<net id="1490"><net_src comp="830" pin="3"/><net_sink comp="1486" pin=0"/></net>

<net id="1491"><net_src comp="796" pin="3"/><net_sink comp="1486" pin=1"/></net>

<net id="1492"><net_src comp="1486" pin="2"/><net_sink comp="1258" pin=9"/></net>

<net id="1497"><net_src comp="840" pin="3"/><net_sink comp="1493" pin=0"/></net>

<net id="1498"><net_src comp="806" pin="3"/><net_sink comp="1493" pin=1"/></net>

<net id="1499"><net_src comp="1493" pin="2"/><net_sink comp="1258" pin=11"/></net>

<net id="1504"><net_src comp="796" pin="3"/><net_sink comp="1500" pin=0"/></net>

<net id="1505"><net_src comp="830" pin="3"/><net_sink comp="1500" pin=1"/></net>

<net id="1506"><net_src comp="1500" pin="2"/><net_sink comp="1258" pin=10"/></net>

<net id="1511"><net_src comp="806" pin="3"/><net_sink comp="1507" pin=0"/></net>

<net id="1512"><net_src comp="840" pin="3"/><net_sink comp="1507" pin=1"/></net>

<net id="1513"><net_src comp="1507" pin="2"/><net_sink comp="1258" pin=12"/></net>

<net id="1550"><net_src comp="1530" pin="2"/><net_sink comp="1546" pin=0"/></net>

<net id="1551"><net_src comp="1514" pin="2"/><net_sink comp="1546" pin=1"/></net>

<net id="1552"><net_src comp="1546" pin="2"/><net_sink comp="1286" pin=13"/></net>

<net id="1557"><net_src comp="1534" pin="2"/><net_sink comp="1553" pin=0"/></net>

<net id="1558"><net_src comp="1518" pin="2"/><net_sink comp="1553" pin=1"/></net>

<net id="1559"><net_src comp="1553" pin="2"/><net_sink comp="1286" pin=15"/></net>

<net id="1564"><net_src comp="1542" pin="2"/><net_sink comp="1560" pin=0"/></net>

<net id="1565"><net_src comp="1522" pin="2"/><net_sink comp="1560" pin=1"/></net>

<net id="1566"><net_src comp="1560" pin="2"/><net_sink comp="1286" pin=14"/></net>

<net id="1571"><net_src comp="1526" pin="2"/><net_sink comp="1567" pin=0"/></net>

<net id="1572"><net_src comp="1538" pin="2"/><net_sink comp="1567" pin=1"/></net>

<net id="1573"><net_src comp="1567" pin="2"/><net_sink comp="1286" pin=16"/></net>

<net id="1578"><net_src comp="1514" pin="2"/><net_sink comp="1574" pin=0"/></net>

<net id="1579"><net_src comp="1530" pin="2"/><net_sink comp="1574" pin=1"/></net>

<net id="1580"><net_src comp="1574" pin="2"/><net_sink comp="1286" pin=17"/></net>

<net id="1585"><net_src comp="1518" pin="2"/><net_sink comp="1581" pin=0"/></net>

<net id="1586"><net_src comp="1534" pin="2"/><net_sink comp="1581" pin=1"/></net>

<net id="1587"><net_src comp="1581" pin="2"/><net_sink comp="1286" pin=19"/></net>

<net id="1592"><net_src comp="1522" pin="2"/><net_sink comp="1588" pin=0"/></net>

<net id="1593"><net_src comp="1542" pin="2"/><net_sink comp="1588" pin=1"/></net>

<net id="1594"><net_src comp="1588" pin="2"/><net_sink comp="1286" pin=18"/></net>

<net id="1599"><net_src comp="1538" pin="2"/><net_sink comp="1595" pin=0"/></net>

<net id="1600"><net_src comp="1526" pin="2"/><net_sink comp="1595" pin=1"/></net>

<net id="1601"><net_src comp="1595" pin="2"/><net_sink comp="1286" pin=20"/></net>

<net id="1606"><net_src comp="1030" pin="7"/><net_sink comp="1602" pin=0"/></net>

<net id="1607"><net_src comp="996" pin="7"/><net_sink comp="1602" pin=1"/></net>

<net id="1608"><net_src comp="1602" pin="2"/><net_sink comp="1286" pin=5"/></net>

<net id="1613"><net_src comp="1040" pin="7"/><net_sink comp="1609" pin=0"/></net>

<net id="1614"><net_src comp="1006" pin="7"/><net_sink comp="1609" pin=1"/></net>

<net id="1615"><net_src comp="1609" pin="2"/><net_sink comp="1286" pin=7"/></net>

<net id="1620"><net_src comp="996" pin="7"/><net_sink comp="1616" pin=0"/></net>

<net id="1621"><net_src comp="1030" pin="7"/><net_sink comp="1616" pin=1"/></net>

<net id="1622"><net_src comp="1616" pin="2"/><net_sink comp="1286" pin=6"/></net>

<net id="1627"><net_src comp="1006" pin="7"/><net_sink comp="1623" pin=0"/></net>

<net id="1628"><net_src comp="1040" pin="7"/><net_sink comp="1623" pin=1"/></net>

<net id="1629"><net_src comp="1623" pin="2"/><net_sink comp="1286" pin=8"/></net>

<net id="1634"><net_src comp="1030" pin="3"/><net_sink comp="1630" pin=0"/></net>

<net id="1635"><net_src comp="996" pin="3"/><net_sink comp="1630" pin=1"/></net>

<net id="1636"><net_src comp="1630" pin="2"/><net_sink comp="1286" pin=9"/></net>

<net id="1641"><net_src comp="1040" pin="3"/><net_sink comp="1637" pin=0"/></net>

<net id="1642"><net_src comp="1006" pin="3"/><net_sink comp="1637" pin=1"/></net>

<net id="1643"><net_src comp="1637" pin="2"/><net_sink comp="1286" pin=11"/></net>

<net id="1648"><net_src comp="996" pin="3"/><net_sink comp="1644" pin=0"/></net>

<net id="1649"><net_src comp="1030" pin="3"/><net_sink comp="1644" pin=1"/></net>

<net id="1650"><net_src comp="1644" pin="2"/><net_sink comp="1286" pin=10"/></net>

<net id="1655"><net_src comp="1006" pin="3"/><net_sink comp="1651" pin=0"/></net>

<net id="1656"><net_src comp="1040" pin="3"/><net_sink comp="1651" pin=1"/></net>

<net id="1657"><net_src comp="1651" pin="2"/><net_sink comp="1286" pin=12"/></net>

<net id="1661"><net_src comp="250" pin="3"/><net_sink comp="1658" pin=0"/></net>

<net id="1662"><net_src comp="1658" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="1666"><net_src comp="258" pin="3"/><net_sink comp="1663" pin=0"/></net>

<net id="1667"><net_src comp="1663" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="1671"><net_src comp="266" pin="3"/><net_sink comp="1668" pin=0"/></net>

<net id="1672"><net_src comp="1668" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="1676"><net_src comp="274" pin="3"/><net_sink comp="1673" pin=0"/></net>

<net id="1677"><net_src comp="1673" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="1681"><net_src comp="282" pin="3"/><net_sink comp="1678" pin=0"/></net>

<net id="1682"><net_src comp="1678" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="1686"><net_src comp="290" pin="3"/><net_sink comp="1683" pin=0"/></net>

<net id="1687"><net_src comp="1683" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="1691"><net_src comp="298" pin="3"/><net_sink comp="1688" pin=0"/></net>

<net id="1692"><net_src comp="1688" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="1696"><net_src comp="306" pin="3"/><net_sink comp="1693" pin=0"/></net>

<net id="1697"><net_src comp="1693" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="1701"><net_src comp="314" pin="3"/><net_sink comp="1698" pin=0"/></net>

<net id="1702"><net_src comp="1698" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="1706"><net_src comp="322" pin="3"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="1711"><net_src comp="330" pin="3"/><net_sink comp="1708" pin=0"/></net>

<net id="1712"><net_src comp="1708" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="1716"><net_src comp="338" pin="3"/><net_sink comp="1713" pin=0"/></net>

<net id="1717"><net_src comp="1713" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="1721"><net_src comp="346" pin="3"/><net_sink comp="1718" pin=0"/></net>

<net id="1722"><net_src comp="1718" pin="1"/><net_sink comp="498" pin=2"/></net>

<net id="1726"><net_src comp="354" pin="3"/><net_sink comp="1723" pin=0"/></net>

<net id="1727"><net_src comp="1723" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="1731"><net_src comp="362" pin="3"/><net_sink comp="1728" pin=0"/></net>

<net id="1732"><net_src comp="1728" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="1736"><net_src comp="370" pin="3"/><net_sink comp="1733" pin=0"/></net>

<net id="1737"><net_src comp="1733" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="1741"><net_src comp="538" pin="3"/><net_sink comp="1738" pin=0"/></net>

<net id="1742"><net_src comp="1738" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1746"><net_src comp="546" pin="3"/><net_sink comp="1743" pin=0"/></net>

<net id="1747"><net_src comp="1743" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="1751"><net_src comp="554" pin="3"/><net_sink comp="1748" pin=0"/></net>

<net id="1752"><net_src comp="1748" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="1756"><net_src comp="562" pin="3"/><net_sink comp="1753" pin=0"/></net>

<net id="1757"><net_src comp="1753" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="1761"><net_src comp="570" pin="3"/><net_sink comp="1758" pin=0"/></net>

<net id="1762"><net_src comp="1758" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1766"><net_src comp="578" pin="3"/><net_sink comp="1763" pin=0"/></net>

<net id="1767"><net_src comp="1763" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="1771"><net_src comp="586" pin="3"/><net_sink comp="1768" pin=0"/></net>

<net id="1772"><net_src comp="1768" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="1776"><net_src comp="594" pin="3"/><net_sink comp="1773" pin=0"/></net>

<net id="1777"><net_src comp="1773" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="1781"><net_src comp="602" pin="3"/><net_sink comp="1778" pin=0"/></net>

<net id="1782"><net_src comp="1778" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="1786"><net_src comp="610" pin="3"/><net_sink comp="1783" pin=0"/></net>

<net id="1787"><net_src comp="1783" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1791"><net_src comp="618" pin="3"/><net_sink comp="1788" pin=0"/></net>

<net id="1792"><net_src comp="1788" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="1796"><net_src comp="626" pin="3"/><net_sink comp="1793" pin=0"/></net>

<net id="1797"><net_src comp="1793" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="1801"><net_src comp="634" pin="3"/><net_sink comp="1798" pin=0"/></net>

<net id="1802"><net_src comp="1798" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="1806"><net_src comp="642" pin="3"/><net_sink comp="1803" pin=0"/></net>

<net id="1807"><net_src comp="1803" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="1811"><net_src comp="650" pin="3"/><net_sink comp="1808" pin=0"/></net>

<net id="1812"><net_src comp="1808" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="1816"><net_src comp="658" pin="3"/><net_sink comp="1813" pin=0"/></net>

<net id="1817"><net_src comp="1813" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="1821"><net_src comp="378" pin="7"/><net_sink comp="1818" pin=0"/></net>

<net id="1822"><net_src comp="1818" pin="1"/><net_sink comp="1158" pin=9"/></net>

<net id="1826"><net_src comp="388" pin="7"/><net_sink comp="1823" pin=0"/></net>

<net id="1827"><net_src comp="1823" pin="1"/><net_sink comp="1158" pin=10"/></net>

<net id="1831"><net_src comp="398" pin="7"/><net_sink comp="1828" pin=0"/></net>

<net id="1832"><net_src comp="1828" pin="1"/><net_sink comp="1158" pin=11"/></net>

<net id="1836"><net_src comp="408" pin="7"/><net_sink comp="1833" pin=0"/></net>

<net id="1837"><net_src comp="1833" pin="1"/><net_sink comp="1158" pin=12"/></net>

<net id="1841"><net_src comp="418" pin="7"/><net_sink comp="1838" pin=0"/></net>

<net id="1842"><net_src comp="1838" pin="1"/><net_sink comp="1158" pin=13"/></net>

<net id="1846"><net_src comp="428" pin="7"/><net_sink comp="1843" pin=0"/></net>

<net id="1847"><net_src comp="1843" pin="1"/><net_sink comp="1158" pin=14"/></net>

<net id="1851"><net_src comp="438" pin="7"/><net_sink comp="1848" pin=0"/></net>

<net id="1852"><net_src comp="1848" pin="1"/><net_sink comp="1158" pin=15"/></net>

<net id="1856"><net_src comp="448" pin="7"/><net_sink comp="1853" pin=0"/></net>

<net id="1857"><net_src comp="1853" pin="1"/><net_sink comp="1158" pin=16"/></net>

<net id="1861"><net_src comp="458" pin="7"/><net_sink comp="1858" pin=0"/></net>

<net id="1862"><net_src comp="1858" pin="1"/><net_sink comp="1158" pin=17"/></net>

<net id="1866"><net_src comp="468" pin="7"/><net_sink comp="1863" pin=0"/></net>

<net id="1867"><net_src comp="1863" pin="1"/><net_sink comp="1158" pin=18"/></net>

<net id="1871"><net_src comp="478" pin="7"/><net_sink comp="1868" pin=0"/></net>

<net id="1872"><net_src comp="1868" pin="1"/><net_sink comp="1158" pin=19"/></net>

<net id="1876"><net_src comp="488" pin="7"/><net_sink comp="1873" pin=0"/></net>

<net id="1877"><net_src comp="1873" pin="1"/><net_sink comp="1158" pin=20"/></net>

<net id="1881"><net_src comp="498" pin="7"/><net_sink comp="1878" pin=0"/></net>

<net id="1882"><net_src comp="1878" pin="1"/><net_sink comp="1158" pin=21"/></net>

<net id="1886"><net_src comp="508" pin="7"/><net_sink comp="1883" pin=0"/></net>

<net id="1887"><net_src comp="1883" pin="1"/><net_sink comp="1158" pin=22"/></net>

<net id="1891"><net_src comp="518" pin="7"/><net_sink comp="1888" pin=0"/></net>

<net id="1892"><net_src comp="1888" pin="1"/><net_sink comp="1158" pin=23"/></net>

<net id="1896"><net_src comp="528" pin="7"/><net_sink comp="1893" pin=0"/></net>

<net id="1897"><net_src comp="1893" pin="1"/><net_sink comp="1158" pin=24"/></net>

<net id="1901"><net_src comp="378" pin="3"/><net_sink comp="1898" pin=0"/></net>

<net id="1902"><net_src comp="1898" pin="1"/><net_sink comp="1158" pin=25"/></net>

<net id="1906"><net_src comp="388" pin="3"/><net_sink comp="1903" pin=0"/></net>

<net id="1907"><net_src comp="1903" pin="1"/><net_sink comp="1158" pin=26"/></net>

<net id="1911"><net_src comp="398" pin="3"/><net_sink comp="1908" pin=0"/></net>

<net id="1912"><net_src comp="1908" pin="1"/><net_sink comp="1158" pin=27"/></net>

<net id="1916"><net_src comp="408" pin="3"/><net_sink comp="1913" pin=0"/></net>

<net id="1917"><net_src comp="1913" pin="1"/><net_sink comp="1158" pin=28"/></net>

<net id="1921"><net_src comp="418" pin="3"/><net_sink comp="1918" pin=0"/></net>

<net id="1922"><net_src comp="1918" pin="1"/><net_sink comp="1158" pin=29"/></net>

<net id="1926"><net_src comp="428" pin="3"/><net_sink comp="1923" pin=0"/></net>

<net id="1927"><net_src comp="1923" pin="1"/><net_sink comp="1158" pin=30"/></net>

<net id="1931"><net_src comp="438" pin="3"/><net_sink comp="1928" pin=0"/></net>

<net id="1932"><net_src comp="1928" pin="1"/><net_sink comp="1158" pin=31"/></net>

<net id="1936"><net_src comp="448" pin="3"/><net_sink comp="1933" pin=0"/></net>

<net id="1937"><net_src comp="1933" pin="1"/><net_sink comp="1158" pin=32"/></net>

<net id="1941"><net_src comp="458" pin="3"/><net_sink comp="1938" pin=0"/></net>

<net id="1942"><net_src comp="1938" pin="1"/><net_sink comp="1158" pin=33"/></net>

<net id="1946"><net_src comp="468" pin="3"/><net_sink comp="1943" pin=0"/></net>

<net id="1947"><net_src comp="1943" pin="1"/><net_sink comp="1158" pin=34"/></net>

<net id="1951"><net_src comp="478" pin="3"/><net_sink comp="1948" pin=0"/></net>

<net id="1952"><net_src comp="1948" pin="1"/><net_sink comp="1158" pin=35"/></net>

<net id="1956"><net_src comp="488" pin="3"/><net_sink comp="1953" pin=0"/></net>

<net id="1957"><net_src comp="1953" pin="1"/><net_sink comp="1158" pin=36"/></net>

<net id="1961"><net_src comp="498" pin="3"/><net_sink comp="1958" pin=0"/></net>

<net id="1962"><net_src comp="1958" pin="1"/><net_sink comp="1158" pin=37"/></net>

<net id="1966"><net_src comp="508" pin="3"/><net_sink comp="1963" pin=0"/></net>

<net id="1967"><net_src comp="1963" pin="1"/><net_sink comp="1158" pin=38"/></net>

<net id="1971"><net_src comp="518" pin="3"/><net_sink comp="1968" pin=0"/></net>

<net id="1972"><net_src comp="1968" pin="1"/><net_sink comp="1158" pin=39"/></net>

<net id="1976"><net_src comp="528" pin="3"/><net_sink comp="1973" pin=0"/></net>

<net id="1977"><net_src comp="1973" pin="1"/><net_sink comp="1158" pin=40"/></net>

<net id="1981"><net_src comp="682" pin="3"/><net_sink comp="1978" pin=0"/></net>

<net id="1982"><net_src comp="1978" pin="1"/><net_sink comp="696" pin=2"/></net>

<net id="1986"><net_src comp="689" pin="3"/><net_sink comp="1983" pin=0"/></net>

<net id="1987"><net_src comp="1983" pin="1"/><net_sink comp="706" pin=2"/></net>

<net id="1991"><net_src comp="716" pin="3"/><net_sink comp="1988" pin=0"/></net>

<net id="1992"><net_src comp="1988" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="1996"><net_src comp="723" pin="3"/><net_sink comp="1993" pin=0"/></net>

<net id="1997"><net_src comp="1993" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="2001"><net_src comp="732" pin="3"/><net_sink comp="1998" pin=0"/></net>

<net id="2002"><net_src comp="1998" pin="1"/><net_sink comp="746" pin=2"/></net>

<net id="2006"><net_src comp="739" pin="3"/><net_sink comp="2003" pin=0"/></net>

<net id="2007"><net_src comp="2003" pin="1"/><net_sink comp="756" pin=2"/></net>

<net id="2011"><net_src comp="766" pin="3"/><net_sink comp="2008" pin=0"/></net>

<net id="2012"><net_src comp="2008" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="2016"><net_src comp="773" pin="3"/><net_sink comp="2013" pin=0"/></net>

<net id="2017"><net_src comp="2013" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="2021"><net_src comp="696" pin="7"/><net_sink comp="2018" pin=0"/></net>

<net id="2022"><net_src comp="2018" pin="1"/><net_sink comp="1370" pin=1"/></net>

<net id="2023"><net_src comp="2018" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="2027"><net_src comp="706" pin="7"/><net_sink comp="2024" pin=0"/></net>

<net id="2028"><net_src comp="2024" pin="1"/><net_sink comp="1374" pin=1"/></net>

<net id="2029"><net_src comp="2024" pin="1"/><net_sink comp="1382" pin=0"/></net>

<net id="2033"><net_src comp="696" pin="3"/><net_sink comp="2030" pin=0"/></net>

<net id="2034"><net_src comp="2030" pin="1"/><net_sink comp="1370" pin=0"/></net>

<net id="2035"><net_src comp="2030" pin="1"/><net_sink comp="1378" pin=1"/></net>

<net id="2039"><net_src comp="706" pin="3"/><net_sink comp="2036" pin=0"/></net>

<net id="2040"><net_src comp="2036" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="2041"><net_src comp="2036" pin="1"/><net_sink comp="1382" pin=1"/></net>

<net id="2045"><net_src comp="746" pin="7"/><net_sink comp="2042" pin=0"/></net>

<net id="2046"><net_src comp="2042" pin="1"/><net_sink comp="1386" pin=1"/></net>

<net id="2047"><net_src comp="2042" pin="1"/><net_sink comp="1394" pin=0"/></net>

<net id="2051"><net_src comp="756" pin="7"/><net_sink comp="2048" pin=0"/></net>

<net id="2052"><net_src comp="2048" pin="1"/><net_sink comp="1390" pin=1"/></net>

<net id="2053"><net_src comp="2048" pin="1"/><net_sink comp="1398" pin=0"/></net>

<net id="2057"><net_src comp="746" pin="3"/><net_sink comp="2054" pin=0"/></net>

<net id="2058"><net_src comp="2054" pin="1"/><net_sink comp="1386" pin=0"/></net>

<net id="2059"><net_src comp="2054" pin="1"/><net_sink comp="1394" pin=1"/></net>

<net id="2063"><net_src comp="756" pin="3"/><net_sink comp="2060" pin=0"/></net>

<net id="2064"><net_src comp="2060" pin="1"/><net_sink comp="1390" pin=0"/></net>

<net id="2065"><net_src comp="2060" pin="1"/><net_sink comp="1398" pin=1"/></net>

<net id="2069"><net_src comp="782" pin="3"/><net_sink comp="2066" pin=0"/></net>

<net id="2070"><net_src comp="2066" pin="1"/><net_sink comp="796" pin=2"/></net>

<net id="2074"><net_src comp="789" pin="3"/><net_sink comp="2071" pin=0"/></net>

<net id="2075"><net_src comp="2071" pin="1"/><net_sink comp="806" pin=2"/></net>

<net id="2079"><net_src comp="816" pin="3"/><net_sink comp="2076" pin=0"/></net>

<net id="2080"><net_src comp="2076" pin="1"/><net_sink comp="830" pin=2"/></net>

<net id="2084"><net_src comp="823" pin="3"/><net_sink comp="2081" pin=0"/></net>

<net id="2085"><net_src comp="2081" pin="1"/><net_sink comp="840" pin=2"/></net>

<net id="2089"><net_src comp="850" pin="3"/><net_sink comp="2086" pin=0"/></net>

<net id="2090"><net_src comp="2086" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="2094"><net_src comp="857" pin="3"/><net_sink comp="2091" pin=0"/></net>

<net id="2095"><net_src comp="2091" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="2099"><net_src comp="866" pin="3"/><net_sink comp="2096" pin=0"/></net>

<net id="2100"><net_src comp="2096" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="2104"><net_src comp="873" pin="3"/><net_sink comp="2101" pin=0"/></net>

<net id="2105"><net_src comp="2101" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="2109"><net_src comp="1402" pin="2"/><net_sink comp="2106" pin=0"/></net>

<net id="2110"><net_src comp="2106" pin="1"/><net_sink comp="1258" pin=13"/></net>

<net id="2114"><net_src comp="1409" pin="2"/><net_sink comp="2111" pin=0"/></net>

<net id="2115"><net_src comp="2111" pin="1"/><net_sink comp="1258" pin=15"/></net>

<net id="2119"><net_src comp="1416" pin="2"/><net_sink comp="2116" pin=0"/></net>

<net id="2120"><net_src comp="2116" pin="1"/><net_sink comp="1258" pin=14"/></net>

<net id="2124"><net_src comp="1423" pin="2"/><net_sink comp="2121" pin=0"/></net>

<net id="2125"><net_src comp="2121" pin="1"/><net_sink comp="1258" pin=16"/></net>

<net id="2129"><net_src comp="1430" pin="2"/><net_sink comp="2126" pin=0"/></net>

<net id="2130"><net_src comp="2126" pin="1"/><net_sink comp="1258" pin=17"/></net>

<net id="2134"><net_src comp="1437" pin="2"/><net_sink comp="2131" pin=0"/></net>

<net id="2135"><net_src comp="2131" pin="1"/><net_sink comp="1258" pin=19"/></net>

<net id="2139"><net_src comp="1444" pin="2"/><net_sink comp="2136" pin=0"/></net>

<net id="2140"><net_src comp="2136" pin="1"/><net_sink comp="1258" pin=18"/></net>

<net id="2144"><net_src comp="1451" pin="2"/><net_sink comp="2141" pin=0"/></net>

<net id="2145"><net_src comp="2141" pin="1"/><net_sink comp="1258" pin=20"/></net>

<net id="2149"><net_src comp="1458" pin="2"/><net_sink comp="2146" pin=0"/></net>

<net id="2150"><net_src comp="2146" pin="1"/><net_sink comp="1258" pin=5"/></net>

<net id="2154"><net_src comp="1465" pin="2"/><net_sink comp="2151" pin=0"/></net>

<net id="2155"><net_src comp="2151" pin="1"/><net_sink comp="1258" pin=7"/></net>

<net id="2159"><net_src comp="1472" pin="2"/><net_sink comp="2156" pin=0"/></net>

<net id="2160"><net_src comp="2156" pin="1"/><net_sink comp="1258" pin=6"/></net>

<net id="2164"><net_src comp="1479" pin="2"/><net_sink comp="2161" pin=0"/></net>

<net id="2165"><net_src comp="2161" pin="1"/><net_sink comp="1258" pin=8"/></net>

<net id="2169"><net_src comp="1486" pin="2"/><net_sink comp="2166" pin=0"/></net>

<net id="2170"><net_src comp="2166" pin="1"/><net_sink comp="1258" pin=9"/></net>

<net id="2174"><net_src comp="1493" pin="2"/><net_sink comp="2171" pin=0"/></net>

<net id="2175"><net_src comp="2171" pin="1"/><net_sink comp="1258" pin=11"/></net>

<net id="2179"><net_src comp="1500" pin="2"/><net_sink comp="2176" pin=0"/></net>

<net id="2180"><net_src comp="2176" pin="1"/><net_sink comp="1258" pin=10"/></net>

<net id="2184"><net_src comp="1507" pin="2"/><net_sink comp="2181" pin=0"/></net>

<net id="2185"><net_src comp="2181" pin="1"/><net_sink comp="1258" pin=12"/></net>

<net id="2189"><net_src comp="882" pin="3"/><net_sink comp="2186" pin=0"/></net>

<net id="2190"><net_src comp="2186" pin="1"/><net_sink comp="896" pin=2"/></net>

<net id="2194"><net_src comp="889" pin="3"/><net_sink comp="2191" pin=0"/></net>

<net id="2195"><net_src comp="2191" pin="1"/><net_sink comp="906" pin=2"/></net>

<net id="2199"><net_src comp="916" pin="3"/><net_sink comp="2196" pin=0"/></net>

<net id="2200"><net_src comp="2196" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="2204"><net_src comp="923" pin="3"/><net_sink comp="2201" pin=0"/></net>

<net id="2205"><net_src comp="2201" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="2209"><net_src comp="932" pin="3"/><net_sink comp="2206" pin=0"/></net>

<net id="2210"><net_src comp="2206" pin="1"/><net_sink comp="946" pin=2"/></net>

<net id="2214"><net_src comp="939" pin="3"/><net_sink comp="2211" pin=0"/></net>

<net id="2215"><net_src comp="2211" pin="1"/><net_sink comp="956" pin=2"/></net>

<net id="2219"><net_src comp="966" pin="3"/><net_sink comp="2216" pin=0"/></net>

<net id="2220"><net_src comp="2216" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="2224"><net_src comp="973" pin="3"/><net_sink comp="2221" pin=0"/></net>

<net id="2225"><net_src comp="2221" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="2229"><net_src comp="896" pin="7"/><net_sink comp="2226" pin=0"/></net>

<net id="2230"><net_src comp="2226" pin="1"/><net_sink comp="1514" pin=1"/></net>

<net id="2231"><net_src comp="2226" pin="1"/><net_sink comp="1522" pin=0"/></net>

<net id="2235"><net_src comp="906" pin="7"/><net_sink comp="2232" pin=0"/></net>

<net id="2236"><net_src comp="2232" pin="1"/><net_sink comp="1518" pin=1"/></net>

<net id="2237"><net_src comp="2232" pin="1"/><net_sink comp="1526" pin=0"/></net>

<net id="2241"><net_src comp="896" pin="3"/><net_sink comp="2238" pin=0"/></net>

<net id="2242"><net_src comp="2238" pin="1"/><net_sink comp="1514" pin=0"/></net>

<net id="2243"><net_src comp="2238" pin="1"/><net_sink comp="1522" pin=1"/></net>

<net id="2247"><net_src comp="906" pin="3"/><net_sink comp="2244" pin=0"/></net>

<net id="2248"><net_src comp="2244" pin="1"/><net_sink comp="1518" pin=0"/></net>

<net id="2249"><net_src comp="2244" pin="1"/><net_sink comp="1526" pin=1"/></net>

<net id="2253"><net_src comp="946" pin="7"/><net_sink comp="2250" pin=0"/></net>

<net id="2254"><net_src comp="2250" pin="1"/><net_sink comp="1530" pin=1"/></net>

<net id="2255"><net_src comp="2250" pin="1"/><net_sink comp="1538" pin=0"/></net>

<net id="2259"><net_src comp="956" pin="7"/><net_sink comp="2256" pin=0"/></net>

<net id="2260"><net_src comp="2256" pin="1"/><net_sink comp="1534" pin=1"/></net>

<net id="2261"><net_src comp="2256" pin="1"/><net_sink comp="1542" pin=0"/></net>

<net id="2265"><net_src comp="946" pin="3"/><net_sink comp="2262" pin=0"/></net>

<net id="2266"><net_src comp="2262" pin="1"/><net_sink comp="1530" pin=0"/></net>

<net id="2267"><net_src comp="2262" pin="1"/><net_sink comp="1538" pin=1"/></net>

<net id="2271"><net_src comp="956" pin="3"/><net_sink comp="2268" pin=0"/></net>

<net id="2272"><net_src comp="2268" pin="1"/><net_sink comp="1534" pin=0"/></net>

<net id="2273"><net_src comp="2268" pin="1"/><net_sink comp="1542" pin=1"/></net>

<net id="2277"><net_src comp="982" pin="3"/><net_sink comp="2274" pin=0"/></net>

<net id="2278"><net_src comp="2274" pin="1"/><net_sink comp="996" pin=2"/></net>

<net id="2282"><net_src comp="989" pin="3"/><net_sink comp="2279" pin=0"/></net>

<net id="2283"><net_src comp="2279" pin="1"/><net_sink comp="1006" pin=2"/></net>

<net id="2287"><net_src comp="1016" pin="3"/><net_sink comp="2284" pin=0"/></net>

<net id="2288"><net_src comp="2284" pin="1"/><net_sink comp="1030" pin=2"/></net>

<net id="2292"><net_src comp="1023" pin="3"/><net_sink comp="2289" pin=0"/></net>

<net id="2293"><net_src comp="2289" pin="1"/><net_sink comp="1040" pin=2"/></net>

<net id="2297"><net_src comp="1050" pin="3"/><net_sink comp="2294" pin=0"/></net>

<net id="2298"><net_src comp="2294" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="2302"><net_src comp="1057" pin="3"/><net_sink comp="2299" pin=0"/></net>

<net id="2303"><net_src comp="2299" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="2307"><net_src comp="1066" pin="3"/><net_sink comp="2304" pin=0"/></net>

<net id="2308"><net_src comp="2304" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="2312"><net_src comp="1073" pin="3"/><net_sink comp="2309" pin=0"/></net>

<net id="2313"><net_src comp="2309" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="2317"><net_src comp="1546" pin="2"/><net_sink comp="2314" pin=0"/></net>

<net id="2318"><net_src comp="2314" pin="1"/><net_sink comp="1286" pin=13"/></net>

<net id="2322"><net_src comp="1553" pin="2"/><net_sink comp="2319" pin=0"/></net>

<net id="2323"><net_src comp="2319" pin="1"/><net_sink comp="1286" pin=15"/></net>

<net id="2327"><net_src comp="1560" pin="2"/><net_sink comp="2324" pin=0"/></net>

<net id="2328"><net_src comp="2324" pin="1"/><net_sink comp="1286" pin=14"/></net>

<net id="2332"><net_src comp="1567" pin="2"/><net_sink comp="2329" pin=0"/></net>

<net id="2333"><net_src comp="2329" pin="1"/><net_sink comp="1286" pin=16"/></net>

<net id="2337"><net_src comp="1574" pin="2"/><net_sink comp="2334" pin=0"/></net>

<net id="2338"><net_src comp="2334" pin="1"/><net_sink comp="1286" pin=17"/></net>

<net id="2342"><net_src comp="1581" pin="2"/><net_sink comp="2339" pin=0"/></net>

<net id="2343"><net_src comp="2339" pin="1"/><net_sink comp="1286" pin=19"/></net>

<net id="2347"><net_src comp="1588" pin="2"/><net_sink comp="2344" pin=0"/></net>

<net id="2348"><net_src comp="2344" pin="1"/><net_sink comp="1286" pin=18"/></net>

<net id="2352"><net_src comp="1595" pin="2"/><net_sink comp="2349" pin=0"/></net>

<net id="2353"><net_src comp="2349" pin="1"/><net_sink comp="1286" pin=20"/></net>

<net id="2357"><net_src comp="1602" pin="2"/><net_sink comp="2354" pin=0"/></net>

<net id="2358"><net_src comp="2354" pin="1"/><net_sink comp="1286" pin=5"/></net>

<net id="2362"><net_src comp="1609" pin="2"/><net_sink comp="2359" pin=0"/></net>

<net id="2363"><net_src comp="2359" pin="1"/><net_sink comp="1286" pin=7"/></net>

<net id="2367"><net_src comp="1616" pin="2"/><net_sink comp="2364" pin=0"/></net>

<net id="2368"><net_src comp="2364" pin="1"/><net_sink comp="1286" pin=6"/></net>

<net id="2372"><net_src comp="1623" pin="2"/><net_sink comp="2369" pin=0"/></net>

<net id="2373"><net_src comp="2369" pin="1"/><net_sink comp="1286" pin=8"/></net>

<net id="2377"><net_src comp="1630" pin="2"/><net_sink comp="2374" pin=0"/></net>

<net id="2378"><net_src comp="2374" pin="1"/><net_sink comp="1286" pin=9"/></net>

<net id="2382"><net_src comp="1637" pin="2"/><net_sink comp="2379" pin=0"/></net>

<net id="2383"><net_src comp="2379" pin="1"/><net_sink comp="1286" pin=11"/></net>

<net id="2387"><net_src comp="1644" pin="2"/><net_sink comp="2384" pin=0"/></net>

<net id="2388"><net_src comp="2384" pin="1"/><net_sink comp="1286" pin=10"/></net>

<net id="2392"><net_src comp="1651" pin="2"/><net_sink comp="2389" pin=0"/></net>

<net id="2393"><net_src comp="2389" pin="1"/><net_sink comp="1286" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_real_0 | {14 15 }
	Port: out_real_1 | {14 15 }
	Port: out_real_2 | {14 15 }
	Port: out_real_3 | {14 15 }
	Port: out_real_4 | {14 15 }
	Port: out_real_5 | {14 15 }
	Port: out_real_6 | {14 15 }
	Port: out_real_7 | {14 15 }
	Port: out_imag_0 | {14 15 }
	Port: out_imag_1 | {14 15 }
	Port: out_imag_2 | {14 15 }
	Port: out_imag_3 | {14 15 }
	Port: out_imag_4 | {14 15 }
	Port: out_imag_5 | {14 15 }
	Port: out_imag_6 | {14 15 }
	Port: out_imag_7 | {14 15 }
	Port: TWIDDLE_REAL_V | {}
	Port: TWIDDLE_IMAG_V | {}
 - Input state : 
	Port: fft_32pt : in_real_0 | {1 2 3 4 }
	Port: fft_32pt : in_real_1 | {1 2 3 4 }
	Port: fft_32pt : in_real_2 | {1 2 3 4 }
	Port: fft_32pt : in_real_3 | {1 2 3 4 }
	Port: fft_32pt : in_real_4 | {1 2 3 4 }
	Port: fft_32pt : in_real_5 | {1 2 3 4 }
	Port: fft_32pt : in_real_6 | {1 2 3 4 }
	Port: fft_32pt : in_real_7 | {1 2 3 4 }
	Port: fft_32pt : in_imag_0 | {1 2 3 4 }
	Port: fft_32pt : in_imag_1 | {1 2 3 4 }
	Port: fft_32pt : in_imag_2 | {1 2 3 4 }
	Port: fft_32pt : in_imag_3 | {1 2 3 4 }
	Port: fft_32pt : in_imag_4 | {1 2 3 4 }
	Port: fft_32pt : in_imag_5 | {1 2 3 4 }
	Port: fft_32pt : in_imag_6 | {1 2 3 4 }
	Port: fft_32pt : in_imag_7 | {1 2 3 4 }
	Port: fft_32pt : TWIDDLE_REAL_V | {4 5 10 11 12 13 14 15 }
	Port: fft_32pt : TWIDDLE_IMAG_V | {4 5 10 11 12 13 14 15 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		in_real_0_load : 1
		in_real_1_load : 1
		in_real_2_load : 1
		in_real_3_load : 1
		in_real_4_load : 1
		in_real_5_load : 1
		in_real_6_load : 1
		in_real_7_load : 1
		in_imag_0_load : 1
		in_imag_1_load : 1
		in_imag_2_load : 1
		in_imag_3_load : 1
		in_imag_4_load : 1
		in_imag_5_load : 1
		in_imag_6_load : 1
		in_imag_7_load : 1
		in_real_0_load_5 : 1
		in_real_1_load_5 : 1
		in_real_2_load_5 : 1
		in_real_3_load_5 : 1
		in_real_4_load_5 : 1
		in_real_5_load_5 : 1
		in_real_6_load_5 : 1
		in_real_7_load_5 : 1
		in_imag_0_load_5 : 1
		in_imag_1_load_5 : 1
		in_imag_2_load_5 : 1
		in_imag_3_load_5 : 1
		in_imag_4_load_5 : 1
		in_imag_5_load_5 : 1
		in_imag_6_load_5 : 1
		in_imag_7_load_5 : 1
	State 4
		call_ln0 : 1
	State 5
	State 6
	State 7
	State 8
		a_real_V : 1
		a_imag_V : 1
		b_real_V : 1
		b_imag_V : 1
		a_real_V_20 : 1
		a_imag_V_13 : 1
		b_real_V_11 : 1
		b_imag_V_19 : 1
	State 9
		a_real_V_26 : 1
		a_imag_V_19 : 1
		b_real_V_17 : 1
		b_imag_V_24 : 1
		a_real_V_27 : 1
		a_imag_V_20 : 1
		b_real_V_18 : 1
		b_imag_V_25 : 1
	State 10
		r_real_V : 1
		r_imag_V : 1
		r_real_V_32 : 1
		r_imag_V_45 : 1
		r_real_V_33 : 1
		r_imag_V_46 : 1
		r_real_V_34 : 1
		r_imag_V_47 : 1
		r_real_V_59 : 1
		r_imag_V_69 : 1
		r_real_V_60 : 1
		r_imag_V_70 : 1
		r_real_V_61 : 1
		r_imag_V_71 : 1
		r_real_V_62 : 1
		r_imag_V_72 : 1
		call_ln813 : 2
		a_real_V_28 : 1
		a_imag_V_23 : 1
		b_real_V_19 : 1
		b_imag_V_26 : 1
		a_real_V_29 : 1
		a_imag_V_24 : 1
		b_real_V_20 : 1
		b_imag_V_27 : 1
	State 11
		a_real_V_33 : 1
		a_imag_V_28 : 1
		b_real_V_22 : 1
		b_imag_V_30 : 1
		a_real_V_34 : 1
		a_imag_V_29 : 1
		b_real_V_23 : 1
		b_imag_V_31 : 1
	State 12
		r_real_V_47 : 1
		r_imag_V_56 : 1
		r_real_V_48 : 1
		r_imag_V_58 : 1
		r_real_V_49 : 1
		r_imag_V_59 : 1
		r_real_V_50 : 1
		r_imag_V_60 : 1
		r_real_V_67 : 1
		r_imag_V_77 : 1
		r_real_V_68 : 1
		r_imag_V_78 : 1
		r_real_V_69 : 1
		r_imag_V_79 : 1
		r_real_V_70 : 1
		r_imag_V_80 : 1
		call_ln813 : 2
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                  Functional Unit                 |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |  grp_fft_32pt_Pipeline_VITIS_LOOP_215_1_fu_1082  |    0    |    0    |  25.408 |    44   |   250   |    0    |
|          |               grp_fft_16pt_fu_1134               |    0    |    32   | 201.042 |   9289  |   6035  |    0    |
|          |  grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158  |    0    |    0    |    0    |    4    |   190   |    0    |
|   call   |  grp_fft_32pt_Pipeline_VITIS_LOOP_120_1_fu_1234  |    0    |    0    |  6.352  |    13   |    73   |    0    |
|          | grp_fft_32pt_Pipeline_VITIS_LOOP_120_173_fu_1246 |    0    |    0    |  6.352  |    13   |    73   |    0    |
|          |  grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258  |    0    |    16   | 29.0612 |   2991  |   1478  |    0    |
|          | grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286 |    0    |    16   | 29.0612 |   2991  |   1478  |    0    |
|          |  grp_fft_32pt_Pipeline_VITIS_LOOP_231_3_fu_1314  |    0    |    16   | 41.7652 |   2704  |   1452  |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                    grp_fu_2394                   |    0    |    2    |    0    |   165   |    50   |    0    |
|          |                    grp_fu_2398                   |    0    |    2    |    0    |   165   |    50   |    0    |
|          |                    grp_fu_2402                   |    0    |    2    |    0    |   165   |    50   |    0    |
|          |                    grp_fu_2406                   |    0    |    2    |    0    |   165   |    50   |    0    |
|          |                    grp_fu_2410                   |    0    |    2    |    0    |   165   |    50   |    0    |
|          |                    grp_fu_2414                   |    0    |    2    |    0    |   165   |    50   |    0    |
|          |                    grp_fu_2418                   |    0    |    2    |    0    |   165   |    50   |    0    |
|    mul   |                    grp_fu_2422                   |    0    |    2    |    0    |   165   |    50   |    0    |
|          |                    grp_fu_2426                   |    0    |    2    |    0    |   165   |    50   |    0    |
|          |                    grp_fu_2430                   |    0    |    2    |    0    |   165   |    50   |    0    |
|          |                    grp_fu_2434                   |    0    |    2    |    0    |   165   |    50   |    0    |
|          |                    grp_fu_2438                   |    0    |    2    |    0    |   165   |    50   |    0    |
|          |                    grp_fu_2442                   |    0    |    2    |    0    |   165   |    50   |    0    |
|          |                    grp_fu_2446                   |    0    |    2    |    0    |   165   |    50   |    0    |
|          |                    grp_fu_2450                   |    0    |    2    |    0    |   165   |    50   |    0    |
|          |                    grp_fu_2454                   |    0    |    2    |    0    |   165   |    50   |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                r_real_V_55_fu_1370               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_imag_V_65_fu_1374               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_real_V_57_fu_1386               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_imag_V_67_fu_1390               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                 r_real_V_fu_1402                 |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                 r_imag_V_fu_1409                 |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_real_V_32_fu_1416               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_imag_V_47_fu_1451               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_real_V_59_fu_1458               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_imag_V_69_fu_1465               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_real_V_61_fu_1486               |    0    |    0    |    0    |    0    |    39   |    0    |
|    add   |                r_imag_V_71_fu_1493               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_real_V_63_fu_1514               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_imag_V_73_fu_1518               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_real_V_65_fu_1530               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_imag_V_75_fu_1534               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_real_V_47_fu_1546               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_imag_V_56_fu_1553               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_real_V_48_fu_1560               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_imag_V_60_fu_1595               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_real_V_67_fu_1602               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_imag_V_77_fu_1609               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_real_V_69_fu_1630               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_imag_V_79_fu_1637               |    0    |    0    |    0    |    0    |    39   |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                r_real_V_56_fu_1378               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_imag_V_66_fu_1382               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_real_V_58_fu_1394               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_imag_V_68_fu_1398               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_imag_V_45_fu_1423               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_real_V_33_fu_1430               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_imag_V_46_fu_1437               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_real_V_34_fu_1444               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_real_V_60_fu_1472               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_imag_V_70_fu_1479               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_real_V_62_fu_1500               |    0    |    0    |    0    |    0    |    39   |    0    |
|    sub   |                r_imag_V_72_fu_1507               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_real_V_64_fu_1522               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_imag_V_74_fu_1526               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_real_V_66_fu_1538               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_imag_V_76_fu_1542               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_imag_V_58_fu_1567               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_real_V_49_fu_1574               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_imag_V_59_fu_1581               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_real_V_50_fu_1588               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_real_V_68_fu_1616               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_imag_V_78_fu_1623               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_real_V_70_fu_1644               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                r_imag_V_80_fu_1651               |    0    |    0    |    0    |    0    |    39   |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                  |    0    |   112   | 339.042 |  20689  |  13701  |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------+--------+--------+--------+--------+
|  e_in_imag_V  |    0   |   64   |    1   |    0   |
| e_in_imag_V_10|    0   |   64   |    1   |    0   |
| e_in_imag_V_11|    0   |   64   |    2   |    0   |
| e_in_imag_V_12|    0   |   64   |    2   |    0   |
| e_in_imag_V_13|    0   |   64   |    2   |    0   |
| e_in_imag_V_14|    0   |   64   |    2   |    0   |
| e_in_imag_V_8 |    0   |   64   |    1   |    0   |
| e_in_imag_V_9 |    0   |   64   |    1   |    0   |
|  e_in_real_V  |    0   |   64   |    1   |    0   |
| e_in_real_V_10|    0   |   64   |    1   |    0   |
| e_in_real_V_11|    0   |   64   |    2   |    0   |
| e_in_real_V_12|    0   |   64   |    2   |    0   |
| e_in_real_V_13|    0   |   64   |    2   |    0   |
| e_in_real_V_14|    0   |   64   |    2   |    0   |
| e_in_real_V_8 |    0   |   64   |    1   |    0   |
| e_in_real_V_9 |    0   |   64   |    1   |    0   |
|  e_out_imag_V |    0   |   32   |    2   |    0   |
|e_out_imag_V_10|    0   |   32   |    2   |    0   |
| e_out_imag_V_8|    0   |   32   |    2   |    0   |
| e_out_imag_V_9|    0   |   32   |    2   |    0   |
|  e_out_real_V |    0   |   32   |    2   |    0   |
|e_out_real_V_10|    0   |   32   |    2   |    0   |
| e_out_real_V_8|    0   |   32   |    2   |    0   |
| e_out_real_V_9|    0   |   32   |    2   |    0   |
|  o1_in_imag_V |    0   |   64   |    2   |    0   |
| o1_in_imag_V_4|    0   |   64   |    2   |    0   |
|  o1_in_real_V |    0   |   64   |    2   |    0   |
| o1_in_real_V_4|    0   |   64   |    2   |    0   |
| o1_out_imag_V |    0   |   64   |    2   |    0   |
|o1_out_imag_V_1|    0   |   64   |    2   |    0   |
| o1_out_real_V |    0   |   64   |    2   |    0   |
|o1_out_real_V_1|    0   |   64   |    2   |    0   |
|  o2_in_imag_V |    0   |   64   |    2   |    0   |
| o2_in_imag_V_4|    0   |   64   |    2   |    0   |
|  o2_in_real_V |    0   |   64   |    2   |    0   |
| o2_in_real_V_4|    0   |   64   |    2   |    0   |
| o2_out_imag_V |    0   |   64   |    2   |    0   |
|o2_out_imag_V_1|    0   |   64   |    2   |    0   |
| o2_out_real_V |    0   |   64   |    2   |    0   |
|o2_out_real_V_1|    0   |   64   |    2   |    0   |
+---------------+--------+--------+--------+--------+
|     Total     |    0   |  2304  |   72   |    0   |
+---------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     a_imag_V_13_reg_2048     |   32   |
|     a_imag_V_23_reg_2232     |   32   |
|     a_imag_V_24_reg_2256     |   32   |
|       a_imag_V_reg_2024      |   32   |
|     a_real_V_20_reg_2042     |   32   |
|     a_real_V_28_reg_2226     |   32   |
|     a_real_V_29_reg_2250     |   32   |
|       a_real_V_reg_2018      |   32   |
|     b_imag_V_19_reg_2060     |   32   |
|     b_imag_V_26_reg_2244     |   32   |
|     b_imag_V_27_reg_2268     |   32   |
|       b_imag_V_reg_2036      |   32   |
|     b_real_V_11_reg_2054     |   32   |
|     b_real_V_19_reg_2238     |   32   |
|     b_real_V_20_reg_2262     |   32   |
|       b_real_V_reg_2030      |   32   |
|e_in_imag_V_10_addr_1_reg_2013|    1   |
| e_in_imag_V_10_addr_reg_2003 |    1   |
| e_in_imag_V_8_addr_1_reg_2221|    1   |
|  e_in_imag_V_8_addr_reg_2211 |    1   |
| e_in_imag_V_9_addr_1_reg_1993|    1   |
|  e_in_imag_V_9_addr_reg_1983 |    1   |
|  e_in_imag_V_addr_1_reg_2201 |    1   |
|   e_in_imag_V_addr_reg_2191  |    1   |
|e_in_real_V_10_addr_1_reg_2008|    1   |
| e_in_real_V_10_addr_reg_1998 |    1   |
| e_in_real_V_8_addr_1_reg_2216|    1   |
|  e_in_real_V_8_addr_reg_2206 |    1   |
| e_in_real_V_9_addr_1_reg_1988|    1   |
|  e_in_real_V_9_addr_reg_1978 |    1   |
|  e_in_real_V_addr_1_reg_2196 |    1   |
|   e_in_real_V_addr_reg_2186  |    1   |
|   in_imag_0_addr_2_reg_1778  |    2   |
|    in_imag_0_addr_reg_1698   |    2   |
|   in_imag_0_load_5_reg_1938  |   32   |
|    in_imag_0_load_reg_1858   |   32   |
|   in_imag_1_addr_2_reg_1783  |    2   |
|    in_imag_1_addr_reg_1703   |    2   |
|   in_imag_1_load_5_reg_1943  |   32   |
|    in_imag_1_load_reg_1863   |   32   |
|   in_imag_2_addr_2_reg_1788  |    2   |
|    in_imag_2_addr_reg_1708   |    2   |
|   in_imag_2_load_5_reg_1948  |   32   |
|    in_imag_2_load_reg_1868   |   32   |
|   in_imag_3_addr_2_reg_1793  |    2   |
|    in_imag_3_addr_reg_1713   |    2   |
|   in_imag_3_load_5_reg_1953  |   32   |
|    in_imag_3_load_reg_1873   |   32   |
|   in_imag_4_addr_2_reg_1798  |    2   |
|    in_imag_4_addr_reg_1718   |    2   |
|   in_imag_4_load_5_reg_1958  |   32   |
|    in_imag_4_load_reg_1878   |   32   |
|   in_imag_5_addr_2_reg_1803  |    2   |
|    in_imag_5_addr_reg_1723   |    2   |
|   in_imag_5_load_5_reg_1963  |   32   |
|    in_imag_5_load_reg_1883   |   32   |
|   in_imag_6_addr_2_reg_1808  |    2   |
|    in_imag_6_addr_reg_1728   |    2   |
|   in_imag_6_load_5_reg_1968  |   32   |
|    in_imag_6_load_reg_1888   |   32   |
|   in_imag_7_addr_2_reg_1813  |    2   |
|    in_imag_7_addr_reg_1733   |    2   |
|   in_imag_7_load_5_reg_1973  |   32   |
|    in_imag_7_load_reg_1893   |   32   |
|   in_real_0_addr_2_reg_1738  |    2   |
|    in_real_0_addr_reg_1658   |    2   |
|   in_real_0_load_5_reg_1898  |   32   |
|    in_real_0_load_reg_1818   |   32   |
|   in_real_1_addr_2_reg_1743  |    2   |
|    in_real_1_addr_reg_1663   |    2   |
|   in_real_1_load_5_reg_1903  |   32   |
|    in_real_1_load_reg_1823   |   32   |
|   in_real_2_addr_2_reg_1748  |    2   |
|    in_real_2_addr_reg_1668   |    2   |
|   in_real_2_load_5_reg_1908  |   32   |
|    in_real_2_load_reg_1828   |   32   |
|   in_real_3_addr_2_reg_1753  |    2   |
|    in_real_3_addr_reg_1673   |    2   |
|   in_real_3_load_5_reg_1913  |   32   |
|    in_real_3_load_reg_1833   |   32   |
|   in_real_4_addr_2_reg_1758  |    2   |
|    in_real_4_addr_reg_1678   |    2   |
|   in_real_4_load_5_reg_1918  |   32   |
|    in_real_4_load_reg_1838   |   32   |
|   in_real_5_addr_2_reg_1763  |    2   |
|    in_real_5_addr_reg_1683   |    2   |
|   in_real_5_load_5_reg_1923  |   32   |
|    in_real_5_load_reg_1843   |   32   |
|   in_real_6_addr_2_reg_1768  |    2   |
|    in_real_6_addr_reg_1688   |    2   |
|   in_real_6_load_5_reg_1928  |   32   |
|    in_real_6_load_reg_1848   |   32   |
|   in_real_7_addr_2_reg_1773  |    2   |
|    in_real_7_addr_reg_1693   |    2   |
|   in_real_7_load_5_reg_1933  |   32   |
|    in_real_7_load_reg_1853   |   32   |
|o1_in_imag_V_4_addr_1_reg_2101|    2   |
| o1_in_imag_V_4_addr_reg_2081 |    2   |
| o1_in_imag_V_addr_1_reg_2091 |    2   |
|  o1_in_imag_V_addr_reg_2071  |    2   |
|o1_in_real_V_4_addr_1_reg_2096|    2   |
| o1_in_real_V_4_addr_reg_2076 |    2   |
| o1_in_real_V_addr_1_reg_2086 |    2   |
|  o1_in_real_V_addr_reg_2066  |    2   |
|o2_in_imag_V_4_addr_1_reg_2309|    2   |
| o2_in_imag_V_4_addr_reg_2289 |    2   |
| o2_in_imag_V_addr_1_reg_2299 |    2   |
|  o2_in_imag_V_addr_reg_2279  |    2   |
|o2_in_real_V_4_addr_1_reg_2304|    2   |
| o2_in_real_V_4_addr_reg_2284 |    2   |
| o2_in_real_V_addr_1_reg_2294 |    2   |
|  o2_in_real_V_addr_reg_2274  |    2   |
|     r_imag_V_45_reg_2121     |   32   |
|     r_imag_V_46_reg_2131     |   32   |
|     r_imag_V_47_reg_2141     |   32   |
|     r_imag_V_56_reg_2319     |   32   |
|     r_imag_V_58_reg_2329     |   32   |
|     r_imag_V_59_reg_2339     |   32   |
|     r_imag_V_60_reg_2349     |   32   |
|     r_imag_V_69_reg_2151     |   32   |
|     r_imag_V_70_reg_2161     |   32   |
|     r_imag_V_71_reg_2171     |   32   |
|     r_imag_V_72_reg_2181     |   32   |
|     r_imag_V_77_reg_2359     |   32   |
|     r_imag_V_78_reg_2369     |   32   |
|     r_imag_V_79_reg_2379     |   32   |
|     r_imag_V_80_reg_2389     |   32   |
|       r_imag_V_reg_2111      |   32   |
|     r_real_V_32_reg_2116     |   32   |
|     r_real_V_33_reg_2126     |   32   |
|     r_real_V_34_reg_2136     |   32   |
|     r_real_V_47_reg_2314     |   32   |
|     r_real_V_48_reg_2324     |   32   |
|     r_real_V_49_reg_2334     |   32   |
|     r_real_V_50_reg_2344     |   32   |
|     r_real_V_59_reg_2146     |   32   |
|     r_real_V_60_reg_2156     |   32   |
|     r_real_V_61_reg_2166     |   32   |
|     r_real_V_62_reg_2176     |   32   |
|     r_real_V_67_reg_2354     |   32   |
|     r_real_V_68_reg_2364     |   32   |
|     r_real_V_69_reg_2374     |   32   |
|     r_real_V_70_reg_2384     |   32   |
|       r_real_V_reg_2106      |   32   |
+------------------------------+--------+
|             Total            |  2672  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                 grp_access_fu_378                |  p0  |   2  |   2  |    4   ||    9    |
|                 grp_access_fu_378                |  p2  |   2  |   0  |    0   ||    9    |
|                 grp_access_fu_388                |  p0  |   2  |   2  |    4   ||    9    |
|                 grp_access_fu_388                |  p2  |   2  |   0  |    0   ||    9    |
|                 grp_access_fu_398                |  p0  |   2  |   2  |    4   ||    9    |
|                 grp_access_fu_398                |  p2  |   2  |   0  |    0   ||    9    |
|                 grp_access_fu_408                |  p0  |   2  |   2  |    4   ||    9    |
|                 grp_access_fu_408                |  p2  |   2  |   0  |    0   ||    9    |
|                 grp_access_fu_418                |  p0  |   2  |   2  |    4   ||    9    |
|                 grp_access_fu_418                |  p2  |   2  |   0  |    0   ||    9    |
|                 grp_access_fu_428                |  p0  |   2  |   2  |    4   ||    9    |
|                 grp_access_fu_428                |  p2  |   2  |   0  |    0   ||    9    |
|                 grp_access_fu_438                |  p0  |   2  |   2  |    4   ||    9    |
|                 grp_access_fu_438                |  p2  |   2  |   0  |    0   ||    9    |
|                 grp_access_fu_448                |  p0  |   2  |   2  |    4   ||    9    |
|                 grp_access_fu_448                |  p2  |   2  |   0  |    0   ||    9    |
|                 grp_access_fu_458                |  p0  |   2  |   2  |    4   ||    9    |
|                 grp_access_fu_458                |  p2  |   2  |   0  |    0   ||    9    |
|                 grp_access_fu_468                |  p0  |   2  |   2  |    4   ||    9    |
|                 grp_access_fu_468                |  p2  |   2  |   0  |    0   ||    9    |
|                 grp_access_fu_478                |  p0  |   2  |   2  |    4   ||    9    |
|                 grp_access_fu_478                |  p2  |   2  |   0  |    0   ||    9    |
|                 grp_access_fu_488                |  p0  |   2  |   2  |    4   ||    9    |
|                 grp_access_fu_488                |  p2  |   2  |   0  |    0   ||    9    |
|                 grp_access_fu_498                |  p0  |   2  |   2  |    4   ||    9    |
|                 grp_access_fu_498                |  p2  |   2  |   0  |    0   ||    9    |
|                 grp_access_fu_508                |  p0  |   2  |   2  |    4   ||    9    |
|                 grp_access_fu_508                |  p2  |   2  |   0  |    0   ||    9    |
|                 grp_access_fu_518                |  p0  |   2  |   2  |    4   ||    9    |
|                 grp_access_fu_518                |  p2  |   2  |   0  |    0   ||    9    |
|                 grp_access_fu_528                |  p0  |   2  |   2  |    4   ||    9    |
|                 grp_access_fu_528                |  p2  |   2  |   0  |    0   ||    9    |
|                 grp_access_fu_696                |  p0  |   2  |   1  |    2   ||    9    |
|                 grp_access_fu_696                |  p2  |   2  |   0  |    0   ||    9    |
|                 grp_access_fu_706                |  p0  |   2  |   1  |    2   ||    9    |
|                 grp_access_fu_706                |  p2  |   2  |   0  |    0   ||    9    |
|                 grp_access_fu_746                |  p0  |   2  |   1  |    2   ||    9    |
|                 grp_access_fu_746                |  p2  |   2  |   0  |    0   ||    9    |
|                 grp_access_fu_756                |  p0  |   2  |   1  |    2   ||    9    |
|                 grp_access_fu_756                |  p2  |   2  |   0  |    0   ||    9    |
|                 grp_access_fu_796                |  p0  |   2  |   2  |    4   ||    9    |
|                 grp_access_fu_796                |  p2  |   2  |   0  |    0   ||    9    |
|                 grp_access_fu_806                |  p0  |   2  |   2  |    4   ||    9    |
|                 grp_access_fu_806                |  p2  |   2  |   0  |    0   ||    9    |
|                 grp_access_fu_830                |  p0  |   2  |   2  |    4   ||    9    |
|                 grp_access_fu_830                |  p2  |   2  |   0  |    0   ||    9    |
|                 grp_access_fu_840                |  p0  |   2  |   2  |    4   ||    9    |
|                 grp_access_fu_840                |  p2  |   2  |   0  |    0   ||    9    |
|                 grp_access_fu_896                |  p0  |   2  |   1  |    2   ||    9    |
|                 grp_access_fu_896                |  p2  |   2  |   0  |    0   ||    9    |
|                 grp_access_fu_906                |  p0  |   2  |   1  |    2   ||    9    |
|                 grp_access_fu_906                |  p2  |   2  |   0  |    0   ||    9    |
|                 grp_access_fu_946                |  p0  |   2  |   1  |    2   ||    9    |
|                 grp_access_fu_946                |  p2  |   2  |   0  |    0   ||    9    |
|                 grp_access_fu_956                |  p0  |   2  |   1  |    2   ||    9    |
|                 grp_access_fu_956                |  p2  |   2  |   0  |    0   ||    9    |
|                 grp_access_fu_996                |  p0  |   2  |   2  |    4   ||    9    |
|                 grp_access_fu_996                |  p2  |   2  |   0  |    0   ||    9    |
|                grp_access_fu_1006                |  p0  |   2  |   2  |    4   ||    9    |
|                grp_access_fu_1006                |  p2  |   2  |   0  |    0   ||    9    |
|                grp_access_fu_1030                |  p0  |   2  |   2  |    4   ||    9    |
|                grp_access_fu_1030                |  p2  |   2  |   0  |    0   ||    9    |
|                grp_access_fu_1040                |  p0  |   2  |   2  |    4   ||    9    |
|                grp_access_fu_1040                |  p2  |   2  |   0  |    0   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158  |  p9  |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158  |  p10 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158  |  p11 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158  |  p12 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158  |  p13 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158  |  p14 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158  |  p15 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158  |  p16 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158  |  p17 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158  |  p18 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158  |  p19 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158  |  p20 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158  |  p21 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158  |  p22 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158  |  p23 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158  |  p24 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158  |  p25 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158  |  p26 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158  |  p27 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158  |  p28 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158  |  p29 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158  |  p30 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158  |  p31 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158  |  p32 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158  |  p33 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158  |  p34 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158  |  p35 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158  |  p36 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158  |  p37 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158  |  p38 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158  |  p39 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_221_2_fu_1158  |  p40 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258  |  p5  |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258  |  p6  |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258  |  p7  |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258  |  p8  |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258  |  p9  |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258  |  p10 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258  |  p11 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258  |  p12 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258  |  p13 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258  |  p14 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258  |  p15 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258  |  p16 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258  |  p17 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258  |  p18 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258  |  p19 |   2  |  32  |   64   ||    9    |
|  grp_fft_32pt_Pipeline_VITIS_LOOP_131_2_fu_1258  |  p20 |   2  |  32  |   64   ||    9    |
| grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286 |  p5  |   2  |  32  |   64   ||    9    |
| grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286 |  p6  |   2  |  32  |   64   ||    9    |
| grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286 |  p7  |   2  |  32  |   64   ||    9    |
| grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286 |  p8  |   2  |  32  |   64   ||    9    |
| grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286 |  p9  |   2  |  32  |   64   ||    9    |
| grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286 |  p10 |   2  |  32  |   64   ||    9    |
| grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286 |  p11 |   2  |  32  |   64   ||    9    |
| grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286 |  p12 |   2  |  32  |   64   ||    9    |
| grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286 |  p13 |   2  |  32  |   64   ||    9    |
| grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286 |  p14 |   2  |  32  |   64   ||    9    |
| grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286 |  p15 |   2  |  32  |   64   ||    9    |
| grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286 |  p16 |   2  |  32  |   64   ||    9    |
| grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286 |  p17 |   2  |  32  |   64   ||    9    |
| grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286 |  p18 |   2  |  32  |   64   ||    9    |
| grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286 |  p19 |   2  |  32  |   64   ||    9    |
| grp_fft_32pt_Pipeline_VITIS_LOOP_131_274_fu_1286 |  p20 |   2  |  32  |   64   ||    9    |
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                      |      |      |      |  4208  || 203.264 ||   1152  |
|--------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   112  |   339  |  20689 |  13701 |    0   |
|   Memory  |    0   |    -   |    -   |  2304  |   72   |    0   |
|Multiplexer|    -   |    -   |   203  |    -   |  1152  |    -   |
|  Register |    -   |    -   |    -   |  2672  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   112  |   542  |  25665 |  14925 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
