
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-hftsoi-hls' (Linux_x86_64 version 5.15.134+release+2.10.0r8-amd64) on Mon Jul 07 10:56:35 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset hls_dummy_prj 
INFO: [HLS 200-10] Creating and opening project '/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj'.
INFO: [HLS 200-1510] Running: set_top hls_dummy 
INFO: [HLS 200-1510] Running: add_files firmware/hls_dummy.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/hls_dummy.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_dummy_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'hls_dummy_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/hls_dummy.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:376:159)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:376:163)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:380:159)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:380:163)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (firmware/hls_dummy.cpp:349:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file firmware/hls_dummy.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.78 seconds. CPU system time: 1.04 seconds. Elapsed time: 11.91 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 21,182 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 185,175 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57,319 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 56,484 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 15>(ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/hls_dummy.cpp:97:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel3<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 3, 15>(int, int, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 3>(ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:199:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel3<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, 1, 15>(int, int, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 3, 1>(ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:199:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_382_1' (firmware/hls_dummy.cpp:382:23) in function 'hls_dummy' completely with a factor of 15 (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:174:5) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 3, 1>' completely with a factor of 15 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:179:9) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 3, 1>' completely with a factor of 1 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:192:13) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 3, 1>' completely with a factor of 15 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:131:5) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 3, 1>' completely with a factor of 3 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputChannelLoopForCentralField' (firmware/hls_dummy.cpp:185:13) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 3, 1>' completely with a factor of 3 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:174:5) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 3>' completely with a factor of 15 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:179:9) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 3>' completely with a factor of 3 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:192:13) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 3>' completely with a factor of 15 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:131:5) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputChannelLoopForCentralField' (firmware/hls_dummy.cpp:185:13) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'DataPrepareLoop' (firmware/hls_dummy.cpp:74:5) in function 'sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 15>' completely with a factor of 100 (firmware/hls_dummy.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.value': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.index': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'j_h_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:66:9)
INFO: [HLS 214-248] Applying array_partition to 'j_w_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:67:9)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:368:13)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:369:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv1_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:374:14)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:378:14)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 71.94 seconds. CPU system time: 1.03 seconds. Elapsed time: 76.54 seconds; current allocated memory: 1.468 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.468 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.06 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.3 seconds; current allocated memory: 1.575 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.77 seconds; current allocated memory: 1.609 GB.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_dummy' (firmware/hls_dummy.cpp:368:1), detected/extracted 4 process function(s): 
	 'sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 15>4'
	 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 3>'
	 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 3, 1>'
	 'Block_entry28_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:207:1) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 3, 1>'... converting 3151 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:207:1) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 3>'... converting 4411 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_dummy.cpp:14:21) to (firmware/hls_dummy.cpp:22:7) in function 'Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 3, 1>' (firmware/hls_dummy.cpp:141:35)...405 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 3>' (firmware/hls_dummy.cpp:141:34)...1215 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 21.23 seconds. CPU system time: 0.14 seconds. Elapsed time: 21.39 seconds; current allocated memory: 1.707 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.98 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.04 seconds; current allocated memory: 1.787 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_dummy' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_input_reduce<ap_fixed<10, 2, 5, 3, 0>, ap_uint<10>, 10, 10, 1, 15>4' to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,15,1,3>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,15,3,1>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'operator()'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.98 seconds; current allocated memory: 1.795 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.795 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPixelsLoop'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_dummy.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_dummy.cpp:47->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'MaxPixelsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.68 seconds; current allocated memory: 1.811 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.811 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 64.52 seconds. CPU system time: 0.19 seconds. Elapsed time: 64.95 seconds; current allocated memory: 2.012 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.22 seconds. CPU system time: 0.08 seconds. Elapsed time: 5.52 seconds; current allocated memory: 2.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 62.68 seconds. CPU system time: 0.21 seconds. Elapsed time: 63.81 seconds; current allocated memory: 2.135 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 8.76 seconds. CPU system time: 0.06 seconds. Elapsed time: 8.93 seconds; current allocated memory: 2.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.5 seconds. CPU system time: 0.1 seconds. Elapsed time: 5.2 seconds; current allocated memory: 2.150 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.150 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.32 seconds; current allocated memory: 2.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.18 seconds; current allocated memory: 2.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_100_7_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 2.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_s' is 11235 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10ns_18_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_18_1_1': 630 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_9ns_18_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.16 seconds. CPU system time: 0.16 seconds. Elapsed time: 5.93 seconds; current allocated memory: 2.309 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s' is 13974 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_18ns_18_1_1': 420 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_9ns_18ns_18_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_18_1_1': 225 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 49.44 seconds. CPU system time: 1.08 seconds. Elapsed time: 51.47 seconds; current allocated memory: 2.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry28_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 42.96 seconds. CPU system time: 1.08 seconds. Elapsed time: 44.94 seconds; current allocated memory: 3.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_dummy' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dummy'.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_10_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_11_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_12_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_13_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_14_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c12_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c13_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c14_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c15_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c16_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c17_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c18_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c19_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c20_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c21_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c22_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c23_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c24_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c25_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c26_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c27_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c28_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c29_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c30_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c31_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c32_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c33_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c34_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c35_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c36_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c37_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c38_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c39_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c40_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c41_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_10_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_11_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_12_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_13_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_14_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_15_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_16_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_17_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_18_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_19_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_20_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_21_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_22_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_23_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_24_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_25_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_26_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_27_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_28_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_29_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_30_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_31_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_32_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_33_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_34_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_35_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_36_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_37_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_38_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_39_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_40_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_41_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_42_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_43_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_44_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_10_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_11_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_12_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_13_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_14_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.16 seconds. Elapsed time: 17.15 seconds; current allocated memory: 3.120 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 46.89 seconds. CPU system time: 0.25 seconds. Elapsed time: 47.68 seconds; current allocated memory: 3.182 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 7.24 seconds. CPU system time: 0.08 seconds. Elapsed time: 7.31 seconds; current allocated memory: 3.182 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_dummy.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_dummy.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 274.65 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 413.12 seconds. CPU system time: 6.02 seconds. Elapsed time: 455.08 seconds; current allocated memory: 1.733 GB.
***** C/RTL SYNTHESIS COMPLETED IN 0h7m35s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.090 ; gain = 114.992 ; free physical = 208452 ; free virtual = 414480
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30499
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2853.578 ; gain = 421.566 ; free physical = 207633 ; free virtual = 413749
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10ns_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10ns_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_9ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_9ns_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_9ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_9ns_18_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 3544.633 ; gain = 1112.621 ; free physical = 206656 ; free virtual = 413080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 3544.633 ; gain = 1112.621 ; free physical = 206604 ; free virtual = 413068
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:12 ; elapsed = 00:01:05 . Memory (MB): peak = 4303.680 ; gain = 1871.668 ; free physical = 193216 ; free virtual = 400087
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   18 Bit       Adders := 15    
	   2 Input   10 Bit       Adders := 300   
	   3 Input   10 Bit       Adders := 60    
	   9 Input   10 Bit       Adders := 60    
	   3 Input    5 Bit       Adders := 840   
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 270   
+---XORs : 
	   2 Input      1 Bit         XORs := 2731  
+---Registers : 
	               12 Bit    Registers := 26    
	               10 Bit    Registers := 1296  
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 183   
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 135   
	                1 Bit    Registers := 5131  
+---Muxes : 
	   2 Input   12 Bit        Muxes := 187   
	   4 Input   10 Bit        Muxes := 840   
	   2 Input   10 Bit        Muxes := 1586  
	   3 Input   10 Bit        Muxes := 840   
	   7 Input   10 Bit        Muxes := 190   
	   6 Input   10 Bit        Muxes := 20    
	   5 Input    9 Bit        Muxes := 210   
	   2 Input    9 Bit        Muxes := 780   
	   3 Input    9 Bit        Muxes := 630   
	   4 Input    9 Bit        Muxes := 210   
	   2 Input    8 Bit        Muxes := 210   
	   5 Input    8 Bit        Muxes := 210   
	   2 Input    7 Bit        Muxes := 214   
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 258   
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 138   
	   2 Input    1 Bit        Muxes := 1400  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U145/tmp_product, operation Mode is: A*(B:0x137).
DSP Report: operator mul_10s_10ns_18_1_1_U145/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U145/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U175/tmp_product, operation Mode is: A*(B:0x176).
DSP Report: operator mul_10s_10ns_18_1_1_U175/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U175/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U280/tmp_product, operation Mode is: A*(B:0x137).
DSP Report: operator mul_10s_10ns_18_1_1_U280/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U280/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U310/tmp_product, operation Mode is: A*(B:0x176).
DSP Report: operator mul_10s_10ns_18_1_1_U310/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U310/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U325/tmp_product, operation Mode is: A*(B:0x137).
DSP Report: operator mul_10s_10ns_18_1_1_U325/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U325/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U355/tmp_product, operation Mode is: A*(B:0x176).
DSP Report: operator mul_10s_10ns_18_1_1_U355/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U355/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U415/tmp_product, operation Mode is: A*(B:0x137).
DSP Report: operator mul_10s_10ns_18_1_1_U415/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U415/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U445/tmp_product, operation Mode is: A*(B:0x176).
DSP Report: operator mul_10s_10ns_18_1_1_U445/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U445/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U460/tmp_product, operation Mode is: A*(B:0x137).
DSP Report: operator mul_10s_10ns_18_1_1_U460/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U460/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U490/tmp_product, operation Mode is: A*(B:0x176).
DSP Report: operator mul_10s_10ns_18_1_1_U490/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U490/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U505/tmp_product, operation Mode is: A*(B:0x137).
DSP Report: operator mul_10s_10ns_18_1_1_U505/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U505/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U535/tmp_product, operation Mode is: A*(B:0x176).
DSP Report: operator mul_10s_10ns_18_1_1_U535/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U535/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U550/tmp_product, operation Mode is: A*(B:0x137).
DSP Report: operator mul_10s_10ns_18_1_1_U550/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U550/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U580/tmp_product, operation Mode is: A*(B:0x176).
DSP Report: operator mul_10s_10ns_18_1_1_U580/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U580/tmp_product.
INFO: [Synth 8-3886] merging instance 'icmp_ln141_740_reg_115578_reg[0]' (FDE) to 'xor_ln143_471_reg_112445_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_746_reg_115687_reg[0]' (FDE) to 'xor_ln143_597_reg_114498_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_732_reg_115436_reg[0]' (FDE) to 'xor_ln143_303_reg_109376_reg[0]'
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U670/tmp_product, operation Mode is: A*(B:0x176).
DSP Report: operator mul_10s_10ns_18_1_1_U670/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U670/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U640/tmp_product, operation Mode is: A*(B:0x137).
DSP Report: operator mul_10s_10ns_18_1_1_U640/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U640/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U220/tmp_product, operation Mode is: A*(B:0x176).
DSP Report: operator mul_10s_10ns_18_1_1_U220/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U220/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U190/tmp_product, operation Mode is: A*(B:0x137).
DSP Report: operator mul_10s_10ns_18_1_1_U190/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U190/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U130/tmp_product, operation Mode is: A*(B:0x176).
DSP Report: operator mul_10s_10ns_18_1_1_U130/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U130/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U100/tmp_product, operation Mode is: A*(B:0x137).
DSP Report: operator mul_10s_10ns_18_1_1_U100/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U100/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U85/tmp_product, operation Mode is: A*(B:0x176).
DSP Report: operator mul_10s_10ns_18_1_1_U85/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U85/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U55/tmp_product, operation Mode is: A*(B:0x137).
DSP Report: operator mul_10s_10ns_18_1_1_U55/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U55/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U625/tmp_product, operation Mode is: A*(B:0x176).
DSP Report: operator mul_10s_10ns_18_1_1_U625/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U625/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U595/tmp_product, operation Mode is: A*(B:0x137).
DSP Report: operator mul_10s_10ns_18_1_1_U595/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U595/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U400/tmp_product, operation Mode is: A*(B:0x176).
DSP Report: operator mul_10s_10ns_18_1_1_U400/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U400/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U370/tmp_product, operation Mode is: A*(B:0x137).
DSP Report: operator mul_10s_10ns_18_1_1_U370/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U370/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U265/tmp_product, operation Mode is: A*(B:0x176).
DSP Report: operator mul_10s_10ns_18_1_1_U265/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U265/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U235/tmp_product, operation Mode is: A*(B:0x137).
DSP Report: operator mul_10s_10ns_18_1_1_U235/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U235/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U40/tmp_product, operation Mode is: A*(B:0x176).
DSP Report: operator mul_10s_10ns_18_1_1_U40/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U40/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U10/tmp_product, operation Mode is: A*(B:0x137).
DSP Report: operator mul_10s_10ns_18_1_1_U10/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U10/tmp_product.
WARNING: [Synth 8-6014] Unused sequential element tmp_13_reg_114467_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:32996]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_reg_114742_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33040]
WARNING: [Synth 8-6014] Unused sequential element tmp_95_reg_117084_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33195]
WARNING: [Synth 8-6014] Unused sequential element tmp_101_reg_117290_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:32975]
WARNING: [Synth 8-6014] Unused sequential element tmp_109_reg_117563_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:32979]
WARNING: [Synth 8-6014] Unused sequential element tmp_111_reg_117632_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:32980]
WARNING: [Synth 8-6014] Unused sequential element tmp_141_reg_118594_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:32997]
WARNING: [Synth 8-6014] Unused sequential element tmp_171_reg_119560_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33013]
WARNING: [Synth 8-6014] Unused sequential element tmp_201_reg_120524_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33030]
WARNING: [Synth 8-6014] Unused sequential element tmp_245_reg_121900_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33054]
WARNING: [Synth 8-6014] Unused sequential element tmp_251_reg_122104_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33057]
WARNING: [Synth 8-6014] Unused sequential element tmp_253_reg_122173_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33058]
WARNING: [Synth 8-6014] Unused sequential element tmp_259_reg_122378_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33061]
WARNING: [Synth 8-6014] Unused sequential element tmp_275_reg_122864_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33070]
WARNING: [Synth 8-6014] Unused sequential element tmp_285_reg_123205_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33076]
WARNING: [Synth 8-6014] Unused sequential element tmp_337_reg_124857_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33105]
WARNING: [Synth 8-6014] Unused sequential element tmp_341_reg_124994_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33108]
WARNING: [Synth 8-6014] Unused sequential element tmp_343_reg_125063_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33109]
WARNING: [Synth 8-6014] Unused sequential element tmp_351_reg_125338_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33113]
WARNING: [Synth 8-6014] Unused sequential element tmp_4_reg_114125_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33170]
WARNING: [Synth 8-6014] Unused sequential element tmp_2_reg_114057_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33085]
WARNING: [Synth 8-6014] Unused sequential element tmp_43_reg_115429_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33162]
WARNING: [Synth 8-6014] Unused sequential element tmp_49_reg_115634_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33169]
WARNING: [Synth 8-6014] Unused sequential element tmp_33_reg_115088_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33107]
WARNING: [Synth 8-6014] Unused sequential element tmp_31_reg_115019_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33096]
WARNING: [Synth 8-6014] Unused sequential element tmp_37_reg_115225_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33129]
WARNING: [Synth 8-6014] Unused sequential element tmp_47_reg_115566_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33168]
WARNING: [Synth 8-6014] Unused sequential element tmp_57_reg_115908_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33174]
WARNING: [Synth 8-6014] Unused sequential element tmp_39_reg_115293_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33140]
WARNING: [Synth 8-6014] Unused sequential element tmp_79_reg_116599_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33186]
WARNING: [Synth 8-6014] Unused sequential element tmp_63_reg_116050_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33177]
WARNING: [Synth 8-6014] Unused sequential element tmp_61_reg_115981_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33176]
WARNING: [Synth 8-6014] Unused sequential element tmp_71_reg_116323_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33182]
WARNING: [Synth 8-6014] Unused sequential element tmp_65_reg_116119_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33178]
WARNING: [Synth 8-6014] Unused sequential element tmp_67_reg_116186_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33179]
WARNING: [Synth 8-6014] Unused sequential element tmp_75_reg_116461_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33184]
WARNING: [Synth 8-6014] Unused sequential element tmp_77_reg_116530_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33185]
WARNING: [Synth 8-6014] Unused sequential element tmp_69_reg_116255_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33180]
WARNING: [Synth 8-6014] Unused sequential element tmp_93_reg_117015_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33194]
WARNING: [Synth 8-6014] Unused sequential element tmp_91_reg_116947_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33193]
WARNING: [Synth 8-6014] Unused sequential element tmp_133_reg_118322_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:32992]
WARNING: [Synth 8-6014] Unused sequential element tmp_139_reg_118526_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:32995]
WARNING: [Synth 8-6014] Unused sequential element tmp_123_reg_117979_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:32987]
WARNING: [Synth 8-6014] Unused sequential element tmp_125_reg_118047_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:32988]
WARNING: [Synth 8-6014] Unused sequential element tmp_135_reg_118389_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:32993]
WARNING: [Synth 8-6014] Unused sequential element tmp_163_reg_119285_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33009]
WARNING: [Synth 8-6014] Unused sequential element tmp_169_reg_119491_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33012]
WARNING: [Synth 8-6014] Unused sequential element tmp_153_reg_118943_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33003]
WARNING: [Synth 8-6014] Unused sequential element tmp_151_reg_118874_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33002]
WARNING: [Synth 8-6014] Unused sequential element tmp_161_reg_119216_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33008]
WARNING: [Synth 8-6014] Unused sequential element tmp_155_reg_119011_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33004]
WARNING: [Synth 8-6014] Unused sequential element tmp_157_reg_119080_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33005]
WARNING: [Synth 8-6014] Unused sequential element tmp_165_reg_119353_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33010]
WARNING: [Synth 8-6014] Unused sequential element tmp_193_reg_120251_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33025]
WARNING: [Synth 8-6014] Unused sequential element tmp_199_reg_120456_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33028]
WARNING: [Synth 8-6014] Unused sequential element tmp_183_reg_119908_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33020]
WARNING: [Synth 8-6014] Unused sequential element tmp_181_reg_119840_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33019]
WARNING: [Synth 8-6014] Unused sequential element tmp_185_reg_119977_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33021]
WARNING: [Synth 8-6014] Unused sequential element tmp_195_reg_120319_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33026]
WARNING: [Synth 8-6014] Unused sequential element tmp_207_reg_120729_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33033]
WARNING: [Synth 8-6014] Unused sequential element tmp_189_reg_120114_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33023]
WARNING: [Synth 8-6014] Unused sequential element tmp_223_reg_121211_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33042]
WARNING: [Synth 8-6014] Unused sequential element tmp_221_reg_121143_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33041]
WARNING: [Synth 8-6014] Unused sequential element tmp_217_reg_121006_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33038]
WARNING: [Synth 8-6014] Unused sequential element tmp_227_reg_121346_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33044]
WARNING: [Synth 8-6014] Unused sequential element tmp_237_reg_121689_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33049]
WARNING: [Synth 8-6014] Unused sequential element tmp_219_reg_121074_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33039]
WARNING: [Synth 8-6014] Unused sequential element tmp_297_reg_123616_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33082]
WARNING: [Synth 8-6014] Unused sequential element tmp_319_reg_124305_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33095]
WARNING: [Synth 8-6014] Unused sequential element tmp_303_reg_123758_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33087]
WARNING: [Synth 8-6014] Unused sequential element tmp_311_reg_124034_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33091]
WARNING: [Synth 8-6014] Unused sequential element tmp_305_reg_123827_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33088]
WARNING: [Synth 8-6014] Unused sequential element tmp_307_reg_123896_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33089]
WARNING: [Synth 8-6014] Unused sequential element tmp_315_reg_124170_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33093]
WARNING: [Synth 8-6014] Unused sequential element tmp_357_reg_125543_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33116]
WARNING: [Synth 8-6014] Unused sequential element tmp_339_reg_124925_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33106]
WARNING: [Synth 8-6014] Unused sequential element tmp_373_reg_126026_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33125]
WARNING: [Synth 8-6014] Unused sequential element tmp_381_reg_126301_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33130]
WARNING: [Synth 8-6014] Unused sequential element tmp_383_reg_126369_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33131]
WARNING: [Synth 8-6014] Unused sequential element tmp_361_reg_125617_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33119]
WARNING: [Synth 8-6014] Unused sequential element tmp_371_reg_125958_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33124]
WARNING: [Synth 8-6014] Unused sequential element tmp_365_reg_125752_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33121]
WARNING: [Synth 8-6014] Unused sequential element tmp_387_reg_126506_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33133]
WARNING: [Synth 8-6014] Unused sequential element tmp_369_reg_125889_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33123]
WARNING: [Synth 8-6014] Unused sequential element tmp_403_reg_126991_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33142]
WARNING: [Synth 8-6014] Unused sequential element tmp_409_reg_127196_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33145]
WARNING: [Synth 8-6014] Unused sequential element tmp_391_reg_126580_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33135]
WARNING: [Synth 8-6014] Unused sequential element tmp_395_reg_126718_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33137]
WARNING: [Synth 8-6014] Unused sequential element tmp_397_reg_126786_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33138]
WARNING: [Synth 8-6014] Unused sequential element tmp_417_reg_127470_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33149]
WARNING: [Synth 8-6014] Unused sequential element tmp_399_reg_126854_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33139]
WARNING: [Synth 8-6014] Unused sequential element tmp_433_reg_127954_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33158]
WARNING: [Synth 8-6014] Unused sequential element tmp_439_reg_128159_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33161]
WARNING: [Synth 8-6014] Unused sequential element tmp_441_reg_128227_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33163]
WARNING: [Synth 8-6014] Unused sequential element tmp_443_reg_128294_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33164]
WARNING: [Synth 8-6014] Unused sequential element tmp_431_reg_127886_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33157]
WARNING: [Synth 8-6014] Unused sequential element tmp_425_reg_127681_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33154]
WARNING: [Synth 8-6014] Unused sequential element tmp_437_reg_128090_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33160]
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1328/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1328/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1328/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1328/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1328/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1328/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1328/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1336/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1336/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1336/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1336/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1336/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1336/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1336/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U1228/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x1d1).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U1228/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1228/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1228/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1228/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1228/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1228/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1261/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U1273/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x1d1).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U1273/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1273/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1273/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1273/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1273/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1273/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1072/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1072/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1072/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1072/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1072/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1072/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1072/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U1303/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x1d1).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U1303/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1303/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1303/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1303/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1303/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1303/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1312/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1312/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1312/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1312/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1312/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1312/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1312/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1352/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1352/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1352/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1352/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1352/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1352/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1352/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U1348/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x1d1).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U1348/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1348/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1348/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1348/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1348/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1348/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1381/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1381/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1381/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1381/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1381/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1381/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1381/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1392/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1392/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1392/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1392/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1392/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1392/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1392/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1411/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1411/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1411/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1411/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1411/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1411/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1411/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
INFO: [Synth 8-3886] merging instance 'w_204_reg_130900_reg[1]' (FDR) to 'w_207_reg_130925_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_207_reg_130925_reg[1]' (FDR) to 'w_186_reg_130665_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_206_reg_130915_reg[1]' (FDR) to 'w_186_reg_130665_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_186_reg_130665_reg[1]' (FDR) to 'w_185_reg_130655_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_195_reg_130780_reg[1]' (FDR) to 'w_185_reg_130655_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_185_reg_130655_reg[1]' (FDR) to 'w_172_reg_130520_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_182_reg_130630_reg[1]' (FDR) to 'w_172_reg_130520_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_172_reg_130520_reg[1]' (FDR) to 'w_179_reg_130595_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_181_reg_130615_reg[1]' (FDR) to 'w_179_reg_130595_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_168_reg_130465_reg[1]' (FDR) to 'w_179_reg_130595_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_179_reg_130595_reg[1]' (FDR) to 'w_158_reg_130355_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_178_reg_130585_reg[1]' (FDR) to 'w_158_reg_130355_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_147_reg_130220_reg[1]' (FDR) to 'w_158_reg_130355_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_143_reg_130180_reg[1]' (FDR) to 'w_158_reg_130355_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_141_reg_130165_reg[1]' (FDR) to 'w_158_reg_130355_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_102_reg_129695_reg[1]' (FDR) to 'w_158_reg_130355_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_111_reg_129790_reg[1]' (FDR) to 'w_158_reg_130355_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_106_reg_129745_reg[1]' (FDR) to 'w_158_reg_130355_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_101_reg_129685_reg[1]' (FDR) to 'w_158_reg_130355_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_88_reg_129530_reg[1]' (FDR) to 'w_158_reg_130355_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_97_reg_129625_reg[1]' (FDR) to 'w_158_reg_130355_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_91_reg_129570_reg[1]' (FDR) to 'w_158_reg_130355_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_84_reg_129495_reg[1]' (FDR) to 'w_158_reg_130355_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_85_reg_129505_reg[1]' (FDR) to 'w_158_reg_130355_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_77_reg_129425_reg[1]' (FDR) to 'w_158_reg_130355_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_73_reg_129375_reg[1]' (FDR) to 'w_158_reg_130355_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_70_reg_129330_reg[1]' (FDR) to 'w_158_reg_130355_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_71_reg_129340_reg[1]' (FDR) to 'w_158_reg_130355_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_63_reg_129240_reg[1]' (FDR) to 'w_158_reg_130355_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_57_reg_129175_reg[1]' (FDR) to 'w_158_reg_130355_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_32_reg_128900_reg[1]' (FDR) to 'w_158_reg_130355_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_36_reg_128950_reg[1]' (FDR) to 'w_158_reg_130355_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_35_reg_128940_reg[1]' (FDR) to 'w_158_reg_130355_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_31_reg_128890_reg[1]' (FDR) to 'w_158_reg_130355_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_28_reg_128865_reg[1]' (FDR) to 'w_158_reg_130355_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_29_reg_128875_reg[1]' (FDR) to 'w_158_reg_130355_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_18_reg_128715_reg[1]' (FDR) to 'w_158_reg_130355_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_27_reg_128850_reg[1]' (FDR) to 'w_158_reg_130355_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_22_reg_128785_reg[1]' (FDR) to 'w_158_reg_130355_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_17_reg_128705_reg[1]' (FDR) to 'w_158_reg_130355_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_14_reg_128660_reg[1]' (FDR) to 'w_158_reg_130355_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_15_reg_128670_reg[1]' (FDR) to 'w_158_reg_130355_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_158_reg_130355_reg[1]' (FDR) to 'w_157_reg_130345_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_167_reg_130450_reg[1]' (FDR) to 'w_157_reg_130345_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_139_reg_130140_reg[1]' (FDR) to 'w_157_reg_130345_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_42_reg_129010_reg[1]' (FDR) to 'w_157_reg_130345_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_43_reg_129020_reg[1]' (FDR) to 'w_157_reg_130345_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_reg_128515_reg[1]' (FDR) to 'w_157_reg_130345_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_1_reg_128525_reg[1]' (FDR) to 'w_157_reg_130345_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_164_reg_130420_reg[1]' (FDR) to 'w_157_reg_130345_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_157_reg_130345_reg[1]' (FDR) to 'w_10_reg_128615_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_133_reg_130085_reg[1]' (FDR) to 'w_10_reg_128615_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_94_reg_129595_reg[1]' (FDR) to 'w_10_reg_128615_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_80_reg_129450_reg[1]' (FDR) to 'w_10_reg_128615_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_66_reg_129285_reg[1]' (FDR) to 'w_10_reg_128615_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_52_reg_129120_reg[1]' (FDR) to 'w_10_reg_128615_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_10_reg_128615_reg[1] )
WARNING: [Synth 8-6014] Unused sequential element tmp_405_reg_127059_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33143]
WARNING: [Synth 8-6014] Unused sequential element tmp_407_reg_127128_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p15-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s.v:33144]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U1318/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x1d1).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U1318/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1318/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1318/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1318/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1318/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1318/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1107/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1107/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1107/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1107/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1107/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1107/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1107/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1332/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1332/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1332/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1332/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1332/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1332/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1332/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1323/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1323/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1323/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1323/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1323/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1323/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1323/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U1258/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x1d1).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U1258/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1258/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1258/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1258/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1258/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1258/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1036/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1036/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1036/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1036/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1036/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1036/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1036/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U1243/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x1d1).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U1243/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1243/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1243/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1243/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1243/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1243/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1037/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1037/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1037/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1037/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1037/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1037/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1037/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1386/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1386/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1386/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1386/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1386/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1386/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1386/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1136/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1136/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1136/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1136/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1136/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1136/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1136/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1311/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1052/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1052/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1052/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1052/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1052/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1052/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1052/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_203_reg_130890_reg[1] )
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1412/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1412/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1412/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1412/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1412/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1412/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1412/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U1408/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x1d1).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U1408/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1408/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1408/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1408/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1408/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1408/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1337/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1337/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1337/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1337/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1337/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1337/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1337/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1292/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1292/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1292/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1292/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1292/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1292/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1292/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U1288/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x1d1).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U1288/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1288/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1288/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1288/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1288/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1288/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1286/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1049/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1049/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1049/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1049/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1049/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1049/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1049/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U991/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U991/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U991/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U991/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U991/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U991/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U991/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U1198/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x1d1).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U1198/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1198/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1198/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1198/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1198/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1198/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U992/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U992/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U992/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U992/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U992/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U992/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U992/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1391/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1391/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1391/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1391/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1391/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1391/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1391/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1387/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1387/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1387/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1387/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1387/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1387/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1387/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U1213/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x1d1).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U1213/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1213/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1213/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1213/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1213/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1213/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
INFO: [Synth 8-3886] merging instance 'w_4_reg_128550_reg[1]' (FDR) to 'w_209_reg_130945_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_13_reg_128645_reg[1]' (FDR) to 'w_209_reg_130945_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_7_reg_128590_reg[1]' (FDR) to 'w_209_reg_130945_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_3_reg_128540_reg[1]' (FDR) to 'w_209_reg_130945_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_12_reg_128635_reg[1]' (FDR) to 'w_209_reg_130945_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_54_reg_129140_reg[1]' (FDR) to 'w_209_reg_130945_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_46_reg_129045_reg[1]' (FDR) to 'w_209_reg_130945_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_55_reg_129150_reg[1]' (FDR) to 'w_209_reg_130945_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_82_reg_129470_reg[1]' (FDR) to 'w_209_reg_130945_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_87_reg_129520_reg[1]' (FDR) to 'w_209_reg_130945_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_113_reg_129815_reg[1]' (FDR) to 'w_209_reg_130945_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_134_reg_130095_reg[1]' (FDR) to 'w_209_reg_130945_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_129_reg_130015_reg[1]' (FDR) to 'w_209_reg_130945_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_126_reg_129970_reg[1]' (FDR) to 'w_209_reg_130945_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_127_reg_129980_reg[1]' (FDR) to 'w_209_reg_130945_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_56_reg_129165_reg[1]' (FDR) to 'w_209_reg_130945_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_140_reg_130155_reg[1]' (FDR) to 'w_209_reg_130945_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_169_reg_130475_reg[1]' (FDR) to 'w_209_reg_130945_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_176_reg_130570_reg[1]' (FDR) to 'w_209_reg_130945_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_180_reg_130605_reg[1]' (FDR) to 'w_209_reg_130945_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_197_reg_130805_reg[1]' (FDR) to 'w_209_reg_130945_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_209_reg_130945_reg[1]' (FDR) to 'w_199_reg_130820_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_199_reg_130820_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U1378/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x1d1).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U1378/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1378/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1378/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1378/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1378/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1378/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1361/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1361/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1361/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1361/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1361/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1361/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1361/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1329/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1329/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1329/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1329/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1329/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1329/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1329/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1111/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1111/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1111/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1111/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1111/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1111/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1111/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1330/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1330/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1330/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1330/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1330/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1330/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1330/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1112/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1112/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1112/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1112/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1112/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1112/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1112/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1331/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1331/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1331/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1331/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1331/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1331/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1331/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1012/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1012/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1012/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1012/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1012/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1012/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1012/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U1393/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x1d1).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U1393/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1393/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1393/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1393/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1393/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1393/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U1363/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x1d1).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U1363/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1363/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1363/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1363/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1363/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1363/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U1333/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x1d1).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U1333/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1333/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1333/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1333/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1333/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1333/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
INFO: [Synth 8-3886] merging instance 'w_26_reg_128840_reg[1]' (FDR) to 'w_183_reg_130640_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_25_reg_128830_reg[1]' (FDR) to 'w_183_reg_130640_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_24_reg_128820_reg[1]' (FDR) to 'w_183_reg_130640_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_40_reg_128985_reg[1]' (FDR) to 'w_183_reg_130640_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_39_reg_128975_reg[1]' (FDR) to 'w_183_reg_130640_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_38_reg_128965_reg[1]' (FDR) to 'w_183_reg_130640_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_68_reg_129305_reg[1]' (FDR) to 'w_183_reg_130640_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_67_reg_129295_reg[1]' (FDR) to 'w_183_reg_130640_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_96_reg_129615_reg[1]' (FDR) to 'w_183_reg_130640_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_95_reg_129605_reg[1]' (FDR) to 'w_183_reg_130640_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_110_reg_129780_reg[1]' (FDR) to 'w_183_reg_130640_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_109_reg_129770_reg[1]' (FDR) to 'w_183_reg_130640_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_108_reg_129760_reg[1]' (FDR) to 'w_183_reg_130640_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_98_reg_129640_reg[1]' (FDR) to 'w_183_reg_130640_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_99_reg_129650_reg[1]' (FDR) to 'w_183_reg_130640_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_124_reg_129945_reg[1]' (FDR) to 'w_183_reg_130640_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_123_reg_129935_reg[1]' (FDR) to 'w_183_reg_130640_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_122_reg_129925_reg[1]' (FDR) to 'w_183_reg_130640_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_138_reg_130130_reg[1]' (FDR) to 'w_183_reg_130640_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_208_reg_130935_reg[1] )
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O105[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O105[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O108[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O108[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O111[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O111[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O114[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O114[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O117[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O117[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O120[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O120[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O123[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O123[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O126[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O126[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O129[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O129[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O132[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O132[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O135[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O135[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O138[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O138[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O141[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O141[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O144[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O144[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O147[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O147[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O150[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O150[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O153[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O153[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O156[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O156[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O159[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O159[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O162[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O162[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O165[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O165[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O168[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O168[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O171[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O171[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O174[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O174[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O177[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O177[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O180[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O180[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O183[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O183[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O186[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O186[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O189[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O189[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\agg_tmp_i_i_i139_i_i_reg_8038_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\agg_tmp_i_i_i_i_i_reg_7978_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\reg_2578_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\agg_tmp_i_i_reg_8198_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_15_fu_1318_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_14_fu_1314_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_13_fu_1310_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_12_fu_1306_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_11_fu_1302_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_10_fu_1298_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_9_fu_1294_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_8_fu_1290_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_7_fu_1286_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_6_fu_1282_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_5_fu_1278_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_4_fu_1274_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_3_fu_1270_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_2_fu_1266_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_1_fu_1262_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Block_entry28_proc_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Block_entry28_proc_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_14_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_13_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_12_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_11_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_10_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_9_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_8_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_7_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_6_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_5_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_4_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_3_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_2_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_1_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_14_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_13_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_12_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_11_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_10_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_9_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_8_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_7_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_6_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_5_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_4_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_3_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_2_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_1_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:44 ; elapsed = 00:02:37 . Memory (MB): peak = 4454.945 ; gain = 2022.934 ; free physical = 189742 ; free virtual = 397880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                     | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x137)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x176)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x137)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x176)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x137)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x176)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x137)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x176)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x137)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x176)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x137)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x176)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x137)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x176)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x176)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x137)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x176)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x137)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x176)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x137)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x176)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x137)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x176)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x137)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x176)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x137)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x176)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x137)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x176)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x137)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*(B:0x1d1) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*(B:0x1d1) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*(B:0x1d1) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*(B:0x1d1) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*(B:0x1d1) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*(B:0x1d1) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*(B:0x1d1) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*(B:0x1d1) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*(B:0x1d1) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*(B:0x1d1) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*(B:0x1d1) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*(B:0x1d1) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*(B:0x1d1) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*(B:0x1d1) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*(B:0x1d1) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:29 ; elapsed = 00:04:23 . Memory (MB): peak = 4474.594 ; gain = 2042.582 ; free physical = 188219 ; free virtual = 397868
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:42 ; elapsed = 00:04:42 . Memory (MB): peak = 4486.520 ; gain = 2054.508 ; free physical = 185681 ; free virtual = 395658
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:06 ; elapsed = 00:05:07 . Memory (MB): peak = 4582.293 ; gain = 2150.281 ; free physical = 185205 ; free virtual = 395606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:07 ; elapsed = 00:05:08 . Memory (MB): peak = 4582.293 ; gain = 2150.281 ; free physical = 185198 ; free virtual = 395606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:25 ; elapsed = 00:05:26 . Memory (MB): peak = 4582.293 ; gain = 2150.281 ; free physical = 184898 ; free virtual = 395543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:32 ; elapsed = 00:05:33 . Memory (MB): peak = 4582.293 ; gain = 2150.281 ; free physical = 184871 ; free virtual = 395612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:36 ; elapsed = 00:05:37 . Memory (MB): peak = 4582.293 ; gain = 2150.281 ; free physical = 184812 ; free virtual = 395601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:38 ; elapsed = 00:05:39 . Memory (MB): peak = 4582.293 ; gain = 2150.281 ; free physical = 184779 ; free virtual = 395593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB1 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB0 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB3 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s__GB2 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |  9660|
|3     |DSP48E2         |   454|
|4     |DSP_ALU         |    11|
|5     |DSP_A_B_DATA    |    11|
|6     |DSP_C_DATA      |    11|
|7     |DSP_MULTIPLIER  |    11|
|8     |DSP_M_DATA      |    11|
|9     |DSP_OUTPUT      |    11|
|10    |DSP_PREADD      |    11|
|11    |DSP_PREADD_DATA |    11|
|12    |LUT1            |  2042|
|13    |LUT2            | 29861|
|14    |LUT3            | 16693|
|15    |LUT4            | 31661|
|16    |LUT5            |  9062|
|17    |LUT6            | 65890|
|18    |MUXF7           |    14|
|19    |FDRE            | 13801|
|20    |FDSE            |   408|
|21    |IBUF            |  1004|
|22    |OBUF            |   168|
+------+----------------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|      |Instance                                                             |Module                                                                                                                                                                   |Cells  |
+------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|1     |top                                                                  |                                                                                                                                                                         | 180807|
|2     |  Block_entry28_proc_U0                                              |hls_dummy_Block_entry28_proc                                                                                                                                             |    150|
|3     |  sparse_arr_feat_conv1_out_10_U                                     |hls_dummy_fifo_w10_d2_S                                                                                                                                                  |     72|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_2028                                                                                                                                    |     62|
|5     |  sparse_arr_feat_conv1_out_11_U                                     |hls_dummy_fifo_w10_d2_S_0                                                                                                                                                |     56|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_2027                                                                                                                                    |     46|
|7     |  sparse_arr_feat_conv1_out_12_U                                     |hls_dummy_fifo_w10_d2_S_1                                                                                                                                                |    974|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_2026                                                                                                                                    |    965|
|9     |  sparse_arr_feat_conv1_out_13_U                                     |hls_dummy_fifo_w10_d2_S_2                                                                                                                                                |     71|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_2025                                                                                                                                    |     62|
|11    |  sparse_arr_feat_conv1_out_14_U                                     |hls_dummy_fifo_w10_d2_S_3                                                                                                                                                |     56|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_2024                                                                                                                                    |     46|
|13    |  sparse_arr_feat_conv1_out_15_U                                     |hls_dummy_fifo_w10_d2_S_4                                                                                                                                                |   1034|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_2023                                                                                                                                    |   1025|
|15    |  sparse_arr_feat_conv1_out_16_U                                     |hls_dummy_fifo_w10_d2_S_5                                                                                                                                                |     70|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_2022                                                                                                                                    |     61|
|17    |  sparse_arr_feat_conv1_out_17_U                                     |hls_dummy_fifo_w10_d2_S_6                                                                                                                                                |     55|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_2021                                                                                                                                    |     46|
|19    |  sparse_arr_feat_conv1_out_18_U                                     |hls_dummy_fifo_w10_d2_S_7                                                                                                                                                |   1016|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_2020                                                                                                                                    |   1006|
|21    |  sparse_arr_feat_conv1_out_19_U                                     |hls_dummy_fifo_w10_d2_S_8                                                                                                                                                |     75|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_2019                                                                                                                                    |     62|
|23    |  sparse_arr_feat_conv1_out_1_U                                      |hls_dummy_fifo_w10_d2_S_9                                                                                                                                                |     71|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_2018                                                                                                                                    |     62|
|25    |  sparse_arr_feat_conv1_out_20_U                                     |hls_dummy_fifo_w10_d2_S_10                                                                                                                                               |     55|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_2017                                                                                                                                    |     46|
|27    |  sparse_arr_feat_conv1_out_21_U                                     |hls_dummy_fifo_w10_d2_S_11                                                                                                                                               |    973|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_2016                                                                                                                                    |    963|
|29    |  sparse_arr_feat_conv1_out_22_U                                     |hls_dummy_fifo_w10_d2_S_12                                                                                                                                               |     70|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_2015                                                                                                                                    |     61|
|31    |  sparse_arr_feat_conv1_out_23_U                                     |hls_dummy_fifo_w10_d2_S_13                                                                                                                                               |     56|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_2014                                                                                                                                    |     46|
|33    |  sparse_arr_feat_conv1_out_24_U                                     |hls_dummy_fifo_w10_d2_S_14                                                                                                                                               |   1019|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_2013                                                                                                                                    |   1009|
|35    |  sparse_arr_feat_conv1_out_25_U                                     |hls_dummy_fifo_w10_d2_S_15                                                                                                                                               |     72|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_2012                                                                                                                                    |     62|
|37    |  sparse_arr_feat_conv1_out_26_U                                     |hls_dummy_fifo_w10_d2_S_16                                                                                                                                               |     56|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_2011                                                                                                                                    |     46|
|39    |  sparse_arr_feat_conv1_out_27_U                                     |hls_dummy_fifo_w10_d2_S_17                                                                                                                                               |    986|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_2010                                                                                                                                    |    976|
|41    |  sparse_arr_feat_conv1_out_28_U                                     |hls_dummy_fifo_w10_d2_S_18                                                                                                                                               |     71|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_2009                                                                                                                                    |     62|
|43    |  sparse_arr_feat_conv1_out_29_U                                     |hls_dummy_fifo_w10_d2_S_19                                                                                                                                               |     56|
|44    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_2008                                                                                                                                    |     46|
|45    |  sparse_arr_feat_conv1_out_2_U                                      |hls_dummy_fifo_w10_d2_S_20                                                                                                                                               |     54|
|46    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_2007                                                                                                                                    |     45|
|47    |  sparse_arr_feat_conv1_out_30_U                                     |hls_dummy_fifo_w10_d2_S_21                                                                                                                                               |   1008|
|48    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_2006                                                                                                                                    |    998|
|49    |  sparse_arr_feat_conv1_out_31_U                                     |hls_dummy_fifo_w10_d2_S_22                                                                                                                                               |     70|
|50    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_2005                                                                                                                                    |     61|
|51    |  sparse_arr_feat_conv1_out_32_U                                     |hls_dummy_fifo_w10_d2_S_23                                                                                                                                               |     56|
|52    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_2004                                                                                                                                    |     46|
|53    |  sparse_arr_feat_conv1_out_33_U                                     |hls_dummy_fifo_w10_d2_S_24                                                                                                                                               |    976|
|54    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_2003                                                                                                                                    |    966|
|55    |  sparse_arr_feat_conv1_out_34_U                                     |hls_dummy_fifo_w10_d2_S_25                                                                                                                                               |     71|
|56    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_2002                                                                                                                                    |     62|
|57    |  sparse_arr_feat_conv1_out_35_U                                     |hls_dummy_fifo_w10_d2_S_26                                                                                                                                               |     57|
|58    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_2001                                                                                                                                    |     46|
|59    |  sparse_arr_feat_conv1_out_36_U                                     |hls_dummy_fifo_w10_d2_S_27                                                                                                                                               |   1048|
|60    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_2000                                                                                                                                    |   1038|
|61    |  sparse_arr_feat_conv1_out_37_U                                     |hls_dummy_fifo_w10_d2_S_28                                                                                                                                               |     70|
|62    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1999                                                                                                                                    |     61|
|63    |  sparse_arr_feat_conv1_out_38_U                                     |hls_dummy_fifo_w10_d2_S_29                                                                                                                                               |     56|
|64    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1998                                                                                                                                    |     46|
|65    |  sparse_arr_feat_conv1_out_39_U                                     |hls_dummy_fifo_w10_d2_S_30                                                                                                                                               |   1028|
|66    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1997                                                                                                                                    |   1019|
|67    |  sparse_arr_feat_conv1_out_3_U                                      |hls_dummy_fifo_w10_d2_S_31                                                                                                                                               |   1020|
|68    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1996                                                                                                                                    |   1009|
|69    |  sparse_arr_feat_conv1_out_40_U                                     |hls_dummy_fifo_w10_d2_S_32                                                                                                                                               |     73|
|70    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1995                                                                                                                                    |     62|
|71    |  sparse_arr_feat_conv1_out_41_U                                     |hls_dummy_fifo_w10_d2_S_33                                                                                                                                               |     55|
|72    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1994                                                                                                                                    |     46|
|73    |  sparse_arr_feat_conv1_out_42_U                                     |hls_dummy_fifo_w10_d2_S_34                                                                                                                                               |   1023|
|74    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1993                                                                                                                                    |   1014|
|75    |  sparse_arr_feat_conv1_out_43_U                                     |hls_dummy_fifo_w10_d2_S_35                                                                                                                                               |     73|
|76    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1992                                                                                                                                    |     62|
|77    |  sparse_arr_feat_conv1_out_44_U                                     |hls_dummy_fifo_w10_d2_S_36                                                                                                                                               |     55|
|78    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1991                                                                                                                                    |     46|
|79    |  sparse_arr_feat_conv1_out_4_U                                      |hls_dummy_fifo_w10_d2_S_37                                                                                                                                               |     73|
|80    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1990                                                                                                                                    |     62|
|81    |  sparse_arr_feat_conv1_out_5_U                                      |hls_dummy_fifo_w10_d2_S_38                                                                                                                                               |     55|
|82    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1989                                                                                                                                    |     46|
|83    |  sparse_arr_feat_conv1_out_6_U                                      |hls_dummy_fifo_w10_d2_S_39                                                                                                                                               |   1005|
|84    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1988                                                                                                                                    |    996|
|85    |  sparse_arr_feat_conv1_out_7_U                                      |hls_dummy_fifo_w10_d2_S_40                                                                                                                                               |     72|
|86    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1987                                                                                                                                    |     61|
|87    |  sparse_arr_feat_conv1_out_8_U                                      |hls_dummy_fifo_w10_d2_S_41                                                                                                                                               |     56|
|88    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1986                                                                                                                                    |     46|
|89    |  sparse_arr_feat_conv1_out_9_U                                      |hls_dummy_fifo_w10_d2_S_42                                                                                                                                               |   1023|
|90    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1985                                                                                                                                    |   1014|
|91    |  sparse_arr_feat_conv1_out_U                                        |hls_dummy_fifo_w10_d2_S_43                                                                                                                                               |   1005|
|92    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1984                                                                                                                                    |    993|
|93    |  sparse_arr_feat_conv2_out_10_U                                     |hls_dummy_fifo_w10_d2_S_44                                                                                                                                               |     50|
|94    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1983                                                                                                                                    |     41|
|95    |  sparse_arr_feat_conv2_out_11_U                                     |hls_dummy_fifo_w10_d2_S_45                                                                                                                                               |     51|
|96    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1982                                                                                                                                    |     41|
|97    |  sparse_arr_feat_conv2_out_12_U                                     |hls_dummy_fifo_w10_d2_S_46                                                                                                                                               |     51|
|98    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1981                                                                                                                                    |     41|
|99    |  sparse_arr_feat_conv2_out_13_U                                     |hls_dummy_fifo_w10_d2_S_47                                                                                                                                               |     52|
|100   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1980                                                                                                                                    |     41|
|101   |  sparse_arr_feat_conv2_out_14_U                                     |hls_dummy_fifo_w10_d2_S_48                                                                                                                                               |     50|
|102   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1979                                                                                                                                    |     41|
|103   |  sparse_arr_feat_conv2_out_1_U                                      |hls_dummy_fifo_w10_d2_S_49                                                                                                                                               |     50|
|104   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1978                                                                                                                                    |     41|
|105   |  sparse_arr_feat_conv2_out_2_U                                      |hls_dummy_fifo_w10_d2_S_50                                                                                                                                               |     50|
|106   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1977                                                                                                                                    |     41|
|107   |  sparse_arr_feat_conv2_out_3_U                                      |hls_dummy_fifo_w10_d2_S_51                                                                                                                                               |     52|
|108   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1976                                                                                                                                    |     41|
|109   |  sparse_arr_feat_conv2_out_4_U                                      |hls_dummy_fifo_w10_d2_S_52                                                                                                                                               |     50|
|110   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1975                                                                                                                                    |     41|
|111   |  sparse_arr_feat_conv2_out_5_U                                      |hls_dummy_fifo_w10_d2_S_53                                                                                                                                               |     50|
|112   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1974                                                                                                                                    |     41|
|113   |  sparse_arr_feat_conv2_out_6_U                                      |hls_dummy_fifo_w10_d2_S_54                                                                                                                                               |     52|
|114   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1973                                                                                                                                    |     41|
|115   |  sparse_arr_feat_conv2_out_7_U                                      |hls_dummy_fifo_w10_d2_S_55                                                                                                                                               |     52|
|116   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1972                                                                                                                                    |     41|
|117   |  sparse_arr_feat_conv2_out_8_U                                      |hls_dummy_fifo_w10_d2_S_56                                                                                                                                               |     50|
|118   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1971                                                                                                                                    |     41|
|119   |  sparse_arr_feat_conv2_out_9_U                                      |hls_dummy_fifo_w10_d2_S_57                                                                                                                                               |     50|
|120   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1970                                                                                                                                    |     41|
|121   |  sparse_arr_feat_conv2_out_U                                        |hls_dummy_fifo_w10_d2_S_58                                                                                                                                               |     50|
|122   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1969                                                                                                                                    |     41|
|123   |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w10_d2_S_59                                                                                                                                               |   2306|
|124   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1968                                                                                                                                    |   2297|
|125   |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w10_d2_S_60                                                                                                                                               |   2187|
|126   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1967                                                                                                                                    |   2178|
|127   |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w10_d2_S_61                                                                                                                                               |   2134|
|128   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1966                                                                                                                                    |   2125|
|129   |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w10_d2_S_62                                                                                                                                               |   1929|
|130   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1965                                                                                                                                    |   1920|
|131   |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w10_d2_S_63                                                                                                                                               |   1798|
|132   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1964                                                                                                                                    |   1789|
|133   |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w10_d2_S_64                                                                                                                                               |   1816|
|134   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1963                                                                                                                                    |   1807|
|135   |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w10_d2_S_65                                                                                                                                               |   2202|
|136   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1962                                                                                                                                    |   2193|
|137   |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w10_d2_S_66                                                                                                                                               |   2000|
|138   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1961                                                                                                                                    |   1991|
|139   |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w10_d2_S_67                                                                                                                                               |   1858|
|140   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1960                                                                                                                                    |   1849|
|141   |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w10_d2_S_68                                                                                                                                               |   2053|
|142   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1959                                                                                                                                    |   2043|
|143   |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w10_d2_S_69                                                                                                                                               |   2330|
|144   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1958                                                                                                                                    |   2321|
|145   |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w10_d2_S_70                                                                                                                                               |   2114|
|146   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1957                                                                                                                                    |   2105|
|147   |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w10_d2_S_71                                                                                                                                               |   1747|
|148   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1956                                                                                                                                    |   1737|
|149   |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w10_d2_S_72                                                                                                                                               |   2084|
|150   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1955                                                                                                                                    |   2075|
|151   |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w10_d2_S_73                                                                                                                                               |   1810|
|152   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg                                                                                                                                         |   1800|
|153   |  sparse_arr_hash_reduce_out_10_c22_channel_U                        |hls_dummy_fifo_w4_d2_S                                                                                                                                                   |    147|
|154   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1954                                                                                                                                     |    138|
|155   |  sparse_arr_hash_reduce_out_10_c_U                                  |hls_dummy_fifo_w4_d2_S_74                                                                                                                                                |    116|
|156   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1953                                                                                                                                     |    107|
|157   |  sparse_arr_hash_reduce_out_11_c23_channel_U                        |hls_dummy_fifo_w4_d2_S_75                                                                                                                                                |    115|
|158   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1952                                                                                                                                     |    106|
|159   |  sparse_arr_hash_reduce_out_11_c_U                                  |hls_dummy_fifo_w4_d2_S_76                                                                                                                                                |    112|
|160   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1951                                                                                                                                     |    103|
|161   |  sparse_arr_hash_reduce_out_12_c24_channel_U                        |hls_dummy_fifo_w4_d2_S_77                                                                                                                                                |    114|
|162   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1950                                                                                                                                     |    104|
|163   |  sparse_arr_hash_reduce_out_12_c_U                                  |hls_dummy_fifo_w4_d2_S_78                                                                                                                                                |     89|
|164   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1949                                                                                                                                     |     80|
|165   |  sparse_arr_hash_reduce_out_13_c25_channel_U                        |hls_dummy_fifo_w4_d2_S_79                                                                                                                                                |    133|
|166   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1948                                                                                                                                     |    124|
|167   |  sparse_arr_hash_reduce_out_13_c_U                                  |hls_dummy_fifo_w4_d2_S_80                                                                                                                                                |     95|
|168   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1947                                                                                                                                     |     85|
|169   |  sparse_arr_hash_reduce_out_14_c26_channel_U                        |hls_dummy_fifo_w4_d2_S_81                                                                                                                                                |    133|
|170   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1946                                                                                                                                     |    124|
|171   |  sparse_arr_hash_reduce_out_14_c_U                                  |hls_dummy_fifo_w4_d2_S_82                                                                                                                                                |    100|
|172   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1945                                                                                                                                     |     91|
|173   |  sparse_arr_hash_reduce_out_15_c27_channel_U                        |hls_dummy_fifo_w4_d2_S_83                                                                                                                                                |    144|
|174   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1944                                                                                                                                     |    135|
|175   |  sparse_arr_hash_reduce_out_15_c_U                                  |hls_dummy_fifo_w4_d2_S_84                                                                                                                                                |    144|
|176   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1943                                                                                                                                     |    114|
|177   |  sparse_arr_hash_reduce_out_16_c28_channel_U                        |hls_dummy_fifo_w4_d2_S_85                                                                                                                                                |    142|
|178   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1942                                                                                                                                     |    133|
|179   |  sparse_arr_hash_reduce_out_16_c_U                                  |hls_dummy_fifo_w4_d2_S_86                                                                                                                                                |    102|
|180   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1941                                                                                                                                     |     92|
|181   |  sparse_arr_hash_reduce_out_17_c29_channel_U                        |hls_dummy_fifo_w4_d2_S_87                                                                                                                                                |    160|
|182   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1940                                                                                                                                     |    148|
|183   |  sparse_arr_hash_reduce_out_17_c_U                                  |hls_dummy_fifo_w4_d2_S_88                                                                                                                                                |     81|
|184   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1939                                                                                                                                     |     72|
|185   |  sparse_arr_hash_reduce_out_18_c30_channel_U                        |hls_dummy_fifo_w4_d2_S_89                                                                                                                                                |    132|
|186   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1938                                                                                                                                     |    123|
|187   |  sparse_arr_hash_reduce_out_18_c_U                                  |hls_dummy_fifo_w4_d2_S_90                                                                                                                                                |     83|
|188   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1937                                                                                                                                     |     74|
|189   |  sparse_arr_hash_reduce_out_19_c31_channel_U                        |hls_dummy_fifo_w4_d2_S_91                                                                                                                                                |    156|
|190   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1936                                                                                                                                     |    147|
|191   |  sparse_arr_hash_reduce_out_19_c_U                                  |hls_dummy_fifo_w4_d2_S_92                                                                                                                                                |     99|
|192   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1935                                                                                                                                     |     90|
|193   |  sparse_arr_hash_reduce_out_1_c13_channel_U                         |hls_dummy_fifo_w4_d2_S_93                                                                                                                                                |    117|
|194   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1934                                                                                                                                     |    104|
|195   |  sparse_arr_hash_reduce_out_1_c_U                                   |hls_dummy_fifo_w4_d2_S_94                                                                                                                                                |     79|
|196   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1933                                                                                                                                     |     69|
|197   |  sparse_arr_hash_reduce_out_20_c32_channel_U                        |hls_dummy_fifo_w4_d2_S_95                                                                                                                                                |     78|
|198   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1932                                                                                                                                     |     69|
|199   |  sparse_arr_hash_reduce_out_20_c_U                                  |hls_dummy_fifo_w4_d2_S_96                                                                                                                                                |    109|
|200   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1931                                                                                                                                     |     99|
|201   |  sparse_arr_hash_reduce_out_21_c33_channel_U                        |hls_dummy_fifo_w4_d2_S_97                                                                                                                                                |     71|
|202   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1930                                                                                                                                     |     62|
|203   |  sparse_arr_hash_reduce_out_21_c_U                                  |hls_dummy_fifo_w4_d2_S_98                                                                                                                                                |    105|
|204   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1929                                                                                                                                     |     96|
|205   |  sparse_arr_hash_reduce_out_22_c34_channel_U                        |hls_dummy_fifo_w4_d2_S_99                                                                                                                                                |     91|
|206   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1928                                                                                                                                     |     81|
|207   |  sparse_arr_hash_reduce_out_22_c_U                                  |hls_dummy_fifo_w4_d2_S_100                                                                                                                                               |    107|
|208   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1927                                                                                                                                     |     98|
|209   |  sparse_arr_hash_reduce_out_23_c35_channel_U                        |hls_dummy_fifo_w4_d2_S_101                                                                                                                                               |     90|
|210   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1926                                                                                                                                     |     81|
|211   |  sparse_arr_hash_reduce_out_23_c_U                                  |hls_dummy_fifo_w4_d2_S_102                                                                                                                                               |     97|
|212   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1925                                                                                                                                     |     87|
|213   |  sparse_arr_hash_reduce_out_24_c36_channel_U                        |hls_dummy_fifo_w4_d2_S_103                                                                                                                                               |    123|
|214   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1924                                                                                                                                     |    113|
|215   |  sparse_arr_hash_reduce_out_24_c_U                                  |hls_dummy_fifo_w4_d2_S_104                                                                                                                                               |    126|
|216   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1923                                                                                                                                     |    116|
|217   |  sparse_arr_hash_reduce_out_25_c37_channel_U                        |hls_dummy_fifo_w4_d2_S_105                                                                                                                                               |    130|
|218   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1922                                                                                                                                     |    120|
|219   |  sparse_arr_hash_reduce_out_25_c_U                                  |hls_dummy_fifo_w4_d2_S_106                                                                                                                                               |    127|
|220   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1921                                                                                                                                     |    118|
|221   |  sparse_arr_hash_reduce_out_26_c38_channel_U                        |hls_dummy_fifo_w4_d2_S_107                                                                                                                                               |    180|
|222   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1920                                                                                                                                     |    171|
|223   |  sparse_arr_hash_reduce_out_26_c_U                                  |hls_dummy_fifo_w4_d2_S_108                                                                                                                                               |    110|
|224   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1919                                                                                                                                     |    101|
|225   |  sparse_arr_hash_reduce_out_27_c39_channel_U                        |hls_dummy_fifo_w4_d2_S_109                                                                                                                                               |    158|
|226   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1918                                                                                                                                     |    148|
|227   |  sparse_arr_hash_reduce_out_27_c_U                                  |hls_dummy_fifo_w4_d2_S_110                                                                                                                                               |    116|
|228   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1917                                                                                                                                     |    107|
|229   |  sparse_arr_hash_reduce_out_28_c40_channel_U                        |hls_dummy_fifo_w4_d2_S_111                                                                                                                                               |    114|
|230   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1916                                                                                                                                     |    105|
|231   |  sparse_arr_hash_reduce_out_28_c_U                                  |hls_dummy_fifo_w4_d2_S_112                                                                                                                                               |     78|
|232   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1915                                                                                                                                     |     68|
|233   |  sparse_arr_hash_reduce_out_29_c41_channel_U                        |hls_dummy_fifo_w4_d2_S_113                                                                                                                                               |    131|
|234   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1914                                                                                                                                     |    122|
|235   |  sparse_arr_hash_reduce_out_29_c_U                                  |hls_dummy_fifo_w4_d2_S_114                                                                                                                                               |    104|
|236   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1913                                                                                                                                     |     95|
|237   |  sparse_arr_hash_reduce_out_2_c14_channel_U                         |hls_dummy_fifo_w4_d2_S_115                                                                                                                                               |    124|
|238   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1912                                                                                                                                     |    115|
|239   |  sparse_arr_hash_reduce_out_2_c_U                                   |hls_dummy_fifo_w4_d2_S_116                                                                                                                                               |    130|
|240   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1911                                                                                                                                     |     98|
|241   |  sparse_arr_hash_reduce_out_3_c15_channel_U                         |hls_dummy_fifo_w4_d2_S_117                                                                                                                                               |    117|
|242   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1910                                                                                                                                     |    108|
|243   |  sparse_arr_hash_reduce_out_3_c_U                                   |hls_dummy_fifo_w4_d2_S_118                                                                                                                                               |    100|
|244   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1909                                                                                                                                     |     91|
|245   |  sparse_arr_hash_reduce_out_4_c16_channel_U                         |hls_dummy_fifo_w4_d2_S_119                                                                                                                                               |    119|
|246   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1908                                                                                                                                     |    109|
|247   |  sparse_arr_hash_reduce_out_4_c_U                                   |hls_dummy_fifo_w4_d2_S_120                                                                                                                                               |     98|
|248   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1907                                                                                                                                     |     89|
|249   |  sparse_arr_hash_reduce_out_5_c17_channel_U                         |hls_dummy_fifo_w4_d2_S_121                                                                                                                                               |    102|
|250   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1906                                                                                                                                     |     93|
|251   |  sparse_arr_hash_reduce_out_5_c_U                                   |hls_dummy_fifo_w4_d2_S_122                                                                                                                                               |     96|
|252   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1905                                                                                                                                     |     87|
|253   |  sparse_arr_hash_reduce_out_6_c18_channel_U                         |hls_dummy_fifo_w4_d2_S_123                                                                                                                                               |    112|
|254   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1904                                                                                                                                     |    102|
|255   |  sparse_arr_hash_reduce_out_6_c_U                                   |hls_dummy_fifo_w4_d2_S_124                                                                                                                                               |    102|
|256   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1903                                                                                                                                     |     91|
|257   |  sparse_arr_hash_reduce_out_7_c19_channel_U                         |hls_dummy_fifo_w4_d2_S_125                                                                                                                                               |    124|
|258   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1902                                                                                                                                     |    114|
|259   |  sparse_arr_hash_reduce_out_7_c_U                                   |hls_dummy_fifo_w4_d2_S_126                                                                                                                                               |    102|
|260   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1901                                                                                                                                     |     93|
|261   |  sparse_arr_hash_reduce_out_8_c20_channel_U                         |hls_dummy_fifo_w4_d2_S_127                                                                                                                                               |     94|
|262   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1900                                                                                                                                     |     85|
|263   |  sparse_arr_hash_reduce_out_8_c_U                                   |hls_dummy_fifo_w4_d2_S_128                                                                                                                                               |    111|
|264   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1899                                                                                                                                     |    101|
|265   |  sparse_arr_hash_reduce_out_9_c21_channel_U                         |hls_dummy_fifo_w4_d2_S_129                                                                                                                                               |    109|
|266   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1898                                                                                                                                     |     99|
|267   |  sparse_arr_hash_reduce_out_9_c_U                                   |hls_dummy_fifo_w4_d2_S_130                                                                                                                                               |     92|
|268   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1897                                                                                                                                     |     82|
|269   |  sparse_arr_hash_reduce_out_c12_channel_U                           |hls_dummy_fifo_w4_d2_S_131                                                                                                                                               |    129|
|270   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1896                                                                                                                                     |    117|
|271   |  sparse_arr_hash_reduce_out_c_U                                     |hls_dummy_fifo_w4_d2_S_132                                                                                                                                               |     95|
|272   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg                                                                                                                                          |     85|
|273   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_U0  |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_s                                                                                               |  85393|
|274   |    mul_10s_10ns_18_1_1_U10                                          |hls_dummy_mul_10s_10ns_18_1_1                                                                                                                                            |     13|
|275   |    mul_10s_10ns_18_1_1_U100                                         |hls_dummy_mul_10s_10ns_18_1_1_1223                                                                                                                                       |     13|
|276   |    mul_10s_10ns_18_1_1_U130                                         |hls_dummy_mul_10s_10ns_18_1_1_1224                                                                                                                                       |     13|
|277   |    mul_10s_10ns_18_1_1_U145                                         |hls_dummy_mul_10s_10ns_18_1_1_1225                                                                                                                                       |     13|
|278   |    mul_10s_10ns_18_1_1_U175                                         |hls_dummy_mul_10s_10ns_18_1_1_1226                                                                                                                                       |     13|
|279   |    mul_10s_10ns_18_1_1_U190                                         |hls_dummy_mul_10s_10ns_18_1_1_1227                                                                                                                                       |     13|
|280   |    mul_10s_10ns_18_1_1_U220                                         |hls_dummy_mul_10s_10ns_18_1_1_1228                                                                                                                                       |     13|
|281   |    mul_10s_10ns_18_1_1_U235                                         |hls_dummy_mul_10s_10ns_18_1_1_1229                                                                                                                                       |     13|
|282   |    mul_10s_10ns_18_1_1_U265                                         |hls_dummy_mul_10s_10ns_18_1_1_1230                                                                                                                                       |     13|
|283   |    mul_10s_10ns_18_1_1_U280                                         |hls_dummy_mul_10s_10ns_18_1_1_1231                                                                                                                                       |     13|
|284   |    mul_10s_10ns_18_1_1_U310                                         |hls_dummy_mul_10s_10ns_18_1_1_1232                                                                                                                                       |     13|
|285   |    mul_10s_10ns_18_1_1_U325                                         |hls_dummy_mul_10s_10ns_18_1_1_1233                                                                                                                                       |     13|
|286   |    mul_10s_10ns_18_1_1_U355                                         |hls_dummy_mul_10s_10ns_18_1_1_1234                                                                                                                                       |     13|
|287   |    mul_10s_10ns_18_1_1_U370                                         |hls_dummy_mul_10s_10ns_18_1_1_1235                                                                                                                                       |     13|
|288   |    mul_10s_10ns_18_1_1_U40                                          |hls_dummy_mul_10s_10ns_18_1_1_1236                                                                                                                                       |     13|
|289   |    mul_10s_10ns_18_1_1_U400                                         |hls_dummy_mul_10s_10ns_18_1_1_1237                                                                                                                                       |     13|
|290   |    mul_10s_10ns_18_1_1_U415                                         |hls_dummy_mul_10s_10ns_18_1_1_1238                                                                                                                                       |     13|
|291   |    mul_10s_10ns_18_1_1_U445                                         |hls_dummy_mul_10s_10ns_18_1_1_1239                                                                                                                                       |     13|
|292   |    mul_10s_10ns_18_1_1_U460                                         |hls_dummy_mul_10s_10ns_18_1_1_1240                                                                                                                                       |     13|
|293   |    mul_10s_10ns_18_1_1_U490                                         |hls_dummy_mul_10s_10ns_18_1_1_1241                                                                                                                                       |     13|
|294   |    mul_10s_10ns_18_1_1_U505                                         |hls_dummy_mul_10s_10ns_18_1_1_1242                                                                                                                                       |     13|
|295   |    mul_10s_10ns_18_1_1_U535                                         |hls_dummy_mul_10s_10ns_18_1_1_1243                                                                                                                                       |     13|
|296   |    mul_10s_10ns_18_1_1_U55                                          |hls_dummy_mul_10s_10ns_18_1_1_1244                                                                                                                                       |     13|
|297   |    mul_10s_10ns_18_1_1_U550                                         |hls_dummy_mul_10s_10ns_18_1_1_1245                                                                                                                                       |     13|
|298   |    mul_10s_10ns_18_1_1_U580                                         |hls_dummy_mul_10s_10ns_18_1_1_1246                                                                                                                                       |     13|
|299   |    mul_10s_10ns_18_1_1_U595                                         |hls_dummy_mul_10s_10ns_18_1_1_1247                                                                                                                                       |     13|
|300   |    mul_10s_10ns_18_1_1_U625                                         |hls_dummy_mul_10s_10ns_18_1_1_1248                                                                                                                                       |     13|
|301   |    mul_10s_10ns_18_1_1_U640                                         |hls_dummy_mul_10s_10ns_18_1_1_1249                                                                                                                                       |     13|
|302   |    mul_10s_10ns_18_1_1_U670                                         |hls_dummy_mul_10s_10ns_18_1_1_1250                                                                                                                                       |     13|
|303   |    mul_10s_10ns_18_1_1_U85                                          |hls_dummy_mul_10s_10ns_18_1_1_1251                                                                                                                                       |     13|
|304   |    mul_10s_10s_18_1_1_U101                                          |hls_dummy_mul_10s_10s_18_1_1_1252                                                                                                                                        |     90|
|305   |    mul_10s_10s_18_1_1_U102                                          |hls_dummy_mul_10s_10s_18_1_1_1253                                                                                                                                        |    113|
|306   |    mul_10s_10s_18_1_1_U103                                          |hls_dummy_mul_10s_10s_18_1_1_1254                                                                                                                                        |     72|
|307   |    mul_10s_10s_18_1_1_U104                                          |hls_dummy_mul_10s_10s_18_1_1_1255                                                                                                                                        |    113|
|308   |    mul_10s_10s_18_1_1_U105                                          |hls_dummy_mul_10s_10s_18_1_1_1256                                                                                                                                        |    142|
|309   |    mul_10s_10s_18_1_1_U106                                          |hls_dummy_mul_10s_10s_18_1_1_1257                                                                                                                                        |     72|
|310   |    mul_10s_10s_18_1_1_U107                                          |hls_dummy_mul_10s_10s_18_1_1_1258                                                                                                                                        |     72|
|311   |    mul_10s_10s_18_1_1_U108                                          |hls_dummy_mul_10s_10s_18_1_1_1259                                                                                                                                        |    130|
|312   |    mul_10s_10s_18_1_1_U109                                          |hls_dummy_mul_10s_10s_18_1_1_1260                                                                                                                                        |    125|
|313   |    mul_10s_10s_18_1_1_U11                                           |hls_dummy_mul_10s_10s_18_1_1_1261                                                                                                                                        |    154|
|314   |    mul_10s_10s_18_1_1_U110                                          |hls_dummy_mul_10s_10s_18_1_1_1262                                                                                                                                        |     72|
|315   |    mul_10s_10s_18_1_1_U111                                          |hls_dummy_mul_10s_10s_18_1_1_1263                                                                                                                                        |     98|
|316   |    mul_10s_10s_18_1_1_U112                                          |hls_dummy_mul_10s_10s_18_1_1_1264                                                                                                                                        |    116|
|317   |    mul_10s_10s_18_1_1_U113                                          |hls_dummy_mul_10s_10s_18_1_1_1265                                                                                                                                        |    117|
|318   |    mul_10s_10s_18_1_1_U114                                          |hls_dummy_mul_10s_10s_18_1_1_1266                                                                                                                                        |    113|
|319   |    mul_10s_10s_18_1_1_U116                                          |hls_dummy_mul_10s_10s_18_1_1_1267                                                                                                                                        |    126|
|320   |    mul_10s_10s_18_1_1_U117                                          |hls_dummy_mul_10s_10s_18_1_1_1268                                                                                                                                        |    120|
|321   |    mul_10s_10s_18_1_1_U118                                          |hls_dummy_mul_10s_10s_18_1_1_1269                                                                                                                                        |     98|
|322   |    mul_10s_10s_18_1_1_U119                                          |hls_dummy_mul_10s_10s_18_1_1_1270                                                                                                                                        |    120|
|323   |    mul_10s_10s_18_1_1_U12                                           |hls_dummy_mul_10s_10s_18_1_1_1271                                                                                                                                        |    142|
|324   |    mul_10s_10s_18_1_1_U120                                          |hls_dummy_mul_10s_10s_18_1_1_1272                                                                                                                                        |    146|
|325   |    mul_10s_10s_18_1_1_U121                                          |hls_dummy_mul_10s_10s_18_1_1_1273                                                                                                                                        |     98|
|326   |    mul_10s_10s_18_1_1_U122                                          |hls_dummy_mul_10s_10s_18_1_1_1274                                                                                                                                        |     98|
|327   |    mul_10s_10s_18_1_1_U123                                          |hls_dummy_mul_10s_10s_18_1_1_1275                                                                                                                                        |    134|
|328   |    mul_10s_10s_18_1_1_U124                                          |hls_dummy_mul_10s_10s_18_1_1_1276                                                                                                                                        |    132|
|329   |    mul_10s_10s_18_1_1_U125                                          |hls_dummy_mul_10s_10s_18_1_1_1277                                                                                                                                        |     98|
|330   |    mul_10s_10s_18_1_1_U126                                          |hls_dummy_mul_10s_10s_18_1_1_1278                                                                                                                                        |    140|
|331   |    mul_10s_10s_18_1_1_U127                                          |hls_dummy_mul_10s_10s_18_1_1_1279                                                                                                                                        |    119|
|332   |    mul_10s_10s_18_1_1_U128                                          |hls_dummy_mul_10s_10s_18_1_1_1280                                                                                                                                        |    120|
|333   |    mul_10s_10s_18_1_1_U129                                          |hls_dummy_mul_10s_10s_18_1_1_1281                                                                                                                                        |    120|
|334   |    mul_10s_10s_18_1_1_U13                                           |hls_dummy_mul_10s_10s_18_1_1_1282                                                                                                                                        |    112|
|335   |    mul_10s_10s_18_1_1_U131                                          |hls_dummy_mul_10s_10s_18_1_1_1283                                                                                                                                        |     95|
|336   |    mul_10s_10s_18_1_1_U132                                          |hls_dummy_mul_10s_10s_18_1_1_1284                                                                                                                                        |    131|
|337   |    mul_10s_10s_18_1_1_U133                                          |hls_dummy_mul_10s_10s_18_1_1_1285                                                                                                                                        |     72|
|338   |    mul_10s_10s_18_1_1_U134                                          |hls_dummy_mul_10s_10s_18_1_1_1286                                                                                                                                        |    131|
|339   |    mul_10s_10s_18_1_1_U135                                          |hls_dummy_mul_10s_10s_18_1_1_1287                                                                                                                                        |    150|
|340   |    mul_10s_10s_18_1_1_U136                                          |hls_dummy_mul_10s_10s_18_1_1_1288                                                                                                                                        |     72|
|341   |    mul_10s_10s_18_1_1_U137                                          |hls_dummy_mul_10s_10s_18_1_1_1289                                                                                                                                        |     72|
|342   |    mul_10s_10s_18_1_1_U138                                          |hls_dummy_mul_10s_10s_18_1_1_1290                                                                                                                                        |    138|
|343   |    mul_10s_10s_18_1_1_U139                                          |hls_dummy_mul_10s_10s_18_1_1_1291                                                                                                                                        |    143|
|344   |    mul_10s_10s_18_1_1_U14                                           |hls_dummy_mul_10s_10s_18_1_1_1292                                                                                                                                        |    142|
|345   |    mul_10s_10s_18_1_1_U140                                          |hls_dummy_mul_10s_10s_18_1_1_1293                                                                                                                                        |     72|
|346   |    mul_10s_10s_18_1_1_U141                                          |hls_dummy_mul_10s_10s_18_1_1_1294                                                                                                                                        |     94|
|347   |    mul_10s_10s_18_1_1_U142                                          |hls_dummy_mul_10s_10s_18_1_1_1295                                                                                                                                        |    126|
|348   |    mul_10s_10s_18_1_1_U143                                          |hls_dummy_mul_10s_10s_18_1_1_1296                                                                                                                                        |    127|
|349   |    mul_10s_10s_18_1_1_U144                                          |hls_dummy_mul_10s_10s_18_1_1_1297                                                                                                                                        |    131|
|350   |    mul_10s_10s_18_1_1_U146                                          |hls_dummy_mul_10s_10s_18_1_1_1298                                                                                                                                        |    142|
|351   |    mul_10s_10s_18_1_1_U147                                          |hls_dummy_mul_10s_10s_18_1_1_1299                                                                                                                                        |    130|
|352   |    mul_10s_10s_18_1_1_U148                                          |hls_dummy_mul_10s_10s_18_1_1_1300                                                                                                                                        |     79|
|353   |    mul_10s_10s_18_1_1_U149                                          |hls_dummy_mul_10s_10s_18_1_1_1301                                                                                                                                        |    130|
|354   |    mul_10s_10s_18_1_1_U15                                           |hls_dummy_mul_10s_10s_18_1_1_1302                                                                                                                                        |    178|
|355   |    mul_10s_10s_18_1_1_U150                                          |hls_dummy_mul_10s_10s_18_1_1_1303                                                                                                                                        |    142|
|356   |    mul_10s_10s_18_1_1_U151                                          |hls_dummy_mul_10s_10s_18_1_1_1304                                                                                                                                        |     80|
|357   |    mul_10s_10s_18_1_1_U152                                          |hls_dummy_mul_10s_10s_18_1_1_1305                                                                                                                                        |     80|
|358   |    mul_10s_10s_18_1_1_U153                                          |hls_dummy_mul_10s_10s_18_1_1_1306                                                                                                                                        |    130|
|359   |    mul_10s_10s_18_1_1_U154                                          |hls_dummy_mul_10s_10s_18_1_1_1307                                                                                                                                        |    125|
|360   |    mul_10s_10s_18_1_1_U155                                          |hls_dummy_mul_10s_10s_18_1_1_1308                                                                                                                                        |     80|
|361   |    mul_10s_10s_18_1_1_U156                                          |hls_dummy_mul_10s_10s_18_1_1_1309                                                                                                                                        |     98|
|362   |    mul_10s_10s_18_1_1_U157                                          |hls_dummy_mul_10s_10s_18_1_1_1310                                                                                                                                        |     79|
|363   |    mul_10s_10s_18_1_1_U158                                          |hls_dummy_mul_10s_10s_18_1_1_1311                                                                                                                                        |    117|
|364   |    mul_10s_10s_18_1_1_U159                                          |hls_dummy_mul_10s_10s_18_1_1_1312                                                                                                                                        |    130|
|365   |    mul_10s_10s_18_1_1_U16                                           |hls_dummy_mul_10s_10s_18_1_1_1313                                                                                                                                        |    112|
|366   |    mul_10s_10s_18_1_1_U161                                          |hls_dummy_mul_10s_10s_18_1_1_1314                                                                                                                                        |    146|
|367   |    mul_10s_10s_18_1_1_U162                                          |hls_dummy_mul_10s_10s_18_1_1_1315                                                                                                                                        |    134|
|368   |    mul_10s_10s_18_1_1_U163                                          |hls_dummy_mul_10s_10s_18_1_1_1316                                                                                                                                        |    121|
|369   |    mul_10s_10s_18_1_1_U164                                          |hls_dummy_mul_10s_10s_18_1_1_1317                                                                                                                                        |    134|
|370   |    mul_10s_10s_18_1_1_U165                                          |hls_dummy_mul_10s_10s_18_1_1_1318                                                                                                                                        |    146|
|371   |    mul_10s_10s_18_1_1_U166                                          |hls_dummy_mul_10s_10s_18_1_1_1319                                                                                                                                        |    100|
|372   |    mul_10s_10s_18_1_1_U167                                          |hls_dummy_mul_10s_10s_18_1_1_1320                                                                                                                                        |    100|
|373   |    mul_10s_10s_18_1_1_U168                                          |hls_dummy_mul_10s_10s_18_1_1_1321                                                                                                                                        |    134|
|374   |    mul_10s_10s_18_1_1_U169                                          |hls_dummy_mul_10s_10s_18_1_1_1322                                                                                                                                        |    132|
|375   |    mul_10s_10s_18_1_1_U17                                           |hls_dummy_mul_10s_10s_18_1_1_1323                                                                                                                                        |    112|
|376   |    mul_10s_10s_18_1_1_U170                                          |hls_dummy_mul_10s_10s_18_1_1_1324                                                                                                                                        |    100|
|377   |    mul_10s_10s_18_1_1_U171                                          |hls_dummy_mul_10s_10s_18_1_1_1325                                                                                                                                        |    140|
|378   |    mul_10s_10s_18_1_1_U172                                          |hls_dummy_mul_10s_10s_18_1_1_1326                                                                                                                                        |    121|
|379   |    mul_10s_10s_18_1_1_U173                                          |hls_dummy_mul_10s_10s_18_1_1_1327                                                                                                                                        |    120|
|380   |    mul_10s_10s_18_1_1_U174                                          |hls_dummy_mul_10s_10s_18_1_1_1328                                                                                                                                        |    134|
|381   |    mul_10s_10s_18_1_1_U176                                          |hls_dummy_mul_10s_10s_18_1_1_1329                                                                                                                                        |    150|
|382   |    mul_10s_10s_18_1_1_U177                                          |hls_dummy_mul_10s_10s_18_1_1_1330                                                                                                                                        |    138|
|383   |    mul_10s_10s_18_1_1_U178                                          |hls_dummy_mul_10s_10s_18_1_1_1331                                                                                                                                        |     80|
|384   |    mul_10s_10s_18_1_1_U179                                          |hls_dummy_mul_10s_10s_18_1_1_1332                                                                                                                                        |    138|
|385   |    mul_10s_10s_18_1_1_U18                                           |hls_dummy_mul_10s_10s_18_1_1_1333                                                                                                                                        |    142|
|386   |    mul_10s_10s_18_1_1_U180                                          |hls_dummy_mul_10s_10s_18_1_1_1334                                                                                                                                        |    150|
|387   |    mul_10s_10s_18_1_1_U181                                          |hls_dummy_mul_10s_10s_18_1_1_1335                                                                                                                                        |     78|
|388   |    mul_10s_10s_18_1_1_U182                                          |hls_dummy_mul_10s_10s_18_1_1_1336                                                                                                                                        |     78|
|389   |    mul_10s_10s_18_1_1_U183                                          |hls_dummy_mul_10s_10s_18_1_1_1337                                                                                                                                        |    138|
|390   |    mul_10s_10s_18_1_1_U184                                          |hls_dummy_mul_10s_10s_18_1_1_1338                                                                                                                                        |    143|
|391   |    mul_10s_10s_18_1_1_U185                                          |hls_dummy_mul_10s_10s_18_1_1_1339                                                                                                                                        |     78|
|392   |    mul_10s_10s_18_1_1_U186                                          |hls_dummy_mul_10s_10s_18_1_1_1340                                                                                                                                        |     94|
|393   |    mul_10s_10s_18_1_1_U187                                          |hls_dummy_mul_10s_10s_18_1_1_1341                                                                                                                                        |     75|
|394   |    mul_10s_10s_18_1_1_U188                                          |hls_dummy_mul_10s_10s_18_1_1_1342                                                                                                                                        |    127|
|395   |    mul_10s_10s_18_1_1_U189                                          |hls_dummy_mul_10s_10s_18_1_1_1343                                                                                                                                        |    138|
|396   |    mul_10s_10s_18_1_1_U19                                           |hls_dummy_mul_10s_10s_18_1_1_1344                                                                                                                                        |    154|
|397   |    mul_10s_10s_18_1_1_U191                                          |hls_dummy_mul_10s_10s_18_1_1_1345                                                                                                                                        |    142|
|398   |    mul_10s_10s_18_1_1_U192                                          |hls_dummy_mul_10s_10s_18_1_1_1346                                                                                                                                        |    113|
|399   |    mul_10s_10s_18_1_1_U193                                          |hls_dummy_mul_10s_10s_18_1_1_1347                                                                                                                                        |     80|
|400   |    mul_10s_10s_18_1_1_U194                                          |hls_dummy_mul_10s_10s_18_1_1_1348                                                                                                                                        |    113|
|401   |    mul_10s_10s_18_1_1_U195                                          |hls_dummy_mul_10s_10s_18_1_1_1349                                                                                                                                        |    125|
|402   |    mul_10s_10s_18_1_1_U196                                          |hls_dummy_mul_10s_10s_18_1_1_1350                                                                                                                                        |     80|
|403   |    mul_10s_10s_18_1_1_U197                                          |hls_dummy_mul_10s_10s_18_1_1_1351                                                                                                                                        |     80|
|404   |    mul_10s_10s_18_1_1_U198                                          |hls_dummy_mul_10s_10s_18_1_1_1352                                                                                                                                        |    130|
|405   |    mul_10s_10s_18_1_1_U199                                          |hls_dummy_mul_10s_10s_18_1_1_1353                                                                                                                                        |     90|
|406   |    mul_10s_10s_18_1_1_U20                                           |hls_dummy_mul_10s_10s_18_1_1_1354                                                                                                                                        |    112|
|407   |    mul_10s_10s_18_1_1_U200                                          |hls_dummy_mul_10s_10s_18_1_1_1355                                                                                                                                        |     80|
|408   |    mul_10s_10s_18_1_1_U201                                          |hls_dummy_mul_10s_10s_18_1_1_1356                                                                                                                                        |    135|
|409   |    mul_10s_10s_18_1_1_U202                                          |hls_dummy_mul_10s_10s_18_1_1_1357                                                                                                                                        |    116|
|410   |    mul_10s_10s_18_1_1_U203                                          |hls_dummy_mul_10s_10s_18_1_1_1358                                                                                                                                        |    117|
|411   |    mul_10s_10s_18_1_1_U204                                          |hls_dummy_mul_10s_10s_18_1_1_1359                                                                                                                                        |    113|
|412   |    mul_10s_10s_18_1_1_U206                                          |hls_dummy_mul_10s_10s_18_1_1_1360                                                                                                                                        |    146|
|413   |    mul_10s_10s_18_1_1_U207                                          |hls_dummy_mul_10s_10s_18_1_1_1361                                                                                                                                        |    120|
|414   |    mul_10s_10s_18_1_1_U208                                          |hls_dummy_mul_10s_10s_18_1_1_1362                                                                                                                                        |    100|
|415   |    mul_10s_10s_18_1_1_U209                                          |hls_dummy_mul_10s_10s_18_1_1_1363                                                                                                                                        |    120|
|416   |    mul_10s_10s_18_1_1_U21                                           |hls_dummy_mul_10s_10s_18_1_1_1364                                                                                                                                        |    150|
|417   |    mul_10s_10s_18_1_1_U210                                          |hls_dummy_mul_10s_10s_18_1_1_1365                                                                                                                                        |    132|
|418   |    mul_10s_10s_18_1_1_U211                                          |hls_dummy_mul_10s_10s_18_1_1_1366                                                                                                                                        |    100|
|419   |    mul_10s_10s_18_1_1_U212                                          |hls_dummy_mul_10s_10s_18_1_1_1367                                                                                                                                        |    100|
|420   |    mul_10s_10s_18_1_1_U213                                          |hls_dummy_mul_10s_10s_18_1_1_1368                                                                                                                                        |    134|
|421   |    mul_10s_10s_18_1_1_U214                                          |hls_dummy_mul_10s_10s_18_1_1_1369                                                                                                                                        |    126|
|422   |    mul_10s_10s_18_1_1_U215                                          |hls_dummy_mul_10s_10s_18_1_1_1370                                                                                                                                        |    100|
|423   |    mul_10s_10s_18_1_1_U216                                          |hls_dummy_mul_10s_10s_18_1_1_1371                                                                                                                                        |    138|
|424   |    mul_10s_10s_18_1_1_U217                                          |hls_dummy_mul_10s_10s_18_1_1_1372                                                                                                                                        |    119|
|425   |    mul_10s_10s_18_1_1_U218                                          |hls_dummy_mul_10s_10s_18_1_1_1373                                                                                                                                        |    120|
|426   |    mul_10s_10s_18_1_1_U219                                          |hls_dummy_mul_10s_10s_18_1_1_1374                                                                                                                                        |    120|
|427   |    mul_10s_10s_18_1_1_U22                                           |hls_dummy_mul_10s_10s_18_1_1_1375                                                                                                                                        |    131|
|428   |    mul_10s_10s_18_1_1_U221                                          |hls_dummy_mul_10s_10s_18_1_1_1376                                                                                                                                        |    150|
|429   |    mul_10s_10s_18_1_1_U222                                          |hls_dummy_mul_10s_10s_18_1_1_1377                                                                                                                                        |    131|
|430   |    mul_10s_10s_18_1_1_U223                                          |hls_dummy_mul_10s_10s_18_1_1_1378                                                                                                                                        |     79|
|431   |    mul_10s_10s_18_1_1_U224                                          |hls_dummy_mul_10s_10s_18_1_1_1379                                                                                                                                        |    131|
|432   |    mul_10s_10s_18_1_1_U225                                          |hls_dummy_mul_10s_10s_18_1_1_1380                                                                                                                                        |    143|
|433   |    mul_10s_10s_18_1_1_U226                                          |hls_dummy_mul_10s_10s_18_1_1_1381                                                                                                                                        |     79|
|434   |    mul_10s_10s_18_1_1_U227                                          |hls_dummy_mul_10s_10s_18_1_1_1382                                                                                                                                        |     79|
|435   |    mul_10s_10s_18_1_1_U228                                          |hls_dummy_mul_10s_10s_18_1_1_1383                                                                                                                                        |    138|
|436   |    mul_10s_10s_18_1_1_U229                                          |hls_dummy_mul_10s_10s_18_1_1_1384                                                                                                                                        |     95|
|437   |    mul_10s_10s_18_1_1_U23                                           |hls_dummy_mul_10s_10s_18_1_1_1385                                                                                                                                        |    132|
|438   |    mul_10s_10s_18_1_1_U230                                          |hls_dummy_mul_10s_10s_18_1_1_1386                                                                                                                                        |     79|
|439   |    mul_10s_10s_18_1_1_U231                                          |hls_dummy_mul_10s_10s_18_1_1_1387                                                                                                                                        |    145|
|440   |    mul_10s_10s_18_1_1_U232                                          |hls_dummy_mul_10s_10s_18_1_1_1388                                                                                                                                        |    126|
|441   |    mul_10s_10s_18_1_1_U233                                          |hls_dummy_mul_10s_10s_18_1_1_1389                                                                                                                                        |    127|
|442   |    mul_10s_10s_18_1_1_U234                                          |hls_dummy_mul_10s_10s_18_1_1_1390                                                                                                                                        |    131|
|443   |    mul_10s_10s_18_1_1_U236                                          |hls_dummy_mul_10s_10s_18_1_1_1391                                                                                                                                        |    125|
|444   |    mul_10s_10s_18_1_1_U237                                          |hls_dummy_mul_10s_10s_18_1_1_1392                                                                                                                                        |    113|
|445   |    mul_10s_10s_18_1_1_U238                                          |hls_dummy_mul_10s_10s_18_1_1_1393                                                                                                                                        |     80|
|446   |    mul_10s_10s_18_1_1_U239                                          |hls_dummy_mul_10s_10s_18_1_1_1394                                                                                                                                        |    113|
|447   |    mul_10s_10s_18_1_1_U24                                           |hls_dummy_mul_10s_10s_18_1_1_1395                                                                                                                                        |    142|
|448   |    mul_10s_10s_18_1_1_U240                                          |hls_dummy_mul_10s_10s_18_1_1_1396                                                                                                                                        |    142|
|449   |    mul_10s_10s_18_1_1_U241                                          |hls_dummy_mul_10s_10s_18_1_1_1397                                                                                                                                        |     72|
|450   |    mul_10s_10s_18_1_1_U242                                          |hls_dummy_mul_10s_10s_18_1_1_1398                                                                                                                                        |     72|
|451   |    mul_10s_10s_18_1_1_U243                                          |hls_dummy_mul_10s_10s_18_1_1_1399                                                                                                                                        |    113|
|452   |    mul_10s_10s_18_1_1_U244                                          |hls_dummy_mul_10s_10s_18_1_1_1400                                                                                                                                        |    125|
|453   |    mul_10s_10s_18_1_1_U245                                          |hls_dummy_mul_10s_10s_18_1_1_1401                                                                                                                                        |     72|
|454   |    mul_10s_10s_18_1_1_U246                                          |hls_dummy_mul_10s_10s_18_1_1_1402                                                                                                                                        |     98|
|455   |    mul_10s_10s_18_1_1_U247                                          |hls_dummy_mul_10s_10s_18_1_1_1403                                                                                                                                        |     79|
|456   |    mul_10s_10s_18_1_1_U248                                          |hls_dummy_mul_10s_10s_18_1_1_1404                                                                                                                                        |     80|
|457   |    mul_10s_10s_18_1_1_U249                                          |hls_dummy_mul_10s_10s_18_1_1_1405                                                                                                                                        |    130|
|458   |    mul_10s_10s_18_1_1_U251                                          |hls_dummy_mul_10s_10s_18_1_1_1406                                                                                                                                        |    132|
|459   |    mul_10s_10s_18_1_1_U252                                          |hls_dummy_mul_10s_10s_18_1_1_1407                                                                                                                                        |    120|
|460   |    mul_10s_10s_18_1_1_U253                                          |hls_dummy_mul_10s_10s_18_1_1_1408                                                                                                                                        |    100|
|461   |    mul_10s_10s_18_1_1_U254                                          |hls_dummy_mul_10s_10s_18_1_1_1409                                                                                                                                        |    120|
|462   |    mul_10s_10s_18_1_1_U255                                          |hls_dummy_mul_10s_10s_18_1_1_1410                                                                                                                                        |    146|
|463   |    mul_10s_10s_18_1_1_U256                                          |hls_dummy_mul_10s_10s_18_1_1_1411                                                                                                                                        |     98|
|464   |    mul_10s_10s_18_1_1_U257                                          |hls_dummy_mul_10s_10s_18_1_1_1412                                                                                                                                        |     98|
|465   |    mul_10s_10s_18_1_1_U258                                          |hls_dummy_mul_10s_10s_18_1_1_1413                                                                                                                                        |    120|
|466   |    mul_10s_10s_18_1_1_U259                                          |hls_dummy_mul_10s_10s_18_1_1_1414                                                                                                                                        |    132|
|467   |    mul_10s_10s_18_1_1_U26                                           |hls_dummy_mul_10s_10s_18_1_1_1415                                                                                                                                        |    131|
|468   |    mul_10s_10s_18_1_1_U260                                          |hls_dummy_mul_10s_10s_18_1_1_1416                                                                                                                                        |     98|
|469   |    mul_10s_10s_18_1_1_U261                                          |hls_dummy_mul_10s_10s_18_1_1_1417                                                                                                                                        |    140|
|470   |    mul_10s_10s_18_1_1_U262                                          |hls_dummy_mul_10s_10s_18_1_1_1418                                                                                                                                        |    121|
|471   |    mul_10s_10s_18_1_1_U263                                          |hls_dummy_mul_10s_10s_18_1_1_1419                                                                                                                                        |    122|
|472   |    mul_10s_10s_18_1_1_U264                                          |hls_dummy_mul_10s_10s_18_1_1_1420                                                                                                                                        |    134|
|473   |    mul_10s_10s_18_1_1_U266                                          |hls_dummy_mul_10s_10s_18_1_1_1421                                                                                                                                        |    143|
|474   |    mul_10s_10s_18_1_1_U267                                          |hls_dummy_mul_10s_10s_18_1_1_1422                                                                                                                                        |    131|
|475   |    mul_10s_10s_18_1_1_U268                                          |hls_dummy_mul_10s_10s_18_1_1_1423                                                                                                                                        |     79|
|476   |    mul_10s_10s_18_1_1_U269                                          |hls_dummy_mul_10s_10s_18_1_1_1424                                                                                                                                        |    131|
|477   |    mul_10s_10s_18_1_1_U27                                           |hls_dummy_mul_10s_10s_18_1_1_1425                                                                                                                                        |    119|
|478   |    mul_10s_10s_18_1_1_U270                                          |hls_dummy_mul_10s_10s_18_1_1_1426                                                                                                                                        |    150|
|479   |    mul_10s_10s_18_1_1_U271                                          |hls_dummy_mul_10s_10s_18_1_1_1427                                                                                                                                        |     72|
|480   |    mul_10s_10s_18_1_1_U272                                          |hls_dummy_mul_10s_10s_18_1_1_1428                                                                                                                                        |     72|
|481   |    mul_10s_10s_18_1_1_U273                                          |hls_dummy_mul_10s_10s_18_1_1_1429                                                                                                                                        |    131|
|482   |    mul_10s_10s_18_1_1_U274                                          |hls_dummy_mul_10s_10s_18_1_1_1430                                                                                                                                        |    143|
|483   |    mul_10s_10s_18_1_1_U275                                          |hls_dummy_mul_10s_10s_18_1_1_1431                                                                                                                                        |     72|
|484   |    mul_10s_10s_18_1_1_U276                                          |hls_dummy_mul_10s_10s_18_1_1_1432                                                                                                                                        |     94|
|485   |    mul_10s_10s_18_1_1_U277                                          |hls_dummy_mul_10s_10s_18_1_1_1433                                                                                                                                        |     75|
|486   |    mul_10s_10s_18_1_1_U278                                          |hls_dummy_mul_10s_10s_18_1_1_1434                                                                                                                                        |     76|
|487   |    mul_10s_10s_18_1_1_U279                                          |hls_dummy_mul_10s_10s_18_1_1_1435                                                                                                                                        |    138|
|488   |    mul_10s_10s_18_1_1_U28                                           |hls_dummy_mul_10s_10s_18_1_1_1436                                                                                                                                        |    100|
|489   |    mul_10s_10s_18_1_1_U281                                          |hls_dummy_mul_10s_10s_18_1_1_1437                                                                                                                                        |    142|
|490   |    mul_10s_10s_18_1_1_U282                                          |hls_dummy_mul_10s_10s_18_1_1_1438                                                                                                                                        |    130|
|491   |    mul_10s_10s_18_1_1_U283                                          |hls_dummy_mul_10s_10s_18_1_1_1439                                                                                                                                        |     79|
|492   |    mul_10s_10s_18_1_1_U284                                          |hls_dummy_mul_10s_10s_18_1_1_1440                                                                                                                                        |    113|
|493   |    mul_10s_10s_18_1_1_U285                                          |hls_dummy_mul_10s_10s_18_1_1_1441                                                                                                                                        |    142|
|494   |    mul_10s_10s_18_1_1_U286                                          |hls_dummy_mul_10s_10s_18_1_1_1442                                                                                                                                        |     77|
|495   |    mul_10s_10s_18_1_1_U287                                          |hls_dummy_mul_10s_10s_18_1_1_1443                                                                                                                                        |     72|
|496   |    mul_10s_10s_18_1_1_U288                                          |hls_dummy_mul_10s_10s_18_1_1_1444                                                                                                                                        |    130|
|497   |    mul_10s_10s_18_1_1_U289                                          |hls_dummy_mul_10s_10s_18_1_1_1445                                                                                                                                        |    125|
|498   |    mul_10s_10s_18_1_1_U29                                           |hls_dummy_mul_10s_10s_18_1_1_1446                                                                                                                                        |    119|
|499   |    mul_10s_10s_18_1_1_U290                                          |hls_dummy_mul_10s_10s_18_1_1_1447                                                                                                                                        |     72|
|500   |    mul_10s_10s_18_1_1_U291                                          |hls_dummy_mul_10s_10s_18_1_1_1448                                                                                                                                        |     98|
|501   |    mul_10s_10s_18_1_1_U292                                          |hls_dummy_mul_10s_10s_18_1_1_1449                                                                                                                                        |    116|
|502   |    mul_10s_10s_18_1_1_U293                                          |hls_dummy_mul_10s_10s_18_1_1_1450                                                                                                                                        |    117|
|503   |    mul_10s_10s_18_1_1_U294                                          |hls_dummy_mul_10s_10s_18_1_1_1451                                                                                                                                        |    130|
|504   |    mul_10s_10s_18_1_1_U296                                          |hls_dummy_mul_10s_10s_18_1_1_1452                                                                                                                                        |    146|
|505   |    mul_10s_10s_18_1_1_U297                                          |hls_dummy_mul_10s_10s_18_1_1_1453                                                                                                                                        |    134|
|506   |    mul_10s_10s_18_1_1_U298                                          |hls_dummy_mul_10s_10s_18_1_1_1454                                                                                                                                        |    121|
|507   |    mul_10s_10s_18_1_1_U299                                          |hls_dummy_mul_10s_10s_18_1_1_1455                                                                                                                                        |    120|
|508   |    mul_10s_10s_18_1_1_U30                                           |hls_dummy_mul_10s_10s_18_1_1_1456                                                                                                                                        |    146|
|509   |    mul_10s_10s_18_1_1_U300                                          |hls_dummy_mul_10s_10s_18_1_1_1457                                                                                                                                        |    146|
|510   |    mul_10s_10s_18_1_1_U301                                          |hls_dummy_mul_10s_10s_18_1_1_1458                                                                                                                                        |    112|
|511   |    mul_10s_10s_18_1_1_U302                                          |hls_dummy_mul_10s_10s_18_1_1_1459                                                                                                                                        |     98|
|512   |    mul_10s_10s_18_1_1_U303                                          |hls_dummy_mul_10s_10s_18_1_1_1460                                                                                                                                        |    134|
|513   |    mul_10s_10s_18_1_1_U304                                          |hls_dummy_mul_10s_10s_18_1_1_1461                                                                                                                                        |    132|
|514   |    mul_10s_10s_18_1_1_U305                                          |hls_dummy_mul_10s_10s_18_1_1_1462                                                                                                                                        |     98|
|515   |    mul_10s_10s_18_1_1_U306                                          |hls_dummy_mul_10s_10s_18_1_1_1463                                                                                                                                        |    140|
|516   |    mul_10s_10s_18_1_1_U307                                          |hls_dummy_mul_10s_10s_18_1_1_1464                                                                                                                                        |    119|
|517   |    mul_10s_10s_18_1_1_U308                                          |hls_dummy_mul_10s_10s_18_1_1_1465                                                                                                                                        |    120|
|518   |    mul_10s_10s_18_1_1_U309                                          |hls_dummy_mul_10s_10s_18_1_1_1466                                                                                                                                        |    134|
|519   |    mul_10s_10s_18_1_1_U31                                           |hls_dummy_mul_10s_10s_18_1_1_1467                                                                                                                                        |    100|
|520   |    mul_10s_10s_18_1_1_U311                                          |hls_dummy_mul_10s_10s_18_1_1_1468                                                                                                                                        |    150|
|521   |    mul_10s_10s_18_1_1_U312                                          |hls_dummy_mul_10s_10s_18_1_1_1469                                                                                                                                        |    138|
|522   |    mul_10s_10s_18_1_1_U313                                          |hls_dummy_mul_10s_10s_18_1_1_1470                                                                                                                                        |     80|
|523   |    mul_10s_10s_18_1_1_U314                                          |hls_dummy_mul_10s_10s_18_1_1_1471                                                                                                                                        |    131|
|524   |    mul_10s_10s_18_1_1_U315                                          |hls_dummy_mul_10s_10s_18_1_1_1472                                                                                                                                        |    150|
|525   |    mul_10s_10s_18_1_1_U316                                          |hls_dummy_mul_10s_10s_18_1_1_1473                                                                                                                                        |     95|
|526   |    mul_10s_10s_18_1_1_U317                                          |hls_dummy_mul_10s_10s_18_1_1_1474                                                                                                                                        |     72|
|527   |    mul_10s_10s_18_1_1_U318                                          |hls_dummy_mul_10s_10s_18_1_1_1475                                                                                                                                        |    138|
|528   |    mul_10s_10s_18_1_1_U319                                          |hls_dummy_mul_10s_10s_18_1_1_1476                                                                                                                                        |    143|
|529   |    mul_10s_10s_18_1_1_U32                                           |hls_dummy_mul_10s_10s_18_1_1_1477                                                                                                                                        |    100|
|530   |    mul_10s_10s_18_1_1_U320                                          |hls_dummy_mul_10s_10s_18_1_1_1478                                                                                                                                        |     72|
|531   |    mul_10s_10s_18_1_1_U321                                          |hls_dummy_mul_10s_10s_18_1_1_1479                                                                                                                                        |     94|
|532   |    mul_10s_10s_18_1_1_U322                                          |hls_dummy_mul_10s_10s_18_1_1_1480                                                                                                                                        |    126|
|533   |    mul_10s_10s_18_1_1_U323                                          |hls_dummy_mul_10s_10s_18_1_1_1481                                                                                                                                        |    127|
|534   |    mul_10s_10s_18_1_1_U324                                          |hls_dummy_mul_10s_10s_18_1_1_1482                                                                                                                                        |    138|
|535   |    mul_10s_10s_18_1_1_U326                                          |hls_dummy_mul_10s_10s_18_1_1_1483                                                                                                                                        |    142|
|536   |    mul_10s_10s_18_1_1_U327                                          |hls_dummy_mul_10s_10s_18_1_1_1484                                                                                                                                        |    130|
|537   |    mul_10s_10s_18_1_1_U328                                          |hls_dummy_mul_10s_10s_18_1_1_1485                                                                                                                                        |     79|
|538   |    mul_10s_10s_18_1_1_U329                                          |hls_dummy_mul_10s_10s_18_1_1_1486                                                                                                                                        |    113|
|539   |    mul_10s_10s_18_1_1_U33                                           |hls_dummy_mul_10s_10s_18_1_1_1487                                                                                                                                        |    119|
|540   |    mul_10s_10s_18_1_1_U330                                          |hls_dummy_mul_10s_10s_18_1_1_1488                                                                                                                                        |     90|
|541   |    mul_10s_10s_18_1_1_U331                                          |hls_dummy_mul_10s_10s_18_1_1_1489                                                                                                                                        |     77|
|542   |    mul_10s_10s_18_1_1_U332                                          |hls_dummy_mul_10s_10s_18_1_1_1490                                                                                                                                        |     72|
|543   |    mul_10s_10s_18_1_1_U333                                          |hls_dummy_mul_10s_10s_18_1_1_1491                                                                                                                                        |    130|
|544   |    mul_10s_10s_18_1_1_U334                                          |hls_dummy_mul_10s_10s_18_1_1_1492                                                                                                                                        |    125|
|545   |    mul_10s_10s_18_1_1_U335                                          |hls_dummy_mul_10s_10s_18_1_1_1493                                                                                                                                        |     80|
|546   |    mul_10s_10s_18_1_1_U336                                          |hls_dummy_mul_10s_10s_18_1_1_1494                                                                                                                                        |     98|
|547   |    mul_10s_10s_18_1_1_U337                                          |hls_dummy_mul_10s_10s_18_1_1_1495                                                                                                                                        |     79|
|548   |    mul_10s_10s_18_1_1_U338                                          |hls_dummy_mul_10s_10s_18_1_1_1496                                                                                                                                        |    117|
|549   |    mul_10s_10s_18_1_1_U339                                          |hls_dummy_mul_10s_10s_18_1_1_1497                                                                                                                                        |    113|
|550   |    mul_10s_10s_18_1_1_U34                                           |hls_dummy_mul_10s_10s_18_1_1_1498                                                                                                                                        |    131|
|551   |    mul_10s_10s_18_1_1_U341                                          |hls_dummy_mul_10s_10s_18_1_1_1499                                                                                                                                        |    146|
|552   |    mul_10s_10s_18_1_1_U342                                          |hls_dummy_mul_10s_10s_18_1_1_1500                                                                                                                                        |    134|
|553   |    mul_10s_10s_18_1_1_U343                                          |hls_dummy_mul_10s_10s_18_1_1_1501                                                                                                                                        |    121|
|554   |    mul_10s_10s_18_1_1_U344                                          |hls_dummy_mul_10s_10s_18_1_1_1502                                                                                                                                        |    120|
|555   |    mul_10s_10s_18_1_1_U345                                          |hls_dummy_mul_10s_10s_18_1_1_1503                                                                                                                                        |    131|
|556   |    mul_10s_10s_18_1_1_U346                                          |hls_dummy_mul_10s_10s_18_1_1_1504                                                                                                                                        |    112|
|557   |    mul_10s_10s_18_1_1_U347                                          |hls_dummy_mul_10s_10s_18_1_1_1505                                                                                                                                        |     98|
|558   |    mul_10s_10s_18_1_1_U348                                          |hls_dummy_mul_10s_10s_18_1_1_1506                                                                                                                                        |    134|
|559   |    mul_10s_10s_18_1_1_U349                                          |hls_dummy_mul_10s_10s_18_1_1_1507                                                                                                                                        |    132|
|560   |    mul_10s_10s_18_1_1_U35                                           |hls_dummy_mul_10s_10s_18_1_1_1508                                                                                                                                        |    100|
|561   |    mul_10s_10s_18_1_1_U350                                          |hls_dummy_mul_10s_10s_18_1_1_1509                                                                                                                                        |    100|
|562   |    mul_10s_10s_18_1_1_U351                                          |hls_dummy_mul_10s_10s_18_1_1_1510                                                                                                                                        |    140|
|563   |    mul_10s_10s_18_1_1_U352                                          |hls_dummy_mul_10s_10s_18_1_1_1511                                                                                                                                        |    121|
|564   |    mul_10s_10s_18_1_1_U353                                          |hls_dummy_mul_10s_10s_18_1_1_1512                                                                                                                                        |    120|
|565   |    mul_10s_10s_18_1_1_U354                                          |hls_dummy_mul_10s_10s_18_1_1_1513                                                                                                                                        |    120|
|566   |    mul_10s_10s_18_1_1_U356                                          |hls_dummy_mul_10s_10s_18_1_1_1514                                                                                                                                        |    150|
|567   |    mul_10s_10s_18_1_1_U357                                          |hls_dummy_mul_10s_10s_18_1_1_1515                                                                                                                                        |    138|
|568   |    mul_10s_10s_18_1_1_U358                                          |hls_dummy_mul_10s_10s_18_1_1_1516                                                                                                                                        |     80|
|569   |    mul_10s_10s_18_1_1_U359                                          |hls_dummy_mul_10s_10s_18_1_1_1517                                                                                                                                        |    131|
|570   |    mul_10s_10s_18_1_1_U36                                           |hls_dummy_mul_10s_10s_18_1_1_1518                                                                                                                                        |    138|
|571   |    mul_10s_10s_18_1_1_U360                                          |hls_dummy_mul_10s_10s_18_1_1_1519                                                                                                                                        |     95|
|572   |    mul_10s_10s_18_1_1_U361                                          |hls_dummy_mul_10s_10s_18_1_1_1520                                                                                                                                        |     95|
|573   |    mul_10s_10s_18_1_1_U362                                          |hls_dummy_mul_10s_10s_18_1_1_1521                                                                                                                                        |     72|
|574   |    mul_10s_10s_18_1_1_U363                                          |hls_dummy_mul_10s_10s_18_1_1_1522                                                                                                                                        |    138|
|575   |    mul_10s_10s_18_1_1_U364                                          |hls_dummy_mul_10s_10s_18_1_1_1523                                                                                                                                        |    143|
|576   |    mul_10s_10s_18_1_1_U365                                          |hls_dummy_mul_10s_10s_18_1_1_1524                                                                                                                                        |     78|
|577   |    mul_10s_10s_18_1_1_U366                                          |hls_dummy_mul_10s_10s_18_1_1_1525                                                                                                                                        |     94|
|578   |    mul_10s_10s_18_1_1_U367                                          |hls_dummy_mul_10s_10s_18_1_1_1526                                                                                                                                        |     75|
|579   |    mul_10s_10s_18_1_1_U368                                          |hls_dummy_mul_10s_10s_18_1_1_1527                                                                                                                                        |    127|
|580   |    mul_10s_10s_18_1_1_U369                                          |hls_dummy_mul_10s_10s_18_1_1_1528                                                                                                                                        |    131|
|581   |    mul_10s_10s_18_1_1_U37                                           |hls_dummy_mul_10s_10s_18_1_1_1529                                                                                                                                        |    119|
|582   |    mul_10s_10s_18_1_1_U371                                          |hls_dummy_mul_10s_10s_18_1_1_1530                                                                                                                                        |    125|
|583   |    mul_10s_10s_18_1_1_U372                                          |hls_dummy_mul_10s_10s_18_1_1_1531                                                                                                                                        |    113|
|584   |    mul_10s_10s_18_1_1_U373                                          |hls_dummy_mul_10s_10s_18_1_1_1532                                                                                                                                        |     80|
|585   |    mul_10s_10s_18_1_1_U374                                          |hls_dummy_mul_10s_10s_18_1_1_1533                                                                                                                                        |    113|
|586   |    mul_10s_10s_18_1_1_U375                                          |hls_dummy_mul_10s_10s_18_1_1_1534                                                                                                                                        |    125|
|587   |    mul_10s_10s_18_1_1_U376                                          |hls_dummy_mul_10s_10s_18_1_1_1535                                                                                                                                        |     80|
|588   |    mul_10s_10s_18_1_1_U377                                          |hls_dummy_mul_10s_10s_18_1_1_1536                                                                                                                                        |     80|
|589   |    mul_10s_10s_18_1_1_U378                                          |hls_dummy_mul_10s_10s_18_1_1_1537                                                                                                                                        |    113|
|590   |    mul_10s_10s_18_1_1_U379                                          |hls_dummy_mul_10s_10s_18_1_1_1538                                                                                                                                        |    125|
|591   |    mul_10s_10s_18_1_1_U38                                           |hls_dummy_mul_10s_10s_18_1_1_1539                                                                                                                                        |    120|
|592   |    mul_10s_10s_18_1_1_U380                                          |hls_dummy_mul_10s_10s_18_1_1_1540                                                                                                                                        |     80|
|593   |    mul_10s_10s_18_1_1_U381                                          |hls_dummy_mul_10s_10s_18_1_1_1541                                                                                                                                        |     98|
|594   |    mul_10s_10s_18_1_1_U382                                          |hls_dummy_mul_10s_10s_18_1_1_1542                                                                                                                                        |     79|
|595   |    mul_10s_10s_18_1_1_U383                                          |hls_dummy_mul_10s_10s_18_1_1_1543                                                                                                                                        |     80|
|596   |    mul_10s_10s_18_1_1_U384                                          |hls_dummy_mul_10s_10s_18_1_1_1544                                                                                                                                        |    113|
|597   |    mul_10s_10s_18_1_1_U386                                          |hls_dummy_mul_10s_10s_18_1_1_1545                                                                                                                                        |    132|
|598   |    mul_10s_10s_18_1_1_U387                                          |hls_dummy_mul_10s_10s_18_1_1_1546                                                                                                                                        |    120|
|599   |    mul_10s_10s_18_1_1_U388                                          |hls_dummy_mul_10s_10s_18_1_1_1547                                                                                                                                        |    100|
|600   |    mul_10s_10s_18_1_1_U389                                          |hls_dummy_mul_10s_10s_18_1_1_1548                                                                                                                                        |    120|
|601   |    mul_10s_10s_18_1_1_U39                                           |hls_dummy_mul_10s_10s_18_1_1_1549                                                                                                                                        |    119|
|602   |    mul_10s_10s_18_1_1_U390                                          |hls_dummy_mul_10s_10s_18_1_1_1550                                                                                                                                        |    132|
|603   |    mul_10s_10s_18_1_1_U391                                          |hls_dummy_mul_10s_10s_18_1_1_1551                                                                                                                                        |    100|
|604   |    mul_10s_10s_18_1_1_U392                                          |hls_dummy_mul_10s_10s_18_1_1_1552                                                                                                                                        |    100|
|605   |    mul_10s_10s_18_1_1_U393                                          |hls_dummy_mul_10s_10s_18_1_1_1553                                                                                                                                        |    120|
|606   |    mul_10s_10s_18_1_1_U394                                          |hls_dummy_mul_10s_10s_18_1_1_1554                                                                                                                                        |    132|
|607   |    mul_10s_10s_18_1_1_U395                                          |hls_dummy_mul_10s_10s_18_1_1_1555                                                                                                                                        |    100|
|608   |    mul_10s_10s_18_1_1_U396                                          |hls_dummy_mul_10s_10s_18_1_1_1556                                                                                                                                        |    140|
|609   |    mul_10s_10s_18_1_1_U397                                          |hls_dummy_mul_10s_10s_18_1_1_1557                                                                                                                                        |    121|
|610   |    mul_10s_10s_18_1_1_U398                                          |hls_dummy_mul_10s_10s_18_1_1_1558                                                                                                                                        |    122|
|611   |    mul_10s_10s_18_1_1_U399                                          |hls_dummy_mul_10s_10s_18_1_1_1559                                                                                                                                        |    120|
|612   |    mul_10s_10s_18_1_1_U401                                          |hls_dummy_mul_10s_10s_18_1_1_1560                                                                                                                                        |    143|
|613   |    mul_10s_10s_18_1_1_U402                                          |hls_dummy_mul_10s_10s_18_1_1_1561                                                                                                                                        |    131|
|614   |    mul_10s_10s_18_1_1_U403                                          |hls_dummy_mul_10s_10s_18_1_1_1562                                                                                                                                        |     79|
|615   |    mul_10s_10s_18_1_1_U404                                          |hls_dummy_mul_10s_10s_18_1_1_1563                                                                                                                                        |    131|
|616   |    mul_10s_10s_18_1_1_U405                                          |hls_dummy_mul_10s_10s_18_1_1_1564                                                                                                                                        |    143|
|617   |    mul_10s_10s_18_1_1_U406                                          |hls_dummy_mul_10s_10s_18_1_1_1565                                                                                                                                        |     79|
|618   |    mul_10s_10s_18_1_1_U407                                          |hls_dummy_mul_10s_10s_18_1_1_1566                                                                                                                                        |     79|
|619   |    mul_10s_10s_18_1_1_U408                                          |hls_dummy_mul_10s_10s_18_1_1_1567                                                                                                                                        |    131|
|620   |    mul_10s_10s_18_1_1_U409                                          |hls_dummy_mul_10s_10s_18_1_1_1568                                                                                                                                        |    143|
|621   |    mul_10s_10s_18_1_1_U41                                           |hls_dummy_mul_10s_10s_18_1_1_1569                                                                                                                                        |    143|
|622   |    mul_10s_10s_18_1_1_U410                                          |hls_dummy_mul_10s_10s_18_1_1_1570                                                                                                                                        |     79|
|623   |    mul_10s_10s_18_1_1_U411                                          |hls_dummy_mul_10s_10s_18_1_1_1571                                                                                                                                        |     94|
|624   |    mul_10s_10s_18_1_1_U412                                          |hls_dummy_mul_10s_10s_18_1_1_1572                                                                                                                                        |     75|
|625   |    mul_10s_10s_18_1_1_U413                                          |hls_dummy_mul_10s_10s_18_1_1_1573                                                                                                                                        |     76|
|626   |    mul_10s_10s_18_1_1_U414                                          |hls_dummy_mul_10s_10s_18_1_1_1574                                                                                                                                        |    131|
|627   |    mul_10s_10s_18_1_1_U416                                          |hls_dummy_mul_10s_10s_18_1_1_1575                                                                                                                                        |    142|
|628   |    mul_10s_10s_18_1_1_U417                                          |hls_dummy_mul_10s_10s_18_1_1_1576                                                                                                                                        |    130|
|629   |    mul_10s_10s_18_1_1_U418                                          |hls_dummy_mul_10s_10s_18_1_1_1577                                                                                                                                        |     80|
|630   |    mul_10s_10s_18_1_1_U419                                          |hls_dummy_mul_10s_10s_18_1_1_1578                                                                                                                                        |    113|
|631   |    mul_10s_10s_18_1_1_U42                                           |hls_dummy_mul_10s_10s_18_1_1_1579                                                                                                                                        |    131|
|632   |    mul_10s_10s_18_1_1_U420                                          |hls_dummy_mul_10s_10s_18_1_1_1580                                                                                                                                        |    125|
|633   |    mul_10s_10s_18_1_1_U421                                          |hls_dummy_mul_10s_10s_18_1_1_1581                                                                                                                                        |     77|
|634   |    mul_10s_10s_18_1_1_U422                                          |hls_dummy_mul_10s_10s_18_1_1_1582                                                                                                                                        |     80|
|635   |    mul_10s_10s_18_1_1_U423                                          |hls_dummy_mul_10s_10s_18_1_1_1583                                                                                                                                        |    130|
|636   |    mul_10s_10s_18_1_1_U424                                          |hls_dummy_mul_10s_10s_18_1_1_1584                                                                                                                                        |    142|
|637   |    mul_10s_10s_18_1_1_U425                                          |hls_dummy_mul_10s_10s_18_1_1_1585                                                                                                                                        |     72|
|638   |    mul_10s_10s_18_1_1_U426                                          |hls_dummy_mul_10s_10s_18_1_1_1586                                                                                                                                        |     98|
|639   |    mul_10s_10s_18_1_1_U427                                          |hls_dummy_mul_10s_10s_18_1_1_1587                                                                                                                                        |    116|
|640   |    mul_10s_10s_18_1_1_U428                                          |hls_dummy_mul_10s_10s_18_1_1_1588                                                                                                                                        |    117|
|641   |    mul_10s_10s_18_1_1_U429                                          |hls_dummy_mul_10s_10s_18_1_1_1589                                                                                                                                        |    130|
|642   |    mul_10s_10s_18_1_1_U43                                           |hls_dummy_mul_10s_10s_18_1_1_1590                                                                                                                                        |     79|
|643   |    mul_10s_10s_18_1_1_U431                                          |hls_dummy_mul_10s_10s_18_1_1_1591                                                                                                                                        |    146|
|644   |    mul_10s_10s_18_1_1_U432                                          |hls_dummy_mul_10s_10s_18_1_1_1592                                                                                                                                        |    134|
|645   |    mul_10s_10s_18_1_1_U433                                          |hls_dummy_mul_10s_10s_18_1_1_1593                                                                                                                                        |    121|
|646   |    mul_10s_10s_18_1_1_U434                                          |hls_dummy_mul_10s_10s_18_1_1_1594                                                                                                                                        |    120|
|647   |    mul_10s_10s_18_1_1_U435                                          |hls_dummy_mul_10s_10s_18_1_1_1595                                                                                                                                        |    132|
|648   |    mul_10s_10s_18_1_1_U436                                          |hls_dummy_mul_10s_10s_18_1_1_1596                                                                                                                                        |    112|
|649   |    mul_10s_10s_18_1_1_U437                                          |hls_dummy_mul_10s_10s_18_1_1_1597                                                                                                                                        |    100|
|650   |    mul_10s_10s_18_1_1_U438                                          |hls_dummy_mul_10s_10s_18_1_1_1598                                                                                                                                        |    134|
|651   |    mul_10s_10s_18_1_1_U439                                          |hls_dummy_mul_10s_10s_18_1_1_1599                                                                                                                                        |    146|
|652   |    mul_10s_10s_18_1_1_U44                                           |hls_dummy_mul_10s_10s_18_1_1_1600                                                                                                                                        |    131|
|653   |    mul_10s_10s_18_1_1_U440                                          |hls_dummy_mul_10s_10s_18_1_1_1601                                                                                                                                        |     98|
|654   |    mul_10s_10s_18_1_1_U441                                          |hls_dummy_mul_10s_10s_18_1_1_1602                                                                                                                                        |    140|
|655   |    mul_10s_10s_18_1_1_U442                                          |hls_dummy_mul_10s_10s_18_1_1_1603                                                                                                                                        |    119|
|656   |    mul_10s_10s_18_1_1_U443                                          |hls_dummy_mul_10s_10s_18_1_1_1604                                                                                                                                        |    120|
|657   |    mul_10s_10s_18_1_1_U444                                          |hls_dummy_mul_10s_10s_18_1_1_1605                                                                                                                                        |    134|
|658   |    mul_10s_10s_18_1_1_U446                                          |hls_dummy_mul_10s_10s_18_1_1_1606                                                                                                                                        |    150|
|659   |    mul_10s_10s_18_1_1_U447                                          |hls_dummy_mul_10s_10s_18_1_1_1607                                                                                                                                        |    138|
|660   |    mul_10s_10s_18_1_1_U448                                          |hls_dummy_mul_10s_10s_18_1_1_1608                                                                                                                                        |     80|
|661   |    mul_10s_10s_18_1_1_U449                                          |hls_dummy_mul_10s_10s_18_1_1_1609                                                                                                                                        |    131|
|662   |    mul_10s_10s_18_1_1_U45                                           |hls_dummy_mul_10s_10s_18_1_1_1610                                                                                                                                        |    150|
|663   |    mul_10s_10s_18_1_1_U450                                          |hls_dummy_mul_10s_10s_18_1_1_1611                                                                                                                                        |    143|
|664   |    mul_10s_10s_18_1_1_U451                                          |hls_dummy_mul_10s_10s_18_1_1_1612                                                                                                                                        |     95|
|665   |    mul_10s_10s_18_1_1_U452                                          |hls_dummy_mul_10s_10s_18_1_1_1613                                                                                                                                        |     78|
|666   |    mul_10s_10s_18_1_1_U453                                          |hls_dummy_mul_10s_10s_18_1_1_1614                                                                                                                                        |    138|
|667   |    mul_10s_10s_18_1_1_U454                                          |hls_dummy_mul_10s_10s_18_1_1_1615                                                                                                                                        |    150|
|668   |    mul_10s_10s_18_1_1_U455                                          |hls_dummy_mul_10s_10s_18_1_1_1616                                                                                                                                        |     72|
|669   |    mul_10s_10s_18_1_1_U456                                          |hls_dummy_mul_10s_10s_18_1_1_1617                                                                                                                                        |     94|
|670   |    mul_10s_10s_18_1_1_U457                                          |hls_dummy_mul_10s_10s_18_1_1_1618                                                                                                                                        |    126|
|671   |    mul_10s_10s_18_1_1_U458                                          |hls_dummy_mul_10s_10s_18_1_1_1619                                                                                                                                        |    127|
|672   |    mul_10s_10s_18_1_1_U459                                          |hls_dummy_mul_10s_10s_18_1_1_1620                                                                                                                                        |    138|
|673   |    mul_10s_10s_18_1_1_U46                                           |hls_dummy_mul_10s_10s_18_1_1_1621                                                                                                                                        |     79|
|674   |    mul_10s_10s_18_1_1_U461                                          |hls_dummy_mul_10s_10s_18_1_1_1622                                                                                                                                        |    142|
|675   |    mul_10s_10s_18_1_1_U462                                          |hls_dummy_mul_10s_10s_18_1_1_1623                                                                                                                                        |    130|
|676   |    mul_10s_10s_18_1_1_U463                                          |hls_dummy_mul_10s_10s_18_1_1_1624                                                                                                                                        |     79|
|677   |    mul_10s_10s_18_1_1_U464                                          |hls_dummy_mul_10s_10s_18_1_1_1625                                                                                                                                        |    113|
|678   |    mul_10s_10s_18_1_1_U465                                          |hls_dummy_mul_10s_10s_18_1_1_1626                                                                                                                                        |    142|
|679   |    mul_10s_10s_18_1_1_U466                                          |hls_dummy_mul_10s_10s_18_1_1_1627                                                                                                                                        |     77|
|680   |    mul_10s_10s_18_1_1_U467                                          |hls_dummy_mul_10s_10s_18_1_1_1628                                                                                                                                        |     72|
|681   |    mul_10s_10s_18_1_1_U468                                          |hls_dummy_mul_10s_10s_18_1_1_1629                                                                                                                                        |    113|
|682   |    mul_10s_10s_18_1_1_U469                                          |hls_dummy_mul_10s_10s_18_1_1_1630                                                                                                                                        |    142|
|683   |    mul_10s_10s_18_1_1_U47                                           |hls_dummy_mul_10s_10s_18_1_1_1631                                                                                                                                        |     79|
|684   |    mul_10s_10s_18_1_1_U470                                          |hls_dummy_mul_10s_10s_18_1_1_1632                                                                                                                                        |     72|
|685   |    mul_10s_10s_18_1_1_U471                                          |hls_dummy_mul_10s_10s_18_1_1_1633                                                                                                                                        |     98|
|686   |    mul_10s_10s_18_1_1_U472                                          |hls_dummy_mul_10s_10s_18_1_1_1634                                                                                                                                        |     79|
|687   |    mul_10s_10s_18_1_1_U473                                          |hls_dummy_mul_10s_10s_18_1_1_1635                                                                                                                                        |    117|
|688   |    mul_10s_10s_18_1_1_U474                                          |hls_dummy_mul_10s_10s_18_1_1_1636                                                                                                                                        |    130|
|689   |    mul_10s_10s_18_1_1_U476                                          |hls_dummy_mul_10s_10s_18_1_1_1637                                                                                                                                        |    146|
|690   |    mul_10s_10s_18_1_1_U477                                          |hls_dummy_mul_10s_10s_18_1_1_1638                                                                                                                                        |    134|
|691   |    mul_10s_10s_18_1_1_U478                                          |hls_dummy_mul_10s_10s_18_1_1_1639                                                                                                                                        |    121|
|692   |    mul_10s_10s_18_1_1_U479                                          |hls_dummy_mul_10s_10s_18_1_1_1640                                                                                                                                        |    120|
|693   |    mul_10s_10s_18_1_1_U48                                           |hls_dummy_mul_10s_10s_18_1_1_1641                                                                                                                                        |    131|
|694   |    mul_10s_10s_18_1_1_U480                                          |hls_dummy_mul_10s_10s_18_1_1_1642                                                                                                                                        |    146|
|695   |    mul_10s_10s_18_1_1_U481                                          |hls_dummy_mul_10s_10s_18_1_1_1643                                                                                                                                        |    112|
|696   |    mul_10s_10s_18_1_1_U482                                          |hls_dummy_mul_10s_10s_18_1_1_1644                                                                                                                                        |     98|
|697   |    mul_10s_10s_18_1_1_U483                                          |hls_dummy_mul_10s_10s_18_1_1_1645                                                                                                                                        |    120|
|698   |    mul_10s_10s_18_1_1_U484                                          |hls_dummy_mul_10s_10s_18_1_1_1646                                                                                                                                        |    146|
|699   |    mul_10s_10s_18_1_1_U485                                          |hls_dummy_mul_10s_10s_18_1_1_1647                                                                                                                                        |     98|
|700   |    mul_10s_10s_18_1_1_U486                                          |hls_dummy_mul_10s_10s_18_1_1_1648                                                                                                                                        |    140|
|701   |    mul_10s_10s_18_1_1_U487                                          |hls_dummy_mul_10s_10s_18_1_1_1649                                                                                                                                        |    121|
|702   |    mul_10s_10s_18_1_1_U488                                          |hls_dummy_mul_10s_10s_18_1_1_1650                                                                                                                                        |    120|
|703   |    mul_10s_10s_18_1_1_U489                                          |hls_dummy_mul_10s_10s_18_1_1_1651                                                                                                                                        |    134|
|704   |    mul_10s_10s_18_1_1_U49                                           |hls_dummy_mul_10s_10s_18_1_1_1652                                                                                                                                        |    143|
|705   |    mul_10s_10s_18_1_1_U491                                          |hls_dummy_mul_10s_10s_18_1_1_1653                                                                                                                                        |    150|
|706   |    mul_10s_10s_18_1_1_U492                                          |hls_dummy_mul_10s_10s_18_1_1_1654                                                                                                                                        |    138|
|707   |    mul_10s_10s_18_1_1_U493                                          |hls_dummy_mul_10s_10s_18_1_1_1655                                                                                                                                        |     80|
|708   |    mul_10s_10s_18_1_1_U494                                          |hls_dummy_mul_10s_10s_18_1_1_1656                                                                                                                                        |    131|
|709   |    mul_10s_10s_18_1_1_U495                                          |hls_dummy_mul_10s_10s_18_1_1_1657                                                                                                                                        |    150|
|710   |    mul_10s_10s_18_1_1_U496                                          |hls_dummy_mul_10s_10s_18_1_1_1658                                                                                                                                        |     95|
|711   |    mul_10s_10s_18_1_1_U497                                          |hls_dummy_mul_10s_10s_18_1_1_1659                                                                                                                                        |     72|
|712   |    mul_10s_10s_18_1_1_U498                                          |hls_dummy_mul_10s_10s_18_1_1_1660                                                                                                                                        |    131|
|713   |    mul_10s_10s_18_1_1_U499                                          |hls_dummy_mul_10s_10s_18_1_1_1661                                                                                                                                        |    150|
|714   |    mul_10s_10s_18_1_1_U50                                           |hls_dummy_mul_10s_10s_18_1_1_1662                                                                                                                                        |     79|
|715   |    mul_10s_10s_18_1_1_U500                                          |hls_dummy_mul_10s_10s_18_1_1_1663                                                                                                                                        |     72|
|716   |    mul_10s_10s_18_1_1_U501                                          |hls_dummy_mul_10s_10s_18_1_1_1664                                                                                                                                        |     94|
|717   |    mul_10s_10s_18_1_1_U502                                          |hls_dummy_mul_10s_10s_18_1_1_1665                                                                                                                                        |     75|
|718   |    mul_10s_10s_18_1_1_U503                                          |hls_dummy_mul_10s_10s_18_1_1_1666                                                                                                                                        |    127|
|719   |    mul_10s_10s_18_1_1_U504                                          |hls_dummy_mul_10s_10s_18_1_1_1667                                                                                                                                        |    138|
|720   |    mul_10s_10s_18_1_1_U506                                          |hls_dummy_mul_10s_10s_18_1_1_1668                                                                                                                                        |    125|
|721   |    mul_10s_10s_18_1_1_U507                                          |hls_dummy_mul_10s_10s_18_1_1_1669                                                                                                                                        |    113|
|722   |    mul_10s_10s_18_1_1_U508                                          |hls_dummy_mul_10s_10s_18_1_1_1670                                                                                                                                        |     80|
|723   |    mul_10s_10s_18_1_1_U509                                          |hls_dummy_mul_10s_10s_18_1_1_1671                                                                                                                                        |    113|
|724   |    mul_10s_10s_18_1_1_U51                                           |hls_dummy_mul_10s_10s_18_1_1_1672                                                                                                                                        |     93|
|725   |    mul_10s_10s_18_1_1_U510                                          |hls_dummy_mul_10s_10s_18_1_1_1673                                                                                                                                        |    125|
|726   |    mul_10s_10s_18_1_1_U511                                          |hls_dummy_mul_10s_10s_18_1_1_1674                                                                                                                                        |     77|
|727   |    mul_10s_10s_18_1_1_U512                                          |hls_dummy_mul_10s_10s_18_1_1_1675                                                                                                                                        |     80|
|728   |    mul_10s_10s_18_1_1_U513                                          |hls_dummy_mul_10s_10s_18_1_1_1676                                                                                                                                        |    113|
|729   |    mul_10s_10s_18_1_1_U514                                          |hls_dummy_mul_10s_10s_18_1_1_1677                                                                                                                                        |    142|
|730   |    mul_10s_10s_18_1_1_U515                                          |hls_dummy_mul_10s_10s_18_1_1_1678                                                                                                                                        |     80|
|731   |    mul_10s_10s_18_1_1_U516                                          |hls_dummy_mul_10s_10s_18_1_1_1679                                                                                                                                        |     98|
|732   |    mul_10s_10s_18_1_1_U517                                          |hls_dummy_mul_10s_10s_18_1_1_1680                                                                                                                                        |     79|
|733   |    mul_10s_10s_18_1_1_U518                                          |hls_dummy_mul_10s_10s_18_1_1_1681                                                                                                                                        |    117|
|734   |    mul_10s_10s_18_1_1_U519                                          |hls_dummy_mul_10s_10s_18_1_1_1682                                                                                                                                        |    130|
|735   |    mul_10s_10s_18_1_1_U52                                           |hls_dummy_mul_10s_10s_18_1_1_1683                                                                                                                                        |     74|
|736   |    mul_10s_10s_18_1_1_U521                                          |hls_dummy_mul_10s_10s_18_1_1_1684                                                                                                                                        |    132|
|737   |    mul_10s_10s_18_1_1_U522                                          |hls_dummy_mul_10s_10s_18_1_1_1685                                                                                                                                        |    120|
|738   |    mul_10s_10s_18_1_1_U523                                          |hls_dummy_mul_10s_10s_18_1_1_1686                                                                                                                                        |    100|
|739   |    mul_10s_10s_18_1_1_U524                                          |hls_dummy_mul_10s_10s_18_1_1_1687                                                                                                                                        |    120|
|740   |    mul_10s_10s_18_1_1_U525                                          |hls_dummy_mul_10s_10s_18_1_1_1688                                                                                                                                        |    132|
|741   |    mul_10s_10s_18_1_1_U526                                          |hls_dummy_mul_10s_10s_18_1_1_1689                                                                                                                                        |    112|
|742   |    mul_10s_10s_18_1_1_U527                                          |hls_dummy_mul_10s_10s_18_1_1_1690                                                                                                                                        |    100|
|743   |    mul_10s_10s_18_1_1_U528                                          |hls_dummy_mul_10s_10s_18_1_1_1691                                                                                                                                        |    120|
|744   |    mul_10s_10s_18_1_1_U529                                          |hls_dummy_mul_10s_10s_18_1_1_1692                                                                                                                                        |    146|
|745   |    mul_10s_10s_18_1_1_U53                                           |hls_dummy_mul_10s_10s_18_1_1_1693                                                                                                                                        |     75|
|746   |    mul_10s_10s_18_1_1_U530                                          |hls_dummy_mul_10s_10s_18_1_1_1694                                                                                                                                        |    100|
|747   |    mul_10s_10s_18_1_1_U531                                          |hls_dummy_mul_10s_10s_18_1_1_1695                                                                                                                                        |    140|
|748   |    mul_10s_10s_18_1_1_U532                                          |hls_dummy_mul_10s_10s_18_1_1_1696                                                                                                                                        |    121|
|749   |    mul_10s_10s_18_1_1_U533                                          |hls_dummy_mul_10s_10s_18_1_1_1697                                                                                                                                        |    120|
|750   |    mul_10s_10s_18_1_1_U534                                          |hls_dummy_mul_10s_10s_18_1_1_1698                                                                                                                                        |    134|
|751   |    mul_10s_10s_18_1_1_U536                                          |hls_dummy_mul_10s_10s_18_1_1_1699                                                                                                                                        |    143|
|752   |    mul_10s_10s_18_1_1_U537                                          |hls_dummy_mul_10s_10s_18_1_1_1700                                                                                                                                        |    131|
|753   |    mul_10s_10s_18_1_1_U538                                          |hls_dummy_mul_10s_10s_18_1_1_1701                                                                                                                                        |     78|
|754   |    mul_10s_10s_18_1_1_U539                                          |hls_dummy_mul_10s_10s_18_1_1_1702                                                                                                                                        |    131|
|755   |    mul_10s_10s_18_1_1_U54                                           |hls_dummy_mul_10s_10s_18_1_1_1703                                                                                                                                        |    131|
|756   |    mul_10s_10s_18_1_1_U540                                          |hls_dummy_mul_10s_10s_18_1_1_1704                                                                                                                                        |    143|
|757   |    mul_10s_10s_18_1_1_U541                                          |hls_dummy_mul_10s_10s_18_1_1_1705                                                                                                                                        |     95|
|758   |    mul_10s_10s_18_1_1_U542                                          |hls_dummy_mul_10s_10s_18_1_1_1706                                                                                                                                        |     78|
|759   |    mul_10s_10s_18_1_1_U543                                          |hls_dummy_mul_10s_10s_18_1_1_1707                                                                                                                                        |    131|
|760   |    mul_10s_10s_18_1_1_U544                                          |hls_dummy_mul_10s_10s_18_1_1_1708                                                                                                                                        |    150|
|761   |    mul_10s_10s_18_1_1_U545                                          |hls_dummy_mul_10s_10s_18_1_1_1709                                                                                                                                        |     78|
|762   |    mul_10s_10s_18_1_1_U546                                          |hls_dummy_mul_10s_10s_18_1_1_1710                                                                                                                                        |     94|
|763   |    mul_10s_10s_18_1_1_U547                                          |hls_dummy_mul_10s_10s_18_1_1_1711                                                                                                                                        |     75|
|764   |    mul_10s_10s_18_1_1_U548                                          |hls_dummy_mul_10s_10s_18_1_1_1712                                                                                                                                        |    127|
|765   |    mul_10s_10s_18_1_1_U549                                          |hls_dummy_mul_10s_10s_18_1_1_1713                                                                                                                                        |    138|
|766   |    mul_10s_10s_18_1_1_U551                                          |hls_dummy_mul_10s_10s_18_1_1_1714                                                                                                                                        |    142|
|767   |    mul_10s_10s_18_1_1_U552                                          |hls_dummy_mul_10s_10s_18_1_1_1715                                                                                                                                        |    113|
|768   |    mul_10s_10s_18_1_1_U553                                          |hls_dummy_mul_10s_10s_18_1_1_1716                                                                                                                                        |     80|
|769   |    mul_10s_10s_18_1_1_U554                                          |hls_dummy_mul_10s_10s_18_1_1_1717                                                                                                                                        |    113|
|770   |    mul_10s_10s_18_1_1_U555                                          |hls_dummy_mul_10s_10s_18_1_1_1718                                                                                                                                        |    125|
|771   |    mul_10s_10s_18_1_1_U556                                          |hls_dummy_mul_10s_10s_18_1_1_1719                                                                                                                                        |     80|
|772   |    mul_10s_10s_18_1_1_U557                                          |hls_dummy_mul_10s_10s_18_1_1_1720                                                                                                                                        |     80|
|773   |    mul_10s_10s_18_1_1_U558                                          |hls_dummy_mul_10s_10s_18_1_1_1721                                                                                                                                        |    113|
|774   |    mul_10s_10s_18_1_1_U559                                          |hls_dummy_mul_10s_10s_18_1_1_1722                                                                                                                                        |     92|
|775   |    mul_10s_10s_18_1_1_U56                                           |hls_dummy_mul_10s_10s_18_1_1_1723                                                                                                                                        |    125|
|776   |    mul_10s_10s_18_1_1_U560                                          |hls_dummy_mul_10s_10s_18_1_1_1724                                                                                                                                        |     80|
|777   |    mul_10s_10s_18_1_1_U561                                          |hls_dummy_mul_10s_10s_18_1_1_1725                                                                                                                                        |     98|
|778   |    mul_10s_10s_18_1_1_U562                                          |hls_dummy_mul_10s_10s_18_1_1_1726                                                                                                                                        |     79|
|779   |    mul_10s_10s_18_1_1_U563                                          |hls_dummy_mul_10s_10s_18_1_1_1727                                                                                                                                        |    117|
|780   |    mul_10s_10s_18_1_1_U564                                          |hls_dummy_mul_10s_10s_18_1_1_1728                                                                                                                                        |    130|
|781   |    mul_10s_10s_18_1_1_U566                                          |hls_dummy_mul_10s_10s_18_1_1_1729                                                                                                                                        |    146|
|782   |    mul_10s_10s_18_1_1_U567                                          |hls_dummy_mul_10s_10s_18_1_1_1730                                                                                                                                        |    120|
|783   |    mul_10s_10s_18_1_1_U568                                          |hls_dummy_mul_10s_10s_18_1_1_1731                                                                                                                                        |    100|
|784   |    mul_10s_10s_18_1_1_U569                                          |hls_dummy_mul_10s_10s_18_1_1_1732                                                                                                                                        |    120|
|785   |    mul_10s_10s_18_1_1_U57                                           |hls_dummy_mul_10s_10s_18_1_1_1733                                                                                                                                        |    130|
|786   |    mul_10s_10s_18_1_1_U570                                          |hls_dummy_mul_10s_10s_18_1_1_1734                                                                                                                                        |    132|
|787   |    mul_10s_10s_18_1_1_U571                                          |hls_dummy_mul_10s_10s_18_1_1_1735                                                                                                                                        |    121|
|788   |    mul_10s_10s_18_1_1_U572                                          |hls_dummy_mul_10s_10s_18_1_1_1736                                                                                                                                        |    100|
|789   |    mul_10s_10s_18_1_1_U573                                          |hls_dummy_mul_10s_10s_18_1_1_1737                                                                                                                                        |    120|
|790   |    mul_10s_10s_18_1_1_U574                                          |hls_dummy_mul_10s_10s_18_1_1_1738                                                                                                                                        |    147|
|791   |    mul_10s_10s_18_1_1_U575                                          |hls_dummy_mul_10s_10s_18_1_1_1739                                                                                                                                        |    100|
|792   |    mul_10s_10s_18_1_1_U576                                          |hls_dummy_mul_10s_10s_18_1_1_1740                                                                                                                                        |    140|
|793   |    mul_10s_10s_18_1_1_U577                                          |hls_dummy_mul_10s_10s_18_1_1_1741                                                                                                                                        |    121|
|794   |    mul_10s_10s_18_1_1_U578                                          |hls_dummy_mul_10s_10s_18_1_1_1742                                                                                                                                        |    120|
|795   |    mul_10s_10s_18_1_1_U579                                          |hls_dummy_mul_10s_10s_18_1_1_1743                                                                                                                                        |    134|
|796   |    mul_10s_10s_18_1_1_U58                                           |hls_dummy_mul_10s_10s_18_1_1_1744                                                                                                                                        |     80|
|797   |    mul_10s_10s_18_1_1_U581                                          |hls_dummy_mul_10s_10s_18_1_1_1745                                                                                                                                        |    150|
|798   |    mul_10s_10s_18_1_1_U582                                          |hls_dummy_mul_10s_10s_18_1_1_1746                                                                                                                                        |    131|
|799   |    mul_10s_10s_18_1_1_U583                                          |hls_dummy_mul_10s_10s_18_1_1_1747                                                                                                                                        |     79|
|800   |    mul_10s_10s_18_1_1_U584                                          |hls_dummy_mul_10s_10s_18_1_1_1748                                                                                                                                        |    131|
|801   |    mul_10s_10s_18_1_1_U585                                          |hls_dummy_mul_10s_10s_18_1_1_1749                                                                                                                                        |    143|
|802   |    mul_10s_10s_18_1_1_U586                                          |hls_dummy_mul_10s_10s_18_1_1_1750                                                                                                                                        |     80|
|803   |    mul_10s_10s_18_1_1_U587                                          |hls_dummy_mul_10s_10s_18_1_1_1751                                                                                                                                        |     79|
|804   |    mul_10s_10s_18_1_1_U588                                          |hls_dummy_mul_10s_10s_18_1_1_1752                                                                                                                                        |    131|
|805   |    mul_10s_10s_18_1_1_U589                                          |hls_dummy_mul_10s_10s_18_1_1_1753                                                                                                                                        |    143|
|806   |    mul_10s_10s_18_1_1_U59                                           |hls_dummy_mul_10s_10s_18_1_1_1754                                                                                                                                        |    113|
|807   |    mul_10s_10s_18_1_1_U590                                          |hls_dummy_mul_10s_10s_18_1_1_1755                                                                                                                                        |     79|
|808   |    mul_10s_10s_18_1_1_U591                                          |hls_dummy_mul_10s_10s_18_1_1_1756                                                                                                                                        |     94|
|809   |    mul_10s_10s_18_1_1_U592                                          |hls_dummy_mul_10s_10s_18_1_1_1757                                                                                                                                        |     75|
|810   |    mul_10s_10s_18_1_1_U593                                          |hls_dummy_mul_10s_10s_18_1_1_1758                                                                                                                                        |    127|
|811   |    mul_10s_10s_18_1_1_U594                                          |hls_dummy_mul_10s_10s_18_1_1_1759                                                                                                                                        |    138|
|812   |    mul_10s_10s_18_1_1_U596                                          |hls_dummy_mul_10s_10s_18_1_1_1760                                                                                                                                        |    125|
|813   |    mul_10s_10s_18_1_1_U597                                          |hls_dummy_mul_10s_10s_18_1_1_1761                                                                                                                                        |    113|
|814   |    mul_10s_10s_18_1_1_U598                                          |hls_dummy_mul_10s_10s_18_1_1_1762                                                                                                                                        |     80|
|815   |    mul_10s_10s_18_1_1_U599                                          |hls_dummy_mul_10s_10s_18_1_1_1763                                                                                                                                        |    113|
|816   |    mul_10s_10s_18_1_1_U60                                           |hls_dummy_mul_10s_10s_18_1_1_1764                                                                                                                                        |    142|
|817   |    mul_10s_10s_18_1_1_U600                                          |hls_dummy_mul_10s_10s_18_1_1_1765                                                                                                                                        |    125|
|818   |    mul_10s_10s_18_1_1_U601                                          |hls_dummy_mul_10s_10s_18_1_1_1766                                                                                                                                        |     80|
|819   |    mul_10s_10s_18_1_1_U602                                          |hls_dummy_mul_10s_10s_18_1_1_1767                                                                                                                                        |     80|
|820   |    mul_10s_10s_18_1_1_U603                                          |hls_dummy_mul_10s_10s_18_1_1_1768                                                                                                                                        |    113|
|821   |    mul_10s_10s_18_1_1_U604                                          |hls_dummy_mul_10s_10s_18_1_1_1769                                                                                                                                        |    125|
|822   |    mul_10s_10s_18_1_1_U605                                          |hls_dummy_mul_10s_10s_18_1_1_1770                                                                                                                                        |     80|
|823   |    mul_10s_10s_18_1_1_U606                                          |hls_dummy_mul_10s_10s_18_1_1_1771                                                                                                                                        |     98|
|824   |    mul_10s_10s_18_1_1_U607                                          |hls_dummy_mul_10s_10s_18_1_1_1772                                                                                                                                        |     79|
|825   |    mul_10s_10s_18_1_1_U608                                          |hls_dummy_mul_10s_10s_18_1_1_1773                                                                                                                                        |     80|
|826   |    mul_10s_10s_18_1_1_U609                                          |hls_dummy_mul_10s_10s_18_1_1_1774                                                                                                                                        |    113|
|827   |    mul_10s_10s_18_1_1_U61                                           |hls_dummy_mul_10s_10s_18_1_1_1775                                                                                                                                        |     80|
|828   |    mul_10s_10s_18_1_1_U611                                          |hls_dummy_mul_10s_10s_18_1_1_1776                                                                                                                                        |    132|
|829   |    mul_10s_10s_18_1_1_U612                                          |hls_dummy_mul_10s_10s_18_1_1_1777                                                                                                                                        |    120|
|830   |    mul_10s_10s_18_1_1_U613                                          |hls_dummy_mul_10s_10s_18_1_1_1778                                                                                                                                        |    100|
|831   |    mul_10s_10s_18_1_1_U614                                          |hls_dummy_mul_10s_10s_18_1_1_1779                                                                                                                                        |    120|
|832   |    mul_10s_10s_18_1_1_U615                                          |hls_dummy_mul_10s_10s_18_1_1_1780                                                                                                                                        |    132|
|833   |    mul_10s_10s_18_1_1_U616                                          |hls_dummy_mul_10s_10s_18_1_1_1781                                                                                                                                        |    100|
|834   |    mul_10s_10s_18_1_1_U617                                          |hls_dummy_mul_10s_10s_18_1_1_1782                                                                                                                                        |    100|
|835   |    mul_10s_10s_18_1_1_U618                                          |hls_dummy_mul_10s_10s_18_1_1_1783                                                                                                                                        |    120|
|836   |    mul_10s_10s_18_1_1_U619                                          |hls_dummy_mul_10s_10s_18_1_1_1784                                                                                                                                        |    132|
|837   |    mul_10s_10s_18_1_1_U62                                           |hls_dummy_mul_10s_10s_18_1_1_1785                                                                                                                                        |     80|
|838   |    mul_10s_10s_18_1_1_U620                                          |hls_dummy_mul_10s_10s_18_1_1_1786                                                                                                                                        |    100|
|839   |    mul_10s_10s_18_1_1_U621                                          |hls_dummy_mul_10s_10s_18_1_1_1787                                                                                                                                        |    140|
|840   |    mul_10s_10s_18_1_1_U622                                          |hls_dummy_mul_10s_10s_18_1_1_1788                                                                                                                                        |    121|
|841   |    mul_10s_10s_18_1_1_U623                                          |hls_dummy_mul_10s_10s_18_1_1_1789                                                                                                                                        |    122|
|842   |    mul_10s_10s_18_1_1_U624                                          |hls_dummy_mul_10s_10s_18_1_1_1790                                                                                                                                        |    120|
|843   |    mul_10s_10s_18_1_1_U626                                          |hls_dummy_mul_10s_10s_18_1_1_1791                                                                                                                                        |    143|
|844   |    mul_10s_10s_18_1_1_U627                                          |hls_dummy_mul_10s_10s_18_1_1_1792                                                                                                                                        |    131|
|845   |    mul_10s_10s_18_1_1_U628                                          |hls_dummy_mul_10s_10s_18_1_1_1793                                                                                                                                        |     79|
|846   |    mul_10s_10s_18_1_1_U629                                          |hls_dummy_mul_10s_10s_18_1_1_1794                                                                                                                                        |    131|
|847   |    mul_10s_10s_18_1_1_U63                                           |hls_dummy_mul_10s_10s_18_1_1_1795                                                                                                                                        |    130|
|848   |    mul_10s_10s_18_1_1_U630                                          |hls_dummy_mul_10s_10s_18_1_1_1796                                                                                                                                        |    143|
|849   |    mul_10s_10s_18_1_1_U631                                          |hls_dummy_mul_10s_10s_18_1_1_1797                                                                                                                                        |     79|
|850   |    mul_10s_10s_18_1_1_U632                                          |hls_dummy_mul_10s_10s_18_1_1_1798                                                                                                                                        |     79|
|851   |    mul_10s_10s_18_1_1_U633                                          |hls_dummy_mul_10s_10s_18_1_1_1799                                                                                                                                        |    131|
|852   |    mul_10s_10s_18_1_1_U634                                          |hls_dummy_mul_10s_10s_18_1_1_1800                                                                                                                                        |    143|
|853   |    mul_10s_10s_18_1_1_U635                                          |hls_dummy_mul_10s_10s_18_1_1_1801                                                                                                                                        |     79|
|854   |    mul_10s_10s_18_1_1_U636                                          |hls_dummy_mul_10s_10s_18_1_1_1802                                                                                                                                        |     94|
|855   |    mul_10s_10s_18_1_1_U637                                          |hls_dummy_mul_10s_10s_18_1_1_1803                                                                                                                                        |     75|
|856   |    mul_10s_10s_18_1_1_U638                                          |hls_dummy_mul_10s_10s_18_1_1_1804                                                                                                                                        |     76|
|857   |    mul_10s_10s_18_1_1_U639                                          |hls_dummy_mul_10s_10s_18_1_1_1805                                                                                                                                        |    131|
|858   |    mul_10s_10s_18_1_1_U64                                           |hls_dummy_mul_10s_10s_18_1_1_1806                                                                                                                                        |    125|
|859   |    mul_10s_10s_18_1_1_U641                                          |hls_dummy_mul_10s_10s_18_1_1_1807                                                                                                                                        |    142|
|860   |    mul_10s_10s_18_1_1_U642                                          |hls_dummy_mul_10s_10s_18_1_1_1808                                                                                                                                        |    130|
|861   |    mul_10s_10s_18_1_1_U643                                          |hls_dummy_mul_10s_10s_18_1_1_1809                                                                                                                                        |     80|
|862   |    mul_10s_10s_18_1_1_U644                                          |hls_dummy_mul_10s_10s_18_1_1_1810                                                                                                                                        |    113|
|863   |    mul_10s_10s_18_1_1_U645                                          |hls_dummy_mul_10s_10s_18_1_1_1811                                                                                                                                        |    125|
|864   |    mul_10s_10s_18_1_1_U646                                          |hls_dummy_mul_10s_10s_18_1_1_1812                                                                                                                                        |     80|
|865   |    mul_10s_10s_18_1_1_U647                                          |hls_dummy_mul_10s_10s_18_1_1_1813                                                                                                                                        |     80|
|866   |    mul_10s_10s_18_1_1_U648                                          |hls_dummy_mul_10s_10s_18_1_1_1814                                                                                                                                        |     77|
|867   |    mul_10s_10s_18_1_1_U649                                          |hls_dummy_mul_10s_10s_18_1_1_1815                                                                                                                                        |    142|
|868   |    mul_10s_10s_18_1_1_U65                                           |hls_dummy_mul_10s_10s_18_1_1_1816                                                                                                                                        |     80|
|869   |    mul_10s_10s_18_1_1_U650                                          |hls_dummy_mul_10s_10s_18_1_1_1817                                                                                                                                        |     80|
|870   |    mul_10s_10s_18_1_1_U651                                          |hls_dummy_mul_10s_10s_18_1_1_1818                                                                                                                                        |     98|
|871   |    mul_10s_10s_18_1_1_U652                                          |hls_dummy_mul_10s_10s_18_1_1_1819                                                                                                                                        |     79|
|872   |    mul_10s_10s_18_1_1_U653                                          |hls_dummy_mul_10s_10s_18_1_1_1820                                                                                                                                        |     80|
|873   |    mul_10s_10s_18_1_1_U654                                          |hls_dummy_mul_10s_10s_18_1_1_1821                                                                                                                                        |    130|
|874   |    mul_10s_10s_18_1_1_U656                                          |hls_dummy_mul_10s_10s_18_1_1_1822                                                                                                                                        |    146|
|875   |    mul_10s_10s_18_1_1_U657                                          |hls_dummy_mul_10s_10s_18_1_1_1823                                                                                                                                        |    134|
|876   |    mul_10s_10s_18_1_1_U658                                          |hls_dummy_mul_10s_10s_18_1_1_1824                                                                                                                                        |    100|
|877   |    mul_10s_10s_18_1_1_U659                                          |hls_dummy_mul_10s_10s_18_1_1_1825                                                                                                                                        |    120|
|878   |    mul_10s_10s_18_1_1_U66                                           |hls_dummy_mul_10s_10s_18_1_1_1826                                                                                                                                        |    135|
|879   |    mul_10s_10s_18_1_1_U660                                          |hls_dummy_mul_10s_10s_18_1_1_1827                                                                                                                                        |    132|
|880   |    mul_10s_10s_18_1_1_U661                                          |hls_dummy_mul_10s_10s_18_1_1_1828                                                                                                                                        |    100|
|881   |    mul_10s_10s_18_1_1_U662                                          |hls_dummy_mul_10s_10s_18_1_1_1829                                                                                                                                        |    100|
|882   |    mul_10s_10s_18_1_1_U663                                          |hls_dummy_mul_10s_10s_18_1_1_1830                                                                                                                                        |    114|
|883   |    mul_10s_10s_18_1_1_U664                                          |hls_dummy_mul_10s_10s_18_1_1_1831                                                                                                                                        |    146|
|884   |    mul_10s_10s_18_1_1_U665                                          |hls_dummy_mul_10s_10s_18_1_1_1832                                                                                                                                        |    100|
|885   |    mul_10s_10s_18_1_1_U666                                          |hls_dummy_mul_10s_10s_18_1_1_1833                                                                                                                                        |    140|
|886   |    mul_10s_10s_18_1_1_U667                                          |hls_dummy_mul_10s_10s_18_1_1_1834                                                                                                                                        |    121|
|887   |    mul_10s_10s_18_1_1_U668                                          |hls_dummy_mul_10s_10s_18_1_1_1835                                                                                                                                        |    122|
|888   |    mul_10s_10s_18_1_1_U669                                          |hls_dummy_mul_10s_10s_18_1_1_1836                                                                                                                                        |    134|
|889   |    mul_10s_10s_18_1_1_U67                                           |hls_dummy_mul_10s_10s_18_1_1_1837                                                                                                                                        |     79|
|890   |    mul_10s_10s_18_1_1_U671                                          |hls_dummy_mul_10s_10s_18_1_1_1838                                                                                                                                        |    150|
|891   |    mul_10s_10s_18_1_1_U672                                          |hls_dummy_mul_10s_10s_18_1_1_1839                                                                                                                                        |    138|
|892   |    mul_10s_10s_18_1_1_U673                                          |hls_dummy_mul_10s_10s_18_1_1_1840                                                                                                                                        |     79|
|893   |    mul_10s_10s_18_1_1_U674                                          |hls_dummy_mul_10s_10s_18_1_1_1841                                                                                                                                        |    131|
|894   |    mul_10s_10s_18_1_1_U675                                          |hls_dummy_mul_10s_10s_18_1_1_1842                                                                                                                                        |    143|
|895   |    mul_10s_10s_18_1_1_U676                                          |hls_dummy_mul_10s_10s_18_1_1_1843                                                                                                                                        |     79|
|896   |    mul_10s_10s_18_1_1_U677                                          |hls_dummy_mul_10s_10s_18_1_1_1844                                                                                                                                        |     79|
|897   |    mul_10s_10s_18_1_1_U678                                          |hls_dummy_mul_10s_10s_18_1_1_1845                                                                                                                                        |     84|
|898   |    mul_10s_10s_18_1_1_U679                                          |hls_dummy_mul_10s_10s_18_1_1_1846                                                                                                                                        |    150|
|899   |    mul_10s_10s_18_1_1_U68                                           |hls_dummy_mul_10s_10s_18_1_1_1847                                                                                                                                        |    117|
|900   |    mul_10s_10s_18_1_1_U680                                          |hls_dummy_mul_10s_10s_18_1_1_1848                                                                                                                                        |     79|
|901   |    mul_10s_10s_18_1_1_U681                                          |hls_dummy_mul_10s_10s_18_1_1_1849                                                                                                                                        |     94|
|902   |    mul_10s_10s_18_1_1_U682                                          |hls_dummy_mul_10s_10s_18_1_1_1850                                                                                                                                        |     75|
|903   |    mul_10s_10s_18_1_1_U683                                          |hls_dummy_mul_10s_10s_18_1_1_1851                                                                                                                                        |     76|
|904   |    mul_10s_10s_18_1_1_U684                                          |hls_dummy_mul_10s_10s_18_1_1_1852                                                                                                                                        |    138|
|905   |    mul_10s_10s_18_1_1_U69                                           |hls_dummy_mul_10s_10s_18_1_1_1853                                                                                                                                        |    113|
|906   |    mul_10s_10s_18_1_1_U71                                           |hls_dummy_mul_10s_10s_18_1_1_1854                                                                                                                                        |    132|
|907   |    mul_10s_10s_18_1_1_U72                                           |hls_dummy_mul_10s_10s_18_1_1_1855                                                                                                                                        |    134|
|908   |    mul_10s_10s_18_1_1_U73                                           |hls_dummy_mul_10s_10s_18_1_1_1856                                                                                                                                        |    100|
|909   |    mul_10s_10s_18_1_1_U74                                           |hls_dummy_mul_10s_10s_18_1_1_1857                                                                                                                                        |    120|
|910   |    mul_10s_10s_18_1_1_U75                                           |hls_dummy_mul_10s_10s_18_1_1_1858                                                                                                                                        |    146|
|911   |    mul_10s_10s_18_1_1_U76                                           |hls_dummy_mul_10s_10s_18_1_1_1859                                                                                                                                        |    100|
|912   |    mul_10s_10s_18_1_1_U77                                           |hls_dummy_mul_10s_10s_18_1_1_1860                                                                                                                                        |    100|
|913   |    mul_10s_10s_18_1_1_U78                                           |hls_dummy_mul_10s_10s_18_1_1_1861                                                                                                                                        |    134|
|914   |    mul_10s_10s_18_1_1_U79                                           |hls_dummy_mul_10s_10s_18_1_1_1862                                                                                                                                        |    132|
|915   |    mul_10s_10s_18_1_1_U80                                           |hls_dummy_mul_10s_10s_18_1_1_1863                                                                                                                                        |    100|
|916   |    mul_10s_10s_18_1_1_U81                                           |hls_dummy_mul_10s_10s_18_1_1_1864                                                                                                                                        |    138|
|917   |    mul_10s_10s_18_1_1_U82                                           |hls_dummy_mul_10s_10s_18_1_1_1865                                                                                                                                        |    121|
|918   |    mul_10s_10s_18_1_1_U83                                           |hls_dummy_mul_10s_10s_18_1_1_1866                                                                                                                                        |    120|
|919   |    mul_10s_10s_18_1_1_U84                                           |hls_dummy_mul_10s_10s_18_1_1_1867                                                                                                                                        |    120|
|920   |    mul_10s_10s_18_1_1_U86                                           |hls_dummy_mul_10s_10s_18_1_1_1868                                                                                                                                        |    143|
|921   |    mul_10s_10s_18_1_1_U87                                           |hls_dummy_mul_10s_10s_18_1_1_1869                                                                                                                                        |    138|
|922   |    mul_10s_10s_18_1_1_U88                                           |hls_dummy_mul_10s_10s_18_1_1_1870                                                                                                                                        |     79|
|923   |    mul_10s_10s_18_1_1_U89                                           |hls_dummy_mul_10s_10s_18_1_1_1871                                                                                                                                        |    131|
|924   |    mul_10s_10s_18_1_1_U90                                           |hls_dummy_mul_10s_10s_18_1_1_1872                                                                                                                                        |    150|
|925   |    mul_10s_10s_18_1_1_U91                                           |hls_dummy_mul_10s_10s_18_1_1_1873                                                                                                                                        |     79|
|926   |    mul_10s_10s_18_1_1_U92                                           |hls_dummy_mul_10s_10s_18_1_1_1874                                                                                                                                        |     79|
|927   |    mul_10s_10s_18_1_1_U93                                           |hls_dummy_mul_10s_10s_18_1_1_1875                                                                                                                                        |    138|
|928   |    mul_10s_10s_18_1_1_U94                                           |hls_dummy_mul_10s_10s_18_1_1_1876                                                                                                                                        |    143|
|929   |    mul_10s_10s_18_1_1_U95                                           |hls_dummy_mul_10s_10s_18_1_1_1877                                                                                                                                        |     79|
|930   |    mul_10s_10s_18_1_1_U96                                           |hls_dummy_mul_10s_10s_18_1_1_1878                                                                                                                                        |    145|
|931   |    mul_10s_10s_18_1_1_U97                                           |hls_dummy_mul_10s_10s_18_1_1_1879                                                                                                                                        |     75|
|932   |    mul_10s_10s_18_1_1_U98                                           |hls_dummy_mul_10s_10s_18_1_1_1880                                                                                                                                        |    127|
|933   |    mul_10s_10s_18_1_1_U99                                           |hls_dummy_mul_10s_10s_18_1_1_1881                                                                                                                                        |    131|
|934   |    mul_10s_9ns_18_1_1_U115                                          |hls_dummy_mul_10s_9ns_18_1_1                                                                                                                                             |     24|
|935   |    mul_10s_9ns_18_1_1_U160                                          |hls_dummy_mul_10s_9ns_18_1_1_1882                                                                                                                                        |     24|
|936   |    mul_10s_9ns_18_1_1_U205                                          |hls_dummy_mul_10s_9ns_18_1_1_1883                                                                                                                                        |     24|
|937   |    mul_10s_9ns_18_1_1_U25                                           |hls_dummy_mul_10s_9ns_18_1_1_1884                                                                                                                                        |     24|
|938   |    mul_10s_9ns_18_1_1_U250                                          |hls_dummy_mul_10s_9ns_18_1_1_1885                                                                                                                                        |     24|
|939   |    mul_10s_9ns_18_1_1_U295                                          |hls_dummy_mul_10s_9ns_18_1_1_1886                                                                                                                                        |     24|
|940   |    mul_10s_9ns_18_1_1_U340                                          |hls_dummy_mul_10s_9ns_18_1_1_1887                                                                                                                                        |     24|
|941   |    mul_10s_9ns_18_1_1_U385                                          |hls_dummy_mul_10s_9ns_18_1_1_1888                                                                                                                                        |     24|
|942   |    mul_10s_9ns_18_1_1_U430                                          |hls_dummy_mul_10s_9ns_18_1_1_1889                                                                                                                                        |     24|
|943   |    mul_10s_9ns_18_1_1_U475                                          |hls_dummy_mul_10s_9ns_18_1_1_1890                                                                                                                                        |     24|
|944   |    mul_10s_9ns_18_1_1_U520                                          |hls_dummy_mul_10s_9ns_18_1_1_1891                                                                                                                                        |     24|
|945   |    mul_10s_9ns_18_1_1_U565                                          |hls_dummy_mul_10s_9ns_18_1_1_1892                                                                                                                                        |     24|
|946   |    mul_10s_9ns_18_1_1_U610                                          |hls_dummy_mul_10s_9ns_18_1_1_1893                                                                                                                                        |     24|
|947   |    mul_10s_9ns_18_1_1_U655                                          |hls_dummy_mul_10s_9ns_18_1_1_1894                                                                                                                                        |     24|
|948   |    mul_10s_9ns_18_1_1_U70                                           |hls_dummy_mul_10s_9ns_18_1_1_1895                                                                                                                                        |     24|
|949   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_U0  |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_s                                                                                               |  34472|
|950   |    mac_muladd_10s_10s_18ns_18_1_1_U1000                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1                                                                                                                                 |     26|
|951   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1222                                                                                                                    |     26|
|952   |    mac_muladd_10s_10s_18ns_18_1_1_U1001                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_133                                                                                                                             |     23|
|953   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1221                                                                                                                    |     23|
|954   |    mac_muladd_10s_10s_18ns_18_1_1_U1002                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_134                                                                                                                             |     26|
|955   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1220                                                                                                                    |     26|
|956   |    mac_muladd_10s_10s_18ns_18_1_1_U1003                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_135                                                                                                                             |     26|
|957   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1219                                                                                                                    |     26|
|958   |    mac_muladd_10s_10s_18ns_18_1_1_U1004                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_136                                                                                                                             |     29|
|959   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1218                                                                                                                    |     29|
|960   |    mac_muladd_10s_10s_18ns_18_1_1_U1005                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_137                                                                                                                             |     26|
|961   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1217                                                                                                                    |     26|
|962   |    mac_muladd_10s_10s_18ns_18_1_1_U1006                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_138                                                                                                                             |     27|
|963   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1216                                                                                                                    |     27|
|964   |    mac_muladd_10s_10s_18ns_18_1_1_U1007                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_139                                                                                                                             |     23|
|965   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1215                                                                                                                    |     23|
|966   |    mac_muladd_10s_10s_18ns_18_1_1_U1008                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_140                                                                                                                             |     38|
|967   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1214                                                                                                                    |     38|
|968   |    mac_muladd_10s_10s_18ns_18_1_1_U1009                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_141                                                                                                                             |     27|
|969   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1213                                                                                                                    |     27|
|970   |    mac_muladd_10s_10s_18ns_18_1_1_U1010                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_142                                                                                                                             |     26|
|971   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1212                                                                                                                    |     26|
|972   |    mac_muladd_10s_10s_18ns_18_1_1_U1011                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_143                                                                                                                             |     26|
|973   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1211                                                                                                                    |     26|
|974   |    mac_muladd_10s_10s_18ns_18_1_1_U1012                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_144                                                                                                                             |     42|
|975   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1210                                                                                                                    |     42|
|976   |    mac_muladd_10s_10s_18ns_18_1_1_U1013                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_145                                                                                                                             |     27|
|977   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1209                                                                                                                    |     27|
|978   |    mac_muladd_10s_10s_18ns_18_1_1_U1014                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_146                                                                                                                             |     43|
|979   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1208                                                                                                                    |     43|
|980   |    mac_muladd_10s_10s_18ns_18_1_1_U1015                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_147                                                                                                                             |     26|
|981   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1207                                                                                                                    |     26|
|982   |    mac_muladd_10s_10s_18ns_18_1_1_U1016                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_148                                                                                                                             |     27|
|983   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1206                                                                                                                    |     27|
|984   |    mac_muladd_10s_10s_18ns_18_1_1_U1017                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_149                                                                                                                             |     26|
|985   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1205                                                                                                                    |     26|
|986   |    mac_muladd_10s_10s_18ns_18_1_1_U1018                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_150                                                                                                                             |     26|
|987   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1204                                                                                                                    |     26|
|988   |    mac_muladd_10s_10s_18ns_18_1_1_U1019                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_151                                                                                                                             |     27|
|989   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1203                                                                                                                    |     27|
|990   |    mac_muladd_10s_10s_18ns_18_1_1_U1020                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_152                                                                                                                             |     26|
|991   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1202                                                                                                                    |     26|
|992   |    mac_muladd_10s_10s_18ns_18_1_1_U1021                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_153                                                                                                                             |     26|
|993   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1201                                                                                                                    |     26|
|994   |    mac_muladd_10s_10s_18ns_18_1_1_U1022                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_154                                                                                                                             |     27|
|995   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1200                                                                                                                    |     27|
|996   |    mac_muladd_10s_10s_18ns_18_1_1_U1023                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_155                                                                                                                             |     26|
|997   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1199                                                                                                                    |     26|
|998   |    mac_muladd_10s_10s_18ns_18_1_1_U1024                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_156                                                                                                                             |     26|
|999   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1198                                                                                                                    |     26|
|1000  |    mac_muladd_10s_10s_18ns_18_1_1_U1025                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_157                                                                                                                             |     26|
|1001  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1197                                                                                                                    |     26|
|1002  |    mac_muladd_10s_10s_18ns_18_1_1_U1026                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_158                                                                                                                             |     26|
|1003  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1196                                                                                                                    |     26|
|1004  |    mac_muladd_10s_10s_18ns_18_1_1_U1027                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_159                                                                                                                             |     27|
|1005  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1195                                                                                                                    |     27|
|1006  |    mac_muladd_10s_10s_18ns_18_1_1_U1028                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_160                                                                                                                             |     27|
|1007  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1194                                                                                                                    |     27|
|1008  |    mac_muladd_10s_10s_18ns_18_1_1_U1029                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_161                                                                                                                             |     27|
|1009  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1193                                                                                                                    |     27|
|1010  |    mac_muladd_10s_10s_18ns_18_1_1_U1030                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_162                                                                                                                             |     38|
|1011  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1192                                                                                                                    |     38|
|1012  |    mac_muladd_10s_10s_18ns_18_1_1_U1031                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_163                                                                                                                             |     27|
|1013  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1191                                                                                                                    |     27|
|1014  |    mac_muladd_10s_10s_18ns_18_1_1_U1032                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_164                                                                                                                             |     26|
|1015  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1190                                                                                                                    |     26|
|1016  |    mac_muladd_10s_10s_18ns_18_1_1_U1033                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_165                                                                                                                             |     34|
|1017  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1189                                                                                                                    |     34|
|1018  |    mac_muladd_10s_10s_18ns_18_1_1_U1034                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_166                                                                                                                             |     25|
|1019  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1188                                                                                                                    |     25|
|1020  |    mac_muladd_10s_10s_18ns_18_1_1_U1035                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_167                                                                                                                             |     26|
|1021  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1187                                                                                                                    |     26|
|1022  |    mac_muladd_10s_10s_18ns_18_1_1_U1036                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_168                                                                                                                             |     27|
|1023  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1186                                                                                                                    |     27|
|1024  |    mac_muladd_10s_10s_18ns_18_1_1_U1037                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_169                                                                                                                             |     34|
|1025  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1185                                                                                                                    |     34|
|1026  |    mac_muladd_10s_10s_18ns_18_1_1_U1038                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_170                                                                                                                             |     35|
|1027  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1184                                                                                                                    |     35|
|1028  |    mac_muladd_10s_10s_18ns_18_1_1_U1039                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_171                                                                                                                             |     26|
|1029  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1183                                                                                                                    |     26|
|1030  |    mac_muladd_10s_10s_18ns_18_1_1_U1040                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_172                                                                                                                             |     26|
|1031  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1182                                                                                                                    |     26|
|1032  |    mac_muladd_10s_10s_18ns_18_1_1_U1041                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_173                                                                                                                             |     27|
|1033  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1181                                                                                                                    |     27|
|1034  |    mac_muladd_10s_10s_18ns_18_1_1_U1042                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_174                                                                                                                             |     26|
|1035  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1180                                                                                                                    |     26|
|1036  |    mac_muladd_10s_10s_18ns_18_1_1_U1043                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_175                                                                                                                             |     22|
|1037  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1179                                                                                                                    |     22|
|1038  |    mac_muladd_10s_10s_18ns_18_1_1_U1044                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_176                                                                                                                             |     22|
|1039  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1178                                                                                                                    |     22|
|1040  |    mac_muladd_10s_10s_18ns_18_1_1_U1045                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_177                                                                                                                             |     26|
|1041  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1177                                                                                                                    |     26|
|1042  |    mac_muladd_10s_10s_18ns_18_1_1_U1046                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_178                                                                                                                             |     26|
|1043  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1176                                                                                                                    |     26|
|1044  |    mac_muladd_10s_10s_18ns_18_1_1_U1047                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_179                                                                                                                             |     35|
|1045  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1175                                                                                                                    |     35|
|1046  |    mac_muladd_10s_10s_18ns_18_1_1_U1048                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_180                                                                                                                             |     26|
|1047  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1174                                                                                                                    |     26|
|1048  |    mac_muladd_10s_10s_18ns_18_1_1_U1049                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_181                                                                                                                             |     26|
|1049  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1173                                                                                                                    |     26|
|1050  |    mac_muladd_10s_10s_18ns_18_1_1_U1050                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_182                                                                                                                             |     26|
|1051  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1172                                                                                                                    |     26|
|1052  |    mac_muladd_10s_10s_18ns_18_1_1_U1051                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_183                                                                                                                             |     27|
|1053  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1171                                                                                                                    |     27|
|1054  |    mac_muladd_10s_10s_18ns_18_1_1_U1052                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_184                                                                                                                             |     34|
|1055  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1170                                                                                                                    |     34|
|1056  |    mac_muladd_10s_10s_18ns_18_1_1_U1053                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_185                                                                                                                             |     26|
|1057  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1169                                                                                                                    |     26|
|1058  |    mac_muladd_10s_10s_18ns_18_1_1_U1054                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_186                                                                                                                             |     27|
|1059  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1168                                                                                                                    |     27|
|1060  |    mac_muladd_10s_10s_18ns_18_1_1_U1055                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_187                                                                                                                             |     26|
|1061  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1167                                                                                                                    |     26|
|1062  |    mac_muladd_10s_10s_18ns_18_1_1_U1056                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_188                                                                                                                             |     26|
|1063  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1166                                                                                                                    |     26|
|1064  |    mac_muladd_10s_10s_18ns_18_1_1_U1057                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_189                                                                                                                             |     27|
|1065  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1165                                                                                                                    |     27|
|1066  |    mac_muladd_10s_10s_18ns_18_1_1_U1058                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_190                                                                                                                             |     26|
|1067  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1164                                                                                                                    |     26|
|1068  |    mac_muladd_10s_10s_18ns_18_1_1_U1059                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_191                                                                                                                             |     26|
|1069  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1163                                                                                                                    |     26|
|1070  |    mac_muladd_10s_10s_18ns_18_1_1_U1060                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_192                                                                                                                             |     26|
|1071  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1162                                                                                                                    |     26|
|1072  |    mac_muladd_10s_10s_18ns_18_1_1_U1061                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_193                                                                                                                             |     26|
|1073  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1161                                                                                                                    |     26|
|1074  |    mac_muladd_10s_10s_18ns_18_1_1_U1062                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_194                                                                                                                             |     27|
|1075  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1160                                                                                                                    |     27|
|1076  |    mac_muladd_10s_10s_18ns_18_1_1_U1063                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_195                                                                                                                             |     26|
|1077  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1159                                                                                                                    |     26|
|1078  |    mac_muladd_10s_10s_18ns_18_1_1_U1064                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_196                                                                                                                             |     26|
|1079  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1158                                                                                                                    |     26|
|1080  |    mac_muladd_10s_10s_18ns_18_1_1_U1065                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_197                                                                                                                             |     27|
|1081  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1157                                                                                                                    |     27|
|1082  |    mac_muladd_10s_10s_18ns_18_1_1_U1066                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_198                                                                                                                             |     26|
|1083  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1156                                                                                                                    |     26|
|1084  |    mac_muladd_10s_10s_18ns_18_1_1_U1067                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_199                                                                                                                             |     26|
|1085  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1155                                                                                                                    |     26|
|1086  |    mac_muladd_10s_10s_18ns_18_1_1_U1068                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_200                                                                                                                             |     26|
|1087  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1154                                                                                                                    |     26|
|1088  |    mac_muladd_10s_10s_18ns_18_1_1_U1069                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_201                                                                                                                             |     26|
|1089  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1153                                                                                                                    |     26|
|1090  |    mac_muladd_10s_10s_18ns_18_1_1_U1070                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_202                                                                                                                             |     22|
|1091  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1152                                                                                                                    |     22|
|1092  |    mac_muladd_10s_10s_18ns_18_1_1_U1071                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_203                                                                                                                             |     27|
|1093  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1151                                                                                                                    |     27|
|1094  |    mac_muladd_10s_10s_18ns_18_1_1_U1072                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_204                                                                                                                             |     27|
|1095  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1150                                                                                                                    |     27|
|1096  |    mac_muladd_10s_10s_18ns_18_1_1_U1073                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_205                                                                                                                             |     27|
|1097  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1149                                                                                                                    |     27|
|1098  |    mac_muladd_10s_10s_18ns_18_1_1_U1074                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_206                                                                                                                             |     26|
|1099  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1148                                                                                                                    |     26|
|1100  |    mac_muladd_10s_10s_18ns_18_1_1_U1075                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_207                                                                                                                             |     23|
|1101  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1147                                                                                                                    |     23|
|1102  |    mac_muladd_10s_10s_18ns_18_1_1_U1076                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_208                                                                                                                             |     26|
|1103  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1146                                                                                                                    |     26|
|1104  |    mac_muladd_10s_10s_18ns_18_1_1_U1077                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_209                                                                                                                             |     26|
|1105  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1145                                                                                                                    |     26|
|1106  |    mac_muladd_10s_10s_18ns_18_1_1_U1078                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_210                                                                                                                             |     26|
|1107  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1144                                                                                                                    |     26|
|1108  |    mac_muladd_10s_10s_18ns_18_1_1_U1079                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_211                                                                                                                             |     27|
|1109  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1143                                                                                                                    |     27|
|1110  |    mac_muladd_10s_10s_18ns_18_1_1_U1080                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_212                                                                                                                             |     27|
|1111  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1142                                                                                                                    |     27|
|1112  |    mac_muladd_10s_10s_18ns_18_1_1_U1081                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_213                                                                                                                             |     26|
|1113  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1141                                                                                                                    |     26|
|1114  |    mac_muladd_10s_10s_18ns_18_1_1_U1082                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_214                                                                                                                             |     27|
|1115  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1140                                                                                                                    |     27|
|1116  |    mac_muladd_10s_10s_18ns_18_1_1_U1083                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_215                                                                                                                             |     26|
|1117  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1139                                                                                                                    |     26|
|1118  |    mac_muladd_10s_10s_18ns_18_1_1_U1084                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_216                                                                                                                             |     27|
|1119  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1138                                                                                                                    |     27|
|1120  |    mac_muladd_10s_10s_18ns_18_1_1_U1085                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_217                                                                                                                             |     26|
|1121  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1137                                                                                                                    |     26|
|1122  |    mac_muladd_10s_10s_18ns_18_1_1_U1086                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_218                                                                                                                             |     27|
|1123  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1136                                                                                                                    |     27|
|1124  |    mac_muladd_10s_10s_18ns_18_1_1_U1087                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_219                                                                                                                             |     27|
|1125  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1135                                                                                                                    |     27|
|1126  |    mac_muladd_10s_10s_18ns_18_1_1_U1088                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_220                                                                                                                             |     26|
|1127  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1134                                                                                                                    |     26|
|1128  |    mac_muladd_10s_10s_18ns_18_1_1_U1089                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_221                                                                                                                             |     27|
|1129  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1133                                                                                                                    |     27|
|1130  |    mac_muladd_10s_10s_18ns_18_1_1_U1090                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_222                                                                                                                             |     27|
|1131  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1132                                                                                                                    |     27|
|1132  |    mac_muladd_10s_10s_18ns_18_1_1_U1091                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_223                                                                                                                             |     26|
|1133  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1131                                                                                                                    |     26|
|1134  |    mac_muladd_10s_10s_18ns_18_1_1_U1092                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_224                                                                                                                             |     26|
|1135  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1130                                                                                                                    |     26|
|1136  |    mac_muladd_10s_10s_18ns_18_1_1_U1093                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_225                                                                                                                             |     35|
|1137  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1129                                                                                                                    |     35|
|1138  |    mac_muladd_10s_10s_18ns_18_1_1_U1094                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_226                                                                                                                             |     27|
|1139  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1128                                                                                                                    |     27|
|1140  |    mac_muladd_10s_10s_18ns_18_1_1_U1095                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_227                                                                                                                             |     26|
|1141  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1127                                                                                                                    |     26|
|1142  |    mac_muladd_10s_10s_18ns_18_1_1_U1096                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_228                                                                                                                             |     27|
|1143  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1126                                                                                                                    |     27|
|1144  |    mac_muladd_10s_10s_18ns_18_1_1_U1097                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_229                                                                                                                             |     26|
|1145  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1125                                                                                                                    |     26|
|1146  |    mac_muladd_10s_10s_18ns_18_1_1_U1098                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_230                                                                                                                             |     26|
|1147  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1124                                                                                                                    |     26|
|1148  |    mac_muladd_10s_10s_18ns_18_1_1_U1099                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_231                                                                                                                             |     27|
|1149  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1123                                                                                                                    |     27|
|1150  |    mac_muladd_10s_10s_18ns_18_1_1_U1100                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_232                                                                                                                             |     26|
|1151  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1122                                                                                                                    |     26|
|1152  |    mac_muladd_10s_10s_18ns_18_1_1_U1101                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_233                                                                                                                             |     28|
|1153  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1121                                                                                                                    |     28|
|1154  |    mac_muladd_10s_10s_18ns_18_1_1_U1102                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_234                                                                                                                             |     26|
|1155  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1120                                                                                                                    |     26|
|1156  |    mac_muladd_10s_10s_18ns_18_1_1_U1103                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_235                                                                                                                             |     35|
|1157  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1119                                                                                                                    |     35|
|1158  |    mac_muladd_10s_10s_18ns_18_1_1_U1104                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_236                                                                                                                             |     27|
|1159  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1118                                                                                                                    |     27|
|1160  |    mac_muladd_10s_10s_18ns_18_1_1_U1105                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_237                                                                                                                             |     26|
|1161  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1117                                                                                                                    |     26|
|1162  |    mac_muladd_10s_10s_18ns_18_1_1_U1106                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_238                                                                                                                             |     26|
|1163  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1116                                                                                                                    |     26|
|1164  |    mac_muladd_10s_10s_18ns_18_1_1_U1107                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_239                                                                                                                             |     34|
|1165  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1115                                                                                                                    |     34|
|1166  |    mac_muladd_10s_10s_18ns_18_1_1_U1108                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_240                                                                                                                             |     35|
|1167  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1114                                                                                                                    |     35|
|1168  |    mac_muladd_10s_10s_18ns_18_1_1_U1109                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_241                                                                                                                             |     26|
|1169  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1113                                                                                                                    |     26|
|1170  |    mac_muladd_10s_10s_18ns_18_1_1_U1110                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_242                                                                                                                             |     27|
|1171  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1112                                                                                                                    |     27|
|1172  |    mac_muladd_10s_10s_18ns_18_1_1_U1111                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_243                                                                                                                             |     26|
|1173  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1111                                                                                                                    |     26|
|1174  |    mac_muladd_10s_10s_18ns_18_1_1_U1112                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_244                                                                                                                             |     26|
|1175  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1110                                                                                                                    |     26|
|1176  |    mac_muladd_10s_10s_18ns_18_1_1_U1113                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_245                                                                                                                             |     27|
|1177  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1109                                                                                                                    |     27|
|1178  |    mac_muladd_10s_10s_18ns_18_1_1_U1114                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_246                                                                                                                             |     23|
|1179  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1108                                                                                                                    |     23|
|1180  |    mac_muladd_10s_10s_18ns_18_1_1_U1115                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_247                                                                                                                             |     27|
|1181  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1107                                                                                                                    |     27|
|1182  |    mac_muladd_10s_10s_18ns_18_1_1_U1116                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_248                                                                                                                             |     26|
|1183  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1106                                                                                                                    |     26|
|1184  |    mac_muladd_10s_10s_18ns_18_1_1_U1117                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_249                                                                                                                             |     23|
|1185  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1105                                                                                                                    |     23|
|1186  |    mac_muladd_10s_10s_18ns_18_1_1_U1118                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_250                                                                                                                             |     35|
|1187  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1104                                                                                                                    |     35|
|1188  |    mac_muladd_10s_10s_18ns_18_1_1_U1119                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_251                                                                                                                             |     23|
|1189  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1103                                                                                                                    |     23|
|1190  |    mac_muladd_10s_10s_18ns_18_1_1_U1120                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_252                                                                                                                             |     26|
|1191  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1102                                                                                                                    |     26|
|1192  |    mac_muladd_10s_10s_18ns_18_1_1_U1121                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_253                                                                                                                             |     26|
|1193  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1101                                                                                                                    |     26|
|1194  |    mac_muladd_10s_10s_18ns_18_1_1_U1122                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_254                                                                                                                             |     28|
|1195  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1100                                                                                                                    |     28|
|1196  |    mac_muladd_10s_10s_18ns_18_1_1_U1123                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_255                                                                                                                             |     26|
|1197  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1099                                                                                                                    |     26|
|1198  |    mac_muladd_10s_10s_18ns_18_1_1_U1124                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_256                                                                                                                             |     27|
|1199  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1098                                                                                                                    |     27|
|1200  |    mac_muladd_10s_10s_18ns_18_1_1_U1125                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_257                                                                                                                             |     27|
|1201  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1097                                                                                                                    |     27|
|1202  |    mac_muladd_10s_10s_18ns_18_1_1_U1126                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_258                                                                                                                             |     26|
|1203  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1096                                                                                                                    |     26|
|1204  |    mac_muladd_10s_10s_18ns_18_1_1_U1127                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_259                                                                                                                             |     26|
|1205  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1095                                                                                                                    |     26|
|1206  |    mac_muladd_10s_10s_18ns_18_1_1_U1128                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_260                                                                                                                             |     22|
|1207  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1094                                                                                                                    |     22|
|1208  |    mac_muladd_10s_10s_18ns_18_1_1_U1129                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_261                                                                                                                             |     26|
|1209  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1093                                                                                                                    |     26|
|1210  |    mac_muladd_10s_10s_18ns_18_1_1_U1130                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_262                                                                                                                             |     26|
|1211  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1092                                                                                                                    |     26|
|1212  |    mac_muladd_10s_10s_18ns_18_1_1_U1131                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_263                                                                                                                             |     26|
|1213  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1091                                                                                                                    |     26|
|1214  |    mac_muladd_10s_10s_18ns_18_1_1_U1132                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_264                                                                                                                             |     29|
|1215  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1090                                                                                                                    |     29|
|1216  |    mac_muladd_10s_10s_18ns_18_1_1_U1133                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_265                                                                                                                             |     26|
|1217  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1089                                                                                                                    |     26|
|1218  |    mac_muladd_10s_10s_18ns_18_1_1_U1134                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_266                                                                                                                             |     23|
|1219  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1088                                                                                                                    |     23|
|1220  |    mac_muladd_10s_10s_18ns_18_1_1_U1135                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_267                                                                                                                             |     38|
|1221  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1087                                                                                                                    |     38|
|1222  |    mac_muladd_10s_10s_18ns_18_1_1_U1136                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_268                                                                                                                             |     28|
|1223  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1086                                                                                                                    |     28|
|1224  |    mac_muladd_10s_10s_18ns_18_1_1_U1137                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_269                                                                                                                             |     26|
|1225  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1085                                                                                                                    |     26|
|1226  |    mac_muladd_10s_10s_18ns_18_1_1_U1138                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_270                                                                                                                             |     26|
|1227  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1084                                                                                                                    |     26|
|1228  |    mac_muladd_10s_10s_18ns_18_1_1_U1139                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_271                                                                                                                             |     27|
|1229  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1083                                                                                                                    |     27|
|1230  |    mac_muladd_10s_10s_18ns_18_1_1_U1140                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_272                                                                                                                             |     26|
|1231  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1082                                                                                                                    |     26|
|1232  |    mac_muladd_10s_10s_18ns_18_1_1_U1141                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_273                                                                                                                             |     28|
|1233  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1081                                                                                                                    |     28|
|1234  |    mac_muladd_10s_10s_18ns_18_1_1_U1142                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_274                                                                                                                             |     27|
|1235  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1080                                                                                                                    |     27|
|1236  |    mac_muladd_10s_10s_18ns_18_1_1_U1143                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_275                                                                                                                             |     34|
|1237  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1079                                                                                                                    |     34|
|1238  |    mac_muladd_10s_10s_18ns_18_1_1_U1144                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_276                                                                                                                             |     26|
|1239  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1078                                                                                                                    |     26|
|1240  |    mac_muladd_10s_10s_18ns_18_1_1_U1145                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_277                                                                                                                             |     26|
|1241  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1077                                                                                                                    |     26|
|1242  |    mac_muladd_10s_10s_18ns_18_1_1_U1146                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_278                                                                                                                             |     27|
|1243  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1076                                                                                                                    |     27|
|1244  |    mac_muladd_10s_10s_18ns_18_1_1_U1147                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_279                                                                                                                             |     26|
|1245  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1075                                                                                                                    |     26|
|1246  |    mac_muladd_10s_10s_18ns_18_1_1_U1148                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_280                                                                                                                             |     26|
|1247  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1074                                                                                                                    |     26|
|1248  |    mac_muladd_10s_10s_18ns_18_1_1_U1149                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_281                                                                                                                             |     31|
|1249  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1073                                                                                                                    |     31|
|1250  |    mac_muladd_10s_10s_18ns_18_1_1_U1150                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_282                                                                                                                             |     31|
|1251  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1072                                                                                                                    |     31|
|1252  |    mac_muladd_10s_10s_18ns_18_1_1_U1151                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_283                                                                                                                             |     26|
|1253  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1071                                                                                                                    |     26|
|1254  |    mac_muladd_10s_10s_18ns_18_1_1_U1152                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_284                                                                                                                             |     38|
|1255  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1070                                                                                                                    |     38|
|1256  |    mac_muladd_10s_10s_18ns_18_1_1_U1153                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_285                                                                                                                             |     26|
|1257  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1069                                                                                                                    |     26|
|1258  |    mac_muladd_10s_10s_18ns_18_1_1_U1154                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_286                                                                                                                             |     35|
|1259  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1068                                                                                                                    |     35|
|1260  |    mac_muladd_10s_10s_18ns_18_1_1_U1155                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_287                                                                                                                             |     27|
|1261  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1067                                                                                                                    |     27|
|1262  |    mac_muladd_10s_10s_18ns_18_1_1_U1156                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_288                                                                                                                             |     38|
|1263  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1066                                                                                                                    |     38|
|1264  |    mac_muladd_10s_10s_18ns_18_1_1_U1157                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_289                                                                                                                             |     30|
|1265  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1065                                                                                                                    |     30|
|1266  |    mac_muladd_10s_10s_18ns_18_1_1_U1158                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_290                                                                                                                             |     38|
|1267  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1064                                                                                                                    |     38|
|1268  |    mac_muladd_10s_10s_18ns_18_1_1_U1159                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_291                                                                                                                             |     26|
|1269  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1063                                                                                                                    |     26|
|1270  |    mac_muladd_10s_10s_18ns_18_1_1_U1160                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_292                                                                                                                             |     39|
|1271  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1062                                                                                                                    |     39|
|1272  |    mac_muladd_10s_10s_18ns_18_1_1_U1161                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_293                                                                                                                             |     38|
|1273  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1061                                                                                                                    |     38|
|1274  |    mac_muladd_10s_10s_18ns_18_1_1_U1162                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_294                                                                                                                             |     38|
|1275  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1060                                                                                                                    |     38|
|1276  |    mac_muladd_10s_10s_18ns_18_1_1_U1163                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_295                                                                                                                             |     30|
|1277  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1059                                                                                                                    |     30|
|1278  |    mac_muladd_10s_10s_18ns_18_1_1_U1164                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_296                                                                                                                             |     29|
|1279  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1058                                                                                                                    |     29|
|1280  |    mac_muladd_10s_10s_18ns_18_1_1_U1165                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_297                                                                                                                             |     26|
|1281  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1057                                                                                                                    |     26|
|1282  |    mac_muladd_10s_10s_18ns_18_1_1_U1166                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_298                                                                                                                             |     38|
|1283  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1056                                                                                                                    |     38|
|1284  |    mac_muladd_10s_10s_18ns_18_1_1_U1167                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_299                                                                                                                             |     39|
|1285  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1055                                                                                                                    |     39|
|1286  |    mac_muladd_10s_10s_18ns_18_1_1_U1168                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_300                                                                                                                             |     23|
|1287  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1054                                                                                                                    |     23|
|1288  |    mac_muladd_10s_10s_18ns_18_1_1_U1169                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_301                                                                                                                             |     38|
|1289  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1053                                                                                                                    |     38|
|1290  |    mac_muladd_10s_10s_18ns_18_1_1_U1170                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_302                                                                                                                             |     26|
|1291  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1052                                                                                                                    |     26|
|1292  |    mac_muladd_10s_10s_18ns_18_1_1_U1171                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_303                                                                                                                             |     34|
|1293  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1051                                                                                                                    |     34|
|1294  |    mac_muladd_10s_10s_18ns_18_1_1_U1172                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_304                                                                                                                             |     38|
|1295  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1050                                                                                                                    |     38|
|1296  |    mac_muladd_10s_10s_18ns_18_1_1_U1173                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_305                                                                                                                             |     27|
|1297  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1049                                                                                                                    |     27|
|1298  |    mac_muladd_10s_10s_18ns_18_1_1_U1174                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_306                                                                                                                             |     39|
|1299  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1048                                                                                                                    |     39|
|1300  |    mac_muladd_10s_10s_18ns_18_1_1_U1175                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_307                                                                                                                             |     22|
|1301  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1047                                                                                                                    |     22|
|1302  |    mac_muladd_10s_10s_18ns_18_1_1_U1176                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_308                                                                                                                             |     38|
|1303  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1046                                                                                                                    |     38|
|1304  |    mac_muladd_10s_10s_18ns_18_1_1_U1177                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_309                                                                                                                             |     30|
|1305  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1045                                                                                                                    |     30|
|1306  |    mac_muladd_10s_10s_18ns_18_1_1_U1178                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_310                                                                                                                             |     29|
|1307  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1044                                                                                                                    |     29|
|1308  |    mac_muladd_10s_10s_18ns_18_1_1_U1179                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_311                                                                                                                             |     38|
|1309  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1043                                                                                                                    |     38|
|1310  |    mac_muladd_10s_10s_18ns_18_1_1_U1180                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_312                                                                                                                             |     26|
|1311  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1042                                                                                                                    |     26|
|1312  |    mac_muladd_10s_10s_18ns_18_1_1_U1181                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_313                                                                                                                             |     34|
|1313  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1041                                                                                                                    |     34|
|1314  |    mac_muladd_10s_10s_18ns_18_1_1_U1182                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_314                                                                                                                             |     27|
|1315  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1040                                                                                                                    |     27|
|1316  |    mac_muladd_10s_10s_18ns_18_1_1_U1183                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_315                                                                                                                             |     27|
|1317  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1039                                                                                                                    |     27|
|1318  |    mac_muladd_10s_10s_18ns_18_1_1_U1184                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_316                                                                                                                             |     27|
|1319  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1038                                                                                                                    |     27|
|1320  |    mac_muladd_10s_10s_18ns_18_1_1_U1185                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_317                                                                                                                             |     27|
|1321  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1037                                                                                                                    |     27|
|1322  |    mac_muladd_10s_10s_18ns_18_1_1_U1186                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_318                                                                                                                             |     26|
|1323  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1036                                                                                                                    |     26|
|1324  |    mac_muladd_10s_10s_18ns_18_1_1_U1187                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_319                                                                                                                             |     22|
|1325  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1035                                                                                                                    |     22|
|1326  |    mac_muladd_10s_10s_18ns_18_1_1_U1188                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_320                                                                                                                             |     27|
|1327  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1034                                                                                                                    |     27|
|1328  |    mac_muladd_10s_10s_18ns_18_1_1_U1189                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_321                                                                                                                             |     26|
|1329  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1033                                                                                                                    |     26|
|1330  |    mac_muladd_10s_10s_18ns_18_1_1_U1190                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_322                                                                                                                             |     26|
|1331  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1032                                                                                                                    |     26|
|1332  |    mac_muladd_10s_10s_18ns_18_1_1_U1191                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_323                                                                                                                             |     27|
|1333  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1031                                                                                                                    |     27|
|1334  |    mac_muladd_10s_10s_18ns_18_1_1_U1192                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_324                                                                                                                             |     27|
|1335  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1030                                                                                                                    |     27|
|1336  |    mac_muladd_10s_10s_18ns_18_1_1_U1193                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_325                                                                                                                             |     26|
|1337  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1029                                                                                                                    |     26|
|1338  |    mac_muladd_10s_10s_18ns_18_1_1_U1194                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_326                                                                                                                             |     27|
|1339  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1028                                                                                                                    |     27|
|1340  |    mac_muladd_10s_10s_18ns_18_1_1_U1195                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_327                                                                                                                             |     27|
|1341  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1027                                                                                                                    |     27|
|1342  |    mac_muladd_10s_10s_18ns_18_1_1_U1196                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_328                                                                                                                             |     27|
|1343  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1026                                                                                                                    |     27|
|1344  |    mac_muladd_10s_10s_18ns_18_1_1_U1197                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_329                                                                                                                             |     23|
|1345  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1025                                                                                                                    |     23|
|1346  |    mac_muladd_10s_10s_18ns_18_1_1_U1199                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_330                                                                                                                             |     28|
|1347  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1024                                                                                                                    |     28|
|1348  |    mac_muladd_10s_10s_18ns_18_1_1_U1200                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_331                                                                                                                             |     16|
|1349  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1023                                                                                                                    |     16|
|1350  |    mac_muladd_10s_10s_18ns_18_1_1_U1201                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_332                                                                                                                             |     34|
|1351  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1022                                                                                                                    |     34|
|1352  |    mac_muladd_10s_10s_18ns_18_1_1_U1202                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_333                                                                                                                             |     17|
|1353  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1021                                                                                                                    |     17|
|1354  |    mac_muladd_10s_10s_18ns_18_1_1_U1203                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_334                                                                                                                             |     29|
|1355  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1020                                                                                                                    |     29|
|1356  |    mac_muladd_10s_10s_18ns_18_1_1_U1204                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_335                                                                                                                             |     21|
|1357  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1019                                                                                                                    |     21|
|1358  |    mac_muladd_10s_10s_18ns_18_1_1_U1205                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_336                                                                                                                             |     57|
|1359  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1018                                                                                                                    |     57|
|1360  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U1249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__7   |      8|
|1361  |    mac_muladd_10s_10s_18ns_18_1_1_U1206                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_337                                                                                                                             |     16|
|1362  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1017                                                                                                                    |     16|
|1363  |    mac_muladd_10s_10s_18ns_18_1_1_U1207                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_338                                                                                                                             |     25|
|1364  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1016                                                                                                                    |     25|
|1365  |    mac_muladd_10s_10s_18ns_18_1_1_U1208                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_339                                                                                                                             |     22|
|1366  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1015                                                                                                                    |     22|
|1367  |    mac_muladd_10s_10s_18ns_18_1_1_U1209                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_340                                                                                                                             |     32|
|1368  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1014                                                                                                                    |     32|
|1369  |    mac_muladd_10s_10s_18ns_18_1_1_U1210                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_341                                                                                                                             |     16|
|1370  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1013                                                                                                                    |     16|
|1371  |    mac_muladd_10s_10s_18ns_18_1_1_U1211                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_342                                                                                                                             |     17|
|1372  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1012                                                                                                                    |     17|
|1373  |    mac_muladd_10s_10s_18ns_18_1_1_U1212                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_343                                                                                                                             |     18|
|1374  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1011                                                                                                                    |     18|
|1375  |    mac_muladd_10s_10s_18ns_18_1_1_U1214                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_344                                                                                                                             |     25|
|1376  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1010                                                                                                                    |     25|
|1377  |    mac_muladd_10s_10s_18ns_18_1_1_U1215                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_345                                                                                                                             |     13|
|1378  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1009                                                                                                                    |     13|
|1379  |    mac_muladd_10s_10s_18ns_18_1_1_U1216                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_346                                                                                                                             |     34|
|1380  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1008                                                                                                                    |     34|
|1381  |    mac_muladd_10s_10s_18ns_18_1_1_U1217                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_347                                                                                                                             |     13|
|1382  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1007                                                                                                                    |     13|
|1383  |    mac_muladd_10s_10s_18ns_18_1_1_U1218                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_348                                                                                                                             |     28|
|1384  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1006                                                                                                                    |     28|
|1385  |    mac_muladd_10s_10s_18ns_18_1_1_U1219                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_349                                                                                                                             |     21|
|1386  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1005                                                                                                                    |     21|
|1387  |    mac_muladd_10s_10s_18ns_18_1_1_U1220                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_350                                                                                                                             |     50|
|1388  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1004                                                                                                                    |     50|
|1389  |    mac_muladd_10s_10s_18ns_18_1_1_U1221                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_351                                                                                                                             |     16|
|1390  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1003                                                                                                                    |     16|
|1391  |    mac_muladd_10s_10s_18ns_18_1_1_U1222                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_352                                                                                                                             |     25|
|1392  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1002                                                                                                                    |     25|
|1393  |    mac_muladd_10s_10s_18ns_18_1_1_U1223                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_353                                                                                                                             |     22|
|1394  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1001                                                                                                                    |     22|
|1395  |    mac_muladd_10s_10s_18ns_18_1_1_U1224                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_354                                                                                                                             |     32|
|1396  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1000                                                                                                                    |     32|
|1397  |    mac_muladd_10s_10s_18ns_18_1_1_U1225                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_355                                                                                                                             |     16|
|1398  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_999                                                                                                                     |     16|
|1399  |    mac_muladd_10s_10s_18ns_18_1_1_U1226                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_356                                                                                                                             |     17|
|1400  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_998                                                                                                                     |     17|
|1401  |    mac_muladd_10s_10s_18ns_18_1_1_U1227                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_357                                                                                                                             |     13|
|1402  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_997                                                                                                                     |     13|
|1403  |    mac_muladd_10s_10s_18ns_18_1_1_U1229                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_358                                                                                                                             |     28|
|1404  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_996                                                                                                                     |     28|
|1405  |    mac_muladd_10s_10s_18ns_18_1_1_U1230                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_359                                                                                                                             |     13|
|1406  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_995                                                                                                                     |     13|
|1407  |    mac_muladd_10s_10s_18ns_18_1_1_U1231                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_360                                                                                                                             |     34|
|1408  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_994                                                                                                                     |     34|
|1409  |    mac_muladd_10s_10s_18ns_18_1_1_U1232                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_361                                                                                                                             |     14|
|1410  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_993                                                                                                                     |     14|
|1411  |    mac_muladd_10s_10s_18ns_18_1_1_U1233                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_362                                                                                                                             |     25|
|1412  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_992                                                                                                                     |     25|
|1413  |    mac_muladd_10s_10s_18ns_18_1_1_U1234                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_363                                                                                                                             |     21|
|1414  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_991                                                                                                                     |     21|
|1415  |    mac_muladd_10s_10s_18ns_18_1_1_U1235                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_364                                                                                                                             |     50|
|1416  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_990                                                                                                                     |     50|
|1417  |    mac_muladd_10s_10s_18ns_18_1_1_U1236                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_365                                                                                                                             |     13|
|1418  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_989                                                                                                                     |     13|
|1419  |    mac_muladd_10s_10s_18ns_18_1_1_U1237                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_366                                                                                                                             |     25|
|1420  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_988                                                                                                                     |     25|
|1421  |    mac_muladd_10s_10s_18ns_18_1_1_U1238                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_367                                                                                                                             |     22|
|1422  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_987                                                                                                                     |     22|
|1423  |    mac_muladd_10s_10s_18ns_18_1_1_U1239                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_368                                                                                                                             |     32|
|1424  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_986                                                                                                                     |     32|
|1425  |    mac_muladd_10s_10s_18ns_18_1_1_U1240                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_369                                                                                                                             |     16|
|1426  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_985                                                                                                                     |     16|
|1427  |    mac_muladd_10s_10s_18ns_18_1_1_U1241                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_370                                                                                                                             |     17|
|1428  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_984                                                                                                                     |     17|
|1429  |    mac_muladd_10s_10s_18ns_18_1_1_U1242                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_371                                                                                                                             |     13|
|1430  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_983                                                                                                                     |     13|
|1431  |    mac_muladd_10s_10s_18ns_18_1_1_U1244                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_372                                                                                                                             |     25|
|1432  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_982                                                                                                                     |     25|
|1433  |    mac_muladd_10s_10s_18ns_18_1_1_U1245                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_373                                                                                                                             |     16|
|1434  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_981                                                                                                                     |     16|
|1435  |    mac_muladd_10s_10s_18ns_18_1_1_U1246                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_374                                                                                                                             |     41|
|1436  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_980                                                                                                                     |     41|
|1437  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U1249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__2   |      8|
|1438  |    mac_muladd_10s_10s_18ns_18_1_1_U1247                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_375                                                                                                                             |     13|
|1439  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_979                                                                                                                     |     13|
|1440  |    mac_muladd_10s_10s_18ns_18_1_1_U1248                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_376                                                                                                                             |     25|
|1441  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_978                                                                                                                     |     25|
|1442  |    mac_muladd_10s_10s_18ns_18_1_1_U1249                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_377                                                                                                                             |     28|
|1443  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_977                                                                                                                     |     28|
|1444  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U1249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel      |      8|
|1445  |    mac_muladd_10s_10s_18ns_18_1_1_U1250                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_378                                                                                                                             |     50|
|1446  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_976                                                                                                                     |     50|
|1447  |    mac_muladd_10s_10s_18ns_18_1_1_U1251                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_379                                                                                                                             |     13|
|1448  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_975                                                                                                                     |     13|
|1449  |    mac_muladd_10s_10s_18ns_18_1_1_U1252                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_380                                                                                                                             |     28|
|1450  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_974                                                                                                                     |     28|
|1451  |    mac_muladd_10s_10s_18ns_18_1_1_U1253                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_381                                                                                                                             |     29|
|1452  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_973                                                                                                                     |     29|
|1453  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U1249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__3   |      8|
|1454  |    mac_muladd_10s_10s_18ns_18_1_1_U1254                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_382                                                                                                                             |     32|
|1455  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_972                                                                                                                     |     32|
|1456  |    mac_muladd_10s_10s_18ns_18_1_1_U1255                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_383                                                                                                                             |     16|
|1457  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_971                                                                                                                     |     16|
|1458  |    mac_muladd_10s_10s_18ns_18_1_1_U1256                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_384                                                                                                                             |     14|
|1459  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_970                                                                                                                     |     14|
|1460  |    mac_muladd_10s_10s_18ns_18_1_1_U1257                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_385                                                                                                                             |     16|
|1461  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_969                                                                                                                     |     16|
|1462  |    mac_muladd_10s_10s_18ns_18_1_1_U1259                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_386                                                                                                                             |     25|
|1463  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_968                                                                                                                     |     25|
|1464  |    mac_muladd_10s_10s_18ns_18_1_1_U1260                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_387                                                                                                                             |     13|
|1465  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_967                                                                                                                     |     13|
|1466  |    mac_muladd_10s_10s_18ns_18_1_1_U1261                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_388                                                                                                                             |     34|
|1467  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_966                                                                                                                     |     34|
|1468  |    mac_muladd_10s_10s_18ns_18_1_1_U1262                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_389                                                                                                                             |     16|
|1469  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_965                                                                                                                     |     16|
|1470  |    mac_muladd_10s_10s_18ns_18_1_1_U1263                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_390                                                                                                                             |     25|
|1471  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_964                                                                                                                     |     25|
|1472  |    mac_muladd_10s_10s_18ns_18_1_1_U1264                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_391                                                                                                                             |     21|
|1473  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_963                                                                                                                     |     21|
|1474  |    mac_muladd_10s_10s_18ns_18_1_1_U1265                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_392                                                                                                                             |     50|
|1475  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_962                                                                                                                     |     50|
|1476  |    mac_muladd_10s_10s_18ns_18_1_1_U1266                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_393                                                                                                                             |     14|
|1477  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_961                                                                                                                     |     14|
|1478  |    mac_muladd_10s_10s_18ns_18_1_1_U1267                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_394                                                                                                                             |     25|
|1479  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_960                                                                                                                     |     25|
|1480  |    mac_muladd_10s_10s_18ns_18_1_1_U1268                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_395                                                                                                                             |     22|
|1481  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_959                                                                                                                     |     22|
|1482  |    mac_muladd_10s_10s_18ns_18_1_1_U1269                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_396                                                                                                                             |     35|
|1483  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_958                                                                                                                     |     35|
|1484  |    mac_muladd_10s_10s_18ns_18_1_1_U1270                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_397                                                                                                                             |     13|
|1485  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_957                                                                                                                     |     13|
|1486  |    mac_muladd_10s_10s_18ns_18_1_1_U1271                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_398                                                                                                                             |     14|
|1487  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_956                                                                                                                     |     14|
|1488  |    mac_muladd_10s_10s_18ns_18_1_1_U1272                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_399                                                                                                                             |     16|
|1489  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_955                                                                                                                     |     16|
|1490  |    mac_muladd_10s_10s_18ns_18_1_1_U1274                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_400                                                                                                                             |     25|
|1491  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_954                                                                                                                     |     25|
|1492  |    mac_muladd_10s_10s_18ns_18_1_1_U1275                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_401                                                                                                                             |     13|
|1493  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_953                                                                                                                     |     13|
|1494  |    mac_muladd_10s_10s_18ns_18_1_1_U1276                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_402                                                                                                                             |     34|
|1495  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_952                                                                                                                     |     34|
|1496  |    mac_muladd_10s_10s_18ns_18_1_1_U1277                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_403                                                                                                                             |     13|
|1497  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_951                                                                                                                     |     13|
|1498  |    mac_muladd_10s_10s_18ns_18_1_1_U1278                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_404                                                                                                                             |     28|
|1499  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_950                                                                                                                     |     28|
|1500  |    mac_muladd_10s_10s_18ns_18_1_1_U1279                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_405                                                                                                                             |     21|
|1501  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_949                                                                                                                     |     21|
|1502  |    mac_muladd_10s_10s_18ns_18_1_1_U1280                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_406                                                                                                                             |     50|
|1503  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_948                                                                                                                     |     50|
|1504  |    mac_muladd_10s_10s_18ns_18_1_1_U1281                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_407                                                                                                                             |     16|
|1505  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_947                                                                                                                     |     16|
|1506  |    mac_muladd_10s_10s_18ns_18_1_1_U1282                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_408                                                                                                                             |     25|
|1507  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_946                                                                                                                     |     25|
|1508  |    mac_muladd_10s_10s_18ns_18_1_1_U1283                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_409                                                                                                                             |     22|
|1509  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_945                                                                                                                     |     22|
|1510  |    mac_muladd_10s_10s_18ns_18_1_1_U1284                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_410                                                                                                                             |     32|
|1511  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_944                                                                                                                     |     32|
|1512  |    mac_muladd_10s_10s_18ns_18_1_1_U1285                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_411                                                                                                                             |     13|
|1513  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_943                                                                                                                     |     13|
|1514  |    mac_muladd_10s_10s_18ns_18_1_1_U1286                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_412                                                                                                                             |     14|
|1515  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_942                                                                                                                     |     14|
|1516  |    mac_muladd_10s_10s_18ns_18_1_1_U1287                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_413                                                                                                                             |     13|
|1517  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_941                                                                                                                     |     13|
|1518  |    mac_muladd_10s_10s_18ns_18_1_1_U1289                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_414                                                                                                                             |     28|
|1519  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_940                                                                                                                     |     28|
|1520  |    mac_muladd_10s_10s_18ns_18_1_1_U1290                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_415                                                                                                                             |     16|
|1521  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_939                                                                                                                     |     16|
|1522  |    mac_muladd_10s_10s_18ns_18_1_1_U1291                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_416                                                                                                                             |     34|
|1523  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_938                                                                                                                     |     34|
|1524  |    mac_muladd_10s_10s_18ns_18_1_1_U1292                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_417                                                                                                                             |     17|
|1525  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_937                                                                                                                     |     17|
|1526  |    mac_muladd_10s_10s_18ns_18_1_1_U1293                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_418                                                                                                                             |     25|
|1527  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_936                                                                                                                     |     25|
|1528  |    mac_muladd_10s_10s_18ns_18_1_1_U1294                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_419                                                                                                                             |     21|
|1529  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_935                                                                                                                     |     21|
|1530  |    mac_muladd_10s_10s_18ns_18_1_1_U1295                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_420                                                                                                                             |     50|
|1531  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_934                                                                                                                     |     50|
|1532  |    mac_muladd_10s_10s_18ns_18_1_1_U1296                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_421                                                                                                                             |     16|
|1533  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_933                                                                                                                     |     16|
|1534  |    mac_muladd_10s_10s_18ns_18_1_1_U1297                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_422                                                                                                                             |     28|
|1535  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_932                                                                                                                     |     28|
|1536  |    mac_muladd_10s_10s_18ns_18_1_1_U1298                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_423                                                                                                                             |     22|
|1537  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_931                                                                                                                     |     22|
|1538  |    mac_muladd_10s_10s_18ns_18_1_1_U1299                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_424                                                                                                                             |     35|
|1539  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_930                                                                                                                     |     35|
|1540  |    mac_muladd_10s_10s_18ns_18_1_1_U1300                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_425                                                                                                                             |     13|
|1541  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_929                                                                                                                     |     13|
|1542  |    mac_muladd_10s_10s_18ns_18_1_1_U1301                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_426                                                                                                                             |     15|
|1543  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_928                                                                                                                     |     15|
|1544  |    mac_muladd_10s_10s_18ns_18_1_1_U1302                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_427                                                                                                                             |     13|
|1545  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_927                                                                                                                     |     13|
|1546  |    mac_muladd_10s_10s_18ns_18_1_1_U1304                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_428                                                                                                                             |     28|
|1547  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_926                                                                                                                     |     28|
|1548  |    mac_muladd_10s_10s_18ns_18_1_1_U1305                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_429                                                                                                                             |     16|
|1549  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_925                                                                                                                     |     16|
|1550  |    mac_muladd_10s_10s_18ns_18_1_1_U1306                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_430                                                                                                                             |     34|
|1551  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_924                                                                                                                     |     34|
|1552  |    mac_muladd_10s_10s_18ns_18_1_1_U1307                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_431                                                                                                                             |     16|
|1553  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_923                                                                                                                     |     16|
|1554  |    mac_muladd_10s_10s_18ns_18_1_1_U1308                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_432                                                                                                                             |     28|
|1555  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_922                                                                                                                     |     28|
|1556  |    mac_muladd_10s_10s_18ns_18_1_1_U1309                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_433                                                                                                                             |     21|
|1557  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_921                                                                                                                     |     21|
|1558  |    mac_muladd_10s_10s_18ns_18_1_1_U1310                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_434                                                                                                                             |     50|
|1559  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_920                                                                                                                     |     50|
|1560  |    mac_muladd_10s_10s_18ns_18_1_1_U1311                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_435                                                                                                                             |     16|
|1561  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_919                                                                                                                     |     16|
|1562  |    mac_muladd_10s_10s_18ns_18_1_1_U1312                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_436                                                                                                                             |     26|
|1563  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_918                                                                                                                     |     26|
|1564  |    mac_muladd_10s_10s_18ns_18_1_1_U1313                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_437                                                                                                                             |     22|
|1565  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_917                                                                                                                     |     22|
|1566  |    mac_muladd_10s_10s_18ns_18_1_1_U1314                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_438                                                                                                                             |     35|
|1567  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_916                                                                                                                     |     35|
|1568  |    mac_muladd_10s_10s_18ns_18_1_1_U1315                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_439                                                                                                                             |     13|
|1569  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_915                                                                                                                     |     13|
|1570  |    mac_muladd_10s_10s_18ns_18_1_1_U1316                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_440                                                                                                                             |     14|
|1571  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_914                                                                                                                     |     14|
|1572  |    mac_muladd_10s_10s_18ns_18_1_1_U1317                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_441                                                                                                                             |     16|
|1573  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_913                                                                                                                     |     16|
|1574  |    mac_muladd_10s_10s_18ns_18_1_1_U1319                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_442                                                                                                                             |     25|
|1575  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_912                                                                                                                     |     25|
|1576  |    mac_muladd_10s_10s_18ns_18_1_1_U1320                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_443                                                                                                                             |     16|
|1577  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_911                                                                                                                     |     16|
|1578  |    mac_muladd_10s_10s_18ns_18_1_1_U1321                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_444                                                                                                                             |     41|
|1579  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_910                                                                                                                     |     41|
|1580  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U1249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__1   |      8|
|1581  |    mac_muladd_10s_10s_18ns_18_1_1_U1322                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_445                                                                                                                             |     14|
|1582  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_909                                                                                                                     |     14|
|1583  |    mac_muladd_10s_10s_18ns_18_1_1_U1323                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_446                                                                                                                             |     25|
|1584  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_908                                                                                                                     |     25|
|1585  |    mac_muladd_10s_10s_18ns_18_1_1_U1324                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_447                                                                                                                             |     28|
|1586  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_907                                                                                                                     |     28|
|1587  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U1249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__9   |      8|
|1588  |    mac_muladd_10s_10s_18ns_18_1_1_U1325                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_448                                                                                                                             |     57|
|1589  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_906                                                                                                                     |     57|
|1590  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U1249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__4   |      8|
|1591  |    mac_muladd_10s_10s_18ns_18_1_1_U1326                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_449                                                                                                                             |     13|
|1592  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_905                                                                                                                     |     13|
|1593  |    mac_muladd_10s_10s_18ns_18_1_1_U1327                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_450                                                                                                                             |     28|
|1594  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_904                                                                                                                     |     28|
|1595  |    mac_muladd_10s_10s_18ns_18_1_1_U1328                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_451                                                                                                                             |     29|
|1596  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_903                                                                                                                     |     29|
|1597  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U1249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__8   |      8|
|1598  |    mac_muladd_10s_10s_18ns_18_1_1_U1329                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_452                                                                                                                             |     35|
|1599  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_902                                                                                                                     |     35|
|1600  |    mac_muladd_10s_10s_18ns_18_1_1_U1330                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_453                                                                                                                             |     13|
|1601  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_901                                                                                                                     |     13|
|1602  |    mac_muladd_10s_10s_18ns_18_1_1_U1331                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_454                                                                                                                             |     14|
|1603  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_900                                                                                                                     |     14|
|1604  |    mac_muladd_10s_10s_18ns_18_1_1_U1332                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_455                                                                                                                             |     13|
|1605  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_899                                                                                                                     |     13|
|1606  |    mac_muladd_10s_10s_18ns_18_1_1_U1334                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_456                                                                                                                             |     25|
|1607  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_898                                                                                                                     |     25|
|1608  |    mac_muladd_10s_10s_18ns_18_1_1_U1335                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_457                                                                                                                             |     13|
|1609  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_897                                                                                                                     |     13|
|1610  |    mac_muladd_10s_10s_18ns_18_1_1_U1336                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_458                                                                                                                             |     41|
|1611  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_896                                                                                                                     |     41|
|1612  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U1249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__10  |      8|
|1613  |    mac_muladd_10s_10s_18ns_18_1_1_U1337                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_459                                                                                                                             |     17|
|1614  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_895                                                                                                                     |     17|
|1615  |    mac_muladd_10s_10s_18ns_18_1_1_U1338                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_460                                                                                                                             |     28|
|1616  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_894                                                                                                                     |     28|
|1617  |    mac_muladd_10s_10s_18ns_18_1_1_U1339                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_461                                                                                                                             |     21|
|1618  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_893                                                                                                                     |     21|
|1619  |    mac_muladd_10s_10s_18ns_18_1_1_U1340                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_462                                                                                                                             |     50|
|1620  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_892                                                                                                                     |     50|
|1621  |    mac_muladd_10s_10s_18ns_18_1_1_U1341                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_463                                                                                                                             |     13|
|1622  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_891                                                                                                                     |     13|
|1623  |    mac_muladd_10s_10s_18ns_18_1_1_U1342                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_464                                                                                                                             |     28|
|1624  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_890                                                                                                                     |     28|
|1625  |    mac_muladd_10s_10s_18ns_18_1_1_U1343                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_465                                                                                                                             |     22|
|1626  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_889                                                                                                                     |     22|
|1627  |    mac_muladd_10s_10s_18ns_18_1_1_U1344                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_466                                                                                                                             |     35|
|1628  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_888                                                                                                                     |     35|
|1629  |    mac_muladd_10s_10s_18ns_18_1_1_U1345                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_467                                                                                                                             |     16|
|1630  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_887                                                                                                                     |     16|
|1631  |    mac_muladd_10s_10s_18ns_18_1_1_U1346                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_468                                                                                                                             |     14|
|1632  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_886                                                                                                                     |     14|
|1633  |    mac_muladd_10s_10s_18ns_18_1_1_U1347                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_469                                                                                                                             |     13|
|1634  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_885                                                                                                                     |     13|
|1635  |    mac_muladd_10s_10s_18ns_18_1_1_U1349                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_470                                                                                                                             |     29|
|1636  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_884                                                                                                                     |     29|
|1637  |    mac_muladd_10s_10s_18ns_18_1_1_U1350                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_471                                                                                                                             |     13|
|1638  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_883                                                                                                                     |     13|
|1639  |    mac_muladd_10s_10s_18ns_18_1_1_U1351                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_472                                                                                                                             |     34|
|1640  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_882                                                                                                                     |     34|
|1641  |    mac_muladd_10s_10s_18ns_18_1_1_U1352                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_473                                                                                                                             |     13|
|1642  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_881                                                                                                                     |     13|
|1643  |    mac_muladd_10s_10s_18ns_18_1_1_U1353                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_474                                                                                                                             |     25|
|1644  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_880                                                                                                                     |     25|
|1645  |    mac_muladd_10s_10s_18ns_18_1_1_U1354                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_475                                                                                                                             |     21|
|1646  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_879                                                                                                                     |     21|
|1647  |    mac_muladd_10s_10s_18ns_18_1_1_U1355                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_476                                                                                                                             |     50|
|1648  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_878                                                                                                                     |     50|
|1649  |    mac_muladd_10s_10s_18ns_18_1_1_U1356                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_477                                                                                                                             |     13|
|1650  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_877                                                                                                                     |     13|
|1651  |    mac_muladd_10s_10s_18ns_18_1_1_U1357                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_478                                                                                                                             |     26|
|1652  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_876                                                                                                                     |     26|
|1653  |    mac_muladd_10s_10s_18ns_18_1_1_U1358                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_479                                                                                                                             |     22|
|1654  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_875                                                                                                                     |     22|
|1655  |    mac_muladd_10s_10s_18ns_18_1_1_U1359                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_480                                                                                                                             |     32|
|1656  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_874                                                                                                                     |     32|
|1657  |    mac_muladd_10s_10s_18ns_18_1_1_U1360                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_481                                                                                                                             |     16|
|1658  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_873                                                                                                                     |     16|
|1659  |    mac_muladd_10s_10s_18ns_18_1_1_U1361                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_482                                                                                                                             |     14|
|1660  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_872                                                                                                                     |     14|
|1661  |    mac_muladd_10s_10s_18ns_18_1_1_U1362                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_483                                                                                                                             |     16|
|1662  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_871                                                                                                                     |     16|
|1663  |    mac_muladd_10s_10s_18ns_18_1_1_U1364                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_484                                                                                                                             |     28|
|1664  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_870                                                                                                                     |     28|
|1665  |    mac_muladd_10s_10s_18ns_18_1_1_U1365                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_485                                                                                                                             |     13|
|1666  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_869                                                                                                                     |     13|
|1667  |    mac_muladd_10s_10s_18ns_18_1_1_U1366                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_486                                                                                                                             |     34|
|1668  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_868                                                                                                                     |     34|
|1669  |    mac_muladd_10s_10s_18ns_18_1_1_U1367                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_487                                                                                                                             |     13|
|1670  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_867                                                                                                                     |     13|
|1671  |    mac_muladd_10s_10s_18ns_18_1_1_U1368                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_488                                                                                                                             |     28|
|1672  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_866                                                                                                                     |     28|
|1673  |    mac_muladd_10s_10s_18ns_18_1_1_U1369                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_489                                                                                                                             |     28|
|1674  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_865                                                                                                                     |     28|
|1675  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U1249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__5   |      8|
|1676  |    mac_muladd_10s_10s_18ns_18_1_1_U1370                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_490                                                                                                                             |     57|
|1677  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_864                                                                                                                     |     57|
|1678  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U1249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__6   |      8|
|1679  |    mac_muladd_10s_10s_18ns_18_1_1_U1371                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_491                                                                                                                             |     13|
|1680  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_863                                                                                                                     |     13|
|1681  |    mac_muladd_10s_10s_18ns_18_1_1_U1372                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_492                                                                                                                             |     25|
|1682  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_862                                                                                                                     |     25|
|1683  |    mac_muladd_10s_10s_18ns_18_1_1_U1373                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_493                                                                                                                             |     22|
|1684  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_861                                                                                                                     |     22|
|1685  |    mac_muladd_10s_10s_18ns_18_1_1_U1374                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_494                                                                                                                             |     32|
|1686  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_860                                                                                                                     |     32|
|1687  |    mac_muladd_10s_10s_18ns_18_1_1_U1375                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_495                                                                                                                             |     13|
|1688  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_859                                                                                                                     |     13|
|1689  |    mac_muladd_10s_10s_18ns_18_1_1_U1376                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_496                                                                                                                             |     17|
|1690  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_858                                                                                                                     |     17|
|1691  |    mac_muladd_10s_10s_18ns_18_1_1_U1377                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_497                                                                                                                             |     16|
|1692  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_857                                                                                                                     |     16|
|1693  |    mac_muladd_10s_10s_18ns_18_1_1_U1379                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_498                                                                                                                             |     25|
|1694  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_856                                                                                                                     |     25|
|1695  |    mac_muladd_10s_10s_18ns_18_1_1_U1380                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_499                                                                                                                             |     14|
|1696  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_855                                                                                                                     |     14|
|1697  |    mac_muladd_10s_10s_18ns_18_1_1_U1381                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_500                                                                                                                             |     34|
|1698  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_854                                                                                                                     |     34|
|1699  |    mac_muladd_10s_10s_18ns_18_1_1_U1382                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_501                                                                                                                             |     13|
|1700  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_853                                                                                                                     |     13|
|1701  |    mac_muladd_10s_10s_18ns_18_1_1_U1383                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_502                                                                                                                             |     28|
|1702  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_852                                                                                                                     |     28|
|1703  |    mac_muladd_10s_10s_18ns_18_1_1_U1384                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_503                                                                                                                             |     21|
|1704  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_851                                                                                                                     |     21|
|1705  |    mac_muladd_10s_10s_18ns_18_1_1_U1385                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_504                                                                                                                             |     50|
|1706  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_850                                                                                                                     |     50|
|1707  |    mac_muladd_10s_10s_18ns_18_1_1_U1386                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_505                                                                                                                             |     16|
|1708  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_849                                                                                                                     |     16|
|1709  |    mac_muladd_10s_10s_18ns_18_1_1_U1387                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_506                                                                                                                             |     25|
|1710  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_848                                                                                                                     |     25|
|1711  |    mac_muladd_10s_10s_18ns_18_1_1_U1388                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_507                                                                                                                             |     22|
|1712  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_847                                                                                                                     |     22|
|1713  |    mac_muladd_10s_10s_18ns_18_1_1_U1389                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_508                                                                                                                             |     32|
|1714  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_846                                                                                                                     |     32|
|1715  |    mac_muladd_10s_10s_18ns_18_1_1_U1390                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_509                                                                                                                             |     16|
|1716  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_845                                                                                                                     |     16|
|1717  |    mac_muladd_10s_10s_18ns_18_1_1_U1391                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_510                                                                                                                             |     18|
|1718  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_844                                                                                                                     |     18|
|1719  |    mac_muladd_10s_10s_18ns_18_1_1_U1392                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_511                                                                                                                             |     13|
|1720  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_843                                                                                                                     |     13|
|1721  |    mac_muladd_10s_10s_18ns_18_1_1_U1394                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_512                                                                                                                             |     25|
|1722  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_842                                                                                                                     |     25|
|1723  |    mac_muladd_10s_10s_18ns_18_1_1_U1395                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_513                                                                                                                             |     13|
|1724  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_841                                                                                                                     |     13|
|1725  |    mac_muladd_10s_10s_18ns_18_1_1_U1396                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_514                                                                                                                             |     34|
|1726  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_840                                                                                                                     |     34|
|1727  |    mac_muladd_10s_10s_18ns_18_1_1_U1397                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_515                                                                                                                             |     16|
|1728  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_839                                                                                                                     |     16|
|1729  |    mac_muladd_10s_10s_18ns_18_1_1_U1398                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_516                                                                                                                             |     28|
|1730  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_838                                                                                                                     |     28|
|1731  |    mac_muladd_10s_10s_18ns_18_1_1_U1399                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_517                                                                                                                             |     21|
|1732  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_837                                                                                                                     |     21|
|1733  |    mac_muladd_10s_10s_18ns_18_1_1_U1400                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_518                                                                                                                             |     50|
|1734  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_836                                                                                                                     |     50|
|1735  |    mac_muladd_10s_10s_18ns_18_1_1_U1401                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_519                                                                                                                             |     16|
|1736  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_835                                                                                                                     |     16|
|1737  |    mac_muladd_10s_10s_18ns_18_1_1_U1402                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_520                                                                                                                             |     25|
|1738  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_834                                                                                                                     |     25|
|1739  |    mac_muladd_10s_10s_18ns_18_1_1_U1403                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_521                                                                                                                             |     22|
|1740  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_833                                                                                                                     |     22|
|1741  |    mac_muladd_10s_10s_18ns_18_1_1_U1404                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_522                                                                                                                             |     32|
|1742  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_832                                                                                                                     |     32|
|1743  |    mac_muladd_10s_10s_18ns_18_1_1_U1405                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_523                                                                                                                             |     13|
|1744  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_831                                                                                                                     |     13|
|1745  |    mac_muladd_10s_10s_18ns_18_1_1_U1406                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_524                                                                                                                             |     17|
|1746  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_830                                                                                                                     |     17|
|1747  |    mac_muladd_10s_10s_18ns_18_1_1_U1407                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_525                                                                                                                             |     16|
|1748  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_829                                                                                                                     |     16|
|1749  |    mac_muladd_10s_10s_18ns_18_1_1_U1409                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_526                                                                                                                             |     28|
|1750  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_828                                                                                                                     |     28|
|1751  |    mac_muladd_10s_10s_18ns_18_1_1_U1410                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_527                                                                                                                             |     13|
|1752  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_827                                                                                                                     |     13|
|1753  |    mac_muladd_10s_10s_18ns_18_1_1_U1411                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_528                                                                                                                             |     34|
|1754  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_826                                                                                                                     |     34|
|1755  |    mac_muladd_10s_10s_18ns_18_1_1_U1412                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_529                                                                                                                             |     13|
|1756  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_825                                                                                                                     |     13|
|1757  |    mac_muladd_10s_10s_18ns_18_1_1_U1413                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_530                                                                                                                             |     28|
|1758  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_824                                                                                                                     |     28|
|1759  |    mac_muladd_10s_10s_18ns_18_1_1_U1414                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_531                                                                                                                             |     21|
|1760  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_823                                                                                                                     |     21|
|1761  |    mac_muladd_10s_10s_18ns_18_1_1_U1415                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_532                                                                                                                             |     50|
|1762  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_822                                                                                                                     |     50|
|1763  |    mac_muladd_10s_10s_18ns_18_1_1_U1416                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_533                                                                                                                             |     13|
|1764  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_821                                                                                                                     |     13|
|1765  |    mac_muladd_10s_10s_18ns_18_1_1_U1417                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_534                                                                                                                             |     26|
|1766  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_820                                                                                                                     |     26|
|1767  |    mac_muladd_10s_10s_18ns_18_1_1_U1418                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_535                                                                                                                             |     22|
|1768  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_819                                                                                                                     |     22|
|1769  |    mac_muladd_10s_10s_18ns_18_1_1_U1419                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_536                                                                                                                             |     35|
|1770  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_818                                                                                                                     |     35|
|1771  |    mac_muladd_10s_10s_18ns_18_1_1_U1420                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_537                                                                                                                             |     14|
|1772  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_817                                                                                                                     |     14|
|1773  |    mac_muladd_10s_10s_18ns_18_1_1_U1421                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_538                                                                                                                             |     17|
|1774  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_816                                                                                                                     |     17|
|1775  |    mac_muladd_10s_10s_18ns_18_1_1_U1422                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_539                                                                                                                             |     18|
|1776  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_815                                                                                                                     |     18|
|1777  |    mac_muladd_10s_10s_18ns_18_1_1_U988                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_540                                                                                                                             |     27|
|1778  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_814                                                                                                                     |     27|
|1779  |    mac_muladd_10s_10s_18ns_18_1_1_U989                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_541                                                                                                                             |     27|
|1780  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_813                                                                                                                     |     27|
|1781  |    mac_muladd_10s_10s_18ns_18_1_1_U990                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_542                                                                                                                             |     26|
|1782  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_812                                                                                                                     |     26|
|1783  |    mac_muladd_10s_10s_18ns_18_1_1_U991                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_543                                                                                                                             |     22|
|1784  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_811                                                                                                                     |     22|
|1785  |    mac_muladd_10s_10s_18ns_18_1_1_U992                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_544                                                                                                                             |     23|
|1786  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_810                                                                                                                     |     23|
|1787  |    mac_muladd_10s_10s_18ns_18_1_1_U993                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_545                                                                                                                             |     23|
|1788  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_809                                                                                                                     |     23|
|1789  |    mac_muladd_10s_10s_18ns_18_1_1_U994                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_546                                                                                                                             |     38|
|1790  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_808                                                                                                                     |     38|
|1791  |    mac_muladd_10s_10s_18ns_18_1_1_U995                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_547                                                                                                                             |     28|
|1792  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_807                                                                                                                     |     28|
|1793  |    mac_muladd_10s_10s_18ns_18_1_1_U996                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_548                                                                                                                             |     26|
|1794  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_806                                                                                                                     |     26|
|1795  |    mac_muladd_10s_10s_18ns_18_1_1_U997                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_549                                                                                                                             |     22|
|1796  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_805                                                                                                                     |     22|
|1797  |    mac_muladd_10s_10s_18ns_18_1_1_U998                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_550                                                                                                                             |     38|
|1798  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_804                                                                                                                     |     38|
|1799  |    mac_muladd_10s_10s_18ns_18_1_1_U999                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_551                                                                                                                             |     27|
|1800  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0                                                                                                                         |     27|
|1801  |    mac_muladd_10s_9ns_18ns_18_1_1_U1198                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1                                                                                                                                 |     15|
|1802  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_803                                                                                                                     |     15|
|1803  |    mac_muladd_10s_9ns_18ns_18_1_1_U1213                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_552                                                                                                                             |     15|
|1804  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_802                                                                                                                     |     15|
|1805  |    mac_muladd_10s_9ns_18ns_18_1_1_U1228                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_553                                                                                                                             |     15|
|1806  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_801                                                                                                                     |     15|
|1807  |    mac_muladd_10s_9ns_18ns_18_1_1_U1243                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_554                                                                                                                             |     15|
|1808  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_800                                                                                                                     |     15|
|1809  |    mac_muladd_10s_9ns_18ns_18_1_1_U1258                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_555                                                                                                                             |     15|
|1810  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_799                                                                                                                     |     15|
|1811  |    mac_muladd_10s_9ns_18ns_18_1_1_U1273                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_556                                                                                                                             |     15|
|1812  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_798                                                                                                                     |     15|
|1813  |    mac_muladd_10s_9ns_18ns_18_1_1_U1288                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_557                                                                                                                             |     15|
|1814  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_797                                                                                                                     |     15|
|1815  |    mac_muladd_10s_9ns_18ns_18_1_1_U1303                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_558                                                                                                                             |     15|
|1816  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_796                                                                                                                     |     15|
|1817  |    mac_muladd_10s_9ns_18ns_18_1_1_U1318                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_559                                                                                                                             |     15|
|1818  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_795                                                                                                                     |     15|
|1819  |    mac_muladd_10s_9ns_18ns_18_1_1_U1333                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_560                                                                                                                             |     15|
|1820  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_794                                                                                                                     |     15|
|1821  |    mac_muladd_10s_9ns_18ns_18_1_1_U1348                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_561                                                                                                                             |     15|
|1822  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_793                                                                                                                     |     15|
|1823  |    mac_muladd_10s_9ns_18ns_18_1_1_U1363                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_562                                                                                                                             |     15|
|1824  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_792                                                                                                                     |     15|
|1825  |    mac_muladd_10s_9ns_18ns_18_1_1_U1378                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_563                                                                                                                             |     15|
|1826  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_791                                                                                                                     |     15|
|1827  |    mac_muladd_10s_9ns_18ns_18_1_1_U1393                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_564                                                                                                                             |     15|
|1828  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_790                                                                                                                     |     15|
|1829  |    mac_muladd_10s_9ns_18ns_18_1_1_U1408                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_565                                                                                                                             |     15|
|1830  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1                                                                                                                         |     15|
|1831  |    mul_10s_10s_18_1_1_U763                                          |hls_dummy_mul_10s_10s_18_1_1                                                                                                                                             |      9|
|1832  |    mul_10s_10s_18_1_1_U764                                          |hls_dummy_mul_10s_10s_18_1_1_566                                                                                                                                         |     69|
|1833  |    mul_10s_10s_18_1_1_U765                                          |hls_dummy_mul_10s_10s_18_1_1_567                                                                                                                                         |     69|
|1834  |    mul_10s_10s_18_1_1_U766                                          |hls_dummy_mul_10s_10s_18_1_1_568                                                                                                                                         |     71|
|1835  |    mul_10s_10s_18_1_1_U767                                          |hls_dummy_mul_10s_10s_18_1_1_569                                                                                                                                         |     75|
|1836  |    mul_10s_10s_18_1_1_U768                                          |hls_dummy_mul_10s_10s_18_1_1_570                                                                                                                                         |     80|
|1837  |    mul_10s_10s_18_1_1_U769                                          |hls_dummy_mul_10s_10s_18_1_1_571                                                                                                                                         |     80|
|1838  |    mul_10s_10s_18_1_1_U770                                          |hls_dummy_mul_10s_10s_18_1_1_572                                                                                                                                         |     97|
|1839  |    mul_10s_10s_18_1_1_U771                                          |hls_dummy_mul_10s_10s_18_1_1_573                                                                                                                                         |     79|
|1840  |    mul_10s_10s_18_1_1_U772                                          |hls_dummy_mul_10s_10s_18_1_1_574                                                                                                                                         |     69|
|1841  |    mul_10s_10s_18_1_1_U773                                          |hls_dummy_mul_10s_10s_18_1_1_575                                                                                                                                         |     75|
|1842  |    mul_10s_10s_18_1_1_U774                                          |hls_dummy_mul_10s_10s_18_1_1_576                                                                                                                                         |     97|
|1843  |    mul_10s_10s_18_1_1_U775                                          |hls_dummy_mul_10s_10s_18_1_1_577                                                                                                                                         |     71|
|1844  |    mul_10s_10s_18_1_1_U776                                          |hls_dummy_mul_10s_10s_18_1_1_578                                                                                                                                         |     77|
|1845  |    mul_10s_10s_18_1_1_U777                                          |hls_dummy_mul_10s_10s_18_1_1_579                                                                                                                                         |     80|
|1846  |    mul_10s_10s_18_1_1_U778                                          |hls_dummy_mul_10s_10s_18_1_1_580                                                                                                                                         |      9|
|1847  |    mul_10s_10s_18_1_1_U779                                          |hls_dummy_mul_10s_10s_18_1_1_581                                                                                                                                         |     73|
|1848  |    mul_10s_10s_18_1_1_U780                                          |hls_dummy_mul_10s_10s_18_1_1_582                                                                                                                                         |     69|
|1849  |    mul_10s_10s_18_1_1_U781                                          |hls_dummy_mul_10s_10s_18_1_1_583                                                                                                                                         |     82|
|1850  |    mul_10s_10s_18_1_1_U782                                          |hls_dummy_mul_10s_10s_18_1_1_584                                                                                                                                         |     69|
|1851  |    mul_10s_10s_18_1_1_U783                                          |hls_dummy_mul_10s_10s_18_1_1_585                                                                                                                                         |     69|
|1852  |    mul_10s_10s_18_1_1_U784                                          |hls_dummy_mul_10s_10s_18_1_1_586                                                                                                                                         |     80|
|1853  |    mul_10s_10s_18_1_1_U785                                          |hls_dummy_mul_10s_10s_18_1_1_587                                                                                                                                         |     97|
|1854  |    mul_10s_10s_18_1_1_U786                                          |hls_dummy_mul_10s_10s_18_1_1_588                                                                                                                                         |     69|
|1855  |    mul_10s_10s_18_1_1_U787                                          |hls_dummy_mul_10s_10s_18_1_1_589                                                                                                                                         |     69|
|1856  |    mul_10s_10s_18_1_1_U788                                          |hls_dummy_mul_10s_10s_18_1_1_590                                                                                                                                         |     69|
|1857  |    mul_10s_10s_18_1_1_U789                                          |hls_dummy_mul_10s_10s_18_1_1_591                                                                                                                                         |    110|
|1858  |    mul_10s_10s_18_1_1_U790                                          |hls_dummy_mul_10s_10s_18_1_1_592                                                                                                                                         |     69|
|1859  |    mul_10s_10s_18_1_1_U791                                          |hls_dummy_mul_10s_10s_18_1_1_593                                                                                                                                         |    110|
|1860  |    mul_10s_10s_18_1_1_U792                                          |hls_dummy_mul_10s_10s_18_1_1_594                                                                                                                                         |     69|
|1861  |    mul_10s_10s_18_1_1_U793                                          |hls_dummy_mul_10s_10s_18_1_1_595                                                                                                                                         |      9|
|1862  |    mul_10s_10s_18_1_1_U794                                          |hls_dummy_mul_10s_10s_18_1_1_596                                                                                                                                         |     73|
|1863  |    mul_10s_10s_18_1_1_U795                                          |hls_dummy_mul_10s_10s_18_1_1_597                                                                                                                                         |     73|
|1864  |    mul_10s_10s_18_1_1_U796                                          |hls_dummy_mul_10s_10s_18_1_1_598                                                                                                                                         |     73|
|1865  |    mul_10s_10s_18_1_1_U797                                          |hls_dummy_mul_10s_10s_18_1_1_599                                                                                                                                         |     73|
|1866  |    mul_10s_10s_18_1_1_U798                                          |hls_dummy_mul_10s_10s_18_1_1_600                                                                                                                                         |     73|
|1867  |    mul_10s_10s_18_1_1_U799                                          |hls_dummy_mul_10s_10s_18_1_1_601                                                                                                                                         |     69|
|1868  |    mul_10s_10s_18_1_1_U800                                          |hls_dummy_mul_10s_10s_18_1_1_602                                                                                                                                         |     79|
|1869  |    mul_10s_10s_18_1_1_U801                                          |hls_dummy_mul_10s_10s_18_1_1_603                                                                                                                                         |     73|
|1870  |    mul_10s_10s_18_1_1_U802                                          |hls_dummy_mul_10s_10s_18_1_1_604                                                                                                                                         |     73|
|1871  |    mul_10s_10s_18_1_1_U803                                          |hls_dummy_mul_10s_10s_18_1_1_605                                                                                                                                         |     69|
|1872  |    mul_10s_10s_18_1_1_U804                                          |hls_dummy_mul_10s_10s_18_1_1_606                                                                                                                                         |     69|
|1873  |    mul_10s_10s_18_1_1_U805                                          |hls_dummy_mul_10s_10s_18_1_1_607                                                                                                                                         |     71|
|1874  |    mul_10s_10s_18_1_1_U806                                          |hls_dummy_mul_10s_10s_18_1_1_608                                                                                                                                         |     71|
|1875  |    mul_10s_10s_18_1_1_U807                                          |hls_dummy_mul_10s_10s_18_1_1_609                                                                                                                                         |     79|
|1876  |    mul_10s_10s_18_1_1_U808                                          |hls_dummy_mul_10s_10s_18_1_1_610                                                                                                                                         |      9|
|1877  |    mul_10s_10s_18_1_1_U809                                          |hls_dummy_mul_10s_10s_18_1_1_611                                                                                                                                         |     97|
|1878  |    mul_10s_10s_18_1_1_U810                                          |hls_dummy_mul_10s_10s_18_1_1_612                                                                                                                                         |     69|
|1879  |    mul_10s_10s_18_1_1_U811                                          |hls_dummy_mul_10s_10s_18_1_1_613                                                                                                                                         |     69|
|1880  |    mul_10s_10s_18_1_1_U812                                          |hls_dummy_mul_10s_10s_18_1_1_614                                                                                                                                         |    119|
|1881  |    mul_10s_10s_18_1_1_U813                                          |hls_dummy_mul_10s_10s_18_1_1_615                                                                                                                                         |     84|
|1882  |    mul_10s_10s_18_1_1_U814                                          |hls_dummy_mul_10s_10s_18_1_1_616                                                                                                                                         |     69|
|1883  |    mul_10s_10s_18_1_1_U815                                          |hls_dummy_mul_10s_10s_18_1_1_617                                                                                                                                         |     79|
|1884  |    mul_10s_10s_18_1_1_U816                                          |hls_dummy_mul_10s_10s_18_1_1_618                                                                                                                                         |    119|
|1885  |    mul_10s_10s_18_1_1_U817                                          |hls_dummy_mul_10s_10s_18_1_1_619                                                                                                                                         |    121|
|1886  |    mul_10s_10s_18_1_1_U818                                          |hls_dummy_mul_10s_10s_18_1_1_620                                                                                                                                         |     69|
|1887  |    mul_10s_10s_18_1_1_U819                                          |hls_dummy_mul_10s_10s_18_1_1_621                                                                                                                                         |     69|
|1888  |    mul_10s_10s_18_1_1_U820                                          |hls_dummy_mul_10s_10s_18_1_1_622                                                                                                                                         |     69|
|1889  |    mul_10s_10s_18_1_1_U821                                          |hls_dummy_mul_10s_10s_18_1_1_623                                                                                                                                         |     75|
|1890  |    mul_10s_10s_18_1_1_U822                                          |hls_dummy_mul_10s_10s_18_1_1_624                                                                                                                                         |     75|
|1891  |    mul_10s_10s_18_1_1_U823                                          |hls_dummy_mul_10s_10s_18_1_1_625                                                                                                                                         |      9|
|1892  |    mul_10s_10s_18_1_1_U824                                          |hls_dummy_mul_10s_10s_18_1_1_626                                                                                                                                         |     70|
|1893  |    mul_10s_10s_18_1_1_U825                                          |hls_dummy_mul_10s_10s_18_1_1_627                                                                                                                                         |     73|
|1894  |    mul_10s_10s_18_1_1_U826                                          |hls_dummy_mul_10s_10s_18_1_1_628                                                                                                                                         |     69|
|1895  |    mul_10s_10s_18_1_1_U827                                          |hls_dummy_mul_10s_10s_18_1_1_629                                                                                                                                         |    120|
|1896  |    mul_10s_10s_18_1_1_U828                                          |hls_dummy_mul_10s_10s_18_1_1_630                                                                                                                                         |     73|
|1897  |    mul_10s_10s_18_1_1_U829                                          |hls_dummy_mul_10s_10s_18_1_1_631                                                                                                                                         |     75|
|1898  |    mul_10s_10s_18_1_1_U830                                          |hls_dummy_mul_10s_10s_18_1_1_632                                                                                                                                         |     69|
|1899  |    mul_10s_10s_18_1_1_U831                                          |hls_dummy_mul_10s_10s_18_1_1_633                                                                                                                                         |     69|
|1900  |    mul_10s_10s_18_1_1_U832                                          |hls_dummy_mul_10s_10s_18_1_1_634                                                                                                                                         |    119|
|1901  |    mul_10s_10s_18_1_1_U833                                          |hls_dummy_mul_10s_10s_18_1_1_635                                                                                                                                         |     69|
|1902  |    mul_10s_10s_18_1_1_U834                                          |hls_dummy_mul_10s_10s_18_1_1_636                                                                                                                                         |     69|
|1903  |    mul_10s_10s_18_1_1_U835                                          |hls_dummy_mul_10s_10s_18_1_1_637                                                                                                                                         |     71|
|1904  |    mul_10s_10s_18_1_1_U836                                          |hls_dummy_mul_10s_10s_18_1_1_638                                                                                                                                         |     71|
|1905  |    mul_10s_10s_18_1_1_U837                                          |hls_dummy_mul_10s_10s_18_1_1_639                                                                                                                                         |     73|
|1906  |    mul_10s_10s_18_1_1_U838                                          |hls_dummy_mul_10s_10s_18_1_1_640                                                                                                                                         |      9|
|1907  |    mul_10s_10s_18_1_1_U839                                          |hls_dummy_mul_10s_10s_18_1_1_641                                                                                                                                         |     69|
|1908  |    mul_10s_10s_18_1_1_U840                                          |hls_dummy_mul_10s_10s_18_1_1_642                                                                                                                                         |     73|
|1909  |    mul_10s_10s_18_1_1_U841                                          |hls_dummy_mul_10s_10s_18_1_1_643                                                                                                                                         |     69|
|1910  |    mul_10s_10s_18_1_1_U842                                          |hls_dummy_mul_10s_10s_18_1_1_644                                                                                                                                         |     69|
|1911  |    mul_10s_10s_18_1_1_U843                                          |hls_dummy_mul_10s_10s_18_1_1_645                                                                                                                                         |     69|
|1912  |    mul_10s_10s_18_1_1_U844                                          |hls_dummy_mul_10s_10s_18_1_1_646                                                                                                                                         |     69|
|1913  |    mul_10s_10s_18_1_1_U845                                          |hls_dummy_mul_10s_10s_18_1_1_647                                                                                                                                         |     69|
|1914  |    mul_10s_10s_18_1_1_U846                                          |hls_dummy_mul_10s_10s_18_1_1_648                                                                                                                                         |     73|
|1915  |    mul_10s_10s_18_1_1_U847                                          |hls_dummy_mul_10s_10s_18_1_1_649                                                                                                                                         |     69|
|1916  |    mul_10s_10s_18_1_1_U848                                          |hls_dummy_mul_10s_10s_18_1_1_650                                                                                                                                         |     69|
|1917  |    mul_10s_10s_18_1_1_U849                                          |hls_dummy_mul_10s_10s_18_1_1_651                                                                                                                                         |     69|
|1918  |    mul_10s_10s_18_1_1_U850                                          |hls_dummy_mul_10s_10s_18_1_1_652                                                                                                                                         |     71|
|1919  |    mul_10s_10s_18_1_1_U851                                          |hls_dummy_mul_10s_10s_18_1_1_653                                                                                                                                         |     75|
|1920  |    mul_10s_10s_18_1_1_U852                                          |hls_dummy_mul_10s_10s_18_1_1_654                                                                                                                                         |     79|
|1921  |    mul_10s_10s_18_1_1_U853                                          |hls_dummy_mul_10s_10s_18_1_1_655                                                                                                                                         |      9|
|1922  |    mul_10s_10s_18_1_1_U854                                          |hls_dummy_mul_10s_10s_18_1_1_656                                                                                                                                         |     69|
|1923  |    mul_10s_10s_18_1_1_U855                                          |hls_dummy_mul_10s_10s_18_1_1_657                                                                                                                                         |     69|
|1924  |    mul_10s_10s_18_1_1_U856                                          |hls_dummy_mul_10s_10s_18_1_1_658                                                                                                                                         |     73|
|1925  |    mul_10s_10s_18_1_1_U857                                          |hls_dummy_mul_10s_10s_18_1_1_659                                                                                                                                         |     80|
|1926  |    mul_10s_10s_18_1_1_U858                                          |hls_dummy_mul_10s_10s_18_1_1_660                                                                                                                                         |     69|
|1927  |    mul_10s_10s_18_1_1_U859                                          |hls_dummy_mul_10s_10s_18_1_1_661                                                                                                                                         |     75|
|1928  |    mul_10s_10s_18_1_1_U860                                          |hls_dummy_mul_10s_10s_18_1_1_662                                                                                                                                         |     69|
|1929  |    mul_10s_10s_18_1_1_U861                                          |hls_dummy_mul_10s_10s_18_1_1_663                                                                                                                                         |     73|
|1930  |    mul_10s_10s_18_1_1_U862                                          |hls_dummy_mul_10s_10s_18_1_1_664                                                                                                                                         |     71|
|1931  |    mul_10s_10s_18_1_1_U863                                          |hls_dummy_mul_10s_10s_18_1_1_665                                                                                                                                         |     69|
|1932  |    mul_10s_10s_18_1_1_U864                                          |hls_dummy_mul_10s_10s_18_1_1_666                                                                                                                                         |     69|
|1933  |    mul_10s_10s_18_1_1_U865                                          |hls_dummy_mul_10s_10s_18_1_1_667                                                                                                                                         |     71|
|1934  |    mul_10s_10s_18_1_1_U866                                          |hls_dummy_mul_10s_10s_18_1_1_668                                                                                                                                         |     71|
|1935  |    mul_10s_10s_18_1_1_U867                                          |hls_dummy_mul_10s_10s_18_1_1_669                                                                                                                                         |     73|
|1936  |    mul_10s_10s_18_1_1_U868                                          |hls_dummy_mul_10s_10s_18_1_1_670                                                                                                                                         |      9|
|1937  |    mul_10s_10s_18_1_1_U869                                          |hls_dummy_mul_10s_10s_18_1_1_671                                                                                                                                         |     71|
|1938  |    mul_10s_10s_18_1_1_U870                                          |hls_dummy_mul_10s_10s_18_1_1_672                                                                                                                                         |     71|
|1939  |    mul_10s_10s_18_1_1_U871                                          |hls_dummy_mul_10s_10s_18_1_1_673                                                                                                                                         |     69|
|1940  |    mul_10s_10s_18_1_1_U872                                          |hls_dummy_mul_10s_10s_18_1_1_674                                                                                                                                         |     69|
|1941  |    mul_10s_10s_18_1_1_U873                                          |hls_dummy_mul_10s_10s_18_1_1_675                                                                                                                                         |     73|
|1942  |    mul_10s_10s_18_1_1_U874                                          |hls_dummy_mul_10s_10s_18_1_1_676                                                                                                                                         |     73|
|1943  |    mul_10s_10s_18_1_1_U875                                          |hls_dummy_mul_10s_10s_18_1_1_677                                                                                                                                         |     73|
|1944  |    mul_10s_10s_18_1_1_U876                                          |hls_dummy_mul_10s_10s_18_1_1_678                                                                                                                                         |    119|
|1945  |    mul_10s_10s_18_1_1_U877                                          |hls_dummy_mul_10s_10s_18_1_1_679                                                                                                                                         |     73|
|1946  |    mul_10s_10s_18_1_1_U878                                          |hls_dummy_mul_10s_10s_18_1_1_680                                                                                                                                         |     71|
|1947  |    mul_10s_10s_18_1_1_U879                                          |hls_dummy_mul_10s_10s_18_1_1_681                                                                                                                                         |     72|
|1948  |    mul_10s_10s_18_1_1_U880                                          |hls_dummy_mul_10s_10s_18_1_1_682                                                                                                                                         |     73|
|1949  |    mul_10s_10s_18_1_1_U881                                          |hls_dummy_mul_10s_10s_18_1_1_683                                                                                                                                         |     71|
|1950  |    mul_10s_10s_18_1_1_U882                                          |hls_dummy_mul_10s_10s_18_1_1_684                                                                                                                                         |     69|
|1951  |    mul_10s_10s_18_1_1_U883                                          |hls_dummy_mul_10s_10s_18_1_1_685                                                                                                                                         |      9|
|1952  |    mul_10s_10s_18_1_1_U884                                          |hls_dummy_mul_10s_10s_18_1_1_686                                                                                                                                         |     69|
|1953  |    mul_10s_10s_18_1_1_U885                                          |hls_dummy_mul_10s_10s_18_1_1_687                                                                                                                                         |     79|
|1954  |    mul_10s_10s_18_1_1_U886                                          |hls_dummy_mul_10s_10s_18_1_1_688                                                                                                                                         |     69|
|1955  |    mul_10s_10s_18_1_1_U887                                          |hls_dummy_mul_10s_10s_18_1_1_689                                                                                                                                         |    120|
|1956  |    mul_10s_10s_18_1_1_U888                                          |hls_dummy_mul_10s_10s_18_1_1_690                                                                                                                                         |     79|
|1957  |    mul_10s_10s_18_1_1_U889                                          |hls_dummy_mul_10s_10s_18_1_1_691                                                                                                                                         |     69|
|1958  |    mul_10s_10s_18_1_1_U890                                          |hls_dummy_mul_10s_10s_18_1_1_692                                                                                                                                         |     69|
|1959  |    mul_10s_10s_18_1_1_U891                                          |hls_dummy_mul_10s_10s_18_1_1_693                                                                                                                                         |    120|
|1960  |    mul_10s_10s_18_1_1_U892                                          |hls_dummy_mul_10s_10s_18_1_1_694                                                                                                                                         |    121|
|1961  |    mul_10s_10s_18_1_1_U893                                          |hls_dummy_mul_10s_10s_18_1_1_695                                                                                                                                         |     69|
|1962  |    mul_10s_10s_18_1_1_U894                                          |hls_dummy_mul_10s_10s_18_1_1_696                                                                                                                                         |     72|
|1963  |    mul_10s_10s_18_1_1_U895                                          |hls_dummy_mul_10s_10s_18_1_1_697                                                                                                                                         |     69|
|1964  |    mul_10s_10s_18_1_1_U896                                          |hls_dummy_mul_10s_10s_18_1_1_698                                                                                                                                         |     71|
|1965  |    mul_10s_10s_18_1_1_U897                                          |hls_dummy_mul_10s_10s_18_1_1_699                                                                                                                                         |     79|
|1966  |    mul_10s_10s_18_1_1_U898                                          |hls_dummy_mul_10s_10s_18_1_1_700                                                                                                                                         |      9|
|1967  |    mul_10s_10s_18_1_1_U899                                          |hls_dummy_mul_10s_10s_18_1_1_701                                                                                                                                         |     81|
|1968  |    mul_10s_10s_18_1_1_U900                                          |hls_dummy_mul_10s_10s_18_1_1_702                                                                                                                                         |     79|
|1969  |    mul_10s_10s_18_1_1_U901                                          |hls_dummy_mul_10s_10s_18_1_1_703                                                                                                                                         |     69|
|1970  |    mul_10s_10s_18_1_1_U902                                          |hls_dummy_mul_10s_10s_18_1_1_704                                                                                                                                         |     77|
|1971  |    mul_10s_10s_18_1_1_U903                                          |hls_dummy_mul_10s_10s_18_1_1_705                                                                                                                                         |    120|
|1972  |    mul_10s_10s_18_1_1_U904                                          |hls_dummy_mul_10s_10s_18_1_1_706                                                                                                                                         |     80|
|1973  |    mul_10s_10s_18_1_1_U905                                          |hls_dummy_mul_10s_10s_18_1_1_707                                                                                                                                         |     78|
|1974  |    mul_10s_10s_18_1_1_U906                                          |hls_dummy_mul_10s_10s_18_1_1_708                                                                                                                                         |     69|
|1975  |    mul_10s_10s_18_1_1_U907                                          |hls_dummy_mul_10s_10s_18_1_1_709                                                                                                                                         |     76|
|1976  |    mul_10s_10s_18_1_1_U908                                          |hls_dummy_mul_10s_10s_18_1_1_710                                                                                                                                         |     77|
|1977  |    mul_10s_10s_18_1_1_U909                                          |hls_dummy_mul_10s_10s_18_1_1_711                                                                                                                                         |     73|
|1978  |    mul_10s_10s_18_1_1_U910                                          |hls_dummy_mul_10s_10s_18_1_1_712                                                                                                                                         |     73|
|1979  |    mul_10s_10s_18_1_1_U911                                          |hls_dummy_mul_10s_10s_18_1_1_713                                                                                                                                         |     71|
|1980  |    mul_10s_10s_18_1_1_U912                                          |hls_dummy_mul_10s_10s_18_1_1_714                                                                                                                                         |     69|
|1981  |    mul_10s_10s_18_1_1_U913                                          |hls_dummy_mul_10s_10s_18_1_1_715                                                                                                                                         |      9|
|1982  |    mul_10s_10s_18_1_1_U914                                          |hls_dummy_mul_10s_10s_18_1_1_716                                                                                                                                         |     71|
|1983  |    mul_10s_10s_18_1_1_U915                                          |hls_dummy_mul_10s_10s_18_1_1_717                                                                                                                                         |     73|
|1984  |    mul_10s_10s_18_1_1_U916                                          |hls_dummy_mul_10s_10s_18_1_1_718                                                                                                                                         |     73|
|1985  |    mul_10s_10s_18_1_1_U917                                          |hls_dummy_mul_10s_10s_18_1_1_719                                                                                                                                         |     73|
|1986  |    mul_10s_10s_18_1_1_U918                                          |hls_dummy_mul_10s_10s_18_1_1_720                                                                                                                                         |     82|
|1987  |    mul_10s_10s_18_1_1_U919                                          |hls_dummy_mul_10s_10s_18_1_1_721                                                                                                                                         |     73|
|1988  |    mul_10s_10s_18_1_1_U920                                          |hls_dummy_mul_10s_10s_18_1_1_722                                                                                                                                         |     79|
|1989  |    mul_10s_10s_18_1_1_U921                                          |hls_dummy_mul_10s_10s_18_1_1_723                                                                                                                                         |     97|
|1990  |    mul_10s_10s_18_1_1_U922                                          |hls_dummy_mul_10s_10s_18_1_1_724                                                                                                                                         |     79|
|1991  |    mul_10s_10s_18_1_1_U923                                          |hls_dummy_mul_10s_10s_18_1_1_725                                                                                                                                         |     69|
|1992  |    mul_10s_10s_18_1_1_U924                                          |hls_dummy_mul_10s_10s_18_1_1_726                                                                                                                                         |     71|
|1993  |    mul_10s_10s_18_1_1_U925                                          |hls_dummy_mul_10s_10s_18_1_1_727                                                                                                                                         |     71|
|1994  |    mul_10s_10s_18_1_1_U926                                          |hls_dummy_mul_10s_10s_18_1_1_728                                                                                                                                         |     73|
|1995  |    mul_10s_10s_18_1_1_U927                                          |hls_dummy_mul_10s_10s_18_1_1_729                                                                                                                                         |     79|
|1996  |    mul_10s_10s_18_1_1_U928                                          |hls_dummy_mul_10s_10s_18_1_1_730                                                                                                                                         |      9|
|1997  |    mul_10s_10s_18_1_1_U929                                          |hls_dummy_mul_10s_10s_18_1_1_731                                                                                                                                         |     71|
|1998  |    mul_10s_10s_18_1_1_U930                                          |hls_dummy_mul_10s_10s_18_1_1_732                                                                                                                                         |    121|
|1999  |    mul_10s_10s_18_1_1_U931                                          |hls_dummy_mul_10s_10s_18_1_1_733                                                                                                                                         |     73|
|2000  |    mul_10s_10s_18_1_1_U932                                          |hls_dummy_mul_10s_10s_18_1_1_734                                                                                                                                         |     73|
|2001  |    mul_10s_10s_18_1_1_U933                                          |hls_dummy_mul_10s_10s_18_1_1_735                                                                                                                                         |     73|
|2002  |    mul_10s_10s_18_1_1_U934                                          |hls_dummy_mul_10s_10s_18_1_1_736                                                                                                                                         |     73|
|2003  |    mul_10s_10s_18_1_1_U935                                          |hls_dummy_mul_10s_10s_18_1_1_737                                                                                                                                         |     73|
|2004  |    mul_10s_10s_18_1_1_U936                                          |hls_dummy_mul_10s_10s_18_1_1_738                                                                                                                                         |     75|
|2005  |    mul_10s_10s_18_1_1_U937                                          |hls_dummy_mul_10s_10s_18_1_1_739                                                                                                                                         |     75|
|2006  |    mul_10s_10s_18_1_1_U938                                          |hls_dummy_mul_10s_10s_18_1_1_740                                                                                                                                         |     69|
|2007  |    mul_10s_10s_18_1_1_U939                                          |hls_dummy_mul_10s_10s_18_1_1_741                                                                                                                                         |     97|
|2008  |    mul_10s_10s_18_1_1_U940                                          |hls_dummy_mul_10s_10s_18_1_1_742                                                                                                                                         |     71|
|2009  |    mul_10s_10s_18_1_1_U941                                          |hls_dummy_mul_10s_10s_18_1_1_743                                                                                                                                         |    119|
|2010  |    mul_10s_10s_18_1_1_U942                                          |hls_dummy_mul_10s_10s_18_1_1_744                                                                                                                                         |     69|
|2011  |    mul_10s_10s_18_1_1_U943                                          |hls_dummy_mul_10s_10s_18_1_1_745                                                                                                                                         |      9|
|2012  |    mul_10s_10s_18_1_1_U944                                          |hls_dummy_mul_10s_10s_18_1_1_746                                                                                                                                         |     97|
|2013  |    mul_10s_10s_18_1_1_U945                                          |hls_dummy_mul_10s_10s_18_1_1_747                                                                                                                                         |     82|
|2014  |    mul_10s_10s_18_1_1_U946                                          |hls_dummy_mul_10s_10s_18_1_1_748                                                                                                                                         |     97|
|2015  |    mul_10s_10s_18_1_1_U947                                          |hls_dummy_mul_10s_10s_18_1_1_749                                                                                                                                         |     73|
|2016  |    mul_10s_10s_18_1_1_U948                                          |hls_dummy_mul_10s_10s_18_1_1_750                                                                                                                                         |     97|
|2017  |    mul_10s_10s_18_1_1_U949                                          |hls_dummy_mul_10s_10s_18_1_1_751                                                                                                                                         |     97|
|2018  |    mul_10s_10s_18_1_1_U950                                          |hls_dummy_mul_10s_10s_18_1_1_752                                                                                                                                         |     97|
|2019  |    mul_10s_10s_18_1_1_U951                                          |hls_dummy_mul_10s_10s_18_1_1_753                                                                                                                                         |     78|
|2020  |    mul_10s_10s_18_1_1_U952                                          |hls_dummy_mul_10s_10s_18_1_1_754                                                                                                                                         |     82|
|2021  |    mul_10s_10s_18_1_1_U953                                          |hls_dummy_mul_10s_10s_18_1_1_755                                                                                                                                         |     69|
|2022  |    mul_10s_10s_18_1_1_U954                                          |hls_dummy_mul_10s_10s_18_1_1_756                                                                                                                                         |     97|
|2023  |    mul_10s_10s_18_1_1_U955                                          |hls_dummy_mul_10s_10s_18_1_1_757                                                                                                                                         |     97|
|2024  |    mul_10s_10s_18_1_1_U956                                          |hls_dummy_mul_10s_10s_18_1_1_758                                                                                                                                         |     80|
|2025  |    mul_10s_10s_18_1_1_U957                                          |hls_dummy_mul_10s_10s_18_1_1_759                                                                                                                                         |     97|
|2026  |    mul_10s_10s_18_1_1_U958                                          |hls_dummy_mul_10s_10s_18_1_1_760                                                                                                                                         |      9|
|2027  |    mul_10s_10s_18_1_1_U959                                          |hls_dummy_mul_10s_10s_18_1_1_761                                                                                                                                         |     69|
|2028  |    mul_10s_10s_18_1_1_U960                                          |hls_dummy_mul_10s_10s_18_1_1_762                                                                                                                                         |    121|
|2029  |    mul_10s_10s_18_1_1_U961                                          |hls_dummy_mul_10s_10s_18_1_1_763                                                                                                                                         |     97|
|2030  |    mul_10s_10s_18_1_1_U962                                          |hls_dummy_mul_10s_10s_18_1_1_764                                                                                                                                         |     69|
|2031  |    mul_10s_10s_18_1_1_U963                                          |hls_dummy_mul_10s_10s_18_1_1_765                                                                                                                                         |     97|
|2032  |    mul_10s_10s_18_1_1_U964                                          |hls_dummy_mul_10s_10s_18_1_1_766                                                                                                                                         |     71|
|2033  |    mul_10s_10s_18_1_1_U965                                          |hls_dummy_mul_10s_10s_18_1_1_767                                                                                                                                         |     97|
|2034  |    mul_10s_10s_18_1_1_U966                                          |hls_dummy_mul_10s_10s_18_1_1_768                                                                                                                                         |     81|
|2035  |    mul_10s_10s_18_1_1_U967                                          |hls_dummy_mul_10s_10s_18_1_1_769                                                                                                                                         |     81|
|2036  |    mul_10s_10s_18_1_1_U968                                          |hls_dummy_mul_10s_10s_18_1_1_770                                                                                                                                         |     97|
|2037  |    mul_10s_10s_18_1_1_U969                                          |hls_dummy_mul_10s_10s_18_1_1_771                                                                                                                                         |     69|
|2038  |    mul_10s_10s_18_1_1_U970                                          |hls_dummy_mul_10s_10s_18_1_1_772                                                                                                                                         |    120|
|2039  |    mul_10s_10s_18_1_1_U971                                          |hls_dummy_mul_10s_10s_18_1_1_773                                                                                                                                         |     69|
|2040  |    mul_10s_10s_18_1_1_U972                                          |hls_dummy_mul_10s_10s_18_1_1_774                                                                                                                                         |     69|
|2041  |    mul_10s_10s_18_1_1_U973                                          |hls_dummy_mul_10s_10s_18_1_1_775                                                                                                                                         |      9|
|2042  |    mul_10s_10s_18_1_1_U974                                          |hls_dummy_mul_10s_10s_18_1_1_776                                                                                                                                         |     69|
|2043  |    mul_10s_10s_18_1_1_U975                                          |hls_dummy_mul_10s_10s_18_1_1_777                                                                                                                                         |     79|
|2044  |    mul_10s_10s_18_1_1_U976                                          |hls_dummy_mul_10s_10s_18_1_1_778                                                                                                                                         |     69|
|2045  |    mul_10s_10s_18_1_1_U977                                          |hls_dummy_mul_10s_10s_18_1_1_779                                                                                                                                         |     71|
|2046  |    mul_10s_10s_18_1_1_U978                                          |hls_dummy_mul_10s_10s_18_1_1_780                                                                                                                                         |     69|
|2047  |    mul_10s_10s_18_1_1_U979                                          |hls_dummy_mul_10s_10s_18_1_1_781                                                                                                                                         |     69|
|2048  |    mul_10s_10s_18_1_1_U980                                          |hls_dummy_mul_10s_10s_18_1_1_782                                                                                                                                         |     69|
|2049  |    mul_10s_10s_18_1_1_U981                                          |hls_dummy_mul_10s_10s_18_1_1_783                                                                                                                                         |     79|
|2050  |    mul_10s_10s_18_1_1_U982                                          |hls_dummy_mul_10s_10s_18_1_1_784                                                                                                                                         |     69|
|2051  |    mul_10s_10s_18_1_1_U983                                          |hls_dummy_mul_10s_10s_18_1_1_785                                                                                                                                         |     73|
|2052  |    mul_10s_10s_18_1_1_U984                                          |hls_dummy_mul_10s_10s_18_1_1_786                                                                                                                                         |     69|
|2053  |    mul_10s_10s_18_1_1_U985                                          |hls_dummy_mul_10s_10s_18_1_1_787                                                                                                                                         |     73|
|2054  |    mul_10s_10s_18_1_1_U986                                          |hls_dummy_mul_10s_10s_18_1_1_788                                                                                                                                         |     71|
|2055  |    mul_10s_10s_18_1_1_U987                                          |hls_dummy_mul_10s_10s_18_1_1_789                                                                                                                                         |     80|
|2056  |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4                                                                                                |   4546|
+------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:38 ; elapsed = 00:05:39 . Memory (MB): peak = 4582.293 ; gain = 2150.281 ; free physical = 184771 ; free virtual = 395594
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 466 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:41 ; elapsed = 00:05:45 . Memory (MB): peak = 4586.203 ; gain = 2154.191 ; free physical = 201421 ; free virtual = 412316
Synthesis Optimization Complete : Time (s): cpu = 00:05:41 ; elapsed = 00:05:45 . Memory (MB): peak = 4586.203 ; gain = 2154.191 ; free physical = 201469 ; free virtual = 412313
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4609.316 ; gain = 0.000 ; free physical = 201123 ; free virtual = 412291
INFO: [Netlist 29-17] Analyzing 11144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4996.777 ; gain = 0.000 ; free physical = 200409 ; free virtual = 411973
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1470 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 465 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1004 instances

Synth Design complete | Checksum: 3275739b
INFO: [Common 17-83] Releasing license: Synthesis
213 Infos, 260 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:45 ; elapsed = 00:06:46 . Memory (MB): peak = 4996.777 ; gain = 2588.688 ; free physical = 200405 ; free virtual = 411961
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 20610.942; main = 4286.272; forked = 16932.626
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 25654.336; main = 4996.781; forked = 21072.039
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 5060.809 ; gain = 64.031 ; free physical = 200369 ; free virtual = 411954

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: dc16bed0

Time (s): cpu = 00:01:20 ; elapsed = 00:00:18 . Memory (MB): peak = 5431.730 ; gain = 370.922 ; free physical = 199892 ; free virtual = 411705

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 31 inverters resulting in an inversion of 4483 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 126dad2f9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 5545.684 ; gain = 0.000 ; free physical = 199541 ; free virtual = 411536
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 34 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1308ad899

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 5545.684 ; gain = 0.000 ; free physical = 199441 ; free virtual = 411468
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a2685f6b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 5545.684 ; gain = 0.000 ; free physical = 199459 ; free virtual = 411554
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 15ef940c2

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 5545.684 ; gain = 0.000 ; free physical = 199314 ; free virtual = 411549
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 15ef940c2

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 5545.684 ; gain = 0.000 ; free physical = 199293 ; free virtual = 411552
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              34  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 15ef940c2

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 5545.684 ; gain = 0.000 ; free physical = 199293 ; free virtual = 411552

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15ef940c2

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 5545.684 ; gain = 0.000 ; free physical = 199264 ; free virtual = 411551

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15ef940c2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5545.684 ; gain = 0.000 ; free physical = 199264 ; free virtual = 411551

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5545.684 ; gain = 0.000 ; free physical = 199261 ; free virtual = 411552
Ending Netlist Obfuscation Task | Checksum: 15ef940c2

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5545.684 ; gain = 0.000 ; free physical = 199261 ; free virtual = 411552
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:16 ; elapsed = 00:00:58 . Memory (MB): peak = 5545.684 ; gain = 548.906 ; free physical = 199261 ; free virtual = 411552
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 11:12:17 2025...
***** VIVADO SYNTHESIS COMPLETED IN 0h8m12s *****
INFO: [HLS 200-112] Total CPU user time: 977.97 seconds. Total CPU system time: 44 seconds. Total elapsed time: 955.58 seconds; peak allocated memory: 3.182 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Jul  7 11:12:30 2025...
