\subsection{smpl\+\_\+cnt Entity Reference}
\label{classsmpl__cnt}\index{smpl\+\_\+cnt@{smpl\+\_\+cnt}}


Collaboration diagram for smpl\+\_\+cnt\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=154pt]{d7/d72/classsmpl__cnt__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf cnt\+\_\+width} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{64} \textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mode}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf trxiqpulse}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ddr\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mimo\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ch\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf sclr}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sload}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf data}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf cnt\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf q}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf cnt\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 15} of file {\bf smpl\+\_\+cnt.\+vhd}.



\subsubsection{Member Data Documentation}
\index{smpl\+\_\+cnt@{smpl\+\_\+cnt}!ch\+\_\+en@{ch\+\_\+en}}
\index{ch\+\_\+en@{ch\+\_\+en}!smpl\+\_\+cnt@{smpl\+\_\+cnt}}
\paragraph[{ch\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ch\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsmpl__cnt_a6494f316f504075c4ccf47146756d576}


Definition at line {\bf 28} of file {\bf smpl\+\_\+cnt.\+vhd}.

\index{smpl\+\_\+cnt@{smpl\+\_\+cnt}!clk@{clk}}
\index{clk@{clk}!smpl\+\_\+cnt@{smpl\+\_\+cnt}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsmpl__cnt_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 21} of file {\bf smpl\+\_\+cnt.\+vhd}.

\index{smpl\+\_\+cnt@{smpl\+\_\+cnt}!cnt\+\_\+en@{cnt\+\_\+en}}
\index{cnt\+\_\+en@{cnt\+\_\+en}!smpl\+\_\+cnt@{smpl\+\_\+cnt}}
\paragraph[{cnt\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsmpl__cnt_ae38744f3a642f6ace049aa96c2398489}


Definition at line {\bf 33} of file {\bf smpl\+\_\+cnt.\+vhd}.

\index{smpl\+\_\+cnt@{smpl\+\_\+cnt}!cnt\+\_\+width@{cnt\+\_\+width}}
\index{cnt\+\_\+width@{cnt\+\_\+width}!smpl\+\_\+cnt@{smpl\+\_\+cnt}}
\paragraph[{cnt\+\_\+width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+width} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{64} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classsmpl__cnt_a4328269cc798a8d2125c42471e783690}


Definition at line {\bf 18} of file {\bf smpl\+\_\+cnt.\+vhd}.

\index{smpl\+\_\+cnt@{smpl\+\_\+cnt}!data@{data}}
\index{data@{data}!smpl\+\_\+cnt@{smpl\+\_\+cnt}}
\paragraph[{data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf cnt\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsmpl__cnt_a9b720e9402f7152ff557a37515e49aa5}


Definition at line {\bf 32} of file {\bf smpl\+\_\+cnt.\+vhd}.

\index{smpl\+\_\+cnt@{smpl\+\_\+cnt}!ddr\+\_\+en@{ddr\+\_\+en}}
\index{ddr\+\_\+en@{ddr\+\_\+en}!smpl\+\_\+cnt@{smpl\+\_\+cnt}}
\paragraph[{ddr\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsmpl__cnt_adbfe05e6692f69f8e592df06c6055f0a}


Definition at line {\bf 26} of file {\bf smpl\+\_\+cnt.\+vhd}.

\index{smpl\+\_\+cnt@{smpl\+\_\+cnt}!ieee@{ieee}}
\index{ieee@{ieee}!smpl\+\_\+cnt@{smpl\+\_\+cnt}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classsmpl__cnt_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 8} of file {\bf smpl\+\_\+cnt.\+vhd}.

\index{smpl\+\_\+cnt@{smpl\+\_\+cnt}!mimo\+\_\+en@{mimo\+\_\+en}}
\index{mimo\+\_\+en@{mimo\+\_\+en}!smpl\+\_\+cnt@{smpl\+\_\+cnt}}
\paragraph[{mimo\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mimo\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsmpl__cnt_a0c57670aee4f9fbfa3c286573012965a}


Definition at line {\bf 27} of file {\bf smpl\+\_\+cnt.\+vhd}.

\index{smpl\+\_\+cnt@{smpl\+\_\+cnt}!mode@{mode}}
\index{mode@{mode}!smpl\+\_\+cnt@{smpl\+\_\+cnt}}
\paragraph[{mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mode} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsmpl__cnt_a219fe733f94bce997e904a6e45b1ac19}


Definition at line {\bf 24} of file {\bf smpl\+\_\+cnt.\+vhd}.

\index{smpl\+\_\+cnt@{smpl\+\_\+cnt}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!smpl\+\_\+cnt@{smpl\+\_\+cnt}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classsmpl__cnt_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 10} of file {\bf smpl\+\_\+cnt.\+vhd}.

\index{smpl\+\_\+cnt@{smpl\+\_\+cnt}!q@{q}}
\index{q@{q}!smpl\+\_\+cnt@{smpl\+\_\+cnt}}
\paragraph[{q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf q} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf cnt\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsmpl__cnt_a3e050efc7868047c6797edbdfb677d4a}


Definition at line {\bf 36} of file {\bf smpl\+\_\+cnt.\+vhd}.

\index{smpl\+\_\+cnt@{smpl\+\_\+cnt}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!smpl\+\_\+cnt@{smpl\+\_\+cnt}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsmpl__cnt_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 22} of file {\bf smpl\+\_\+cnt.\+vhd}.

\index{smpl\+\_\+cnt@{smpl\+\_\+cnt}!sclr@{sclr}}
\index{sclr@{sclr}!smpl\+\_\+cnt@{smpl\+\_\+cnt}}
\paragraph[{sclr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sclr} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsmpl__cnt_a12175d404278bb7c9a33ab7bb2552b29}


Definition at line {\bf 30} of file {\bf smpl\+\_\+cnt.\+vhd}.

\index{smpl\+\_\+cnt@{smpl\+\_\+cnt}!sload@{sload}}
\index{sload@{sload}!smpl\+\_\+cnt@{smpl\+\_\+cnt}}
\paragraph[{sload}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sload} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsmpl__cnt_ae466da6a7da5cd14e469ffdccea7070e}


Definition at line {\bf 31} of file {\bf smpl\+\_\+cnt.\+vhd}.

\index{smpl\+\_\+cnt@{smpl\+\_\+cnt}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!smpl\+\_\+cnt@{smpl\+\_\+cnt}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classsmpl__cnt_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 9} of file {\bf smpl\+\_\+cnt.\+vhd}.

\index{smpl\+\_\+cnt@{smpl\+\_\+cnt}!trxiqpulse@{trxiqpulse}}
\index{trxiqpulse@{trxiqpulse}!smpl\+\_\+cnt@{smpl\+\_\+cnt}}
\paragraph[{trxiqpulse}]{\setlength{\rightskip}{0pt plus 5cm}{\bf trxiqpulse} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classsmpl__cnt_a808d6d382f3c6a02784a160f67d0f891}


Definition at line {\bf 25} of file {\bf smpl\+\_\+cnt.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/rx\+\_\+path\+\_\+top/smpl\+\_\+cnt/synth/{\bf smpl\+\_\+cnt.\+vhd}\end{DoxyCompactItemize}
