
NTI_FinalProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001930  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001ad0  08001ad0  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08001ad0  08001ad0  0002001c  2**0
                  CONTENTS
  4 .ARM          00000000  08001ad0  08001ad0  0002001c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001ad0  08001ad0  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001ad0  08001ad0  00011ad0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001ad4  08001ad4  00011ad4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  08001ad8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002001c  2**0
                  CONTENTS
 10 .bss          000000b0  2000001c  2000001c  0002001c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000cc  200000cc  0002001c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY
 14 .debug_info   000038ce  00000000  00000000  0002008f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00000db9  00000000  00000000  0002395d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000003f0  00000000  00000000  00024718  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000002e8  00000000  00000000  00024b08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00001037  00000000  00000000  00024df0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00003e4f  00000000  00000000  00025e27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000129b7  00000000  00000000  00029c76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00000dac  00000000  00000000  0003c630  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000083  00000000  00000000  0003d3dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000001c 	.word	0x2000001c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08001ab8 	.word	0x08001ab8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000020 	.word	0x20000020
 80001dc:	08001ab8 	.word	0x08001ab8

080001e0 <Ultrasonic_init>:

/*
 * Description: initialization Function of the Ultrasonic driver
 */
void Ultrasonic_init(void)
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	af00      	add	r7, sp, #0

	DIO_setupPinMode( PORTA_ID , PIN5_ID , PIN_OUTPUT );
 80001e4:	2201      	movs	r2, #1
 80001e6:	2105      	movs	r1, #5
 80001e8:	2000      	movs	r0, #0
 80001ea:	f000 fd79 	bl	8000ce0 <DIO_setupPinMode>
	DIO_writePin( PORTA_ID , PIN5_ID , LOGIC_LOW );
 80001ee:	2200      	movs	r2, #0
 80001f0:	2105      	movs	r1, #5
 80001f2:	2000      	movs	r0, #0
 80001f4:	f000 fe50 	bl	8000e98 <DIO_writePin>


	/*****	Init all ICU Channels 1,2,3,4,5,6 *********/

	ICU_Init();
 80001f8:	f000 f948 	bl	800048c <ICU_Init>

	/**********  Channel   1   *********************************/

	DIO_setupPinMode( TRIGGER1_PORT , TRIGGER1_PIN , PIN_OUTPUT );
 80001fc:	2201      	movs	r2, #1
 80001fe:	2100      	movs	r1, #0
 8000200:	2000      	movs	r0, #0
 8000202:	f000 fd6d 	bl	8000ce0 <DIO_setupPinMode>
	DIO_writePin( TRIGGER1_PORT ,  TRIGGER1_PIN , LOGIC_LOW );
 8000206:	2200      	movs	r2, #0
 8000208:	2100      	movs	r1, #0
 800020a:	2000      	movs	r0, #0
 800020c:	f000 fe44 	bl	8000e98 <DIO_writePin>

	DIO_setupPinMode( ECHO1_PORT , ECHO1_PIN , PIN_ALTERNATE );
 8000210:	2202      	movs	r2, #2
 8000212:	2106      	movs	r1, #6
 8000214:	2002      	movs	r0, #2
 8000216:	f000 fd63 	bl	8000ce0 <DIO_setupPinMode>
	DIO_setAlternateFunction(ECHO1_PORT ,ECHO1_PIN , UltraSonic1_AF );
 800021a:	2204      	movs	r2, #4
 800021c:	2106      	movs	r1, #6
 800021e:	2002      	movs	r0, #2
 8000220:	f000 ff4e 	bl	80010c0 <DIO_setAlternateFunction>

	ICU_SelectEdge(UltraSonic_Channel1, Both_Edges );
 8000224:	2102      	movs	r1, #2
 8000226:	2000      	movs	r0, #0
 8000228:	f000 f9d4 	bl	80005d4 <ICU_SelectEdge>
	ICU_INT_Enable(UltraSonic_Channel1 , Ultrasonic_edgeProcessing );
 800022c:	494f      	ldr	r1, [pc, #316]	; (800036c <Ultrasonic_init+0x18c>)
 800022e:	2000      	movs	r0, #0
 8000230:	f000 fbd6 	bl	80009e0 <ICU_INT_Enable>

	/**********  Channel   2   *********************************/

	DIO_setupPinMode( TRIGGER2_PORT , TRIGGER2_PIN , PIN_OUTPUT );
 8000234:	2201      	movs	r2, #1
 8000236:	2102      	movs	r1, #2
 8000238:	2000      	movs	r0, #0
 800023a:	f000 fd51 	bl	8000ce0 <DIO_setupPinMode>
	DIO_writePin( TRIGGER2_PORT ,  TRIGGER2_PIN , LOGIC_LOW );
 800023e:	2200      	movs	r2, #0
 8000240:	2102      	movs	r1, #2
 8000242:	2000      	movs	r0, #0
 8000244:	f000 fe28 	bl	8000e98 <DIO_writePin>

	DIO_setupPinMode( ECHO2_PORT , ECHO2_PIN , PIN_ALTERNATE );
 8000248:	2202      	movs	r2, #2
 800024a:	2107      	movs	r1, #7
 800024c:	2002      	movs	r0, #2
 800024e:	f000 fd47 	bl	8000ce0 <DIO_setupPinMode>
	DIO_setAlternateFunction(ECHO2_PORT ,ECHO2_PIN , UltraSonic2_AF );
 8000252:	2204      	movs	r2, #4
 8000254:	2107      	movs	r1, #7
 8000256:	2002      	movs	r0, #2
 8000258:	f000 ff32 	bl	80010c0 <DIO_setAlternateFunction>

	ICU_SelectEdge(UltraSonic_Channel2, Both_Edges );
 800025c:	2102      	movs	r1, #2
 800025e:	2001      	movs	r0, #1
 8000260:	f000 f9b8 	bl	80005d4 <ICU_SelectEdge>
	ICU_INT_Enable(UltraSonic_Channel2 , Ultrasonic_edgeProcessing);
 8000264:	4941      	ldr	r1, [pc, #260]	; (800036c <Ultrasonic_init+0x18c>)
 8000266:	2001      	movs	r0, #1
 8000268:	f000 fbba 	bl	80009e0 <ICU_INT_Enable>

	/**********  Channel   3   *********************************/

	DIO_setupPinMode( TRIGGER3_PORT , TRIGGER3_PIN , PIN_OUTPUT );
 800026c:	2201      	movs	r2, #1
 800026e:	2104      	movs	r1, #4
 8000270:	2000      	movs	r0, #0
 8000272:	f000 fd35 	bl	8000ce0 <DIO_setupPinMode>
	DIO_writePin( TRIGGER3_PORT ,  TRIGGER3_PIN , LOGIC_LOW );
 8000276:	2200      	movs	r2, #0
 8000278:	2104      	movs	r1, #4
 800027a:	2000      	movs	r0, #0
 800027c:	f000 fe0c 	bl	8000e98 <DIO_writePin>

	DIO_setupPinMode( ECHO3_PORT , ECHO3_PIN , PIN_ALTERNATE );
 8000280:	2202      	movs	r2, #2
 8000282:	2108      	movs	r1, #8
 8000284:	2002      	movs	r0, #2
 8000286:	f000 fd2b 	bl	8000ce0 <DIO_setupPinMode>
	DIO_setAlternateFunction(ECHO3_PORT ,ECHO3_PIN , UltraSonic3_AF );
 800028a:	2204      	movs	r2, #4
 800028c:	2108      	movs	r1, #8
 800028e:	2002      	movs	r0, #2
 8000290:	f000 ff16 	bl	80010c0 <DIO_setAlternateFunction>


	ICU_SelectEdge(UltraSonic_Channel3, Both_Edges );
 8000294:	2102      	movs	r1, #2
 8000296:	2002      	movs	r0, #2
 8000298:	f000 f99c 	bl	80005d4 <ICU_SelectEdge>
	ICU_INT_Enable(UltraSonic_Channel3 , Ultrasonic_edgeProcessing);
 800029c:	4933      	ldr	r1, [pc, #204]	; (800036c <Ultrasonic_init+0x18c>)
 800029e:	2002      	movs	r0, #2
 80002a0:	f000 fb9e 	bl	80009e0 <ICU_INT_Enable>

	/**********  Channel   4   *********************************/

	DIO_setupPinMode( TRIGGER4_PORT , TRIGGER4_PIN , PIN_OUTPUT );
 80002a4:	2201      	movs	r2, #1
 80002a6:	2101      	movs	r1, #1
 80002a8:	2000      	movs	r0, #0
 80002aa:	f000 fd19 	bl	8000ce0 <DIO_setupPinMode>
	DIO_writePin( TRIGGER4_PORT ,  TRIGGER4_PIN , LOGIC_LOW );
 80002ae:	2200      	movs	r2, #0
 80002b0:	2101      	movs	r1, #1
 80002b2:	2000      	movs	r0, #0
 80002b4:	f000 fdf0 	bl	8000e98 <DIO_writePin>

	DIO_setupPinMode( ECHO4_PORT , ECHO4_PIN , PIN_ALTERNATE );
 80002b8:	2202      	movs	r2, #2
 80002ba:	2100      	movs	r1, #0
 80002bc:	2002      	movs	r0, #2
 80002be:	f000 fd0f 	bl	8000ce0 <DIO_setupPinMode>
	DIO_setAlternateFunction(ECHO4_PORT ,ECHO4_PIN , UltraSonic4_AF );
 80002c2:	2202      	movs	r2, #2
 80002c4:	2100      	movs	r1, #0
 80002c6:	2002      	movs	r0, #2
 80002c8:	f000 fefa 	bl	80010c0 <DIO_setAlternateFunction>

	ICU_SelectEdge(UltraSonic_Channel4, Both_Edges );
 80002cc:	2102      	movs	r1, #2
 80002ce:	2003      	movs	r0, #3
 80002d0:	f000 f980 	bl	80005d4 <ICU_SelectEdge>
	ICU_INT_Enable(UltraSonic_Channel4 , Ultrasonic_edgeProcessing);
 80002d4:	4925      	ldr	r1, [pc, #148]	; (800036c <Ultrasonic_init+0x18c>)
 80002d6:	2003      	movs	r0, #3
 80002d8:	f000 fb82 	bl	80009e0 <ICU_INT_Enable>

	/**********  Channel   5   *********************************/

	DIO_setupPinMode( TRIGGER5_PORT , TRIGGER5_PIN , PIN_OUTPUT );
 80002dc:	2201      	movs	r2, #1
 80002de:	2101      	movs	r1, #1
 80002e0:	2000      	movs	r0, #0
 80002e2:	f000 fcfd 	bl	8000ce0 <DIO_setupPinMode>
	DIO_writePin( TRIGGER5_PORT ,  TRIGGER5_PIN , LOGIC_LOW );
 80002e6:	2200      	movs	r2, #0
 80002e8:	2101      	movs	r1, #1
 80002ea:	2000      	movs	r0, #0
 80002ec:	f000 fdd4 	bl	8000e98 <DIO_writePin>

	DIO_setupPinMode( ECHO5_PORT , ECHO5_PIN , PIN_ALTERNATE );
 80002f0:	2202      	movs	r2, #2
 80002f2:	2101      	movs	r1, #1
 80002f4:	2002      	movs	r0, #2
 80002f6:	f000 fcf3 	bl	8000ce0 <DIO_setupPinMode>
	DIO_setAlternateFunction(ECHO5_PORT ,ECHO5_PIN , UltraSonic5_AF );
 80002fa:	2202      	movs	r2, #2
 80002fc:	2101      	movs	r1, #1
 80002fe:	2002      	movs	r0, #2
 8000300:	f000 fede 	bl	80010c0 <DIO_setAlternateFunction>

	ICU_SelectEdge(UltraSonic_Channel5, Both_Edges );
 8000304:	2102      	movs	r1, #2
 8000306:	2004      	movs	r0, #4
 8000308:	f000 f964 	bl	80005d4 <ICU_SelectEdge>
	ICU_INT_Enable(UltraSonic_Channel5 , Ultrasonic_edgeProcessing);
 800030c:	4917      	ldr	r1, [pc, #92]	; (800036c <Ultrasonic_init+0x18c>)
 800030e:	2004      	movs	r0, #4
 8000310:	f000 fb66 	bl	80009e0 <ICU_INT_Enable>

	/**********  Channel   6   *********************************/

	DIO_setupPinMode( TRIGGER6_PORT , TRIGGER6_PIN , PIN_OUTPUT );
 8000314:	2201      	movs	r2, #1
 8000316:	2101      	movs	r1, #1
 8000318:	2000      	movs	r0, #0
 800031a:	f000 fce1 	bl	8000ce0 <DIO_setupPinMode>
	DIO_writePin( TRIGGER6_PORT ,  TRIGGER6_PIN , LOGIC_LOW );
 800031e:	2200      	movs	r2, #0
 8000320:	2101      	movs	r1, #1
 8000322:	2000      	movs	r0, #0
 8000324:	f000 fdb8 	bl	8000e98 <DIO_writePin>

	DIO_setupPinMode( ECHO6_PORT , ECHO6_PIN , PIN_ALTERNATE );
 8000328:	2202      	movs	r2, #2
 800032a:	2102      	movs	r1, #2
 800032c:	2002      	movs	r0, #2
 800032e:	f000 fcd7 	bl	8000ce0 <DIO_setupPinMode>
	DIO_setAlternateFunction(ECHO6_PORT ,ECHO6_PIN , UltraSonic6_AF );
 8000332:	2202      	movs	r2, #2
 8000334:	2102      	movs	r1, #2
 8000336:	2002      	movs	r0, #2
 8000338:	f000 fec2 	bl	80010c0 <DIO_setAlternateFunction>

	ICU_SelectEdge(UltraSonic_Channel6, Both_Edges );
 800033c:	2102      	movs	r1, #2
 800033e:	2005      	movs	r0, #5
 8000340:	f000 f948 	bl	80005d4 <ICU_SelectEdge>
	ICU_INT_Enable(UltraSonic_Channel6 , Ultrasonic_edgeProcessing);
 8000344:	4909      	ldr	r1, [pc, #36]	; (800036c <Ultrasonic_init+0x18c>)
 8000346:	2005      	movs	r0, #5
 8000348:	f000 fb4a 	bl	80009e0 <ICU_INT_Enable>

/************* Enable NVIC for Tim 8 & 1 ICU Interrupt **********************/

	NVIC_EnableIRQ(IRQn_TIM8_CC);
 800034c:	202e      	movs	r0, #46	; 0x2e
 800034e:	f000 fc67 	bl	8000c20 <NVIC_EnableIRQ>
	NVIC_SetPriority(IRQn_TIM8_CC,0);
 8000352:	2100      	movs	r1, #0
 8000354:	202e      	movs	r0, #46	; 0x2e
 8000356:	f000 fc87 	bl	8000c68 <NVIC_SetPriority>

	NVIC_EnableIRQ(IRQn_TIM1_CC);
 800035a:	201b      	movs	r0, #27
 800035c:	f000 fc60 	bl	8000c20 <NVIC_EnableIRQ>
	NVIC_SetPriority(IRQn_TIM8_CC,0);
 8000360:	2100      	movs	r1, #0
 8000362:	202e      	movs	r0, #46	; 0x2e
 8000364:	f000 fc80 	bl	8000c68 <NVIC_SetPriority>

}
 8000368:	bf00      	nop
 800036a:	bd80      	pop	{r7, pc}
 800036c:	08000439 	.word	0x08000439

08000370 <Ultrasonic_Trigger>:
/*
 *  Description: Send the trigger pulse to the ultrasonic
 */

void Ultrasonic_Trigger(DIO_PortID port , DIO_PinID pin , u8 Channel )
{
 8000370:	b580      	push	{r7, lr}
 8000372:	b082      	sub	sp, #8
 8000374:	af00      	add	r7, sp, #0
 8000376:	4603      	mov	r3, r0
 8000378:	71fb      	strb	r3, [r7, #7]
 800037a:	460b      	mov	r3, r1
 800037c:	71bb      	strb	r3, [r7, #6]
 800037e:	4613      	mov	r3, r2
 8000380:	717b      	strb	r3, [r7, #5]
	UltraSonic_Channel = Channel;
 8000382:	4a0e      	ldr	r2, [pc, #56]	; (80003bc <Ultrasonic_Trigger+0x4c>)
 8000384:	797b      	ldrb	r3, [r7, #5]
 8000386:	7013      	strb	r3, [r2, #0]
	ICU_Control(UltraSonic_Channel , Enable);
 8000388:	4b0c      	ldr	r3, [pc, #48]	; (80003bc <Ultrasonic_Trigger+0x4c>)
 800038a:	781b      	ldrb	r3, [r3, #0]
 800038c:	2100      	movs	r1, #0
 800038e:	4618      	mov	r0, r3
 8000390:	f000 f8ce 	bl	8000530 <ICU_Control>

	DIO_writePin( port ,  pin , LOGIC_HIGH );
 8000394:	79b9      	ldrb	r1, [r7, #6]
 8000396:	79fb      	ldrb	r3, [r7, #7]
 8000398:	2201      	movs	r2, #1
 800039a:	4618      	mov	r0, r3
 800039c:	f000 fd7c 	bl	8000e98 <DIO_writePin>
	sysTick_start(10);
 80003a0:	200a      	movs	r0, #10
 80003a2:	f001 f8f7 	bl	8001594 <sysTick_start>
	DIO_writePin( port ,  pin , LOGIC_LOW );
 80003a6:	79b9      	ldrb	r1, [r7, #6]
 80003a8:	79fb      	ldrb	r3, [r7, #7]
 80003aa:	2200      	movs	r2, #0
 80003ac:	4618      	mov	r0, r3
 80003ae:	f000 fd73 	bl	8000e98 <DIO_writePin>

}
 80003b2:	bf00      	nop
 80003b4:	3708      	adds	r7, #8
 80003b6:	46bd      	mov	sp, r7
 80003b8:	bd80      	pop	{r7, pc}
 80003ba:	bf00      	nop
 80003bc:	2000003d 	.word	0x2000003d

080003c0 <Ultrasonic_readDistance>:

/*
 * Description: Does the distance measurements and return with the distance
 */
u16 Ultrasonic_readDistance(void)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b082      	sub	sp, #8
 80003c4:	af00      	add	r7, sp, #0
	u16 tim ;
	u16 distance ;

	while(flag < 2 );
 80003c6:	bf00      	nop
 80003c8:	4b16      	ldr	r3, [pc, #88]	; (8000424 <Ultrasonic_readDistance+0x64>)
 80003ca:	781b      	ldrb	r3, [r3, #0]
 80003cc:	b2db      	uxtb	r3, r3
 80003ce:	2b01      	cmp	r3, #1
 80003d0:	d9fa      	bls.n	80003c8 <Ultrasonic_readDistance+0x8>

	if( t1 > t2)
 80003d2:	4b15      	ldr	r3, [pc, #84]	; (8000428 <Ultrasonic_readDistance+0x68>)
 80003d4:	881a      	ldrh	r2, [r3, #0]
 80003d6:	4b15      	ldr	r3, [pc, #84]	; (800042c <Ultrasonic_readDistance+0x6c>)
 80003d8:	881b      	ldrh	r3, [r3, #0]
 80003da:	429a      	cmp	r2, r3
 80003dc:	d908      	bls.n	80003f0 <Ultrasonic_readDistance+0x30>
	{
		tim = ( 0xFFFF - t1 ) + t2 ;
 80003de:	4b13      	ldr	r3, [pc, #76]	; (800042c <Ultrasonic_readDistance+0x6c>)
 80003e0:	881a      	ldrh	r2, [r3, #0]
 80003e2:	4b11      	ldr	r3, [pc, #68]	; (8000428 <Ultrasonic_readDistance+0x68>)
 80003e4:	881b      	ldrh	r3, [r3, #0]
 80003e6:	1ad3      	subs	r3, r2, r3
 80003e8:	b29b      	uxth	r3, r3
 80003ea:	3b01      	subs	r3, #1
 80003ec:	80fb      	strh	r3, [r7, #6]
 80003ee:	e005      	b.n	80003fc <Ultrasonic_readDistance+0x3c>
	}
	else
	{
		tim = t2 - t1 ;
 80003f0:	4b0e      	ldr	r3, [pc, #56]	; (800042c <Ultrasonic_readDistance+0x6c>)
 80003f2:	881a      	ldrh	r2, [r3, #0]
 80003f4:	4b0c      	ldr	r3, [pc, #48]	; (8000428 <Ultrasonic_readDistance+0x68>)
 80003f6:	881b      	ldrh	r3, [r3, #0]
 80003f8:	1ad3      	subs	r3, r2, r3
 80003fa:	80fb      	strh	r3, [r7, #6]
	}

	distance = ( tim / 58 ) ;
 80003fc:	88fb      	ldrh	r3, [r7, #6]
 80003fe:	4a0c      	ldr	r2, [pc, #48]	; (8000430 <Ultrasonic_readDistance+0x70>)
 8000400:	fba2 2303 	umull	r2, r3, r2, r3
 8000404:	095b      	lsrs	r3, r3, #5
 8000406:	80bb      	strh	r3, [r7, #4]
	flag = 0;
 8000408:	4b06      	ldr	r3, [pc, #24]	; (8000424 <Ultrasonic_readDistance+0x64>)
 800040a:	2200      	movs	r2, #0
 800040c:	701a      	strb	r2, [r3, #0]

	ICU_Control(UltraSonic_Channel , Disable);
 800040e:	4b09      	ldr	r3, [pc, #36]	; (8000434 <Ultrasonic_readDistance+0x74>)
 8000410:	781b      	ldrb	r3, [r3, #0]
 8000412:	2101      	movs	r1, #1
 8000414:	4618      	mov	r0, r3
 8000416:	f000 f88b 	bl	8000530 <ICU_Control>

	return (u16) (distance);
 800041a:	88bb      	ldrh	r3, [r7, #4]

}
 800041c:	4618      	mov	r0, r3
 800041e:	3708      	adds	r7, #8
 8000420:	46bd      	mov	sp, r7
 8000422:	bd80      	pop	{r7, pc}
 8000424:	2000003c 	.word	0x2000003c
 8000428:	20000038 	.word	0x20000038
 800042c:	2000003a 	.word	0x2000003a
 8000430:	8d3dcb09 	.word	0x8d3dcb09
 8000434:	2000003d 	.word	0x2000003d

08000438 <Ultrasonic_edgeProcessing>:


void Ultrasonic_edgeProcessing(void)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	af00      	add	r7, sp, #0


	if( flag == 0 )
 800043c:	4b0f      	ldr	r3, [pc, #60]	; (800047c <Ultrasonic_edgeProcessing+0x44>)
 800043e:	781b      	ldrb	r3, [r3, #0]
 8000440:	b2db      	uxtb	r3, r3
 8000442:	2b00      	cmp	r3, #0
 8000444:	d109      	bne.n	800045a <Ultrasonic_edgeProcessing+0x22>
	{
		ICU_Read(UltraSonic_Channel,&t1);
 8000446:	4b0e      	ldr	r3, [pc, #56]	; (8000480 <Ultrasonic_edgeProcessing+0x48>)
 8000448:	781b      	ldrb	r3, [r3, #0]
 800044a:	490e      	ldr	r1, [pc, #56]	; (8000484 <Ultrasonic_edgeProcessing+0x4c>)
 800044c:	4618      	mov	r0, r3
 800044e:	f000 fa79 	bl	8000944 <ICU_Read>
		flag = 1 ;
 8000452:	4b0a      	ldr	r3, [pc, #40]	; (800047c <Ultrasonic_edgeProcessing+0x44>)
 8000454:	2201      	movs	r2, #1
 8000456:	701a      	strb	r2, [r3, #0]
		ICU_Read(UltraSonic_Channel,&t2);
		flag = 2 ;
		// DIO_togglePin( PORTA_ID , PIN5_ID );			// Internal Led
	}

}
 8000458:	e00d      	b.n	8000476 <Ultrasonic_edgeProcessing+0x3e>
	else if( flag == 1 )
 800045a:	4b08      	ldr	r3, [pc, #32]	; (800047c <Ultrasonic_edgeProcessing+0x44>)
 800045c:	781b      	ldrb	r3, [r3, #0]
 800045e:	b2db      	uxtb	r3, r3
 8000460:	2b01      	cmp	r3, #1
 8000462:	d108      	bne.n	8000476 <Ultrasonic_edgeProcessing+0x3e>
		ICU_Read(UltraSonic_Channel,&t2);
 8000464:	4b06      	ldr	r3, [pc, #24]	; (8000480 <Ultrasonic_edgeProcessing+0x48>)
 8000466:	781b      	ldrb	r3, [r3, #0]
 8000468:	4907      	ldr	r1, [pc, #28]	; (8000488 <Ultrasonic_edgeProcessing+0x50>)
 800046a:	4618      	mov	r0, r3
 800046c:	f000 fa6a 	bl	8000944 <ICU_Read>
		flag = 2 ;
 8000470:	4b02      	ldr	r3, [pc, #8]	; (800047c <Ultrasonic_edgeProcessing+0x44>)
 8000472:	2202      	movs	r2, #2
 8000474:	701a      	strb	r2, [r3, #0]
}
 8000476:	bf00      	nop
 8000478:	bd80      	pop	{r7, pc}
 800047a:	bf00      	nop
 800047c:	2000003c 	.word	0x2000003c
 8000480:	2000003d 	.word	0x2000003d
 8000484:	20000038 	.word	0x20000038
 8000488:	2000003a 	.word	0x2000003a

0800048c <ICU_Init>:




void ICU_Init(void)
{
 800048c:	b480      	push	{r7}
 800048e:	af00      	add	r7, sp, #0
	}
#endif

	  /************   Channels 1,2,3 Tim 8 as ICU  ***************/

	  TIM8_CCMR1_REG |= WriteValue(1,CC1S_BIT_0_1); //01: CC1 channel is configured as input, IC1 is mapped on TI1
 8000490:	4b1f      	ldr	r3, [pc, #124]	; (8000510 <ICU_Init+0x84>)
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	4a1e      	ldr	r2, [pc, #120]	; (8000510 <ICU_Init+0x84>)
 8000496:	f043 0301 	orr.w	r3, r3, #1
 800049a:	6013      	str	r3, [r2, #0]
	  TIM8_CCMR1_REG |= WriteValue(1,CC2S_BIT_8_9); //01: CC2 channel is configured as input, IC2 is mapped on TI2
 800049c:	4b1c      	ldr	r3, [pc, #112]	; (8000510 <ICU_Init+0x84>)
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	4a1b      	ldr	r2, [pc, #108]	; (8000510 <ICU_Init+0x84>)
 80004a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004a6:	6013      	str	r3, [r2, #0]
	  TIM8_CCMR2_REG |= WriteValue(1,CC3S_BIT_0_1); //01: CC3 channel is configured as input, IC3 is mapped on TI3
 80004a8:	4b1a      	ldr	r3, [pc, #104]	; (8000514 <ICU_Init+0x88>)
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	4a19      	ldr	r2, [pc, #100]	; (8000514 <ICU_Init+0x88>)
 80004ae:	f043 0301 	orr.w	r3, r3, #1
 80004b2:	6013      	str	r3, [r2, #0]

	  /************   Channels 4,5,6 Tim 1 as ICU  ***************/

	  TIM1_CCMR1_REG |= WriteValue(1,CC1S_BIT_0_1);   //01: CC1 channel is configured as input, IC1 is mapped on TI1
 80004b4:	4b18      	ldr	r3, [pc, #96]	; (8000518 <ICU_Init+0x8c>)
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	4a17      	ldr	r2, [pc, #92]	; (8000518 <ICU_Init+0x8c>)
 80004ba:	f043 0301 	orr.w	r3, r3, #1
 80004be:	6013      	str	r3, [r2, #0]
	  TIM1_CCMR1_REG |= WriteValue(1,CC2S_BIT_8_9);   //01: CC2 channel is configured as input, IC2 is mapped on TI2
 80004c0:	4b15      	ldr	r3, [pc, #84]	; (8000518 <ICU_Init+0x8c>)
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	4a14      	ldr	r2, [pc, #80]	; (8000518 <ICU_Init+0x8c>)
 80004c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004ca:	6013      	str	r3, [r2, #0]
	  TIM1_CCMR2_REG |= WriteValue(1,CC3S_BIT_0_1);   //01: CC3 channel is configured as input, IC3 is mapped on TI3
 80004cc:	4b13      	ldr	r3, [pc, #76]	; (800051c <ICU_Init+0x90>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	4a12      	ldr	r2, [pc, #72]	; (800051c <ICU_Init+0x90>)
 80004d2:	f043 0301 	orr.w	r3, r3, #1
 80004d6:	6013      	str	r3, [r2, #0]

	  /*************  Enable Tim8 with 8 Prescaler so tick time is 1 micro sec Sys Clk is 8 M ====> HSI *******/

	  TIM8_PSC_REG = 7;
 80004d8:	4b11      	ldr	r3, [pc, #68]	; (8000520 <ICU_Init+0x94>)
 80004da:	2207      	movs	r2, #7
 80004dc:	801a      	strh	r2, [r3, #0]
	  SET_BIT(TIM8_CR1_REG,CEN_BIT_0);
 80004de:	4b11      	ldr	r3, [pc, #68]	; (8000524 <ICU_Init+0x98>)
 80004e0:	881b      	ldrh	r3, [r3, #0]
 80004e2:	b29b      	uxth	r3, r3
 80004e4:	4a0f      	ldr	r2, [pc, #60]	; (8000524 <ICU_Init+0x98>)
 80004e6:	f043 0301 	orr.w	r3, r3, #1
 80004ea:	b29b      	uxth	r3, r3
 80004ec:	8013      	strh	r3, [r2, #0]
	  /*************  Enable Tim1 with 8 Prescaler so tick time is 1 micro sec Sys Clk is 8 M ====> HSI *******/

      TIM1_PSC_REG = 7;
 80004ee:	4b0e      	ldr	r3, [pc, #56]	; (8000528 <ICU_Init+0x9c>)
 80004f0:	2207      	movs	r2, #7
 80004f2:	801a      	strh	r2, [r3, #0]
      SET_BIT(TIM1_CR1_REG,CEN_BIT_0);
 80004f4:	4b0d      	ldr	r3, [pc, #52]	; (800052c <ICU_Init+0xa0>)
 80004f6:	881b      	ldrh	r3, [r3, #0]
 80004f8:	b29b      	uxth	r3, r3
 80004fa:	4a0c      	ldr	r2, [pc, #48]	; (800052c <ICU_Init+0xa0>)
 80004fc:	f043 0301 	orr.w	r3, r3, #1
 8000500:	b29b      	uxth	r3, r3
 8000502:	8013      	strh	r3, [r2, #0]

}
 8000504:	bf00      	nop
 8000506:	46bd      	mov	sp, r7
 8000508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop
 8000510:	40013418 	.word	0x40013418
 8000514:	4001341c 	.word	0x4001341c
 8000518:	40012c18 	.word	0x40012c18
 800051c:	40012c1c 	.word	0x40012c1c
 8000520:	40013428 	.word	0x40013428
 8000524:	40013400 	.word	0x40013400
 8000528:	40012c28 	.word	0x40012c28
 800052c:	40012c00 	.word	0x40012c00

08000530 <ICU_Control>:

void ICU_Control(ICU_Channel channel ,  u8 control)
{
 8000530:	b480      	push	{r7}
 8000532:	b083      	sub	sp, #12
 8000534:	af00      	add	r7, sp, #0
 8000536:	4603      	mov	r3, r0
 8000538:	460a      	mov	r2, r1
 800053a:	71fb      	strb	r3, [r7, #7]
 800053c:	4613      	mov	r3, r2
 800053e:	71bb      	strb	r3, [r7, #6]
	switch(control)
 8000540:	79bb      	ldrb	r3, [r7, #6]
 8000542:	2b00      	cmp	r3, #0
 8000544:	d002      	beq.n	800054c <ICU_Control+0x1c>
 8000546:	2b01      	cmp	r3, #1
 8000548:	d01c      	beq.n	8000584 <ICU_Control+0x54>
	break;


	}

}
 800054a:	e039      	b.n	80005c0 <ICU_Control+0x90>
		if( channel < channel_4 )
 800054c:	79fb      	ldrb	r3, [r7, #7]
 800054e:	2b02      	cmp	r3, #2
 8000550:	d80b      	bhi.n	800056a <ICU_Control+0x3a>
			SET_BIT(TIM8_CCER_REG , ( channel * 4 ) );
 8000552:	4b1e      	ldr	r3, [pc, #120]	; (80005cc <ICU_Control+0x9c>)
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	79fa      	ldrb	r2, [r7, #7]
 8000558:	0092      	lsls	r2, r2, #2
 800055a:	2101      	movs	r1, #1
 800055c:	fa01 f202 	lsl.w	r2, r1, r2
 8000560:	4611      	mov	r1, r2
 8000562:	4a1a      	ldr	r2, [pc, #104]	; (80005cc <ICU_Control+0x9c>)
 8000564:	430b      	orrs	r3, r1
 8000566:	6013      	str	r3, [r2, #0]
	break;
 8000568:	e02a      	b.n	80005c0 <ICU_Control+0x90>
			SET_BIT(TIM1_CCER_REG , ( ( channel - 3 ) * 4 ) );
 800056a:	4b19      	ldr	r3, [pc, #100]	; (80005d0 <ICU_Control+0xa0>)
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	79fa      	ldrb	r2, [r7, #7]
 8000570:	3a03      	subs	r2, #3
 8000572:	0092      	lsls	r2, r2, #2
 8000574:	2101      	movs	r1, #1
 8000576:	fa01 f202 	lsl.w	r2, r1, r2
 800057a:	4611      	mov	r1, r2
 800057c:	4a14      	ldr	r2, [pc, #80]	; (80005d0 <ICU_Control+0xa0>)
 800057e:	430b      	orrs	r3, r1
 8000580:	6013      	str	r3, [r2, #0]
	break;
 8000582:	e01d      	b.n	80005c0 <ICU_Control+0x90>
		if( channel < channel_4 )
 8000584:	79fb      	ldrb	r3, [r7, #7]
 8000586:	2b02      	cmp	r3, #2
 8000588:	d80c      	bhi.n	80005a4 <ICU_Control+0x74>
			CLEAR_BIT(TIM8_CCER_REG , ( channel * 4 ) );
 800058a:	4b10      	ldr	r3, [pc, #64]	; (80005cc <ICU_Control+0x9c>)
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	79fa      	ldrb	r2, [r7, #7]
 8000590:	0092      	lsls	r2, r2, #2
 8000592:	2101      	movs	r1, #1
 8000594:	fa01 f202 	lsl.w	r2, r1, r2
 8000598:	43d2      	mvns	r2, r2
 800059a:	4611      	mov	r1, r2
 800059c:	4a0b      	ldr	r2, [pc, #44]	; (80005cc <ICU_Control+0x9c>)
 800059e:	400b      	ands	r3, r1
 80005a0:	6013      	str	r3, [r2, #0]
	break;
 80005a2:	e00c      	b.n	80005be <ICU_Control+0x8e>
			CLEAR_BIT(TIM1_CCER_REG , ( ( channel - 3 ) * 4 ) );
 80005a4:	4b0a      	ldr	r3, [pc, #40]	; (80005d0 <ICU_Control+0xa0>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	79fa      	ldrb	r2, [r7, #7]
 80005aa:	3a03      	subs	r2, #3
 80005ac:	0092      	lsls	r2, r2, #2
 80005ae:	2101      	movs	r1, #1
 80005b0:	fa01 f202 	lsl.w	r2, r1, r2
 80005b4:	43d2      	mvns	r2, r2
 80005b6:	4611      	mov	r1, r2
 80005b8:	4a05      	ldr	r2, [pc, #20]	; (80005d0 <ICU_Control+0xa0>)
 80005ba:	400b      	ands	r3, r1
 80005bc:	6013      	str	r3, [r2, #0]
	break;
 80005be:	bf00      	nop
}
 80005c0:	bf00      	nop
 80005c2:	370c      	adds	r7, #12
 80005c4:	46bd      	mov	sp, r7
 80005c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ca:	4770      	bx	lr
 80005cc:	40013420 	.word	0x40013420
 80005d0:	40012c20 	.word	0x40012c20

080005d4 <ICU_SelectEdge>:


void ICU_SelectEdge(ICU_Channel channel,ICU_Edge edge)
{
 80005d4:	b480      	push	{r7}
 80005d6:	b083      	sub	sp, #12
 80005d8:	af00      	add	r7, sp, #0
 80005da:	4603      	mov	r3, r0
 80005dc:	460a      	mov	r2, r1
 80005de:	71fb      	strb	r3, [r7, #7]
 80005e0:	4613      	mov	r3, r2
 80005e2:	71bb      	strb	r3, [r7, #6]
	switch(channel)
 80005e4:	79fb      	ldrb	r3, [r7, #7]
 80005e6:	2b05      	cmp	r3, #5
 80005e8:	f200 811e 	bhi.w	8000828 <ICU_SelectEdge+0x254>
 80005ec:	a201      	add	r2, pc, #4	; (adr r2, 80005f4 <ICU_SelectEdge+0x20>)
 80005ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005f2:	bf00      	nop
 80005f4:	0800060d 	.word	0x0800060d
 80005f8:	08000667 	.word	0x08000667
 80005fc:	080006c1 	.word	0x080006c1
 8000600:	0800071b 	.word	0x0800071b
 8000604:	08000775 	.word	0x08000775
 8000608:	080007cf 	.word	0x080007cf
	{
	  case channel_1:
		  	   if( edge == RISING )
 800060c:	79bb      	ldrb	r3, [r7, #6]
 800060e:	2b01      	cmp	r3, #1
 8000610:	d10c      	bne.n	800062c <ICU_SelectEdge+0x58>
		  	  	{
		  		      CLEAR_BIT(TIM8_CCER_REG,CC1P_BIT_1);
 8000612:	4b88      	ldr	r3, [pc, #544]	; (8000834 <ICU_SelectEdge+0x260>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	4a87      	ldr	r2, [pc, #540]	; (8000834 <ICU_SelectEdge+0x260>)
 8000618:	f023 0302 	bic.w	r3, r3, #2
 800061c:	6013      	str	r3, [r2, #0]
		  		      CLEAR_BIT(TIM8_CCER_REG,CC1NP_BIT_3);
 800061e:	4b85      	ldr	r3, [pc, #532]	; (8000834 <ICU_SelectEdge+0x260>)
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	4a84      	ldr	r2, [pc, #528]	; (8000834 <ICU_SelectEdge+0x260>)
 8000624:	f023 0308 	bic.w	r3, r3, #8
 8000628:	6013      	str	r3, [r2, #0]
		  	  	else
		  	  	{
		  	  		 SET_BIT(TIM8_CCER_REG,CC1P_BIT_1);
		  	  		 SET_BIT(TIM8_CCER_REG,CC1NP_BIT_3);
		  	  	}
	  break;
 800062a:	e0fd      	b.n	8000828 <ICU_SelectEdge+0x254>
		  	  	else if (edge == FALLING )
 800062c:	79bb      	ldrb	r3, [r7, #6]
 800062e:	2b00      	cmp	r3, #0
 8000630:	d10c      	bne.n	800064c <ICU_SelectEdge+0x78>
		  	  	  	  SET_BIT(TIM8_CCER_REG,CC1P_BIT_1);
 8000632:	4b80      	ldr	r3, [pc, #512]	; (8000834 <ICU_SelectEdge+0x260>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	4a7f      	ldr	r2, [pc, #508]	; (8000834 <ICU_SelectEdge+0x260>)
 8000638:	f043 0302 	orr.w	r3, r3, #2
 800063c:	6013      	str	r3, [r2, #0]
		  	  	  	  CLEAR_BIT(TIM8_CCER_REG,CC1NP_BIT_3);
 800063e:	4b7d      	ldr	r3, [pc, #500]	; (8000834 <ICU_SelectEdge+0x260>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	4a7c      	ldr	r2, [pc, #496]	; (8000834 <ICU_SelectEdge+0x260>)
 8000644:	f023 0308 	bic.w	r3, r3, #8
 8000648:	6013      	str	r3, [r2, #0]
	  break;
 800064a:	e0ed      	b.n	8000828 <ICU_SelectEdge+0x254>
		  	  		 SET_BIT(TIM8_CCER_REG,CC1P_BIT_1);
 800064c:	4b79      	ldr	r3, [pc, #484]	; (8000834 <ICU_SelectEdge+0x260>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	4a78      	ldr	r2, [pc, #480]	; (8000834 <ICU_SelectEdge+0x260>)
 8000652:	f043 0302 	orr.w	r3, r3, #2
 8000656:	6013      	str	r3, [r2, #0]
		  	  		 SET_BIT(TIM8_CCER_REG,CC1NP_BIT_3);
 8000658:	4b76      	ldr	r3, [pc, #472]	; (8000834 <ICU_SelectEdge+0x260>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4a75      	ldr	r2, [pc, #468]	; (8000834 <ICU_SelectEdge+0x260>)
 800065e:	f043 0308 	orr.w	r3, r3, #8
 8000662:	6013      	str	r3, [r2, #0]
	  break;
 8000664:	e0e0      	b.n	8000828 <ICU_SelectEdge+0x254>
	  case channel_2:
	  	  	  if( edge == RISING )
 8000666:	79bb      	ldrb	r3, [r7, #6]
 8000668:	2b01      	cmp	r3, #1
 800066a:	d10c      	bne.n	8000686 <ICU_SelectEdge+0xb2>
	  	  	  {
	  	  		  CLEAR_BIT(TIM8_CCER_REG,CC2P_BIT_5);
 800066c:	4b71      	ldr	r3, [pc, #452]	; (8000834 <ICU_SelectEdge+0x260>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	4a70      	ldr	r2, [pc, #448]	; (8000834 <ICU_SelectEdge+0x260>)
 8000672:	f023 0320 	bic.w	r3, r3, #32
 8000676:	6013      	str	r3, [r2, #0]
	  	  		  CLEAR_BIT(TIM8_CCER_REG,CC2NP_BIT_7);
 8000678:	4b6e      	ldr	r3, [pc, #440]	; (8000834 <ICU_SelectEdge+0x260>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	4a6d      	ldr	r2, [pc, #436]	; (8000834 <ICU_SelectEdge+0x260>)
 800067e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000682:	6013      	str	r3, [r2, #0]
	  	     else
	  	     {
	  	  		  SET_BIT(TIM8_CCER_REG,CC2P_BIT_5);
	  	  		  SET_BIT(TIM8_CCER_REG,CC2NP_BIT_7);
	  	     }
	  break;
 8000684:	e0d0      	b.n	8000828 <ICU_SelectEdge+0x254>
	  	     else if (edge == FALLING )
 8000686:	79bb      	ldrb	r3, [r7, #6]
 8000688:	2b00      	cmp	r3, #0
 800068a:	d10c      	bne.n	80006a6 <ICU_SelectEdge+0xd2>
	  	  		  SET_BIT(TIM8_CCER_REG,CC2P_BIT_5);
 800068c:	4b69      	ldr	r3, [pc, #420]	; (8000834 <ICU_SelectEdge+0x260>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	4a68      	ldr	r2, [pc, #416]	; (8000834 <ICU_SelectEdge+0x260>)
 8000692:	f043 0320 	orr.w	r3, r3, #32
 8000696:	6013      	str	r3, [r2, #0]
	  	  		  CLEAR_BIT(TIM8_CCER_REG,CC2NP_BIT_7);
 8000698:	4b66      	ldr	r3, [pc, #408]	; (8000834 <ICU_SelectEdge+0x260>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	4a65      	ldr	r2, [pc, #404]	; (8000834 <ICU_SelectEdge+0x260>)
 800069e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80006a2:	6013      	str	r3, [r2, #0]
	  break;
 80006a4:	e0c0      	b.n	8000828 <ICU_SelectEdge+0x254>
	  	  		  SET_BIT(TIM8_CCER_REG,CC2P_BIT_5);
 80006a6:	4b63      	ldr	r3, [pc, #396]	; (8000834 <ICU_SelectEdge+0x260>)
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	4a62      	ldr	r2, [pc, #392]	; (8000834 <ICU_SelectEdge+0x260>)
 80006ac:	f043 0320 	orr.w	r3, r3, #32
 80006b0:	6013      	str	r3, [r2, #0]
	  	  		  SET_BIT(TIM8_CCER_REG,CC2NP_BIT_7);
 80006b2:	4b60      	ldr	r3, [pc, #384]	; (8000834 <ICU_SelectEdge+0x260>)
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	4a5f      	ldr	r2, [pc, #380]	; (8000834 <ICU_SelectEdge+0x260>)
 80006b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006bc:	6013      	str	r3, [r2, #0]
	  break;
 80006be:	e0b3      	b.n	8000828 <ICU_SelectEdge+0x254>
	  case channel_3:
	  	  	  if( edge == RISING )
 80006c0:	79bb      	ldrb	r3, [r7, #6]
 80006c2:	2b01      	cmp	r3, #1
 80006c4:	d10c      	bne.n	80006e0 <ICU_SelectEdge+0x10c>
	  	  	  {
	  	  		  CLEAR_BIT(TIM8_CCER_REG,CC3P_BIT_9);
 80006c6:	4b5b      	ldr	r3, [pc, #364]	; (8000834 <ICU_SelectEdge+0x260>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	4a5a      	ldr	r2, [pc, #360]	; (8000834 <ICU_SelectEdge+0x260>)
 80006cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80006d0:	6013      	str	r3, [r2, #0]
	  	  		  CLEAR_BIT(TIM8_CCER_REG,CC3NP_BIT_11);
 80006d2:	4b58      	ldr	r3, [pc, #352]	; (8000834 <ICU_SelectEdge+0x260>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	4a57      	ldr	r2, [pc, #348]	; (8000834 <ICU_SelectEdge+0x260>)
 80006d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80006dc:	6013      	str	r3, [r2, #0]
		  	  else
		  	  {
		  		 SET_BIT(TIM8_CCER_REG,CC3P_BIT_9);
		  		SET_BIT(TIM8_CCER_REG,CC3NP_BIT_11);
		  	  }
	  break;
 80006de:	e0a3      	b.n	8000828 <ICU_SelectEdge+0x254>
		  	  else if (edge == FALLING )
 80006e0:	79bb      	ldrb	r3, [r7, #6]
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d10c      	bne.n	8000700 <ICU_SelectEdge+0x12c>
	  	  		  SET_BIT(TIM8_CCER_REG,CC3P_BIT_9);
 80006e6:	4b53      	ldr	r3, [pc, #332]	; (8000834 <ICU_SelectEdge+0x260>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	4a52      	ldr	r2, [pc, #328]	; (8000834 <ICU_SelectEdge+0x260>)
 80006ec:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80006f0:	6013      	str	r3, [r2, #0]
	  	  		  CLEAR_BIT(TIM8_CCER_REG,CC3NP_BIT_11);
 80006f2:	4b50      	ldr	r3, [pc, #320]	; (8000834 <ICU_SelectEdge+0x260>)
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	4a4f      	ldr	r2, [pc, #316]	; (8000834 <ICU_SelectEdge+0x260>)
 80006f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80006fc:	6013      	str	r3, [r2, #0]
	  break;
 80006fe:	e093      	b.n	8000828 <ICU_SelectEdge+0x254>
		  		 SET_BIT(TIM8_CCER_REG,CC3P_BIT_9);
 8000700:	4b4c      	ldr	r3, [pc, #304]	; (8000834 <ICU_SelectEdge+0x260>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	4a4b      	ldr	r2, [pc, #300]	; (8000834 <ICU_SelectEdge+0x260>)
 8000706:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800070a:	6013      	str	r3, [r2, #0]
		  		SET_BIT(TIM8_CCER_REG,CC3NP_BIT_11);
 800070c:	4b49      	ldr	r3, [pc, #292]	; (8000834 <ICU_SelectEdge+0x260>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	4a48      	ldr	r2, [pc, #288]	; (8000834 <ICU_SelectEdge+0x260>)
 8000712:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000716:	6013      	str	r3, [r2, #0]
	  break;
 8000718:	e086      	b.n	8000828 <ICU_SelectEdge+0x254>
	  case channel_4:
	  	   if( edge == RISING )
 800071a:	79bb      	ldrb	r3, [r7, #6]
 800071c:	2b01      	cmp	r3, #1
 800071e:	d10c      	bne.n	800073a <ICU_SelectEdge+0x166>
	  	  	{
	  		      CLEAR_BIT(TIM1_CCER_REG,CC1P_BIT_1);
 8000720:	4b45      	ldr	r3, [pc, #276]	; (8000838 <ICU_SelectEdge+0x264>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	4a44      	ldr	r2, [pc, #272]	; (8000838 <ICU_SelectEdge+0x264>)
 8000726:	f023 0302 	bic.w	r3, r3, #2
 800072a:	6013      	str	r3, [r2, #0]
	  		      CLEAR_BIT(TIM1_CCER_REG,CC1NP_BIT_3);
 800072c:	4b42      	ldr	r3, [pc, #264]	; (8000838 <ICU_SelectEdge+0x264>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	4a41      	ldr	r2, [pc, #260]	; (8000838 <ICU_SelectEdge+0x264>)
 8000732:	f023 0308 	bic.w	r3, r3, #8
 8000736:	6013      	str	r3, [r2, #0]
	  	  	else
	  	  	{
	  	  		 SET_BIT(TIM1_CCER_REG,CC1P_BIT_1);
	  	  		 SET_BIT(TIM1_CCER_REG,CC1NP_BIT_3);
	  	  	}
	  break;
 8000738:	e076      	b.n	8000828 <ICU_SelectEdge+0x254>
	  	  	else if (edge == FALLING )
 800073a:	79bb      	ldrb	r3, [r7, #6]
 800073c:	2b00      	cmp	r3, #0
 800073e:	d10c      	bne.n	800075a <ICU_SelectEdge+0x186>
	  	  	  	  SET_BIT(TIM1_CCER_REG,CC1P_BIT_1);
 8000740:	4b3d      	ldr	r3, [pc, #244]	; (8000838 <ICU_SelectEdge+0x264>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4a3c      	ldr	r2, [pc, #240]	; (8000838 <ICU_SelectEdge+0x264>)
 8000746:	f043 0302 	orr.w	r3, r3, #2
 800074a:	6013      	str	r3, [r2, #0]
	  	  	  	  CLEAR_BIT(TIM1_CCER_REG,CC1NP_BIT_3);
 800074c:	4b3a      	ldr	r3, [pc, #232]	; (8000838 <ICU_SelectEdge+0x264>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	4a39      	ldr	r2, [pc, #228]	; (8000838 <ICU_SelectEdge+0x264>)
 8000752:	f023 0308 	bic.w	r3, r3, #8
 8000756:	6013      	str	r3, [r2, #0]
	  break;
 8000758:	e066      	b.n	8000828 <ICU_SelectEdge+0x254>
	  	  		 SET_BIT(TIM1_CCER_REG,CC1P_BIT_1);
 800075a:	4b37      	ldr	r3, [pc, #220]	; (8000838 <ICU_SelectEdge+0x264>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	4a36      	ldr	r2, [pc, #216]	; (8000838 <ICU_SelectEdge+0x264>)
 8000760:	f043 0302 	orr.w	r3, r3, #2
 8000764:	6013      	str	r3, [r2, #0]
	  	  		 SET_BIT(TIM1_CCER_REG,CC1NP_BIT_3);
 8000766:	4b34      	ldr	r3, [pc, #208]	; (8000838 <ICU_SelectEdge+0x264>)
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	4a33      	ldr	r2, [pc, #204]	; (8000838 <ICU_SelectEdge+0x264>)
 800076c:	f043 0308 	orr.w	r3, r3, #8
 8000770:	6013      	str	r3, [r2, #0]
	  break;
 8000772:	e059      	b.n	8000828 <ICU_SelectEdge+0x254>
	  case channel_5:
  	  	  if( edge == RISING )
 8000774:	79bb      	ldrb	r3, [r7, #6]
 8000776:	2b01      	cmp	r3, #1
 8000778:	d10c      	bne.n	8000794 <ICU_SelectEdge+0x1c0>
  	  	  {
  	  		  CLEAR_BIT(TIM1_CCER_REG,CC2P_BIT_5);
 800077a:	4b2f      	ldr	r3, [pc, #188]	; (8000838 <ICU_SelectEdge+0x264>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	4a2e      	ldr	r2, [pc, #184]	; (8000838 <ICU_SelectEdge+0x264>)
 8000780:	f023 0320 	bic.w	r3, r3, #32
 8000784:	6013      	str	r3, [r2, #0]
  	  		  CLEAR_BIT(TIM1_CCER_REG,CC2NP_BIT_7);
 8000786:	4b2c      	ldr	r3, [pc, #176]	; (8000838 <ICU_SelectEdge+0x264>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	4a2b      	ldr	r2, [pc, #172]	; (8000838 <ICU_SelectEdge+0x264>)
 800078c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000790:	6013      	str	r3, [r2, #0]
  	     else
  	     {
  	  		  SET_BIT(TIM1_CCER_REG,CC2P_BIT_5);
  	  		  SET_BIT(TIM1_CCER_REG,CC2NP_BIT_7);
  	     }
	  break;
 8000792:	e049      	b.n	8000828 <ICU_SelectEdge+0x254>
  	     else if (edge == FALLING )
 8000794:	79bb      	ldrb	r3, [r7, #6]
 8000796:	2b00      	cmp	r3, #0
 8000798:	d10c      	bne.n	80007b4 <ICU_SelectEdge+0x1e0>
  	  		  SET_BIT(TIM1_CCER_REG,CC2P_BIT_5);
 800079a:	4b27      	ldr	r3, [pc, #156]	; (8000838 <ICU_SelectEdge+0x264>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	4a26      	ldr	r2, [pc, #152]	; (8000838 <ICU_SelectEdge+0x264>)
 80007a0:	f043 0320 	orr.w	r3, r3, #32
 80007a4:	6013      	str	r3, [r2, #0]
  	  		  CLEAR_BIT(TIM1_CCER_REG,CC2NP_BIT_7);
 80007a6:	4b24      	ldr	r3, [pc, #144]	; (8000838 <ICU_SelectEdge+0x264>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	4a23      	ldr	r2, [pc, #140]	; (8000838 <ICU_SelectEdge+0x264>)
 80007ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80007b0:	6013      	str	r3, [r2, #0]
	  break;
 80007b2:	e039      	b.n	8000828 <ICU_SelectEdge+0x254>
  	  		  SET_BIT(TIM1_CCER_REG,CC2P_BIT_5);
 80007b4:	4b20      	ldr	r3, [pc, #128]	; (8000838 <ICU_SelectEdge+0x264>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	4a1f      	ldr	r2, [pc, #124]	; (8000838 <ICU_SelectEdge+0x264>)
 80007ba:	f043 0320 	orr.w	r3, r3, #32
 80007be:	6013      	str	r3, [r2, #0]
  	  		  SET_BIT(TIM1_CCER_REG,CC2NP_BIT_7);
 80007c0:	4b1d      	ldr	r3, [pc, #116]	; (8000838 <ICU_SelectEdge+0x264>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	4a1c      	ldr	r2, [pc, #112]	; (8000838 <ICU_SelectEdge+0x264>)
 80007c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007ca:	6013      	str	r3, [r2, #0]
	  break;
 80007cc:	e02c      	b.n	8000828 <ICU_SelectEdge+0x254>
	  case channel_6:
  	  	  if( edge == RISING )
 80007ce:	79bb      	ldrb	r3, [r7, #6]
 80007d0:	2b01      	cmp	r3, #1
 80007d2:	d10c      	bne.n	80007ee <ICU_SelectEdge+0x21a>
  	  	  {
  	  		  CLEAR_BIT(TIM1_CCER_REG,CC3P_BIT_9);
 80007d4:	4b18      	ldr	r3, [pc, #96]	; (8000838 <ICU_SelectEdge+0x264>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	4a17      	ldr	r2, [pc, #92]	; (8000838 <ICU_SelectEdge+0x264>)
 80007da:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80007de:	6013      	str	r3, [r2, #0]
  	  		  CLEAR_BIT(TIM1_CCER_REG,CC3NP_BIT_11);
 80007e0:	4b15      	ldr	r3, [pc, #84]	; (8000838 <ICU_SelectEdge+0x264>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	4a14      	ldr	r2, [pc, #80]	; (8000838 <ICU_SelectEdge+0x264>)
 80007e6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80007ea:	6013      	str	r3, [r2, #0]
	  	  else
	  	  {
	  		 SET_BIT(TIM1_CCER_REG,CC3P_BIT_9);
	  		 SET_BIT(TIM1_CCER_REG,CC3NP_BIT_11);
	  	  }
	  break;
 80007ec:	e01b      	b.n	8000826 <ICU_SelectEdge+0x252>
	  	  else if (edge == FALLING )
 80007ee:	79bb      	ldrb	r3, [r7, #6]
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d10c      	bne.n	800080e <ICU_SelectEdge+0x23a>
  	  		  SET_BIT(TIM1_CCER_REG,CC3P_BIT_9);
 80007f4:	4b10      	ldr	r3, [pc, #64]	; (8000838 <ICU_SelectEdge+0x264>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	4a0f      	ldr	r2, [pc, #60]	; (8000838 <ICU_SelectEdge+0x264>)
 80007fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80007fe:	6013      	str	r3, [r2, #0]
  	  		  CLEAR_BIT(TIM1_CCER_REG,CC3NP_BIT_11);
 8000800:	4b0d      	ldr	r3, [pc, #52]	; (8000838 <ICU_SelectEdge+0x264>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	4a0c      	ldr	r2, [pc, #48]	; (8000838 <ICU_SelectEdge+0x264>)
 8000806:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800080a:	6013      	str	r3, [r2, #0]
	  break;
 800080c:	e00b      	b.n	8000826 <ICU_SelectEdge+0x252>
	  		 SET_BIT(TIM1_CCER_REG,CC3P_BIT_9);
 800080e:	4b0a      	ldr	r3, [pc, #40]	; (8000838 <ICU_SelectEdge+0x264>)
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	4a09      	ldr	r2, [pc, #36]	; (8000838 <ICU_SelectEdge+0x264>)
 8000814:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000818:	6013      	str	r3, [r2, #0]
	  		 SET_BIT(TIM1_CCER_REG,CC3NP_BIT_11);
 800081a:	4b07      	ldr	r3, [pc, #28]	; (8000838 <ICU_SelectEdge+0x264>)
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	4a06      	ldr	r2, [pc, #24]	; (8000838 <ICU_SelectEdge+0x264>)
 8000820:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000824:	6013      	str	r3, [r2, #0]
	  break;
 8000826:	bf00      	nop
	}



}
 8000828:	bf00      	nop
 800082a:	370c      	adds	r7, #12
 800082c:	46bd      	mov	sp, r7
 800082e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000832:	4770      	bx	lr
 8000834:	40013420 	.word	0x40013420
 8000838:	40012c20 	.word	0x40012c20

0800083c <ICU_INT_CheckStatus>:


STD_ReturnState ICU_INT_CheckStatus(ICU_Channel channel)
{
 800083c:	b480      	push	{r7}
 800083e:	b085      	sub	sp, #20
 8000840:	af00      	add	r7, sp, #0
 8000842:	4603      	mov	r3, r0
 8000844:	71fb      	strb	r3, [r7, #7]
	STD_ReturnState state;

	switch(channel)
 8000846:	79fb      	ldrb	r3, [r7, #7]
 8000848:	2b05      	cmp	r3, #5
 800084a:	d86f      	bhi.n	800092c <ICU_INT_CheckStatus+0xf0>
 800084c:	a201      	add	r2, pc, #4	; (adr r2, 8000854 <ICU_INT_CheckStatus+0x18>)
 800084e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000852:	bf00      	nop
 8000854:	0800086d 	.word	0x0800086d
 8000858:	0800088d 	.word	0x0800088d
 800085c:	080008ad 	.word	0x080008ad
 8000860:	080008cd 	.word	0x080008cd
 8000864:	080008ed 	.word	0x080008ed
 8000868:	0800090d 	.word	0x0800090d
	{
	   case channel_1:
		   state = CHECK_BIT( TIM8_SR_REG , CC1IF_BIT_1 );
 800086c:	4b33      	ldr	r3, [pc, #204]	; (800093c <ICU_INT_CheckStatus+0x100>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	b2db      	uxtb	r3, r3
 8000874:	f003 0301 	and.w	r3, r3, #1
 8000878:	73fb      	strb	r3, [r7, #15]
		   if( state == 0 )
 800087a:	7bfb      	ldrb	r3, [r7, #15]
 800087c:	2b00      	cmp	r3, #0
 800087e:	d102      	bne.n	8000886 <ICU_INT_CheckStatus+0x4a>
		   	{
		   	   state = RET_NOK;
 8000880:	2301      	movs	r3, #1
 8000882:	73fb      	strb	r3, [r7, #15]
		   	}
		   	else
		   	{
			   state = RET_OK;
			}
	   break;
 8000884:	e052      	b.n	800092c <ICU_INT_CheckStatus+0xf0>
			   state = RET_OK;
 8000886:	2300      	movs	r3, #0
 8000888:	73fb      	strb	r3, [r7, #15]
	   break;
 800088a:	e04f      	b.n	800092c <ICU_INT_CheckStatus+0xf0>
	   case channel_2:
	   	   state = CHECK_BIT( TIM8_SR_REG , CC2IF_BIT_2 );
 800088c:	4b2b      	ldr	r3, [pc, #172]	; (800093c <ICU_INT_CheckStatus+0x100>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	089b      	lsrs	r3, r3, #2
 8000892:	b2db      	uxtb	r3, r3
 8000894:	f003 0301 	and.w	r3, r3, #1
 8000898:	73fb      	strb	r3, [r7, #15]
	   	   if( state == 0 )
 800089a:	7bfb      	ldrb	r3, [r7, #15]
 800089c:	2b00      	cmp	r3, #0
 800089e:	d102      	bne.n	80008a6 <ICU_INT_CheckStatus+0x6a>
	   	   {
	   		   state = RET_NOK;
 80008a0:	2301      	movs	r3, #1
 80008a2:	73fb      	strb	r3, [r7, #15]
	   	   else
	   	   {
			  state = RET_OK;
	   	   }

	   break;
 80008a4:	e042      	b.n	800092c <ICU_INT_CheckStatus+0xf0>
			  state = RET_OK;
 80008a6:	2300      	movs	r3, #0
 80008a8:	73fb      	strb	r3, [r7, #15]
	   break;
 80008aa:	e03f      	b.n	800092c <ICU_INT_CheckStatus+0xf0>
	   case channel_3:
	   	   state = CHECK_BIT( TIM8_SR_REG , CC3IF_BIT_3 );
 80008ac:	4b23      	ldr	r3, [pc, #140]	; (800093c <ICU_INT_CheckStatus+0x100>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	08db      	lsrs	r3, r3, #3
 80008b2:	b2db      	uxtb	r3, r3
 80008b4:	f003 0301 	and.w	r3, r3, #1
 80008b8:	73fb      	strb	r3, [r7, #15]
	   	   if( state == 0 )
 80008ba:	7bfb      	ldrb	r3, [r7, #15]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d102      	bne.n	80008c6 <ICU_INT_CheckStatus+0x8a>
	   	   {
	   		   state = RET_NOK;
 80008c0:	2301      	movs	r3, #1
 80008c2:	73fb      	strb	r3, [r7, #15]
	   	   else
	   	   {
			  state = RET_OK;
	   	   }

	   break;
 80008c4:	e032      	b.n	800092c <ICU_INT_CheckStatus+0xf0>
			  state = RET_OK;
 80008c6:	2300      	movs	r3, #0
 80008c8:	73fb      	strb	r3, [r7, #15]
	   break;
 80008ca:	e02f      	b.n	800092c <ICU_INT_CheckStatus+0xf0>
	   case channel_4:
		   state = CHECK_BIT( TIM1_SR_REG , CC1IF_BIT_1 );
 80008cc:	4b1c      	ldr	r3, [pc, #112]	; (8000940 <ICU_INT_CheckStatus+0x104>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	b2db      	uxtb	r3, r3
 80008d4:	f003 0301 	and.w	r3, r3, #1
 80008d8:	73fb      	strb	r3, [r7, #15]
	   	   if( state == 0 )
 80008da:	7bfb      	ldrb	r3, [r7, #15]
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d102      	bne.n	80008e6 <ICU_INT_CheckStatus+0xaa>
	   	   {
	   		   state = RET_NOK;
 80008e0:	2301      	movs	r3, #1
 80008e2:	73fb      	strb	r3, [r7, #15]
	   	   else
	   	   {
			  state = RET_OK;
	   	   }

	   break;
 80008e4:	e022      	b.n	800092c <ICU_INT_CheckStatus+0xf0>
			  state = RET_OK;
 80008e6:	2300      	movs	r3, #0
 80008e8:	73fb      	strb	r3, [r7, #15]
	   break;
 80008ea:	e01f      	b.n	800092c <ICU_INT_CheckStatus+0xf0>
	   case channel_5:
		   state = CHECK_BIT( TIM1_SR_REG , CC2IF_BIT_2 );
 80008ec:	4b14      	ldr	r3, [pc, #80]	; (8000940 <ICU_INT_CheckStatus+0x104>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	089b      	lsrs	r3, r3, #2
 80008f2:	b2db      	uxtb	r3, r3
 80008f4:	f003 0301 	and.w	r3, r3, #1
 80008f8:	73fb      	strb	r3, [r7, #15]
	   	   if( state == 0 )
 80008fa:	7bfb      	ldrb	r3, [r7, #15]
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d102      	bne.n	8000906 <ICU_INT_CheckStatus+0xca>
	   	   {
	   		   state = RET_NOK;
 8000900:	2301      	movs	r3, #1
 8000902:	73fb      	strb	r3, [r7, #15]
	   	   else
	   	   {
			  state = RET_OK;
	   	   }

	   break;
 8000904:	e012      	b.n	800092c <ICU_INT_CheckStatus+0xf0>
			  state = RET_OK;
 8000906:	2300      	movs	r3, #0
 8000908:	73fb      	strb	r3, [r7, #15]
	   break;
 800090a:	e00f      	b.n	800092c <ICU_INT_CheckStatus+0xf0>
	   case channel_6:
		   state = CHECK_BIT( TIM1_SR_REG , CC3IF_BIT_3 );
 800090c:	4b0c      	ldr	r3, [pc, #48]	; (8000940 <ICU_INT_CheckStatus+0x104>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	08db      	lsrs	r3, r3, #3
 8000912:	b2db      	uxtb	r3, r3
 8000914:	f003 0301 	and.w	r3, r3, #1
 8000918:	73fb      	strb	r3, [r7, #15]
	   	   if( state == 0 )
 800091a:	7bfb      	ldrb	r3, [r7, #15]
 800091c:	2b00      	cmp	r3, #0
 800091e:	d102      	bne.n	8000926 <ICU_INT_CheckStatus+0xea>
	   	   {
	   		   state = RET_NOK;
 8000920:	2301      	movs	r3, #1
 8000922:	73fb      	strb	r3, [r7, #15]
	   	   else
	   	   {
			  state = RET_OK;
	   	   }

	   break;
 8000924:	e001      	b.n	800092a <ICU_INT_CheckStatus+0xee>
			  state = RET_OK;
 8000926:	2300      	movs	r3, #0
 8000928:	73fb      	strb	r3, [r7, #15]
	   break;
 800092a:	bf00      	nop

	}

	return state;
 800092c:	7bfb      	ldrb	r3, [r7, #15]

}
 800092e:	4618      	mov	r0, r3
 8000930:	3714      	adds	r7, #20
 8000932:	46bd      	mov	sp, r7
 8000934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop
 800093c:	40013410 	.word	0x40013410
 8000940:	40012c10 	.word	0x40012c10

08000944 <ICU_Read>:


void ICU_Read(ICU_Channel channel,u16 * read_ptr )
{
 8000944:	b480      	push	{r7}
 8000946:	b083      	sub	sp, #12
 8000948:	af00      	add	r7, sp, #0
 800094a:	4603      	mov	r3, r0
 800094c:	6039      	str	r1, [r7, #0]
 800094e:	71fb      	strb	r3, [r7, #7]

	switch(channel)
 8000950:	79fb      	ldrb	r3, [r7, #7]
 8000952:	2b05      	cmp	r3, #5
 8000954:	d832      	bhi.n	80009bc <ICU_Read+0x78>
 8000956:	a201      	add	r2, pc, #4	; (adr r2, 800095c <ICU_Read+0x18>)
 8000958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800095c:	08000975 	.word	0x08000975
 8000960:	08000981 	.word	0x08000981
 8000964:	0800098d 	.word	0x0800098d
 8000968:	08000999 	.word	0x08000999
 800096c:	080009a5 	.word	0x080009a5
 8000970:	080009b1 	.word	0x080009b1
	{
	  case channel_1:
		  * read_ptr = TIM8_CCR1_REG;
 8000974:	4b14      	ldr	r3, [pc, #80]	; (80009c8 <ICU_Read+0x84>)
 8000976:	881b      	ldrh	r3, [r3, #0]
 8000978:	b29a      	uxth	r2, r3
 800097a:	683b      	ldr	r3, [r7, #0]
 800097c:	801a      	strh	r2, [r3, #0]
	  break;
 800097e:	e01d      	b.n	80009bc <ICU_Read+0x78>
	  case channel_2:
		  * read_ptr = TIM8_CCR2_REG;
 8000980:	4b12      	ldr	r3, [pc, #72]	; (80009cc <ICU_Read+0x88>)
 8000982:	881b      	ldrh	r3, [r3, #0]
 8000984:	b29a      	uxth	r2, r3
 8000986:	683b      	ldr	r3, [r7, #0]
 8000988:	801a      	strh	r2, [r3, #0]
	  break;
 800098a:	e017      	b.n	80009bc <ICU_Read+0x78>
	  case channel_3:
		  * read_ptr = TIM8_CCR3_REG;
 800098c:	4b10      	ldr	r3, [pc, #64]	; (80009d0 <ICU_Read+0x8c>)
 800098e:	881b      	ldrh	r3, [r3, #0]
 8000990:	b29a      	uxth	r2, r3
 8000992:	683b      	ldr	r3, [r7, #0]
 8000994:	801a      	strh	r2, [r3, #0]
	  break;
 8000996:	e011      	b.n	80009bc <ICU_Read+0x78>
	  case channel_4:
		  * read_ptr = TIM1_CCR1_REG;
 8000998:	4b0e      	ldr	r3, [pc, #56]	; (80009d4 <ICU_Read+0x90>)
 800099a:	881b      	ldrh	r3, [r3, #0]
 800099c:	b29a      	uxth	r2, r3
 800099e:	683b      	ldr	r3, [r7, #0]
 80009a0:	801a      	strh	r2, [r3, #0]
	  break;
 80009a2:	e00b      	b.n	80009bc <ICU_Read+0x78>
	  case channel_5:
		  * read_ptr = TIM1_CCR2_REG;
 80009a4:	4b0c      	ldr	r3, [pc, #48]	; (80009d8 <ICU_Read+0x94>)
 80009a6:	881b      	ldrh	r3, [r3, #0]
 80009a8:	b29a      	uxth	r2, r3
 80009aa:	683b      	ldr	r3, [r7, #0]
 80009ac:	801a      	strh	r2, [r3, #0]
	  break;
 80009ae:	e005      	b.n	80009bc <ICU_Read+0x78>
	  case channel_6:
		  * read_ptr = TIM1_CCR3_REG;
 80009b0:	4b0a      	ldr	r3, [pc, #40]	; (80009dc <ICU_Read+0x98>)
 80009b2:	881b      	ldrh	r3, [r3, #0]
 80009b4:	b29a      	uxth	r2, r3
 80009b6:	683b      	ldr	r3, [r7, #0]
 80009b8:	801a      	strh	r2, [r3, #0]
	  break;
 80009ba:	bf00      	nop
	}

}
 80009bc:	bf00      	nop
 80009be:	370c      	adds	r7, #12
 80009c0:	46bd      	mov	sp, r7
 80009c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c6:	4770      	bx	lr
 80009c8:	40013434 	.word	0x40013434
 80009cc:	40013438 	.word	0x40013438
 80009d0:	4001343c 	.word	0x4001343c
 80009d4:	40012c34 	.word	0x40012c34
 80009d8:	40012c38 	.word	0x40012c38
 80009dc:	40012c3c 	.word	0x40012c3c

080009e0 <ICU_INT_Enable>:


void ICU_INT_Enable(ICU_Channel channel,void(*ptr)(void))
{
 80009e0:	b480      	push	{r7}
 80009e2:	b083      	sub	sp, #12
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	4603      	mov	r3, r0
 80009e8:	6039      	str	r1, [r7, #0]
 80009ea:	71fb      	strb	r3, [r7, #7]
	switch(channel)
 80009ec:	79fb      	ldrb	r3, [r7, #7]
 80009ee:	2b05      	cmp	r3, #5
 80009f0:	d873      	bhi.n	8000ada <ICU_INT_Enable+0xfa>
 80009f2:	a201      	add	r2, pc, #4	; (adr r2, 80009f8 <ICU_INT_Enable+0x18>)
 80009f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009f8:	08000a11 	.word	0x08000a11
 80009fc:	08000a2f 	.word	0x08000a2f
 8000a00:	08000a4d 	.word	0x08000a4d
 8000a04:	08000a6b 	.word	0x08000a6b
 8000a08:	08000a89 	.word	0x08000a89
 8000a0c:	08000aa7 	.word	0x08000aa7
	{
	  case channel_1:
	    	SET_BIT(TIM8_DIER_REG,CC1IE_BIT_1);
 8000a10:	4b35      	ldr	r3, [pc, #212]	; (8000ae8 <ICU_INT_Enable+0x108>)
 8000a12:	881b      	ldrh	r3, [r3, #0]
 8000a14:	b29b      	uxth	r3, r3
 8000a16:	4a34      	ldr	r2, [pc, #208]	; (8000ae8 <ICU_INT_Enable+0x108>)
 8000a18:	f043 0302 	orr.w	r3, r3, #2
 8000a1c:	b29b      	uxth	r3, r3
 8000a1e:	8013      	strh	r3, [r2, #0]
	    	if(ptr != (void*)RET_NULLPTR)
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	2b02      	cmp	r3, #2
 8000a24:	d04e      	beq.n	8000ac4 <ICU_INT_Enable+0xe4>
	    	{
	    		Channel_1_CLB_Ptr = ptr;
 8000a26:	4a31      	ldr	r2, [pc, #196]	; (8000aec <ICU_INT_Enable+0x10c>)
 8000a28:	683b      	ldr	r3, [r7, #0]
 8000a2a:	6013      	str	r3, [r2, #0]
	    	}
	  break;
 8000a2c:	e04a      	b.n	8000ac4 <ICU_INT_Enable+0xe4>
	  case channel_2:
		   SET_BIT(TIM8_DIER_REG,CC2IE_BIT_2);
 8000a2e:	4b2e      	ldr	r3, [pc, #184]	; (8000ae8 <ICU_INT_Enable+0x108>)
 8000a30:	881b      	ldrh	r3, [r3, #0]
 8000a32:	b29b      	uxth	r3, r3
 8000a34:	4a2c      	ldr	r2, [pc, #176]	; (8000ae8 <ICU_INT_Enable+0x108>)
 8000a36:	f043 0304 	orr.w	r3, r3, #4
 8000a3a:	b29b      	uxth	r3, r3
 8000a3c:	8013      	strh	r3, [r2, #0]
	    	if(ptr != (void*)RET_NULLPTR)
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	2b02      	cmp	r3, #2
 8000a42:	d041      	beq.n	8000ac8 <ICU_INT_Enable+0xe8>
	    	{
	    		Channel_2_CLB_Ptr = ptr;
 8000a44:	4a2a      	ldr	r2, [pc, #168]	; (8000af0 <ICU_INT_Enable+0x110>)
 8000a46:	683b      	ldr	r3, [r7, #0]
 8000a48:	6013      	str	r3, [r2, #0]
	    	}
	  break;
 8000a4a:	e03d      	b.n	8000ac8 <ICU_INT_Enable+0xe8>
	  case channel_3:
		   SET_BIT(TIM8_DIER_REG,CC3IE_BIT_3);
 8000a4c:	4b26      	ldr	r3, [pc, #152]	; (8000ae8 <ICU_INT_Enable+0x108>)
 8000a4e:	881b      	ldrh	r3, [r3, #0]
 8000a50:	b29b      	uxth	r3, r3
 8000a52:	4a25      	ldr	r2, [pc, #148]	; (8000ae8 <ICU_INT_Enable+0x108>)
 8000a54:	f043 0308 	orr.w	r3, r3, #8
 8000a58:	b29b      	uxth	r3, r3
 8000a5a:	8013      	strh	r3, [r2, #0]
	    	if( ptr != (void*)RET_NULLPTR)
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	2b02      	cmp	r3, #2
 8000a60:	d034      	beq.n	8000acc <ICU_INT_Enable+0xec>
	    	{
	    		Channel_3_CLB_Ptr = ptr;
 8000a62:	4a24      	ldr	r2, [pc, #144]	; (8000af4 <ICU_INT_Enable+0x114>)
 8000a64:	683b      	ldr	r3, [r7, #0]
 8000a66:	6013      	str	r3, [r2, #0]
	    	}
	  break;
 8000a68:	e030      	b.n	8000acc <ICU_INT_Enable+0xec>
	  case channel_4:
		   SET_BIT(TIM1_DIER_REG,CC1IE_BIT_1);
 8000a6a:	4b23      	ldr	r3, [pc, #140]	; (8000af8 <ICU_INT_Enable+0x118>)
 8000a6c:	881b      	ldrh	r3, [r3, #0]
 8000a6e:	b29b      	uxth	r3, r3
 8000a70:	4a21      	ldr	r2, [pc, #132]	; (8000af8 <ICU_INT_Enable+0x118>)
 8000a72:	f043 0302 	orr.w	r3, r3, #2
 8000a76:	b29b      	uxth	r3, r3
 8000a78:	8013      	strh	r3, [r2, #0]
	    	if( ptr != (void*)RET_NULLPTR)
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	2b02      	cmp	r3, #2
 8000a7e:	d027      	beq.n	8000ad0 <ICU_INT_Enable+0xf0>
	    	{
	    		Channel_4_CLB_Ptr = ptr;
 8000a80:	4a1e      	ldr	r2, [pc, #120]	; (8000afc <ICU_INT_Enable+0x11c>)
 8000a82:	683b      	ldr	r3, [r7, #0]
 8000a84:	6013      	str	r3, [r2, #0]
	    	}
	  break;
 8000a86:	e023      	b.n	8000ad0 <ICU_INT_Enable+0xf0>
	  case channel_5:
		   SET_BIT(TIM1_DIER_REG,CC2IE_BIT_2);
 8000a88:	4b1b      	ldr	r3, [pc, #108]	; (8000af8 <ICU_INT_Enable+0x118>)
 8000a8a:	881b      	ldrh	r3, [r3, #0]
 8000a8c:	b29b      	uxth	r3, r3
 8000a8e:	4a1a      	ldr	r2, [pc, #104]	; (8000af8 <ICU_INT_Enable+0x118>)
 8000a90:	f043 0304 	orr.w	r3, r3, #4
 8000a94:	b29b      	uxth	r3, r3
 8000a96:	8013      	strh	r3, [r2, #0]
	    	if( ptr != (void*)RET_NULLPTR)
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	2b02      	cmp	r3, #2
 8000a9c:	d01a      	beq.n	8000ad4 <ICU_INT_Enable+0xf4>
	    	{
	    		Channel_5_CLB_Ptr = ptr;
 8000a9e:	4a18      	ldr	r2, [pc, #96]	; (8000b00 <ICU_INT_Enable+0x120>)
 8000aa0:	683b      	ldr	r3, [r7, #0]
 8000aa2:	6013      	str	r3, [r2, #0]
	    	}
	  break;
 8000aa4:	e016      	b.n	8000ad4 <ICU_INT_Enable+0xf4>
	  case channel_6:
		   SET_BIT(TIM1_DIER_REG,CC3IE_BIT_3);
 8000aa6:	4b14      	ldr	r3, [pc, #80]	; (8000af8 <ICU_INT_Enable+0x118>)
 8000aa8:	881b      	ldrh	r3, [r3, #0]
 8000aaa:	b29b      	uxth	r3, r3
 8000aac:	4a12      	ldr	r2, [pc, #72]	; (8000af8 <ICU_INT_Enable+0x118>)
 8000aae:	f043 0308 	orr.w	r3, r3, #8
 8000ab2:	b29b      	uxth	r3, r3
 8000ab4:	8013      	strh	r3, [r2, #0]
	    	if( ptr != (void*)RET_NULLPTR)
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	2b02      	cmp	r3, #2
 8000aba:	d00d      	beq.n	8000ad8 <ICU_INT_Enable+0xf8>
	    	{
	    		Channel_6_CLB_Ptr = ptr;
 8000abc:	4a11      	ldr	r2, [pc, #68]	; (8000b04 <ICU_INT_Enable+0x124>)
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	6013      	str	r3, [r2, #0]
	    	}
	  break;
 8000ac2:	e009      	b.n	8000ad8 <ICU_INT_Enable+0xf8>
	  break;
 8000ac4:	bf00      	nop
 8000ac6:	e008      	b.n	8000ada <ICU_INT_Enable+0xfa>
	  break;
 8000ac8:	bf00      	nop
 8000aca:	e006      	b.n	8000ada <ICU_INT_Enable+0xfa>
	  break;
 8000acc:	bf00      	nop
 8000ace:	e004      	b.n	8000ada <ICU_INT_Enable+0xfa>
	  break;
 8000ad0:	bf00      	nop
 8000ad2:	e002      	b.n	8000ada <ICU_INT_Enable+0xfa>
	  break;
 8000ad4:	bf00      	nop
 8000ad6:	e000      	b.n	8000ada <ICU_INT_Enable+0xfa>
	  break;
 8000ad8:	bf00      	nop


	}

}
 8000ada:	bf00      	nop
 8000adc:	370c      	adds	r7, #12
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop
 8000ae8:	4001340c 	.word	0x4001340c
 8000aec:	20000000 	.word	0x20000000
 8000af0:	20000004 	.word	0x20000004
 8000af4:	20000008 	.word	0x20000008
 8000af8:	40012c0c 	.word	0x40012c0c
 8000afc:	2000000c 	.word	0x2000000c
 8000b00:	20000010 	.word	0x20000010
 8000b04:	20000014 	.word	0x20000014

08000b08 <TIM8_CC_IRQHandler>:
}


//TIM8_CC_IRQHandler
void TIM8_CC_IRQHandler(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0

	if ( ICU_INT_CheckStatus(channel_1 ) == RET_OK  )
 8000b0c:	2000      	movs	r0, #0
 8000b0e:	f7ff fe95 	bl	800083c <ICU_INT_CheckStatus>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d10c      	bne.n	8000b32 <TIM8_CC_IRQHandler+0x2a>
	{
		CLEAR_BIT( TIM8_SR_REG , CC1IF_BIT_1 );
 8000b18:	4b1a      	ldr	r3, [pc, #104]	; (8000b84 <TIM8_CC_IRQHandler+0x7c>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	4a19      	ldr	r2, [pc, #100]	; (8000b84 <TIM8_CC_IRQHandler+0x7c>)
 8000b1e:	f023 0302 	bic.w	r3, r3, #2
 8000b22:	6013      	str	r3, [r2, #0]
		if( Channel_1_CLB_Ptr != (void*)RET_NULLPTR )
 8000b24:	4b18      	ldr	r3, [pc, #96]	; (8000b88 <TIM8_CC_IRQHandler+0x80>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	2b02      	cmp	r3, #2
 8000b2a:	d002      	beq.n	8000b32 <TIM8_CC_IRQHandler+0x2a>
		{
			Channel_1_CLB_Ptr();
 8000b2c:	4b16      	ldr	r3, [pc, #88]	; (8000b88 <TIM8_CC_IRQHandler+0x80>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	4798      	blx	r3
		}
	}

	if ( ICU_INT_CheckStatus(channel_2 ) == RET_OK  )
 8000b32:	2001      	movs	r0, #1
 8000b34:	f7ff fe82 	bl	800083c <ICU_INT_CheckStatus>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d10c      	bne.n	8000b58 <TIM8_CC_IRQHandler+0x50>
	{
		CLEAR_BIT( TIM8_SR_REG , CC2IF_BIT_2 );
 8000b3e:	4b11      	ldr	r3, [pc, #68]	; (8000b84 <TIM8_CC_IRQHandler+0x7c>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	4a10      	ldr	r2, [pc, #64]	; (8000b84 <TIM8_CC_IRQHandler+0x7c>)
 8000b44:	f023 0304 	bic.w	r3, r3, #4
 8000b48:	6013      	str	r3, [r2, #0]
		if( Channel_2_CLB_Ptr != (void*)RET_NULLPTR )
 8000b4a:	4b10      	ldr	r3, [pc, #64]	; (8000b8c <TIM8_CC_IRQHandler+0x84>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	2b02      	cmp	r3, #2
 8000b50:	d002      	beq.n	8000b58 <TIM8_CC_IRQHandler+0x50>
		{
			Channel_2_CLB_Ptr();
 8000b52:	4b0e      	ldr	r3, [pc, #56]	; (8000b8c <TIM8_CC_IRQHandler+0x84>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	4798      	blx	r3
		}
	}

	if ( ICU_INT_CheckStatus(channel_3 ) == RET_OK  )
 8000b58:	2002      	movs	r0, #2
 8000b5a:	f7ff fe6f 	bl	800083c <ICU_INT_CheckStatus>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d10c      	bne.n	8000b7e <TIM8_CC_IRQHandler+0x76>
	{
		CLEAR_BIT( TIM8_SR_REG ,CC3IF_BIT_3 );
 8000b64:	4b07      	ldr	r3, [pc, #28]	; (8000b84 <TIM8_CC_IRQHandler+0x7c>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	4a06      	ldr	r2, [pc, #24]	; (8000b84 <TIM8_CC_IRQHandler+0x7c>)
 8000b6a:	f023 0308 	bic.w	r3, r3, #8
 8000b6e:	6013      	str	r3, [r2, #0]
		if( Channel_3_CLB_Ptr != (void*)RET_NULLPTR )
 8000b70:	4b07      	ldr	r3, [pc, #28]	; (8000b90 <TIM8_CC_IRQHandler+0x88>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	2b02      	cmp	r3, #2
 8000b76:	d002      	beq.n	8000b7e <TIM8_CC_IRQHandler+0x76>
		{
			Channel_3_CLB_Ptr();
 8000b78:	4b05      	ldr	r3, [pc, #20]	; (8000b90 <TIM8_CC_IRQHandler+0x88>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4798      	blx	r3
		}
	}

}
 8000b7e:	bf00      	nop
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	40013410 	.word	0x40013410
 8000b88:	20000000 	.word	0x20000000
 8000b8c:	20000004 	.word	0x20000004
 8000b90:	20000008 	.word	0x20000008

08000b94 <TIM1_CC_IRQHandler>:


void TIM1_CC_IRQHandler(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0
	if ( ICU_INT_CheckStatus(channel_4 ) == RET_OK  )
 8000b98:	2003      	movs	r0, #3
 8000b9a:	f7ff fe4f 	bl	800083c <ICU_INT_CheckStatus>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d10c      	bne.n	8000bbe <TIM1_CC_IRQHandler+0x2a>
	{
		CLEAR_BIT( TIM1_SR_REG , CC1IF_BIT_1 );
 8000ba4:	4b1a      	ldr	r3, [pc, #104]	; (8000c10 <TIM1_CC_IRQHandler+0x7c>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	4a19      	ldr	r2, [pc, #100]	; (8000c10 <TIM1_CC_IRQHandler+0x7c>)
 8000baa:	f023 0302 	bic.w	r3, r3, #2
 8000bae:	6013      	str	r3, [r2, #0]
		if( Channel_4_CLB_Ptr != (void*)RET_NULLPTR )
 8000bb0:	4b18      	ldr	r3, [pc, #96]	; (8000c14 <TIM1_CC_IRQHandler+0x80>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	2b02      	cmp	r3, #2
 8000bb6:	d002      	beq.n	8000bbe <TIM1_CC_IRQHandler+0x2a>
		{
			Channel_4_CLB_Ptr();
 8000bb8:	4b16      	ldr	r3, [pc, #88]	; (8000c14 <TIM1_CC_IRQHandler+0x80>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4798      	blx	r3
		}
	}

	if ( ICU_INT_CheckStatus(channel_5 ) == RET_OK  )
 8000bbe:	2004      	movs	r0, #4
 8000bc0:	f7ff fe3c 	bl	800083c <ICU_INT_CheckStatus>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d10c      	bne.n	8000be4 <TIM1_CC_IRQHandler+0x50>
	{
		CLEAR_BIT( TIM1_SR_REG , CC2IF_BIT_2 );
 8000bca:	4b11      	ldr	r3, [pc, #68]	; (8000c10 <TIM1_CC_IRQHandler+0x7c>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	4a10      	ldr	r2, [pc, #64]	; (8000c10 <TIM1_CC_IRQHandler+0x7c>)
 8000bd0:	f023 0304 	bic.w	r3, r3, #4
 8000bd4:	6013      	str	r3, [r2, #0]
		if( Channel_5_CLB_Ptr != (void*)RET_NULLPTR )
 8000bd6:	4b10      	ldr	r3, [pc, #64]	; (8000c18 <TIM1_CC_IRQHandler+0x84>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	2b02      	cmp	r3, #2
 8000bdc:	d002      	beq.n	8000be4 <TIM1_CC_IRQHandler+0x50>
		{
			Channel_5_CLB_Ptr();
 8000bde:	4b0e      	ldr	r3, [pc, #56]	; (8000c18 <TIM1_CC_IRQHandler+0x84>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	4798      	blx	r3
		}
	}

	if ( ICU_INT_CheckStatus(channel_6 ) == RET_OK  )
 8000be4:	2005      	movs	r0, #5
 8000be6:	f7ff fe29 	bl	800083c <ICU_INT_CheckStatus>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d10c      	bne.n	8000c0a <TIM1_CC_IRQHandler+0x76>
	{
		CLEAR_BIT( TIM1_SR_REG , CC3IF_BIT_3 );
 8000bf0:	4b07      	ldr	r3, [pc, #28]	; (8000c10 <TIM1_CC_IRQHandler+0x7c>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a06      	ldr	r2, [pc, #24]	; (8000c10 <TIM1_CC_IRQHandler+0x7c>)
 8000bf6:	f023 0308 	bic.w	r3, r3, #8
 8000bfa:	6013      	str	r3, [r2, #0]
		if( Channel_6_CLB_Ptr != (void*)RET_NULLPTR )
 8000bfc:	4b07      	ldr	r3, [pc, #28]	; (8000c1c <TIM1_CC_IRQHandler+0x88>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	2b02      	cmp	r3, #2
 8000c02:	d002      	beq.n	8000c0a <TIM1_CC_IRQHandler+0x76>
		{
			Channel_6_CLB_Ptr();
 8000c04:	4b05      	ldr	r3, [pc, #20]	; (8000c1c <TIM1_CC_IRQHandler+0x88>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	4798      	blx	r3
		}
	}
}
 8000c0a:	bf00      	nop
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	40012c10 	.word	0x40012c10
 8000c14:	2000000c 	.word	0x2000000c
 8000c18:	20000010 	.word	0x20000010
 8000c1c:	20000014 	.word	0x20000014

08000c20 <NVIC_EnableIRQ>:
* Reentrancy      :
* Parameters () :
* Return value:   : *
*******************************************************************************/
STD_ReturnState NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c20:	b490      	push	{r4, r7}
 8000c22:	b084      	sub	sp, #16
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	4603      	mov	r3, r0
 8000c28:	71fb      	strb	r3, [r7, #7]
	STD_ReturnState Ret_Val = RET_NOK;
 8000c2a:	2301      	movs	r3, #1
 8000c2c:	73fb      	strb	r3, [r7, #15]
	if((u8)IRQn >= 0)
	{
		NVIC_ISER->ISER[(IRQn / 32)] |= (1 << (IRQn % 32));
 8000c2e:	4a0d      	ldr	r2, [pc, #52]	; (8000c64 <NVIC_EnableIRQ+0x44>)
 8000c30:	79fb      	ldrb	r3, [r7, #7]
 8000c32:	095b      	lsrs	r3, r3, #5
 8000c34:	b2d8      	uxtb	r0, r3
 8000c36:	4603      	mov	r3, r0
 8000c38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c3c:	79fa      	ldrb	r2, [r7, #7]
 8000c3e:	f002 021f 	and.w	r2, r2, #31
 8000c42:	2101      	movs	r1, #1
 8000c44:	fa01 f202 	lsl.w	r2, r1, r2
 8000c48:	4614      	mov	r4, r2
 8000c4a:	4a06      	ldr	r2, [pc, #24]	; (8000c64 <NVIC_EnableIRQ+0x44>)
 8000c4c:	4601      	mov	r1, r0
 8000c4e:	4323      	orrs	r3, r4
 8000c50:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		Ret_Val = RET_OK;
 8000c54:	2300      	movs	r3, #0
 8000c56:	73fb      	strb	r3, [r7, #15]
	}
	return Ret_Val;
 8000c58:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	3710      	adds	r7, #16
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bc90      	pop	{r4, r7}
 8000c62:	4770      	bx	lr
 8000c64:	e000e100 	.word	0xe000e100

08000c68 <NVIC_SetPriority>:
* Reentrancy      :
* Parameters () :
* Return value:   : *
*******************************************************************************/
STD_ReturnState NVIC_SetPriority(IRQn_Type IRQn,u32 priority)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b085      	sub	sp, #20
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	4603      	mov	r3, r0
 8000c70:	6039      	str	r1, [r7, #0]
 8000c72:	71fb      	strb	r3, [r7, #7]
	STD_ReturnState Ret_Val = RET_NOK;
 8000c74:	2301      	movs	r3, #1
 8000c76:	73fb      	strb	r3, [r7, #15]
	if(IRQn >=0)
	{
		NVIC_IPR->IPR[(u32)IRQn] = (u8)(priority <<4)	&(u32)0xff;
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	b2da      	uxtb	r2, r3
 8000c7c:	4906      	ldr	r1, [pc, #24]	; (8000c98 <NVIC_SetPriority+0x30>)
 8000c7e:	79fb      	ldrb	r3, [r7, #7]
 8000c80:	0112      	lsls	r2, r2, #4
 8000c82:	b2d2      	uxtb	r2, r2
 8000c84:	54ca      	strb	r2, [r1, r3]
		Ret_Val = RET_OK;
 8000c86:	2300      	movs	r3, #0
 8000c88:	73fb      	strb	r3, [r7, #15]
	}
	return Ret_Val;
 8000c8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	3714      	adds	r7, #20
 8000c90:	46bd      	mov	sp, r7
 8000c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c96:	4770      	bx	lr
 8000c98:	e000e400 	.word	0xe000e400

08000c9c <TIM6_Init>:
 * Parameters (in) : parameterName   Parameter Description
 * Return value:   : Std_ReturnType  E_OK
 *                                    E_NOT_OK
 *******************************************************************************/
void TIM6_Init(u16 prescaler)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b083      	sub	sp, #12
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	80fb      	strh	r3, [r7, #6]
	/*Auto-reload pre-load enable*/
	SET_BIT(TIM6_CR1_REG, ARPE_BIT_7);
 8000ca6:	4b0c      	ldr	r3, [pc, #48]	; (8000cd8 <TIM6_Init+0x3c>)
 8000ca8:	881b      	ldrh	r3, [r3, #0]
 8000caa:	b29b      	uxth	r3, r3
 8000cac:	4a0a      	ldr	r2, [pc, #40]	; (8000cd8 <TIM6_Init+0x3c>)
 8000cae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000cb2:	b29b      	uxth	r3, r3
 8000cb4:	8013      	strh	r3, [r2, #0]


	SET_BIT(TIM6_CR1_REG, OPM_BIT_3);
 8000cb6:	4b08      	ldr	r3, [pc, #32]	; (8000cd8 <TIM6_Init+0x3c>)
 8000cb8:	881b      	ldrh	r3, [r3, #0]
 8000cba:	b29b      	uxth	r3, r3
 8000cbc:	4a06      	ldr	r2, [pc, #24]	; (8000cd8 <TIM6_Init+0x3c>)
 8000cbe:	f043 0308 	orr.w	r3, r3, #8
 8000cc2:	b29b      	uxth	r3, r3
 8000cc4:	8013      	strh	r3, [r2, #0]
	/*Set pre-scaler*/
	TIM6_PSC_REG = prescaler;
 8000cc6:	4a05      	ldr	r2, [pc, #20]	; (8000cdc <TIM6_Init+0x40>)
 8000cc8:	88fb      	ldrh	r3, [r7, #6]
 8000cca:	8013      	strh	r3, [r2, #0]

}
 8000ccc:	bf00      	nop
 8000cce:	370c      	adds	r7, #12
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd6:	4770      	bx	lr
 8000cd8:	40001000 	.word	0x40001000
 8000cdc:	40001028 	.word	0x40001028

08000ce0 <DIO_setupPinMode>:

/*******************************************************************************
 *                      Global Functions Definitions                           *
 *******************************************************************************/
STD_ReturnState DIO_setupPinMode(DIO_PortID portID, DIO_PinID pinID, DIO_PinMode pinMode)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	b085      	sub	sp, #20
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	71fb      	strb	r3, [r7, #7]
 8000cea:	460b      	mov	r3, r1
 8000cec:	71bb      	strb	r3, [r7, #6]
 8000cee:	4613      	mov	r3, r2
 8000cf0:	717b      	strb	r3, [r7, #5]
	STD_ReturnState Ret_Val = RET_OK;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	73fb      	strb	r3, [r7, #15]

	if((portID >= NUM_OF_PORTS) || (pinID >= NUM_OF_PINS_PER_PORT))
 8000cf6:	79fb      	ldrb	r3, [r7, #7]
 8000cf8:	2b07      	cmp	r3, #7
 8000cfa:	d802      	bhi.n	8000d02 <DIO_setupPinMode+0x22>
 8000cfc:	79bb      	ldrb	r3, [r7, #6]
 8000cfe:	2b0e      	cmp	r3, #14
 8000d00:	d902      	bls.n	8000d08 <DIO_setupPinMode+0x28>
	{
		Ret_Val = RET_NOK;
 8000d02:	2301      	movs	r3, #1
 8000d04:	73fb      	strb	r3, [r7, #15]
 8000d06:	e0b1      	b.n	8000e6c <DIO_setupPinMode+0x18c>
	}

	else
	{
		switch(portID)
 8000d08:	79fb      	ldrb	r3, [r7, #7]
 8000d0a:	2b07      	cmp	r3, #7
 8000d0c:	f200 80ae 	bhi.w	8000e6c <DIO_setupPinMode+0x18c>
 8000d10:	a201      	add	r2, pc, #4	; (adr r2, 8000d18 <DIO_setupPinMode+0x38>)
 8000d12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d16:	bf00      	nop
 8000d18:	08000d39 	.word	0x08000d39
 8000d1c:	08000d63 	.word	0x08000d63
 8000d20:	08000d89 	.word	0x08000d89
 8000d24:	08000daf 	.word	0x08000daf
 8000d28:	08000dd5 	.word	0x08000dd5
 8000d2c:	08000dfb 	.word	0x08000dfb
 8000d30:	08000e21 	.word	0x08000e21
 8000d34:	08000e47 	.word	0x08000e47
		{
		case PORTA_ID:
			DIOA_MODER_REG = (DIOA_MODER_REG & ~(0x03 << (pinID*2))) | (pinMode << (pinID*2));
 8000d38:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	79ba      	ldrb	r2, [r7, #6]
 8000d40:	0052      	lsls	r2, r2, #1
 8000d42:	2103      	movs	r1, #3
 8000d44:	fa01 f202 	lsl.w	r2, r1, r2
 8000d48:	43d2      	mvns	r2, r2
 8000d4a:	4013      	ands	r3, r2
 8000d4c:	7979      	ldrb	r1, [r7, #5]
 8000d4e:	79ba      	ldrb	r2, [r7, #6]
 8000d50:	0052      	lsls	r2, r2, #1
 8000d52:	fa01 f202 	lsl.w	r2, r1, r2
 8000d56:	4611      	mov	r1, r2
 8000d58:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000d5c:	430b      	orrs	r3, r1
 8000d5e:	6013      	str	r3, [r2, #0]
			break;
 8000d60:	e084      	b.n	8000e6c <DIO_setupPinMode+0x18c>

		case PORTB_ID:
			DIOB_MODER_REG = (DIOB_MODER_REG & ~(0x03 << (pinID*2))) | (pinMode << (pinID*2));
 8000d62:	4b46      	ldr	r3, [pc, #280]	; (8000e7c <DIO_setupPinMode+0x19c>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	79ba      	ldrb	r2, [r7, #6]
 8000d68:	0052      	lsls	r2, r2, #1
 8000d6a:	2103      	movs	r1, #3
 8000d6c:	fa01 f202 	lsl.w	r2, r1, r2
 8000d70:	43d2      	mvns	r2, r2
 8000d72:	4013      	ands	r3, r2
 8000d74:	7979      	ldrb	r1, [r7, #5]
 8000d76:	79ba      	ldrb	r2, [r7, #6]
 8000d78:	0052      	lsls	r2, r2, #1
 8000d7a:	fa01 f202 	lsl.w	r2, r1, r2
 8000d7e:	4611      	mov	r1, r2
 8000d80:	4a3e      	ldr	r2, [pc, #248]	; (8000e7c <DIO_setupPinMode+0x19c>)
 8000d82:	430b      	orrs	r3, r1
 8000d84:	6013      	str	r3, [r2, #0]
			break;
 8000d86:	e071      	b.n	8000e6c <DIO_setupPinMode+0x18c>

		case PORTC_ID:
			DIOC_MODER_REG = (DIOC_MODER_REG & ~(0x03 << (pinID*2))) | (pinMode << (pinID*2));
 8000d88:	4b3d      	ldr	r3, [pc, #244]	; (8000e80 <DIO_setupPinMode+0x1a0>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	79ba      	ldrb	r2, [r7, #6]
 8000d8e:	0052      	lsls	r2, r2, #1
 8000d90:	2103      	movs	r1, #3
 8000d92:	fa01 f202 	lsl.w	r2, r1, r2
 8000d96:	43d2      	mvns	r2, r2
 8000d98:	4013      	ands	r3, r2
 8000d9a:	7979      	ldrb	r1, [r7, #5]
 8000d9c:	79ba      	ldrb	r2, [r7, #6]
 8000d9e:	0052      	lsls	r2, r2, #1
 8000da0:	fa01 f202 	lsl.w	r2, r1, r2
 8000da4:	4611      	mov	r1, r2
 8000da6:	4a36      	ldr	r2, [pc, #216]	; (8000e80 <DIO_setupPinMode+0x1a0>)
 8000da8:	430b      	orrs	r3, r1
 8000daa:	6013      	str	r3, [r2, #0]
			break;
 8000dac:	e05e      	b.n	8000e6c <DIO_setupPinMode+0x18c>

		case PORTD_ID:
			DIOD_MODER_REG = (DIOD_MODER_REG & ~(0x03 << (pinID*2))) | (pinMode << (pinID*2));
 8000dae:	4b35      	ldr	r3, [pc, #212]	; (8000e84 <DIO_setupPinMode+0x1a4>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	79ba      	ldrb	r2, [r7, #6]
 8000db4:	0052      	lsls	r2, r2, #1
 8000db6:	2103      	movs	r1, #3
 8000db8:	fa01 f202 	lsl.w	r2, r1, r2
 8000dbc:	43d2      	mvns	r2, r2
 8000dbe:	4013      	ands	r3, r2
 8000dc0:	7979      	ldrb	r1, [r7, #5]
 8000dc2:	79ba      	ldrb	r2, [r7, #6]
 8000dc4:	0052      	lsls	r2, r2, #1
 8000dc6:	fa01 f202 	lsl.w	r2, r1, r2
 8000dca:	4611      	mov	r1, r2
 8000dcc:	4a2d      	ldr	r2, [pc, #180]	; (8000e84 <DIO_setupPinMode+0x1a4>)
 8000dce:	430b      	orrs	r3, r1
 8000dd0:	6013      	str	r3, [r2, #0]
			break;
 8000dd2:	e04b      	b.n	8000e6c <DIO_setupPinMode+0x18c>

		case PORTE_ID:
			DIOE_MODER_REG = (DIOE_MODER_REG & ~(0x03 << (pinID*2))) | (pinMode << (pinID*2));
 8000dd4:	4b2c      	ldr	r3, [pc, #176]	; (8000e88 <DIO_setupPinMode+0x1a8>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	79ba      	ldrb	r2, [r7, #6]
 8000dda:	0052      	lsls	r2, r2, #1
 8000ddc:	2103      	movs	r1, #3
 8000dde:	fa01 f202 	lsl.w	r2, r1, r2
 8000de2:	43d2      	mvns	r2, r2
 8000de4:	4013      	ands	r3, r2
 8000de6:	7979      	ldrb	r1, [r7, #5]
 8000de8:	79ba      	ldrb	r2, [r7, #6]
 8000dea:	0052      	lsls	r2, r2, #1
 8000dec:	fa01 f202 	lsl.w	r2, r1, r2
 8000df0:	4611      	mov	r1, r2
 8000df2:	4a25      	ldr	r2, [pc, #148]	; (8000e88 <DIO_setupPinMode+0x1a8>)
 8000df4:	430b      	orrs	r3, r1
 8000df6:	6013      	str	r3, [r2, #0]
			break;
 8000df8:	e038      	b.n	8000e6c <DIO_setupPinMode+0x18c>

		case PORTF_ID:
			DIOF_MODER_REG = (DIOF_MODER_REG & ~(0x03 << (pinID*2))) | (pinMode << (pinID*2));
 8000dfa:	4b24      	ldr	r3, [pc, #144]	; (8000e8c <DIO_setupPinMode+0x1ac>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	79ba      	ldrb	r2, [r7, #6]
 8000e00:	0052      	lsls	r2, r2, #1
 8000e02:	2103      	movs	r1, #3
 8000e04:	fa01 f202 	lsl.w	r2, r1, r2
 8000e08:	43d2      	mvns	r2, r2
 8000e0a:	4013      	ands	r3, r2
 8000e0c:	7979      	ldrb	r1, [r7, #5]
 8000e0e:	79ba      	ldrb	r2, [r7, #6]
 8000e10:	0052      	lsls	r2, r2, #1
 8000e12:	fa01 f202 	lsl.w	r2, r1, r2
 8000e16:	4611      	mov	r1, r2
 8000e18:	4a1c      	ldr	r2, [pc, #112]	; (8000e8c <DIO_setupPinMode+0x1ac>)
 8000e1a:	430b      	orrs	r3, r1
 8000e1c:	6013      	str	r3, [r2, #0]
			break;
 8000e1e:	e025      	b.n	8000e6c <DIO_setupPinMode+0x18c>

		case PORTG_ID:
			DIOG_MODER_REG = (DIOG_MODER_REG & ~(0x03 << (pinID*2))) | (pinMode << (pinID*2));
 8000e20:	4b1b      	ldr	r3, [pc, #108]	; (8000e90 <DIO_setupPinMode+0x1b0>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	79ba      	ldrb	r2, [r7, #6]
 8000e26:	0052      	lsls	r2, r2, #1
 8000e28:	2103      	movs	r1, #3
 8000e2a:	fa01 f202 	lsl.w	r2, r1, r2
 8000e2e:	43d2      	mvns	r2, r2
 8000e30:	4013      	ands	r3, r2
 8000e32:	7979      	ldrb	r1, [r7, #5]
 8000e34:	79ba      	ldrb	r2, [r7, #6]
 8000e36:	0052      	lsls	r2, r2, #1
 8000e38:	fa01 f202 	lsl.w	r2, r1, r2
 8000e3c:	4611      	mov	r1, r2
 8000e3e:	4a14      	ldr	r2, [pc, #80]	; (8000e90 <DIO_setupPinMode+0x1b0>)
 8000e40:	430b      	orrs	r3, r1
 8000e42:	6013      	str	r3, [r2, #0]
			break;
 8000e44:	e012      	b.n	8000e6c <DIO_setupPinMode+0x18c>

		case PORTH_ID:
			DIOH_MODER_REG = (DIOH_MODER_REG & ~(0x03 << (pinID*2))) | (pinMode << (pinID*2));
 8000e46:	4b13      	ldr	r3, [pc, #76]	; (8000e94 <DIO_setupPinMode+0x1b4>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	79ba      	ldrb	r2, [r7, #6]
 8000e4c:	0052      	lsls	r2, r2, #1
 8000e4e:	2103      	movs	r1, #3
 8000e50:	fa01 f202 	lsl.w	r2, r1, r2
 8000e54:	43d2      	mvns	r2, r2
 8000e56:	4013      	ands	r3, r2
 8000e58:	7979      	ldrb	r1, [r7, #5]
 8000e5a:	79ba      	ldrb	r2, [r7, #6]
 8000e5c:	0052      	lsls	r2, r2, #1
 8000e5e:	fa01 f202 	lsl.w	r2, r1, r2
 8000e62:	4611      	mov	r1, r2
 8000e64:	4a0b      	ldr	r2, [pc, #44]	; (8000e94 <DIO_setupPinMode+0x1b4>)
 8000e66:	430b      	orrs	r3, r1
 8000e68:	6013      	str	r3, [r2, #0]
			break;
 8000e6a:	bf00      	nop
		}
	}

	return Ret_Val;
 8000e6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	3714      	adds	r7, #20
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop
 8000e7c:	48000400 	.word	0x48000400
 8000e80:	48000800 	.word	0x48000800
 8000e84:	48000c00 	.word	0x48000c00
 8000e88:	48001000 	.word	0x48001000
 8000e8c:	48001400 	.word	0x48001400
 8000e90:	48001800 	.word	0x48001800
 8000e94:	48001c00 	.word	0x48001c00

08000e98 <DIO_writePin>:

STD_ReturnState DIO_writePin(DIO_PortID portID, DIO_PinID pinID, DIO_PinLevel pinLevel)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b085      	sub	sp, #20
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	71fb      	strb	r3, [r7, #7]
 8000ea2:	460b      	mov	r3, r1
 8000ea4:	71bb      	strb	r3, [r7, #6]
 8000ea6:	4613      	mov	r3, r2
 8000ea8:	717b      	strb	r3, [r7, #5]
	STD_ReturnState Ret_Val = RET_OK;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	73fb      	strb	r3, [r7, #15]

	if(portID >= NUM_OF_PORTS || pinID >= NUM_OF_PINS_PER_PORT)
 8000eae:	79fb      	ldrb	r3, [r7, #7]
 8000eb0:	2b07      	cmp	r3, #7
 8000eb2:	d802      	bhi.n	8000eba <DIO_writePin+0x22>
 8000eb4:	79bb      	ldrb	r3, [r7, #6]
 8000eb6:	2b0e      	cmp	r3, #14
 8000eb8:	d902      	bls.n	8000ec0 <DIO_writePin+0x28>
	{
		Ret_Val = RET_NOK;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	73fb      	strb	r3, [r7, #15]
 8000ebe:	e0e7      	b.n	8001090 <DIO_writePin+0x1f8>
	}

	else
	{
		switch(portID)
 8000ec0:	79fb      	ldrb	r3, [r7, #7]
 8000ec2:	2b07      	cmp	r3, #7
 8000ec4:	f200 80e4 	bhi.w	8001090 <DIO_writePin+0x1f8>
 8000ec8:	a201      	add	r2, pc, #4	; (adr r2, 8000ed0 <DIO_writePin+0x38>)
 8000eca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ece:	bf00      	nop
 8000ed0:	08000ef1 	.word	0x08000ef1
 8000ed4:	08000f25 	.word	0x08000f25
 8000ed8:	08000f59 	.word	0x08000f59
 8000edc:	08000f8d 	.word	0x08000f8d
 8000ee0:	08000fc1 	.word	0x08000fc1
 8000ee4:	08000ff5 	.word	0x08000ff5
 8000ee8:	08001029 	.word	0x08001029
 8000eec:	0800105d 	.word	0x0800105d
		{
		case PORTA_ID:
			if(pinLevel == LOGIC_LOW)
 8000ef0:	797b      	ldrb	r3, [r7, #5]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d10b      	bne.n	8000f0e <DIO_writePin+0x76>
			{
				CLEAR_BIT(DIOA_ODR_REG, pinID);
 8000ef6:	4b6a      	ldr	r3, [pc, #424]	; (80010a0 <DIO_writePin+0x208>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	79ba      	ldrb	r2, [r7, #6]
 8000efc:	2101      	movs	r1, #1
 8000efe:	fa01 f202 	lsl.w	r2, r1, r2
 8000f02:	43d2      	mvns	r2, r2
 8000f04:	4611      	mov	r1, r2
 8000f06:	4a66      	ldr	r2, [pc, #408]	; (80010a0 <DIO_writePin+0x208>)
 8000f08:	400b      	ands	r3, r1
 8000f0a:	6013      	str	r3, [r2, #0]
			}
			else
			{
				SET_BIT(DIOA_ODR_REG, pinID);
			}
			break;
 8000f0c:	e0c0      	b.n	8001090 <DIO_writePin+0x1f8>
				SET_BIT(DIOA_ODR_REG, pinID);
 8000f0e:	4b64      	ldr	r3, [pc, #400]	; (80010a0 <DIO_writePin+0x208>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	79ba      	ldrb	r2, [r7, #6]
 8000f14:	2101      	movs	r1, #1
 8000f16:	fa01 f202 	lsl.w	r2, r1, r2
 8000f1a:	4611      	mov	r1, r2
 8000f1c:	4a60      	ldr	r2, [pc, #384]	; (80010a0 <DIO_writePin+0x208>)
 8000f1e:	430b      	orrs	r3, r1
 8000f20:	6013      	str	r3, [r2, #0]
			break;
 8000f22:	e0b5      	b.n	8001090 <DIO_writePin+0x1f8>

		case PORTB_ID:
			if(pinLevel == LOGIC_LOW)
 8000f24:	797b      	ldrb	r3, [r7, #5]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d10b      	bne.n	8000f42 <DIO_writePin+0xaa>
			{
				CLEAR_BIT(DIOB_ODR_REG, pinID);
 8000f2a:	4b5e      	ldr	r3, [pc, #376]	; (80010a4 <DIO_writePin+0x20c>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	79ba      	ldrb	r2, [r7, #6]
 8000f30:	2101      	movs	r1, #1
 8000f32:	fa01 f202 	lsl.w	r2, r1, r2
 8000f36:	43d2      	mvns	r2, r2
 8000f38:	4611      	mov	r1, r2
 8000f3a:	4a5a      	ldr	r2, [pc, #360]	; (80010a4 <DIO_writePin+0x20c>)
 8000f3c:	400b      	ands	r3, r1
 8000f3e:	6013      	str	r3, [r2, #0]
			}
			else
			{
				SET_BIT(DIOB_ODR_REG, pinID);
			}
			break;
 8000f40:	e0a6      	b.n	8001090 <DIO_writePin+0x1f8>
				SET_BIT(DIOB_ODR_REG, pinID);
 8000f42:	4b58      	ldr	r3, [pc, #352]	; (80010a4 <DIO_writePin+0x20c>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	79ba      	ldrb	r2, [r7, #6]
 8000f48:	2101      	movs	r1, #1
 8000f4a:	fa01 f202 	lsl.w	r2, r1, r2
 8000f4e:	4611      	mov	r1, r2
 8000f50:	4a54      	ldr	r2, [pc, #336]	; (80010a4 <DIO_writePin+0x20c>)
 8000f52:	430b      	orrs	r3, r1
 8000f54:	6013      	str	r3, [r2, #0]
			break;
 8000f56:	e09b      	b.n	8001090 <DIO_writePin+0x1f8>

		case PORTC_ID:
			if(pinLevel == LOGIC_LOW)
 8000f58:	797b      	ldrb	r3, [r7, #5]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d10b      	bne.n	8000f76 <DIO_writePin+0xde>
			{
				CLEAR_BIT(DIOC_ODR_REG, pinID);
 8000f5e:	4b52      	ldr	r3, [pc, #328]	; (80010a8 <DIO_writePin+0x210>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	79ba      	ldrb	r2, [r7, #6]
 8000f64:	2101      	movs	r1, #1
 8000f66:	fa01 f202 	lsl.w	r2, r1, r2
 8000f6a:	43d2      	mvns	r2, r2
 8000f6c:	4611      	mov	r1, r2
 8000f6e:	4a4e      	ldr	r2, [pc, #312]	; (80010a8 <DIO_writePin+0x210>)
 8000f70:	400b      	ands	r3, r1
 8000f72:	6013      	str	r3, [r2, #0]
			}
			else
			{
				SET_BIT(DIOC_ODR_REG, pinID);
			}
			break;
 8000f74:	e08c      	b.n	8001090 <DIO_writePin+0x1f8>
				SET_BIT(DIOC_ODR_REG, pinID);
 8000f76:	4b4c      	ldr	r3, [pc, #304]	; (80010a8 <DIO_writePin+0x210>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	79ba      	ldrb	r2, [r7, #6]
 8000f7c:	2101      	movs	r1, #1
 8000f7e:	fa01 f202 	lsl.w	r2, r1, r2
 8000f82:	4611      	mov	r1, r2
 8000f84:	4a48      	ldr	r2, [pc, #288]	; (80010a8 <DIO_writePin+0x210>)
 8000f86:	430b      	orrs	r3, r1
 8000f88:	6013      	str	r3, [r2, #0]
			break;
 8000f8a:	e081      	b.n	8001090 <DIO_writePin+0x1f8>

		case PORTD_ID:
			if(pinLevel == LOGIC_LOW)
 8000f8c:	797b      	ldrb	r3, [r7, #5]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d10b      	bne.n	8000faa <DIO_writePin+0x112>
			{
				CLEAR_BIT(DIOD_ODR_REG, pinID);
 8000f92:	4b46      	ldr	r3, [pc, #280]	; (80010ac <DIO_writePin+0x214>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	79ba      	ldrb	r2, [r7, #6]
 8000f98:	2101      	movs	r1, #1
 8000f9a:	fa01 f202 	lsl.w	r2, r1, r2
 8000f9e:	43d2      	mvns	r2, r2
 8000fa0:	4611      	mov	r1, r2
 8000fa2:	4a42      	ldr	r2, [pc, #264]	; (80010ac <DIO_writePin+0x214>)
 8000fa4:	400b      	ands	r3, r1
 8000fa6:	6013      	str	r3, [r2, #0]
			}
			else
			{
				SET_BIT(DIOD_ODR_REG, pinID);
			}
			break;
 8000fa8:	e072      	b.n	8001090 <DIO_writePin+0x1f8>
				SET_BIT(DIOD_ODR_REG, pinID);
 8000faa:	4b40      	ldr	r3, [pc, #256]	; (80010ac <DIO_writePin+0x214>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	79ba      	ldrb	r2, [r7, #6]
 8000fb0:	2101      	movs	r1, #1
 8000fb2:	fa01 f202 	lsl.w	r2, r1, r2
 8000fb6:	4611      	mov	r1, r2
 8000fb8:	4a3c      	ldr	r2, [pc, #240]	; (80010ac <DIO_writePin+0x214>)
 8000fba:	430b      	orrs	r3, r1
 8000fbc:	6013      	str	r3, [r2, #0]
			break;
 8000fbe:	e067      	b.n	8001090 <DIO_writePin+0x1f8>

		case PORTE_ID:
			if(pinLevel == LOGIC_LOW)
 8000fc0:	797b      	ldrb	r3, [r7, #5]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d10b      	bne.n	8000fde <DIO_writePin+0x146>
			{
				CLEAR_BIT(DIOE_ODR_REG, pinID);
 8000fc6:	4b3a      	ldr	r3, [pc, #232]	; (80010b0 <DIO_writePin+0x218>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	79ba      	ldrb	r2, [r7, #6]
 8000fcc:	2101      	movs	r1, #1
 8000fce:	fa01 f202 	lsl.w	r2, r1, r2
 8000fd2:	43d2      	mvns	r2, r2
 8000fd4:	4611      	mov	r1, r2
 8000fd6:	4a36      	ldr	r2, [pc, #216]	; (80010b0 <DIO_writePin+0x218>)
 8000fd8:	400b      	ands	r3, r1
 8000fda:	6013      	str	r3, [r2, #0]
			}
			else
			{
				SET_BIT(DIOE_ODR_REG, pinID);
			}
			break;
 8000fdc:	e058      	b.n	8001090 <DIO_writePin+0x1f8>
				SET_BIT(DIOE_ODR_REG, pinID);
 8000fde:	4b34      	ldr	r3, [pc, #208]	; (80010b0 <DIO_writePin+0x218>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	79ba      	ldrb	r2, [r7, #6]
 8000fe4:	2101      	movs	r1, #1
 8000fe6:	fa01 f202 	lsl.w	r2, r1, r2
 8000fea:	4611      	mov	r1, r2
 8000fec:	4a30      	ldr	r2, [pc, #192]	; (80010b0 <DIO_writePin+0x218>)
 8000fee:	430b      	orrs	r3, r1
 8000ff0:	6013      	str	r3, [r2, #0]
			break;
 8000ff2:	e04d      	b.n	8001090 <DIO_writePin+0x1f8>

		case PORTF_ID:
			if(pinLevel == LOGIC_LOW)
 8000ff4:	797b      	ldrb	r3, [r7, #5]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d10b      	bne.n	8001012 <DIO_writePin+0x17a>
			{
				CLEAR_BIT(DIOF_ODR_REG, pinID);
 8000ffa:	4b2e      	ldr	r3, [pc, #184]	; (80010b4 <DIO_writePin+0x21c>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	79ba      	ldrb	r2, [r7, #6]
 8001000:	2101      	movs	r1, #1
 8001002:	fa01 f202 	lsl.w	r2, r1, r2
 8001006:	43d2      	mvns	r2, r2
 8001008:	4611      	mov	r1, r2
 800100a:	4a2a      	ldr	r2, [pc, #168]	; (80010b4 <DIO_writePin+0x21c>)
 800100c:	400b      	ands	r3, r1
 800100e:	6013      	str	r3, [r2, #0]
			}
			else
			{
				SET_BIT(DIOF_ODR_REG, pinID);
			}
			break;
 8001010:	e03e      	b.n	8001090 <DIO_writePin+0x1f8>
				SET_BIT(DIOF_ODR_REG, pinID);
 8001012:	4b28      	ldr	r3, [pc, #160]	; (80010b4 <DIO_writePin+0x21c>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	79ba      	ldrb	r2, [r7, #6]
 8001018:	2101      	movs	r1, #1
 800101a:	fa01 f202 	lsl.w	r2, r1, r2
 800101e:	4611      	mov	r1, r2
 8001020:	4a24      	ldr	r2, [pc, #144]	; (80010b4 <DIO_writePin+0x21c>)
 8001022:	430b      	orrs	r3, r1
 8001024:	6013      	str	r3, [r2, #0]
			break;
 8001026:	e033      	b.n	8001090 <DIO_writePin+0x1f8>

		case PORTG_ID:
			if(pinLevel == LOGIC_LOW)
 8001028:	797b      	ldrb	r3, [r7, #5]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d10b      	bne.n	8001046 <DIO_writePin+0x1ae>
			{
				CLEAR_BIT(DIOG_ODR_REG, pinID);
 800102e:	4b22      	ldr	r3, [pc, #136]	; (80010b8 <DIO_writePin+0x220>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	79ba      	ldrb	r2, [r7, #6]
 8001034:	2101      	movs	r1, #1
 8001036:	fa01 f202 	lsl.w	r2, r1, r2
 800103a:	43d2      	mvns	r2, r2
 800103c:	4611      	mov	r1, r2
 800103e:	4a1e      	ldr	r2, [pc, #120]	; (80010b8 <DIO_writePin+0x220>)
 8001040:	400b      	ands	r3, r1
 8001042:	6013      	str	r3, [r2, #0]
			}
			else
			{
				SET_BIT(DIOG_ODR_REG, pinID);
			}
			break;
 8001044:	e024      	b.n	8001090 <DIO_writePin+0x1f8>
				SET_BIT(DIOG_ODR_REG, pinID);
 8001046:	4b1c      	ldr	r3, [pc, #112]	; (80010b8 <DIO_writePin+0x220>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	79ba      	ldrb	r2, [r7, #6]
 800104c:	2101      	movs	r1, #1
 800104e:	fa01 f202 	lsl.w	r2, r1, r2
 8001052:	4611      	mov	r1, r2
 8001054:	4a18      	ldr	r2, [pc, #96]	; (80010b8 <DIO_writePin+0x220>)
 8001056:	430b      	orrs	r3, r1
 8001058:	6013      	str	r3, [r2, #0]
			break;
 800105a:	e019      	b.n	8001090 <DIO_writePin+0x1f8>

		case PORTH_ID:
			if(pinLevel == LOGIC_LOW)
 800105c:	797b      	ldrb	r3, [r7, #5]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d10b      	bne.n	800107a <DIO_writePin+0x1e2>
			{
				CLEAR_BIT(DIOH_ODR_REG, pinID);
 8001062:	4b16      	ldr	r3, [pc, #88]	; (80010bc <DIO_writePin+0x224>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	79ba      	ldrb	r2, [r7, #6]
 8001068:	2101      	movs	r1, #1
 800106a:	fa01 f202 	lsl.w	r2, r1, r2
 800106e:	43d2      	mvns	r2, r2
 8001070:	4611      	mov	r1, r2
 8001072:	4a12      	ldr	r2, [pc, #72]	; (80010bc <DIO_writePin+0x224>)
 8001074:	400b      	ands	r3, r1
 8001076:	6013      	str	r3, [r2, #0]
			}
			else
			{
				SET_BIT(DIOH_ODR_REG, pinID);
			}
			break;
 8001078:	e009      	b.n	800108e <DIO_writePin+0x1f6>
				SET_BIT(DIOH_ODR_REG, pinID);
 800107a:	4b10      	ldr	r3, [pc, #64]	; (80010bc <DIO_writePin+0x224>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	79ba      	ldrb	r2, [r7, #6]
 8001080:	2101      	movs	r1, #1
 8001082:	fa01 f202 	lsl.w	r2, r1, r2
 8001086:	4611      	mov	r1, r2
 8001088:	4a0c      	ldr	r2, [pc, #48]	; (80010bc <DIO_writePin+0x224>)
 800108a:	430b      	orrs	r3, r1
 800108c:	6013      	str	r3, [r2, #0]
			break;
 800108e:	bf00      	nop
		}
	}

	return Ret_Val;
 8001090:	7bfb      	ldrb	r3, [r7, #15]
}
 8001092:	4618      	mov	r0, r3
 8001094:	3714      	adds	r7, #20
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	48000014 	.word	0x48000014
 80010a4:	48000414 	.word	0x48000414
 80010a8:	48000814 	.word	0x48000814
 80010ac:	48000c14 	.word	0x48000c14
 80010b0:	48001014 	.word	0x48001014
 80010b4:	48001414 	.word	0x48001414
 80010b8:	48001814 	.word	0x48001814
 80010bc:	48001c14 	.word	0x48001c14

080010c0 <DIO_setAlternateFunction>:

	return Ret_Val;
}

STD_ReturnState DIO_setAlternateFunction (DIO_PortID portID, DIO_PinID pinID, DIO_AltFuncID altFunID)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b085      	sub	sp, #20
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	4603      	mov	r3, r0
 80010c8:	71fb      	strb	r3, [r7, #7]
 80010ca:	460b      	mov	r3, r1
 80010cc:	71bb      	strb	r3, [r7, #6]
 80010ce:	4613      	mov	r3, r2
 80010d0:	717b      	strb	r3, [r7, #5]
	STD_ReturnState Ret_Val = RET_OK;
 80010d2:	2300      	movs	r3, #0
 80010d4:	73fb      	strb	r3, [r7, #15]

	if(portID >= NUM_OF_PORTS || pinID >= NUM_OF_PINS_PER_PORT)
 80010d6:	79fb      	ldrb	r3, [r7, #7]
 80010d8:	2b07      	cmp	r3, #7
 80010da:	d802      	bhi.n	80010e2 <DIO_setAlternateFunction+0x22>
 80010dc:	79bb      	ldrb	r3, [r7, #6]
 80010de:	2b0e      	cmp	r3, #14
 80010e0:	d902      	bls.n	80010e8 <DIO_setAlternateFunction+0x28>
	{
		Ret_Val = RET_NOK;
 80010e2:	2301      	movs	r3, #1
 80010e4:	73fb      	strb	r3, [r7, #15]
 80010e6:	e16d      	b.n	80013c4 <DIO_setAlternateFunction+0x304>
	}

	else if(pinID >= PIN0_ID && pinID <= PIN7_ID)
 80010e8:	79bb      	ldrb	r3, [r7, #6]
 80010ea:	2b07      	cmp	r3, #7
 80010ec:	f200 80b0 	bhi.w	8001250 <DIO_setAlternateFunction+0x190>
	{
		switch (portID)
 80010f0:	79fb      	ldrb	r3, [r7, #7]
 80010f2:	2b07      	cmp	r3, #7
 80010f4:	f200 8166 	bhi.w	80013c4 <DIO_setAlternateFunction+0x304>
 80010f8:	a201      	add	r2, pc, #4	; (adr r2, 8001100 <DIO_setAlternateFunction+0x40>)
 80010fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010fe:	bf00      	nop
 8001100:	08001121 	.word	0x08001121
 8001104:	08001147 	.word	0x08001147
 8001108:	0800116d 	.word	0x0800116d
 800110c:	08001193 	.word	0x08001193
 8001110:	080011b9 	.word	0x080011b9
 8001114:	080011df 	.word	0x080011df
 8001118:	08001205 	.word	0x08001205
 800111c:	0800122b 	.word	0x0800122b
		{
		case PORTA_ID:
			DIOA_AFRL_REG = (DIOA_AFRL_REG & ~(0x0F << (pinID*4))) | (altFunID << (pinID*4));
 8001120:	4bac      	ldr	r3, [pc, #688]	; (80013d4 <DIO_setAlternateFunction+0x314>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	79ba      	ldrb	r2, [r7, #6]
 8001126:	0092      	lsls	r2, r2, #2
 8001128:	210f      	movs	r1, #15
 800112a:	fa01 f202 	lsl.w	r2, r1, r2
 800112e:	43d2      	mvns	r2, r2
 8001130:	4013      	ands	r3, r2
 8001132:	7979      	ldrb	r1, [r7, #5]
 8001134:	79ba      	ldrb	r2, [r7, #6]
 8001136:	0092      	lsls	r2, r2, #2
 8001138:	fa01 f202 	lsl.w	r2, r1, r2
 800113c:	4611      	mov	r1, r2
 800113e:	4aa5      	ldr	r2, [pc, #660]	; (80013d4 <DIO_setAlternateFunction+0x314>)
 8001140:	430b      	orrs	r3, r1
 8001142:	6013      	str	r3, [r2, #0]
			break;
 8001144:	e13e      	b.n	80013c4 <DIO_setAlternateFunction+0x304>

		case PORTB_ID:
			DIOB_AFRL_REG = (DIOB_AFRL_REG & ~(0x0F << (pinID*4))) | (altFunID << (pinID*4));
 8001146:	4ba4      	ldr	r3, [pc, #656]	; (80013d8 <DIO_setAlternateFunction+0x318>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	79ba      	ldrb	r2, [r7, #6]
 800114c:	0092      	lsls	r2, r2, #2
 800114e:	210f      	movs	r1, #15
 8001150:	fa01 f202 	lsl.w	r2, r1, r2
 8001154:	43d2      	mvns	r2, r2
 8001156:	4013      	ands	r3, r2
 8001158:	7979      	ldrb	r1, [r7, #5]
 800115a:	79ba      	ldrb	r2, [r7, #6]
 800115c:	0092      	lsls	r2, r2, #2
 800115e:	fa01 f202 	lsl.w	r2, r1, r2
 8001162:	4611      	mov	r1, r2
 8001164:	4a9c      	ldr	r2, [pc, #624]	; (80013d8 <DIO_setAlternateFunction+0x318>)
 8001166:	430b      	orrs	r3, r1
 8001168:	6013      	str	r3, [r2, #0]
			break;
 800116a:	e12b      	b.n	80013c4 <DIO_setAlternateFunction+0x304>

		case PORTC_ID:
			DIOC_AFRL_REG = (DIOC_AFRL_REG & ~(0x0F << (pinID*4))) | (altFunID << (pinID*4));
 800116c:	4b9b      	ldr	r3, [pc, #620]	; (80013dc <DIO_setAlternateFunction+0x31c>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	79ba      	ldrb	r2, [r7, #6]
 8001172:	0092      	lsls	r2, r2, #2
 8001174:	210f      	movs	r1, #15
 8001176:	fa01 f202 	lsl.w	r2, r1, r2
 800117a:	43d2      	mvns	r2, r2
 800117c:	4013      	ands	r3, r2
 800117e:	7979      	ldrb	r1, [r7, #5]
 8001180:	79ba      	ldrb	r2, [r7, #6]
 8001182:	0092      	lsls	r2, r2, #2
 8001184:	fa01 f202 	lsl.w	r2, r1, r2
 8001188:	4611      	mov	r1, r2
 800118a:	4a94      	ldr	r2, [pc, #592]	; (80013dc <DIO_setAlternateFunction+0x31c>)
 800118c:	430b      	orrs	r3, r1
 800118e:	6013      	str	r3, [r2, #0]
			break;
 8001190:	e118      	b.n	80013c4 <DIO_setAlternateFunction+0x304>

		case PORTD_ID:
			DIOD_AFRL_REG = (DIOD_AFRL_REG & ~(0x0F << (pinID*4))) | (altFunID << (pinID*4));
 8001192:	4b93      	ldr	r3, [pc, #588]	; (80013e0 <DIO_setAlternateFunction+0x320>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	79ba      	ldrb	r2, [r7, #6]
 8001198:	0092      	lsls	r2, r2, #2
 800119a:	210f      	movs	r1, #15
 800119c:	fa01 f202 	lsl.w	r2, r1, r2
 80011a0:	43d2      	mvns	r2, r2
 80011a2:	4013      	ands	r3, r2
 80011a4:	7979      	ldrb	r1, [r7, #5]
 80011a6:	79ba      	ldrb	r2, [r7, #6]
 80011a8:	0092      	lsls	r2, r2, #2
 80011aa:	fa01 f202 	lsl.w	r2, r1, r2
 80011ae:	4611      	mov	r1, r2
 80011b0:	4a8b      	ldr	r2, [pc, #556]	; (80013e0 <DIO_setAlternateFunction+0x320>)
 80011b2:	430b      	orrs	r3, r1
 80011b4:	6013      	str	r3, [r2, #0]
			break;
 80011b6:	e105      	b.n	80013c4 <DIO_setAlternateFunction+0x304>

		case PORTE_ID:
			DIOE_AFRL_REG = (DIOE_AFRL_REG & ~(0x0F << (pinID*4))) | (altFunID << (pinID*4));
 80011b8:	4b8a      	ldr	r3, [pc, #552]	; (80013e4 <DIO_setAlternateFunction+0x324>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	79ba      	ldrb	r2, [r7, #6]
 80011be:	0092      	lsls	r2, r2, #2
 80011c0:	210f      	movs	r1, #15
 80011c2:	fa01 f202 	lsl.w	r2, r1, r2
 80011c6:	43d2      	mvns	r2, r2
 80011c8:	4013      	ands	r3, r2
 80011ca:	7979      	ldrb	r1, [r7, #5]
 80011cc:	79ba      	ldrb	r2, [r7, #6]
 80011ce:	0092      	lsls	r2, r2, #2
 80011d0:	fa01 f202 	lsl.w	r2, r1, r2
 80011d4:	4611      	mov	r1, r2
 80011d6:	4a83      	ldr	r2, [pc, #524]	; (80013e4 <DIO_setAlternateFunction+0x324>)
 80011d8:	430b      	orrs	r3, r1
 80011da:	6013      	str	r3, [r2, #0]
			break;
 80011dc:	e0f2      	b.n	80013c4 <DIO_setAlternateFunction+0x304>

		case PORTF_ID:
			DIOF_AFRL_REG = (DIOF_AFRL_REG & ~(0x0F << (pinID*4))) | (altFunID << (pinID*4));
 80011de:	4b82      	ldr	r3, [pc, #520]	; (80013e8 <DIO_setAlternateFunction+0x328>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	79ba      	ldrb	r2, [r7, #6]
 80011e4:	0092      	lsls	r2, r2, #2
 80011e6:	210f      	movs	r1, #15
 80011e8:	fa01 f202 	lsl.w	r2, r1, r2
 80011ec:	43d2      	mvns	r2, r2
 80011ee:	4013      	ands	r3, r2
 80011f0:	7979      	ldrb	r1, [r7, #5]
 80011f2:	79ba      	ldrb	r2, [r7, #6]
 80011f4:	0092      	lsls	r2, r2, #2
 80011f6:	fa01 f202 	lsl.w	r2, r1, r2
 80011fa:	4611      	mov	r1, r2
 80011fc:	4a7a      	ldr	r2, [pc, #488]	; (80013e8 <DIO_setAlternateFunction+0x328>)
 80011fe:	430b      	orrs	r3, r1
 8001200:	6013      	str	r3, [r2, #0]
			break;
 8001202:	e0df      	b.n	80013c4 <DIO_setAlternateFunction+0x304>

		case PORTG_ID:
			DIOG_AFRL_REG = (DIOG_AFRL_REG & ~(0x0F << (pinID*4))) | (altFunID << (pinID*4));
 8001204:	4b79      	ldr	r3, [pc, #484]	; (80013ec <DIO_setAlternateFunction+0x32c>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	79ba      	ldrb	r2, [r7, #6]
 800120a:	0092      	lsls	r2, r2, #2
 800120c:	210f      	movs	r1, #15
 800120e:	fa01 f202 	lsl.w	r2, r1, r2
 8001212:	43d2      	mvns	r2, r2
 8001214:	4013      	ands	r3, r2
 8001216:	7979      	ldrb	r1, [r7, #5]
 8001218:	79ba      	ldrb	r2, [r7, #6]
 800121a:	0092      	lsls	r2, r2, #2
 800121c:	fa01 f202 	lsl.w	r2, r1, r2
 8001220:	4611      	mov	r1, r2
 8001222:	4a72      	ldr	r2, [pc, #456]	; (80013ec <DIO_setAlternateFunction+0x32c>)
 8001224:	430b      	orrs	r3, r1
 8001226:	6013      	str	r3, [r2, #0]
			break;
 8001228:	e0cc      	b.n	80013c4 <DIO_setAlternateFunction+0x304>

		case PORTH_ID:
			DIOH_AFRL_REG = (DIOH_AFRL_REG & ~(0x0F << (pinID*4))) | (altFunID << (pinID*4));
 800122a:	4b71      	ldr	r3, [pc, #452]	; (80013f0 <DIO_setAlternateFunction+0x330>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	79ba      	ldrb	r2, [r7, #6]
 8001230:	0092      	lsls	r2, r2, #2
 8001232:	210f      	movs	r1, #15
 8001234:	fa01 f202 	lsl.w	r2, r1, r2
 8001238:	43d2      	mvns	r2, r2
 800123a:	4013      	ands	r3, r2
 800123c:	7979      	ldrb	r1, [r7, #5]
 800123e:	79ba      	ldrb	r2, [r7, #6]
 8001240:	0092      	lsls	r2, r2, #2
 8001242:	fa01 f202 	lsl.w	r2, r1, r2
 8001246:	4611      	mov	r1, r2
 8001248:	4a69      	ldr	r2, [pc, #420]	; (80013f0 <DIO_setAlternateFunction+0x330>)
 800124a:	430b      	orrs	r3, r1
 800124c:	6013      	str	r3, [r2, #0]
			break;
 800124e:	e0b9      	b.n	80013c4 <DIO_setAlternateFunction+0x304>
		}
	}

	else if(pinID >= PIN8_ID && pinID <= PIN15_ID)
 8001250:	79bb      	ldrb	r3, [r7, #6]
 8001252:	2b07      	cmp	r3, #7
 8001254:	f240 80b6 	bls.w	80013c4 <DIO_setAlternateFunction+0x304>
 8001258:	79bb      	ldrb	r3, [r7, #6]
 800125a:	2b0f      	cmp	r3, #15
 800125c:	f200 80b2 	bhi.w	80013c4 <DIO_setAlternateFunction+0x304>
	{
		pinID = pinID - 8;
 8001260:	79bb      	ldrb	r3, [r7, #6]
 8001262:	3b08      	subs	r3, #8
 8001264:	71bb      	strb	r3, [r7, #6]

		switch (portID)
 8001266:	79fb      	ldrb	r3, [r7, #7]
 8001268:	2b07      	cmp	r3, #7
 800126a:	f200 80ab 	bhi.w	80013c4 <DIO_setAlternateFunction+0x304>
 800126e:	a201      	add	r2, pc, #4	; (adr r2, 8001274 <DIO_setAlternateFunction+0x1b4>)
 8001270:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001274:	08001295 	.word	0x08001295
 8001278:	080012bb 	.word	0x080012bb
 800127c:	080012e1 	.word	0x080012e1
 8001280:	08001307 	.word	0x08001307
 8001284:	0800132d 	.word	0x0800132d
 8001288:	08001353 	.word	0x08001353
 800128c:	08001379 	.word	0x08001379
 8001290:	0800139f 	.word	0x0800139f
		{
		case PORTA_ID:
			DIOA_AFRH_REG = (DIOA_AFRH_REG & ~(0x0F << (pinID*4))) | (altFunID << (pinID*4));
 8001294:	4b57      	ldr	r3, [pc, #348]	; (80013f4 <DIO_setAlternateFunction+0x334>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	79ba      	ldrb	r2, [r7, #6]
 800129a:	0092      	lsls	r2, r2, #2
 800129c:	210f      	movs	r1, #15
 800129e:	fa01 f202 	lsl.w	r2, r1, r2
 80012a2:	43d2      	mvns	r2, r2
 80012a4:	4013      	ands	r3, r2
 80012a6:	7979      	ldrb	r1, [r7, #5]
 80012a8:	79ba      	ldrb	r2, [r7, #6]
 80012aa:	0092      	lsls	r2, r2, #2
 80012ac:	fa01 f202 	lsl.w	r2, r1, r2
 80012b0:	4611      	mov	r1, r2
 80012b2:	4a50      	ldr	r2, [pc, #320]	; (80013f4 <DIO_setAlternateFunction+0x334>)
 80012b4:	430b      	orrs	r3, r1
 80012b6:	6013      	str	r3, [r2, #0]
			break;
 80012b8:	e084      	b.n	80013c4 <DIO_setAlternateFunction+0x304>

		case PORTB_ID:
			DIOB_AFRH_REG = (DIOB_AFRH_REG & ~(0x0F << (pinID*4))) | (altFunID << (pinID*4));
 80012ba:	4b4f      	ldr	r3, [pc, #316]	; (80013f8 <DIO_setAlternateFunction+0x338>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	79ba      	ldrb	r2, [r7, #6]
 80012c0:	0092      	lsls	r2, r2, #2
 80012c2:	210f      	movs	r1, #15
 80012c4:	fa01 f202 	lsl.w	r2, r1, r2
 80012c8:	43d2      	mvns	r2, r2
 80012ca:	4013      	ands	r3, r2
 80012cc:	7979      	ldrb	r1, [r7, #5]
 80012ce:	79ba      	ldrb	r2, [r7, #6]
 80012d0:	0092      	lsls	r2, r2, #2
 80012d2:	fa01 f202 	lsl.w	r2, r1, r2
 80012d6:	4611      	mov	r1, r2
 80012d8:	4a47      	ldr	r2, [pc, #284]	; (80013f8 <DIO_setAlternateFunction+0x338>)
 80012da:	430b      	orrs	r3, r1
 80012dc:	6013      	str	r3, [r2, #0]
			break;
 80012de:	e071      	b.n	80013c4 <DIO_setAlternateFunction+0x304>

		case PORTC_ID:
			DIOC_AFRH_REG = (DIOC_AFRH_REG & ~(0x0F << (pinID*4))) | (altFunID << (pinID*4));
 80012e0:	4b46      	ldr	r3, [pc, #280]	; (80013fc <DIO_setAlternateFunction+0x33c>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	79ba      	ldrb	r2, [r7, #6]
 80012e6:	0092      	lsls	r2, r2, #2
 80012e8:	210f      	movs	r1, #15
 80012ea:	fa01 f202 	lsl.w	r2, r1, r2
 80012ee:	43d2      	mvns	r2, r2
 80012f0:	4013      	ands	r3, r2
 80012f2:	7979      	ldrb	r1, [r7, #5]
 80012f4:	79ba      	ldrb	r2, [r7, #6]
 80012f6:	0092      	lsls	r2, r2, #2
 80012f8:	fa01 f202 	lsl.w	r2, r1, r2
 80012fc:	4611      	mov	r1, r2
 80012fe:	4a3f      	ldr	r2, [pc, #252]	; (80013fc <DIO_setAlternateFunction+0x33c>)
 8001300:	430b      	orrs	r3, r1
 8001302:	6013      	str	r3, [r2, #0]
			break;
 8001304:	e05e      	b.n	80013c4 <DIO_setAlternateFunction+0x304>

		case PORTD_ID:
			DIOD_AFRH_REG = (DIOD_AFRH_REG & ~(0x0F << (pinID*4))) | (altFunID << (pinID*4));
 8001306:	4b3e      	ldr	r3, [pc, #248]	; (8001400 <DIO_setAlternateFunction+0x340>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	79ba      	ldrb	r2, [r7, #6]
 800130c:	0092      	lsls	r2, r2, #2
 800130e:	210f      	movs	r1, #15
 8001310:	fa01 f202 	lsl.w	r2, r1, r2
 8001314:	43d2      	mvns	r2, r2
 8001316:	4013      	ands	r3, r2
 8001318:	7979      	ldrb	r1, [r7, #5]
 800131a:	79ba      	ldrb	r2, [r7, #6]
 800131c:	0092      	lsls	r2, r2, #2
 800131e:	fa01 f202 	lsl.w	r2, r1, r2
 8001322:	4611      	mov	r1, r2
 8001324:	4a36      	ldr	r2, [pc, #216]	; (8001400 <DIO_setAlternateFunction+0x340>)
 8001326:	430b      	orrs	r3, r1
 8001328:	6013      	str	r3, [r2, #0]
			break;
 800132a:	e04b      	b.n	80013c4 <DIO_setAlternateFunction+0x304>

		case PORTE_ID:
			DIOE_AFRH_REG = (DIOE_AFRH_REG & ~(0x0F << (pinID*4))) | (altFunID << (pinID*4));
 800132c:	4b35      	ldr	r3, [pc, #212]	; (8001404 <DIO_setAlternateFunction+0x344>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	79ba      	ldrb	r2, [r7, #6]
 8001332:	0092      	lsls	r2, r2, #2
 8001334:	210f      	movs	r1, #15
 8001336:	fa01 f202 	lsl.w	r2, r1, r2
 800133a:	43d2      	mvns	r2, r2
 800133c:	4013      	ands	r3, r2
 800133e:	7979      	ldrb	r1, [r7, #5]
 8001340:	79ba      	ldrb	r2, [r7, #6]
 8001342:	0092      	lsls	r2, r2, #2
 8001344:	fa01 f202 	lsl.w	r2, r1, r2
 8001348:	4611      	mov	r1, r2
 800134a:	4a2e      	ldr	r2, [pc, #184]	; (8001404 <DIO_setAlternateFunction+0x344>)
 800134c:	430b      	orrs	r3, r1
 800134e:	6013      	str	r3, [r2, #0]
			break;
 8001350:	e038      	b.n	80013c4 <DIO_setAlternateFunction+0x304>

		case PORTF_ID:
			DIOF_AFRH_REG = (DIOF_AFRH_REG & ~(0x0F << (pinID*4))) | (altFunID << (pinID*4));
 8001352:	4b2d      	ldr	r3, [pc, #180]	; (8001408 <DIO_setAlternateFunction+0x348>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	79ba      	ldrb	r2, [r7, #6]
 8001358:	0092      	lsls	r2, r2, #2
 800135a:	210f      	movs	r1, #15
 800135c:	fa01 f202 	lsl.w	r2, r1, r2
 8001360:	43d2      	mvns	r2, r2
 8001362:	4013      	ands	r3, r2
 8001364:	7979      	ldrb	r1, [r7, #5]
 8001366:	79ba      	ldrb	r2, [r7, #6]
 8001368:	0092      	lsls	r2, r2, #2
 800136a:	fa01 f202 	lsl.w	r2, r1, r2
 800136e:	4611      	mov	r1, r2
 8001370:	4a25      	ldr	r2, [pc, #148]	; (8001408 <DIO_setAlternateFunction+0x348>)
 8001372:	430b      	orrs	r3, r1
 8001374:	6013      	str	r3, [r2, #0]
			break;
 8001376:	e025      	b.n	80013c4 <DIO_setAlternateFunction+0x304>

		case PORTG_ID:
			DIOG_AFRH_REG = (DIOG_AFRH_REG & ~(0x0F << (pinID*4))) | (altFunID << (pinID*4));
 8001378:	4b24      	ldr	r3, [pc, #144]	; (800140c <DIO_setAlternateFunction+0x34c>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	79ba      	ldrb	r2, [r7, #6]
 800137e:	0092      	lsls	r2, r2, #2
 8001380:	210f      	movs	r1, #15
 8001382:	fa01 f202 	lsl.w	r2, r1, r2
 8001386:	43d2      	mvns	r2, r2
 8001388:	4013      	ands	r3, r2
 800138a:	7979      	ldrb	r1, [r7, #5]
 800138c:	79ba      	ldrb	r2, [r7, #6]
 800138e:	0092      	lsls	r2, r2, #2
 8001390:	fa01 f202 	lsl.w	r2, r1, r2
 8001394:	4611      	mov	r1, r2
 8001396:	4a1d      	ldr	r2, [pc, #116]	; (800140c <DIO_setAlternateFunction+0x34c>)
 8001398:	430b      	orrs	r3, r1
 800139a:	6013      	str	r3, [r2, #0]
			break;
 800139c:	e012      	b.n	80013c4 <DIO_setAlternateFunction+0x304>

		case PORTH_ID:
			DIOH_AFRH_REG = (DIOH_AFRH_REG & ~(0x0F << (pinID*4))) | (altFunID << (pinID*4));
 800139e:	4b1c      	ldr	r3, [pc, #112]	; (8001410 <DIO_setAlternateFunction+0x350>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	79ba      	ldrb	r2, [r7, #6]
 80013a4:	0092      	lsls	r2, r2, #2
 80013a6:	210f      	movs	r1, #15
 80013a8:	fa01 f202 	lsl.w	r2, r1, r2
 80013ac:	43d2      	mvns	r2, r2
 80013ae:	4013      	ands	r3, r2
 80013b0:	7979      	ldrb	r1, [r7, #5]
 80013b2:	79ba      	ldrb	r2, [r7, #6]
 80013b4:	0092      	lsls	r2, r2, #2
 80013b6:	fa01 f202 	lsl.w	r2, r1, r2
 80013ba:	4611      	mov	r1, r2
 80013bc:	4a14      	ldr	r2, [pc, #80]	; (8001410 <DIO_setAlternateFunction+0x350>)
 80013be:	430b      	orrs	r3, r1
 80013c0:	6013      	str	r3, [r2, #0]
			break;
 80013c2:	bf00      	nop
		}
	}

	return Ret_Val;
 80013c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	3714      	adds	r7, #20
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	48000020 	.word	0x48000020
 80013d8:	48000420 	.word	0x48000420
 80013dc:	48000820 	.word	0x48000820
 80013e0:	48000c20 	.word	0x48000c20
 80013e4:	48001020 	.word	0x48001020
 80013e8:	48001420 	.word	0x48001420
 80013ec:	48001820 	.word	0x48001820
 80013f0:	48001c20 	.word	0x48001c20
 80013f4:	48000024 	.word	0x48000024
 80013f8:	48000424 	.word	0x48000424
 80013fc:	48000824 	.word	0x48000824
 8001400:	48000c24 	.word	0x48000c24
 8001404:	48001024 	.word	0x48001024
 8001408:	48001424 	.word	0x48001424
 800140c:	48001824 	.word	0x48001824
 8001410:	48001c24 	.word	0x48001c24

08001414 <rcc_setSystemClk>:
#include "rcc_reg.h"
#include "bit_math.h"
#include "rcc.h"


void rcc_setSystemClk(rcc_sysClk_t sysClk){
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
 800141a:	4603      	mov	r3, r0
 800141c:	71fb      	strb	r3, [r7, #7]
	switch(sysClk){
 800141e:	79fb      	ldrb	r3, [r7, #7]
 8001420:	2b02      	cmp	r3, #2
 8001422:	d02c      	beq.n	800147e <rcc_setSystemClk+0x6a>
 8001424:	2b02      	cmp	r3, #2
 8001426:	dc3e      	bgt.n	80014a6 <rcc_setSystemClk+0x92>
 8001428:	2b00      	cmp	r3, #0
 800142a:	d002      	beq.n	8001432 <rcc_setSystemClk+0x1e>
 800142c:	2b01      	cmp	r3, #1
 800142e:	d012      	beq.n	8001456 <rcc_setSystemClk+0x42>
		/* select PLL as sys clock*/
		RCC_CFGR_REG|=PLL_SW;
		break;

	}
}
 8001430:	e039      	b.n	80014a6 <rcc_setSystemClk+0x92>
		SET_BIT(RCC_CR_REG,HSION_BIT);
 8001432:	4b20      	ldr	r3, [pc, #128]	; (80014b4 <rcc_setSystemClk+0xa0>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4a1f      	ldr	r2, [pc, #124]	; (80014b4 <rcc_setSystemClk+0xa0>)
 8001438:	f043 0301 	orr.w	r3, r3, #1
 800143c:	6013      	str	r3, [r2, #0]
		while(CHECK_BIT(RCC_CR_REG,HSION_READY_FLAG_BIT)==0);
 800143e:	bf00      	nop
 8001440:	4b1c      	ldr	r3, [pc, #112]	; (80014b4 <rcc_setSystemClk+0xa0>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f003 0302 	and.w	r3, r3, #2
 8001448:	2b00      	cmp	r3, #0
 800144a:	d0f9      	beq.n	8001440 <rcc_setSystemClk+0x2c>
		RCC_CFGR_REG|=HSI_SW;
 800144c:	4b1a      	ldr	r3, [pc, #104]	; (80014b8 <rcc_setSystemClk+0xa4>)
 800144e:	4a1a      	ldr	r2, [pc, #104]	; (80014b8 <rcc_setSystemClk+0xa4>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	6013      	str	r3, [r2, #0]
		break;
 8001454:	e027      	b.n	80014a6 <rcc_setSystemClk+0x92>
		SET_BIT(RCC_CR_REG,HSEON_BIT);
 8001456:	4b17      	ldr	r3, [pc, #92]	; (80014b4 <rcc_setSystemClk+0xa0>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4a16      	ldr	r2, [pc, #88]	; (80014b4 <rcc_setSystemClk+0xa0>)
 800145c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001460:	6013      	str	r3, [r2, #0]
		while(CHECK_BIT(RCC_CR_REG,HSEON_READY_FLAG_BIT)==0);
 8001462:	bf00      	nop
 8001464:	4b13      	ldr	r3, [pc, #76]	; (80014b4 <rcc_setSystemClk+0xa0>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800146c:	2b00      	cmp	r3, #0
 800146e:	d0f9      	beq.n	8001464 <rcc_setSystemClk+0x50>
		RCC_CFGR_REG|=HSE_SW;
 8001470:	4b11      	ldr	r3, [pc, #68]	; (80014b8 <rcc_setSystemClk+0xa4>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a10      	ldr	r2, [pc, #64]	; (80014b8 <rcc_setSystemClk+0xa4>)
 8001476:	f043 0301 	orr.w	r3, r3, #1
 800147a:	6013      	str	r3, [r2, #0]
		break;
 800147c:	e013      	b.n	80014a6 <rcc_setSystemClk+0x92>
		SET_BIT(RCC_CR_REG,PLLON_BIT);
 800147e:	4b0d      	ldr	r3, [pc, #52]	; (80014b4 <rcc_setSystemClk+0xa0>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4a0c      	ldr	r2, [pc, #48]	; (80014b4 <rcc_setSystemClk+0xa0>)
 8001484:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001488:	6013      	str	r3, [r2, #0]
		while(CHECK_BIT(RCC_CR_REG,PLLON_READY_FLAG_BIT)==0);
 800148a:	bf00      	nop
 800148c:	4b09      	ldr	r3, [pc, #36]	; (80014b4 <rcc_setSystemClk+0xa0>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001494:	2b00      	cmp	r3, #0
 8001496:	d0f9      	beq.n	800148c <rcc_setSystemClk+0x78>
		RCC_CFGR_REG|=PLL_SW;
 8001498:	4b07      	ldr	r3, [pc, #28]	; (80014b8 <rcc_setSystemClk+0xa4>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4a06      	ldr	r2, [pc, #24]	; (80014b8 <rcc_setSystemClk+0xa4>)
 800149e:	f043 0302 	orr.w	r3, r3, #2
 80014a2:	6013      	str	r3, [r2, #0]
		break;
 80014a4:	bf00      	nop
}
 80014a6:	bf00      	nop
 80014a8:	370c      	adds	r7, #12
 80014aa:	46bd      	mov	sp, r7
 80014ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b0:	4770      	bx	lr
 80014b2:	bf00      	nop
 80014b4:	40021000 	.word	0x40021000
 80014b8:	40021004 	.word	0x40021004

080014bc <rcc_enablePeriClk>:
void rcc_enablePeriClk(rcc_busId_t busId , u8 periId ){
 80014bc:	b480      	push	{r7}
 80014be:	b083      	sub	sp, #12
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	4603      	mov	r3, r0
 80014c4:	460a      	mov	r2, r1
 80014c6:	71fb      	strb	r3, [r7, #7]
 80014c8:	4613      	mov	r3, r2
 80014ca:	71bb      	strb	r3, [r7, #6]
	switch(busId){
 80014cc:	79fb      	ldrb	r3, [r7, #7]
 80014ce:	2b02      	cmp	r3, #2
 80014d0:	d01c      	beq.n	800150c <rcc_enablePeriClk+0x50>
 80014d2:	2b02      	cmp	r3, #2
 80014d4:	dc25      	bgt.n	8001522 <rcc_enablePeriClk+0x66>
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d002      	beq.n	80014e0 <rcc_enablePeriClk+0x24>
 80014da:	2b01      	cmp	r3, #1
 80014dc:	d00b      	beq.n	80014f6 <rcc_enablePeriClk+0x3a>
	case APB2:
		SET_BIT(RCC_APB2ENR_REG,periId);

		break;
	}
}
 80014de:	e020      	b.n	8001522 <rcc_enablePeriClk+0x66>
		SET_BIT(RCC_AHBENR_REG,periId);
 80014e0:	4b13      	ldr	r3, [pc, #76]	; (8001530 <rcc_enablePeriClk+0x74>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	79ba      	ldrb	r2, [r7, #6]
 80014e6:	2101      	movs	r1, #1
 80014e8:	fa01 f202 	lsl.w	r2, r1, r2
 80014ec:	4611      	mov	r1, r2
 80014ee:	4a10      	ldr	r2, [pc, #64]	; (8001530 <rcc_enablePeriClk+0x74>)
 80014f0:	430b      	orrs	r3, r1
 80014f2:	6013      	str	r3, [r2, #0]
		break;
 80014f4:	e015      	b.n	8001522 <rcc_enablePeriClk+0x66>
		SET_BIT(RCC_APB1ENR_REG,periId);
 80014f6:	4b0f      	ldr	r3, [pc, #60]	; (8001534 <rcc_enablePeriClk+0x78>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	79ba      	ldrb	r2, [r7, #6]
 80014fc:	2101      	movs	r1, #1
 80014fe:	fa01 f202 	lsl.w	r2, r1, r2
 8001502:	4611      	mov	r1, r2
 8001504:	4a0b      	ldr	r2, [pc, #44]	; (8001534 <rcc_enablePeriClk+0x78>)
 8001506:	430b      	orrs	r3, r1
 8001508:	6013      	str	r3, [r2, #0]
		break;
 800150a:	e00a      	b.n	8001522 <rcc_enablePeriClk+0x66>
		SET_BIT(RCC_APB2ENR_REG,periId);
 800150c:	4b0a      	ldr	r3, [pc, #40]	; (8001538 <rcc_enablePeriClk+0x7c>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	79ba      	ldrb	r2, [r7, #6]
 8001512:	2101      	movs	r1, #1
 8001514:	fa01 f202 	lsl.w	r2, r1, r2
 8001518:	4611      	mov	r1, r2
 800151a:	4a07      	ldr	r2, [pc, #28]	; (8001538 <rcc_enablePeriClk+0x7c>)
 800151c:	430b      	orrs	r3, r1
 800151e:	6013      	str	r3, [r2, #0]
		break;
 8001520:	bf00      	nop
}
 8001522:	bf00      	nop
 8001524:	370c      	adds	r7, #12
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	40021014 	.word	0x40021014
 8001534:	4002101c 	.word	0x4002101c
 8001538:	40021018 	.word	0x40021018

0800153c <sysTick_init>:
		(*g_callBackPtr)();
	}
}*/

void sysTick_init(systick_clock_t clock, void (*fPtr)(void))
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	4603      	mov	r3, r0
 8001544:	6039      	str	r1, [r7, #0]
 8001546:	71fb      	strb	r3, [r7, #7]
	if(fPtr != (void*)RET_NULLPTR)
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	2b02      	cmp	r3, #2
 800154c:	d006      	beq.n	800155c <sysTick_init+0x20>
	{
		CLEAR_BIT(SYSTICK_STK_CTRL_REG, 1);
 800154e:	4b0f      	ldr	r3, [pc, #60]	; (800158c <sysTick_init+0x50>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4a0e      	ldr	r2, [pc, #56]	; (800158c <sysTick_init+0x50>)
 8001554:	f023 0302 	bic.w	r3, r3, #2
 8001558:	6013      	str	r3, [r2, #0]
 800155a:	e008      	b.n	800156e <sysTick_init+0x32>
	}
	else
	{
		SET_BIT(SYSTICK_STK_CTRL_REG, 1);
 800155c:	4b0b      	ldr	r3, [pc, #44]	; (800158c <sysTick_init+0x50>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a0a      	ldr	r2, [pc, #40]	; (800158c <sysTick_init+0x50>)
 8001562:	f043 0302 	orr.w	r3, r3, #2
 8001566:	6013      	str	r3, [r2, #0]
		g_callBackPtr = fPtr;
 8001568:	4a09      	ldr	r2, [pc, #36]	; (8001590 <sysTick_init+0x54>)
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	6013      	str	r3, [r2, #0]
	}

	SYSTICK_STK_CTRL_REG |= (clock<<2);
 800156e:	4b07      	ldr	r3, [pc, #28]	; (800158c <sysTick_init+0x50>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	79fa      	ldrb	r2, [r7, #7]
 8001574:	0092      	lsls	r2, r2, #2
 8001576:	4611      	mov	r1, r2
 8001578:	4a04      	ldr	r2, [pc, #16]	; (800158c <sysTick_init+0x50>)
 800157a:	430b      	orrs	r3, r1
 800157c:	6013      	str	r3, [r2, #0]
}
 800157e:	bf00      	nop
 8001580:	370c      	adds	r7, #12
 8001582:	46bd      	mov	sp, r7
 8001584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	e000e010 	.word	0xe000e010
 8001590:	20000018 	.word	0x20000018

08001594 <sysTick_start>:

void sysTick_start(u32 loadVal)
{
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
	SYSTICK_STK_LOAD_REG = loadVal;
 800159c:	4a0b      	ldr	r2, [pc, #44]	; (80015cc <sysTick_start+0x38>)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	6013      	str	r3, [r2, #0]

	SET_BIT(SYSTICK_STK_CTRL_REG, 0);
 80015a2:	4b0b      	ldr	r3, [pc, #44]	; (80015d0 <sysTick_start+0x3c>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4a0a      	ldr	r2, [pc, #40]	; (80015d0 <sysTick_start+0x3c>)
 80015a8:	f043 0301 	orr.w	r3, r3, #1
 80015ac:	6013      	str	r3, [r2, #0]

	while(CHECK_BIT(SYSTICK_STK_CTRL_REG,16) == 0 )
 80015ae:	bf00      	nop
 80015b0:	4b07      	ldr	r3, [pc, #28]	; (80015d0 <sysTick_start+0x3c>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d0f9      	beq.n	80015b0 <sysTick_start+0x1c>
	{
		;
	}
}
 80015bc:	bf00      	nop
 80015be:	bf00      	nop
 80015c0:	370c      	adds	r7, #12
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr
 80015ca:	bf00      	nop
 80015cc:	e000e014 	.word	0xe000e014
 80015d0:	e000e010 	.word	0xe000e010

080015d4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b08a      	sub	sp, #40	; 0x28
 80015d8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80015da:	2300      	movs	r3, #0
 80015dc:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80015de:	4b6e      	ldr	r3, [pc, #440]	; (8001798 <xTaskIncrementTick+0x1c4>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	f040 80cd 	bne.w	8001782 <xTaskIncrementTick+0x1ae>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80015e8:	4b6c      	ldr	r3, [pc, #432]	; (800179c <xTaskIncrementTick+0x1c8>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	3301      	adds	r3, #1
 80015ee:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80015f0:	4a6a      	ldr	r2, [pc, #424]	; (800179c <xTaskIncrementTick+0x1c8>)
 80015f2:	6a3b      	ldr	r3, [r7, #32]
 80015f4:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80015f6:	6a3b      	ldr	r3, [r7, #32]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d120      	bne.n	800163e <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 80015fc:	4b68      	ldr	r3, [pc, #416]	; (80017a0 <xTaskIncrementTick+0x1cc>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d00a      	beq.n	800161c <xTaskIncrementTick+0x48>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8001606:	f04f 0350 	mov.w	r3, #80	; 0x50
 800160a:	f383 8811 	msr	BASEPRI, r3
 800160e:	f3bf 8f6f 	isb	sy
 8001612:	f3bf 8f4f 	dsb	sy
 8001616:	607b      	str	r3, [r7, #4]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8001618:	bf00      	nop
 800161a:	e7fe      	b.n	800161a <xTaskIncrementTick+0x46>
 800161c:	4b60      	ldr	r3, [pc, #384]	; (80017a0 <xTaskIncrementTick+0x1cc>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	61fb      	str	r3, [r7, #28]
 8001622:	4b60      	ldr	r3, [pc, #384]	; (80017a4 <xTaskIncrementTick+0x1d0>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4a5e      	ldr	r2, [pc, #376]	; (80017a0 <xTaskIncrementTick+0x1cc>)
 8001628:	6013      	str	r3, [r2, #0]
 800162a:	4a5e      	ldr	r2, [pc, #376]	; (80017a4 <xTaskIncrementTick+0x1d0>)
 800162c:	69fb      	ldr	r3, [r7, #28]
 800162e:	6013      	str	r3, [r2, #0]
 8001630:	4b5d      	ldr	r3, [pc, #372]	; (80017a8 <xTaskIncrementTick+0x1d4>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	3301      	adds	r3, #1
 8001636:	4a5c      	ldr	r2, [pc, #368]	; (80017a8 <xTaskIncrementTick+0x1d4>)
 8001638:	6013      	str	r3, [r2, #0]
 800163a:	f000 f91b 	bl	8001874 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800163e:	4b5b      	ldr	r3, [pc, #364]	; (80017ac <xTaskIncrementTick+0x1d8>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	6a3a      	ldr	r2, [r7, #32]
 8001644:	429a      	cmp	r2, r3
 8001646:	f0c0 80a1 	bcc.w	800178c <xTaskIncrementTick+0x1b8>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800164a:	4b55      	ldr	r3, [pc, #340]	; (80017a0 <xTaskIncrementTick+0x1cc>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d104      	bne.n	800165e <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001654:	4b55      	ldr	r3, [pc, #340]	; (80017ac <xTaskIncrementTick+0x1d8>)
 8001656:	f04f 32ff 	mov.w	r2, #4294967295
 800165a:	601a      	str	r2, [r3, #0]
                    break;
 800165c:	e096      	b.n	800178c <xTaskIncrementTick+0x1b8>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800165e:	4b50      	ldr	r3, [pc, #320]	; (80017a0 <xTaskIncrementTick+0x1cc>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	68db      	ldr	r3, [r3, #12]
 8001664:	68db      	ldr	r3, [r3, #12]
 8001666:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001668:	69bb      	ldr	r3, [r7, #24]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 800166e:	6a3a      	ldr	r2, [r7, #32]
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	429a      	cmp	r2, r3
 8001674:	d203      	bcs.n	800167e <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8001676:	4a4d      	ldr	r2, [pc, #308]	; (80017ac <xTaskIncrementTick+0x1d8>)
 8001678:	697b      	ldr	r3, [r7, #20]
 800167a:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 800167c:	e086      	b.n	800178c <xTaskIncrementTick+0x1b8>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800167e:	69bb      	ldr	r3, [r7, #24]
 8001680:	695b      	ldr	r3, [r3, #20]
 8001682:	613b      	str	r3, [r7, #16]
 8001684:	69bb      	ldr	r3, [r7, #24]
 8001686:	689b      	ldr	r3, [r3, #8]
 8001688:	69ba      	ldr	r2, [r7, #24]
 800168a:	68d2      	ldr	r2, [r2, #12]
 800168c:	609a      	str	r2, [r3, #8]
 800168e:	69bb      	ldr	r3, [r7, #24]
 8001690:	68db      	ldr	r3, [r3, #12]
 8001692:	69ba      	ldr	r2, [r7, #24]
 8001694:	6892      	ldr	r2, [r2, #8]
 8001696:	605a      	str	r2, [r3, #4]
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	685a      	ldr	r2, [r3, #4]
 800169c:	69bb      	ldr	r3, [r7, #24]
 800169e:	3304      	adds	r3, #4
 80016a0:	429a      	cmp	r2, r3
 80016a2:	d103      	bne.n	80016ac <xTaskIncrementTick+0xd8>
 80016a4:	69bb      	ldr	r3, [r7, #24]
 80016a6:	68da      	ldr	r2, [r3, #12]
 80016a8:	693b      	ldr	r3, [r7, #16]
 80016aa:	605a      	str	r2, [r3, #4]
 80016ac:	69bb      	ldr	r3, [r7, #24]
 80016ae:	2200      	movs	r2, #0
 80016b0:	615a      	str	r2, [r3, #20]
 80016b2:	693b      	ldr	r3, [r7, #16]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	1e5a      	subs	r2, r3, #1
 80016b8:	693b      	ldr	r3, [r7, #16]
 80016ba:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80016bc:	69bb      	ldr	r3, [r7, #24]
 80016be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d01e      	beq.n	8001702 <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80016c4:	69bb      	ldr	r3, [r7, #24]
 80016c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016c8:	60fb      	str	r3, [r7, #12]
 80016ca:	69bb      	ldr	r3, [r7, #24]
 80016cc:	69db      	ldr	r3, [r3, #28]
 80016ce:	69ba      	ldr	r2, [r7, #24]
 80016d0:	6a12      	ldr	r2, [r2, #32]
 80016d2:	609a      	str	r2, [r3, #8]
 80016d4:	69bb      	ldr	r3, [r7, #24]
 80016d6:	6a1b      	ldr	r3, [r3, #32]
 80016d8:	69ba      	ldr	r2, [r7, #24]
 80016da:	69d2      	ldr	r2, [r2, #28]
 80016dc:	605a      	str	r2, [r3, #4]
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	685a      	ldr	r2, [r3, #4]
 80016e2:	69bb      	ldr	r3, [r7, #24]
 80016e4:	3318      	adds	r3, #24
 80016e6:	429a      	cmp	r2, r3
 80016e8:	d103      	bne.n	80016f2 <xTaskIncrementTick+0x11e>
 80016ea:	69bb      	ldr	r3, [r7, #24]
 80016ec:	6a1a      	ldr	r2, [r3, #32]
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	605a      	str	r2, [r3, #4]
 80016f2:	69bb      	ldr	r3, [r7, #24]
 80016f4:	2200      	movs	r2, #0
 80016f6:	629a      	str	r2, [r3, #40]	; 0x28
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	1e5a      	subs	r2, r3, #1
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8001702:	69bb      	ldr	r3, [r7, #24]
 8001704:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001706:	2201      	movs	r2, #1
 8001708:	409a      	lsls	r2, r3
 800170a:	4b29      	ldr	r3, [pc, #164]	; (80017b0 <xTaskIncrementTick+0x1dc>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4313      	orrs	r3, r2
 8001710:	4a27      	ldr	r2, [pc, #156]	; (80017b0 <xTaskIncrementTick+0x1dc>)
 8001712:	6013      	str	r3, [r2, #0]
 8001714:	69bb      	ldr	r3, [r7, #24]
 8001716:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001718:	4926      	ldr	r1, [pc, #152]	; (80017b4 <xTaskIncrementTick+0x1e0>)
 800171a:	4613      	mov	r3, r2
 800171c:	009b      	lsls	r3, r3, #2
 800171e:	4413      	add	r3, r2
 8001720:	009b      	lsls	r3, r3, #2
 8001722:	440b      	add	r3, r1
 8001724:	3304      	adds	r3, #4
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	60bb      	str	r3, [r7, #8]
 800172a:	69bb      	ldr	r3, [r7, #24]
 800172c:	68ba      	ldr	r2, [r7, #8]
 800172e:	609a      	str	r2, [r3, #8]
 8001730:	68bb      	ldr	r3, [r7, #8]
 8001732:	689a      	ldr	r2, [r3, #8]
 8001734:	69bb      	ldr	r3, [r7, #24]
 8001736:	60da      	str	r2, [r3, #12]
 8001738:	68bb      	ldr	r3, [r7, #8]
 800173a:	689b      	ldr	r3, [r3, #8]
 800173c:	69ba      	ldr	r2, [r7, #24]
 800173e:	3204      	adds	r2, #4
 8001740:	605a      	str	r2, [r3, #4]
 8001742:	69bb      	ldr	r3, [r7, #24]
 8001744:	1d1a      	adds	r2, r3, #4
 8001746:	68bb      	ldr	r3, [r7, #8]
 8001748:	609a      	str	r2, [r3, #8]
 800174a:	69bb      	ldr	r3, [r7, #24]
 800174c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800174e:	4613      	mov	r3, r2
 8001750:	009b      	lsls	r3, r3, #2
 8001752:	4413      	add	r3, r2
 8001754:	009b      	lsls	r3, r3, #2
 8001756:	4a17      	ldr	r2, [pc, #92]	; (80017b4 <xTaskIncrementTick+0x1e0>)
 8001758:	441a      	add	r2, r3
 800175a:	69bb      	ldr	r3, [r7, #24]
 800175c:	615a      	str	r2, [r3, #20]
 800175e:	69bb      	ldr	r3, [r7, #24]
 8001760:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001762:	4914      	ldr	r1, [pc, #80]	; (80017b4 <xTaskIncrementTick+0x1e0>)
 8001764:	4613      	mov	r3, r2
 8001766:	009b      	lsls	r3, r3, #2
 8001768:	4413      	add	r3, r2
 800176a:	009b      	lsls	r3, r3, #2
 800176c:	440b      	add	r3, r1
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	1c59      	adds	r1, r3, #1
 8001772:	4810      	ldr	r0, [pc, #64]	; (80017b4 <xTaskIncrementTick+0x1e0>)
 8001774:	4613      	mov	r3, r2
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	4413      	add	r3, r2
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	4403      	add	r3, r0
 800177e:	6019      	str	r1, [r3, #0]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001780:	e763      	b.n	800164a <xTaskIncrementTick+0x76>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8001782:	4b0d      	ldr	r3, [pc, #52]	; (80017b8 <xTaskIncrementTick+0x1e4>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	3301      	adds	r3, #1
 8001788:	4a0b      	ldr	r2, [pc, #44]	; (80017b8 <xTaskIncrementTick+0x1e4>)
 800178a:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 800178c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800178e:	4618      	mov	r0, r3
 8001790:	3728      	adds	r7, #40	; 0x28
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	200000c8 	.word	0x200000c8
 800179c:	200000b0 	.word	0x200000b0
 80017a0:	200000a8 	.word	0x200000a8
 80017a4:	200000ac 	.word	0x200000ac
 80017a8:	200000c0 	.word	0x200000c0
 80017ac:	200000c4 	.word	0x200000c4
 80017b0:	200000b4 	.word	0x200000b4
 80017b4:	20000044 	.word	0x20000044
 80017b8:	200000b8 	.word	0x200000b8

080017bc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80017bc:	b480      	push	{r7}
 80017be:	b087      	sub	sp, #28
 80017c0:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80017c2:	4b27      	ldr	r3, [pc, #156]	; (8001860 <vTaskSwitchContext+0xa4>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d003      	beq.n	80017d2 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80017ca:	4b26      	ldr	r3, [pc, #152]	; (8001864 <vTaskSwitchContext+0xa8>)
 80017cc:	2201      	movs	r2, #1
 80017ce:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 80017d0:	e03f      	b.n	8001852 <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 80017d2:	4b24      	ldr	r3, [pc, #144]	; (8001864 <vTaskSwitchContext+0xa8>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80017d8:	4b23      	ldr	r3, [pc, #140]	; (8001868 <vTaskSwitchContext+0xac>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	fab3 f383 	clz	r3, r3
 80017e4:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80017e6:	7afb      	ldrb	r3, [r7, #11]
 80017e8:	f1c3 031f 	rsb	r3, r3, #31
 80017ec:	617b      	str	r3, [r7, #20]
 80017ee:	491f      	ldr	r1, [pc, #124]	; (800186c <vTaskSwitchContext+0xb0>)
 80017f0:	697a      	ldr	r2, [r7, #20]
 80017f2:	4613      	mov	r3, r2
 80017f4:	009b      	lsls	r3, r3, #2
 80017f6:	4413      	add	r3, r2
 80017f8:	009b      	lsls	r3, r3, #2
 80017fa:	440b      	add	r3, r1
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d10a      	bne.n	8001818 <vTaskSwitchContext+0x5c>
        __asm volatile
 8001802:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001806:	f383 8811 	msr	BASEPRI, r3
 800180a:	f3bf 8f6f 	isb	sy
 800180e:	f3bf 8f4f 	dsb	sy
 8001812:	607b      	str	r3, [r7, #4]
    }
 8001814:	bf00      	nop
 8001816:	e7fe      	b.n	8001816 <vTaskSwitchContext+0x5a>
 8001818:	697a      	ldr	r2, [r7, #20]
 800181a:	4613      	mov	r3, r2
 800181c:	009b      	lsls	r3, r3, #2
 800181e:	4413      	add	r3, r2
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	4a12      	ldr	r2, [pc, #72]	; (800186c <vTaskSwitchContext+0xb0>)
 8001824:	4413      	add	r3, r2
 8001826:	613b      	str	r3, [r7, #16]
 8001828:	693b      	ldr	r3, [r7, #16]
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	685a      	ldr	r2, [r3, #4]
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	605a      	str	r2, [r3, #4]
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	685a      	ldr	r2, [r3, #4]
 8001836:	693b      	ldr	r3, [r7, #16]
 8001838:	3308      	adds	r3, #8
 800183a:	429a      	cmp	r2, r3
 800183c:	d104      	bne.n	8001848 <vTaskSwitchContext+0x8c>
 800183e:	693b      	ldr	r3, [r7, #16]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	685a      	ldr	r2, [r3, #4]
 8001844:	693b      	ldr	r3, [r7, #16]
 8001846:	605a      	str	r2, [r3, #4]
 8001848:	693b      	ldr	r3, [r7, #16]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	68db      	ldr	r3, [r3, #12]
 800184e:	4a08      	ldr	r2, [pc, #32]	; (8001870 <vTaskSwitchContext+0xb4>)
 8001850:	6013      	str	r3, [r2, #0]
}
 8001852:	bf00      	nop
 8001854:	371c      	adds	r7, #28
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	200000c8 	.word	0x200000c8
 8001864:	200000bc 	.word	0x200000bc
 8001868:	200000b4 	.word	0x200000b4
 800186c:	20000044 	.word	0x20000044
 8001870:	20000040 	.word	0x20000040

08001874 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001878:	4b0a      	ldr	r3, [pc, #40]	; (80018a4 <prvResetNextTaskUnblockTime+0x30>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d104      	bne.n	800188c <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8001882:	4b09      	ldr	r3, [pc, #36]	; (80018a8 <prvResetNextTaskUnblockTime+0x34>)
 8001884:	f04f 32ff 	mov.w	r2, #4294967295
 8001888:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800188a:	e005      	b.n	8001898 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800188c:	4b05      	ldr	r3, [pc, #20]	; (80018a4 <prvResetNextTaskUnblockTime+0x30>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	68db      	ldr	r3, [r3, #12]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a04      	ldr	r2, [pc, #16]	; (80018a8 <prvResetNextTaskUnblockTime+0x34>)
 8001896:	6013      	str	r3, [r2, #0]
}
 8001898:	bf00      	nop
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	200000a8 	.word	0x200000a8
 80018a8:	200000c4 	.word	0x200000c4
 80018ac:	00000000 	.word	0x00000000

080018b0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80018b0:	4b07      	ldr	r3, [pc, #28]	; (80018d0 <pxCurrentTCBConst2>)
 80018b2:	6819      	ldr	r1, [r3, #0]
 80018b4:	6808      	ldr	r0, [r1, #0]
 80018b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80018ba:	f380 8809 	msr	PSP, r0
 80018be:	f3bf 8f6f 	isb	sy
 80018c2:	f04f 0000 	mov.w	r0, #0
 80018c6:	f380 8811 	msr	BASEPRI, r0
 80018ca:	4770      	bx	lr
 80018cc:	f3af 8000 	nop.w

080018d0 <pxCurrentTCBConst2>:
 80018d0:	20000040 	.word	0x20000040
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80018d4:	bf00      	nop
 80018d6:	bf00      	nop
	...

080018e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80018e0:	f3ef 8009 	mrs	r0, PSP
 80018e4:	f3bf 8f6f 	isb	sy
 80018e8:	4b15      	ldr	r3, [pc, #84]	; (8001940 <pxCurrentTCBConst>)
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	f01e 0f10 	tst.w	lr, #16
 80018f0:	bf08      	it	eq
 80018f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80018f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80018fa:	6010      	str	r0, [r2, #0]
 80018fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8001900:	f04f 0050 	mov.w	r0, #80	; 0x50
 8001904:	f380 8811 	msr	BASEPRI, r0
 8001908:	f3bf 8f4f 	dsb	sy
 800190c:	f3bf 8f6f 	isb	sy
 8001910:	f7ff ff54 	bl	80017bc <vTaskSwitchContext>
 8001914:	f04f 0000 	mov.w	r0, #0
 8001918:	f380 8811 	msr	BASEPRI, r0
 800191c:	bc09      	pop	{r0, r3}
 800191e:	6819      	ldr	r1, [r3, #0]
 8001920:	6808      	ldr	r0, [r1, #0]
 8001922:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001926:	f01e 0f10 	tst.w	lr, #16
 800192a:	bf08      	it	eq
 800192c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8001930:	f380 8809 	msr	PSP, r0
 8001934:	f3bf 8f6f 	isb	sy
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop
 800193c:	f3af 8000 	nop.w

08001940 <pxCurrentTCBConst>:
 8001940:	20000040 	.word	0x20000040
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8001944:	bf00      	nop
 8001946:	bf00      	nop

08001948 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0
        __asm volatile
 800194e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001952:	f383 8811 	msr	BASEPRI, r3
 8001956:	f3bf 8f6f 	isb	sy
 800195a:	f3bf 8f4f 	dsb	sy
 800195e:	607b      	str	r3, [r7, #4]
    }
 8001960:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8001962:	f7ff fe37 	bl	80015d4 <xTaskIncrementTick>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d003      	beq.n	8001974 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800196c:	4b06      	ldr	r3, [pc, #24]	; (8001988 <SysTick_Handler+0x40>)
 800196e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001972:	601a      	str	r2, [r3, #0]
 8001974:	2300      	movs	r3, #0
 8001976:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 800197e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8001980:	bf00      	nop
 8001982:	3708      	adds	r7, #8
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	e000ed04 	.word	0xe000ed04

0800198c <main>:
#include "ultrasonic.h"
#include "pwm.h"
#include "FreeRTOSConfig.h"

int main(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
	u16 read1,read2,read3,read4,read5,read6;
	rcc_setSystemClk(HSI);
 8001992:	2000      	movs	r0, #0
 8001994:	f7ff fd3e 	bl	8001414 <rcc_setSystemClk>
	rcc_enablePeriClk(APB2,TIM8_EN);
 8001998:	210d      	movs	r1, #13
 800199a:	2002      	movs	r0, #2
 800199c:	f7ff fd8e 	bl	80014bc <rcc_enablePeriClk>
	rcc_enablePeriClk(APB2,TIM1_EN);
 80019a0:	210b      	movs	r1, #11
 80019a2:	2002      	movs	r0, #2
 80019a4:	f7ff fd8a 	bl	80014bc <rcc_enablePeriClk>
	rcc_enablePeriClk(APB1,TIM2_EN);
 80019a8:	2100      	movs	r1, #0
 80019aa:	2001      	movs	r0, #1
 80019ac:	f7ff fd86 	bl	80014bc <rcc_enablePeriClk>
	rcc_enablePeriClk(APB1,TIM6_EN);
 80019b0:	2104      	movs	r1, #4
 80019b2:	2001      	movs	r0, #1
 80019b4:	f7ff fd82 	bl	80014bc <rcc_enablePeriClk>


	rcc_enablePeriClk(AHB,IOPA_EN);
 80019b8:	2111      	movs	r1, #17
 80019ba:	2000      	movs	r0, #0
 80019bc:	f7ff fd7e 	bl	80014bc <rcc_enablePeriClk>
	rcc_enablePeriClk(AHB,IOPB_EN);
 80019c0:	2112      	movs	r1, #18
 80019c2:	2000      	movs	r0, #0
 80019c4:	f7ff fd7a 	bl	80014bc <rcc_enablePeriClk>
	rcc_enablePeriClk(AHB,IOPC_EN);
 80019c8:	2113      	movs	r1, #19
 80019ca:	2000      	movs	r0, #0
 80019cc:	f7ff fd76 	bl	80014bc <rcc_enablePeriClk>
	rcc_enablePeriClk(AHB,IOPF_EN);
 80019d0:	2116      	movs	r1, #22
 80019d2:	2000      	movs	r0, #0
 80019d4:	f7ff fd72 	bl	80014bc <rcc_enablePeriClk>


	DIO_setupPinMode( PORTA_ID , PIN5_ID , PIN_OUTPUT );
 80019d8:	2201      	movs	r2, #1
 80019da:	2105      	movs	r1, #5
 80019dc:	2000      	movs	r0, #0
 80019de:	f7ff f97f 	bl	8000ce0 <DIO_setupPinMode>
	DIO_writePin( PORTA_ID , PIN5_ID , LOGIC_LOW );
 80019e2:	2200      	movs	r2, #0
 80019e4:	2105      	movs	r1, #5
 80019e6:	2000      	movs	r0, #0
 80019e8:	f7ff fa56 	bl	8000e98 <DIO_writePin>

	sysTick_init(AHB_8,(void*)RET_NULLPTR);
 80019ec:	2102      	movs	r1, #2
 80019ee:	2000      	movs	r0, #0
 80019f0:	f7ff fda4 	bl	800153c <sysTick_init>


	Ultrasonic_init();
 80019f4:	f7fe fbf4 	bl	80001e0 <Ultrasonic_init>
//	PWM_Start(channel1, 75);
//	read1 = 1;
//	PWM_Start(channel1, 100);
//	read1 = 1;

	TIM6_Init(7);
 80019f8:	2007      	movs	r0, #7
 80019fa:	f7ff f94f 	bl	8000c9c <TIM6_Init>


//		DIO_togglePin( PORTA_ID , PIN5_ID );
//		TIM6_Delay(5000);

		Ultrasonic_Trigger( TRIGGER1_PORT , TRIGGER1_PIN , UltraSonic_Channel1 );
 80019fe:	2200      	movs	r2, #0
 8001a00:	2100      	movs	r1, #0
 8001a02:	2000      	movs	r0, #0
 8001a04:	f7fe fcb4 	bl	8000370 <Ultrasonic_Trigger>
		read1 = Ultrasonic_readDistance();
 8001a08:	f7fe fcda 	bl	80003c0 <Ultrasonic_readDistance>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	80fb      	strh	r3, [r7, #6]
		sysTick_start(500000);
 8001a10:	4801      	ldr	r0, [pc, #4]	; (8001a18 <main+0x8c>)
 8001a12:	f7ff fdbf 	bl	8001594 <sysTick_start>
		Ultrasonic_Trigger( TRIGGER1_PORT , TRIGGER1_PIN , UltraSonic_Channel1 );
 8001a16:	e7f2      	b.n	80019fe <main+0x72>
 8001a18:	0007a120 	.word	0x0007a120

08001a1c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001a1c:	480d      	ldr	r0, [pc, #52]	; (8001a54 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001a1e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001a20:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a24:	480c      	ldr	r0, [pc, #48]	; (8001a58 <LoopForever+0x6>)
  ldr r1, =_edata
 8001a26:	490d      	ldr	r1, [pc, #52]	; (8001a5c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a28:	4a0d      	ldr	r2, [pc, #52]	; (8001a60 <LoopForever+0xe>)
  movs r3, #0
 8001a2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a2c:	e002      	b.n	8001a34 <LoopCopyDataInit>

08001a2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a32:	3304      	adds	r3, #4

08001a34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a38:	d3f9      	bcc.n	8001a2e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a3a:	4a0a      	ldr	r2, [pc, #40]	; (8001a64 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a3c:	4c0a      	ldr	r4, [pc, #40]	; (8001a68 <LoopForever+0x16>)
  movs r3, #0
 8001a3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a40:	e001      	b.n	8001a46 <LoopFillZerobss>

08001a42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a44:	3204      	adds	r2, #4

08001a46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a48:	d3fb      	bcc.n	8001a42 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001a4a:	f000 f811 	bl	8001a70 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001a4e:	f7ff ff9d 	bl	800198c <main>

08001a52 <LoopForever>:

LoopForever:
  b LoopForever
 8001a52:	e7fe      	b.n	8001a52 <LoopForever>
  ldr   r0, =_estack
 8001a54:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001a58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a5c:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8001a60:	08001ad8 	.word	0x08001ad8
  ldr r2, =_sbss
 8001a64:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8001a68:	200000cc 	.word	0x200000cc

08001a6c <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a6c:	e7fe      	b.n	8001a6c <ADC1_2_IRQHandler>
	...

08001a70 <__libc_init_array>:
 8001a70:	b570      	push	{r4, r5, r6, lr}
 8001a72:	4d0d      	ldr	r5, [pc, #52]	; (8001aa8 <__libc_init_array+0x38>)
 8001a74:	4c0d      	ldr	r4, [pc, #52]	; (8001aac <__libc_init_array+0x3c>)
 8001a76:	1b64      	subs	r4, r4, r5
 8001a78:	10a4      	asrs	r4, r4, #2
 8001a7a:	2600      	movs	r6, #0
 8001a7c:	42a6      	cmp	r6, r4
 8001a7e:	d109      	bne.n	8001a94 <__libc_init_array+0x24>
 8001a80:	4d0b      	ldr	r5, [pc, #44]	; (8001ab0 <__libc_init_array+0x40>)
 8001a82:	4c0c      	ldr	r4, [pc, #48]	; (8001ab4 <__libc_init_array+0x44>)
 8001a84:	f000 f818 	bl	8001ab8 <_init>
 8001a88:	1b64      	subs	r4, r4, r5
 8001a8a:	10a4      	asrs	r4, r4, #2
 8001a8c:	2600      	movs	r6, #0
 8001a8e:	42a6      	cmp	r6, r4
 8001a90:	d105      	bne.n	8001a9e <__libc_init_array+0x2e>
 8001a92:	bd70      	pop	{r4, r5, r6, pc}
 8001a94:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a98:	4798      	blx	r3
 8001a9a:	3601      	adds	r6, #1
 8001a9c:	e7ee      	b.n	8001a7c <__libc_init_array+0xc>
 8001a9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001aa2:	4798      	blx	r3
 8001aa4:	3601      	adds	r6, #1
 8001aa6:	e7f2      	b.n	8001a8e <__libc_init_array+0x1e>
 8001aa8:	08001ad0 	.word	0x08001ad0
 8001aac:	08001ad0 	.word	0x08001ad0
 8001ab0:	08001ad0 	.word	0x08001ad0
 8001ab4:	08001ad4 	.word	0x08001ad4

08001ab8 <_init>:
 8001ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001aba:	bf00      	nop
 8001abc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001abe:	bc08      	pop	{r3}
 8001ac0:	469e      	mov	lr, r3
 8001ac2:	4770      	bx	lr

08001ac4 <_fini>:
 8001ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ac6:	bf00      	nop
 8001ac8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001aca:	bc08      	pop	{r3}
 8001acc:	469e      	mov	lr, r3
 8001ace:	4770      	bx	lr
