Classic Timing Analyzer report for DDPB
Wed Jul 15 21:28:07 2020
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK1HZ'
  7. Clock Setup: 'WCLK'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                ;
+------------------------------+-------+---------------+------------------------------------------------+------------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From       ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------+------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 9.209 ns                                       ; DDBZ~reg0  ; DDBZ       ; CLK1HZ     ; --       ; 0            ;
; Clock Setup: 'CLK1HZ'        ; N/A   ; None          ; 314.66 MHz ( period = 3.178 ns )               ; CNT60[0]   ; CNT60[3]   ; CLK1HZ     ; CLK1HZ   ; 0            ;
; Clock Setup: 'WCLK'          ; N/A   ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[0] ; WCLKCOU[7] ; WCLK       ; WCLK     ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;            ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------+------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK1HZ          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; WCLK            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK1HZ'                                                                                                                                                                    ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 314.66 MHz ( period = 3.178 ns )               ; CNT60[0] ; CNT60[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.914 ns                ;
; N/A   ; 315.06 MHz ( period = 3.174 ns )               ; CNT60[0] ; CNT60[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.910 ns                ;
; N/A   ; 315.16 MHz ( period = 3.173 ns )               ; CNT60[0] ; CNT60[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.909 ns                ;
; N/A   ; 315.36 MHz ( period = 3.171 ns )               ; CNT60[0] ; CNT60[4] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.907 ns                ;
; N/A   ; 318.27 MHz ( period = 3.142 ns )               ; CNT60[0] ; CNT60[5] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.878 ns                ;
; N/A   ; 329.06 MHz ( period = 3.039 ns )               ; CNT60[1] ; CNT60[5] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.775 ns                ;
; N/A   ; 337.27 MHz ( period = 2.965 ns )               ; CNT60[2] ; CNT60[5] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.701 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[2] ; CNT60[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.673 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[2] ; CNT60[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.669 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[2] ; CNT60[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.668 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[2] ; CNT60[4] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.666 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[0] ; T60S     ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.896 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[1] ; CNT60[4] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.608 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[3] ; CNT60[5] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.602 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[4] ; CNT60[5] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.549 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[7] ; CNT60[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.514 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[7] ; CNT60[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.510 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[7] ; CNT60[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.509 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[7] ; CNT60[4] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.507 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[1] ; CNT60[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.464 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[1] ; CNT60[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.460 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[1] ; CNT60[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.459 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[3] ; CNT60[4] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.435 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[5] ; CNT60[5] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.418 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[2] ; T60S     ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.655 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[0] ; CNT60[7] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.290 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[3] ; CNT60[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.285 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[3] ; CNT60[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.281 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[4] ; CNT60[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.281 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[3] ; CNT60[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.280 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[4] ; CNT60[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.277 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[4] ; CNT60[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.276 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[4] ; CNT60[4] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.274 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[7] ; T60S     ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.496 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[0] ; CNT60[6] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.204 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[1] ; T60S     ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.446 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[1] ; CNT60[7] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.187 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[7] ; CNT60[5] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.146 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[6] ; CNT60[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.133 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[6] ; CNT60[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.129 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[6] ; CNT60[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.128 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[6] ; CNT60[4] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.126 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[2] ; CNT60[7] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.113 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[1] ; CNT60[6] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.101 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[2] ; CNT60[6] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.027 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[3] ; CNT60[7] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.014 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[3] ; T60S     ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.267 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[4] ; T60S     ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.263 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[4] ; CNT60[7] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.961 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[5] ; CNT60[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.942 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[5] ; CNT60[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.938 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[5] ; CNT60[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.937 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[5] ; CNT60[4] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.935 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[3] ; CNT60[6] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.928 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[4] ; CNT60[6] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.875 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[6] ; T60S     ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.115 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[6] ; CNT60[5] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.765 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[5] ; CNT60[7] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[5] ; CNT60[6] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.672 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[5] ; T60S     ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.924 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[0] ; CNT60[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.670 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[6] ; CNT60[7] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.663 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[6] ; CNT60[6] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.184 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[1] ; CNT60[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.174 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; CNT60[7] ; CNT60[7] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.045 ns                ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'WCLK'                                                                                                                                                                          ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From       ; To         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[0] ; WCLKCOU[7] ; WCLK       ; WCLK     ; None                        ; None                      ; 2.323 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[0] ; WCLKCOU[6] ; WCLK       ; WCLK     ; None                        ; None                      ; 2.237 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[1] ; WCLKCOU[7] ; WCLK       ; WCLK     ; None                        ; None                      ; 2.189 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[0] ; WCLKCOU[5] ; WCLK       ; WCLK     ; None                        ; None                      ; 2.151 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[1] ; WCLKCOU[6] ; WCLK       ; WCLK     ; None                        ; None                      ; 2.103 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[0] ; WCLKCOU[4] ; WCLK       ; WCLK     ; None                        ; None                      ; 2.065 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[2] ; WCLKCOU[7] ; WCLK       ; WCLK     ; None                        ; None                      ; 2.060 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[1] ; WCLKCOU[5] ; WCLK       ; WCLK     ; None                        ; None                      ; 2.017 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[0] ; WCLKCOU[3] ; WCLK       ; WCLK     ; None                        ; None                      ; 1.979 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[2] ; WCLKCOU[6] ; WCLK       ; WCLK     ; None                        ; None                      ; 1.974 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[1] ; WCLKCOU[4] ; WCLK       ; WCLK     ; None                        ; None                      ; 1.931 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[3] ; WCLKCOU[7] ; WCLK       ; WCLK     ; None                        ; None                      ; 1.916 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[0] ; WCLKCOU[2] ; WCLK       ; WCLK     ; None                        ; None                      ; 1.893 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[4] ; WCLKCOU[7] ; WCLK       ; WCLK     ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[2] ; WCLKCOU[5] ; WCLK       ; WCLK     ; None                        ; None                      ; 1.888 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[1] ; WCLKCOU[3] ; WCLK       ; WCLK     ; None                        ; None                      ; 1.845 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[3] ; WCLKCOU[6] ; WCLK       ; WCLK     ; None                        ; None                      ; 1.830 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[4] ; WCLKCOU[6] ; WCLK       ; WCLK     ; None                        ; None                      ; 1.803 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[2] ; WCLKCOU[4] ; WCLK       ; WCLK     ; None                        ; None                      ; 1.802 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[1] ; WCLKCOU[2] ; WCLK       ; WCLK     ; None                        ; None                      ; 1.759 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[5] ; WCLKCOU[7] ; WCLK       ; WCLK     ; None                        ; None                      ; 1.745 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[3] ; WCLKCOU[5] ; WCLK       ; WCLK     ; None                        ; None                      ; 1.744 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[6] ; WCLKCOU[7] ; WCLK       ; WCLK     ; None                        ; None                      ; 1.717 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[4] ; WCLKCOU[5] ; WCLK       ; WCLK     ; None                        ; None                      ; 1.717 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[2] ; WCLKCOU[3] ; WCLK       ; WCLK     ; None                        ; None                      ; 1.716 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[0] ; WCLKCOU[1] ; WCLK       ; WCLK     ; None                        ; None                      ; 1.703 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[5] ; WCLKCOU[6] ; WCLK       ; WCLK     ; None                        ; None                      ; 1.659 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[3] ; WCLKCOU[4] ; WCLK       ; WCLK     ; None                        ; None                      ; 1.658 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[6] ; WCLKCOU[6] ; WCLK       ; WCLK     ; None                        ; None                      ; 1.237 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[4] ; WCLKCOU[4] ; WCLK       ; WCLK     ; None                        ; None                      ; 1.237 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[2] ; WCLKCOU[2] ; WCLK       ; WCLK     ; None                        ; None                      ; 1.236 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[0] ; WCLKCOU[0] ; WCLK       ; WCLK     ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[5] ; WCLKCOU[5] ; WCLK       ; WCLK     ; None                        ; None                      ; 1.180 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[3] ; WCLKCOU[3] ; WCLK       ; WCLK     ; None                        ; None                      ; 1.179 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[1] ; WCLKCOU[1] ; WCLK       ; WCLK     ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; WCLKCOU[7] ; WCLKCOU[7] ; WCLK       ; WCLK     ; None                        ; None                      ; 0.751 ns                ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+-----------+------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To   ; From Clock ;
+-------+--------------+------------+-----------+------+------------+
; N/A   ; None         ; 9.209 ns   ; DDBZ~reg0 ; DDBZ ; CLK1HZ     ;
+-------+--------------+------------+-----------+------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Jul 15 21:28:06 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DDPB -c DDPB --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK1HZ" is an undefined clock
    Info: Assuming node "WCLK" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "T60S" as buffer
Info: Clock "CLK1HZ" has Internal fmax of 314.66 MHz between source register "CNT60[0]" and destination register "CNT60[3]" (period= 3.178 ns)
    Info: + Longest register to register delay is 2.914 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y5_N27; Fanout = 3; REG Node = 'CNT60[0]'
        Info: 2: + IC(0.768 ns) + CELL(0.499 ns) = 1.267 ns; Loc. = LCCOMB_X2_Y5_N4; Fanout = 2; COMB Node = 'Equal0~1'
        Info: 3: + IC(0.385 ns) + CELL(0.370 ns) = 2.022 ns; Loc. = LCCOMB_X2_Y5_N24; Fanout = 5; COMB Node = 'Equal0~2'
        Info: 4: + IC(0.414 ns) + CELL(0.370 ns) = 2.806 ns; Loc. = LCCOMB_X2_Y5_N0; Fanout = 1; COMB Node = 'CNT60~11'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.914 ns; Loc. = LCFF_X2_Y5_N1; Fanout = 3; REG Node = 'CNT60[3]'
        Info: Total cell delay = 1.347 ns ( 46.23 % )
        Info: Total interconnect delay = 1.567 ns ( 53.77 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CLK1HZ" to destination register is 2.807 ns
            Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'CLK1HZ'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK1HZ~clkctrl'
            Info: 3: + IC(0.912 ns) + CELL(0.666 ns) = 2.807 ns; Loc. = LCFF_X2_Y5_N1; Fanout = 3; REG Node = 'CNT60[3]'
            Info: Total cell delay = 1.756 ns ( 62.56 % )
            Info: Total interconnect delay = 1.051 ns ( 37.44 % )
        Info: - Longest clock path from clock "CLK1HZ" to source register is 2.807 ns
            Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'CLK1HZ'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK1HZ~clkctrl'
            Info: 3: + IC(0.912 ns) + CELL(0.666 ns) = 2.807 ns; Loc. = LCFF_X2_Y5_N27; Fanout = 3; REG Node = 'CNT60[0]'
            Info: Total cell delay = 1.756 ns ( 62.56 % )
            Info: Total interconnect delay = 1.051 ns ( 37.44 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "WCLK" Internal fmax is restricted to 340.02 MHz between source register "WCLKCOU[0]" and destination register "WCLKCOU[7]"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.323 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y8_N13; Fanout = 3; REG Node = 'WCLKCOU[0]'
            Info: 2: + IC(0.468 ns) + CELL(0.621 ns) = 1.089 ns; Loc. = LCCOMB_X1_Y8_N12; Fanout = 2; COMB Node = 'WCLKCOU[0]~17'
            Info: 3: + IC(0.000 ns) + CELL(0.190 ns) = 1.279 ns; Loc. = LCCOMB_X1_Y8_N14; Fanout = 2; COMB Node = 'WCLKCOU[1]~19'
            Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.365 ns; Loc. = LCCOMB_X1_Y8_N16; Fanout = 2; COMB Node = 'WCLKCOU[2]~21'
            Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.451 ns; Loc. = LCCOMB_X1_Y8_N18; Fanout = 2; COMB Node = 'WCLKCOU[3]~23'
            Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.537 ns; Loc. = LCCOMB_X1_Y8_N20; Fanout = 2; COMB Node = 'WCLKCOU[4]~25'
            Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.623 ns; Loc. = LCCOMB_X1_Y8_N22; Fanout = 2; COMB Node = 'WCLKCOU[5]~27'
            Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.709 ns; Loc. = LCCOMB_X1_Y8_N24; Fanout = 1; COMB Node = 'WCLKCOU[6]~29'
            Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 2.215 ns; Loc. = LCCOMB_X1_Y8_N26; Fanout = 1; COMB Node = 'WCLKCOU[7]~30'
            Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 2.323 ns; Loc. = LCFF_X1_Y8_N27; Fanout = 2; REG Node = 'WCLKCOU[7]'
            Info: Total cell delay = 1.855 ns ( 79.85 % )
            Info: Total interconnect delay = 0.468 ns ( 20.15 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "WCLK" to destination register is 2.785 ns
                Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'WCLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'WCLK~clkctrl'
                Info: 3: + IC(0.890 ns) + CELL(0.666 ns) = 2.785 ns; Loc. = LCFF_X1_Y8_N27; Fanout = 2; REG Node = 'WCLKCOU[7]'
                Info: Total cell delay = 1.756 ns ( 63.05 % )
                Info: Total interconnect delay = 1.029 ns ( 36.95 % )
            Info: - Longest clock path from clock "WCLK" to source register is 2.785 ns
                Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'WCLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'WCLK~clkctrl'
                Info: 3: + IC(0.890 ns) + CELL(0.666 ns) = 2.785 ns; Loc. = LCFF_X1_Y8_N13; Fanout = 3; REG Node = 'WCLKCOU[0]'
                Info: Total cell delay = 1.756 ns ( 63.05 % )
                Info: Total interconnect delay = 1.029 ns ( 36.95 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tco from clock "CLK1HZ" to destination pin "DDBZ" through register "DDBZ~reg0" is 9.209 ns
    Info: + Longest clock path from clock "CLK1HZ" to source register is 5.143 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'CLK1HZ'
        Info: 2: + IC(1.305 ns) + CELL(0.970 ns) = 3.365 ns; Loc. = LCFF_X2_Y5_N3; Fanout = 9; REG Node = 'T60S'
        Info: 3: + IC(1.112 ns) + CELL(0.666 ns) = 5.143 ns; Loc. = LCFF_X1_Y8_N9; Fanout = 1; REG Node = 'DDBZ~reg0'
        Info: Total cell delay = 2.726 ns ( 53.00 % )
        Info: Total interconnect delay = 2.417 ns ( 47.00 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 3.762 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y8_N9; Fanout = 1; REG Node = 'DDBZ~reg0'
        Info: 2: + IC(0.706 ns) + CELL(3.056 ns) = 3.762 ns; Loc. = PIN_24; Fanout = 0; PIN Node = 'DDBZ'
        Info: Total cell delay = 3.056 ns ( 81.23 % )
        Info: Total interconnect delay = 0.706 ns ( 18.77 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 218 megabytes
    Info: Processing ended: Wed Jul 15 21:28:07 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


