
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ./pr-twitter-30K-3.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000000 cycles: 3869102 heartbeat IPC: 2.58458 cumulative IPC: 2.58458 (Simulation time: 0 hr 0 min 35 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 7697236 heartbeat IPC: 2.61224 cumulative IPC: 2.59834 (Simulation time: 0 hr 1 min 12 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 11442406 heartbeat IPC: 2.67011 cumulative IPC: 2.62183 (Simulation time: 0 hr 1 min 48 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 15206651 heartbeat IPC: 2.65657 cumulative IPC: 2.63043 (Simulation time: 0 hr 2 min 24 sec) 

Warmup complete CPU 0 instructions: 40000005 cycles: 15206652 (Simulation time: 0 hr 2 min 24 sec) 

Heartbeat CPU 0 instructions: 50000002 cycles: 257431796 heartbeat IPC: 0.0412839 cumulative IPC: 0.0412839 (Simulation time: 0 hr 14 min 43 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 483179621 heartbeat IPC: 0.0442972 cumulative IPC: 0.0427375 (Simulation time: 0 hr 26 min 11 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 699306231 heartbeat IPC: 0.0462692 cumulative IPC: 0.0438533 (Simulation time: 0 hr 37 min 13 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 891757297 heartbeat IPC: 0.0519612 cumulative IPC: 0.0456334 (Simulation time: 0 hr 47 min 8 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 1102072254 heartbeat IPC: 0.0475477 cumulative IPC: 0.0460038 (Simulation time: 0 hr 57 min 53 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 1367569866 heartbeat IPC: 0.0376651 cumulative IPC: 0.0443668 (Simulation time: 1 hr 11 min 17 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 1569119104 heartbeat IPC: 0.0496157 cumulative IPC: 0.0450476 (Simulation time: 1 hr 21 min 30 sec) 
Heartbeat CPU 0 instructions: 120000002 cycles: 1758279990 heartbeat IPC: 0.0528651 cumulative IPC: 0.0458959 (Simulation time: 1 hr 31 min 9 sec) 
Heartbeat CPU 0 instructions: 130000004 cycles: 1990378131 heartbeat IPC: 0.0430852 cumulative IPC: 0.0455657 (Simulation time: 1 hr 42 min 55 sec) 
Heartbeat CPU 0 instructions: 140000002 cycles: 2244541271 heartbeat IPC: 0.0393448 cumulative IPC: 0.0448564 (Simulation time: 1 hr 55 min 50 sec) 
Finished CPU 0 instructions: 100000002 cycles: 2229334623 cumulative IPC: 0.0448564 (Simulation time: 1 hr 55 min 50 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.0448564 instructions: 100000002 cycles: 2229334623
cpu0_DTLB TOTAL     ACCESS:   37964932  HIT:   27122970  MISS:   10841962
cpu0_DTLB LOAD      ACCESS:   37294012  HIT:   26498122  MISS:   10795890
cpu0_DTLB RFO       ACCESS:     670920  HIT:     624848  MISS:      46072
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 15.0871 cycles
cpu0_DTLB MSHR FULL EVENTS: 1 MSHR MERGE EVENTS: 75755
cpu0_ITLB TOTAL     ACCESS:    2473277  HIT:    2473277  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2473277  HIT:    2473277  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:   10841962  HIT:    2100290  MISS:    8741672
cpu0_STLB LOAD      ACCESS:   10795890  HIT:    2054738  MISS:    8741152
cpu0_STLB RFO       ACCESS:      46072  HIT:      45552  MISS:        520
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 8.54299 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   43386014  HIT:   29595980  MISS:   13790034
cpu0_L1D LOAD      ACCESS:   33931442  HIT:   20227562  MISS:   13703880
cpu0_L1D RFO       ACCESS:     714591  HIT:     689569  MISS:      25022
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:    8739981  HIT:    8678849  MISS:      61132
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 159.274 cycles
cpu0_L1D MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 2697947
cpu0_L2C TOTAL     ACCESS:   13840678  HIT:    1911782  MISS:   11928896
cpu0_L2C LOAD      ACCESS:   13703880  HIT:    1792477  MISS:   11911403
cpu0_L2C RFO       ACCESS:      25022  HIT:      10149  MISS:      14873
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      50644  HIT:      50644  MISS:          0
cpu0_L2C TRANSLATION ACCESS:      61132  HIT:      58512  MISS:       2620
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 172.407 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:   23857792  HIT:     477889  MISS:   11451008
LLC LOAD      ACCESS:   11911403  HIT:     470997  MISS:   11440406
LLC RFO       ACCESS:      14873  HIT:       4452  MISS:      10421
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:   11928896  HIT:          1  MISS:   11928895
LLC TRANSLATION ACCESS:       2620  HIT:       2439  MISS:        181
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 158.726 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0
CPU0MSHR FULL: 

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     663962  ROW_BUFFER_MISS:   10787044
 DBUS AVG_CONGESTED_CYCLE:    3.45926
 WQ ROW_BUFFER_HIT:      38443  ROW_BUFFER_MISS:       1402  FULL:          0

Summary: DRAM events
Added_to_RQ : 11451006
Added_to_WQ : 39845
Merged_WQ_READ : 2
 DBUS congested total cycle: 3690782
 DBUS delay total cycle: 1821576047

CPU 0 Branch Prediction Accuracy: 96.9738% MPKI: 5.73212 Average ROB Occupancy at Mispredict: 341.078
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 5.73212
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

