\section{OpenRAM}

OpenRAM is an open-source Python framework for creating the layout, netlists, timing, and power models. It is a Memory Compiler and is used for creating SRAMas macro. This SRAM is used to store the Value of Instructions and Data.

Some Common COnfigrual file Opestion need to Provide like
Supply voltages
Temperature 
Proces\_corrns
Number of Ports

The Output Files Includes
\begin{itemize}
\item GDS (.gds)
\item SPICE (.sp)
\item Verilog (.v)
\item PnR Abstract (.lef)
\item Liberty (multiple corners .lib)
\item Datasheet (.html)
\item Log (.log)
\item Configuration (.py) for replication of creation
\end{itemize}
Example of Datasheet Given in Below

\begin{figure}[h]
    \centering
    %\includegraphics[width = 0.9\linewidth]{./Theory/ASIC_flow.png}
    \caption{Datasheet of Data SRAM}
    %\label{fig:Intro:flow}
\end{figure}

\begin{forest}
    for tree={
      font=\ttfamily,
      grow'=0,
      child anchor=west,
      parent anchor=south,
      anchor=west,
      calign=first,
      edge path={
        \noexpand\path [draw, \forestoption{edge}]
        (!u.south west) +(7.5pt,0) |- node[fill,inner sep=1.25pt] {} (.child anchor)\forestoption{edge label};
      },
      before typesetting nodes={
        if n=1
          {insert before={[,phantom]}}
          {}
      },
      fit=band,
      before computing xy={l=15pt},
    }
  [techname\/
    [\_\_init\_\_.py : Sets up PDK environment]
    [tech : Contains technology configuration
        [\_\_init\_\_.py : Loads all modules]
        [tech.py : SPICE\, DRC\, GDS\, and layer config]
    ]
    [gds\_lib : Contains .gds files for each lib cell]
    [sp\_lib : Contains .sp file for each lib cell]
    [models : Contains SPICE device corner models]
    [tf : May contain some PDK material]
    [mag\_lib : May contain other layout formats]
  ]
%[text1
%  [text1.1
%    [text1.1.1]
%    [text1.1.2]
%    [text1.1.3]
%  ]
%  [text1.2
%    [text1.2.1]
%    [text1.2.2]
%  ]
%]
\end{forest}

These files should have 
\begin{itemize}
\item Bitcell (and dummy and replica bitcell)
\item Sense amplifier
\item DFF (from a standard cell library)
\item write driver
\end{itemize}

VSD Corp. Pvt. Ltd had to share the Technology files of SKYWater 130nm PDK to create OpenRAM.The Macro provided is used for the creation of Physical implementation of the design.