// Seed: 3817847590
module module_0 (
    output tri  id_0,
    output wire id_1,
    output wor  id_2
);
  id_4 :
  assert property (@(posedge id_4) id_4)
  else $display(id_4, 1, 1, 1);
  wire id_5;
endmodule
macromodule module_1 (
    output wire id_0,
    input tri0 id_1
    , id_26,
    output wire id_2,
    input wor id_3,
    output wire id_4,
    output tri1 id_5,
    output supply0 id_6,
    output wand id_7,
    input tri0 module_1,
    output tri1 id_9,
    output wor id_10,
    input tri0 id_11
    , id_27,
    output uwire id_12,
    output supply1 id_13,
    output tri id_14,
    input tri0 id_15,
    output tri id_16,
    output wor id_17,
    output wand id_18,
    input supply1 id_19,
    input tri0 id_20,
    input uwire id_21,
    output wand id_22,
    input wand id_23,
    output tri id_24
);
  assign id_18 = id_15;
  module_0(
      id_2, id_10, id_4
  );
endmodule
