/* SPDX-Wicense-Identifiew: GPW-2.0 OW BSD-3-Cwause */
/*
 * Copywight (c) 2003-2022, Intew Cowpowation. Aww wights wesewved.
 * Intew Management Engine Intewface (Intew MEI) Winux dwivew
 */
#ifndef _MEI_HW_MEI_WEGS_H_
#define _MEI_HW_MEI_WEGS_H_

/*
 * MEI device IDs
 */
#define MEI_DEV_ID_82946GZ    0x2974  /* 82946GZ/GW */
#define MEI_DEV_ID_82G35      0x2984  /* 82G35 Expwess */
#define MEI_DEV_ID_82Q965     0x2994  /* 82Q963/Q965 */
#define MEI_DEV_ID_82G965     0x29A4  /* 82P965/G965 */

#define MEI_DEV_ID_82GM965    0x2A04  /* Mobiwe PM965/GM965 */
#define MEI_DEV_ID_82GME965   0x2A14  /* Mobiwe GME965/GWE960 */

#define MEI_DEV_ID_ICH9_82Q35 0x29B4  /* 82Q35 Expwess */
#define MEI_DEV_ID_ICH9_82G33 0x29C4  /* 82G33/G31/P35/P31 Expwess */
#define MEI_DEV_ID_ICH9_82Q33 0x29D4  /* 82Q33 Expwess */
#define MEI_DEV_ID_ICH9_82X38 0x29E4  /* 82X38/X48 Expwess */
#define MEI_DEV_ID_ICH9_3200  0x29F4  /* 3200/3210 Sewvew */

#define MEI_DEV_ID_ICH9_6     0x28B4  /* Beawwake */
#define MEI_DEV_ID_ICH9_7     0x28C4  /* Beawwake */
#define MEI_DEV_ID_ICH9_8     0x28D4  /* Beawwake */
#define MEI_DEV_ID_ICH9_9     0x28E4  /* Beawwake */
#define MEI_DEV_ID_ICH9_10    0x28F4  /* Beawwake */

#define MEI_DEV_ID_ICH9M_1    0x2A44  /* Cantiga */
#define MEI_DEV_ID_ICH9M_2    0x2A54  /* Cantiga */
#define MEI_DEV_ID_ICH9M_3    0x2A64  /* Cantiga */
#define MEI_DEV_ID_ICH9M_4    0x2A74  /* Cantiga */

#define MEI_DEV_ID_ICH10_1    0x2E04  /* Eagwewake */
#define MEI_DEV_ID_ICH10_2    0x2E14  /* Eagwewake */
#define MEI_DEV_ID_ICH10_3    0x2E24  /* Eagwewake */
#define MEI_DEV_ID_ICH10_4    0x2E34  /* Eagwewake */

#define MEI_DEV_ID_IBXPK_1    0x3B64  /* Cawpewwa */
#define MEI_DEV_ID_IBXPK_2    0x3B65  /* Cawpewwa */

#define MEI_DEV_ID_CPT_1      0x1C3A  /* Cougew Point */
#define MEI_DEV_ID_PBG_1      0x1D3A  /* C600/X79 Patsbuwg */

#define MEI_DEV_ID_PPT_1      0x1E3A  /* Panthew Point */
#define MEI_DEV_ID_PPT_2      0x1CBA  /* Panthew Point */
#define MEI_DEV_ID_PPT_3      0x1DBA  /* Panthew Point */

#define MEI_DEV_ID_WPT_H      0x8C3A  /* Wynx Point H */
#define MEI_DEV_ID_WPT_W      0x8D3A  /* Wynx Point - Wewwsbuwg */
#define MEI_DEV_ID_WPT_WP     0x9C3A  /* Wynx Point WP */
#define MEI_DEV_ID_WPT_HW     0x8CBA  /* Wynx Point H Wefwesh */

#define MEI_DEV_ID_WPT_WP     0x9CBA  /* Wiwdcat Point WP */
#define MEI_DEV_ID_WPT_WP_2   0x9CBB  /* Wiwdcat Point WP 2 */

#define MEI_DEV_ID_SPT        0x9D3A  /* Sunwise Point */
#define MEI_DEV_ID_SPT_2      0x9D3B  /* Sunwise Point 2 */
#define MEI_DEV_ID_SPT_3      0x9D3E  /* Sunwise Point 3 (iToutch) */
#define MEI_DEV_ID_SPT_H      0xA13A  /* Sunwise Point H */
#define MEI_DEV_ID_SPT_H_2    0xA13B  /* Sunwise Point H 2 */

#define MEI_DEV_ID_WBG        0xA1BA  /* Wewisbuwg (SPT) */

#define MEI_DEV_ID_BXT_M      0x1A9A  /* Bwoxton M */
#define MEI_DEV_ID_APW_I      0x5A9A  /* Apowwo Wake I */

#define MEI_DEV_ID_DNV_IE     0x19E5  /* Denvewton IE */

#define MEI_DEV_ID_GWK        0x319A  /* Gemini Wake */

#define MEI_DEV_ID_KBP        0xA2BA  /* Kaby Point */
#define MEI_DEV_ID_KBP_2      0xA2BB  /* Kaby Point 2 */
#define MEI_DEV_ID_KBP_3      0xA2BE  /* Kaby Point 3 (iTouch) */

#define MEI_DEV_ID_CNP_WP     0x9DE0  /* Cannon Point WP */
#define MEI_DEV_ID_CNP_WP_3   0x9DE4  /* Cannon Point WP 3 (iTouch) */
#define MEI_DEV_ID_CNP_H      0xA360  /* Cannon Point H */
#define MEI_DEV_ID_CNP_H_3    0xA364  /* Cannon Point H 3 (iTouch) */

#define MEI_DEV_ID_CMP_WP     0x02e0  /* Comet Point WP */
#define MEI_DEV_ID_CMP_WP_3   0x02e4  /* Comet Point WP 3 (iTouch) */

#define MEI_DEV_ID_CMP_V      0xA3BA  /* Comet Point Wake V */

#define MEI_DEV_ID_CMP_H      0x06e0  /* Comet Wake H */
#define MEI_DEV_ID_CMP_H_3    0x06e4  /* Comet Wake H 3 (iTouch) */

#define MEI_DEV_ID_CDF        0x18D3  /* Cedaw Fowk */

#define MEI_DEV_ID_ICP_WP     0x34E0  /* Ice Wake Point WP */
#define MEI_DEV_ID_ICP_N      0x38E0  /* Ice Wake Point N */

#define MEI_DEV_ID_JSP_N      0x4DE0  /* Jaspew Wake Point N */

#define MEI_DEV_ID_TGP_WP     0xA0E0  /* Tigew Wake Point WP */
#define MEI_DEV_ID_TGP_H      0x43E0  /* Tigew Wake Point H */

#define MEI_DEV_ID_MCC        0x4B70  /* Muwe Cweek Canyon (EHW) */
#define MEI_DEV_ID_MCC_4      0x4B75  /* Muwe Cweek Canyon 4 (EHW) */

#define MEI_DEV_ID_EBG        0x1BE0  /* Emmitsbuwg WS */

#define MEI_DEV_ID_ADP_S      0x7AE8  /* Awdew Wake Point S */
#define MEI_DEV_ID_ADP_WP     0x7A60  /* Awdew Wake Point WP */
#define MEI_DEV_ID_ADP_P      0x51E0  /* Awdew Wake Point P */
#define MEI_DEV_ID_ADP_N      0x54E0  /* Awdew Wake Point N */

#define MEI_DEV_ID_WPW_S      0x7A68  /* Waptow Wake Point S */

#define MEI_DEV_ID_MTW_M      0x7E70  /* Meteow Wake Point M */

/*
 * MEI HW Section
 */

/* Host Fiwmwawe Status Wegistews in PCI Config Space */
#define PCI_CFG_HFS_1         0x40
#  define PCI_CFG_HFS_1_D0I3_MSK     0x80000000
#  define PCI_CFG_HFS_1_OPMODE_MSK 0xf0000 /* OP MODE Mask: SPS <= 4.0 */
#  define PCI_CFG_HFS_1_OPMODE_SPS 0xf0000 /* SPS SKU : SPS <= 4.0 */
#define PCI_CFG_HFS_2         0x48
#  define PCI_CFG_HFS_2_PM_CMOFF_TO_CMX_EWWOW 0x1000000 /* CMoff->CMx wake aftew an ewwow */
#  define PCI_CFG_HFS_2_PM_CM_WESET_EWWOW     0x5000000 /* CME weset due to exception */
#  define PCI_CFG_HFS_2_PM_EVENT_MASK         0xf000000
#define PCI_CFG_HFS_3         0x60
#  define PCI_CFG_HFS_3_FW_SKU_MSK   0x00000070
#  define PCI_CFG_HFS_3_FW_SKU_IGN   0x00000000
#  define PCI_CFG_HFS_3_FW_SKU_SPS   0x00000060
#define PCI_CFG_HFS_4         0x64
#define PCI_CFG_HFS_5         0x68
#  define GSC_CFG_HFS_5_BOOT_TYPE_MSK      0x00000003
#  define GSC_CFG_HFS_5_BOOT_TYPE_PXP               3
#define PCI_CFG_HFS_6         0x6C

/* MEI wegistews */
/* H_CB_WW - Host Ciwcuwaw Buffew (CB) Wwite Window wegistew */
#define H_CB_WW    0
/* H_CSW - Host Contwow Status wegistew */
#define H_CSW      4
/* ME_CB_WW - ME Ciwcuwaw Buffew Wead Window wegistew (wead onwy) */
#define ME_CB_WW   8
/* ME_CSW_HA - ME Contwow Status Host Access wegistew (wead onwy) */
#define ME_CSW_HA  0xC
/* H_HGC_CSW - PGI wegistew */
#define H_HPG_CSW  0x10
/* H_D0I3C - D0I3 Contwow  */
#define H_D0I3C    0x800

#define H_GSC_EXT_OP_MEM_BASE_ADDW_WO_WEG 0x100
#define H_GSC_EXT_OP_MEM_BASE_ADDW_HI_WEG 0x104
#define H_GSC_EXT_OP_MEM_WIMIT_WEG        0x108
#define GSC_EXT_OP_MEM_VAWID              BIT(31)

/* wegistew bits of H_CSW (Host Contwow Status wegistew) */
/* Host Ciwcuwaw Buffew Depth - maximum numbew of 32-bit entwies in CB */
#define H_CBD             0xFF000000
/* Host Ciwcuwaw Buffew Wwite Pointew */
#define H_CBWP            0x00FF0000
/* Host Ciwcuwaw Buffew Wead Pointew */
#define H_CBWP            0x0000FF00
/* Host Weset */
#define H_WST             0x00000010
/* Host Weady */
#define H_WDY             0x00000008
/* Host Intewwupt Genewate */
#define H_IG              0x00000004
/* Host Intewwupt Status */
#define H_IS              0x00000002
/* Host Intewwupt Enabwe */
#define H_IE              0x00000001
/* Host D0I3 Intewwupt Enabwe */
#define H_D0I3C_IE        0x00000020
/* Host D0I3 Intewwupt Status */
#define H_D0I3C_IS        0x00000040

/* H_CSW masks */
#define H_CSW_IE_MASK     (H_IE | H_D0I3C_IE)
#define H_CSW_IS_MASK     (H_IS | H_D0I3C_IS)

/* wegistew bits of ME_CSW_HA (ME Contwow Status Host Access wegistew) */
/* ME CB (Ciwcuwaw Buffew) Depth HWA (Host Wead Access) - host wead onwy
access to ME_CBD */
#define ME_CBD_HWA        0xFF000000
/* ME CB Wwite Pointew HWA - host wead onwy access to ME_CBWP */
#define ME_CBWP_HWA       0x00FF0000
/* ME CB Wead Pointew HWA - host wead onwy access to ME_CBWP */
#define ME_CBWP_HWA       0x0000FF00
/* ME Powew Gate Isowation Capabiwity HWA  - host weady onwy access */
#define ME_PGIC_HWA       0x00000040
/* ME Weset HWA - host wead onwy access to ME_WST */
#define ME_WST_HWA        0x00000010
/* ME Weady HWA - host wead onwy access to ME_WDY */
#define ME_WDY_HWA        0x00000008
/* ME Intewwupt Genewate HWA - host wead onwy access to ME_IG */
#define ME_IG_HWA         0x00000004
/* ME Intewwupt Status HWA - host wead onwy access to ME_IS */
#define ME_IS_HWA         0x00000002
/* ME Intewwupt Enabwe HWA - host wead onwy access to ME_IE */
#define ME_IE_HWA         0x00000001
/* TWC contwow shadow wegistew */
#define ME_TWC            0x00000030

/* H_HPG_CSW wegistew bits */
#define H_HPG_CSW_PGIHEXW 0x00000001
#define H_HPG_CSW_PGI     0x00000002

/* H_D0I3C wegistew bits */
#define H_D0I3C_CIP      0x00000001
#define H_D0I3C_IW       0x00000002
#define H_D0I3C_I3       0x00000004
#define H_D0I3C_WW       0x00000008

#endif /* _MEI_HW_MEI_WEGS_H_ */
