
[1] “Predictive Technology Model,” 2007.
[2] “Ramulator,” https://github.com/CMU-SAFARI/ramulator, 2015.
[3] “DRAM Voltage Study,” https://github.com/CMU-SAFARI/DRAM-Voltage-Study, 2017.
[4] Advanced Micro Devices, Inc., “AMD Opteron 4300 Series Processors,” http://www.amd.com/en-us/products/server/4000/4300.
[5] Advanced Micro Devices, Inc., “BKDG for AMD Family 16h Models 00h-0Fh Processors,” Oct. 2013.
[6] N. Aggarwal, J. F. Cantin, M. H. Lipasti, and J. E. Smith, “Power-Efficient DRAM Speculation,” in HPCA, 2008.
[7] A. Agrawal, A. Ansari, and J. Torrellas, “Mosaic: Exploiting the Spatial Locality of Process Variation to Reduce Refresh Energy in

[8] A. R. Alameldeen, Z. Chishti, C. Wilkerson, W. Wu, and S.-L. Lu, “Adaptive Cache Design to Enable Reliable Low-Voltage Operation,”

[9] A. R. Alameldeen, I. Wagner, Z. Chishti, W. Wu, C. Wilkerson, and S.-L. Lu, “Energy-Efficient Cache Design Using Variable-Strength

On-Chip eDRAM Modules,” in HPCA, 2014.

IEEE TC, 2011.

2010.

Error-Correcting Codes,” in ISCA, 2011.

[10] A. M. Amin and Z. A. Chishti, “Rank-Aware Cache Replacement and Write Buffering to Improve DRAM Energy Efficiency,” in ISLPED,

[11] ARM Ltd., “Cortex-A9 Processor,” https://www.arm.com/products/processors/cortex-a/cortex-a9.php.
[12] R. J. Baker, CMOS Circuit Design, Layout, and Simulation. Wiley-IEEE Press, 2010.
[13] H. Bauer,

S. Burghardt,

F. Thalmayr,

S. Tandon,

and

http://www.mckinsey.com/industries/semiconductors/our-insights/memory-are-challenges-ahead

“Memory: Are Challenges Ahead?” March

2016.

[14] R. Begum, D. Werner, M. Hempstead, G. Prasad, and G. Challen, “Energy-Performance Trade-Offs on Energy-Constrained Devices

[15] I. Bhati, Z. Chishti, S.-L. Lu, and B. Jacob, “Flexible Auto-Refresh: Enabling Scalable and Energy-Efficient DRAM Refresh Reductions,”

with Multi-component DVFS,” in IISWC, 2015.

in ISCA, 2015.

[16] M. Bi, R. Duan, and C. Gniady, “Delay-Hiding Energy Management Mechanisms for DRAM,” in HPCA, 2010.
[17] K. Chandrasekar, S. Goossens, C. Weis, M. Koedam, B. Akesson, N. Wehn, and K. Goossens, “Exploiting Expendable Process-Margins

in DRAMs for Run-Time Performance Optimization,” in DATE, 2014.

[18] K. Chandrasekar, C. Weis, Y. Li, S. Goossens, M. Jung, O. Naji, B. Akesson, N. Wehn, and K. Goossens, “DRAMPower: Open-Source

DRAM Power & Energy Estimation Tool,” http://www.drampower.info.

[19] K. K. Chang, D. Lee, Z. Chishti, A. Alameldeen, C. Wilkerson, Y. Kim, and O. Mutlu, “Improving DRAM Performance by Parallelizing

[20] K. K. Chang, “Understanding and Improving Latency of DRAM-Based Memory Systems,” Ph.D. dissertation, Carnegie Mellon University,

Refreshes with Accesses,” in HPCA, 2014.

2017.

[21] K. K. Chang, A. Kashyap, H. Hassan, S. Ghose, K. Hsieh, D. Lee, T. Li, G. Pekhimenko, S. Khan, and O. Mutlu, “Understanding Latency

Variation in Modern DRAM Chips: Experimental Characterization, Analysis, and Optimization,” in SIGMETRICS, 2016.

[22] K. K. Chang, P. J. Nair, D. Lee, S. Ghose, M. K. Qureshi, and O. Mutlu, “Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast

[23] N. Chatterjee, M. Shevgoor, R. Balasubramonian, A. Davis, Z. Fang, R. Illikkal, and R. Iyer, “Leveraging Heterogeneity in DRAM Main

Inter-Subarray Data Movement in DRAM,” in HPCA, 2016.

Memories to Accelerate Critical Word Access,” in MICRO, 2012.

[24] N. Chatterjee, M. O’Connor, D. Lee, D. R. Johnson, M. Rhu, S. W. Kecker, and W. J. Dally, “Architecting an Energy-Efficient DRAM

[25] Z. Chishti, A. R. Alameldeen, C. Wilkerson, W. Wu, and S.-L. Lu, “Improving Cache Lifetime Reliability at Ultra-Low Voltages,” in

System for GPUs,” in HPCA, 2017.

MICRO, 2009.

[26] J. Y. Choi, “LPDDR4: Evolution for New Mobile World,” in MEMCON, 2013.
[27] B. F. Cooper, A. Silberstein, E. Tam, R. Ramakrishnan, and R. Sears, “Benchmarking Cloud Serving Systems with YCSB,” in SOCC, 2010.
[28] E. Cooper-Balis and B. Jacob, “Fine-Grained Activation for Power Reduction in DRAM,” IEEE Micro, 2010.
[29] R. Das, R. Ausavarungnirun, O. Mutlu, A. Kumar, and M. Azimi, “Application-to-Core Mapping Policies to Reduce Memory System

Interference in Multi-Core Systems,” in HPCA, 2013.

[30] R. Das, O. Mutlu, T. Moscibroda, and C. Das, “Application-Aware Prioritization Mechanisms for On-Chip Networks,” in MICRO, 2009.
[31] R. Das, O. Mutlu, T. Moscibroda, and C. R. Das, “Aérgia: Exploiting Packet Latency Slack in On-Chip Networks,” in ISCA, 2010.
[32] H. David, C. Fallin, E. Gorbatov, U. R. Hanebutte, and O. Mutlu, “Memory Power Management via Dynamic Voltage/Frequency Scaling,”

[33] Q. Deng, D. Meisner, A. Bhattacharjee, T. F. Wenisch, and R. Bianchini, “CoScale: Coordinating CPU and Memory System DVFS in

in ICAC, 2011.

Server Systems,” in MICRO, 2012.


[34] Q. Deng, D. Meisner, A. Bhattacharjee, T. F. Wenisch, and R. Bianchini, “MultiScale: Memory System DVFS with Multiple Memory

Controllers,” in ISLPED, 2012.

2011.

[35] Q. Deng, D. Meisner, L. Ramos, T. F. Wenisch, and R. Bianchini, “MemScale: Active Low-Power Modes for Main Memory,” in ASPLOS,

[36] B. Diniz, D. Guedes, W. Meira, Jr., and R. Bianchini, “Limiting the Power Consumption of Main Memory,” in ISCA, 2007.
[37] N. El-Sayed, I. A. Stefanovici, G. Amvrosiadis, A. A. Hwang, and B. Schroeder, “Temperature Management in Data Centers: Why Some

(Might) Like It Hot,” in SIGMETRICS, 2012.

[38] S. Eyerman and L. Eeckhout, “System-Level Performance Metrics for Multiprogram Workloads,” IEEE Micro, 2008.
[39] X. Fan, C. Ellis, and A. Lebeck, “Memory Controller Policies for DRAM Power Management,” in ISLPED, 2001.
[40] S. Ghose, H. Lee, and J. F. Martínez, “Improving Memory Scheduling via Processor-Side Load Criticality Information,” in ISCA, 2013.
[41] A. Glew, “MLP Yes! ILP No! Memory Level Parallelism, or, Why I No Longer Worry About IPC,” in ASPLOS Wild and Crazy Ideas

[42] Google, “Chromebook,” https://www.google.com/chromebook/.
[43] H. Hassan, N. Vijaykumar, S. Khan, S. Ghose, K. Chang, G. Pekhimenko, D. Lee, O. Ergin, and O. Mutlu, “SoftMC: A Flexible and

Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies,” in HPCA, 2017.

[44] H. Hassan, G. Pekhimenko, N. Vijaykumar, V. Seshadri, D. Lee, O. Ergin, and O. Mutlu, “ChargeCache: Reducing DRAM Latency by

Exploiting Row Access Locality,” in HPCA, 2016.

[45] U. Höelzle and L. A. Barroso, The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines. Morgan &

[46] INRIA, “scikit-learn,” http://scikit-learn.org/stable/index.html.
[47] Intel Corp., “Intel® Extreme Memory Profile (Intel® XMP) DDR3 Technology,” 2009.
[48] E. Ipek, O. Mutlu, J. F. Martínez, and R. Caruana, “Self-Optimizing Memory Controllers: A Reinforcement Learning Approach,” in ISCA,

[49] JEDEC Solid State Technology Assn., “JESD209-3C: Low Power Double Data Rate 3 SDRAM (LPDDR3),” 2012.
[50] JEDEC Solid State Technology Assn., “JESD79-3F: DDR3 SDRAM Standard,” 2012.
[51] JEDEC Solid State Technology Assn., “JESD79-3-1A.01: Addendum No.1 to JESD79-3 - 1.35V DDR3L-800, DDR3L-1066, DDR3L-1333,

Session, 1997.

Claypool, 2009.

2008.

[52] JEDEC Solid State Technology Assn., “JESD209-4B: Low Power Double Data Rate 4 (LPDDR4),” 2017.
[53] M. Jung, D. M. Mathew, É. F. Zulian, C. Weis, and N. Wehn, “A New Bank Sensitive DRAMPower Model for Efficient Design Space

DDR3L-1600, and DDR3L-1866,” 2013.

Exploration,” in PATMOS, 2016.

[54] M. Jung, C. C. Rheinländer, C. Weis, and N. Wehn, “Reverse Engineering of DRAMs: Row Hammer with Crosshair,” in MEMSYS, 2016.
[55] R. Kalla, B. Sinharoy, W. J. Starke, and M. Floyd, “POWER7: IBM’s Next-Generation Server Processor,” IEEE Micro, 2010.
[56] B. Keeth and R. J. Baker, DRAM Circuit Design: A Tutorial. Wiley, 2001.
[57] S. Khan, D. Lee, Y. Kim, A. R. Alameldeen, C. Wilkerson, and O. Mutlu, “The Efficacy of Error Mitigation Techniques for DRAM

Retention Failures: A Comparative Experimental Study,” in SIGMETRICS, 2014.

[58] S. Khan, D. Lee, and O. Mutlu, “PARBOR: An Efficient System-Level Technique to Detect Data Dependent Failures in DRAM,” in DSN,

[59] S. Khan, C. Wilkerson, D. Lee, A. R. Alameldeen, and O. Mutlu, “A Case for Memory Content-Based Detection and Mitigation of

2016.

Data-Dependent Failures in DRAM,” CAL, 2016.

COTS-Based Multi-Core Systems,” in RTS, 2016.

Systems,” in RTAS, 2014.

[60] H. Kim, D. de Niz, B. Andersson, M. Klein, O. Mutlu, and R. Rajkumar, “Bounding and Reducing Memory Interference Delay in

[61] H. Kim, D. de Niz, B. Andersson, M. Klein, O. Mutlu, and R. Rajkumar, “Bounding Memory Interference Delay in COTS-Based Multi-Core

[62] K. Kim and J. Lee, “A New Investigation of Data Retention Time in Truly Nanoscaled DRAMs,” EDL, 2009.
[63] Y. Kim, W. Yang, and O. Mutlu, “Ramulator: A Fast and Extensible DRAM Simulator,” CAL, 2015.
[64] Y. Kim, “Architectural Techniques to Enhance DRAM Scaling,” Ph.D. dissertation, Carnegie Mellon University, 2015.
[65] Y. Kim, R. Daly, J. Kim, C. Fallin, J. H. Lee, D. Lee, C. Wilkerson, K. Lai, and O. Mutlu, “Flipping Bits in Memory Without Accessing

Them: An Experimental Study of DRAM Disturbance Errors,” in ISCA, 2014.

[66] Y. Kim, D. Han, O. Mutlu, and M. Harchol-Balter, “ATLAS: A Scalable and High-Performance Scheduling Algorithm for Multiple

[67] Y. Kim, M. Papamichael, O. Mutlu, and M. Harchol-Balter, “Thread Cluster Memory Scheduling: Exploiting Differences in Memory

Memory Controllers,” in HPCA, 2010.

Access Behavior,” in MICRO, 2010.

[68] Y. Kim, V. Seshadri, D. Lee, J. Liu, and O. Mutlu, “A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM,” in ISCA, 2012.
[69] A. R. Lebeck, X. Fan, H. Zeng, and C. Ellis, “Power Aware Page Allocation,” in ASPLOS, 2000.

for the Common-Case,” in HPCA, 2015.

Architecture,” in HPCA, 2013.

3D-Stacked Memory Interface,” TACO, 2016.

2009.

[70] C. J. Lee, V. Narasiman, E. Ebrahimi, O. Mutlu, and Y. N. Patt, “DRAM-Aware Last-Level Cache Writeback: Reducing Write-Caused

Interference in Memory Systems,” Tech. Rep., 2010.

[71] C. J. Lee, V. Narasiman, O. Mutlu, and Y. N. Patt, “Improving Memory Bank-Level Parallelism in the Presence of Prefetching,” in MICRO,

[72] D. Lee, S. Khan, L. Subramanian, S. Ghose, R. Ausavarungnirun, G. Pekhimenko, V. Seshadri, and O. Mutlu, “Design-Induced Latency

Variation in Modern DRAM Chips: Characterization, Analysis, and Latency Reduction Mechanisms,” in SIGMETRICS, 2017.

[73] D. Lee, “Reducing DRAM Latency at Low Cost by Exploiting Heterogeneity,” Ph.D. dissertation, Carnegie Mellon University, 2016.
[74] D. Lee, S. Khan, L. Subramanian, R. Ausavarungnirun, G. Pekhimenko, V. Seshadri, S. Ghose, and O. Mutlu, “Reducing DRAM Latency

by Exploiting Design-Induced Latency Variation in Modern DRAM Chips,” in CoRR abs/1610.09604, 2016.

[75] D. Lee, Y. Kim, G. Pekhimenko, S. Khan, V. Seshadri, K. Chang, and O. Mutlu, “Adaptive-Latency DRAM: Optimizing DRAM Timing

[76] D. Lee, Y. Kim, V. Seshadri, J. Liu, L. Subramanian, and O. Mutlu, “Tiered-Latency DRAM: A Low Latency and Low Cost DRAM

[77] D. Lee, G. Pekhimenko, S. M. Khan, S. Ghose, and O. Mutlu, “Simultaneous Multi Layer Access: A High Bandwidth and Low Cost

[78] D. Lee, L. Subramanian, R. Ausavarungnirun, J. Choi, and O. Mutlu, “Decoupled Direct Memory Access: Isolating CPU and IO Traffic

by Leveraging a Dual-Data-Port DRAM,” in PACT, 2015.

[79] S. Li, J. H. Ahn, R. D. Strong, J. B. Brockman, D. M. Tullsen, and N. P. Jouppi, “McPAT: An Integrated Power, Area, and Timing Modeling

Framework for Multicore and Manycore Architectures,” in MICRO, 2009.

[80] Y. Li, H. Schneider, F. Schnabel, R. Thewes, and D. Schmitt-Landsiedel, “DRAM Yield Analysis and Optimization by a Statistical Design

[81] C. H. Lin, D. Y. Shen, Y. J. Chen, C. L. Yang, and M. Wang, “SECRET: Selective Error Correction for Refresh Energy Reduction in

Approach,” in IEEE TCSI, 2011.

DRAMs,” in ICCD, 2012.

[82] Linear Technology Corp., “LTspice IV,” http://www.linear.com/LTspice.
[83] J. Liu, B. Jaiyen, Y. Kim, C. Wilkerson, and O. Mutlu, “An Experimental Study of Data Retention Behavior in Modern DRAM Devices:

Implications for Retention Time Profiling Mechanisms,” in ISCA, 2013.

[84] J. Liu, B. Jaiyen, R. Veras, and O. Mutlu, “RAIDR: Retention-Aware Intelligent DRAM Refresh,” in ISCA, 2012.
[85] Y. Luo, S. Govindan, B. Sharma, M. Santaniello, J. Meza, A. Kansal, J. Liu, B. Khessib, K. Vaid, and O. Mutlu, “Characterizing Application

Memory Error Vulnerability to Optimize Datacenter Cost via Heterogeneous-Reliability Memory,” in DSN, 2014.

[86] C. Lyuh and T. Kim, “Memory Access Scheduling and Binding Considering Energy Minimization in Multi-Bank Memory Systems,” in

DAC, 2004.

RAPIDO, 2017.

[87] K. T. Malladi, B. C. Lee, F. A. Nothaft, C. Kozyrakis, K. Periyathambi, and M. Horowitz, “Towards Energy-Proportional Datacenter

Memory with Mobile DRAM,” in ISCA, 2012.

[88] G. Massobrio and P. Antognetti, Semiconductor Device Modeling with SPICE. McGraw-Hill, 1993.
[89] D. M. Mathew, E. F. Zulian, S. Kannoth, M. Jung, C. Weis, and N. Wehn, “A Bank-Wise DRAM Power Model for System Simulations,” in

[90] J. Meza, Q. Wu, S. Kumar, and O. Mutlu, “Revisiting Memory Errors in Large-Scale Production Data Centers: Analysis and Modeling of

New Trends from the Field,” in DSN, 2015.

[91] Micron Technology, Inc., “Calculating Memory System Power for DDR3,” 2007.
[92] Micron Technology, Inc., “2Gb: x4, x8, x16 DDR3L SDRAM,” 2015.
[93] S. P. Muralidhara, L. Subramanian, O. Mutlu, M. Kandemir, and T. Moscibroda, “Reducing Memory Interference in Multicore Systems

via Application-aware Memory Channel Partitioning,” in MICRO, 2011.

[94] O. Mutlu, “Memory Scaling: A Systems Architecture Perspective,” IMW, 2013.
[95] O. Mutlu, H. Kim, and Y. N. Patt, “Techniques for Efficient Processing in Runahead Execution Engines,” in ISCA, 2005.
[96] O. Mutlu, H. Kim, and Y. N. Patt, “Efficient Runahead Execution: Power-Efficient Memory Latency Tolerance,” IEEE Micro, 2006.
[97] O. Mutlu and T. Moscibroda, “Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors,” in MICRO, 2007.
[98] O. Mutlu and T. Moscibroda, “Parallelism-Aware Batch Scheduling: Enhancing Both Performance and Fairness of Shared DRAM

[99] O. Mutlu, J. Stark, C. Wilkerson, and Y. N. Patt, “Runahead Execution: An Alternative to Very Large Instruction Windows for

Systems,” in ISCA, 2008.

Out-of-Order Processors,” in HPCA, 2003.

[100] O. Mutlu and L. Subramanian, “Research Problems and Opportunities in Memory Systems,” SUPERFRI, 2015.
[101] L. W. Nagel and D. Pederson, “SPICE (Simulation Program with Integrated Circuit Emphasis),” EECS Department, University of

California, Berkeley, Tech. Rep. UCB/ERL M382, 1973.

[102] P. J. Nair, D.-H. Kim, and M. K. Qureshi, “ArchShield: Architectural Framework for Assisting DRAM Scaling by Tolerating High Error

Rates,” in ISCA, 2013.

[103] P. J. Nair, D. A. Roberts, and M. K. Qureshi, “Citadel: Efficiently Protecting Stacked Memory from Large Granularity Failures,” in

MICRO, 2014.

[104] NVIDIA Corp., “SHIELD Tablet,” https://www.nvidia.com/en-us/shield/tablet/.
[105] T. Ohsawa, K. Kai, and K. Murakami, “Optimizing the DRAM Refresh Count for Merged DRAM/Logic LSIs,” in ISLPED, 1998.
[106] M. Patel, J. Kim, and O. Mutlu, “The Reach Profiler (REAPER): Enabling the Mitigation of DRAM Retention Failures via Profiling at

Aggressive Conditions,” in ISCA, 2017.

[107] I. Paul, W. Huang, M. Arora, and S. Yalamanchili, “Harmonia: Balancing Compute and Memory Power in High-performance GPUs,” in

[108] M. K. Qureshi, D. H. Kim, S. Khan, P. J. Nair, and O. Mutlu, “AVATAR: A Variable-Retention-Time (VRT) Aware Refresh for DRAM

[109] S. Rixner, W. Dally, U. Kapasi, P. Mattson, and J. Owens, “Memory Access Scheduling,” in ISCA, 2000.
[110] D. Roberts, N. S. Kim, and T. Mudge, “On-Chip Cache Device Scaling Limits and Effective Fault Repair Techniques in Future Nanoscale

[111] Samsung Electronics Co., Ltd., “2Gb D-die DDR3L SDRAM,” 2011.
[112] B. Schroeder, E. Pinheiro, and W.-D. Weber, “DRAM Errors in the Wild: A Large-Scale Field Study,” in SIGMETRICS, 2009.
[113] V. Seshadri, “Simple DRAM and Virtual Memory Abstractions to Enable Highly Efficient Memory Systems,” Ph.D. dissertation, Carnegie

ISCA, 2015.

Systems,” in DSN, 2015.

Technology,” in DSD, 2007.

Mellon University, 2016.

[114] V. Seshadri, Y. Kim, C. Fallin, D. Lee, R. Ausavarungnirun, G. Pekhimenko, Y. Luo, O. Mutlu, P. B. Gibbons, M. A. Kozuch, and T. C.

Mowry, “RowClone: Fast and Energy-Efficient In-DRAM Bulk Data Copy and Initialization,” in MICRO, 2013.

[115] V. Seshadri, D. Lee, T. Mullins, H. Hassan, A. Boroumand, J. Kim, M. A. Kozuch, O. Mutlu, P. B. Gibbons, and T. C. Mowry, “Buddy-RAM:

Improving the Performance and Efficiency of Bulk Bitwise Operations Using DRAM,” in CoRR abs/1611.09988, 2016.

[116] V. Seshadri, T. Mullins, A. Boroumand, O. Mutlu, P. B. Gibbons, M. A. Kozuch, and T. C. Mowry, “Gather-Scatter DRAM: In-DRAM

Address Translation to Improve the Spatial Locality of Non-Unit Strided Accesses,” in MICRO, 2015.

[117] A. Shafiee, M. Taassori, R. Balasubramonian, and A. Davis, “MemZip: Exploring Unconventional Benefits from Memory Compression,”

in HPCA, 2014.

[118] M. Shevgoor, J.-S. Kim, N. Chatterjee, R. Balasubramonian, A. Davis, and A. N. Udipi, “Quantifying the relationship between the power

delivery network and architectural policies in a 3D-stacked memory device,” in MICRO, 2013.

[119] SK Hynix, Inc., “DDR3L SDRAM Unbuffered SODIMMs Based on 4Gb A-die,” 2014.
[120] A. Snavely and D. Tullsen, “Symbiotic Jobscheduling for a Simultaneous Multithreading Processor,” in ASPLOS, 2000.
[121] V. Sridharan, N. DeBardeleben, S. Blanchard, K. B. Ferreira, J. Stearley, J. Shalf, and S. Gurumurthi, “Memory Errors in Modern Systems:

The Good, The Bad, and The Ugly,” in ASPLOS, 2015.

[122] V. Sridharan and D. Liberty, “A Study of DRAM Failures in the Field,” in SC, 2012.
[123] Standard Performance Evaluation Corp., “SPEC CPU2006 Benchmarks,” http://www.spec.org/cpu2006.
[124] L. Subramanian, D. Lee, V. Seshadri, H. Rastogi, and O. Mutlu, “BLISS: Balancing Performance, Fairness and Complexity in Memory

[125] L. Subramanian, D. Lee, V. Seshadri, H. Rastogi, and O. Mutlu, “The Blacklisting Memory Scheduler: Achieving High Performance and

Access Scheduling,” in IEEE TPDS, 2016.

Fairness at Low Cost,” in ICCD, 2014.

[126] V. Sundriyal and M. Sosonkina, “Joint Frequency Scaling of Processor and DRAM,” The Journal of Supercomputing, 2016.
[127] Texas Instruments, “USB Interface Adapter EVM,” http://www.ti.com/tool/usb-to-gpio, 2006.
[128] A. N. Udipi, N. Muralimanohar, N. Chatterjee, R. Balasubramonian, A. Davis, and N. P. Jouppi, “Rethinking DRAM Design and

Organization for Energy-Constrained Multi-Cores,” in ISCA, 2010.

[129] H. Usui, L. Subramanian, K. K.-W. Chang, and O. Mutlu, “DASH: Deadline-Aware High-Performance Memory Scheduler for Heteroge-

neous Systems with Hardware Accelerators,” TACO, 2016.

[130] R. Venkatesan, S. Herr, and E. Rotenberg, “Retention-Aware Placement in DRAM (RAPID): Software Methods for Quasi-Non-Volatile

DRAM,” in HPCA, 2006.

[131] T. Vogelsang, “Understanding the Energy Consumption of Dynamic Random Access Memories,” in MICRO, 2010.
[132] F. A. Ware and C. Hampel, “Improving Power and Data Efficiency with Threaded Memory Modules,” in ICCD, 2006.
[133] M. Ware, K. Rajamani, M. Floyd, B. Brock, J. C. Rubio, F. Rawson, and J. B. Carter, “Architecting for Power Management: The IBM®

[134] C. Wilkerson, H. Gao, A. R. Alameldeen, Z. Chishti, M. M. Khellah, and S.-L. Lu, “Trading Off Cache Capacity for Reliability to Enable

[135] C. Wilkerson, H. Gao, A. R. Alameldeen, Z. Chishti, M. M. Khellah, and S.-L. Lu, “Trading Off Cache Capacity for Low-Voltage

[136] Xilinx, Inc., “Xilinx XTP052 – ML605 Schematics (Rev D),” https://www.xilinx.com/support/documentation/boards_and_kits/xtp052_

POWER7™ Approach,” in HPCA, 2010.

Low Voltage Operation,” in ISCA, 2008.

Operation,” IEEE Micro, 2009.

ml605_schematics.pdf.


[137] D. H. Yoon, J. Chang, N. Muralimanohar, and P. Ranganathan, “BOOM: Enabling Mobile Memory Based Low-Power Server DIMMs,” in

ISCA, 2012.

in ISCA, 2011.

[138] D. H. Yoon, M. K. Jeong, and M. Erez, “Adaptive Granularity Memory Systems: A Tradeoff Between Storage Efficiency and Throughput,”

[139] T. Zhang, K. Chen, C. Xu, G. Sun, T. Wang, and Y. Xie, “Half-DRAM: A High-Bandwidth and Low-Power DRAM Architecture from the

Rethinking of Fine-Grained Activation,” in ISCA, 2014.

[140] J. Zhao, O. Mutlu, and Y. Xie, “FIRM: Fair and High-Performance Memory Control for Persistent Memory Systems,” in MICRO, 2014.
[141] W. Zhao and Y. Cao, “New Generation of Predictive Technology Model for Sub-45nm Design Exploration,” in ISQED, 2006.
[142] H. Zheng, J. Lin, Z. Zhang, and Z. Zhu, “Memory Access Scheduling Schemes for Systems with Multi-Core Processors,” in ICPP, 2008.
[143] H. Zheng, J. Lin, Z. Zhang, E. Gorbatov, H. David, and Z. Zhu, “Mini-Rank: Adaptive DRAM Architecture for Improving Memory

Power Efficiency,” in MICRO, 2008.

[144] W. Zuravleff and T. Robinson, “Controller for a Synchronous DRAM That Maximizes Throughput by Allowing Memory Requests and

Commands to Be Issued Out of Order,” U.S. Patent 5630096, 1997.
