{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701253647043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701253647044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 13:27:26 2023 " "Processing started: Wed Nov 29 13:27:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701253647044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701253647044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off only_hw_3_lab -c only_hw_3_lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off only_hw_3_lab -c only_hw_3_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701253647044 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701253647133 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701253647133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lfsr_fibonacci_param.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lfsr_fibonacci_param.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_fibonacci_param " "Found entity 1: lfsr_fibonacci_param" {  } { { "src/lfsr_fibonacci_param.sv" "" { Text "/home/k-105-03/workspace/29nov/only_hw_3/src/lfsr_fibonacci_param.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701253651534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701253651534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mux_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "src/mux_2to1.sv" "" { Text "/home/k-105-03/workspace/29nov/only_hw_3/src/mux_2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701253651535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701253651535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_lfsr_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_lfsr_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_lfsr_5 " "Found entity 1: top_lfsr_5" {  } { { "src/top_lfsr_5.sv" "" { Text "/home/k-105-03/workspace/29nov/only_hw_3/src/top_lfsr_5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701253651535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701253651535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gen_neperek.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/gen_neperek.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gen_neperek " "Found entity 1: gen_neperek" {  } { { "src/gen_neperek.sv" "" { Text "/home/k-105-03/workspace/29nov/only_hw_3/src/gen_neperek.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701253651535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701253651535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gen_perek.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/gen_perek.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gen_perek " "Found entity 1: gen_perek" {  } { { "src/gen_perek.sv" "" { Text "/home/k-105-03/workspace/29nov/only_hw_3/src/gen_perek.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701253651535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701253651535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mealy_perek.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mealy_perek.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mealy_perek " "Found entity 1: mealy_perek" {  } { { "src/mealy_perek.sv" "" { Text "/home/k-105-03/workspace/29nov/only_hw_3/src/mealy_perek.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701253651536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701253651536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mealy_neperek.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mealy_neperek.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mealy_neperek " "Found entity 1: mealy_neperek" {  } { { "src/mealy_neperek.sv" "" { Text "/home/k-105-03/workspace/29nov/only_hw_3/src/mealy_neperek.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701253651536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701253651536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/moore_neperek.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/moore_neperek.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moore_neperek " "Found entity 1: moore_neperek" {  } { { "src/moore_neperek.sv" "" { Text "/home/k-105-03/workspace/29nov/only_hw_3/src/moore_neperek.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701253651536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701253651536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/moore_perek.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/moore_perek.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moore_perek " "Found entity 1: moore_perek" {  } { { "src/moore_perek.sv" "" { Text "/home/k-105-03/workspace/29nov/only_hw_3/src/moore_perek.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701253651537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701253651537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/HighestGenTop.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/HighestGenTop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HighestGenTop " "Found entity 1: HighestGenTop" {  } { { "src/HighestGenTop.sv" "" { Text "/home/k-105-03/workspace/29nov/only_hw_3/src/HighestGenTop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701253651537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701253651537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb_highest_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/tb_highest_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_highest_top " "Found entity 1: tb_highest_top" {  } { { "src/tb_highest_top.sv" "" { Text "/home/k-105-03/workspace/29nov/only_hw_3/src/tb_highest_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701253651537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701253651537 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HighestGenTop " "Elaborating entity \"HighestGenTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701253651559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_neperek gen_neperek:DUT_gen_neperek " "Elaborating entity \"gen_neperek\" for hierarchy \"gen_neperek:DUT_gen_neperek\"" {  } { { "src/HighestGenTop.sv" "DUT_gen_neperek" { Text "/home/k-105-03/workspace/29nov/only_hw_3/src/HighestGenTop.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701253651559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_lfsr_5 gen_neperek:DUT_gen_neperek\|top_lfsr_5:DutGenNeperek " "Elaborating entity \"top_lfsr_5\" for hierarchy \"gen_neperek:DUT_gen_neperek\|top_lfsr_5:DutGenNeperek\"" {  } { { "src/gen_neperek.sv" "DutGenNeperek" { Text "/home/k-105-03/workspace/29nov/only_hw_3/src/gen_neperek.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701253651560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_fibonacci_param gen_neperek:DUT_gen_neperek\|top_lfsr_5:DutGenNeperek\|lfsr_fibonacci_param:dut_fib_1 " "Elaborating entity \"lfsr_fibonacci_param\" for hierarchy \"gen_neperek:DUT_gen_neperek\|top_lfsr_5:DutGenNeperek\|lfsr_fibonacci_param:dut_fib_1\"" {  } { { "src/top_lfsr_5.sv" "dut_fib_1" { Text "/home/k-105-03/workspace/29nov/only_hw_3/src/top_lfsr_5.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701253651560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_fibonacci_param gen_neperek:DUT_gen_neperek\|top_lfsr_5:DutGenNeperek\|lfsr_fibonacci_param:dut_fib_2 " "Elaborating entity \"lfsr_fibonacci_param\" for hierarchy \"gen_neperek:DUT_gen_neperek\|top_lfsr_5:DutGenNeperek\|lfsr_fibonacci_param:dut_fib_2\"" {  } { { "src/top_lfsr_5.sv" "dut_fib_2" { Text "/home/k-105-03/workspace/29nov/only_hw_3/src/top_lfsr_5.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701253651560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_fibonacci_param gen_neperek:DUT_gen_neperek\|top_lfsr_5:DutGenNeperek\|lfsr_fibonacci_param:dut_fib_3 " "Elaborating entity \"lfsr_fibonacci_param\" for hierarchy \"gen_neperek:DUT_gen_neperek\|top_lfsr_5:DutGenNeperek\|lfsr_fibonacci_param:dut_fib_3\"" {  } { { "src/top_lfsr_5.sv" "dut_fib_3" { Text "/home/k-105-03/workspace/29nov/only_hw_3/src/top_lfsr_5.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701253651561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 gen_neperek:DUT_gen_neperek\|top_lfsr_5:DutGenNeperek\|mux_2to1:dut_mux " "Elaborating entity \"mux_2to1\" for hierarchy \"gen_neperek:DUT_gen_neperek\|top_lfsr_5:DutGenNeperek\|mux_2to1:dut_mux\"" {  } { { "src/top_lfsr_5.sv" "dut_mux" { Text "/home/k-105-03/workspace/29nov/only_hw_3/src/top_lfsr_5.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701253651561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moore_neperek gen_neperek:DUT_gen_neperek\|moore_neperek:DutMooreNeperek " "Elaborating entity \"moore_neperek\" for hierarchy \"gen_neperek:DUT_gen_neperek\|moore_neperek:DutMooreNeperek\"" {  } { { "src/gen_neperek.sv" "DutMooreNeperek" { Text "/home/k-105-03/workspace/29nov/only_hw_3/src/gen_neperek.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701253651562 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 moore_neperek.sv(30) " "Verilog HDL assignment warning at moore_neperek.sv(30): truncated value with size 3 to match size of target (1)" {  } { { "src/moore_neperek.sv" "" { Text "/home/k-105-03/workspace/29nov/only_hw_3/src/moore_neperek.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701253651562 "|HighestGenTop|gen_neperek:DUT_gen_neperek|moore_neperek:DutMooreNeperek"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mealy_neperek gen_neperek:DUT_gen_neperek\|mealy_neperek:DutMealyNeperek " "Elaborating entity \"mealy_neperek\" for hierarchy \"gen_neperek:DUT_gen_neperek\|mealy_neperek:DutMealyNeperek\"" {  } { { "src/gen_neperek.sv" "DutMealyNeperek" { Text "/home/k-105-03/workspace/29nov/only_hw_3/src/gen_neperek.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701253651562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_perek gen_perek:DUT_gen_perek " "Elaborating entity \"gen_perek\" for hierarchy \"gen_perek:DUT_gen_perek\"" {  } { { "src/HighestGenTop.sv" "DUT_gen_perek" { Text "/home/k-105-03/workspace/29nov/only_hw_3/src/HighestGenTop.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701253651562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moore_perek gen_perek:DUT_gen_perek\|moore_perek:DutMoorePerek " "Elaborating entity \"moore_perek\" for hierarchy \"gen_perek:DUT_gen_perek\|moore_perek:DutMoorePerek\"" {  } { { "src/gen_perek.sv" "DutMoorePerek" { Text "/home/k-105-03/workspace/29nov/only_hw_3/src/gen_perek.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701253651564 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 moore_perek.sv(30) " "Verilog HDL assignment warning at moore_perek.sv(30): truncated value with size 3 to match size of target (1)" {  } { { "src/moore_perek.sv" "" { Text "/home/k-105-03/workspace/29nov/only_hw_3/src/moore_perek.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701253651564 "|HighestGenTop|gen_perek:DUT_gen_perek|moore_perek:DutMoorePerek"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mealy_perek gen_perek:DUT_gen_perek\|mealy_perek:DutMealyPerek " "Elaborating entity \"mealy_perek\" for hierarchy \"gen_perek:DUT_gen_perek\|mealy_perek:DutMealyPerek\"" {  } { { "src/gen_perek.sv" "DutMealyPerek" { Text "/home/k-105-03/workspace/29nov/only_hw_3/src/gen_perek.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701253651564 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/lfsr_fibonacci_param.sv" "" { Text "/home/k-105-03/workspace/29nov/only_hw_3/src/lfsr_fibonacci_param.sv" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701253651802 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701253651802 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701253651860 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701253652067 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701253652111 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701253652111 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701253652130 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701253652130 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Implemented 77 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701253652130 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701253652130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "423 " "Peak virtual memory: 423 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701253652136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 13:27:32 2023 " "Processing ended: Wed Nov 29 13:27:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701253652136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701253652136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701253652136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701253652136 ""}
