{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 465, "design__inferred_latch__count": 0, "design__instance__count": 1851, "design__instance__area": 15247.1, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 12, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0013833417324349284, "power__switching__total": 0.0007274142117239535, "power__leakage__total": 1.355677348158224e-08, "power__total": 0.0021107695065438747, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.6490372867303142, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 1.7463162521445346, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3294420940405558, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.7961517226387471, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.329442, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 5.863322, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 12, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 12, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 1.4950808791945198, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 3.1158907447254136, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.7508409662093621, "timing__setup__ws__corner:nom_ss_100C_1v60": -3.540042137405868, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -73.53928518732627, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -3.540042137405868, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.906596, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 58, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 1.474202, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 12, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.3225079461439677, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 1.2084985576537168, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11967221996538546, "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.9295865451623753, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.119672, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.367713, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 12, "design__max_fanout_violation__count": 12, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 1.5218016166846098, "clock__skew__worst_setup": 1.1904910727519176, "timing__hold__ws": 0.11772450014704905, "timing__setup__ws": -3.771969510166257, "timing__hold__tns": 0, "timing__setup__tns": -81.6986821319258, "timing__hold__wns": 0, "timing__setup__wns": -3.771969510166257, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.117725, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 170, "timing__setup_r2r__ws": 1.341944, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 151.0 161.72", "design__core__bbox": "5.52 10.88 145.36 149.6", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 213, "design__die__area": 24419.7, "design__core__area": 19398.6, "design__instance__count__stdcell": 1851, "design__instance__area__stdcell": 15247.1, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.785991, "design__instance__utilization__stdcell": 0.785991, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 211, "design__io__hpwl": 7250947, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 33424.2, "design__violations": 0, "design__instance__count__setup_buffer": 22, "design__instance__count__hold_buffer": 39, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 1678, "route__net__special": 2, "route__drc_errors__iter:1": 835, "route__wirelength__iter:1": 38731, "route__drc_errors__iter:2": 400, "route__wirelength__iter:2": 38352, "route__drc_errors__iter:3": 322, "route__wirelength__iter:3": 38035, "route__drc_errors__iter:4": 36, "route__wirelength__iter:4": 38022, "route__drc_errors__iter:5": 1, "route__wirelength__iter:5": 38024, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 38027, "route__drc_errors": 0, "route__wirelength": 38027, "route__vias": 10776, "route__vias__singlecut": 10776, "route__vias__multicut": 0, "design__disconnected_pin__count": 20, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 317.805, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 12, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.6366746199345656, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 1.7168021934454873, "timing__hold__ws__corner:min_tt_025C_1v80": 0.32720682645070903, "timing__setup__ws__corner:min_tt_025C_1v80": 1.9282047615468472, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.327207, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 5.936578, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 12, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 12, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 1.4725536762316453, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 3.085077391983901, "timing__hold__ws__corner:min_ss_100C_1v60": 0.7619631807846147, "timing__setup__ws__corner:min_ss_100C_1v60": -3.302004985123566, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -65.86113174584018, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -3.302004985123566, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.904022, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 52, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 1.615903, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 12, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.31476425135050307, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 1.1904910727519176, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11772450014704905, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.019459989725996, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.117725, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.416165, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 6, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 12, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.6642658833228843, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 1.7788162557527596, "timing__hold__ws__corner:max_tt_025C_1v80": 0.33194320454116755, "timing__setup__ws__corner:max_tt_025C_1v80": 1.6643749072269858, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.331943, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 5.793541, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 12, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 12, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 1.5218016166846098, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 3.174230745873384, "timing__hold__ws__corner:max_ss_100C_1v60": 0.7385634535220106, "timing__setup__ws__corner:max_ss_100C_1v60": -3.771969510166257, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -81.6986821319258, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -3.771969510166257, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.910743, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 60, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 1.341944, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 12, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.3320115665258423, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 1.2281479514330704, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.12156992423504799, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.8374144947835616, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.12157, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.322067, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 38, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79843, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79961, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00157163, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00131512, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000354244, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00131512, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000389, "ir__drop__worst": 0.00157, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}