Script started on 2023-09-26 15:49:32+05:30 [TERM="xterm-256color" TTY="/dev/pts/0" COLUMNS="152" LINES="23"]
WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Ratio: 2.9625
Component sizes: 5 15 44 130 
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2605371 heartbeat IPC: 3.838 cumulative IPC: 3.838 (Simulation time: 00 hr 00 min 15 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5105371 heartbeat IPC: 4 cumulative IPC: 3.917 (Simulation time: 00 hr 00 min 30 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5105372 cumulative IPC: 3.917 (Simulation time: 00 hr 00 min 30 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5105372 cumulative IPC: 3.917 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 10500440 heartbeat IPC: 1.854 cumulative IPC: 1.854 (Simulation time: 00 hr 00 min 59 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 18081620 heartbeat IPC: 1.319 cumulative IPC: 1.541 (Simulation time: 00 hr 01 min 35 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 22956173 heartbeat IPC: 2.051 cumulative IPC: 1.681 (Simulation time: 00 hr 02 min 02 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 29488935 heartbeat IPC: 1.531 cumulative IPC: 1.64 (Simulation time: 00 hr 02 min 34 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 33835115 heartbeat IPC: 2.301 cumulative IPC: 1.74 (Simulation time: 00 hr 02 min 59 sec)
Simulation finished CPU 0 instructions: 50000000 cycles: 28729744 cumulative IPC: 1.74 (Simulation time: 00 hr 02 min 59 sec)
Simulation complete CPU 0 instructions: 50000000 cycles: 28729744 cumulative IPC: 1.74 (Simulation time: 00 hr 02 min 59 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/sahillathiya/Desktop/Projects/Brach-Predictor/tracer/621.wrf_s-8065B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.74 instructions: 50000000 cycles: 28729744
CPU 0 Branch Prediction Accuracy: 96.64% MPKI: 1.08 Average ROB Occupancy at Mispredict: 240.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00026
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.08
BRANCH_DIRECT_CALL: 0.00066
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00068

LLC TOTAL        ACCESS:     723941 HIT:     420272 MISS:     303669
LLC LOAD         ACCESS:     371343 HIT:     165867 MISS:     205476
LLC RFO          ACCESS:     117577 HIT:      19738 MISS:      97839
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     234676 HIT:     234647 MISS:         29
LLC TRANSLATION  ACCESS:        345 HIT:         20 MISS:        325
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 328.6 cycles
cpu0_DTLB TOTAL        ACCESS:   11006753 HIT:   10946202 MISS:      60551
cpu0_DTLB LOAD         ACCESS:   11006753 HIT:   10946202 MISS:      60551
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.342 cycles
cpu0_ITLB TOTAL        ACCESS:       2905 HIT:       2779 MISS:        126
cpu0_ITLB LOAD         ACCESS:       2905 HIT:       2779 MISS:        126
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 75.26 cycles
cpu0_L1D TOTAL        ACCESS:   14255346 HIT:   11595595 MISS:    2659751
cpu0_L1D LOAD         ACCESS:   12205832 HIT:   10154425 MISS:    2051407
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    2046295 HIT:    1438769 MISS:     607526
cpu0_L1D TRANSLATION  ACCESS:       3219 HIT:       2401 MISS:        818
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 36.19 cycles
cpu0_L1I TOTAL        ACCESS:       3679 HIT:        932 MISS:       2747
cpu0_L1I LOAD         ACCESS:       3679 HIT:        932 MISS:       2747
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 152.1 cycles
cpu0_L2C TOTAL        ACCESS:     981072 HIT:     491752 MISS:     489320
cpu0_L2C LOAD         ACCESS:     593155 HIT:     221811 MISS:     371344
cpu0_L2C RFO          ACCESS:     130171 HIT:      12594 MISS:     117577
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     256951 HIT:     256897 MISS:         54
cpu0_L2C TRANSLATION  ACCESS:        795 HIT:        450 MISS:        345
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 224.6 cycles
cpu0_STLB TOTAL        ACCESS:      35378 HIT:      32175 MISS:       3203
cpu0_STLB LOAD         ACCESS:      35378 HIT:      32175 MISS:       3203
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 164 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     105026
  ROW_BUFFER_MISS:     198554
 AVG DBUS CONGESTED CYCLE: 3.934
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      24761
  FULL:      91026

Script done on 2023-09-26 15:52:32+05:30 [COMMAND_EXIT_CODE="0"]
