INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.srcs/sim_1/new/TestBench00.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench00
