Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares_OS/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 19e2152f188445e2ac6042128d181c64 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot beltwarn_tb_behav xil_defaultlib.beltwarn_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture and2_arch of entity xil_defaultlib.AND2 [and2_default]
Compiling architecture inv_arch of entity xil_defaultlib.Inv [inv_default]
Compiling architecture beltwarn_arch of entity xil_defaultlib.BeltWarn [beltwarn_default]
Compiling architecture beltwarn_tb_arch of entity xil_defaultlib.beltwarn_tb
Built simulation snapshot beltwarn_tb_behav
