{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1599834251604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1599834251604 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 11:24:11 2020 " "Processing started: Fri Sep 11 11:24:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1599834251604 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1599834251604 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parte03 -c parte03 " "Command: quartus_map --read_settings_files=on --write_settings_files=off parte03 -c parte03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1599834251604 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ramlpm2v.qip " "Tcl Script File ramlpm2v.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ramlpm2v.qip " "set_global_assignment -name QIP_FILE ramlpm2v.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1599834251799 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1599834251799 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1599834252519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramlpm.v 1 1 " "Found 1 design units, including 1 entities, in source file ramlpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramlpm " "Found entity 1: ramlpm" {  } { { "ramlpm.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/ramlpm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599834252593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599834252593 ""}
{ "Warning" "WSGN_SEARCH_FILE" "parte03.v 1 1 " "Using design file parte03.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 parte03 " "Found entity 1: parte03" {  } { { "parte03.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599834253315 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1599834253315 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "parte03 " "Elaborating entity \"parte03\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1599834253317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramlpm ramlpm:ram " "Elaborating entity \"ramlpm\" for hierarchy \"ramlpm:ram\"" {  } { { "parte03.v" "ram" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834253348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ramlpm:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ramlpm:ram\|altsyncram:altsyncram_component\"" {  } { { "ramlpm.v" "altsyncram_component" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/ramlpm.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834253494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ramlpm:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ramlpm:ram\|altsyncram:altsyncram_component\"" {  } { { "ramlpm.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/ramlpm.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599834253547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ramlpm:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ramlpm:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834253547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834253547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834253547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834253547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834253547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram_init.mif " "Parameter \"init_file\" = \"ram_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834253547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834253547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834253547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834253547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834253547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834253547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834253547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834253547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834253547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834253547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834253547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834253547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834253547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834253547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834253547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834253547 ""}  } { { "ramlpm.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/ramlpm.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599834253547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_05t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_05t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_05t1 " "Found entity 1: altsyncram_05t1" {  } { { "db/altsyncram_05t1.tdf" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/db/altsyncram_05t1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599834253627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599834253627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_05t1 ramlpm:ram\|altsyncram:altsyncram_component\|altsyncram_05t1:auto_generated " "Elaborating entity \"altsyncram_05t1\" for hierarchy \"ramlpm:ram\|altsyncram:altsyncram_component\|altsyncram_05t1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834253628 ""}
{ "Warning" "WSGN_SEARCH_FILE" "via0.v 1 1 " "Using design file via0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 via0 " "Found entity 1: via0" {  } { { "via0.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/via0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599834253694 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1599834253694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "via0 via0:v0 " "Elaborating entity \"via0\" for hierarchy \"via0:v0\"" {  } { { "parte03.v" "v0" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834253695 ""}
{ "Warning" "WSGN_SEARCH_FILE" "via1.v 1 1 " "Using design file via1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 via1 " "Found entity 1: via1" {  } { { "via1.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/via1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599834253752 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1599834253752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "via1 via1:v1 " "Elaborating entity \"via1\" for hierarchy \"via1:v1\"" {  } { { "parte03.v" "v1" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834253753 ""}
{ "Warning" "WSGN_SEARCH_FILE" "via2.v 1 1 " "Using design file via2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 via2 " "Found entity 1: via2" {  } { { "via2.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/via2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599834253794 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1599834253794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "via2 via2:v2 " "Elaborating entity \"via2\" for hierarchy \"via2:v2\"" {  } { { "parte03.v" "v2" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834253795 ""}
{ "Warning" "WSGN_SEARCH_FILE" "via3.v 1 1 " "Using design file via3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 via3 " "Found entity 1: via3" {  } { { "via3.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/via3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599834253816 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1599834253816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "via3 via3:v3 " "Elaborating entity \"via3\" for hierarchy \"via3:v3\"" {  } { { "parte03.v" "v3" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834253817 ""}
{ "Warning" "WSGN_SEARCH_FILE" "validomod.v 1 1 " "Using design file validomod.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 validoMod " "Found entity 1: validoMod" {  } { { "validomod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/validomod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599834253836 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1599834253836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "validoMod validoMod:validoModule " "Elaborating entity \"validoMod\" for hierarchy \"validoMod:validoModule\"" {  } { { "parte03.v" "validoModule" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834253837 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dirtymod.v 1 1 " "Using design file dirtymod.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dirtyMod " "Found entity 1: dirtyMod" {  } { { "dirtymod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/dirtymod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599834253879 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1599834253879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dirtyMod dirtyMod:dirtyModule " "Elaborating entity \"dirtyMod\" for hierarchy \"dirtyMod:dirtyModule\"" {  } { { "parte03.v" "dirtyModule" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834253880 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lrumod.v 1 1 " "Using design file lrumod.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LRUMod " "Found entity 1: LRUMod" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599834253925 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1599834253925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LRUMod LRUMod:LRUModule " "Elaborating entity \"LRUMod\" for hierarchy \"LRUMod:LRUModule\"" {  } { { "parte03.v" "LRUModule" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834253927 ""}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "lrumod.v(25) " "Verilog HDL warning at lrumod.v(25): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1599834253954 "|parte03|LRUMod:LRUModule"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lrumod.v(25) " "Verilog HDL Case Statement warning at lrumod.v(25): incomplete case statement has no default case item" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1599834253954 "|parte03|LRUMod:LRUModule"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lruBit lrumod.v(25) " "Verilog HDL Always Construct warning at lrumod.v(25): inferring latch(es) for variable \"lruBit\", which holds its previous value in one or more paths through the always construct" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1599834253954 "|parte03|LRUMod:LRUModule"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "lrumod.v(48) " "Verilog HDL warning at lrumod.v(48): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 48 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1599834253955 "|parte03|LRUMod:LRUModule"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "lrumod.v(93) " "Verilog HDL warning at lrumod.v(93): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 93 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1599834253955 "|parte03|LRUMod:LRUModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lruBit\[0\] lrumod.v(25) " "Inferred latch for \"lruBit\[0\]\" at lrumod.v(25)" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599834253955 "|parte03|LRUMod:LRUModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lruBit\[1\] lrumod.v(25) " "Inferred latch for \"lruBit\[1\]\" at lrumod.v(25)" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599834253955 "|parte03|LRUMod:LRUModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lruBit\[2\] lrumod.v(25) " "Inferred latch for \"lruBit\[2\]\" at lrumod.v(25)" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599834253955 "|parte03|LRUMod:LRUModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lruBit\[3\] lrumod.v(25) " "Inferred latch for \"lruBit\[3\]\" at lrumod.v(25)" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599834253955 "|parte03|LRUMod:LRUModule"}
{ "Warning" "WSGN_SEARCH_FILE" "hitmod.v 1 1 " "Using design file hitmod.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hitMod " "Found entity 1: hitMod" {  } { { "hitmod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/hitmod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599834253966 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1599834253966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hitMod hitMod:hitModule " "Elaborating entity \"hitMod\" for hierarchy \"hitMod:hitModule\"" {  } { { "parte03.v" "hitModule" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834253967 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wrencachemod.v 1 1 " "Using design file wrencachemod.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wrenCacheMod " "Found entity 1: wrenCacheMod" {  } { { "wrencachemod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/wrencachemod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599834253987 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1599834253987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrenCacheMod wrenCacheMod:wrenCacheModule " "Elaborating entity \"wrenCacheMod\" for hierarchy \"wrenCacheMod:wrenCacheModule\"" {  } { { "parte03.v" "wrenCacheModule" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834253988 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wrenCache wrencachemod.v(21) " "Verilog HDL Always Construct warning at wrencachemod.v(21): inferring latch(es) for variable \"wrenCache\", which holds its previous value in one or more paths through the always construct" {  } { { "wrencachemod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/wrencachemod.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1599834254021 "|parte03|wrenCacheMod:wrenCacheModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrenCache\[0\] wrencachemod.v(21) " "Inferred latch for \"wrenCache\[0\]\" at wrencachemod.v(21)" {  } { { "wrencachemod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/wrencachemod.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599834254021 "|parte03|wrenCacheMod:wrenCacheModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrenCache\[1\] wrencachemod.v(21) " "Inferred latch for \"wrenCache\[1\]\" at wrencachemod.v(21)" {  } { { "wrencachemod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/wrencachemod.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599834254021 "|parte03|wrenCacheMod:wrenCacheModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrenCache\[2\] wrencachemod.v(21) " "Inferred latch for \"wrenCache\[2\]\" at wrencachemod.v(21)" {  } { { "wrencachemod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/wrencachemod.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599834254021 "|parte03|wrenCacheMod:wrenCacheModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrenCache\[3\] wrencachemod.v(21) " "Inferred latch for \"wrenCache\[3\]\" at wrencachemod.v(21)" {  } { { "wrencachemod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/wrencachemod.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599834254021 "|parte03|wrenCacheMod:wrenCacheModule"}
{ "Warning" "WSGN_SEARCH_FILE" "muxescrita.v 1 1 " "Using design file muxescrita.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 muxEscrita " "Found entity 1: muxEscrita" {  } { { "muxescrita.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxescrita.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599834254032 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1599834254032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxEscrita muxEscrita:muxEscritaModule " "Elaborating entity \"muxEscrita\" for hierarchy \"muxEscrita:muxEscritaModule\"" {  } { { "parte03.v" "muxEscritaModule" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834254033 ""}
{ "Warning" "WSGN_SEARCH_FILE" "muxdataram.v 1 1 " "Using design file muxdataram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 muxDataRam " "Found entity 1: muxDataRam" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599834254224 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1599834254224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxDataRam muxDataRam:muxDataRamModule " "Elaborating entity \"muxDataRam\" for hierarchy \"muxDataRam:muxDataRamModule\"" {  } { { "parte03.v" "muxDataRamModule" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599834254225 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "muxdataram.v(22) " "Verilog HDL Case Statement warning at muxdataram.v(22): incomplete case statement has no default case item" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1599834254271 "|parte03|muxDataRam:muxDataRamModule"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "muxdataram.v(22) " "Verilog HDL Case Statement information at muxdataram.v(22): all case item expressions in this case statement are onehot" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1599834254271 "|parte03|muxDataRam:muxDataRamModule"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memWrAddress muxdataram.v(22) " "Verilog HDL Always Construct warning at muxdataram.v(22): inferring latch(es) for variable \"memWrAddress\", which holds its previous value in one or more paths through the always construct" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1599834254272 "|parte03|muxDataRam:muxDataRamModule"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataRam muxdataram.v(22) " "Verilog HDL Always Construct warning at muxdataram.v(22): inferring latch(es) for variable \"dataRam\", which holds its previous value in one or more paths through the always construct" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1599834254272 "|parte03|muxDataRam:muxDataRamModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRam\[0\] muxdataram.v(22) " "Inferred latch for \"dataRam\[0\]\" at muxdataram.v(22)" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599834254272 "|parte03|muxDataRam:muxDataRamModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRam\[1\] muxdataram.v(22) " "Inferred latch for \"dataRam\[1\]\" at muxdataram.v(22)" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599834254272 "|parte03|muxDataRam:muxDataRamModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRam\[2\] muxdataram.v(22) " "Inferred latch for \"dataRam\[2\]\" at muxdataram.v(22)" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599834254272 "|parte03|muxDataRam:muxDataRamModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRam\[3\] muxdataram.v(22) " "Inferred latch for \"dataRam\[3\]\" at muxdataram.v(22)" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599834254272 "|parte03|muxDataRam:muxDataRamModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRam\[4\] muxdataram.v(22) " "Inferred latch for \"dataRam\[4\]\" at muxdataram.v(22)" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599834254272 "|parte03|muxDataRam:muxDataRamModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRam\[5\] muxdataram.v(22) " "Inferred latch for \"dataRam\[5\]\" at muxdataram.v(22)" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599834254272 "|parte03|muxDataRam:muxDataRamModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRam\[6\] muxdataram.v(22) " "Inferred latch for \"dataRam\[6\]\" at muxdataram.v(22)" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599834254272 "|parte03|muxDataRam:muxDataRamModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRam\[7\] muxdataram.v(22) " "Inferred latch for \"dataRam\[7\]\" at muxdataram.v(22)" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599834254272 "|parte03|muxDataRam:muxDataRamModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memWrAddress\[0\] muxdataram.v(22) " "Inferred latch for \"memWrAddress\[0\]\" at muxdataram.v(22)" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599834254272 "|parte03|muxDataRam:muxDataRamModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memWrAddress\[1\] muxdataram.v(22) " "Inferred latch for \"memWrAddress\[1\]\" at muxdataram.v(22)" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599834254272 "|parte03|muxDataRam:muxDataRamModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memWrAddress\[2\] muxdataram.v(22) " "Inferred latch for \"memWrAddress\[2\]\" at muxdataram.v(22)" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599834254272 "|parte03|muxDataRam:muxDataRamModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memWrAddress\[3\] muxdataram.v(22) " "Inferred latch for \"memWrAddress\[3\]\" at muxdataram.v(22)" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599834254272 "|parte03|muxDataRam:muxDataRamModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memWrAddress\[4\] muxdataram.v(22) " "Inferred latch for \"memWrAddress\[4\]\" at muxdataram.v(22)" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599834254272 "|parte03|muxDataRam:muxDataRamModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memWrAddress\[5\] muxdataram.v(22) " "Inferred latch for \"memWrAddress\[5\]\" at muxdataram.v(22)" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599834254272 "|parte03|muxDataRam:muxDataRamModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memWrAddress\[6\] muxdataram.v(22) " "Inferred latch for \"memWrAddress\[6\]\" at muxdataram.v(22)" {  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599834254272 "|parte03|muxDataRam:muxDataRamModule"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "wrenCacheMod:wrenCacheModule\|wrenCache\[0\] " "LATCH primitive \"wrenCacheMod:wrenCacheModule\|wrenCache\[0\]\" is permanently enabled" {  } { { "wrencachemod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/wrencachemod.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1599834254469 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "wrenCacheMod:wrenCacheModule\|wrenCache\[1\] " "LATCH primitive \"wrenCacheMod:wrenCacheModule\|wrenCache\[1\]\" is permanently enabled" {  } { { "wrencachemod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/wrencachemod.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1599834254469 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "wrenCacheMod:wrenCacheModule\|wrenCache\[2\] " "LATCH primitive \"wrenCacheMod:wrenCacheModule\|wrenCache\[2\]\" is permanently enabled" {  } { { "wrencachemod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/wrencachemod.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1599834254469 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "wrenCacheMod:wrenCacheModule\|wrenCache\[3\] " "LATCH primitive \"wrenCacheMod:wrenCacheModule\|wrenCache\[3\]\" is permanently enabled" {  } { { "wrencachemod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/wrencachemod.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1599834254469 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "wrenCacheMod:wrenCacheModule\|wrenCache\[0\] " "LATCH primitive \"wrenCacheMod:wrenCacheModule\|wrenCache\[0\]\" is permanently enabled" {  } { { "wrencachemod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/wrencachemod.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1599834254473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "wrenCacheMod:wrenCacheModule\|wrenCache\[1\] " "LATCH primitive \"wrenCacheMod:wrenCacheModule\|wrenCache\[1\]\" is permanently enabled" {  } { { "wrencachemod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/wrencachemod.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1599834254473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "wrenCacheMod:wrenCacheModule\|wrenCache\[2\] " "LATCH primitive \"wrenCacheMod:wrenCacheModule\|wrenCache\[2\]\" is permanently enabled" {  } { { "wrencachemod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/wrencachemod.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1599834254474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "wrenCacheMod:wrenCacheModule\|wrenCache\[3\] " "LATCH primitive \"wrenCacheMod:wrenCacheModule\|wrenCache\[3\]\" is permanently enabled" {  } { { "wrencachemod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/wrencachemod.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1599834254474 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1599834254787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxDataRam:muxDataRamModule\|dataRam\[0\] " "Latch muxDataRam:muxDataRamModule\|dataRam\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|lruBit\[2\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|lruBit\[2\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599834254799 ""}  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599834254799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxDataRam:muxDataRamModule\|dataRam\[1\] " "Latch muxDataRam:muxDataRamModule\|dataRam\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|lruBit\[3\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|lruBit\[3\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599834254799 ""}  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599834254799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxDataRam:muxDataRamModule\|dataRam\[2\] " "Latch muxDataRam:muxDataRamModule\|dataRam\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|lruBit\[2\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|lruBit\[2\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599834254799 ""}  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599834254799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxDataRam:muxDataRamModule\|dataRam\[3\] " "Latch muxDataRam:muxDataRamModule\|dataRam\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|lruBit\[3\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|lruBit\[3\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599834254799 ""}  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599834254799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxDataRam:muxDataRamModule\|dataRam\[4\] " "Latch muxDataRam:muxDataRamModule\|dataRam\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|lruBit\[2\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|lruBit\[2\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599834254799 ""}  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599834254799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxDataRam:muxDataRamModule\|dataRam\[5\] " "Latch muxDataRam:muxDataRamModule\|dataRam\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|lruBit\[3\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|lruBit\[3\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599834254799 ""}  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599834254799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxDataRam:muxDataRamModule\|dataRam\[6\] " "Latch muxDataRam:muxDataRamModule\|dataRam\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|lruBit\[2\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|lruBit\[2\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599834254800 ""}  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599834254800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxDataRam:muxDataRamModule\|dataRam\[7\] " "Latch muxDataRam:muxDataRamModule\|dataRam\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|lruBit\[3\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|lruBit\[3\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599834254800 ""}  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599834254800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LRUMod:LRUModule\|lruBit\[2\] " "Latch LRUMod:LRUModule\|lruBit\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|inLRU2\[1\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|inLRU2\[1\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599834254800 ""}  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599834254800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LRUMod:LRUModule\|lruBit\[3\] " "Latch LRUMod:LRUModule\|lruBit\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|inLRU3\[1\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|inLRU3\[1\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599834254800 ""}  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599834254800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LRUMod:LRUModule\|lruBit\[1\] " "Latch LRUMod:LRUModule\|lruBit\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|inLRU0\[0\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|inLRU0\[0\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599834254800 ""}  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599834254800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LRUMod:LRUModule\|lruBit\[0\] " "Latch LRUMod:LRUModule\|lruBit\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|inLRU0\[0\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|inLRU0\[0\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599834254800 ""}  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599834254800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxDataRam:muxDataRamModule\|memWrAddress\[0\] " "Latch muxDataRam:muxDataRamModule\|memWrAddress\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|lruBit\[2\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|lruBit\[2\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599834254800 ""}  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599834254800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxDataRam:muxDataRamModule\|memWrAddress\[1\] " "Latch muxDataRam:muxDataRamModule\|memWrAddress\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|lruBit\[3\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|lruBit\[3\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599834254800 ""}  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599834254800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxDataRam:muxDataRamModule\|memWrAddress\[2\] " "Latch muxDataRam:muxDataRamModule\|memWrAddress\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|lruBit\[2\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|lruBit\[2\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599834254800 ""}  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599834254800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxDataRam:muxDataRamModule\|memWrAddress\[3\] " "Latch muxDataRam:muxDataRamModule\|memWrAddress\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|lruBit\[3\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|lruBit\[3\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599834254801 ""}  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599834254801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxDataRam:muxDataRamModule\|memWrAddress\[4\] " "Latch muxDataRam:muxDataRamModule\|memWrAddress\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|lruBit\[2\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|lruBit\[2\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599834254801 ""}  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599834254801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxDataRam:muxDataRamModule\|memWrAddress\[5\] " "Latch muxDataRam:muxDataRamModule\|memWrAddress\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|lruBit\[3\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|lruBit\[3\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599834254801 ""}  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599834254801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "muxDataRam:muxDataRamModule\|memWrAddress\[6\] " "Latch muxDataRam:muxDataRamModule\|memWrAddress\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LRUMod:LRUModule\|lruBit\[2\] " "Ports D and ENA on the latch are fed by the same signal LRUMod:LRUModule\|lruBit\[2\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599834254801 ""}  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599834254801 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1599834255214 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599834255214 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "249 " "Implemented 249 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1599834255378 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1599834255378 ""} { "Info" "ICUT_CUT_TM_LCELLS" "216 " "Implemented 216 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1599834255378 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1599834255378 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1599834255378 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4617 " "Peak virtual memory: 4617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1599834255472 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 11:24:15 2020 " "Processing ended: Fri Sep 11 11:24:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1599834255472 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1599834255472 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1599834255472 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1599834255472 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ramlpm2v.qip " "Tcl Script File ramlpm2v.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ramlpm2v.qip " "set_global_assignment -name QIP_FILE ramlpm2v.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1599834256687 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1599834256687 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1599834256687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1599834256688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 11:24:16 2020 " "Processing started: Fri Sep 11 11:24:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1599834256688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1599834256688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off parte03 -c parte03 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off parte03 -c parte03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1599834256688 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1599834256810 ""}
{ "Info" "0" "" "Project  = parte03" {  } {  } 0 0 "Project  = parte03" 0 0 "Fitter" 0 0 1599834256811 ""}
{ "Info" "0" "" "Revision = parte03" {  } {  } 0 0 "Revision = parte03" 0 0 "Fitter" 0 0 1599834256811 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1599834256923 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "parte03 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"parte03\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1599834256929 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1599834256953 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1599834256953 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1599834257799 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1599834257811 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1599834258352 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1599834258352 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1599834258352 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 526 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1599834258353 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 527 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1599834258353 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 528 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1599834258353 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1599834258353 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1599834258355 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "25 25 " "No exact pin location assignment(s) for 25 pins of 25 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qCache\[0\] " "Pin qCache\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { qCache[0] } } } { "parte03.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { qCache[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599834258446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qCache\[1\] " "Pin qCache\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { qCache[1] } } } { "parte03.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { qCache[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599834258446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qCache\[2\] " "Pin qCache\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { qCache[2] } } } { "parte03.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { qCache[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599834258446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qCache\[3\] " "Pin qCache\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { qCache[3] } } } { "parte03.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { qCache[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599834258446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qCache\[4\] " "Pin qCache\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { qCache[4] } } } { "parte03.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { qCache[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599834258446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qCache\[5\] " "Pin qCache\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { qCache[5] } } } { "parte03.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { qCache[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599834258446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qCache\[6\] " "Pin qCache\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { qCache[6] } } } { "parte03.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { qCache[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599834258446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qCache\[7\] " "Pin qCache\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { qCache[7] } } } { "parte03.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { qCache[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599834258446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dadoEntrada\[0\] " "Pin dadoEntrada\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dadoEntrada[0] } } } { "parte03.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dadoEntrada[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599834258446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wren " "Pin wren not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wren } } } { "parte03.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599834258446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[0\] " "Pin address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[0] } } } { "parte03.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599834258446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[1\] " "Pin address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[1] } } } { "parte03.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599834258446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[3\] " "Pin address\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[3] } } } { "parte03.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599834258446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[2\] " "Pin address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[2] } } } { "parte03.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599834258446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[4\] " "Pin address\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[4] } } } { "parte03.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599834258446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[5\] " "Pin address\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[5] } } } { "parte03.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599834258446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[6\] " "Pin address\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[6] } } } { "parte03.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599834258446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "parte03.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599834258446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dadoEntrada\[1\] " "Pin dadoEntrada\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dadoEntrada[1] } } } { "parte03.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dadoEntrada[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599834258446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dadoEntrada\[2\] " "Pin dadoEntrada\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dadoEntrada[2] } } } { "parte03.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dadoEntrada[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599834258446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dadoEntrada\[3\] " "Pin dadoEntrada\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dadoEntrada[3] } } } { "parte03.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dadoEntrada[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599834258446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dadoEntrada\[4\] " "Pin dadoEntrada\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dadoEntrada[4] } } } { "parte03.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dadoEntrada[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599834258446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dadoEntrada\[5\] " "Pin dadoEntrada\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dadoEntrada[5] } } } { "parte03.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dadoEntrada[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599834258446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dadoEntrada\[6\] " "Pin dadoEntrada\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dadoEntrada[6] } } } { "parte03.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dadoEntrada[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599834258446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dadoEntrada\[7\] " "Pin dadoEntrada\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dadoEntrada[7] } } } { "parte03.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dadoEntrada[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599834258446 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1599834258446 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1599834258576 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "parte03.sdc " "Synopsys Design Constraints File file not found: 'parte03.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1599834258576 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1599834258577 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: muxDataRamModule\|Mux15~0  from: dataa  to: combout " "Cell: muxDataRamModule\|Mux15~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1599834258579 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1599834258579 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1599834258580 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1599834258594 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LRUMod:LRUModule\|inLRU3\[0\] " "Destination node LRUMod:LRUModule\|inLRU3\[0\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LRUMod:LRUModule|inLRU3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1599834258594 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LRUMod:LRUModule\|inLRU2\[1\] " "Destination node LRUMod:LRUModule\|inLRU2\[1\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LRUMod:LRUModule|inLRU2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1599834258594 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LRUMod:LRUModule\|inLRU2\[0\] " "Destination node LRUMod:LRUModule\|inLRU2\[0\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LRUMod:LRUModule|inLRU2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1599834258594 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LRUMod:LRUModule\|inLRU1\[0\] " "Destination node LRUMod:LRUModule\|inLRU1\[0\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LRUMod:LRUModule|inLRU1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1599834258594 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LRUMod:LRUModule\|inLRU1\[1\] " "Destination node LRUMod:LRUModule\|inLRU1\[1\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LRUMod:LRUModule|inLRU1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1599834258594 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LRUMod:LRUModule\|inLRU0\[1\] " "Destination node LRUMod:LRUModule\|inLRU0\[1\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LRUMod:LRUModule|inLRU0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1599834258594 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LRUMod:LRUModule\|inLRU3\[1\] " "Destination node LRUMod:LRUModule\|inLRU3\[1\]" {  } { { "lrumod.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/lrumod.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LRUMod:LRUModule|inLRU3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1599834258594 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1599834258594 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "parte03.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/parte03.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599834258594 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "muxDataRam:muxDataRamModule\|Mux15~0  " "Automatically promoted node muxDataRam:muxDataRamModule\|Mux15~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1599834258595 ""}  } { { "muxdataram.v" "" { Text "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/muxdataram.v" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { muxDataRam:muxDataRamModule|Mux15~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599834258595 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1599834258671 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1599834258671 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1599834258671 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1599834258672 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1599834258672 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1599834258673 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1599834258673 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1599834258673 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1599834258687 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1599834258687 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1599834258687 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 3.3V 16 8 0 " "Number of I/O pins in group: 24 (unused VREF, 3.3V VCCIO, 16 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1599834258689 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1599834258689 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1599834258689 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1599834258690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1599834258690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1599834258690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1599834258690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1599834258690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1599834258690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1599834258690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1599834258690 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1599834258690 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1599834258690 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599834258702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1599834260288 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599834260430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1599834260436 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1599834261774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599834261774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1599834261832 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X44_Y24 X54_Y36 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36" {  } { { "loc" "" { Generic "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36"} 44 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1599834262646 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1599834262646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599834263364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1599834263366 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1599834263366 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1599834263377 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1599834263379 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qCache\[0\] 0 " "Pin \"qCache\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1599834263385 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qCache\[1\] 0 " "Pin \"qCache\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1599834263385 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qCache\[2\] 0 " "Pin \"qCache\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1599834263385 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qCache\[3\] 0 " "Pin \"qCache\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1599834263385 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qCache\[4\] 0 " "Pin \"qCache\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1599834263385 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qCache\[5\] 0 " "Pin \"qCache\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1599834263385 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qCache\[6\] 0 " "Pin \"qCache\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1599834263385 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qCache\[7\] 0 " "Pin \"qCache\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1599834263385 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1599834263385 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1599834263487 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1599834263502 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1599834263624 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599834263859 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1599834263862 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1599834263945 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/output_files/parte03.fit.smsg " "Generated suppressed messages file E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/output_files/parte03.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1599834264049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1599834264376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 11:24:24 2020 " "Processing ended: Fri Sep 11 11:24:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1599834264376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1599834264376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1599834264376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1599834264376 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1599834265555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1599834265555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 11:24:25 2020 " "Processing started: Fri Sep 11 11:24:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1599834265555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1599834265555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off parte03 -c parte03 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off parte03 -c parte03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1599834265556 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1599834266687 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1599834266730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1599834267276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 11:24:27 2020 " "Processing ended: Fri Sep 11 11:24:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1599834267276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1599834267276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1599834267276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1599834267276 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1599834267847 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ramlpm2v.qip " "Tcl Script File ramlpm2v.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ramlpm2v.qip " "set_global_assignment -name QIP_FILE ramlpm2v.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1599834268426 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1599834268426 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1599834268427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1599834268427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 11:24:28 2020 " "Processing started: Fri Sep 11 11:24:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1599834268427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1599834268427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta parte03 -c parte03 " "Command: quartus_sta parte03 -c parte03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1599834268427 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1599834268549 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1599834268890 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1599834268920 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1599834268920 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1599834268989 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "parte03.sdc " "Synopsys Design Constraints File file not found: 'parte03.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1599834269015 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1599834269015 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269017 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LRUMod:LRUModule\|inLRU0\[0\] LRUMod:LRUModule\|inLRU0\[0\] " "create_clock -period 1.000 -name LRUMod:LRUModule\|inLRU0\[0\] LRUMod:LRUModule\|inLRU0\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269017 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LRUMod:LRUModule\|lruBit\[0\] LRUMod:LRUModule\|lruBit\[0\] " "create_clock -period 1.000 -name LRUMod:LRUModule\|lruBit\[0\] LRUMod:LRUModule\|lruBit\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269017 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269017 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: muxDataRamModule\|Mux15~0  from: dataa  to: combout " "Cell: muxDataRamModule\|Mux15~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269018 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1599834269018 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1599834269019 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1599834269193 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1599834269205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.743 " "Worst-case setup slack is -5.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.743      -345.600 clock  " "   -5.743      -345.600 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.005       -18.917 LRUMod:LRUModule\|inLRU0\[0\]  " "   -5.005       -18.917 LRUMod:LRUModule\|inLRU0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.181       -12.918 LRUMod:LRUModule\|lruBit\[0\]  " "   -1.181       -12.918 LRUMod:LRUModule\|lruBit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599834269213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.508 " "Worst-case hold slack is -3.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.508       -17.440 clock  " "   -3.508       -17.440 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.493 LRUMod:LRUModule\|inLRU0\[0\]  " "   -0.500        -1.493 LRUMod:LRUModule\|inLRU0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.453        -4.105 LRUMod:LRUModule\|lruBit\[0\]  " "   -0.453        -4.105 LRUMod:LRUModule\|lruBit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599834269222 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1599834269229 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1599834269236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627      -178.254 clock  " "   -1.627      -178.254 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 LRUMod:LRUModule\|inLRU0\[0\]  " "    0.500         0.000 LRUMod:LRUModule\|inLRU0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 LRUMod:LRUModule\|lruBit\[0\]  " "    0.500         0.000 LRUMod:LRUModule\|lruBit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599834269243 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1599834269360 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1599834269361 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: muxDataRamModule\|Mux15~0  from: dataa  to: combout " "Cell: muxDataRamModule\|Mux15~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269374 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1599834269374 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1599834269375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.347 " "Worst-case setup slack is -2.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.347        -8.930 LRUMod:LRUModule\|inLRU0\[0\]  " "   -2.347        -8.930 LRUMod:LRUModule\|inLRU0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.075      -128.601 clock  " "   -2.075      -128.601 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.409        -3.104 LRUMod:LRUModule\|lruBit\[0\]  " "   -0.409        -3.104 LRUMod:LRUModule\|lruBit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599834269384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.988 " "Worst-case hold slack is -1.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.988       -17.454 clock  " "   -1.988       -17.454 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.461        -3.979 LRUMod:LRUModule\|lruBit\[0\]  " "   -0.461        -3.979 LRUMod:LRUModule\|lruBit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.218        -0.633 LRUMod:LRUModule\|inLRU0\[0\]  " "   -0.218        -0.633 LRUMod:LRUModule\|inLRU0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599834269400 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1599834269415 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1599834269425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627      -178.254 clock  " "   -1.627      -178.254 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 LRUMod:LRUModule\|inLRU0\[0\]  " "    0.500         0.000 LRUMod:LRUModule\|inLRU0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 LRUMod:LRUModule\|lruBit\[0\]  " "    0.500         0.000 LRUMod:LRUModule\|lruBit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599834269433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599834269433 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1599834269653 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1599834269687 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1599834269687 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4551 " "Peak virtual memory: 4551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1599834269778 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 11:24:29 2020 " "Processing ended: Fri Sep 11 11:24:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1599834269778 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1599834269778 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1599834269778 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1599834269778 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1599834270840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1599834270840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 11:24:30 2020 " "Processing started: Fri Sep 11 11:24:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1599834270840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1599834270840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off parte03 -c parte03 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off parte03 -c parte03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1599834270840 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "parte03.vo\", \"parte03_fast.vo parte03_v.sdo parte03_v_fast.sdo E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/simulation/modelsim/ simulation " "Generated files \"parte03.vo\", \"parte03_fast.vo\", \"parte03_v.sdo\" and \"parte03_v_fast.sdo\" in directory \"E:/OneDrive/Facool/Computação/AOC2/ere/lab/relatorio/parte03/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1599834271280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4519 " "Peak virtual memory: 4519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1599834271332 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 11:24:31 2020 " "Processing ended: Fri Sep 11 11:24:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1599834271332 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1599834271332 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1599834271332 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1599834271332 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 84 s " "Quartus II Full Compilation was successful. 0 errors, 84 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1599834271915 ""}
