# VerilogParser
We parse the inputs, wires and the functions that are taking place to be able to code any simulations in language other than verilog
