Running: /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/hoyosrod/Compteur/TestTOP_isim_beh.exe -prj /home/hoyosrod/Compteur/TestTOP_beh.prj work.TestTOP 
ISim O.87xd (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/hoyosrod/Compteur/compteur8bits.vhd" into library work
Parsing VHDL file "/home/hoyosrod/Compteur/CLKDiviseur.vhd" into library work
Parsing VHDL file "/home/hoyosrod/Compteur/TOP.vhd" into library work
Parsing VHDL file "/home/hoyosrod/Compteur/TestTOP.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96144 KB
Fuse CPU Usage: 780 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity CLKDiviseur [clkdiviseur_default]
Compiling architecture behavioral of entity compteur8bits [compteur8bits_default]
Compiling architecture struct of entity TOP [top_default]
Compiling architecture behavior of entity testtop
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable /home/hoyosrod/Compteur/TestTOP_isim_beh.exe
Fuse Memory Usage: 668336 KB
Fuse CPU Usage: 830 ms
GCC CPU Usage: 140 ms
