ARM GAS  C:\Users\15892\AppData\Local\Temp\ccRw6VCX.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.Error_Handler,"ax",%progbits
  20              		.align	1
  21              		.global	Error_Handler
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	Error_Handler:
  27              	.LFB134:
  28              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "gpio.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
ARM GAS  C:\Users\15892\AppData\Local\Temp\ccRw6VCX.s 			page 2


  31:Core/Src/main.c **** /* USER CODE END PTD */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* USER CODE END PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE BEGIN PV */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE END PV */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/main.c **** void SystemClock_Config(void);
  51:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* USER CODE END PFP */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  56:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE END 0 */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /**
  61:Core/Src/main.c ****   * @brief  The application entry point.
  62:Core/Src/main.c ****   * @retval int
  63:Core/Src/main.c ****   */
  64:Core/Src/main.c **** int main(void)
  65:Core/Src/main.c **** {
  66:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c ****   /* USER CODE END 1 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  73:Core/Src/main.c ****   HAL_Init();
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* USER CODE END Init */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* Configure the system clock */
  80:Core/Src/main.c ****   SystemClock_Config();
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* USER CODE END SysInit */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* Initialize all configured peripherals */
  87:Core/Src/main.c ****   MX_GPIO_Init();
ARM GAS  C:\Users\15892\AppData\Local\Temp\ccRw6VCX.s 			page 3


  88:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE END 2 */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* Infinite loop */
  93:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  94:Core/Src/main.c ****   while (1)
  95:Core/Src/main.c ****   {
  96:Core/Src/main.c ****     if(HAL_GPIO_ReadPin(KEY0_GPIO_Port, KEY0_Pin) == GPIO_PIN_RESET)
  97:Core/Src/main.c ****     {
  98:Core/Src/main.c ****       HAL_Delay(10);
  99:Core/Src/main.c ****       if(HAL_GPIO_ReadPin(KEY0_GPIO_Port, KEY0_Pin) == GPIO_PIN_RESET)
 100:Core/Src/main.c ****       {
 101:Core/Src/main.c ****         HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 102:Core/Src/main.c ****       }
 103:Core/Src/main.c ****       else
 104:Core/Src/main.c ****       {
 105:Core/Src/main.c ****         HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_SET);
 106:Core/Src/main.c ****       }
 107:Core/Src/main.c ****     }
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****     else if(HAL_GPIO_ReadPin(KEY1_GPIO_Port, KEY1_Pin) == GPIO_PIN_RESET)
 110:Core/Src/main.c ****     {
 111:Core/Src/main.c ****       HAL_Delay(10);
 112:Core/Src/main.c ****       if(HAL_GPIO_ReadPin(KEY1_GPIO_Port, KEY1_Pin) == GPIO_PIN_RESET)
 113:Core/Src/main.c ****       {
 114:Core/Src/main.c ****         HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 115:Core/Src/main.c ****       }
 116:Core/Src/main.c ****       else
 117:Core/Src/main.c ****       {
 118:Core/Src/main.c ****         HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 119:Core/Src/main.c ****       }
 120:Core/Src/main.c ****     }
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****     else if(HAL_GPIO_ReadPin(KEY2_GPIO_Port, KEY2_Pin) == GPIO_PIN_RESET)
 123:Core/Src/main.c ****     {
 124:Core/Src/main.c ****       HAL_Delay(10);
 125:Core/Src/main.c ****       if(HAL_GPIO_ReadPin(KEY2_GPIO_Port, KEY2_Pin) == GPIO_PIN_RESET)
 126:Core/Src/main.c ****       {
 127:Core/Src/main.c ****         HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 128:Core/Src/main.c ****       }
 129:Core/Src/main.c ****       else
 130:Core/Src/main.c ****       {
 131:Core/Src/main.c ****         HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 132:Core/Src/main.c ****       }
 133:Core/Src/main.c ****     }
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****     else if(HAL_GPIO_ReadPin(WK_UP_GPIO_Port, WK_UP_Pin) == GPIO_PIN_SET)
 136:Core/Src/main.c ****     {
 137:Core/Src/main.c ****       HAL_Delay(10);
 138:Core/Src/main.c ****       if(HAL_GPIO_ReadPin(WK_UP_GPIO_Port, WK_UP_Pin) == GPIO_PIN_SET)
 139:Core/Src/main.c ****       {
 140:Core/Src/main.c ****         HAL_GPIO_WritePin(BEEP_GPIO_Port, BEEP_Pin, GPIO_PIN_SET);
 141:Core/Src/main.c ****       }
 142:Core/Src/main.c ****       else
 143:Core/Src/main.c ****       {
 144:Core/Src/main.c ****         HAL_GPIO_WritePin(BEEP_GPIO_Port, BEEP_Pin, GPIO_PIN_RESET);
ARM GAS  C:\Users\15892\AppData\Local\Temp\ccRw6VCX.s 			page 4


 145:Core/Src/main.c ****       }
 146:Core/Src/main.c ****     }
 147:Core/Src/main.c ****     /* USER CODE END WHILE */
 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 150:Core/Src/main.c ****   }
 151:Core/Src/main.c ****   /* USER CODE END 3 */
 152:Core/Src/main.c **** }
 153:Core/Src/main.c **** 
 154:Core/Src/main.c **** /**
 155:Core/Src/main.c ****   * @brief System Clock Configuration
 156:Core/Src/main.c ****   * @retval None
 157:Core/Src/main.c ****   */
 158:Core/Src/main.c **** void SystemClock_Config(void)
 159:Core/Src/main.c **** {
 160:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 161:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 164:Core/Src/main.c ****   */
 165:Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 166:Core/Src/main.c ****   {
 167:Core/Src/main.c ****     Error_Handler();
 168:Core/Src/main.c ****   }
 169:Core/Src/main.c **** 
 170:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 171:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 172:Core/Src/main.c ****   */
 173:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 174:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 20;
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 182:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 183:Core/Src/main.c ****   {
 184:Core/Src/main.c ****     Error_Handler();
 185:Core/Src/main.c ****   }
 186:Core/Src/main.c **** 
 187:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 188:Core/Src/main.c ****   */
 189:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 190:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 191:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 192:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 193:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 194:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 197:Core/Src/main.c ****   {
 198:Core/Src/main.c ****     Error_Handler();
 199:Core/Src/main.c ****   }
 200:Core/Src/main.c **** }
 201:Core/Src/main.c **** 
ARM GAS  C:\Users\15892\AppData\Local\Temp\ccRw6VCX.s 			page 5


 202:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 203:Core/Src/main.c **** 
 204:Core/Src/main.c **** /* USER CODE END 4 */
 205:Core/Src/main.c **** 
 206:Core/Src/main.c **** /**
 207:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 208:Core/Src/main.c ****   * @retval None
 209:Core/Src/main.c ****   */
 210:Core/Src/main.c **** void Error_Handler(void)
 211:Core/Src/main.c **** {
  29              		.loc 1 211 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 212:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 213:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 214:Core/Src/main.c ****   __disable_irq();
  35              		.loc 1 214 3 view .LVU1
  36              	.LBB4:
  37              	.LBI4:
  38              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
ARM GAS  C:\Users\15892\AppData\Local\Temp\ccRw6VCX.s 			page 6


  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  C:\Users\15892\AppData\Local\Temp\ccRw6VCX.s 			page 7


  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
ARM GAS  C:\Users\15892\AppData\Local\Temp\ccRw6VCX.s 			page 8


 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
ARM GAS  C:\Users\15892\AppData\Local\Temp\ccRw6VCX.s 			page 9


 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  39              		.loc 2 207 27 view .LVU2
  40              	.LBB5:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  41              		.loc 2 209 3 view .LVU3
  42              		.syntax unified
  43              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  44 0000 72B6     		cpsid i
  45              	@ 0 "" 2
  46              		.thumb
  47              		.syntax unified
  48              	.L2:
  49              	.LBE5:
  50              	.LBE4:
 215:Core/Src/main.c ****   while (1)
  51              		.loc 1 215 3 discriminator 1 view .LVU4
 216:Core/Src/main.c ****   {
 217:Core/Src/main.c ****   }
  52              		.loc 1 217 3 discriminator 1 view .LVU5
 215:Core/Src/main.c ****   while (1)
  53              		.loc 1 215 9 discriminator 1 view .LVU6
  54 0002 FEE7     		b	.L2
  55              		.cfi_endproc
  56              	.LFE134:
  58              		.section	.text.SystemClock_Config,"ax",%progbits
  59              		.align	1
  60              		.global	SystemClock_Config
  61              		.syntax unified
  62              		.thumb
  63              		.thumb_func
  65              	SystemClock_Config:
  66              	.LFB133:
 159:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  67              		.loc 1 159 1 view -0
  68              		.cfi_startproc
  69              		@ args = 0, pretend = 0, frame = 88
  70              		@ frame_needed = 0, uses_anonymous_args = 0
  71 0000 00B5     		push	{lr}
  72              	.LCFI0:
  73              		.cfi_def_cfa_offset 4
  74              		.cfi_offset 14, -4
  75 0002 97B0     		sub	sp, sp, #92
  76              	.LCFI1:
  77              		.cfi_def_cfa_offset 96
 160:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  78              		.loc 1 160 3 view .LVU8
 160:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  79              		.loc 1 160 22 is_stmt 0 view .LVU9
  80 0004 4422     		movs	r2, #68
  81 0006 0021     		movs	r1, #0
  82 0008 05A8     		add	r0, sp, #20
  83 000a FFF7FEFF 		bl	memset
  84              	.LVL0:
 161:Core/Src/main.c **** 
  85              		.loc 1 161 3 is_stmt 1 view .LVU10
ARM GAS  C:\Users\15892\AppData\Local\Temp\ccRw6VCX.s 			page 10


 161:Core/Src/main.c **** 
  86              		.loc 1 161 22 is_stmt 0 view .LVU11
  87 000e 0023     		movs	r3, #0
  88 0010 0093     		str	r3, [sp]
  89 0012 0193     		str	r3, [sp, #4]
  90 0014 0293     		str	r3, [sp, #8]
  91 0016 0393     		str	r3, [sp, #12]
  92 0018 0493     		str	r3, [sp, #16]
 165:Core/Src/main.c ****   {
  93              		.loc 1 165 3 is_stmt 1 view .LVU12
 165:Core/Src/main.c ****   {
  94              		.loc 1 165 7 is_stmt 0 view .LVU13
  95 001a 4FF40070 		mov	r0, #512
  96 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
  97              	.LVL1:
 165:Core/Src/main.c ****   {
  98              		.loc 1 165 6 view .LVU14
  99 0022 18BB     		cbnz	r0, .L8
 173:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 100              		.loc 1 173 3 is_stmt 1 view .LVU15
 173:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 101              		.loc 1 173 36 is_stmt 0 view .LVU16
 102 0024 0122     		movs	r2, #1
 103 0026 0592     		str	r2, [sp, #20]
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 104              		.loc 1 174 3 is_stmt 1 view .LVU17
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 105              		.loc 1 174 30 is_stmt 0 view .LVU18
 106 0028 4FF48033 		mov	r3, #65536
 107 002c 0693     		str	r3, [sp, #24]
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 108              		.loc 1 175 3 is_stmt 1 view .LVU19
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 109              		.loc 1 175 34 is_stmt 0 view .LVU20
 110 002e 0223     		movs	r3, #2
 111 0030 0F93     		str	r3, [sp, #60]
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 112              		.loc 1 176 3 is_stmt 1 view .LVU21
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 113              		.loc 1 176 35 is_stmt 0 view .LVU22
 114 0032 0321     		movs	r1, #3
 115 0034 1091     		str	r1, [sp, #64]
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 20;
 116              		.loc 1 177 3 is_stmt 1 view .LVU23
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 20;
 117              		.loc 1 177 30 is_stmt 0 view .LVU24
 118 0036 1192     		str	r2, [sp, #68]
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 119              		.loc 1 178 3 is_stmt 1 view .LVU25
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 120              		.loc 1 178 30 is_stmt 0 view .LVU26
 121 0038 1422     		movs	r2, #20
 122 003a 1292     		str	r2, [sp, #72]
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 123              		.loc 1 179 3 is_stmt 1 view .LVU27
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 124              		.loc 1 179 30 is_stmt 0 view .LVU28
ARM GAS  C:\Users\15892\AppData\Local\Temp\ccRw6VCX.s 			page 11


 125 003c 0722     		movs	r2, #7
 126 003e 1392     		str	r2, [sp, #76]
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 127              		.loc 1 180 3 is_stmt 1 view .LVU29
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 128              		.loc 1 180 30 is_stmt 0 view .LVU30
 129 0040 1493     		str	r3, [sp, #80]
 181:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 130              		.loc 1 181 3 is_stmt 1 view .LVU31
 181:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 131              		.loc 1 181 30 is_stmt 0 view .LVU32
 132 0042 1593     		str	r3, [sp, #84]
 182:Core/Src/main.c ****   {
 133              		.loc 1 182 3 is_stmt 1 view .LVU33
 182:Core/Src/main.c ****   {
 134              		.loc 1 182 7 is_stmt 0 view .LVU34
 135 0044 05A8     		add	r0, sp, #20
 136 0046 FFF7FEFF 		bl	HAL_RCC_OscConfig
 137              	.LVL2:
 182:Core/Src/main.c ****   {
 138              		.loc 1 182 6 view .LVU35
 139 004a 88B9     		cbnz	r0, .L9
 189:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 140              		.loc 1 189 3 is_stmt 1 view .LVU36
 189:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 141              		.loc 1 189 31 is_stmt 0 view .LVU37
 142 004c 0F23     		movs	r3, #15
 143 004e 0093     		str	r3, [sp]
 191:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 144              		.loc 1 191 3 is_stmt 1 view .LVU38
 191:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 145              		.loc 1 191 34 is_stmt 0 view .LVU39
 146 0050 0323     		movs	r3, #3
 147 0052 0193     		str	r3, [sp, #4]
 192:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 148              		.loc 1 192 3 is_stmt 1 view .LVU40
 192:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 149              		.loc 1 192 35 is_stmt 0 view .LVU41
 150 0054 0023     		movs	r3, #0
 151 0056 0293     		str	r3, [sp, #8]
 193:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 152              		.loc 1 193 3 is_stmt 1 view .LVU42
 193:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 153              		.loc 1 193 36 is_stmt 0 view .LVU43
 154 0058 0393     		str	r3, [sp, #12]
 194:Core/Src/main.c **** 
 155              		.loc 1 194 3 is_stmt 1 view .LVU44
 194:Core/Src/main.c **** 
 156              		.loc 1 194 36 is_stmt 0 view .LVU45
 157 005a 0493     		str	r3, [sp, #16]
 196:Core/Src/main.c ****   {
 158              		.loc 1 196 3 is_stmt 1 view .LVU46
 196:Core/Src/main.c ****   {
 159              		.loc 1 196 7 is_stmt 0 view .LVU47
 160 005c 0421     		movs	r1, #4
 161 005e 6846     		mov	r0, sp
 162 0060 FFF7FEFF 		bl	HAL_RCC_ClockConfig
ARM GAS  C:\Users\15892\AppData\Local\Temp\ccRw6VCX.s 			page 12


 163              	.LVL3:
 196:Core/Src/main.c ****   {
 164              		.loc 1 196 6 view .LVU48
 165 0064 30B9     		cbnz	r0, .L10
 200:Core/Src/main.c **** 
 166              		.loc 1 200 1 view .LVU49
 167 0066 17B0     		add	sp, sp, #92
 168              	.LCFI2:
 169              		.cfi_remember_state
 170              		.cfi_def_cfa_offset 4
 171              		@ sp needed
 172 0068 5DF804FB 		ldr	pc, [sp], #4
 173              	.L8:
 174              	.LCFI3:
 175              		.cfi_restore_state
 167:Core/Src/main.c ****   }
 176              		.loc 1 167 5 is_stmt 1 view .LVU50
 177 006c FFF7FEFF 		bl	Error_Handler
 178              	.LVL4:
 179              	.L9:
 184:Core/Src/main.c ****   }
 180              		.loc 1 184 5 view .LVU51
 181 0070 FFF7FEFF 		bl	Error_Handler
 182              	.LVL5:
 183              	.L10:
 198:Core/Src/main.c ****   }
 184              		.loc 1 198 5 view .LVU52
 185 0074 FFF7FEFF 		bl	Error_Handler
 186              	.LVL6:
 187              		.cfi_endproc
 188              	.LFE133:
 190              		.section	.text.main,"ax",%progbits
 191              		.align	1
 192              		.global	main
 193              		.syntax unified
 194              		.thumb
 195              		.thumb_func
 197              	main:
 198              	.LFB132:
  65:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 199              		.loc 1 65 1 view -0
 200              		.cfi_startproc
 201              		@ Volatile: function does not return.
 202              		@ args = 0, pretend = 0, frame = 0
 203              		@ frame_needed = 0, uses_anonymous_args = 0
 204 0000 08B5     		push	{r3, lr}
 205              	.LCFI4:
 206              		.cfi_def_cfa_offset 8
 207              		.cfi_offset 3, -8
 208              		.cfi_offset 14, -4
  73:Core/Src/main.c **** 
 209              		.loc 1 73 3 view .LVU54
 210 0002 FFF7FEFF 		bl	HAL_Init
 211              	.LVL7:
  80:Core/Src/main.c **** 
 212              		.loc 1 80 3 view .LVU55
 213 0006 FFF7FEFF 		bl	SystemClock_Config
ARM GAS  C:\Users\15892\AppData\Local\Temp\ccRw6VCX.s 			page 13


 214              	.LVL8:
  87:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 215              		.loc 1 87 3 view .LVU56
 216 000a FFF7FEFF 		bl	MX_GPIO_Init
 217              	.LVL9:
 218 000e 04E0     		b	.L12
 219              	.L14:
 105:Core/Src/main.c ****       }
 220              		.loc 1 105 9 view .LVU57
 221 0010 0122     		movs	r2, #1
 222 0012 8021     		movs	r1, #128
 223 0014 3748     		ldr	r0, .L23
 224 0016 FFF7FEFF 		bl	HAL_GPIO_WritePin
 225              	.LVL10:
 226              	.L12:
  94:Core/Src/main.c ****   {
 227              		.loc 1 94 3 view .LVU58
  96:Core/Src/main.c ****     {
 228              		.loc 1 96 5 view .LVU59
  96:Core/Src/main.c ****     {
 229              		.loc 1 96 8 is_stmt 0 view .LVU60
 230 001a 4FF48061 		mov	r1, #1024
 231 001e 3648     		ldr	r0, .L23+4
 232 0020 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 233              	.LVL11:
  96:Core/Src/main.c ****     {
 234              		.loc 1 96 7 view .LVU61
 235 0024 78B9     		cbnz	r0, .L13
  98:Core/Src/main.c ****       if(HAL_GPIO_ReadPin(KEY0_GPIO_Port, KEY0_Pin) == GPIO_PIN_RESET)
 236              		.loc 1 98 7 is_stmt 1 view .LVU62
 237 0026 0A20     		movs	r0, #10
 238 0028 FFF7FEFF 		bl	HAL_Delay
 239              	.LVL12:
  99:Core/Src/main.c ****       {
 240              		.loc 1 99 7 view .LVU63
  99:Core/Src/main.c ****       {
 241              		.loc 1 99 10 is_stmt 0 view .LVU64
 242 002c 4FF48061 		mov	r1, #1024
 243 0030 3148     		ldr	r0, .L23+4
 244 0032 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 245              	.LVL13:
  99:Core/Src/main.c ****       {
 246              		.loc 1 99 9 view .LVU65
 247 0036 0028     		cmp	r0, #0
 248 0038 EAD1     		bne	.L14
 101:Core/Src/main.c ****       }
 249              		.loc 1 101 9 is_stmt 1 view .LVU66
 250 003a 0022     		movs	r2, #0
 251 003c 8021     		movs	r1, #128
 252 003e 2D48     		ldr	r0, .L23
 253 0040 FFF7FEFF 		bl	HAL_GPIO_WritePin
 254              	.LVL14:
 255 0044 E9E7     		b	.L12
 256              	.L13:
 109:Core/Src/main.c ****     {
 257              		.loc 1 109 10 view .LVU67
 109:Core/Src/main.c ****     {
ARM GAS  C:\Users\15892\AppData\Local\Temp\ccRw6VCX.s 			page 14


 258              		.loc 1 109 13 is_stmt 0 view .LVU68
 259 0046 4FF40071 		mov	r1, #512
 260 004a 2B48     		ldr	r0, .L23+4
 261 004c FFF7FEFF 		bl	HAL_GPIO_ReadPin
 262              	.LVL15:
 109:Core/Src/main.c ****     {
 263              		.loc 1 109 12 view .LVU69
 264 0050 B0B9     		cbnz	r0, .L16
 111:Core/Src/main.c ****       if(HAL_GPIO_ReadPin(KEY1_GPIO_Port, KEY1_Pin) == GPIO_PIN_RESET)
 265              		.loc 1 111 7 is_stmt 1 view .LVU70
 266 0052 0A20     		movs	r0, #10
 267 0054 FFF7FEFF 		bl	HAL_Delay
 268              	.LVL16:
 112:Core/Src/main.c ****       {
 269              		.loc 1 112 7 view .LVU71
 112:Core/Src/main.c ****       {
 270              		.loc 1 112 10 is_stmt 0 view .LVU72
 271 0058 4FF40071 		mov	r1, #512
 272 005c 2648     		ldr	r0, .L23+4
 273 005e FFF7FEFF 		bl	HAL_GPIO_ReadPin
 274              	.LVL17:
 112:Core/Src/main.c ****       {
 275              		.loc 1 112 9 view .LVU73
 276 0062 30B9     		cbnz	r0, .L17
 114:Core/Src/main.c ****       }
 277              		.loc 1 114 9 is_stmt 1 view .LVU74
 278 0064 0022     		movs	r2, #0
 279 0066 4FF48071 		mov	r1, #256
 280 006a 2248     		ldr	r0, .L23
 281 006c FFF7FEFF 		bl	HAL_GPIO_WritePin
 282              	.LVL18:
 283 0070 D3E7     		b	.L12
 284              	.L17:
 118:Core/Src/main.c ****       }
 285              		.loc 1 118 9 view .LVU75
 286 0072 0122     		movs	r2, #1
 287 0074 4FF48071 		mov	r1, #256
 288 0078 1E48     		ldr	r0, .L23
 289 007a FFF7FEFF 		bl	HAL_GPIO_WritePin
 290              	.LVL19:
 291 007e CCE7     		b	.L12
 292              	.L16:
 122:Core/Src/main.c ****     {
 293              		.loc 1 122 10 view .LVU76
 122:Core/Src/main.c ****     {
 294              		.loc 1 122 13 is_stmt 0 view .LVU77
 295 0080 4FF48071 		mov	r1, #256
 296 0084 1C48     		ldr	r0, .L23+4
 297 0086 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 298              	.LVL20:
 122:Core/Src/main.c ****     {
 299              		.loc 1 122 12 view .LVU78
 300 008a B0B9     		cbnz	r0, .L18
 124:Core/Src/main.c ****       if(HAL_GPIO_ReadPin(KEY2_GPIO_Port, KEY2_Pin) == GPIO_PIN_RESET)
 301              		.loc 1 124 7 is_stmt 1 view .LVU79
 302 008c 0A20     		movs	r0, #10
 303 008e FFF7FEFF 		bl	HAL_Delay
ARM GAS  C:\Users\15892\AppData\Local\Temp\ccRw6VCX.s 			page 15


 304              	.LVL21:
 125:Core/Src/main.c ****       {
 305              		.loc 1 125 7 view .LVU80
 125:Core/Src/main.c ****       {
 306              		.loc 1 125 10 is_stmt 0 view .LVU81
 307 0092 4FF48071 		mov	r1, #256
 308 0096 1848     		ldr	r0, .L23+4
 309 0098 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 310              	.LVL22:
 125:Core/Src/main.c ****       {
 311              		.loc 1 125 9 view .LVU82
 312 009c 30B9     		cbnz	r0, .L19
 127:Core/Src/main.c ****       }
 313              		.loc 1 127 9 is_stmt 1 view .LVU83
 314 009e 0022     		movs	r2, #0
 315 00a0 4FF40071 		mov	r1, #512
 316 00a4 1348     		ldr	r0, .L23
 317 00a6 FFF7FEFF 		bl	HAL_GPIO_WritePin
 318              	.LVL23:
 319 00aa B6E7     		b	.L12
 320              	.L19:
 131:Core/Src/main.c ****       }
 321              		.loc 1 131 9 view .LVU84
 322 00ac 0122     		movs	r2, #1
 323 00ae 4FF40071 		mov	r1, #512
 324 00b2 1048     		ldr	r0, .L23
 325 00b4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 326              	.LVL24:
 327 00b8 AFE7     		b	.L12
 328              	.L18:
 135:Core/Src/main.c ****     {
 329              		.loc 1 135 10 view .LVU85
 135:Core/Src/main.c ****     {
 330              		.loc 1 135 13 is_stmt 0 view .LVU86
 331 00ba 4FF40051 		mov	r1, #8192
 332 00be 0F48     		ldr	r0, .L23+8
 333 00c0 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 334              	.LVL25:
 135:Core/Src/main.c ****     {
 335              		.loc 1 135 12 view .LVU87
 336 00c4 0128     		cmp	r0, #1
 337 00c6 A8D1     		bne	.L12
 137:Core/Src/main.c ****       if(HAL_GPIO_ReadPin(WK_UP_GPIO_Port, WK_UP_Pin) == GPIO_PIN_SET)
 338              		.loc 1 137 7 is_stmt 1 view .LVU88
 339 00c8 0A20     		movs	r0, #10
 340 00ca FFF7FEFF 		bl	HAL_Delay
 341              	.LVL26:
 138:Core/Src/main.c ****       {
 342              		.loc 1 138 7 view .LVU89
 138:Core/Src/main.c ****       {
 343              		.loc 1 138 10 is_stmt 0 view .LVU90
 344 00ce 4FF40051 		mov	r1, #8192
 345 00d2 0A48     		ldr	r0, .L23+8
 346 00d4 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 347              	.LVL27:
 138:Core/Src/main.c ****       {
 348              		.loc 1 138 9 view .LVU91
ARM GAS  C:\Users\15892\AppData\Local\Temp\ccRw6VCX.s 			page 16


 349 00d8 0128     		cmp	r0, #1
 350 00da 05D0     		beq	.L22
 144:Core/Src/main.c ****       }
 351              		.loc 1 144 9 is_stmt 1 view .LVU92
 352 00dc 0022     		movs	r2, #0
 353 00de 0421     		movs	r1, #4
 354 00e0 0748     		ldr	r0, .L23+12
 355 00e2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 356              	.LVL28:
 357 00e6 98E7     		b	.L12
 358              	.L22:
 140:Core/Src/main.c ****       }
 359              		.loc 1 140 9 view .LVU93
 360 00e8 0122     		movs	r2, #1
 361 00ea 0421     		movs	r1, #4
 362 00ec 0448     		ldr	r0, .L23+12
 363 00ee FFF7FEFF 		bl	HAL_GPIO_WritePin
 364              	.LVL29:
 365 00f2 92E7     		b	.L12
 366              	.L24:
 367              		.align	2
 368              	.L23:
 369 00f4 00100048 		.word	1207963648
 370 00f8 000C0048 		.word	1207962624
 371 00fc 00080048 		.word	1207961600
 372 0100 00040048 		.word	1207960576
 373              		.cfi_endproc
 374              	.LFE132:
 376              		.text
 377              	.Letext0:
 378              		.file 3 "d:\\env-windows\\tools\\gnu_gcc\\arm_gcc\\mingw\\arm-none-eabi\\include\\machine\\_defaul
 379              		.file 4 "d:\\env-windows\\tools\\gnu_gcc\\arm_gcc\\mingw\\arm-none-eabi\\include\\sys\\_stdint.h"
 380              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l475xx.h"
 381              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 382              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 383              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 384              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 385              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 386              		.file 11 "Core/Inc/gpio.h"
 387              		.file 12 "<built-in>"
ARM GAS  C:\Users\15892\AppData\Local\Temp\ccRw6VCX.s 			page 17


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\15892\AppData\Local\Temp\ccRw6VCX.s:20     .text.Error_Handler:00000000 $t
C:\Users\15892\AppData\Local\Temp\ccRw6VCX.s:26     .text.Error_Handler:00000000 Error_Handler
C:\Users\15892\AppData\Local\Temp\ccRw6VCX.s:59     .text.SystemClock_Config:00000000 $t
C:\Users\15892\AppData\Local\Temp\ccRw6VCX.s:65     .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\15892\AppData\Local\Temp\ccRw6VCX.s:191    .text.main:00000000 $t
C:\Users\15892\AppData\Local\Temp\ccRw6VCX.s:197    .text.main:00000000 main
C:\Users\15892\AppData\Local\Temp\ccRw6VCX.s:369    .text.main:000000f4 $d

UNDEFINED SYMBOLS
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
HAL_GPIO_WritePin
HAL_GPIO_ReadPin
HAL_Delay
