module prienc8to3 (input logic [7:0] in, output logic [2:0] out);

assign out = in[7] == 1 ? 3'b111 /* Input 7 is high */ :
               in[6] == 1 ? 3'b110 /* Input 6 is high */ :
               in[5] == 1 ? 3'b101 /* Input 5 is high */ :
               in[4] == 1 ? 3'b100 /* Input 4 is high */ :
               in[3] == 1 ? 3'b011 /* Input 3 is high */ :
               in[2] == 1 ? 3'b010 /* Input 2 is high */ :
               in[1] == 1 ? 3'b001 /* Input 1 is high */ :
               in[0] == 1 ? 3'b000:
               3'b000;

endmodule