{"vcs1":{"timestamp_begin":1739359545.692730322, "rt":0.26, "ut":0.11, "st":0.11}}
{"vcselab":{"timestamp_begin":1739359546.039021133, "rt":0.27, "ut":0.15, "st":0.11}}
{"link":{"timestamp_begin":1739359546.366223487, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739359545.464119107}
{"VCS_COMP_START_TIME": 1739359545.464119107}
{"VCS_COMP_END_TIME": 1739359546.585995522}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265552}}
{"vcselab": {"peak_mem": 150344}}
