xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/ml605/ise_project/ml605_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/ml605/ise_project/ml605_gbt_example_design.syr" 
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/ml605/ise_project/ml605_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/ml605/ise_project/ml605_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../core_sources/chipscope_vio -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../../../../dtc_3.0 -sd ../../core_sources/tx_mmcm -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/ml605/ucf/ml605_gbt_exmpldsgn_clks.ucf -uc D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/ml605/ucf/ml605_gbt_exmpldsgn_io.ucf -uc D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/ml605/ucf/ml605_gbt_exmpldsgn_floorplanning.ucf -uc D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/ml605/ucf/ml605_gbt_exmpldsgn_timingclosure.ucf -p xc6vlx240t-ff1156-1 ml605_gbt_example_design.ngc ml605_gbt_example_design.ngd  
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/ml605/ise_project/ml605_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/ml605/ise_project/ml605_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../core_sources/chipscope_vio -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../../../../dtc_3.0 -sd ../../core_sources/tx_mmcm -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/ml605/ucf/ml605_gbt_exmpldsgn_clks.ucf -uc D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/ml605/ucf/ml605_gbt_exmpldsgn_io.ucf -uc D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/ml605/ucf/ml605_gbt_exmpldsgn_floorplanning.ucf -uc D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/ml605/ucf/ml605_gbt_exmpldsgn_timingclosure.ucf -p xc6vlx240t-ff1156-1 ml605_gbt_example_design.ngc ml605_gbt_example_design.ngd  
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/ml605/ise_project/ml605_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/ml605/ise_project/ml605_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../core_sources/chipscope_vio -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../../../../dtc_3.0 -sd ../../core_sources/tx_mmcm -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/ml605/ucf/ml605_gbt_exmpldsgn_clks.ucf -uc D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/ml605/ucf/ml605_gbt_exmpldsgn_io.ucf -uc D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/ml605/ucf/ml605_gbt_exmpldsgn_floorplanning.ucf -uc D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/ml605/ucf/ml605_gbt_exmpldsgn_timingclosure.ucf -p xc6vlx240t-ff1156-1 ml605_gbt_example_design.ngc ml605_gbt_example_design.ngd  
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/ml605/ise_project/ml605_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/ml605/ise_project/ml605_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../core_sources/chipscope_vio -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../../../../dtc_3.0 -sd ../../core_sources/tx_mmcm -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/ml605/ucf/ml605_gbt_exmpldsgn_clks.ucf -uc D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/ml605/ucf/ml605_gbt_exmpldsgn_io.ucf -uc D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/ml605/ucf/ml605_gbt_exmpldsgn_floorplanning.ucf -uc D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/ml605/ucf/ml605_gbt_exmpldsgn_timingclosure.ucf -p xc6vlx240t-ff1156-1 ml605_gbt_example_design.ngc ml605_gbt_example_design.ngd  
xst -intstyle ise -ifn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/ml605/ise_project/ml605_gbt_example_design.xst" -ofn "D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/ml605/ise_project/ml605_gbt_example_design.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../core_sources/chipscope_vio -sd ../../../../gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../core_sources/chipscope_icon -sd ../../core_sources/chipscope_ila -sd ../../../../../dtc_3.0 -sd ../../core_sources/tx_mmcm -sd ../../core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/ml605/ucf/ml605_gbt_exmpldsgn_clks.ucf -uc D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/ml605/ucf/ml605_gbt_exmpldsgn_io.ucf -uc D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/ml605/ucf/ml605_gbt_exmpldsgn_floorplanning.ucf -uc D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/ml605/ucf/ml605_gbt_exmpldsgn_timingclosure.ucf -p xc6vlx240t-ff1156-1 ml605_gbt_example_design.ngc ml605_gbt_example_design.ngd  
