[
 {
  "InstFile" : "E:/FPGA_work/GOWIN/TANG_20K_dock/LCD480_BitTest/src/top.v",
  "InstLine" : 1,
  "InstName" : "top",
  "ModuleFile" : "E:/FPGA_work/GOWIN/TANG_20K_dock/LCD480_BitTest/src/top.v",
  "ModuleLine" : 1,
  "ModuleName" : "top",
  "SubInsts" : [
   {
    "InstFile" : "E:/FPGA_work/GOWIN/TANG_20K_dock/LCD480_BitTest/src/top.v",
    "InstLine" : 30,
    "InstName" : "video_pll_m0",
    "ModuleFile" : "E:/FPGA_work/GOWIN/TANG_20K_dock/LCD480_BitTest/src/gowin_rpll/video_pll.v",
    "ModuleLine" : 8,
    "ModuleName" : "video_pll"
   },
   {
    "InstFile" : "E:/FPGA_work/GOWIN/TANG_20K_dock/LCD480_BitTest/src/top.v",
    "InstLine" : 35,
    "InstName" : "vga_timing_m0",
    "ModuleFile" : "E:/FPGA_work/GOWIN/TANG_20K_dock/LCD480_BitTest/src/vga_timing.v",
    "ModuleLine" : 1,
    "ModuleName" : "vga_timing"
   }
  ]
 }
]