#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x1546060a0 .scope module, "register_file_tb" "register_file_tb" 2 1;
 .timescale -9 -12;
v0x1546187c0_0 .var "clk", 0 0;
RS_0x1480180a0 .resolv tri, v0x154616b40_0, v0x154617320_0, v0x154617b30_0, v0x154618280_0;
v0x154618850_0 .net8 "readData1", 31 0, RS_0x1480180a0;  4 drivers
v0x1546188e0_0 .var "writeData", 31 0;
v0x154618970_0 .var "writeEn", 0 0;
S_0x154606220 .scope module, "uut" "register_file" 2 10, 3 3 0, S_0x1546060a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "writeEn";
    .port_info 2 /INPUT 32 "writeData";
    .port_info 3 /OUTPUT 32 "readData1";
v0x154618370_0 .net "clk", 0 0, v0x1546187c0_0;  1 drivers
v0x154618490_0 .net8 "readData1", 31 0, RS_0x1480180a0;  alias, 4 drivers
v0x1546185a0_0 .net "writeData", 31 0, v0x1546188e0_0;  1 drivers
v0x1546186b0_0 .net "writeEn", 0 0, v0x154618970_0;  1 drivers
S_0x154606440 .scope generate, "genblk1[0]" "genblk1[0]" 3 13, 3 13 0, S_0x154606220;
 .timescale -9 -12;
P_0x154606600 .param/l "i" 1 3 13, +C4<00>;
S_0x154606690 .scope module, "u0" "register" 3 14, 4 1 0, S_0x154606440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /OUTPUT 32 "q";
v0x154606930_0 .net "clk", 0 0, v0x1546187c0_0;  alias, 1 drivers
v0x1546169e0_0 .net "d", 31 0, v0x1546188e0_0;  alias, 1 drivers
v0x154616a90_0 .net "en", 0 0, v0x154618970_0;  alias, 1 drivers
v0x154616b40_0 .var "q", 31 0;
E_0x1546068d0 .event posedge, v0x154606930_0;
S_0x154616c50 .scope generate, "genblk1[1]" "genblk1[1]" 3 13, 3 13 0, S_0x154606220;
 .timescale -9 -12;
P_0x154616e30 .param/l "i" 1 3 13, +C4<01>;
S_0x154616eb0 .scope module, "u0" "register" 3 14, 4 1 0, S_0x154616c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /OUTPUT 32 "q";
v0x1546170f0_0 .net "clk", 0 0, v0x1546187c0_0;  alias, 1 drivers
v0x1546171a0_0 .net "d", 31 0, v0x1546188e0_0;  alias, 1 drivers
v0x154617250_0 .net "en", 0 0, v0x154618970_0;  alias, 1 drivers
v0x154617320_0 .var "q", 31 0;
S_0x154617400 .scope generate, "genblk1[2]" "genblk1[2]" 3 13, 3 13 0, S_0x154606220;
 .timescale -9 -12;
P_0x1546175d0 .param/l "i" 1 3 13, +C4<010>;
S_0x154617660 .scope module, "u0" "register" 3 14, 4 1 0, S_0x154617400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /OUTPUT 32 "q";
v0x1546178a0_0 .net "clk", 0 0, v0x1546187c0_0;  alias, 1 drivers
v0x154617980_0 .net "d", 31 0, v0x1546188e0_0;  alias, 1 drivers
v0x154617a60_0 .net "en", 0 0, v0x154618970_0;  alias, 1 drivers
v0x154617b30_0 .var "q", 31 0;
S_0x154617c00 .scope generate, "genblk1[3]" "genblk1[3]" 3 13, 3 13 0, S_0x154606220;
 .timescale -9 -12;
P_0x154617dd0 .param/l "i" 1 3 13, +C4<011>;
S_0x154617e70 .scope module, "u0" "register" 3 14, 4 1 0, S_0x154617c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /OUTPUT 32 "q";
v0x154618090_0 .net "clk", 0 0, v0x1546187c0_0;  alias, 1 drivers
v0x154618130_0 .net "d", 31 0, v0x1546188e0_0;  alias, 1 drivers
v0x1546181d0_0 .net "en", 0 0, v0x154618970_0;  alias, 1 drivers
v0x154618280_0 .var "q", 31 0;
    .scope S_0x154606690;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154616b40_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x154606690;
T_1 ;
    %wait E_0x1546068d0;
    %load/vec4 v0x154616a90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x1546169e0_0;
    %assign/vec4 v0x154616b40_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x154616eb0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154617320_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x154616eb0;
T_3 ;
    %wait E_0x1546068d0;
    %load/vec4 v0x154617250_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x1546171a0_0;
    %assign/vec4 v0x154617320_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x154617660;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154617b30_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x154617660;
T_5 ;
    %wait E_0x1546068d0;
    %load/vec4 v0x154617a60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x154617980_0;
    %assign/vec4 v0x154617b30_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x154617e70;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154618280_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x154617e70;
T_7 ;
    %wait E_0x1546068d0;
    %load/vec4 v0x1546181d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x154618130_0;
    %assign/vec4 v0x154618280_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1546060a0;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0x1546187c0_0;
    %inv;
    %store/vec4 v0x1546187c0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1546060a0;
T_9 ;
    %vpi_call 2 21 "$dumpfile", "register_file_tb.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1546060a0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1546187c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154618970_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1546188e0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x1546188e0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0x1546188e0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154618970_0, 0, 1;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x1546188e0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0x1546188e0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1546188e0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "register_file_tb.v";
    "register_file.v";
    "../register/register.v";
