Warning: Design 'dc_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full_clock
        -delay max
        -nets
        -max_paths 30
        -transition_time
Design : dc_top
Version: T-2022.03-SP3
Date   : Mon Nov 11 14:10:13 2024
****************************************

Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: genblk1_3__dc_inst/y0[15] (internal pin)
  Endpoint: y0[15] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dc_top             ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  genblk1_3__dc_inst/y0[15] (delay_commutator)            0.00      0.00       0.00 r    so 
  y0[15] (net)                                  1                   0.00       0.00 r
  y0[15] (out)                                            0.00      0.00       0.00 r
  data arrival time                                                            0.00
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: genblk1_3__dc_inst/y0[14] (internal pin)
  Endpoint: y0[14] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dc_top             ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  genblk1_3__dc_inst/y0[14] (delay_commutator)            0.00      0.00       0.00 r    so 
  y0[14] (net)                                  1                   0.00       0.00 r
  y0[14] (out)                                            0.00      0.00       0.00 r
  data arrival time                                                            0.00
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: genblk1_3__dc_inst/y0[13] (internal pin)
  Endpoint: y0[13] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dc_top             ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  genblk1_3__dc_inst/y0[13] (delay_commutator)            0.00      0.00       0.00 r    so 
  y0[13] (net)                                  1                   0.00       0.00 r
  y0[13] (out)                                            0.00      0.00       0.00 r
  data arrival time                                                            0.00
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: genblk1_3__dc_inst/y0[12] (internal pin)
  Endpoint: y0[12] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dc_top             ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  genblk1_3__dc_inst/y0[12] (delay_commutator)            0.00      0.00       0.00 r    so 
  y0[12] (net)                                  1                   0.00       0.00 r
  y0[12] (out)                                            0.00      0.00       0.00 r
  data arrival time                                                            0.00
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: genblk1_3__dc_inst/y0[11] (internal pin)
  Endpoint: y0[11] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dc_top             ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  genblk1_3__dc_inst/y0[11] (delay_commutator)            0.00      0.00       0.00 r    so 
  y0[11] (net)                                  1                   0.00       0.00 r
  y0[11] (out)                                            0.00      0.00       0.00 r
  data arrival time                                                            0.00
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: genblk1_3__dc_inst/y0[10] (internal pin)
  Endpoint: y0[10] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dc_top             ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  genblk1_3__dc_inst/y0[10] (delay_commutator)            0.00      0.00       0.00 r    so 
  y0[10] (net)                                  1                   0.00       0.00 r
  y0[10] (out)                                            0.00      0.00       0.00 r
  data arrival time                                                            0.00
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: genblk1_3__dc_inst/y0[9] (internal pin)
  Endpoint: y0[9] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dc_top             ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  genblk1_3__dc_inst/y0[9] (delay_commutator)             0.00      0.00       0.00 r    so 
  y0[9] (net)                                   1                   0.00       0.00 r
  y0[9] (out)                                             0.00      0.00       0.00 r
  data arrival time                                                            0.00
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: genblk1_3__dc_inst/y0[8] (internal pin)
  Endpoint: y0[8] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dc_top             ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  genblk1_3__dc_inst/y0[8] (delay_commutator)             0.00      0.00       0.00 r    so 
  y0[8] (net)                                   1                   0.00       0.00 r
  y0[8] (out)                                             0.00      0.00       0.00 r
  data arrival time                                                            0.00
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: genblk1_3__dc_inst/y0[7] (internal pin)
  Endpoint: y0[7] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dc_top             ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  genblk1_3__dc_inst/y0[7] (delay_commutator)             0.00      0.00       0.00 r    so 
  y0[7] (net)                                   1                   0.00       0.00 r
  y0[7] (out)                                             0.00      0.00       0.00 r
  data arrival time                                                            0.00
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: genblk1_3__dc_inst/y0[6] (internal pin)
  Endpoint: y0[6] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dc_top             ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  genblk1_3__dc_inst/y0[6] (delay_commutator)             0.00      0.00       0.00 r    so 
  y0[6] (net)                                   1                   0.00       0.00 r
  y0[6] (out)                                             0.00      0.00       0.00 r
  data arrival time                                                            0.00
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: genblk1_3__dc_inst/y0[5] (internal pin)
  Endpoint: y0[5] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dc_top             ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  genblk1_3__dc_inst/y0[5] (delay_commutator)             0.00      0.00       0.00 r    so 
  y0[5] (net)                                   1                   0.00       0.00 r
  y0[5] (out)                                             0.00      0.00       0.00 r
  data arrival time                                                            0.00
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: genblk1_3__dc_inst/y0[4] (internal pin)
  Endpoint: y0[4] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dc_top             ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  genblk1_3__dc_inst/y0[4] (delay_commutator)             0.00      0.00       0.00 r    so 
  y0[4] (net)                                   1                   0.00       0.00 r
  y0[4] (out)                                             0.00      0.00       0.00 r
  data arrival time                                                            0.00
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: genblk1_3__dc_inst/y0[3] (internal pin)
  Endpoint: y0[3] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dc_top             ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  genblk1_3__dc_inst/y0[3] (delay_commutator)             0.00      0.00       0.00 r    so 
  y0[3] (net)                                   1                   0.00       0.00 r
  y0[3] (out)                                             0.00      0.00       0.00 r
  data arrival time                                                            0.00
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: genblk1_3__dc_inst/y0[2] (internal pin)
  Endpoint: y0[2] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dc_top             ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  genblk1_3__dc_inst/y0[2] (delay_commutator)             0.00      0.00       0.00 r    so 
  y0[2] (net)                                   1                   0.00       0.00 r
  y0[2] (out)                                             0.00      0.00       0.00 r
  data arrival time                                                            0.00
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: genblk1_3__dc_inst/y0[1] (internal pin)
  Endpoint: y0[1] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dc_top             ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  genblk1_3__dc_inst/y0[1] (delay_commutator)             0.00      0.00       0.00 r    so 
  y0[1] (net)                                   1                   0.00       0.00 r
  y0[1] (out)                                             0.00      0.00       0.00 r
  data arrival time                                                            0.00
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: genblk1_3__dc_inst/y0[0] (internal pin)
  Endpoint: y0[0] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dc_top             ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  genblk1_3__dc_inst/y0[0] (delay_commutator)             0.00      0.00       0.00 r    so 
  y0[0] (net)                                   1                   0.00       0.00 r
  y0[0] (out)                                             0.00      0.00       0.00 r
  data arrival time                                                            0.00
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: genblk1_3__dc_inst/y1[15] (internal pin)
  Endpoint: y1[15] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dc_top             ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  genblk1_3__dc_inst/y1[15] (delay_commutator)            0.00      0.00       0.00 r    so 
  y1[15] (net)                                  1                   0.00       0.00 r
  y1[15] (out)                                            0.00      0.00       0.00 r
  data arrival time                                                            0.00
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: genblk1_3__dc_inst/y1[14] (internal pin)
  Endpoint: y1[14] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dc_top             ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  genblk1_3__dc_inst/y1[14] (delay_commutator)            0.00      0.00       0.00 r    so 
  y1[14] (net)                                  1                   0.00       0.00 r
  y1[14] (out)                                            0.00      0.00       0.00 r
  data arrival time                                                            0.00
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: genblk1_3__dc_inst/y1[13] (internal pin)
  Endpoint: y1[13] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dc_top             ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  genblk1_3__dc_inst/y1[13] (delay_commutator)            0.00      0.00       0.00 r    so 
  y1[13] (net)                                  1                   0.00       0.00 r
  y1[13] (out)                                            0.00      0.00       0.00 r
  data arrival time                                                            0.00
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: genblk1_3__dc_inst/y1[12] (internal pin)
  Endpoint: y1[12] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dc_top             ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  genblk1_3__dc_inst/y1[12] (delay_commutator)            0.00      0.00       0.00 r    so 
  y1[12] (net)                                  1                   0.00       0.00 r
  y1[12] (out)                                            0.00      0.00       0.00 r
  data arrival time                                                            0.00
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: genblk1_3__dc_inst/y1[11] (internal pin)
  Endpoint: y1[11] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dc_top             ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  genblk1_3__dc_inst/y1[11] (delay_commutator)            0.00      0.00       0.00 r    so 
  y1[11] (net)                                  1                   0.00       0.00 r
  y1[11] (out)                                            0.00      0.00       0.00 r
  data arrival time                                                            0.00
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: genblk1_3__dc_inst/y1[10] (internal pin)
  Endpoint: y1[10] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dc_top             ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  genblk1_3__dc_inst/y1[10] (delay_commutator)            0.00      0.00       0.00 r    so 
  y1[10] (net)                                  1                   0.00       0.00 r
  y1[10] (out)                                            0.00      0.00       0.00 r
  data arrival time                                                            0.00
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: genblk1_3__dc_inst/y1[9] (internal pin)
  Endpoint: y1[9] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dc_top             ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  genblk1_3__dc_inst/y1[9] (delay_commutator)             0.00      0.00       0.00 r    so 
  y1[9] (net)                                   1                   0.00       0.00 r
  y1[9] (out)                                             0.00      0.00       0.00 r
  data arrival time                                                            0.00
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: genblk1_3__dc_inst/y1[8] (internal pin)
  Endpoint: y1[8] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dc_top             ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  genblk1_3__dc_inst/y1[8] (delay_commutator)             0.00      0.00       0.00 r    so 
  y1[8] (net)                                   1                   0.00       0.00 r
  y1[8] (out)                                             0.00      0.00       0.00 r
  data arrival time                                                            0.00
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: genblk1_3__dc_inst/y1[7] (internal pin)
  Endpoint: y1[7] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dc_top             ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  genblk1_3__dc_inst/y1[7] (delay_commutator)             0.00      0.00       0.00 r    so 
  y1[7] (net)                                   1                   0.00       0.00 r
  y1[7] (out)                                             0.00      0.00       0.00 r
  data arrival time                                                            0.00
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: genblk1_3__dc_inst/y1[6] (internal pin)
  Endpoint: y1[6] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dc_top             ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  genblk1_3__dc_inst/y1[6] (delay_commutator)             0.00      0.00       0.00 r    so 
  y1[6] (net)                                   1                   0.00       0.00 r
  y1[6] (out)                                             0.00      0.00       0.00 r
  data arrival time                                                            0.00
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: genblk1_3__dc_inst/y1[5] (internal pin)
  Endpoint: y1[5] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dc_top             ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  genblk1_3__dc_inst/y1[5] (delay_commutator)             0.00      0.00       0.00 r    so 
  y1[5] (net)                                   1                   0.00       0.00 r
  y1[5] (out)                                             0.00      0.00       0.00 r
  data arrival time                                                            0.00
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: genblk1_3__dc_inst/y1[4] (internal pin)
  Endpoint: y1[4] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dc_top             ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  genblk1_3__dc_inst/y1[4] (delay_commutator)             0.00      0.00       0.00 r    so 
  y1[4] (net)                                   1                   0.00       0.00 r
  y1[4] (out)                                             0.00      0.00       0.00 r
  data arrival time                                                            0.00
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: genblk1_3__dc_inst/y1[3] (internal pin)
  Endpoint: y1[3] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dc_top             ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  genblk1_3__dc_inst/y1[3] (delay_commutator)             0.00      0.00       0.00 r    so 
  y1[3] (net)                                   1                   0.00       0.00 r
  y1[3] (out)                                             0.00      0.00       0.00 r
  data arrival time                                                            0.00
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: genblk1_3__dc_inst/y1[2] (internal pin)
  Endpoint: y1[2] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dc_top             ForQA                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  genblk1_3__dc_inst/y1[2] (delay_commutator)             0.00      0.00       0.00 r    so 
  y1[2] (net)                                   1                   0.00       0.00 r
  y1[2] (out)                                             0.00      0.00       0.00 r
  data arrival time                                                            0.00
  ---------------------------------------------------------------------------------------------------------
  (Path is unconstrained)


1
