Analysis & Synthesis report for uk101
Fri Jun 19 15:51:09 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |uk101|acia6850:diskacia|TxState
 11. State Machine - |uk101|acia6850:diskacia|RxState
 12. State Machine - |uk101|acia6850:diskacia|DCDState
 13. State Machine - |uk101|bufferedUART:u5|txState
 14. State Machine - |uk101|bufferedUART:u5|rxState
 15. User-Specified and Inferred Latches
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for BasicRom:u2|altsyncram:altsyncram_component|altsyncram_6324:auto_generated
 22. Source assignments for ProgRam:u3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated
 23. Source assignments for DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_7p14:auto_generated
 24. Source assignments for DisplayRam:u10|altsyncram:altsyncram_component|altsyncram_7p14:auto_generated
 25. Source assignments for HiresRam:u11|altsyncram:altsyncram_component|altsyncram_ts14:auto_generated
 26. Source assignments for DiskRAM:DISKRAM|altsyncram:altsyncram_component|altsyncram_bc24:auto_generated|altsyncram_ntv2:altsyncram1
 27. Source assignments for bufferedUART:u5|altsyncram:rxBuffer_rtl_0|altsyncram_hik1:auto_generated
 28. Parameter Settings for User Entity Instance: PLL5_25:pll25|PLL5_25_0002:pll5_25_inst|altera_pll:altera_pll_i
 29. Parameter Settings for User Entity Instance: BasicRom:u2|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: ProgRam:u3|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: DisplayRam:u8|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: DisplayRam:u10|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: HiresRam:u11|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: UK101keyboard:u9|ps2_intf:ps2
 35. Parameter Settings for User Entity Instance: DiskRAM:DISKRAM|altsyncram:altsyncram_component
 36. Parameter Settings for Inferred Entity Instance: bufferedUART:u5|altsyncram:rxBuffer_rtl_0
 37. altsyncram Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "acia6850:diskacia"
 39. Port Connectivity Checks: "pia6821:diskpia"
 40. Port Connectivity Checks: "DiskRAM:DISKRAM"
 41. Port Connectivity Checks: "UK101keyboard:u9|ps2_intf:ps2"
 42. Port Connectivity Checks: "UK101keyboard:u9"
 43. Port Connectivity Checks: "HiresRam:u11"
 44. Port Connectivity Checks: "DisplayRam:u10"
 45. Port Connectivity Checks: "DisplayRam:u8"
 46. Port Connectivity Checks: "bufferedUART:u5"
 47. Port Connectivity Checks: "T65:u1|T65_ALU:alu"
 48. Port Connectivity Checks: "T65:u1"
 49. Port Connectivity Checks: "PLL5_25:pll25"
 50. In-System Memory Content Editor Settings
 51. Post-Synthesis Netlist Statistics for Top Partition
 52. Elapsed Time Per Partition
 53. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jun 19 15:51:09 2020           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; uk101                                           ;
; Top-level Entity Name           ; uk101                                           ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 590                                             ;
; Total pins                      ; 40                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,966,336                                       ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; uk101              ; uk101              ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Maximum processors allowed for parallel compilation                             ; 4                  ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                             ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+
; ../Components/6850/acia6850.vhd                                    ; yes             ; User VHDL File                               ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/6850/acia6850.vhd                                                   ;             ;
; ../Components/6821/pia6821.vhd                                     ; yes             ; User VHDL File                               ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/6821/pia6821.vhd                                                    ;             ;
; ../UK101/HiresRam.vhd                                              ; yes             ; User Wizard-Generated File                   ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101/HiresRam.vhd                                                             ;             ;
; UK101TextDisplay.vhd                                               ; yes             ; User VHDL File                               ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/UK101TextDisplay.vhd                                               ;             ;
; ProgRam.vhd                                                        ; yes             ; User Wizard-Generated File                   ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/ProgRam.vhd                                                        ;             ;
; ../UK101/CharRom.VHD                                               ; yes             ; User VHDL File                               ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101/CharRom.VHD                                                              ;             ;
; ../UK101/CegmonRom.VHD                                             ; yes             ; User VHDL File                               ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101/CegmonRom.VHD                                                            ;             ;
; ../UK101/BasicRom.vhd                                              ; yes             ; User Wizard-Generated File                   ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101/BasicRom.vhd                                                             ;             ;
; ../UK101/DisplayRam.vhd                                            ; yes             ; User Wizard-Generated File                   ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101/DisplayRam.vhd                                                           ;             ;
; ../Components/UART/bufferedUART.vhd                                ; yes             ; User VHDL File                               ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/UART/bufferedUART.vhd                                               ;             ;
; ../Components/PS2KB/UK101keyboard.vhd                              ; yes             ; User VHDL File                               ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/PS2KB/UK101keyboard.vhd                                             ;             ;
; ../Components/PS2KB/ps2_intf.vhd                                   ; yes             ; User VHDL File                               ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/PS2KB/ps2_intf.vhd                                                  ;             ;
; ../Components/M6502/T65_Pack.vhd                                   ; yes             ; User VHDL File                               ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65_Pack.vhd                                                  ;             ;
; ../Components/M6502/T65_MCode.vhd                                  ; yes             ; User VHDL File                               ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65_MCode.vhd                                                 ;             ;
; ../Components/M6502/T65_ALU.vhd                                    ; yes             ; User VHDL File                               ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65_ALU.vhd                                                   ;             ;
; ../Components/M6502/T65.vhd                                        ; yes             ; User VHDL File                               ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd                                                       ;             ;
; uk101.vhd                                                          ; yes             ; User VHDL File                               ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd                                                          ;             ;
; PLL5_25.vhd                                                        ; yes             ; User Wizard-Generated File                   ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/PLL5_25.vhd                                                        ; PLL5_25     ;
; PLL5_25/PLL5_25_0002.v                                             ; yes             ; User Verilog HDL File                        ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/PLL5_25/PLL5_25_0002.v                                             ; PLL5_25     ;
; DiskRAM.vhd                                                        ; yes             ; User Wizard-Generated File                   ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/DiskRAM.vhd                                                        ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v                                                           ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                         ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                  ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                            ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                         ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                         ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                          ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                                             ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                                             ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                                           ;             ;
; db/altsyncram_6324.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/altsyncram_6324.tdf                                             ;             ;
; BASIC.HEX                                                          ; yes             ; Auto-Found Memory Initialization File        ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/BASIC.HEX                                                          ;             ;
; db/altsyncram_ba04.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/altsyncram_ba04.tdf                                             ;             ;
; db/decode_8la.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/decode_8la.tdf                                                  ;             ;
; db/decode_11a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/decode_11a.tdf                                                  ;             ;
; db/mux_ofb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/mux_ofb.tdf                                                     ;             ;
; db/altsyncram_7p14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/altsyncram_7p14.tdf                                             ;             ;
; db/altsyncram_ts14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/altsyncram_ts14.tdf                                             ;             ;
; db/decode_5la.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/decode_5la.tdf                                                  ;             ;
; db/decode_u0a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/decode_u0a.tdf                                                  ;             ;
; db/mux_lfb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/mux_lfb.tdf                                                     ;             ;
; db/altsyncram_bc24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/altsyncram_bc24.tdf                                             ;             ;
; db/altsyncram_ntv2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/altsyncram_ntv2.tdf                                             ;             ;
; db/decode_sma.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/decode_sma.tdf                                                  ;             ;
; db/decode_l2a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/decode_l2a.tdf                                                  ;             ;
; db/mux_chb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/mux_chb.tdf                                                     ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                      ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                         ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                            ; altera_sld  ;
; db/ip/sld08f578ea/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/ip/sld08f578ea/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld08f578ea/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/ip/sld08f578ea/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld08f578ea/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/ip/sld08f578ea/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld08f578ea/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/ip/sld08f578ea/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld08f578ea/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/ip/sld08f578ea/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld08f578ea/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/ip/sld08f578ea/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                       ;             ;
; db/altsyncram_hik1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/altsyncram_hik1.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                  ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                          ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1491                                                                           ;
;                                             ;                                                                                ;
; Combinational ALUT usage for logic          ; 1967                                                                           ;
;     -- 7 input functions                    ; 167                                                                            ;
;     -- 6 input functions                    ; 829                                                                            ;
;     -- 5 input functions                    ; 279                                                                            ;
;     -- 4 input functions                    ; 187                                                                            ;
;     -- <=3 input functions                  ; 505                                                                            ;
;                                             ;                                                                                ;
; Dedicated logic registers                   ; 590                                                                            ;
;                                             ;                                                                                ;
; I/O pins                                    ; 40                                                                             ;
; Total MLAB memory bits                      ; 0                                                                              ;
; Total block memory bits                     ; 1966336                                                                        ;
;                                             ;                                                                                ;
; Total DSP Blocks                            ; 0                                                                              ;
;                                             ;                                                                                ;
; Total PLLs                                  ; 3                                                                              ;
;     -- PLLs                                 ; 3                                                                              ;
;                                             ;                                                                                ;
; Maximum fan-out node                        ; PLL5_25:pll25|PLL5_25_0002:pll5_25_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 378                                                                            ;
; Total fan-out                               ; 16978                                                                          ;
; Average fan-out                             ; 5.81                                                                           ;
+---------------------------------------------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |uk101                                                                                                                                  ; 1967 (157)          ; 590 (31)                  ; 1966336           ; 0          ; 40   ; 0            ; |uk101                                                                                                                                                                                                                                                                                                                                            ; uk101                             ; work         ;
;    |BasicRom:u2|                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |uk101|BasicRom:u2                                                                                                                                                                                                                                                                                                                                ; BasicRom                          ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |uk101|BasicRom:u2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;          |altsyncram_6324:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |uk101|BasicRom:u2|altsyncram:altsyncram_component|altsyncram_6324:auto_generated                                                                                                                                                                                                                                                                 ; altsyncram_6324                   ; work         ;
;    |CegmonRom:u4|                                                                                                                       ; 330 (330)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uk101|CegmonRom:u4                                                                                                                                                                                                                                                                                                                               ; CegmonRom                         ; work         ;
;    |CharRom:u7|                                                                                                                         ; 281 (281)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uk101|CharRom:u7                                                                                                                                                                                                                                                                                                                                 ; CharRom                           ; work         ;
;    |DiskRAM:DISKRAM|                                                                                                                    ; 160 (0)             ; 52 (0)                    ; 1474560           ; 0          ; 0    ; 0            ; |uk101|DiskRAM:DISKRAM                                                                                                                                                                                                                                                                                                                            ; DiskRAM                           ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 160 (0)             ; 52 (0)                    ; 1474560           ; 0          ; 0    ; 0            ; |uk101|DiskRAM:DISKRAM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;          |altsyncram_bc24:auto_generated|                                                                                               ; 160 (0)             ; 52 (0)                    ; 1474560           ; 0          ; 0    ; 0            ; |uk101|DiskRAM:DISKRAM|altsyncram:altsyncram_component|altsyncram_bc24:auto_generated                                                                                                                                                                                                                                                             ; altsyncram_bc24                   ; work         ;
;             |altsyncram_ntv2:altsyncram1|                                                                                               ; 63 (0)              ; 5 (5)                     ; 1474560           ; 0          ; 0    ; 0            ; |uk101|DiskRAM:DISKRAM|altsyncram:altsyncram_component|altsyncram_bc24:auto_generated|altsyncram_ntv2:altsyncram1                                                                                                                                                                                                                                 ; altsyncram_ntv2                   ; work         ;
;                |decode_l2a:rden_decode_b|                                                                                               ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uk101|DiskRAM:DISKRAM|altsyncram:altsyncram_component|altsyncram_bc24:auto_generated|altsyncram_ntv2:altsyncram1|decode_l2a:rden_decode_b                                                                                                                                                                                                        ; decode_l2a                        ; work         ;
;                |decode_sma:decode5|                                                                                                     ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uk101|DiskRAM:DISKRAM|altsyncram:altsyncram_component|altsyncram_bc24:auto_generated|altsyncram_ntv2:altsyncram1|decode_sma:decode5                                                                                                                                                                                                              ; decode_sma                        ; work         ;
;                |mux_chb:mux7|                                                                                                           ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uk101|DiskRAM:DISKRAM|altsyncram:altsyncram_component|altsyncram_bc24:auto_generated|altsyncram_ntv2:altsyncram1|mux_chb:mux7                                                                                                                                                                                                                    ; mux_chb                           ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 97 (80)             ; 47 (38)                   ; 0                 ; 0          ; 0    ; 0            ; |uk101|DiskRAM:DISKRAM|altsyncram:altsyncram_component|altsyncram_bc24:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                   ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |uk101|DiskRAM:DISKRAM|altsyncram:altsyncram_component|altsyncram_bc24:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                ; sld_rom_sr                        ; work         ;
;    |DisplayRam:u10|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |uk101|DisplayRam:u10                                                                                                                                                                                                                                                                                                                             ; DisplayRam                        ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |uk101|DisplayRam:u10|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;          |altsyncram_7p14:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |uk101|DisplayRam:u10|altsyncram:altsyncram_component|altsyncram_7p14:auto_generated                                                                                                                                                                                                                                                              ; altsyncram_7p14                   ; work         ;
;    |DisplayRam:u8|                                                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |uk101|DisplayRam:u8                                                                                                                                                                                                                                                                                                                              ; DisplayRam                        ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |uk101|DisplayRam:u8|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;          |altsyncram_7p14:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |uk101|DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_7p14:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_7p14                   ; work         ;
;    |HiresRam:u11|                                                                                                                       ; 10 (0)              ; 2 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |uk101|HiresRam:u11                                                                                                                                                                                                                                                                                                                               ; HiresRam                          ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 10 (0)              ; 2 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |uk101|HiresRam:u11|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;          |altsyncram_ts14:auto_generated|                                                                                               ; 10 (0)              ; 2 (2)                     ; 131072            ; 0          ; 0    ; 0            ; |uk101|HiresRam:u11|altsyncram:altsyncram_component|altsyncram_ts14:auto_generated                                                                                                                                                                                                                                                                ; altsyncram_ts14                   ; work         ;
;             |decode_5la:decode2|                                                                                                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uk101|HiresRam:u11|altsyncram:altsyncram_component|altsyncram_ts14:auto_generated|decode_5la:decode2                                                                                                                                                                                                                                             ; decode_5la                        ; work         ;
;             |mux_lfb:mux5|                                                                                                              ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uk101|HiresRam:u11|altsyncram:altsyncram_component|altsyncram_ts14:auto_generated|mux_lfb:mux5                                                                                                                                                                                                                                                   ; mux_lfb                           ; work         ;
;    |PLL5_25:pll25|                                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uk101|PLL5_25:pll25                                                                                                                                                                                                                                                                                                                              ; PLL5_25                           ; pll5_25      ;
;       |PLL5_25_0002:pll5_25_inst|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uk101|PLL5_25:pll25|PLL5_25_0002:pll5_25_inst                                                                                                                                                                                                                                                                                                    ; PLL5_25_0002                      ; PLL5_25      ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uk101|PLL5_25:pll25|PLL5_25_0002:pll5_25_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                            ; altera_pll                        ; work         ;
;    |ProgRam:u3|                                                                                                                         ; 15 (0)              ; 1 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |uk101|ProgRam:u3                                                                                                                                                                                                                                                                                                                                 ; ProgRam                           ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 15 (0)              ; 1 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |uk101|ProgRam:u3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;          |altsyncram_ba04:auto_generated|                                                                                               ; 15 (0)              ; 1 (1)                     ; 262144            ; 0          ; 0    ; 0            ; |uk101|ProgRam:u3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_ba04                   ; work         ;
;             |decode_11a:rden_decode|                                                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uk101|ProgRam:u3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_11a:rden_decode                                                                                                                                                                                                                                           ; decode_11a                        ; work         ;
;             |decode_8la:decode3|                                                                                                        ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uk101|ProgRam:u3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_8la:decode3                                                                                                                                                                                                                                               ; decode_8la                        ; work         ;
;             |mux_ofb:mux2|                                                                                                              ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uk101|ProgRam:u3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|mux_ofb:mux2                                                                                                                                                                                                                                                     ; mux_ofb                           ; work         ;
;    |T65:u1|                                                                                                                             ; 569 (297)           ; 126 (126)                 ; 0                 ; 0          ; 0    ; 0            ; |uk101|T65:u1                                                                                                                                                                                                                                                                                                                                     ; T65                               ; work         ;
;       |T65_ALU:alu|                                                                                                                     ; 114 (114)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uk101|T65:u1|T65_ALU:alu                                                                                                                                                                                                                                                                                                                         ; T65_ALU                           ; work         ;
;       |T65_MCode:mcode|                                                                                                                 ; 158 (158)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uk101|T65:u1|T65_MCode:mcode                                                                                                                                                                                                                                                                                                                     ; T65_MCode                         ; work         ;
;    |UK101TextDisplay:u6|                                                                                                                ; 95 (95)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |uk101|UK101TextDisplay:u6                                                                                                                                                                                                                                                                                                                        ; UK101TextDisplay                  ; work         ;
;    |UK101keyboard:u9|                                                                                                                   ; 101 (85)            ; 86 (52)                   ; 0                 ; 0          ; 0    ; 0            ; |uk101|UK101keyboard:u9                                                                                                                                                                                                                                                                                                                           ; UK101keyboard                     ; work         ;
;       |ps2_intf:ps2|                                                                                                                    ; 16 (16)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |uk101|UK101keyboard:u9|ps2_intf:ps2                                                                                                                                                                                                                                                                                                              ; ps2_intf                          ; work         ;
;    |acia6850:diskacia|                                                                                                                  ; 11 (11)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |uk101|acia6850:diskacia                                                                                                                                                                                                                                                                                                                          ; acia6850                          ; work         ;
;    |bufferedUART:u5|                                                                                                                    ; 90 (90)             ; 75 (75)                   ; 256               ; 0          ; 0    ; 0            ; |uk101|bufferedUART:u5                                                                                                                                                                                                                                                                                                                            ; bufferedUART                      ; work         ;
;       |altsyncram:rxBuffer_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |uk101|bufferedUART:u5|altsyncram:rxBuffer_rtl_0                                                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;          |altsyncram_hik1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |uk101|bufferedUART:u5|altsyncram:rxBuffer_rtl_0|altsyncram_hik1:auto_generated                                                                                                                                                                                                                                                                   ; altsyncram_hik1                   ; work         ;
;    |pia6821:diskpia|                                                                                                                    ; 50 (50)             ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |uk101|pia6821:diskpia                                                                                                                                                                                                                                                                                                                            ; pia6821                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 98 (1)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |uk101|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 97 (0)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |uk101|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 97 (0)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |uk101|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 97 (1)              ; 87 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |uk101|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 96 (0)              ; 82 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |uk101|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 96 (64)             ; 82 (54)                   ; 0                 ; 0          ; 0    ; 0            ; |uk101|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |uk101|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |uk101|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------+
; Name                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF       ;
+-----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------+
; BasicRom:u2|altsyncram:altsyncram_component|altsyncram_6324:auto_generated|ALTSYNCRAM                                 ; AUTO ; ROM              ; 8192         ; 8            ; --           ; --           ; 65536   ; BASIC.HEX ;
; DiskRAM:DISKRAM|altsyncram:altsyncram_component|altsyncram_bc24:auto_generated|altsyncram_ntv2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 184320       ; 8            ; 184320       ; 8            ; 1474560 ; None      ;
; DisplayRam:u10|altsyncram:altsyncram_component|altsyncram_7p14:auto_generated|ALTSYNCRAM                              ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384   ; None      ;
; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_7p14:auto_generated|ALTSYNCRAM                               ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384   ; None      ;
; HiresRam:u11|altsyncram:altsyncram_component|altsyncram_ts14:auto_generated|ALTSYNCRAM                                ; AUTO ; True Dual Port   ; 16384        ; 8            ; 16384        ; 8            ; 131072  ; None      ;
; ProgRam:u3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ALTSYNCRAM                                  ; AUTO ; Single Port      ; 32768        ; 8            ; --           ; --           ; 262144  ; None      ;
; bufferedUART:u5|altsyncram:rxBuffer_rtl_0|altsyncram_hik1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256     ; None      ;
+-----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File         ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |uk101|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |uk101|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |uk101|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |uk101|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |uk101|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                         ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |uk101|DiskRAM:DISKRAM                                                                                                                                                                                                                                                     ; DiskRAM.vhd             ;
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |uk101|PLL5_25:pll25                                                                                                                                                                                                                                                       ; PLL5_25.vhd             ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |uk101|BasicRom:u2                                                                                                                                                                                                                                                         ; ../UK101/BasicRom.vhd   ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |uk101|ProgRam:u3                                                                                                                                                                                                                                                          ; ProgRam.vhd             ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |uk101|DisplayRam:u8                                                                                                                                                                                                                                                       ; ../UK101/DisplayRam.vhd ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |uk101|DisplayRam:u10                                                                                                                                                                                                                                                      ; ../UK101/DisplayRam.vhd ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |uk101|HiresRam:u11                                                                                                                                                                                                                                                        ; ../UK101/HiresRam.vhd   ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |uk101|acia6850:diskacia|TxState                                                                                             ;
+------------------------+----------------------+------------------------+----------------------+-----------------------+----------------------+
; Name                   ; TxState.TxState_Stop ; TxState.TxState_Parity ; TxState.TxState_Data ; TxState.TxState_Start ; TxState.TxState_Idle ;
+------------------------+----------------------+------------------------+----------------------+-----------------------+----------------------+
; TxState.TxState_Idle   ; 0                    ; 0                      ; 0                    ; 0                     ; 0                    ;
; TxState.TxState_Start  ; 0                    ; 0                      ; 0                    ; 1                     ; 1                    ;
; TxState.TxState_Data   ; 0                    ; 0                      ; 1                    ; 0                     ; 1                    ;
; TxState.TxState_Parity ; 0                    ; 1                      ; 0                    ; 0                     ; 1                    ;
; TxState.TxState_Stop   ; 1                    ; 0                      ; 0                    ; 0                     ; 1                    ;
+------------------------+----------------------+------------------------+----------------------+-----------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------+
; State Machine - |uk101|acia6850:diskacia|RxState                                                                     ;
+------------------------+----------------------+------------------------+----------------------+----------------------+
; Name                   ; RxState.RxState_Stop ; RxState.RxState_Parity ; RxState.RxState_Data ; RxState.RxState_Wait ;
+------------------------+----------------------+------------------------+----------------------+----------------------+
; RxState.RxState_Wait   ; 0                    ; 0                      ; 0                    ; 0                    ;
; RxState.RxState_Data   ; 0                    ; 0                      ; 1                    ; 1                    ;
; RxState.RxState_Parity ; 0                    ; 1                      ; 0                    ; 1                    ;
; RxState.RxState_Stop   ; 1                    ; 0                      ; 0                    ; 1                    ;
+------------------------+----------------------+------------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |uk101|acia6850:diskacia|DCDState                                                      ;
+--------------------------+--------------------------+------------------------+-------------------------+
; Name                     ; DCDState.DCD_State_Reset ; DCDState.DCD_State_Int ; DCDState.DCD_State_Idle ;
+--------------------------+--------------------------+------------------------+-------------------------+
; DCDState.DCD_State_Idle  ; 0                        ; 0                      ; 0                       ;
; DCDState.DCD_State_Int   ; 0                        ; 1                      ; 1                       ;
; DCDState.DCD_State_Reset ; 1                        ; 0                      ; 1                       ;
+--------------------------+--------------------------+------------------------+-------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |uk101|bufferedUART:u5|txState                     ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; txState.stopBit ; txState.dataBit ; txState.idle ;
+-----------------+-----------------+-----------------+--------------+
; txState.idle    ; 0               ; 0               ; 0            ;
; txState.dataBit ; 0               ; 1               ; 1            ;
; txState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |uk101|bufferedUART:u5|rxState                     ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; rxState.stopBit ; rxState.dataBit ; rxState.idle ;
+-----------------+-----------------+-----------------+--------------+
; rxState.idle    ; 0               ; 0               ; 0            ;
; rxState.dataBit ; 0               ; 1               ; 1            ;
; rxState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; kbRowSel[0]                                        ; process_1           ; yes                    ;
; kbRowSel[1]                                        ; process_1           ; yes                    ;
; kbRowSel[2]                                        ; process_1           ; yes                    ;
; kbRowSel[3]                                        ; process_1           ; yes                    ;
; kbRowSel[4]                                        ; process_1           ; yes                    ;
; kbRowSel[6]                                        ; process_1           ; yes                    ;
; kbRowSel[7]                                        ; process_1           ; yes                    ;
; kbRowSel[5]                                        ; process_1           ; yes                    ;
; Number of user-specified and inferred latches = 8  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                           ; Reason for Removal                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; acia6850:diskacia|DCDDel                                                                                                                ; Lost fanout                                                                                              ;
; acia6850:diskacia|DCDEdge                                                                                                               ; Stuck at GND due to stuck port data_in                                                                   ;
; acia6850:diskacia|RxClkDel                                                                                                              ; Lost fanout                                                                                              ;
; acia6850:diskacia|RxClkEdge                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; acia6850:diskacia|RxDatEdge                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; acia6850:diskacia|TxClkDel                                                                                                              ; Stuck at GND due to stuck port data_in                                                                   ;
; acia6850:diskacia|StatReg[3]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                   ;
; pia6821:diskpia|cb1_rise                                                                                                                ; Stuck at GND due to stuck port data_in                                                                   ;
; pia6821:diskpia|cb1_del                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                   ;
; pia6821:diskpia|ca1_rise                                                                                                                ; Stuck at GND due to stuck port data_in                                                                   ;
; pia6821:diskpia|ca1_del                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                   ;
; T65:u1|SO_n_o                                                                                                                           ; Lost fanout                                                                                              ;
; T65:u1|NMI_n_o                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                   ;
; T65:u1|IRQ_n_o                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                   ;
; acia6850:diskacia|TxClkEdge                                                                                                             ; Stuck at GND due to stuck port data_in                                                                   ;
; pia6821:diskpia|cb1_fall                                                                                                                ; Stuck at GND due to stuck port data_in                                                                   ;
; pia6821:diskpia|ca1_fall                                                                                                                ; Stuck at GND due to stuck port data_in                                                                   ;
; acia6850:diskacia|RxClkCnt[0]                                                                                                           ; Lost fanout                                                                                              ;
; acia6850:diskacia|TxClkCnt[0..2,4]                                                                                                      ; Lost fanout                                                                                              ;
; acia6850:diskacia|RxClkCnt[1,2,4]                                                                                                       ; Lost fanout                                                                                              ;
; acia6850:diskacia|TxClkCnt[3,5]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                   ;
; acia6850:diskacia|RxClkCnt[3,5]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                   ;
; T65:u1|Mode_r[0,1]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                   ;
; T65:u1|NMIAct                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                   ;
; T65:u1|IRQCycle                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                   ;
; T65:u1|NMICycle                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                   ;
; T65:u1|P[5]                                                                                                                             ; Merged with T65:u1|P[4]                                                                                  ;
; acia6850:diskacia|TxBdDel                                                                                                               ; Merged with acia6850:diskacia|RxBdDel                                                                    ;
; ProgRam:u3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|address_reg_a[0]                                              ; Merged with HiresRam:u11|altsyncram:altsyncram_component|altsyncram_ts14:auto_generated|address_reg_a[0] ;
; acia6850:diskacia|RxDatDel2                                                                                                             ; Lost fanout                                                                                              ;
; acia6850:diskacia|RxDatDel1                                                                                                             ; Lost fanout                                                                                              ;
; acia6850:diskacia|RxDatDel0                                                                                                             ; Lost fanout                                                                                              ;
; acia6850:diskacia|RxBdDel                                                                                                               ; Stuck at GND due to stuck port data_in                                                                   ;
; acia6850:diskacia|TxBitCount[0..2]                                                                                                      ; Lost fanout                                                                                              ;
; acia6850:diskacia|RxBitCount[0..2]                                                                                                      ; Lost fanout                                                                                              ;
; acia6850:diskacia|RxParity                                                                                                              ; Lost fanout                                                                                              ;
; acia6850:diskacia|RxShiftReg[0..7]                                                                                                      ; Lost fanout                                                                                              ;
; acia6850:diskacia|CtrlReg[2..4]                                                                                                         ; Lost fanout                                                                                              ;
; acia6850:diskacia|RxReg[3]                                                                                                              ; Merged with acia6850:diskacia|TxAck                                                                      ;
; acia6850:diskacia|PErr                                                                                                                  ; Merged with acia6850:diskacia|TxAck                                                                      ;
; acia6850:diskacia|RxReg[0..2,4,6,7]                                                                                                     ; Merged with acia6850:diskacia|TxAck                                                                      ;
; acia6850:diskacia|RxAck                                                                                                                 ; Merged with acia6850:diskacia|TxAck                                                                      ;
; acia6850:diskacia|OErr                                                                                                                  ; Merged with acia6850:diskacia|TxAck                                                                      ;
; acia6850:diskacia|RxReg[5]                                                                                                              ; Merged with acia6850:diskacia|TxAck                                                                      ;
; acia6850:diskacia|FErr                                                                                                                  ; Merged with acia6850:diskacia|TxAck                                                                      ;
; acia6850:diskacia|StatReg[5,6]                                                                                                          ; Merged with acia6850:diskacia|StatReg[4]                                                                 ;
; acia6850:diskacia|TxAck                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                   ;
; acia6850:diskacia|DCDInt                                                                                                                ; Stuck at GND due to stuck port data_in                                                                   ;
; acia6850:diskacia|StatReg[2,4]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                   ;
; pia6821:diskpia|irqa1                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                   ;
; pia6821:diskpia|irqb1                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                   ;
; acia6850:diskacia|StRd                                                                                                                  ; Lost fanout                                                                                              ;
; acia6850:diskacia|TxState.TxState_Idle                                                                                                  ; Lost fanout                                                                                              ;
; acia6850:diskacia|TxState.TxState_Start                                                                                                 ; Lost fanout                                                                                              ;
; acia6850:diskacia|TxState.TxState_Data                                                                                                  ; Lost fanout                                                                                              ;
; acia6850:diskacia|TxState.TxState_Parity                                                                                                ; Lost fanout                                                                                              ;
; acia6850:diskacia|TxState.TxState_Stop                                                                                                  ; Lost fanout                                                                                              ;
; acia6850:diskacia|RxState.RxState_Wait                                                                                                  ; Lost fanout                                                                                              ;
; acia6850:diskacia|RxState.RxState_Data                                                                                                  ; Lost fanout                                                                                              ;
; acia6850:diskacia|RxState.RxState_Parity                                                                                                ; Lost fanout                                                                                              ;
; acia6850:diskacia|RxState.RxState_Stop                                                                                                  ; Lost fanout                                                                                              ;
; acia6850:diskacia|DCDState.DCD_State_Idle                                                                                               ; Lost fanout                                                                                              ;
; acia6850:diskacia|DCDState.DCD_State_Int                                                                                                ; Lost fanout                                                                                              ;
; acia6850:diskacia|DCDState.DCD_State_Reset                                                                                              ; Lost fanout                                                                                              ;
; T65:u1|S[8..15]                                                                                                                         ; Lost fanout                                                                                              ;
; bufferedUART:u5|rxInPointer[5]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                   ;
; DiskRAM:DISKRAM|altsyncram:altsyncram_component|altsyncram_bc24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                                                   ;
; Total Number of Removed Registers = 102                                                                                                 ;                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                              ;
+-----------------------------+---------------------------+--------------------------------------------------------------------------------+
; Register name               ; Reason for Removal        ; Registers Removed due to This Register                                         ;
+-----------------------------+---------------------------+--------------------------------------------------------------------------------+
; acia6850:diskacia|TxClkDel  ; Stuck at GND              ; acia6850:diskacia|TxClkEdge, acia6850:diskacia|TxClkCnt[3],                    ;
;                             ; due to stuck port data_in ; acia6850:diskacia|TxClkCnt[5], acia6850:diskacia|TxBitCount[0],                ;
;                             ;                           ; acia6850:diskacia|TxBitCount[1], acia6850:diskacia|TxBitCount[2],              ;
;                             ;                           ; acia6850:diskacia|CtrlReg[3], acia6850:diskacia|TxAck                          ;
; acia6850:diskacia|RxClkEdge ; Stuck at GND              ; acia6850:diskacia|RxClkCnt[3], acia6850:diskacia|RxClkCnt[5],                  ;
;                             ; due to stuck port data_in ; acia6850:diskacia|RxDatDel2, acia6850:diskacia|RxDatDel1,                      ;
;                             ;                           ; acia6850:diskacia|RxDatDel0, acia6850:diskacia|CtrlReg[2],                     ;
;                             ;                           ; acia6850:diskacia|CtrlReg[4]                                                   ;
; acia6850:diskacia|DCDEdge   ; Stuck at GND              ; acia6850:diskacia|DCDInt, acia6850:diskacia|StatReg[2], acia6850:diskacia|StRd ;
;                             ; due to stuck port data_in ;                                                                                ;
; pia6821:diskpia|cb1_rise    ; Stuck at GND              ; pia6821:diskpia|irqb1                                                          ;
;                             ; due to stuck port data_in ;                                                                                ;
; pia6821:diskpia|cb1_del     ; Stuck at GND              ; pia6821:diskpia|cb1_fall                                                       ;
;                             ; due to stuck port data_in ;                                                                                ;
; pia6821:diskpia|ca1_rise    ; Stuck at GND              ; pia6821:diskpia|irqa1                                                          ;
;                             ; due to stuck port data_in ;                                                                                ;
; pia6821:diskpia|ca1_del     ; Stuck at GND              ; pia6821:diskpia|ca1_fall                                                       ;
;                             ; due to stuck port data_in ;                                                                                ;
; T65:u1|NMI_n_o              ; Stuck at VCC              ; T65:u1|NMIAct                                                                  ;
;                             ; due to stuck port data_in ;                                                                                ;
; T65:u1|IRQ_n_o              ; Stuck at VCC              ; T65:u1|IRQCycle                                                                ;
;                             ; due to stuck port data_in ;                                                                                ;
+-----------------------------+---------------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 590   ;
; Number of registers using Synchronous Clear  ; 72    ;
; Number of registers using Synchronous Load   ; 40    ;
; Number of registers using Asynchronous Clear ; 280   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 355   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; T65:u1|ALU_Op_r[2]                                                                                                                                                                                                                                                                                                              ; 14      ;
; T65:u1|MCycle[0]                                                                                                                                                                                                                                                                                                                ; 27      ;
; ModeDE[0]                                                                                                                                                                                                                                                                                                                       ; 8       ;
; T65:u1|R_W_n_i                                                                                                                                                                                                                                                                                                                  ; 21      ;
; UK101keyboard:u9|keys[7][4]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[1][4]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[2][4]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[3][4]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[4][4]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[5][4]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[6][4]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[6][1]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[7][1]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[0][1]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[1][1]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[2][1]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[3][1]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[4][1]                                                                                                                                                                                                                                                                                                     ; 2       ;
; ModeDE[1]                                                                                                                                                                                                                                                                                                                       ; 1       ;
; UK101keyboard:u9|keys[7][3]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[1][3]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[2][3]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[3][3]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[4][3]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[5][3]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[6][3]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[7][2]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[0][2]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[1][2]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[2][2]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[3][2]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[4][2]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[6][2]                                                                                                                                                                                                                                                                                                     ; 2       ;
; T65:u1|ALU_Op_r[3]                                                                                                                                                                                                                                                                                                              ; 23      ;
; T65:u1|RstCycle                                                                                                                                                                                                                                                                                                                 ; 11      ;
; UK101keyboard:u9|keys[7][5]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[1][5]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[2][5]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[3][5]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[4][5]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[5][5]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[6][5]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[7][7]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[1][7]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[2][7]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[3][7]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[4][7]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[5][7]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[6][7]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[5][6]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[6][6]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[7][6]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[0][6]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[1][6]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[2][6]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[3][6]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|keys[4][6]                                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|ps2_intf:ps2|ps2_dat_in                                                                                                                                                                                                                                                                                        ; 4       ;
; UK101keyboard:u9|ps2_intf:ps2|ps2_clk_in                                                                                                                                                                                                                                                                                        ; 2       ;
; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]                                                                                                                                                                                                                                                                                     ; 3       ;
; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]                                                                                                                                                                                                                                                                                     ; 3       ;
; UK101keyboard:u9|ps2_intf:ps2|clk_filter[0]                                                                                                                                                                                                                                                                                     ; 2       ;
; UK101keyboard:u9|ps2_intf:ps2|clk_filter[7]                                                                                                                                                                                                                                                                                     ; 3       ;
; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]                                                                                                                                                                                                                                                                                     ; 3       ;
; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                                                                                                                                                                                                                                                                                     ; 3       ;
; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]                                                                                                                                                                                                                                                                                     ; 3       ;
; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                                                                                                                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 69                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |uk101|DiskRAM:DISKRAM|altsyncram:altsyncram_component|altsyncram_bc24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |uk101|T65:u1|S[0]                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |uk101|T65:u1|DL[1]                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |uk101|UK101TextDisplay:u6|scanLineTriple[1]                                                                                                                                       ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |uk101|DiskRAM:DISKRAM|altsyncram:altsyncram_component|altsyncram_bc24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |uk101|acia6850:diskacia|CtrlReg[7]                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |uk101|acia6850:diskacia|CtrlReg[1]                                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |uk101|pia6821:diskpia|porta_ctrl[2]                                                                                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |uk101|pia6821:diskpia|portb_ctrl[0]                                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |uk101|UK101TextDisplay:u6|charVert[2]                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |uk101|UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |uk101|T65:u1|PC[3]                                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |uk101|UK101TextDisplay:u6|pixelCount[3]                                                                                                                                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |uk101|UK101TextDisplay:u6|charHoriz[0]                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |uk101|DiskRAM:DISKRAM|altsyncram:altsyncram_component|altsyncram_bc24:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |uk101|T65:u1|BAH[1]                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |uk101|acia6850:diskacia|RxRd                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |uk101|pia6821:diskpia|portb_ddr[5]                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |uk101|pia6821:diskpia|portb_data[2]                                                                                                                                               ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |uk101|bufferedUART:u5|rxClockCount[0]                                                                                                                                             ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |uk101|T65:u1|BAL[2]                                                                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |uk101|T65:u1|BAL[1]                                                                                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |uk101|T65:u1|AD[6]                                                                                                                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |uk101|T65:u1|PC[8]                                                                                                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |uk101|UK101TextDisplay:u6|charScanLine[0]                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |uk101|bufferedUART:u5|rxBitCount[3]                                                                                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |uk101|bufferedUART:u5|txBitCount[3]                                                                                                                                               ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |uk101|bufferedUART:u5|txBuffer[1]                                                                                                                                                 ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |uk101|bufferedUART:u5|txClockCount[5]                                                                                                                                             ;
; 26:1               ; 4 bits    ; 68 LEs        ; 52 LEs               ; 16 LEs                 ; Yes        ; |uk101|DiskRAM:DISKRAM|altsyncram:altsyncram_component|altsyncram_bc24:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 19:1               ; 8 bits    ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |uk101|DiskRAM:DISKRAM|altsyncram:altsyncram_component|altsyncram_bc24:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |uk101|pia6821:diskpia|porta_ddr[4]                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |uk101|pia6821:diskpia|porta_data[4]                                                                                                                                               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |uk101|T65:u1|Mux79                                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |uk101|T65:u1|Mux51                                                                                                                                                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |uk101|DiskRAM:DISKRAM|altsyncram:altsyncram_component|altsyncram_bc24:auto_generated|altsyncram_ntv2:altsyncram1|mux_chb:mux7|l3_w1_n2_mux_dataout                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |uk101|acia6850:diskacia|DCDState                                                                                                                                                  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |uk101|bufferedUART:u5|Selector37                                                                                                                                                  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |uk101|bufferedUART:u5|Selector10                                                                                                                                                  ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |uk101|UK101TextDisplay:u6|green                                                                                                                                                   ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |uk101|T65:u1|T65_ALU:alu|Mux7                                                                                                                                                     ;
; 14:1               ; 3 bits    ; 27 LEs        ; 24 LEs               ; 3 LEs                  ; No         ; |uk101|T65:u1|T65_ALU:alu|Mux4                                                                                                                                                     ;
; 14:1               ; 3 bits    ; 27 LEs        ; 24 LEs               ; 3 LEs                  ; No         ; |uk101|T65:u1|T65_ALU:alu|Mux2                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for BasicRom:u2|altsyncram:altsyncram_component|altsyncram_6324:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for ProgRam:u3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_7p14:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for DisplayRam:u10|altsyncram:altsyncram_component|altsyncram_7p14:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for HiresRam:u11|altsyncram:altsyncram_component|altsyncram_ts14:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DiskRAM:DISKRAM|altsyncram:altsyncram_component|altsyncram_bc24:auto_generated|altsyncram_ntv2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for bufferedUART:u5|altsyncram:rxBuffer_rtl_0|altsyncram_hik1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL5_25:pll25|PLL5_25_0002:pll5_25_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                         ;
+--------------------------------------+------------------------+----------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                       ;
; fractional_vco_multiplier            ; false                  ; String                                       ;
; pll_type                             ; General                ; String                                       ;
; pll_subtype                          ; General                ; String                                       ;
; number_of_clocks                     ; 4                      ; Signed Integer                               ;
; operation_mode                       ; direct                 ; String                                       ;
; deserialization_factor               ; 4                      ; Signed Integer                               ;
; data_rate                            ; 0                      ; Signed Integer                               ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                               ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                                       ;
; phase_shift0                         ; 0 ps                   ; String                                       ;
; duty_cycle0                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency1              ; 25.000000 MHz          ; String                                       ;
; phase_shift1                         ; 0 ps                   ; String                                       ;
; duty_cycle1                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency2              ; 65.000000 MHz          ; String                                       ;
; phase_shift2                         ; 0 ps                   ; String                                       ;
; duty_cycle2                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency3              ; 65.000000 MHz          ; String                                       ;
; phase_shift3                         ; 7692 ps                ; String                                       ;
; duty_cycle3                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency4              ; 0 MHz                  ; String                                       ;
; phase_shift4                         ; 0 ps                   ; String                                       ;
; duty_cycle4                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency5              ; 0 MHz                  ; String                                       ;
; phase_shift5                         ; 0 ps                   ; String                                       ;
; duty_cycle5                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency6              ; 0 MHz                  ; String                                       ;
; phase_shift6                         ; 0 ps                   ; String                                       ;
; duty_cycle6                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency7              ; 0 MHz                  ; String                                       ;
; phase_shift7                         ; 0 ps                   ; String                                       ;
; duty_cycle7                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency8              ; 0 MHz                  ; String                                       ;
; phase_shift8                         ; 0 ps                   ; String                                       ;
; duty_cycle8                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency9              ; 0 MHz                  ; String                                       ;
; phase_shift9                         ; 0 ps                   ; String                                       ;
; duty_cycle9                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency10             ; 0 MHz                  ; String                                       ;
; phase_shift10                        ; 0 ps                   ; String                                       ;
; duty_cycle10                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency11             ; 0 MHz                  ; String                                       ;
; phase_shift11                        ; 0 ps                   ; String                                       ;
; duty_cycle11                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency12             ; 0 MHz                  ; String                                       ;
; phase_shift12                        ; 0 ps                   ; String                                       ;
; duty_cycle12                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency13             ; 0 MHz                  ; String                                       ;
; phase_shift13                        ; 0 ps                   ; String                                       ;
; duty_cycle13                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency14             ; 0 MHz                  ; String                                       ;
; phase_shift14                        ; 0 ps                   ; String                                       ;
; duty_cycle14                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency15             ; 0 MHz                  ; String                                       ;
; phase_shift15                        ; 0 ps                   ; String                                       ;
; duty_cycle15                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency16             ; 0 MHz                  ; String                                       ;
; phase_shift16                        ; 0 ps                   ; String                                       ;
; duty_cycle16                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency17             ; 0 MHz                  ; String                                       ;
; phase_shift17                        ; 0 ps                   ; String                                       ;
; duty_cycle17                         ; 50                     ; Signed Integer                               ;
; clock_name_0                         ;                        ; String                                       ;
; clock_name_1                         ;                        ; String                                       ;
; clock_name_2                         ;                        ; String                                       ;
; clock_name_3                         ;                        ; String                                       ;
; clock_name_4                         ;                        ; String                                       ;
; clock_name_5                         ;                        ; String                                       ;
; clock_name_6                         ;                        ; String                                       ;
; clock_name_7                         ;                        ; String                                       ;
; clock_name_8                         ;                        ; String                                       ;
; clock_name_global_0                  ; false                  ; String                                       ;
; clock_name_global_1                  ; false                  ; String                                       ;
; clock_name_global_2                  ; false                  ; String                                       ;
; clock_name_global_3                  ; false                  ; String                                       ;
; clock_name_global_4                  ; false                  ; String                                       ;
; clock_name_global_5                  ; false                  ; String                                       ;
; clock_name_global_6                  ; false                  ; String                                       ;
; clock_name_global_7                  ; false                  ; String                                       ;
; clock_name_global_8                  ; false                  ; String                                       ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                               ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                               ;
; m_cnt_bypass_en                      ; false                  ; String                                       ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                       ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                               ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                               ;
; n_cnt_bypass_en                      ; false                  ; String                                       ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                       ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en0                     ; false                  ; String                                       ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                       ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en1                     ; false                  ; String                                       ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                       ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en2                     ; false                  ; String                                       ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                       ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en3                     ; false                  ; String                                       ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                       ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en4                     ; false                  ; String                                       ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                       ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en5                     ; false                  ; String                                       ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                       ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en6                     ; false                  ; String                                       ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                       ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en7                     ; false                  ; String                                       ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                       ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en8                     ; false                  ; String                                       ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                       ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en9                     ; false                  ; String                                       ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                       ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en10                    ; false                  ; String                                       ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                       ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en11                    ; false                  ; String                                       ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                       ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en12                    ; false                  ; String                                       ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                       ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en13                    ; false                  ; String                                       ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                       ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en14                    ; false                  ; String                                       ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                       ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en15                    ; false                  ; String                                       ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                       ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en16                    ; false                  ; String                                       ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                       ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en17                    ; false                  ; String                                       ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                       ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                               ;
; pll_vco_div                          ; 1                      ; Signed Integer                               ;
; pll_slf_rst                          ; false                  ; String                                       ;
; pll_bw_sel                           ; low                    ; String                                       ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                       ;
; pll_cp_current                       ; 0                      ; Signed Integer                               ;
; pll_bwctrl                           ; 0                      ; Signed Integer                               ;
; pll_fractional_division              ; 1                      ; Signed Integer                               ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                               ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                       ;
; mimic_fbclk_type                     ; gclk                   ; String                                       ;
; pll_fbclk_mux_1                      ; glb                    ; String                                       ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                       ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                       ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                               ;
; refclk1_frequency                    ; 0 MHz                  ; String                                       ;
; pll_clkin_0_src                      ; clk_0                  ; String                                       ;
; pll_clkin_1_src                      ; clk_0                  ; String                                       ;
; pll_clk_loss_sw_en                   ; false                  ; String                                       ;
; pll_auto_clk_sw_en                   ; false                  ; String                                       ;
; pll_manu_clk_sw_en                   ; false                  ; String                                       ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                               ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                       ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                       ;
+--------------------------------------+------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BasicRom:u2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 8                    ; Signed Integer               ;
; WIDTHAD_A                          ; 13                   ; Signed Integer               ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Signed Integer               ;
; WIDTHAD_B                          ; 1                    ; Signed Integer               ;
; NUMWORDS_B                         ; 0                    ; Signed Integer               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; BASIC.HEX            ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_6324      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProgRam:u3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Signed Integer              ;
; WIDTHAD_A                          ; 15                   ; Signed Integer              ;
; NUMWORDS_A                         ; 32768                ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Signed Integer              ;
; WIDTHAD_B                          ; 1                    ; Signed Integer              ;
; NUMWORDS_B                         ; 0                    ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_ba04      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DisplayRam:u8|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 8                    ; Signed Integer                 ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                 ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_7p14      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DisplayRam:u10|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 8                    ; Signed Integer                  ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                  ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_7p14      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HiresRam:u11|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 8                    ; Signed Integer                ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_ts14      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UK101keyboard:u9|ps2_intf:ps2 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; filter_length  ; 8     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DiskRAM:DISKRAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 18                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 184320               ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Signed Integer                   ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                   ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_bc24      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bufferedUART:u5|altsyncram:rxBuffer_rtl_0 ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                        ;
; WIDTH_A                            ; 8                    ; Untyped                        ;
; WIDTHAD_A                          ; 5                    ; Untyped                        ;
; NUMWORDS_A                         ; 32                   ; Untyped                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 8                    ; Untyped                        ;
; WIDTHAD_B                          ; 5                    ; Untyped                        ;
; NUMWORDS_B                         ; 32                   ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_hik1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 7                                               ;
; Entity Instance                           ; BasicRom:u2|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 8192                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 0                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; ProgRam:u3|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                     ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 32768                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 0                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; DisplayRam:u8|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 2048                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 8                                               ;
;     -- NUMWORDS_B                         ; 2048                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; DisplayRam:u10|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 2048                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 8                                               ;
;     -- NUMWORDS_B                         ; 2048                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; HiresRam:u11|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 16384                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 8                                               ;
;     -- NUMWORDS_B                         ; 16384                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; DiskRAM:DISKRAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                     ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 184320                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 0                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; bufferedUART:u5|altsyncram:rxBuffer_rtl_0       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                       ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 32                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 8                                               ;
;     -- NUMWORDS_B                         ; 32                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "acia6850:diskacia"                                                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; irq   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rxc   ; Input  ; Info     ; Stuck at GND                                                                        ;
; txc   ; Input  ; Info     ; Stuck at GND                                                                        ;
; rxd   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; txd   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dcd_n ; Input  ; Info     ; Stuck at GND                                                                        ;
; cts_n ; Input  ; Info     ; Stuck at GND                                                                        ;
; rts_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pia6821:diskpia"                                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; irqa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; irqb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ca1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; ca2  ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pb   ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cb1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cb2  ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DiskRAM:DISKRAM"                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; address ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren    ; Input  ; Info     ; Stuck at GND                                                                        ;
; q       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UK101keyboard:u9|ps2_intf:ps2"                                                       ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UK101keyboard:u9"                                                                            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; fnkeys        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fntoggledkeys ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "HiresRam:u11" ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; data_b ; Input ; Info     ; Stuck at GND ;
; wren_b ; Input ; Info     ; Stuck at GND ;
+--------+-------+----------+--------------+


+--------------------------------------------+
; Port Connectivity Checks: "DisplayRam:u10" ;
+--------+-------+----------+----------------+
; Port   ; Type  ; Severity ; Details        ;
+--------+-------+----------+----------------+
; data_b ; Input ; Info     ; Stuck at GND   ;
; wren_b ; Input ; Info     ; Stuck at GND   ;
+--------+-------+----------+----------------+


+-------------------------------------------+
; Port Connectivity Checks: "DisplayRam:u8" ;
+--------+-------+----------+---------------+
; Port   ; Type  ; Severity ; Details       ;
+--------+-------+----------+---------------+
; data_b ; Input ; Info     ; Stuck at GND  ;
; wren_b ; Input ; Info     ; Stuck at GND  ;
+--------+-------+----------+---------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bufferedUART:u5"                                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; n_int ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_rts ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_cts ; Input  ; Info     ; Stuck at GND                                                                        ;
; n_dcd ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T65:u1|T65_ALU:alu"                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; p_out[5..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T65:u1"                                                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; mode      ; Input  ; Info     ; Stuck at GND                                                                        ;
; enable    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rdy       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; abort_n   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; irq_n     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; nmi_n     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; so_n      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sync      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ef        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mf        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xf        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ml_n      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vp_n      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vda       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vpa       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a[23..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL5_25:pll25"                                                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; rst      ; Input  ; Info     ; Stuck at GND                                                                        ;
; outclk_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                    ;
+----------------+-------------+-------+--------+------------+--------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth  ; Mode       ; Hierarchy Location                                                             ;
+----------------+-------------+-------+--------+------------+--------------------------------------------------------------------------------+
; 0              ; DISK        ; 8     ; 184320 ; Read/Write ; DiskRAM:DISKRAM|altsyncram:altsyncram_component|altsyncram_bc24:auto_generated ;
+----------------+-------------+-------+--------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 503                         ;
;     CLR               ; 124                         ;
;     CLR SLD           ; 4                           ;
;     ENA               ; 136                         ;
;     ENA CLR           ; 84                          ;
;     ENA CLR SLD       ; 34                          ;
;     ENA SCLR          ; 41                          ;
;     SCLR              ; 24                          ;
;     SLD               ; 1                           ;
;     plain             ; 55                          ;
; arriav_io_obuf        ; 10                          ;
; arriav_lcell_comb     ; 1869                        ;
;     arith             ; 190                         ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 116                         ;
;         2 data inputs ; 53                          ;
;         3 data inputs ; 1                           ;
;         5 data inputs ; 15                          ;
;     extend            ; 167                         ;
;         7 data inputs ; 167                         ;
;     normal            ; 1512                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 93                          ;
;         3 data inputs ; 176                         ;
;         4 data inputs ; 172                         ;
;         5 data inputs ; 244                         ;
;         6 data inputs ; 814                         ;
; boundary_port         ; 67                          ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 264                         ;
;                       ;                             ;
; Max LUT depth         ; 13.80                       ;
; Average LUT depth     ; 6.36                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:47     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Fri Jun 19 15:49:24 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uk101 -c uk101
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera_18_1/de0_cv/osi_searle_q18/components/6850/acia6850.vhd
    Info (12022): Found design unit 1: acia6850-rtl File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/6850/acia6850.vhd Line: 165
    Info (12023): Found entity 1: acia6850 File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/6850/acia6850.vhd Line: 135
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera_18_1/de0_cv/osi_searle_q18/components/6821/pia6821.vhd
    Info (12022): Found design unit 1: pia6821-pia_arch File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/6821/pia6821.vhd Line: 87
    Info (12023): Found entity 1: pia6821 File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/6821/pia6821.vhd Line: 67
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera_18_1/de0_cv/osi_searle_q18/uk101/hiresram.vhd
    Info (12022): Found design unit 1: hiresram-SYN File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101/HiresRam.vhd Line: 59
    Info (12023): Found entity 1: HiresRam File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101/HiresRam.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file uk101textdisplay.vhd
    Info (12022): Found design unit 1: UK101TextDisplay-rtl File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/UK101TextDisplay.vhd Line: 53
    Info (12023): Found entity 1: UK101TextDisplay File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/UK101TextDisplay.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file program.vhd
    Info (12022): Found design unit 1: program-SYN File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/ProgRam.vhd Line: 54
    Info (12023): Found entity 1: ProgRam File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/ProgRam.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera_18_1/de0_cv/osi_searle_q18/uk101/monuk02rom.vhd
    Info (12022): Found design unit 1: MonUK02Rom-behavior File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101/MonUK02Rom.VHD Line: 32
    Info (12023): Found entity 1: MonUK02Rom File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101/MonUK02Rom.VHD Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera_18_1/de0_cv/osi_searle_q18/uk101/charrom.vhd
    Info (12022): Found design unit 1: CharRom-behavior File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101/CharRom.VHD Line: 34
    Info (12023): Found entity 1: CharRom File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101/CharRom.VHD Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera_18_1/de0_cv/osi_searle_q18/uk101/cegmonrom.vhd
    Info (12022): Found design unit 1: CegmonRom-behavior File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101/CegmonRom.VHD Line: 36
    Info (12023): Found entity 1: CegmonRom File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101/CegmonRom.VHD Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera_18_1/de0_cv/osi_searle_q18/uk101/basicrom.vhd
    Info (12022): Found design unit 1: basicrom-SYN File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101/BasicRom.vhd Line: 52
    Info (12023): Found entity 1: BasicRom File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101/BasicRom.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera_18_1/de0_cv/osi_searle_q18/uk101/displayram.vhd
    Info (12022): Found design unit 1: displayram-SYN File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101/DisplayRam.vhd Line: 59
    Info (12023): Found entity 1: DisplayRam File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101/DisplayRam.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera_18_1/de0_cv/osi_searle_q18/components/uart/buffereduart.vhd
    Info (12022): Found design unit 1: bufferedUART-rtl File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/UART/bufferedUART.vhd Line: 41
    Info (12023): Found entity 1: bufferedUART File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/UART/bufferedUART.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera_18_1/de0_cv/osi_searle_q18/components/ps2kb/uk101keyboard.vhd
    Info (12022): Found design unit 1: UK101keyboard-rtl File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/PS2KB/UK101keyboard.vhd Line: 84
    Info (12023): Found entity 1: UK101keyboard File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/PS2KB/UK101keyboard.vhd Line: 63
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera_18_1/de0_cv/osi_searle_q18/components/ps2kb/ps2_intf.vhd
    Info (12022): Found design unit 1: ps2_intf-ps2_intf_arch File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/PS2KB/ps2_intf.vhd Line: 64
    Info (12023): Found entity 1: ps2_intf File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/PS2KB/ps2_intf.vhd Line: 46
Info (12021): Found 1 design units, including 0 entities, in source file /fpga/altera_18_1/de0_cv/osi_searle_q18/components/m6502/t65_pack.vhd
    Info (12022): Found design unit 1: T65_Pack File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65_Pack.vhd Line: 60
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera_18_1/de0_cv/osi_searle_q18/components/m6502/t65_mcode.vhd
    Info (12022): Found design unit 1: T65_MCode-rtl File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65_MCode.vhd Line: 104
    Info (12023): Found entity 1: T65_MCode File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65_MCode.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera_18_1/de0_cv/osi_searle_q18/components/m6502/t65_alu.vhd
    Info (12022): Found design unit 1: T65_ALU-rtl File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65_ALU.vhd Line: 76
    Info (12023): Found entity 1: T65_ALU File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65_ALU.vhd Line: 64
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera_18_1/de0_cv/osi_searle_q18/components/m6502/t65.vhd
    Info (12022): Found design unit 1: T65-rtl File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd Line: 97
    Info (12023): Found entity 1: T65 File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd Line: 71
Info (12021): Found 2 design units, including 1 entities, in source file uk101.vhd
    Info (12022): Found design unit 1: uk101-struct File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 45
    Info (12023): Found entity 1: uk101 File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file pll5_25.vhd
    Info (12022): Found design unit 1: PLL5_25-rtl File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/PLL5_25.vhd Line: 22
    Info (12023): Found entity 1: PLL5_25 File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/PLL5_25.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file pll5_25/pll5_25_0002.v
    Info (12023): Found entity 1: PLL5_25_0002 File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/PLL5_25/PLL5_25_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file diskram.vhd
    Info (12022): Found design unit 1: diskram-SYN File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/DiskRAM.vhd Line: 54
    Info (12023): Found entity 1: DiskRAM File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/DiskRAM.vhd Line: 42
Info (12127): Elaborating entity "uk101" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at uk101.vhd(88): used explicit default value for signal "diskRAMWE" because signal was never assigned a value File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 88
Warning (10540): VHDL Signal Declaration warning at uk101.vhd(89): used explicit default value for signal "diskRAMAddr" because signal was never assigned a value File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 89
Warning (10036): Verilog HDL or VHDL warning at uk101.vhd(91): object "n_indexPulse" assigned a value but never read File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 91
Warning (10036): Verilog HDL or VHDL warning at uk101.vhd(107): object "clk25" assigned a value but never read File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 107
Critical Warning (10920): VHDL Incomplete Partial Association warning at uk101.vhd(181): port or argument "A" has 8/24 unassociated elements File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 181
Warning (10492): VHDL Process Statement warning at uk101.vhd(244): signal "SW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 244
Warning (10492): VHDL Process Statement warning at uk101.vhd(246): signal "n_reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 246
Warning (10492): VHDL Process Statement warning at uk101.vhd(464): signal "cpuDataOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 464
Warning (10631): VHDL Process Statement warning at uk101.vhd(461): inferring latch(es) for signal or variable "kbRowSel", which holds its previous value in one or more paths through the process File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 461
Info (10041): Inferred latch for "kbRowSel[0]" at uk101.vhd(461) File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 461
Info (10041): Inferred latch for "kbRowSel[1]" at uk101.vhd(461) File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 461
Info (10041): Inferred latch for "kbRowSel[2]" at uk101.vhd(461) File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 461
Info (10041): Inferred latch for "kbRowSel[3]" at uk101.vhd(461) File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 461
Info (10041): Inferred latch for "kbRowSel[4]" at uk101.vhd(461) File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 461
Info (10041): Inferred latch for "kbRowSel[5]" at uk101.vhd(461) File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 461
Info (10041): Inferred latch for "kbRowSel[6]" at uk101.vhd(461) File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 461
Info (10041): Inferred latch for "kbRowSel[7]" at uk101.vhd(461) File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 461
Info (12128): Elaborating entity "PLL5_25" for hierarchy "PLL5_25:pll25" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 135
Info (12128): Elaborating entity "PLL5_25_0002" for hierarchy "PLL5_25:pll25|PLL5_25_0002:pll5_25_inst" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/PLL5_25.vhd Line: 37
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL5_25:pll25|PLL5_25_0002:pll5_25_inst|altera_pll:altera_pll_i" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/PLL5_25/PLL5_25_0002.v Line: 94
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL5_25:pll25|PLL5_25_0002:pll5_25_inst|altera_pll:altera_pll_i" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/PLL5_25/PLL5_25_0002.v Line: 94
Info (12133): Instantiated megafunction "PLL5_25:pll25|PLL5_25_0002:pll5_25_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/PLL5_25/PLL5_25_0002.v Line: 94
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "4"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "65.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "65.000000 MHz"
    Info (12134): Parameter "phase_shift3" = "7692 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "T65" for hierarchy "T65:u1" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 181
Warning (10036): Verilog HDL or VHDL warning at T65.vhd(100): object "D" assigned a value but never read File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd Line: 100
Warning (10036): Verilog HDL or VHDL warning at T65.vhd(125): object "B_o" assigned a value but never read File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd Line: 125
Info (12128): Elaborating entity "T65_MCode" for hierarchy "T65:u1|T65_MCode:mcode" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd Line: 188
Info (12128): Elaborating entity "T65_ALU" for hierarchy "T65:u1|T65_ALU:alu" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd Line: 221
Info (12128): Elaborating entity "BasicRom" for hierarchy "BasicRom:u2" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 198
Info (12128): Elaborating entity "altsyncram" for hierarchy "BasicRom:u2|altsyncram:altsyncram_component" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101/BasicRom.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "BasicRom:u2|altsyncram:altsyncram_component" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101/BasicRom.vhd Line: 59
Info (12133): Instantiated megafunction "BasicRom:u2|altsyncram:altsyncram_component" with the following parameter: File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101/BasicRom.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "BASIC.HEX"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6324.tdf
    Info (12023): Found entity 1: altsyncram_6324 File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/altsyncram_6324.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6324" for hierarchy "BasicRom:u2|altsyncram:altsyncram_component|altsyncram_6324:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113015): Width of data items in "BASIC.HEX" is greater than the memory width. Wrapping data items to subsequent addresses. Found 512 warnings, reporting 10 File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/BASIC.HEX Line: 1
    Warning (113009): Data at line (1) of memory initialization file "BASIC.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/BASIC.HEX Line: 1
    Warning (113009): Data at line (2) of memory initialization file "BASIC.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/BASIC.HEX Line: 2
    Warning (113009): Data at line (3) of memory initialization file "BASIC.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/BASIC.HEX Line: 3
    Warning (113009): Data at line (4) of memory initialization file "BASIC.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/BASIC.HEX Line: 4
    Warning (113009): Data at line (5) of memory initialization file "BASIC.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/BASIC.HEX Line: 5
    Warning (113009): Data at line (6) of memory initialization file "BASIC.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/BASIC.HEX Line: 6
    Warning (113009): Data at line (7) of memory initialization file "BASIC.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/BASIC.HEX Line: 7
    Warning (113009): Data at line (8) of memory initialization file "BASIC.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/BASIC.HEX Line: 8
    Warning (113009): Data at line (9) of memory initialization file "BASIC.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/BASIC.HEX Line: 9
    Warning (113009): Data at line (10) of memory initialization file "BASIC.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/BASIC.HEX Line: 10
Info (12128): Elaborating entity "ProgRam" for hierarchy "ProgRam:u3" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 205
Info (12128): Elaborating entity "altsyncram" for hierarchy "ProgRam:u3|altsyncram:altsyncram_component" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/ProgRam.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "ProgRam:u3|altsyncram:altsyncram_component" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/ProgRam.vhd Line: 61
Info (12133): Instantiated megafunction "ProgRam:u3|altsyncram:altsyncram_component" with the following parameter: File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/ProgRam.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ba04.tdf
    Info (12023): Found entity 1: altsyncram_ba04 File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/altsyncram_ba04.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_ba04" for hierarchy "ProgRam:u3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/decode_8la.tdf Line: 22
Info (12128): Elaborating entity "decode_8la" for hierarchy "ProgRam:u3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_8la:decode3" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/altsyncram_ba04.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_11a.tdf
    Info (12023): Found entity 1: decode_11a File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/decode_11a.tdf Line: 22
Info (12128): Elaborating entity "decode_11a" for hierarchy "ProgRam:u3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_11a:rden_decode" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/altsyncram_ba04.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf
    Info (12023): Found entity 1: mux_ofb File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/mux_ofb.tdf Line: 22
Info (12128): Elaborating entity "mux_ofb" for hierarchy "ProgRam:u3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|mux_ofb:mux2" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/altsyncram_ba04.tdf Line: 45
Info (12128): Elaborating entity "CegmonRom" for hierarchy "CegmonRom:u4" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 215
Info (12128): Elaborating entity "bufferedUART" for hierarchy "bufferedUART:u5" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 222
Info (12128): Elaborating entity "UK101TextDisplay" for hierarchy "UK101TextDisplay:u6" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 305
Info (12128): Elaborating entity "CharRom" for hierarchy "CharRom:u7" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 333
Info (12128): Elaborating entity "DisplayRam" for hierarchy "DisplayRam:u8" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 341
Info (12128): Elaborating entity "altsyncram" for hierarchy "DisplayRam:u8|altsyncram:altsyncram_component" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101/DisplayRam.vhd Line: 68
Info (12130): Elaborated megafunction instantiation "DisplayRam:u8|altsyncram:altsyncram_component" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101/DisplayRam.vhd Line: 68
Info (12133): Instantiated megafunction "DisplayRam:u8|altsyncram:altsyncram_component" with the following parameter: File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101/DisplayRam.vhd Line: 68
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7p14.tdf
    Info (12023): Found entity 1: altsyncram_7p14 File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/altsyncram_7p14.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7p14" for hierarchy "DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_7p14:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "HiresRam" for hierarchy "HiresRam:u11" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 373
Info (12128): Elaborating entity "altsyncram" for hierarchy "HiresRam:u11|altsyncram:altsyncram_component" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101/HiresRam.vhd Line: 68
Info (12130): Elaborated megafunction instantiation "HiresRam:u11|altsyncram:altsyncram_component" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101/HiresRam.vhd Line: 68
Info (12133): Instantiated megafunction "HiresRam:u11|altsyncram:altsyncram_component" with the following parameter: File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101/HiresRam.vhd Line: 68
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ts14.tdf
    Info (12023): Found entity 1: altsyncram_ts14 File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/altsyncram_ts14.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_ts14" for hierarchy "HiresRam:u11|altsyncram:altsyncram_component|altsyncram_ts14:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/decode_5la.tdf Line: 22
Info (12128): Elaborating entity "decode_5la" for hierarchy "HiresRam:u11|altsyncram:altsyncram_component|altsyncram_ts14:auto_generated|decode_5la:decode2" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/altsyncram_ts14.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/decode_u0a.tdf Line: 22
Info (12128): Elaborating entity "decode_u0a" for hierarchy "HiresRam:u11|altsyncram:altsyncram_component|altsyncram_ts14:auto_generated|decode_u0a:rden_decode_a" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/altsyncram_ts14.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf
    Info (12023): Found entity 1: mux_lfb File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/mux_lfb.tdf Line: 22
Info (12128): Elaborating entity "mux_lfb" for hierarchy "HiresRam:u11|altsyncram:altsyncram_component|altsyncram_ts14:auto_generated|mux_lfb:mux4" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/altsyncram_ts14.tdf Line: 53
Info (12128): Elaborating entity "UK101keyboard" for hierarchy "UK101keyboard:u9" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 388
Warning (10036): Verilog HDL or VHDL warning at UK101keyboard.vhd(108): object "keyb_error" assigned a value but never read File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/PS2KB/UK101keyboard.vhd Line: 108
Warning (10036): Verilog HDL or VHDL warning at UK101keyboard.vhd(114): object "extended" assigned a value but never read File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/PS2KB/UK101keyboard.vhd Line: 114
Warning (10036): Verilog HDL or VHDL warning at UK101keyboard.vhd(115): object "shiftPressed" assigned a value but never read File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/PS2KB/UK101keyboard.vhd Line: 115
Warning (10631): VHDL Process Statement warning at UK101keyboard.vhd(169): inferring latch(es) for signal or variable "keys", which holds its previous value in one or more paths through the process File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/PS2KB/UK101keyboard.vhd Line: 169
Info (10041): Inferred latch for "keys[0][3]" at UK101keyboard.vhd(169) File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/PS2KB/UK101keyboard.vhd Line: 169
Info (10041): Inferred latch for "keys[0][4]" at UK101keyboard.vhd(169) File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/PS2KB/UK101keyboard.vhd Line: 169
Info (10041): Inferred latch for "keys[0][5]" at UK101keyboard.vhd(169) File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/PS2KB/UK101keyboard.vhd Line: 169
Info (10041): Inferred latch for "keys[0][7]" at UK101keyboard.vhd(169) File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/PS2KB/UK101keyboard.vhd Line: 169
Info (10041): Inferred latch for "keys[1][0]" at UK101keyboard.vhd(169) File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/PS2KB/UK101keyboard.vhd Line: 169
Info (10041): Inferred latch for "keys[2][0]" at UK101keyboard.vhd(169) File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/PS2KB/UK101keyboard.vhd Line: 169
Info (10041): Inferred latch for "keys[3][0]" at UK101keyboard.vhd(169) File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/PS2KB/UK101keyboard.vhd Line: 169
Info (10041): Inferred latch for "keys[4][0]" at UK101keyboard.vhd(169) File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/PS2KB/UK101keyboard.vhd Line: 169
Info (10041): Inferred latch for "keys[5][0]" at UK101keyboard.vhd(169) File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/PS2KB/UK101keyboard.vhd Line: 169
Info (10041): Inferred latch for "keys[5][1]" at UK101keyboard.vhd(169) File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/PS2KB/UK101keyboard.vhd Line: 169
Info (10041): Inferred latch for "keys[5][2]" at UK101keyboard.vhd(169) File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/PS2KB/UK101keyboard.vhd Line: 169
Info (10041): Inferred latch for "keys[6][0]" at UK101keyboard.vhd(169) File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/PS2KB/UK101keyboard.vhd Line: 169
Info (10041): Inferred latch for "keys[7][0]" at UK101keyboard.vhd(169) File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/PS2KB/UK101keyboard.vhd Line: 169
Info (12128): Elaborating entity "ps2_intf" for hierarchy "UK101keyboard:u9|ps2_intf:ps2" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/PS2KB/UK101keyboard.vhd Line: 122
Info (12128): Elaborating entity "DiskRAM" for hierarchy "DiskRAM:DISKRAM" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 399
Info (12128): Elaborating entity "altsyncram" for hierarchy "DiskRAM:DISKRAM|altsyncram:altsyncram_component" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/DiskRAM.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "DiskRAM:DISKRAM|altsyncram:altsyncram_component" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/DiskRAM.vhd Line: 61
Info (12133): Instantiated megafunction "DiskRAM:DISKRAM|altsyncram:altsyncram_component" with the following parameter: File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/DiskRAM.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "184320"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "18"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DISK"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bc24.tdf
    Info (12023): Found entity 1: altsyncram_bc24 File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/altsyncram_bc24.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_bc24" for hierarchy "DiskRAM:DISKRAM|altsyncram:altsyncram_component|altsyncram_bc24:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ntv2.tdf
    Info (12023): Found entity 1: altsyncram_ntv2 File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/altsyncram_ntv2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_ntv2" for hierarchy "DiskRAM:DISKRAM|altsyncram:altsyncram_component|altsyncram_bc24:auto_generated|altsyncram_ntv2:altsyncram1" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/altsyncram_bc24.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_sma.tdf
    Info (12023): Found entity 1: decode_sma File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/decode_sma.tdf Line: 22
Info (12128): Elaborating entity "decode_sma" for hierarchy "DiskRAM:DISKRAM|altsyncram:altsyncram_component|altsyncram_bc24:auto_generated|altsyncram_ntv2:altsyncram1|decode_sma:decode4" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/altsyncram_ntv2.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_l2a.tdf
    Info (12023): Found entity 1: decode_l2a File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/decode_l2a.tdf Line: 22
Info (12128): Elaborating entity "decode_l2a" for hierarchy "DiskRAM:DISKRAM|altsyncram:altsyncram_component|altsyncram_bc24:auto_generated|altsyncram_ntv2:altsyncram1|decode_l2a:rden_decode_a" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/altsyncram_ntv2.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/mux_chb.tdf Line: 22
Info (12128): Elaborating entity "mux_chb" for hierarchy "DiskRAM:DISKRAM|altsyncram:altsyncram_component|altsyncram_bc24:auto_generated|altsyncram_ntv2:altsyncram1|mux_chb:mux6" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/altsyncram_ntv2.tdf Line: 53
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "DiskRAM:DISKRAM|altsyncram:altsyncram_component|altsyncram_bc24:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/altsyncram_bc24.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "DiskRAM:DISKRAM|altsyncram:altsyncram_component|altsyncram_bc24:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/altsyncram_bc24.tdf Line: 37
Info (12133): Instantiated megafunction "DiskRAM:DISKRAM|altsyncram:altsyncram_component|altsyncram_bc24:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/altsyncram_bc24.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1145656139"
    Info (12134): Parameter "NUMWORDS" = "184320"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "18"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "DiskRAM:DISKRAM|altsyncram:altsyncram_component|altsyncram_bc24:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "DiskRAM:DISKRAM|altsyncram:altsyncram_component|altsyncram_bc24:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "DiskRAM:DISKRAM|altsyncram:altsyncram_component|altsyncram_bc24:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "pia6821" for hierarchy "pia6821:diskpia" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 410
Info (12128): Elaborating entity "acia6850" for hierarchy "acia6850:diskacia" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 435
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.06.19.15:50:00 Progress: Loading sld08f578ea/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld08f578ea/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/ip/sld08f578ea/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld08f578ea/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/ip/sld08f578ea/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld08f578ea/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/ip/sld08f578ea/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld08f578ea/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/ip/sld08f578ea/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld08f578ea/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/ip/sld08f578ea/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/ip/sld08f578ea/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld08f578ea/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/ip/sld08f578ea/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "PLL5_25:pll25|PLL5_25_0002:pll5_25_inst|altera_pll:altera_pll_i|outclk_wire[1]" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer T65:u1|Mux75 File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|PCAdder[1] File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd Line: 119
    Warning (19017): Found clock multiplexer T65:u1|T65_MCode:mcode|Mux124 File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65_MCode.vhd Line: 206
    Warning (19017): Found clock multiplexer T65:u1|T65_MCode:mcode|Mux74 File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65_MCode.vhd Line: 681
    Warning (19017): Found clock multiplexer T65:u1|Mux74 File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|PCAdder[2] File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd Line: 119
    Warning (19017): Found clock multiplexer T65:u1|Mux73 File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|PCAdder[3] File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd Line: 119
    Warning (19017): Found clock multiplexer T65:u1|Mux72 File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|PCAdder[4] File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd Line: 119
    Warning (19017): Found clock multiplexer T65:u1|Mux71 File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|PCAdder[5] File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd Line: 119
    Warning (19017): Found clock multiplexer T65:u1|Mux70 File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|PCAdder[6] File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd Line: 119
    Warning (19017): Found clock multiplexer T65:u1|Mux69 File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|PCAdder[7] File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd Line: 119
    Warning (19017): Found clock multiplexer T65:u1|Mux68 File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|Mux67 File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|Mux66 File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|Mux65 File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|Mux64 File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|Mux63 File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|Mux62 File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|Mux61 File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd Line: 506
Warning (276027): Inferred dual-clock RAM node "bufferedUART:u5|rxBuffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "pia6821:diskpia|cb2~synth" feeding internal logic into a wire File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/6821/pia6821.vhd Line: 83
    Warning (13049): Converted tri-state buffer "pia6821:diskpia|pb[0]~synth" feeding internal logic into a wire File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/6821/pia6821.vhd Line: 81
    Warning (13049): Converted tri-state buffer "pia6821:diskpia|pb[1]~synth" feeding internal logic into a wire File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/6821/pia6821.vhd Line: 81
    Warning (13049): Converted tri-state buffer "pia6821:diskpia|pb[2]~synth" feeding internal logic into a wire File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/6821/pia6821.vhd Line: 81
    Warning (13049): Converted tri-state buffer "pia6821:diskpia|pb[3]~synth" feeding internal logic into a wire File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/6821/pia6821.vhd Line: 81
    Warning (13049): Converted tri-state buffer "pia6821:diskpia|pb[4]~synth" feeding internal logic into a wire File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/6821/pia6821.vhd Line: 81
    Warning (13049): Converted tri-state buffer "pia6821:diskpia|pb[5]~synth" feeding internal logic into a wire File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/6821/pia6821.vhd Line: 81
    Warning (13049): Converted tri-state buffer "pia6821:diskpia|pb[6]~synth" feeding internal logic into a wire File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/6821/pia6821.vhd Line: 81
    Warning (13049): Converted tri-state buffer "pia6821:diskpia|pb[7]~synth" feeding internal logic into a wire File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/6821/pia6821.vhd Line: 81
    Warning (13049): Converted tri-state buffer "pia6821:diskpia|ca2~synth" feeding internal logic into a wire File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/6821/pia6821.vhd Line: 80
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bufferedUART:u5|rxBuffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "bufferedUART:u5|altsyncram:rxBuffer_rtl_0"
Info (12133): Instantiated megafunction "bufferedUART:u5|altsyncram:rxBuffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hik1.tdf
    Info (12023): Found entity 1: altsyncram_hik1 File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/db/altsyncram_hik1.tdf Line: 27
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "LEDR[8]" has no driver File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 35
    Warning (13040): bidirectional pin "LEDR[9]" has no driver File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 35
Warning (13012): Latch kbRowSel[2] has unsafe behavior File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 461
    Warning (13013): Ports D and ENA on the latch are fed by the same signal T65:u1|PC[10] File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd Line: 234
Warning (13012): Latch kbRowSel[3] has unsafe behavior File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 461
    Warning (13013): Ports D and ENA on the latch are fed by the same signal T65:u1|PC[11] File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd Line: 234
Warning (13012): Latch kbRowSel[4] has unsafe behavior File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 461
    Warning (13013): Ports D and ENA on the latch are fed by the same signal T65:u1|PC[12] File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd Line: 234
Warning (13012): Latch kbRowSel[6] has unsafe behavior File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 461
    Warning (13013): Ports D and ENA on the latch are fed by the same signal T65:u1|PC[14] File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd Line: 234
Warning (13012): Latch kbRowSel[7] has unsafe behavior File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 461
    Warning (13013): Ports D and ENA on the latch are fed by the same signal T65:u1|PC[15] File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd Line: 234
Warning (13012): Latch kbRowSel[5] has unsafe behavior File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 461
    Warning (13013): Ports D and ENA on the latch are fed by the same signal T65:u1|PC[13] File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/Components/M6502/T65.vhd Line: 234
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 53 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance PLL5_25:pll25|PLL5_25_0002:pll5_25_inst|altera_pll:altera_pll_i|general[2].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance PLL5_25:pll25|PLL5_25_0002:pll5_25_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance PLL5_25:pll25|PLL5_25_0002:pll5_25_inst|altera_pll:altera_pll_i|general[3].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 34
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 34
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 34
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 34
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 34
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/FPGA/Altera_18_1/DE0_CV/OSI_Searle_Q18/UK101_DE0CV/uk101.vhd Line: 34
Info (21057): Implemented 2481 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 16 output pins
    Info (21060): Implemented 10 bidirectional pins
    Info (21061): Implemented 2169 logic cells
    Info (21064): Implemented 264 RAM segments
    Info (21065): Implemented 3 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 92 warnings
    Info: Peak virtual memory: 820 megabytes
    Info: Processing ended: Fri Jun 19 15:51:09 2020
    Info: Elapsed time: 00:01:45
    Info: Total CPU time (on all processors): 00:02:09


