# MIPS32-PIPELINED-PROCESSOR-DESIGN-5-Stage-Verilog-
 -- Engineered a 5-stage pipelined MIPS32 RTL processor in Verilog with 30+ ISA support, 32-register file, and 1024-word memory using two-phase clocking .
