/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [5:0] _02_;
  reg [9:0] _03_;
  reg [35:0] _04_;
  wire [12:0] _05_;
  reg [3:0] _06_;
  wire [2:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire [23:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [20:0] celloutsig_0_31z;
  wire [6:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [8:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [8:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [2:0] celloutsig_0_55z;
  wire [5:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_70z;
  wire celloutsig_0_77z;
  wire [20:0] celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [29:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [14:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_19z = celloutsig_0_8z ? celloutsig_0_9z : _00_;
  assign celloutsig_0_0z = ~(in_data[7] | in_data[26]);
  assign celloutsig_0_1z = ~(in_data[54] | in_data[89]);
  assign celloutsig_0_33z = ~((celloutsig_0_32z[6] | celloutsig_0_9z) & (in_data[47] | celloutsig_0_32z[1]));
  assign celloutsig_0_36z = ~((celloutsig_0_0z | _01_) & (celloutsig_0_34z | celloutsig_0_2z));
  assign celloutsig_0_37z = ~((celloutsig_0_23z[11] | celloutsig_0_5z) & (celloutsig_0_35z[1] | celloutsig_0_8z));
  assign celloutsig_1_3z = ~((celloutsig_1_1z | celloutsig_1_0z[2]) & (celloutsig_1_1z | in_data[187]));
  assign celloutsig_0_10z = ~((celloutsig_0_0z | celloutsig_0_9z) & (celloutsig_0_4z | celloutsig_0_7z));
  assign celloutsig_0_13z = ~((celloutsig_0_11z | celloutsig_0_12z) & (celloutsig_0_5z | celloutsig_0_10z));
  assign celloutsig_0_26z = ~((celloutsig_0_24z[0] | celloutsig_0_15z[2]) & (celloutsig_0_18z | celloutsig_0_16z));
  assign celloutsig_0_34z = celloutsig_0_14z ^ celloutsig_0_0z;
  assign celloutsig_1_11z = celloutsig_1_5z[6] ^ celloutsig_1_9z[2];
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _02_ <= 6'h00;
    else _02_ <= { celloutsig_0_27z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_26z, celloutsig_0_27z, celloutsig_0_33z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _03_ <= 10'h000;
    else _03_ <= { celloutsig_0_3z, celloutsig_0_27z, celloutsig_0_21z };
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 36'h000000000;
    else _04_ <= { in_data[180:174], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z };
  reg [12:0] _23_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _23_ <= 13'h0000;
    else _23_ <= { celloutsig_0_3z[5:4], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_10z };
  assign { _05_[12:8], _00_, _05_[6:0] } = _23_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _06_ <= 4'h0;
    else _06_ <= { celloutsig_0_15z[3:2], celloutsig_0_4z, celloutsig_0_1z };
  reg [2:0] _25_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _25_ <= 3'h0;
    else _25_ <= { celloutsig_0_3z[1], celloutsig_0_20z, celloutsig_0_13z };
  assign { _07_[2:1], _01_ } = _25_;
  assign celloutsig_0_70z = { _06_[1:0], celloutsig_0_18z, celloutsig_0_11z } / { 1'h1, celloutsig_0_34z, celloutsig_0_68z, celloutsig_0_2z };
  assign celloutsig_1_5z = { in_data[127:125], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z } / { 1'h1, in_data[171:159], celloutsig_1_3z };
  assign celloutsig_0_77z = { celloutsig_0_3z[6:3], celloutsig_0_50z } === { celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_2z };
  assign celloutsig_1_1z = celloutsig_1_0z[2:0] === celloutsig_1_0z[4:2];
  assign celloutsig_1_2z = { in_data[113:111], celloutsig_1_1z, celloutsig_1_1z } === in_data[124:120];
  assign celloutsig_0_9z = { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_0z } === { celloutsig_0_3z[4], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_1_7z = { _04_[15:14], celloutsig_1_0z, celloutsig_1_3z } === { celloutsig_1_0z[7:3], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_5z = { in_data[55:50], celloutsig_0_1z } >= { in_data[45:41], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_68z = { celloutsig_0_59z[5:4], celloutsig_0_67z } >= { celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_66z };
  assign celloutsig_0_30z = { _05_[4:0], celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_14z } >= { in_data[50:38], celloutsig_0_7z, celloutsig_0_21z };
  assign celloutsig_0_45z = in_data[77:56] || { celloutsig_0_23z[21:1], celloutsig_0_39z };
  assign celloutsig_0_46z = { in_data[95:93], celloutsig_0_45z, celloutsig_0_4z } || { celloutsig_0_44z, celloutsig_0_21z, celloutsig_0_45z, celloutsig_0_42z, celloutsig_0_27z };
  assign celloutsig_0_18z = { celloutsig_0_15z[3], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_4z } || { _05_[9:8], _00_, _05_[6:5] };
  assign celloutsig_0_66z = celloutsig_0_50z & ~(celloutsig_0_55z[1]);
  assign celloutsig_0_12z = celloutsig_0_9z & ~(celloutsig_0_7z);
  assign celloutsig_0_2z = celloutsig_0_1z & ~(in_data[47]);
  assign celloutsig_0_55z = { celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_8z } % { 1'h1, celloutsig_0_32z[1:0] };
  assign celloutsig_1_0z = in_data[119:110] % { 1'h1, in_data[146:138] };
  assign celloutsig_1_4z = { celloutsig_1_0z[9:7], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z } % { 1'h1, celloutsig_1_0z[3:1], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_5z[4:2], celloutsig_1_1z } % { 1'h1, celloutsig_1_0z[5:4], celloutsig_1_8z };
  assign celloutsig_1_13z = - { celloutsig_1_5z[13:5], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_0_23z = - in_data[62:39];
  assign celloutsig_0_4z = { in_data[77:71], celloutsig_0_2z } !== { in_data[89:85], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_42z = { celloutsig_0_32z[5:0], celloutsig_0_7z, celloutsig_0_33z } !== { _05_[6], celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_24z, celloutsig_0_27z, celloutsig_0_9z };
  assign celloutsig_0_62z = & { celloutsig_0_59z[0], celloutsig_0_48z, celloutsig_0_27z };
  assign celloutsig_1_12z = & { celloutsig_1_11z, celloutsig_1_8z, _04_[33], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_8z = | { celloutsig_1_4z, celloutsig_1_0z[8:2] };
  assign celloutsig_0_14z = | celloutsig_0_3z[6:2];
  assign celloutsig_0_27z = | { celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_3z[6:0], celloutsig_0_1z };
  assign celloutsig_0_39z = ~^ { celloutsig_0_37z, celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_29z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_24z };
  assign celloutsig_0_48z = ~^ { celloutsig_0_31z[13:7], celloutsig_0_36z };
  assign celloutsig_0_50z = ~^ { _07_[1], _01_, celloutsig_0_5z };
  assign celloutsig_0_6z = ~^ { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_63z = ~^ { celloutsig_0_31z[17:15], _06_ };
  assign celloutsig_0_67z = ~^ { _02_, _07_[2:1], _01_, celloutsig_0_11z, celloutsig_0_46z };
  assign celloutsig_0_7z = ~^ { in_data[87:66], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_8z = ~^ { in_data[45:42], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_16z = ~^ celloutsig_1_13z[29:18];
  assign celloutsig_1_17z = ~^ { celloutsig_1_2z, celloutsig_1_16z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_19z = ~^ { celloutsig_1_14z[4:0], celloutsig_1_17z };
  assign celloutsig_0_11z = ~^ in_data[17:7];
  assign celloutsig_0_16z = ~^ { celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_20z = ~^ { celloutsig_0_3z[2:0], celloutsig_0_18z, celloutsig_0_5z };
  assign celloutsig_0_21z = ~^ { celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_14z };
  assign celloutsig_0_29z = ~^ { celloutsig_0_21z, celloutsig_0_3z };
  assign celloutsig_0_44z = ^ { celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_13z };
  assign celloutsig_1_9z = { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_4z } <<< _04_[15:6];
  assign celloutsig_0_15z = celloutsig_0_3z[3:0] <<< { celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_13z };
  assign celloutsig_0_24z = { celloutsig_0_15z[0], celloutsig_0_12z, celloutsig_0_7z } <<< celloutsig_0_23z[3:1];
  assign celloutsig_0_32z = { celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_27z, celloutsig_0_30z, celloutsig_0_6z, celloutsig_0_2z } <<< { celloutsig_0_24z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z } >>> { in_data[42:39], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_38z = { celloutsig_0_29z, _06_, celloutsig_0_15z } >>> { celloutsig_0_27z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_27z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_0_59z = celloutsig_0_31z[11:6] >>> celloutsig_0_3z[7:2];
  assign celloutsig_0_78z = { _03_[3:0], celloutsig_0_6z, celloutsig_0_38z, celloutsig_0_44z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_55z, celloutsig_0_77z } >>> { celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_63z, celloutsig_0_6z, celloutsig_0_66z, celloutsig_0_70z, celloutsig_0_24z, _07_[2:1], _01_, celloutsig_0_62z, celloutsig_0_66z };
  assign celloutsig_0_31z = { celloutsig_0_24z[1], celloutsig_0_5z, celloutsig_0_12z, _06_, celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_26z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_22z } >>> { _05_[12:8], _00_, _05_[6:2], _07_[2:1], _01_, celloutsig_0_30z, celloutsig_0_10z, _06_, celloutsig_0_5z };
  assign celloutsig_0_35z = { in_data[29:23], celloutsig_0_0z, celloutsig_0_1z } ~^ in_data[63:55];
  assign celloutsig_1_14z = { celloutsig_1_0z[5:1], celloutsig_1_1z, celloutsig_1_11z } ~^ _04_[20:14];
  assign celloutsig_0_22z = { celloutsig_0_3z[5:1], celloutsig_0_6z } ^ { celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_9z };
  assign _05_[7] = _00_;
  assign _07_[0] = _01_;
  assign { out_data[131:128], out_data[96], out_data[32], out_data[20:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_77z, celloutsig_0_78z };
endmodule
