v 20070216 1
P 100 2900 400 2900 1 0 0
{
T 300 2950 5 8 1 1 0 6 1
pinnumber=1
T 300 2850 5 8 0 1 0 8 1
pinseq=1
T 450 2900 9 8 1 1 0 0 1
pinlabel=GND_PORT
T 450 2900 5 8 0 1 0 2 1
pintype=pwr
}
P 100 2500 400 2500 1 0 0
{
T 300 2550 5 8 1 1 0 6 1
pinnumber=2
T 300 2450 5 8 0 1 0 8 1
pinseq=2
T 450 2500 9 8 1 1 0 0 1
pinlabel=+1.5V_PLL_PORT
T 450 2500 5 8 0 1 0 2 1
pintype=pwr
}
P 100 2100 400 2100 1 0 0
{
T 300 2150 5 8 1 1 0 6 1
pinnumber=3
T 300 2050 5 8 0 1 0 8 1
pinseq=3
T 450 2100 9 8 1 1 0 0 1
pinlabel=+2.5V_PORT
T 450 2100 5 8 0 1 0 2 1
pintype=pwr
}
P 100 1700 400 1700 1 0 0
{
T 300 1750 5 8 1 1 0 6 1
pinnumber=4
T 300 1650 5 8 0 1 0 8 1
pinseq=4
T 450 1700 9 8 1 1 0 0 1
pinlabel=+3.3V_PORT
T 450 1700 5 8 0 1 0 2 1
pintype=pwr
}
P 100 1300 400 1300 1 0 0
{
T 300 1350 5 8 1 1 0 6 1
pinnumber=5
T 300 1250 5 8 0 1 0 8 1
pinseq=5
T 450 1300 9 8 1 1 0 0 1
pinlabel=VCCIO_3_PORT
T 450 1300 5 8 0 1 0 2 1
pintype=pwr
}
P 100 900 400 900 1 0 0
{
T 300 950 5 8 1 1 0 6 1
pinnumber=6
T 300 850 5 8 0 1 0 8 1
pinseq=6
T 450 900 9 8 1 1 0 0 1
pinlabel=CONF_DONE_PORT
T 450 900 5 8 0 1 0 2 1
pintype=out
}
P 100 500 400 500 1 0 0
{
T 300 550 5 8 1 1 0 6 1
pinnumber=7
T 300 450 5 8 0 1 0 8 1
pinseq=7
T 450 500 9 8 1 1 0 0 1
pinlabel=PLL2_PORT
T 450 500 5 8 0 1 0 2 1
pintype=out
}
B 400 100 1800 3000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 2500 100 8 10 1 1 0 6 1
refdes=S?
T 400 3200 9 10 1 0 0 0 1
FPGA Island East
T 400 3600 5 10 0 0 0 0 1
device=ISLAND-FPGA-EAST
T 400 3800 5 10 0 0 0 0 1
footprint=
T 400 4000 5 10 0 0 0 0 1
author=Paul Pham
T 400 4200 5 10 0 0 0 0 1
documentation=
T 400 4400 5 10 0 0 0 0 1
description="East Coast of FPGA Island, Debug Header, Power Inputs"
T 400 4600 5 10 0 0 0 0 1
numslots=0
