# Multi-Cycle-RISC-Processor-In-Verilog-
e design, and implementation of a Multi Cycle Processor  according to a given RISC instruction set.
