I0329 14:40:03.060 tapa.util:184] logging level set to INFO
I0329 14:40:03.061 tapa.tapac:407] Executing all steps of tapac
I0329 14:40:03.061 tapa.tapac:521] running translated command: `tapa --work-dir=generated analyze --input=src/sextans.cpp --top=Sextans synth --part-num=xcu280-fsvh2892-2L-e --clock-period=3.33 link pack --output=generated/Sextans.xo`
I0329 14:40:03.062 tapa.util:184] logging level set to INFO
I0329 14:40:03.062 tapa.util:184] logging level set to INFO
I0329 14:40:03.062 tapa.tapa:54] tapa version: 0.0.20240120.1
I0329 14:40:03.062 tapa.tapa:54] tapa version: 0.0.20240120.1
I0329 14:40:03.062 tapa.tapa:58] Python recursion limit set to 3000
I0329 14:40:03.062 tapa.tapa:58] Python recursion limit set to 3000
I0329 14:40:03.142 tapa.steps.analyze:151] added vendor include path `/opt/tools/xilinx/Vitis_HLS/2022.2/include`
I0329 14:40:03.142 tapa.steps.analyze:151] added vendor include path `/opt/tools/xilinx/Vitis_HLS/2022.2/include`
I0329 14:40:03.143 tapa.steps.analyze:248] Running tapacc command: /usr/bin/tapacc generated/flatten/flatten-f5eeaffa-sextans.cpp -top Sextans -- -std=c++17 -I /home/Licheng-Guo/dev/tapa/backend/python/tapa/../../../src -isystem /opt/tools/xilinx/Vitis_HLS/2022.2/include -stdlib=libc++ -isystem /usr/lib/llvm-17/include/c++/v1/ -isystem /usr/include/clang/17/include/ -isystem /usr/lib/clang/17/include/
I0329 14:40:03.143 tapa.steps.analyze:248] Running tapacc command: /usr/bin/tapacc generated/flatten/flatten-f5eeaffa-sextans.cpp -top Sextans -- -std=c++17 -I /home/Licheng-Guo/dev/tapa/backend/python/tapa/../../../src -isystem /opt/tools/xilinx/Vitis_HLS/2022.2/include -stdlib=libc++ -isystem /usr/lib/llvm-17/include/c++/v1/ -isystem /usr/include/clang/17/include/ -isystem /usr/lib/clang/17/include/
I0329 14:40:06.925 tapa.steps.common:92] writing TAPA graph to json `generated/graph.json`.
I0329 14:40:06.925 tapa.steps.common:92] writing TAPA graph to json `generated/graph.json`.
I0329 14:40:06.934 tapa.steps.common:92] writing TAPA settings to json `generated/settings.json`.
I0329 14:40:06.934 tapa.steps.common:92] writing TAPA settings to json `generated/settings.json`.
I0329 14:40:06.934 tapa.steps.common:46] reusing TAPA settings from upstream flows.
I0329 14:40:06.934 tapa.steps.common:46] reusing TAPA settings from upstream flows.
I0329 14:40:06.934 tapa.core:184] extracting HLS C++ files
I0329 14:40:06.934 tapa.core:184] extracting HLS C++ files
I0329 14:40:07.558 tapa.core:216] running HLS
I0329 14:40:07.558 tapa.core:216] running HLS
I0329 14:40:07.561 tapa.core:262] spawn 128 workers for parallel HLS synthesis of the tasks
I0329 14:40:07.561 tapa.core:262] spawn 128 workers for parallel HLS synthesis of the tasks
I0329 14:40:53.393 tapa.core:277] extracting RTL files
I0329 14:40:53.393 tapa.core:277] extracting RTL files
I0329 14:40:53.456 tapa.core:308] parsing RTL files and populating tasks
I0329 14:40:53.456 tapa.core:308] parsing RTL files and populating tasks
D0329 14:40:54.755 tapa.core:317] parsing FloatvAddFloatv
D0329 14:40:54.755 tapa.core:317] parsing FloatvAddFloatv
D0329 14:40:54.756 tapa.core:321] populating FloatvAddFloatv
D0329 14:40:54.756 tapa.core:321] populating FloatvAddFloatv
D0329 14:40:54.759 tapa.core:317] parsing FloatvMultConst
D0329 14:40:54.759 tapa.core:317] parsing FloatvMultConst
D0329 14:40:54.760 tapa.core:321] populating FloatvMultConst
D0329 14:40:54.760 tapa.core:321] populating FloatvMultConst
D0329 14:40:54.760 tapa.core:317] parsing Merger
D0329 14:40:54.760 tapa.core:317] parsing Merger
D0329 14:40:54.760 tapa.core:321] populating Merger
D0329 14:40:54.760 tapa.core:321] populating Merger
D0329 14:40:54.760 tapa.core:317] parsing PEG_Bmtx
D0329 14:40:54.760 tapa.core:317] parsing PEG_Bmtx
D0329 14:40:54.761 tapa.core:321] populating PEG_Bmtx
D0329 14:40:54.761 tapa.core:321] populating PEG_Bmtx
D0329 14:40:54.761 tapa.core:317] parsing PEG_Cmtx
D0329 14:40:54.761 tapa.core:317] parsing PEG_Cmtx
D0329 14:40:54.762 tapa.core:321] populating PEG_Cmtx
D0329 14:40:54.762 tapa.core:321] populating PEG_Cmtx
D0329 14:40:54.762 tapa.core:317] parsing Scatter_1_2
D0329 14:40:54.762 tapa.core:317] parsing Scatter_1_2
D0329 14:40:54.762 tapa.core:321] populating Scatter_1_2
D0329 14:40:54.762 tapa.core:321] populating Scatter_1_2
D0329 14:40:54.762 tapa.core:317] parsing black_hole_float_v16
D0329 14:40:54.762 tapa.core:317] parsing black_hole_float_v16
D0329 14:40:54.764 tapa.core:321] populating black_hole_float_v16
D0329 14:40:54.764 tapa.core:321] populating black_hole_float_v16
D0329 14:40:54.764 tapa.core:317] parsing black_hole_int
D0329 14:40:54.764 tapa.core:317] parsing black_hole_int
D0329 14:40:54.765 tapa.core:321] populating black_hole_int
D0329 14:40:54.765 tapa.core:321] populating black_hole_int
D0329 14:40:54.765 tapa.core:317] parsing read_A
D0329 14:40:54.765 tapa.core:317] parsing read_A
D0329 14:40:54.765 tapa.core:321] populating read_A
D0329 14:40:54.765 tapa.core:321] populating read_A
D0329 14:40:54.765 tapa.core:317] parsing read_B
D0329 14:40:54.765 tapa.core:317] parsing read_B
D0329 14:40:54.766 tapa.core:321] populating read_B
D0329 14:40:54.766 tapa.core:321] populating read_B
D0329 14:40:54.766 tapa.core:317] parsing read_C
D0329 14:40:54.766 tapa.core:317] parsing read_C
D0329 14:40:54.766 tapa.core:321] populating read_C
D0329 14:40:54.766 tapa.core:321] populating read_C
D0329 14:40:54.766 tapa.core:317] parsing read_edge_list_ptr
D0329 14:40:54.766 tapa.core:317] parsing read_edge_list_ptr
D0329 14:40:54.767 tapa.core:321] populating read_edge_list_ptr
D0329 14:40:54.767 tapa.core:321] populating read_edge_list_ptr
D0329 14:40:54.767 tapa.core:317] parsing write_C
D0329 14:40:54.767 tapa.core:317] parsing write_C
D0329 14:40:54.767 tapa.core:321] populating write_C
D0329 14:40:54.767 tapa.core:321] populating write_C
D0329 14:40:54.767 tapa.core:317] parsing Sextans
D0329 14:40:54.767 tapa.core:317] parsing Sextans
D0329 14:40:54.768 tapa.core:321] populating Sextans
D0329 14:40:54.768 tapa.core:321] populating Sextans
D0329 14:40:54.774 tapa.task:149] mmap argument 'Sextans.edge_list_ch_0' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_A_0.A'
D0329 14:40:54.774 tapa.task:149] mmap argument 'Sextans.edge_list_ch_0' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_A_0.A'
D0329 14:40:54.774 tapa.task:149] mmap argument 'Sextans.edge_list_ch_1' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_A_1.A'
D0329 14:40:54.774 tapa.task:149] mmap argument 'Sextans.edge_list_ch_1' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_A_1.A'
D0329 14:40:54.774 tapa.task:149] mmap argument 'Sextans.edge_list_ch_2' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_A_2.A'
D0329 14:40:54.774 tapa.task:149] mmap argument 'Sextans.edge_list_ch_2' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_A_2.A'
D0329 14:40:54.774 tapa.task:149] mmap argument 'Sextans.edge_list_ch_3' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_A_3.A'
D0329 14:40:54.774 tapa.task:149] mmap argument 'Sextans.edge_list_ch_3' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_A_3.A'
D0329 14:40:54.774 tapa.task:149] mmap argument 'Sextans.edge_list_ch_4' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_A_4.A'
D0329 14:40:54.774 tapa.task:149] mmap argument 'Sextans.edge_list_ch_4' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_A_4.A'
D0329 14:40:54.774 tapa.task:149] mmap argument 'Sextans.edge_list_ch_5' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_A_5.A'
D0329 14:40:54.774 tapa.task:149] mmap argument 'Sextans.edge_list_ch_5' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_A_5.A'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.edge_list_ch_6' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_A_6.A'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.edge_list_ch_6' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_A_6.A'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.edge_list_ch_7' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_A_7.A'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.edge_list_ch_7' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_A_7.A'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_B_ch_0' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_B_0.B'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_B_ch_0' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_B_0.B'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_B_ch_1' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_B_1.B'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_B_ch_1' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_B_1.B'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_B_ch_2' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_B_2.B'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_B_ch_2' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_B_2.B'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_B_ch_3' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_B_3.B'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_B_ch_3' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_B_3.B'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_C_ch_in_0' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_C_0.C'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_C_ch_in_0' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_C_0.C'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_C_ch_in_1' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_C_1.C'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_C_ch_in_1' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_C_1.C'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_C_ch_in_2' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_C_2.C'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_C_ch_in_2' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_C_2.C'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_C_ch_in_3' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_C_3.C'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_C_ch_in_3' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_C_3.C'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_C_ch_in_4' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_C_4.C'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_C_ch_in_4' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_C_4.C'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_C_ch_in_5' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_C_5.C'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_C_ch_in_5' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_C_5.C'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_C_ch_in_6' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_C_6.C'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_C_ch_in_6' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_C_6.C'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_C_ch_in_7' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_C_7.C'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_C_ch_in_7' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_C_7.C'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.edge_list_ptr' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_edge_list_ptr_0.edge_list_ptr'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.edge_list_ptr' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_edge_list_ptr_0.edge_list_ptr'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_C_ch_0' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'write_C_0.C_out'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_C_ch_0' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'write_C_0.C_out'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_C_ch_1' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'write_C_1.C_out'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_C_ch_1' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'write_C_1.C_out'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_C_ch_2' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'write_C_2.C_out'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_C_ch_2' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'write_C_2.C_out'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_C_ch_3' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'write_C_3.C_out'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_C_ch_3' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'write_C_3.C_out'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_C_ch_4' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'write_C_4.C_out'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_C_ch_4' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'write_C_4.C_out'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_C_ch_5' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'write_C_5.C_out'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_C_ch_5' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'write_C_5.C_out'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_C_ch_6' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'write_C_6.C_out'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_C_ch_6' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'write_C_6.C_out'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_C_ch_7' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'write_C_7.C_out'
D0329 14:40:54.775 tapa.task:149] mmap argument 'Sextans.mat_C_ch_7' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'write_C_7.C_out'
I0329 14:40:54.776 tapa.core:325] instrumenting upper-level RTL
I0329 14:40:54.776 tapa.core:325] instrumenting upper-level RTL
I0329 14:40:54.776 tapa.steps.common:92] writing TAPA settings to json `generated/settings.json`.
I0329 14:40:54.776 tapa.steps.common:92] writing TAPA settings to json `generated/settings.json`.
I0329 14:40:54.778 tapa.steps.common:46] reusing TAPA settings from upstream flows.
I0329 14:40:54.778 tapa.steps.common:46] reusing TAPA settings from upstream flows.
I0329 14:40:54.778 tapa.core:452] top task register level set to 0
I0329 14:40:54.778 tapa.core:452] top task register level set to 0
I0329 14:40:54.778 tapa.core:456] instrumenting top-level RTL
I0329 14:40:54.778 tapa.core:456] instrumenting top-level RTL
D0329 14:40:54.781 tapa.core:529]   instantiating FIFOs in Sextans
D0329 14:40:54.781 tapa.core:529]   instantiating FIFOs in Sextans
D0329 14:40:54.782 tapa.core:542]     instantiating Sextans.PE_inst_Sextans[0]
D0329 14:40:54.782 tapa.core:542]     instantiating Sextans.PE_inst_Sextans[0]
D0329 14:40:54.782 tapa.core:542]     instantiating Sextans.PE_inst_Sextans[10]
D0329 14:40:54.782 tapa.core:542]     instantiating Sextans.PE_inst_Sextans[10]
D0329 14:40:54.783 tapa.core:542]     instantiating Sextans.PE_inst_Sextans[11]
D0329 14:40:54.783 tapa.core:542]     instantiating Sextans.PE_inst_Sextans[11]
D0329 14:40:54.783 tapa.core:542]     instantiating Sextans.PE_inst_Sextans[12]
D0329 14:40:54.783 tapa.core:542]     instantiating Sextans.PE_inst_Sextans[12]
D0329 14:40:54.783 tapa.core:542]     instantiating Sextans.PE_inst_Sextans[13]
D0329 14:40:54.783 tapa.core:542]     instantiating Sextans.PE_inst_Sextans[13]
D0329 14:40:54.783 tapa.core:542]     instantiating Sextans.PE_inst_Sextans[14]
D0329 14:40:54.783 tapa.core:542]     instantiating Sextans.PE_inst_Sextans[14]
D0329 14:40:54.784 tapa.core:542]     instantiating Sextans.PE_inst_Sextans[15]
D0329 14:40:54.784 tapa.core:542]     instantiating Sextans.PE_inst_Sextans[15]
D0329 14:40:54.784 tapa.core:542]     instantiating Sextans.PE_inst_Sextans[16]
D0329 14:40:54.784 tapa.core:542]     instantiating Sextans.PE_inst_Sextans[16]
D0329 14:40:54.784 tapa.core:542]     instantiating Sextans.PE_inst_Sextans[1]
D0329 14:40:54.784 tapa.core:542]     instantiating Sextans.PE_inst_Sextans[1]
D0329 14:40:54.784 tapa.core:542]     instantiating Sextans.PE_inst_Sextans[2]
D0329 14:40:54.784 tapa.core:542]     instantiating Sextans.PE_inst_Sextans[2]
D0329 14:40:54.784 tapa.core:542]     instantiating Sextans.PE_inst_Sextans[3]
D0329 14:40:54.784 tapa.core:542]     instantiating Sextans.PE_inst_Sextans[3]
D0329 14:40:54.785 tapa.core:542]     instantiating Sextans.PE_inst_Sextans[4]
D0329 14:40:54.785 tapa.core:542]     instantiating Sextans.PE_inst_Sextans[4]
D0329 14:40:54.785 tapa.core:542]     instantiating Sextans.PE_inst_Sextans[5]
D0329 14:40:54.785 tapa.core:542]     instantiating Sextans.PE_inst_Sextans[5]
D0329 14:40:54.785 tapa.core:542]     instantiating Sextans.PE_inst_Sextans[6]
D0329 14:40:54.785 tapa.core:542]     instantiating Sextans.PE_inst_Sextans[6]
D0329 14:40:54.785 tapa.core:542]     instantiating Sextans.PE_inst_Sextans[7]
D0329 14:40:54.785 tapa.core:542]     instantiating Sextans.PE_inst_Sextans[7]
D0329 14:40:54.785 tapa.core:542]     instantiating Sextans.PE_inst_Sextans[8]
D0329 14:40:54.785 tapa.core:542]     instantiating Sextans.PE_inst_Sextans[8]
D0329 14:40:54.785 tapa.core:542]     instantiating Sextans.PE_inst_Sextans[9]
D0329 14:40:54.785 tapa.core:542]     instantiating Sextans.PE_inst_Sextans[9]
D0329 14:40:54.786 tapa.core:542]     instantiating Sextans.PE_inst_to_Cmtx_Sextans[0]
D0329 14:40:54.786 tapa.core:542]     instantiating Sextans.PE_inst_to_Cmtx_Sextans[0]
D0329 14:40:54.786 tapa.core:542]     instantiating Sextans.PE_inst_to_Cmtx_Sextans[10]
D0329 14:40:54.786 tapa.core:542]     instantiating Sextans.PE_inst_to_Cmtx_Sextans[10]
D0329 14:40:54.786 tapa.core:542]     instantiating Sextans.PE_inst_to_Cmtx_Sextans[11]
D0329 14:40:54.786 tapa.core:542]     instantiating Sextans.PE_inst_to_Cmtx_Sextans[11]
D0329 14:40:54.786 tapa.core:542]     instantiating Sextans.PE_inst_to_Cmtx_Sextans[12]
D0329 14:40:54.786 tapa.core:542]     instantiating Sextans.PE_inst_to_Cmtx_Sextans[12]
D0329 14:40:54.786 tapa.core:542]     instantiating Sextans.PE_inst_to_Cmtx_Sextans[13]
D0329 14:40:54.786 tapa.core:542]     instantiating Sextans.PE_inst_to_Cmtx_Sextans[13]
D0329 14:40:54.787 tapa.core:542]     instantiating Sextans.PE_inst_to_Cmtx_Sextans[14]
D0329 14:40:54.787 tapa.core:542]     instantiating Sextans.PE_inst_to_Cmtx_Sextans[14]
D0329 14:40:54.787 tapa.core:542]     instantiating Sextans.PE_inst_to_Cmtx_Sextans[15]
D0329 14:40:54.787 tapa.core:542]     instantiating Sextans.PE_inst_to_Cmtx_Sextans[15]
D0329 14:40:54.787 tapa.core:542]     instantiating Sextans.PE_inst_to_Cmtx_Sextans[1]
D0329 14:40:54.787 tapa.core:542]     instantiating Sextans.PE_inst_to_Cmtx_Sextans[1]
D0329 14:40:54.787 tapa.core:542]     instantiating Sextans.PE_inst_to_Cmtx_Sextans[2]
D0329 14:40:54.787 tapa.core:542]     instantiating Sextans.PE_inst_to_Cmtx_Sextans[2]
D0329 14:40:54.787 tapa.core:542]     instantiating Sextans.PE_inst_to_Cmtx_Sextans[3]
D0329 14:40:54.787 tapa.core:542]     instantiating Sextans.PE_inst_to_Cmtx_Sextans[3]
D0329 14:40:54.788 tapa.core:542]     instantiating Sextans.PE_inst_to_Cmtx_Sextans[4]
D0329 14:40:54.788 tapa.core:542]     instantiating Sextans.PE_inst_to_Cmtx_Sextans[4]
D0329 14:40:54.788 tapa.core:542]     instantiating Sextans.PE_inst_to_Cmtx_Sextans[5]
D0329 14:40:54.788 tapa.core:542]     instantiating Sextans.PE_inst_to_Cmtx_Sextans[5]
D0329 14:40:54.788 tapa.core:542]     instantiating Sextans.PE_inst_to_Cmtx_Sextans[6]
D0329 14:40:54.788 tapa.core:542]     instantiating Sextans.PE_inst_to_Cmtx_Sextans[6]
D0329 14:40:54.788 tapa.core:542]     instantiating Sextans.PE_inst_to_Cmtx_Sextans[7]
D0329 14:40:54.788 tapa.core:542]     instantiating Sextans.PE_inst_to_Cmtx_Sextans[7]
D0329 14:40:54.788 tapa.core:542]     instantiating Sextans.PE_inst_to_Cmtx_Sextans[8]
D0329 14:40:54.788 tapa.core:542]     instantiating Sextans.PE_inst_to_Cmtx_Sextans[8]
D0329 14:40:54.789 tapa.core:542]     instantiating Sextans.PE_inst_to_Cmtx_Sextans[9]
D0329 14:40:54.789 tapa.core:542]     instantiating Sextans.PE_inst_to_Cmtx_Sextans[9]
D0329 14:40:54.789 tapa.core:542]     instantiating Sextans.fifo_A_Sextans[0]
D0329 14:40:54.789 tapa.core:542]     instantiating Sextans.fifo_A_Sextans[0]
D0329 14:40:54.789 tapa.core:542]     instantiating Sextans.fifo_A_Sextans[1]
D0329 14:40:54.789 tapa.core:542]     instantiating Sextans.fifo_A_Sextans[1]
D0329 14:40:54.789 tapa.core:542]     instantiating Sextans.fifo_A_Sextans[2]
D0329 14:40:54.789 tapa.core:542]     instantiating Sextans.fifo_A_Sextans[2]
D0329 14:40:54.789 tapa.core:542]     instantiating Sextans.fifo_A_Sextans[3]
D0329 14:40:54.789 tapa.core:542]     instantiating Sextans.fifo_A_Sextans[3]
D0329 14:40:54.789 tapa.core:542]     instantiating Sextans.fifo_A_Sextans[4]
D0329 14:40:54.789 tapa.core:542]     instantiating Sextans.fifo_A_Sextans[4]
D0329 14:40:54.790 tapa.core:542]     instantiating Sextans.fifo_A_Sextans[5]
D0329 14:40:54.790 tapa.core:542]     instantiating Sextans.fifo_A_Sextans[5]
D0329 14:40:54.790 tapa.core:542]     instantiating Sextans.fifo_A_Sextans[6]
D0329 14:40:54.790 tapa.core:542]     instantiating Sextans.fifo_A_Sextans[6]
D0329 14:40:54.790 tapa.core:542]     instantiating Sextans.fifo_A_Sextans[7]
D0329 14:40:54.790 tapa.core:542]     instantiating Sextans.fifo_A_Sextans[7]
D0329 14:40:54.790 tapa.core:542]     instantiating Sextans.fifo_A_pe_Sextans[0]
D0329 14:40:54.790 tapa.core:542]     instantiating Sextans.fifo_A_pe_Sextans[0]
D0329 14:40:54.790 tapa.core:542]     instantiating Sextans.fifo_A_pe_Sextans[10]
D0329 14:40:54.790 tapa.core:542]     instantiating Sextans.fifo_A_pe_Sextans[10]
D0329 14:40:54.790 tapa.core:542]     instantiating Sextans.fifo_A_pe_Sextans[11]
D0329 14:40:54.790 tapa.core:542]     instantiating Sextans.fifo_A_pe_Sextans[11]
D0329 14:40:54.790 tapa.core:542]     instantiating Sextans.fifo_A_pe_Sextans[12]
D0329 14:40:54.790 tapa.core:542]     instantiating Sextans.fifo_A_pe_Sextans[12]
D0329 14:40:54.790 tapa.core:542]     instantiating Sextans.fifo_A_pe_Sextans[13]
D0329 14:40:54.790 tapa.core:542]     instantiating Sextans.fifo_A_pe_Sextans[13]
D0329 14:40:54.791 tapa.core:542]     instantiating Sextans.fifo_A_pe_Sextans[14]
D0329 14:40:54.791 tapa.core:542]     instantiating Sextans.fifo_A_pe_Sextans[14]
D0329 14:40:54.791 tapa.core:542]     instantiating Sextans.fifo_A_pe_Sextans[15]
D0329 14:40:54.791 tapa.core:542]     instantiating Sextans.fifo_A_pe_Sextans[15]
D0329 14:40:54.791 tapa.core:542]     instantiating Sextans.fifo_A_pe_Sextans[1]
D0329 14:40:54.791 tapa.core:542]     instantiating Sextans.fifo_A_pe_Sextans[1]
D0329 14:40:54.791 tapa.core:542]     instantiating Sextans.fifo_A_pe_Sextans[2]
D0329 14:40:54.791 tapa.core:542]     instantiating Sextans.fifo_A_pe_Sextans[2]
D0329 14:40:54.791 tapa.core:542]     instantiating Sextans.fifo_A_pe_Sextans[3]
D0329 14:40:54.791 tapa.core:542]     instantiating Sextans.fifo_A_pe_Sextans[3]
D0329 14:40:54.791 tapa.core:542]     instantiating Sextans.fifo_A_pe_Sextans[4]
D0329 14:40:54.791 tapa.core:542]     instantiating Sextans.fifo_A_pe_Sextans[4]
D0329 14:40:54.791 tapa.core:542]     instantiating Sextans.fifo_A_pe_Sextans[5]
D0329 14:40:54.791 tapa.core:542]     instantiating Sextans.fifo_A_pe_Sextans[5]
D0329 14:40:54.791 tapa.core:542]     instantiating Sextans.fifo_A_pe_Sextans[6]
D0329 14:40:54.791 tapa.core:542]     instantiating Sextans.fifo_A_pe_Sextans[6]
D0329 14:40:54.791 tapa.core:542]     instantiating Sextans.fifo_A_pe_Sextans[7]
D0329 14:40:54.791 tapa.core:542]     instantiating Sextans.fifo_A_pe_Sextans[7]
D0329 14:40:54.792 tapa.core:542]     instantiating Sextans.fifo_A_pe_Sextans[8]
D0329 14:40:54.792 tapa.core:542]     instantiating Sextans.fifo_A_pe_Sextans[8]
D0329 14:40:54.792 tapa.core:542]     instantiating Sextans.fifo_A_pe_Sextans[9]
D0329 14:40:54.792 tapa.core:542]     instantiating Sextans.fifo_A_pe_Sextans[9]
D0329 14:40:54.792 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[0]
D0329 14:40:54.792 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[0]
D0329 14:40:54.792 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[10]
D0329 14:40:54.792 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[10]
D0329 14:40:54.792 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[11]
D0329 14:40:54.792 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[11]
D0329 14:40:54.792 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[12]
D0329 14:40:54.792 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[12]
D0329 14:40:54.793 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[13]
D0329 14:40:54.793 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[13]
D0329 14:40:54.793 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[14]
D0329 14:40:54.793 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[14]
D0329 14:40:54.793 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[15]
D0329 14:40:54.793 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[15]
D0329 14:40:54.793 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[16]
D0329 14:40:54.793 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[16]
D0329 14:40:54.793 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[17]
D0329 14:40:54.793 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[17]
D0329 14:40:54.794 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[18]
D0329 14:40:54.794 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[18]
D0329 14:40:54.794 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[19]
D0329 14:40:54.794 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[19]
D0329 14:40:54.794 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[1]
D0329 14:40:54.794 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[1]
D0329 14:40:54.794 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[20]
D0329 14:40:54.794 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[20]
D0329 14:40:54.794 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[21]
D0329 14:40:54.794 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[21]
D0329 14:40:54.794 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[22]
D0329 14:40:54.794 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[22]
D0329 14:40:54.795 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[23]
D0329 14:40:54.795 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[23]
D0329 14:40:54.795 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[24]
D0329 14:40:54.795 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[24]
D0329 14:40:54.795 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[25]
D0329 14:40:54.795 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[25]
D0329 14:40:54.795 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[26]
D0329 14:40:54.795 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[26]
D0329 14:40:54.795 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[27]
D0329 14:40:54.795 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[27]
D0329 14:40:54.796 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[28]
D0329 14:40:54.796 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[28]
D0329 14:40:54.796 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[29]
D0329 14:40:54.796 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[29]
D0329 14:40:54.796 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[2]
D0329 14:40:54.796 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[2]
D0329 14:40:54.796 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[30]
D0329 14:40:54.796 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[30]
D0329 14:40:54.796 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[31]
D0329 14:40:54.796 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[31]
D0329 14:40:54.796 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[32]
D0329 14:40:54.796 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[32]
D0329 14:40:54.797 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[33]
D0329 14:40:54.797 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[33]
D0329 14:40:54.797 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[34]
D0329 14:40:54.797 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[34]
D0329 14:40:54.797 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[35]
D0329 14:40:54.797 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[35]
D0329 14:40:54.797 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[36]
D0329 14:40:54.797 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[36]
D0329 14:40:54.797 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[37]
D0329 14:40:54.797 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[37]
D0329 14:40:54.798 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[38]
D0329 14:40:54.798 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[38]
D0329 14:40:54.798 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[39]
D0329 14:40:54.798 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[39]
D0329 14:40:54.798 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[3]
D0329 14:40:54.798 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[3]
D0329 14:40:54.798 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[40]
D0329 14:40:54.798 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[40]
D0329 14:40:54.798 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[41]
D0329 14:40:54.798 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[41]
D0329 14:40:54.798 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[42]
D0329 14:40:54.798 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[42]
D0329 14:40:54.799 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[43]
D0329 14:40:54.799 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[43]
D0329 14:40:54.799 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[44]
D0329 14:40:54.799 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[44]
D0329 14:40:54.799 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[45]
D0329 14:40:54.799 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[45]
D0329 14:40:54.799 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[46]
D0329 14:40:54.799 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[46]
D0329 14:40:54.799 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[47]
D0329 14:40:54.799 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[47]
D0329 14:40:54.799 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[48]
D0329 14:40:54.799 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[48]
D0329 14:40:54.800 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[49]
D0329 14:40:54.800 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[49]
D0329 14:40:54.800 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[4]
D0329 14:40:54.800 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[4]
D0329 14:40:54.800 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[50]
D0329 14:40:54.800 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[50]
D0329 14:40:54.800 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[51]
D0329 14:40:54.800 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[51]
D0329 14:40:54.801 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[52]
D0329 14:40:54.801 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[52]
D0329 14:40:54.801 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[53]
D0329 14:40:54.801 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[53]
D0329 14:40:54.801 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[54]
D0329 14:40:54.801 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[54]
D0329 14:40:54.801 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[55]
D0329 14:40:54.801 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[55]
D0329 14:40:54.801 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[56]
D0329 14:40:54.801 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[56]
D0329 14:40:54.801 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[57]
D0329 14:40:54.801 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[57]
D0329 14:40:54.802 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[58]
D0329 14:40:54.802 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[58]
D0329 14:40:54.802 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[59]
D0329 14:40:54.802 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[59]
D0329 14:40:54.802 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[5]
D0329 14:40:54.802 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[5]
D0329 14:40:54.802 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[60]
D0329 14:40:54.802 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[60]
D0329 14:40:54.802 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[61]
D0329 14:40:54.802 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[61]
D0329 14:40:54.802 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[62]
D0329 14:40:54.802 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[62]
D0329 14:40:54.803 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[63]
D0329 14:40:54.803 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[63]
D0329 14:40:54.803 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[64]
D0329 14:40:54.803 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[64]
D0329 14:40:54.803 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[65]
D0329 14:40:54.803 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[65]
D0329 14:40:54.803 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[66]
D0329 14:40:54.803 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[66]
D0329 14:40:54.803 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[67]
D0329 14:40:54.803 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[67]
D0329 14:40:54.803 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[6]
D0329 14:40:54.803 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[6]
D0329 14:40:54.804 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[7]
D0329 14:40:54.804 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[7]
D0329 14:40:54.804 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[8]
D0329 14:40:54.804 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[8]
D0329 14:40:54.804 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[9]
D0329 14:40:54.804 tapa.core:542]     instantiating Sextans.fifo_B_pe_Sextans[9]
D0329 14:40:54.804 tapa.core:542]     instantiating Sextans.fifo_C_ch_Sextans[0]
D0329 14:40:54.804 tapa.core:542]     instantiating Sextans.fifo_C_ch_Sextans[0]
D0329 14:40:54.805 tapa.core:542]     instantiating Sextans.fifo_C_ch_Sextans[1]
D0329 14:40:54.805 tapa.core:542]     instantiating Sextans.fifo_C_ch_Sextans[1]
D0329 14:40:54.805 tapa.core:542]     instantiating Sextans.fifo_C_ch_Sextans[2]
D0329 14:40:54.805 tapa.core:542]     instantiating Sextans.fifo_C_ch_Sextans[2]
D0329 14:40:54.805 tapa.core:542]     instantiating Sextans.fifo_C_ch_Sextans[3]
D0329 14:40:54.805 tapa.core:542]     instantiating Sextans.fifo_C_ch_Sextans[3]
D0329 14:40:54.805 tapa.core:542]     instantiating Sextans.fifo_C_ch_Sextans[4]
D0329 14:40:54.805 tapa.core:542]     instantiating Sextans.fifo_C_ch_Sextans[4]
D0329 14:40:54.805 tapa.core:542]     instantiating Sextans.fifo_C_ch_Sextans[5]
D0329 14:40:54.805 tapa.core:542]     instantiating Sextans.fifo_C_ch_Sextans[5]
D0329 14:40:54.805 tapa.core:542]     instantiating Sextans.fifo_C_ch_Sextans[6]
D0329 14:40:54.805 tapa.core:542]     instantiating Sextans.fifo_C_ch_Sextans[6]
D0329 14:40:54.805 tapa.core:542]     instantiating Sextans.fifo_C_ch_Sextans[7]
D0329 14:40:54.805 tapa.core:542]     instantiating Sextans.fifo_C_ch_Sextans[7]
D0329 14:40:54.805 tapa.core:542]     instantiating Sextans.fifo_C_ch_result_Sextans[0]
D0329 14:40:54.805 tapa.core:542]     instantiating Sextans.fifo_C_ch_result_Sextans[0]
D0329 14:40:54.805 tapa.core:542]     instantiating Sextans.fifo_C_ch_result_Sextans[1]
D0329 14:40:54.805 tapa.core:542]     instantiating Sextans.fifo_C_ch_result_Sextans[1]
D0329 14:40:54.806 tapa.core:542]     instantiating Sextans.fifo_C_ch_result_Sextans[2]
D0329 14:40:54.806 tapa.core:542]     instantiating Sextans.fifo_C_ch_result_Sextans[2]
D0329 14:40:54.806 tapa.core:542]     instantiating Sextans.fifo_C_ch_result_Sextans[3]
D0329 14:40:54.806 tapa.core:542]     instantiating Sextans.fifo_C_ch_result_Sextans[3]
D0329 14:40:54.806 tapa.core:542]     instantiating Sextans.fifo_C_ch_result_Sextans[4]
D0329 14:40:54.806 tapa.core:542]     instantiating Sextans.fifo_C_ch_result_Sextans[4]
D0329 14:40:54.806 tapa.core:542]     instantiating Sextans.fifo_C_ch_result_Sextans[5]
D0329 14:40:54.806 tapa.core:542]     instantiating Sextans.fifo_C_ch_result_Sextans[5]
D0329 14:40:54.806 tapa.core:542]     instantiating Sextans.fifo_C_ch_result_Sextans[6]
D0329 14:40:54.806 tapa.core:542]     instantiating Sextans.fifo_C_ch_result_Sextans[6]
D0329 14:40:54.806 tapa.core:542]     instantiating Sextans.fifo_C_ch_result_Sextans[7]
D0329 14:40:54.806 tapa.core:542]     instantiating Sextans.fifo_C_ch_result_Sextans[7]
D0329 14:40:54.806 tapa.core:542]     instantiating Sextans.fifo_C_ch_result_alpha_Sextans[0]
D0329 14:40:54.806 tapa.core:542]     instantiating Sextans.fifo_C_ch_result_alpha_Sextans[0]
D0329 14:40:54.806 tapa.core:542]     instantiating Sextans.fifo_C_ch_result_alpha_Sextans[1]
D0329 14:40:54.806 tapa.core:542]     instantiating Sextans.fifo_C_ch_result_alpha_Sextans[1]
D0329 14:40:54.807 tapa.core:542]     instantiating Sextans.fifo_C_ch_result_alpha_Sextans[2]
D0329 14:40:54.807 tapa.core:542]     instantiating Sextans.fifo_C_ch_result_alpha_Sextans[2]
D0329 14:40:54.807 tapa.core:542]     instantiating Sextans.fifo_C_ch_result_alpha_Sextans[3]
D0329 14:40:54.807 tapa.core:542]     instantiating Sextans.fifo_C_ch_result_alpha_Sextans[3]
D0329 14:40:54.807 tapa.core:542]     instantiating Sextans.fifo_C_ch_result_alpha_Sextans[4]
D0329 14:40:54.807 tapa.core:542]     instantiating Sextans.fifo_C_ch_result_alpha_Sextans[4]
D0329 14:40:54.807 tapa.core:542]     instantiating Sextans.fifo_C_ch_result_alpha_Sextans[5]
D0329 14:40:54.807 tapa.core:542]     instantiating Sextans.fifo_C_ch_result_alpha_Sextans[5]
D0329 14:40:54.807 tapa.core:542]     instantiating Sextans.fifo_C_ch_result_alpha_Sextans[6]
D0329 14:40:54.807 tapa.core:542]     instantiating Sextans.fifo_C_ch_result_alpha_Sextans[6]
D0329 14:40:54.807 tapa.core:542]     instantiating Sextans.fifo_C_ch_result_alpha_Sextans[7]
D0329 14:40:54.807 tapa.core:542]     instantiating Sextans.fifo_C_ch_result_alpha_Sextans[7]
D0329 14:40:54.807 tapa.core:542]     instantiating Sextans.fifo_C_pe_Sextans[0]
D0329 14:40:54.807 tapa.core:542]     instantiating Sextans.fifo_C_pe_Sextans[0]
D0329 14:40:54.808 tapa.core:542]     instantiating Sextans.fifo_C_pe_Sextans[10]
D0329 14:40:54.808 tapa.core:542]     instantiating Sextans.fifo_C_pe_Sextans[10]
D0329 14:40:54.808 tapa.core:542]     instantiating Sextans.fifo_C_pe_Sextans[11]
D0329 14:40:54.808 tapa.core:542]     instantiating Sextans.fifo_C_pe_Sextans[11]
D0329 14:40:54.808 tapa.core:542]     instantiating Sextans.fifo_C_pe_Sextans[12]
D0329 14:40:54.808 tapa.core:542]     instantiating Sextans.fifo_C_pe_Sextans[12]
D0329 14:40:54.808 tapa.core:542]     instantiating Sextans.fifo_C_pe_Sextans[13]
D0329 14:40:54.808 tapa.core:542]     instantiating Sextans.fifo_C_pe_Sextans[13]
D0329 14:40:54.808 tapa.core:542]     instantiating Sextans.fifo_C_pe_Sextans[14]
D0329 14:40:54.808 tapa.core:542]     instantiating Sextans.fifo_C_pe_Sextans[14]
D0329 14:40:54.808 tapa.core:542]     instantiating Sextans.fifo_C_pe_Sextans[15]
D0329 14:40:54.808 tapa.core:542]     instantiating Sextans.fifo_C_pe_Sextans[15]
D0329 14:40:54.808 tapa.core:542]     instantiating Sextans.fifo_C_pe_Sextans[1]
D0329 14:40:54.808 tapa.core:542]     instantiating Sextans.fifo_C_pe_Sextans[1]
D0329 14:40:54.808 tapa.core:542]     instantiating Sextans.fifo_C_pe_Sextans[2]
D0329 14:40:54.808 tapa.core:542]     instantiating Sextans.fifo_C_pe_Sextans[2]
D0329 14:40:54.809 tapa.core:542]     instantiating Sextans.fifo_C_pe_Sextans[3]
D0329 14:40:54.809 tapa.core:542]     instantiating Sextans.fifo_C_pe_Sextans[3]
D0329 14:40:54.809 tapa.core:542]     instantiating Sextans.fifo_C_pe_Sextans[4]
D0329 14:40:54.809 tapa.core:542]     instantiating Sextans.fifo_C_pe_Sextans[4]
D0329 14:40:54.809 tapa.core:542]     instantiating Sextans.fifo_C_pe_Sextans[5]
D0329 14:40:54.809 tapa.core:542]     instantiating Sextans.fifo_C_pe_Sextans[5]
D0329 14:40:54.809 tapa.core:542]     instantiating Sextans.fifo_C_pe_Sextans[6]
D0329 14:40:54.809 tapa.core:542]     instantiating Sextans.fifo_C_pe_Sextans[6]
D0329 14:40:54.809 tapa.core:542]     instantiating Sextans.fifo_C_pe_Sextans[7]
D0329 14:40:54.809 tapa.core:542]     instantiating Sextans.fifo_C_pe_Sextans[7]
D0329 14:40:54.810 tapa.core:542]     instantiating Sextans.fifo_C_pe_Sextans[8]
D0329 14:40:54.810 tapa.core:542]     instantiating Sextans.fifo_C_pe_Sextans[8]
D0329 14:40:54.810 tapa.core:542]     instantiating Sextans.fifo_C_pe_Sextans[9]
D0329 14:40:54.810 tapa.core:542]     instantiating Sextans.fifo_C_pe_Sextans[9]
D0329 14:40:54.810 tapa.core:542]     instantiating Sextans.fifo_C_read_in_Sextans[0]
D0329 14:40:54.810 tapa.core:542]     instantiating Sextans.fifo_C_read_in_Sextans[0]
D0329 14:40:54.810 tapa.core:542]     instantiating Sextans.fifo_C_read_in_Sextans[1]
D0329 14:40:54.810 tapa.core:542]     instantiating Sextans.fifo_C_read_in_Sextans[1]
D0329 14:40:54.810 tapa.core:542]     instantiating Sextans.fifo_C_read_in_Sextans[2]
D0329 14:40:54.810 tapa.core:542]     instantiating Sextans.fifo_C_read_in_Sextans[2]
D0329 14:40:54.810 tapa.core:542]     instantiating Sextans.fifo_C_read_in_Sextans[3]
D0329 14:40:54.810 tapa.core:542]     instantiating Sextans.fifo_C_read_in_Sextans[3]
D0329 14:40:54.810 tapa.core:542]     instantiating Sextans.fifo_C_read_in_Sextans[4]
D0329 14:40:54.810 tapa.core:542]     instantiating Sextans.fifo_C_read_in_Sextans[4]
D0329 14:40:54.810 tapa.core:542]     instantiating Sextans.fifo_C_read_in_Sextans[5]
D0329 14:40:54.810 tapa.core:542]     instantiating Sextans.fifo_C_read_in_Sextans[5]
D0329 14:40:54.811 tapa.core:542]     instantiating Sextans.fifo_C_read_in_Sextans[6]
D0329 14:40:54.811 tapa.core:542]     instantiating Sextans.fifo_C_read_in_Sextans[6]
D0329 14:40:54.811 tapa.core:542]     instantiating Sextans.fifo_C_read_in_Sextans[7]
D0329 14:40:54.811 tapa.core:542]     instantiating Sextans.fifo_C_read_in_Sextans[7]
D0329 14:40:54.811 tapa.core:542]     instantiating Sextans.fifo_C_read_in_beta_Sextans[0]
D0329 14:40:54.811 tapa.core:542]     instantiating Sextans.fifo_C_read_in_beta_Sextans[0]
D0329 14:40:54.811 tapa.core:542]     instantiating Sextans.fifo_C_read_in_beta_Sextans[1]
D0329 14:40:54.811 tapa.core:542]     instantiating Sextans.fifo_C_read_in_beta_Sextans[1]
D0329 14:40:54.811 tapa.core:542]     instantiating Sextans.fifo_C_read_in_beta_Sextans[2]
D0329 14:40:54.811 tapa.core:542]     instantiating Sextans.fifo_C_read_in_beta_Sextans[2]
D0329 14:40:54.811 tapa.core:542]     instantiating Sextans.fifo_C_read_in_beta_Sextans[3]
D0329 14:40:54.811 tapa.core:542]     instantiating Sextans.fifo_C_read_in_beta_Sextans[3]
D0329 14:40:54.812 tapa.core:542]     instantiating Sextans.fifo_C_read_in_beta_Sextans[4]
D0329 14:40:54.812 tapa.core:542]     instantiating Sextans.fifo_C_read_in_beta_Sextans[4]
D0329 14:40:54.812 tapa.core:542]     instantiating Sextans.fifo_C_read_in_beta_Sextans[5]
D0329 14:40:54.812 tapa.core:542]     instantiating Sextans.fifo_C_read_in_beta_Sextans[5]
D0329 14:40:54.812 tapa.core:542]     instantiating Sextans.fifo_C_read_in_beta_Sextans[6]
D0329 14:40:54.812 tapa.core:542]     instantiating Sextans.fifo_C_read_in_beta_Sextans[6]
D0329 14:40:54.812 tapa.core:542]     instantiating Sextans.fifo_C_read_in_beta_Sextans[7]
D0329 14:40:54.812 tapa.core:542]     instantiating Sextans.fifo_C_read_in_beta_Sextans[7]
D0329 14:40:54.812 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[0]
D0329 14:40:54.812 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[0]
D0329 14:40:54.812 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[10]
D0329 14:40:54.812 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[10]
D0329 14:40:54.812 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[11]
D0329 14:40:54.812 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[11]
D0329 14:40:54.812 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[12]
D0329 14:40:54.812 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[12]
D0329 14:40:54.813 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[13]
D0329 14:40:54.813 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[13]
D0329 14:40:54.813 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[14]
D0329 14:40:54.813 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[14]
D0329 14:40:54.813 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[15]
D0329 14:40:54.813 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[15]
D0329 14:40:54.813 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[16]
D0329 14:40:54.813 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[16]
D0329 14:40:54.813 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[17]
D0329 14:40:54.813 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[17]
D0329 14:40:54.813 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[18]
D0329 14:40:54.813 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[18]
D0329 14:40:54.814 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[19]
D0329 14:40:54.814 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[19]
D0329 14:40:54.814 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[1]
D0329 14:40:54.814 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[1]
D0329 14:40:54.814 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[20]
D0329 14:40:54.814 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[20]
D0329 14:40:54.814 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[21]
D0329 14:40:54.814 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[21]
D0329 14:40:54.814 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[22]
D0329 14:40:54.814 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[22]
D0329 14:40:54.815 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[23]
D0329 14:40:54.815 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[23]
D0329 14:40:54.815 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[24]
D0329 14:40:54.815 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[24]
D0329 14:40:54.815 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[25]
D0329 14:40:54.815 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[25]
D0329 14:40:54.815 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[26]
D0329 14:40:54.815 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[26]
D0329 14:40:54.815 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[27]
D0329 14:40:54.815 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[27]
D0329 14:40:54.815 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[28]
D0329 14:40:54.815 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[28]
D0329 14:40:54.815 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[29]
D0329 14:40:54.815 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[29]
D0329 14:40:54.816 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[2]
D0329 14:40:54.816 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[2]
D0329 14:40:54.816 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[30]
D0329 14:40:54.816 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[30]
D0329 14:40:54.816 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[31]
D0329 14:40:54.816 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[31]
D0329 14:40:54.816 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[32]
D0329 14:40:54.816 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[32]
D0329 14:40:54.816 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[33]
D0329 14:40:54.816 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[33]
D0329 14:40:54.816 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[34]
D0329 14:40:54.816 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[34]
D0329 14:40:54.817 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[35]
D0329 14:40:54.817 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[35]
D0329 14:40:54.817 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[36]
D0329 14:40:54.817 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[36]
D0329 14:40:54.817 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[37]
D0329 14:40:54.817 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[37]
D0329 14:40:54.817 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[38]
D0329 14:40:54.817 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[38]
D0329 14:40:54.817 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[39]
D0329 14:40:54.817 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[39]
D0329 14:40:54.818 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[3]
D0329 14:40:54.818 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[3]
D0329 14:40:54.818 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[40]
D0329 14:40:54.818 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[40]
D0329 14:40:54.818 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[41]
D0329 14:40:54.818 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[41]
D0329 14:40:54.818 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[42]
D0329 14:40:54.818 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[42]
D0329 14:40:54.818 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[43]
D0329 14:40:54.818 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[43]
D0329 14:40:54.818 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[44]
D0329 14:40:54.818 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[44]
D0329 14:40:54.818 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[45]
D0329 14:40:54.818 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[45]
D0329 14:40:54.819 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[46]
D0329 14:40:54.819 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[46]
D0329 14:40:54.819 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[47]
D0329 14:40:54.819 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[47]
D0329 14:40:54.819 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[48]
D0329 14:40:54.819 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[48]
D0329 14:40:54.819 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[49]
D0329 14:40:54.819 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[49]
D0329 14:40:54.819 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[4]
D0329 14:40:54.819 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[4]
D0329 14:40:54.819 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[50]
D0329 14:40:54.819 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[50]
D0329 14:40:54.820 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[51]
D0329 14:40:54.820 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[51]
D0329 14:40:54.820 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[52]
D0329 14:40:54.820 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[52]
D0329 14:40:54.820 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[53]
D0329 14:40:54.820 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[53]
D0329 14:40:54.820 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[54]
D0329 14:40:54.820 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[54]
D0329 14:40:54.820 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[55]
D0329 14:40:54.820 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[55]
D0329 14:40:54.820 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[56]
D0329 14:40:54.820 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[56]
D0329 14:40:54.821 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[57]
D0329 14:40:54.821 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[57]
D0329 14:40:54.821 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[58]
D0329 14:40:54.821 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[58]
D0329 14:40:54.821 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[59]
D0329 14:40:54.821 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[59]
D0329 14:40:54.821 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[5]
D0329 14:40:54.821 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[5]
D0329 14:40:54.822 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[60]
D0329 14:40:54.822 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[60]
D0329 14:40:54.822 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[61]
D0329 14:40:54.822 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[61]
D0329 14:40:54.822 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[62]
D0329 14:40:54.822 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[62]
D0329 14:40:54.822 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[63]
D0329 14:40:54.822 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[63]
D0329 14:40:54.822 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[6]
D0329 14:40:54.822 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[6]
D0329 14:40:54.822 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[7]
D0329 14:40:54.822 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[7]
D0329 14:40:54.823 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[8]
D0329 14:40:54.823 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[8]
D0329 14:40:54.823 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[9]
D0329 14:40:54.823 tapa.core:542]     instantiating Sextans.fifo_aBvec_Sextans[9]
D0329 14:40:54.823 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_Sextans[0]
D0329 14:40:54.823 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_Sextans[0]
D0329 14:40:54.823 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_Sextans[10]
D0329 14:40:54.823 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_Sextans[10]
D0329 14:40:54.823 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_Sextans[11]
D0329 14:40:54.823 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_Sextans[11]
D0329 14:40:54.824 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_Sextans[12]
D0329 14:40:54.824 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_Sextans[12]
D0329 14:40:54.824 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_Sextans[13]
D0329 14:40:54.824 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_Sextans[13]
D0329 14:40:54.824 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_Sextans[14]
D0329 14:40:54.824 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_Sextans[14]
D0329 14:40:54.824 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_Sextans[15]
D0329 14:40:54.824 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_Sextans[15]
D0329 14:40:54.824 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_Sextans[16]
D0329 14:40:54.824 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_Sextans[16]
D0329 14:40:54.825 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_Sextans[1]
D0329 14:40:54.825 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_Sextans[1]
D0329 14:40:54.825 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_Sextans[2]
D0329 14:40:54.825 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_Sextans[2]
D0329 14:40:54.825 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_Sextans[3]
D0329 14:40:54.825 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_Sextans[3]
D0329 14:40:54.825 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_Sextans[4]
D0329 14:40:54.825 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_Sextans[4]
D0329 14:40:54.825 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_Sextans[5]
D0329 14:40:54.825 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_Sextans[5]
D0329 14:40:54.825 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_Sextans[6]
D0329 14:40:54.825 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_Sextans[6]
D0329 14:40:54.826 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_Sextans[7]
D0329 14:40:54.826 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_Sextans[7]
D0329 14:40:54.826 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_Sextans[8]
D0329 14:40:54.826 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_Sextans[8]
D0329 14:40:54.826 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_Sextans[9]
D0329 14:40:54.826 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_Sextans[9]
D0329 14:40:54.826 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_to_Cmtx_Sextans[0]
D0329 14:40:54.826 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_to_Cmtx_Sextans[0]
D0329 14:40:54.826 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_to_Cmtx_Sextans[10]
D0329 14:40:54.826 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_to_Cmtx_Sextans[10]
D0329 14:40:54.827 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_to_Cmtx_Sextans[11]
D0329 14:40:54.827 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_to_Cmtx_Sextans[11]
D0329 14:40:54.827 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_to_Cmtx_Sextans[12]
D0329 14:40:54.827 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_to_Cmtx_Sextans[12]
D0329 14:40:54.827 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_to_Cmtx_Sextans[13]
D0329 14:40:54.827 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_to_Cmtx_Sextans[13]
D0329 14:40:54.827 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_to_Cmtx_Sextans[14]
D0329 14:40:54.827 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_to_Cmtx_Sextans[14]
D0329 14:40:54.827 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_to_Cmtx_Sextans[15]
D0329 14:40:54.827 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_to_Cmtx_Sextans[15]
D0329 14:40:54.827 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_to_Cmtx_Sextans[1]
D0329 14:40:54.827 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_to_Cmtx_Sextans[1]
D0329 14:40:54.828 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_to_Cmtx_Sextans[2]
D0329 14:40:54.828 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_to_Cmtx_Sextans[2]
D0329 14:40:54.828 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_to_Cmtx_Sextans[3]
D0329 14:40:54.828 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_to_Cmtx_Sextans[3]
D0329 14:40:54.828 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_to_Cmtx_Sextans[4]
D0329 14:40:54.828 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_to_Cmtx_Sextans[4]
D0329 14:40:54.828 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_to_Cmtx_Sextans[5]
D0329 14:40:54.828 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_to_Cmtx_Sextans[5]
D0329 14:40:54.828 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_to_Cmtx_Sextans[6]
D0329 14:40:54.828 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_to_Cmtx_Sextans[6]
D0329 14:40:54.829 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_to_Cmtx_Sextans[7]
D0329 14:40:54.829 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_to_Cmtx_Sextans[7]
D0329 14:40:54.829 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_to_Cmtx_Sextans[8]
D0329 14:40:54.829 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_to_Cmtx_Sextans[8]
D0329 14:40:54.829 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_to_Cmtx_Sextans[9]
D0329 14:40:54.829 tapa.core:542]     instantiating Sextans.fifo_edge_list_ptr_to_Cmtx_Sextans[9]
D0329 14:40:54.829 tapa.core:542]     instantiating Sextans.wrC_inst_Sextans[0]
D0329 14:40:54.829 tapa.core:542]     instantiating Sextans.wrC_inst_Sextans[0]
D0329 14:40:54.829 tapa.core:542]     instantiating Sextans.wrC_inst_Sextans[1]
D0329 14:40:54.829 tapa.core:542]     instantiating Sextans.wrC_inst_Sextans[1]
D0329 14:40:54.829 tapa.core:542]     instantiating Sextans.wrC_inst_Sextans[2]
D0329 14:40:54.829 tapa.core:542]     instantiating Sextans.wrC_inst_Sextans[2]
D0329 14:40:54.830 tapa.core:542]     instantiating Sextans.wrC_inst_Sextans[3]
D0329 14:40:54.830 tapa.core:542]     instantiating Sextans.wrC_inst_Sextans[3]
D0329 14:40:54.830 tapa.core:542]     instantiating Sextans.wrC_inst_Sextans[4]
D0329 14:40:54.830 tapa.core:542]     instantiating Sextans.wrC_inst_Sextans[4]
D0329 14:40:54.830 tapa.core:542]     instantiating Sextans.wrC_inst_Sextans[5]
D0329 14:40:54.830 tapa.core:542]     instantiating Sextans.wrC_inst_Sextans[5]
D0329 14:40:54.830 tapa.core:542]     instantiating Sextans.wrC_inst_Sextans[6]
D0329 14:40:54.830 tapa.core:542]     instantiating Sextans.wrC_inst_Sextans[6]
D0329 14:40:54.830 tapa.core:542]     instantiating Sextans.wrC_inst_Sextans[7]
D0329 14:40:54.830 tapa.core:542]     instantiating Sextans.wrC_inst_Sextans[7]
D0329 14:40:54.830 tapa.core:507]   connecting Sextans's children tasks
D0329 14:40:54.830 tapa.core:507]   connecting Sextans's children tasks
D0329 14:40:54.983 tapa.core:598]   instantiating children tasks in Sextans
D0329 14:40:54.983 tapa.core:598]   instantiating children tasks in Sextans
D0329 14:40:55.012 tapa.core:671]     pipelined signal: M => FloatvMultConst_0___M
D0329 14:40:55.012 tapa.core:671]     pipelined signal: M => FloatvMultConst_0___M
D0329 14:40:55.012 tapa.core:671]     pipelined signal: P_N => FloatvMultConst_0___P_N
D0329 14:40:55.012 tapa.core:671]     pipelined signal: P_N => FloatvMultConst_0___P_N
D0329 14:40:55.012 tapa.core:671]     pipelined signal: beta_u => FloatvMultConst_0___beta_u
D0329 14:40:55.012 tapa.core:671]     pipelined signal: beta_u => FloatvMultConst_0___beta_u
D0329 14:40:55.013 tapa.core:671]     pipelined signal: M => FloatvMultConst_1___M
D0329 14:40:55.013 tapa.core:671]     pipelined signal: M => FloatvMultConst_1___M
D0329 14:40:55.013 tapa.core:671]     pipelined signal: P_N => FloatvMultConst_1___P_N
D0329 14:40:55.013 tapa.core:671]     pipelined signal: P_N => FloatvMultConst_1___P_N
D0329 14:40:55.013 tapa.core:671]     pipelined signal: beta_u => FloatvMultConst_1___beta_u
D0329 14:40:55.013 tapa.core:671]     pipelined signal: beta_u => FloatvMultConst_1___beta_u
D0329 14:40:55.014 tapa.core:671]     pipelined signal: M => FloatvMultConst_2___M
D0329 14:40:55.014 tapa.core:671]     pipelined signal: M => FloatvMultConst_2___M
D0329 14:40:55.014 tapa.core:671]     pipelined signal: P_N => FloatvMultConst_2___P_N
D0329 14:40:55.014 tapa.core:671]     pipelined signal: P_N => FloatvMultConst_2___P_N
D0329 14:40:55.014 tapa.core:671]     pipelined signal: beta_u => FloatvMultConst_2___beta_u
D0329 14:40:55.014 tapa.core:671]     pipelined signal: beta_u => FloatvMultConst_2___beta_u
D0329 14:40:55.015 tapa.core:671]     pipelined signal: M => FloatvMultConst_3___M
D0329 14:40:55.015 tapa.core:671]     pipelined signal: M => FloatvMultConst_3___M
D0329 14:40:55.015 tapa.core:671]     pipelined signal: P_N => FloatvMultConst_3___P_N
D0329 14:40:55.015 tapa.core:671]     pipelined signal: P_N => FloatvMultConst_3___P_N
D0329 14:40:55.015 tapa.core:671]     pipelined signal: beta_u => FloatvMultConst_3___beta_u
D0329 14:40:55.015 tapa.core:671]     pipelined signal: beta_u => FloatvMultConst_3___beta_u
D0329 14:40:55.016 tapa.core:671]     pipelined signal: M => FloatvMultConst_4___M
D0329 14:40:55.016 tapa.core:671]     pipelined signal: M => FloatvMultConst_4___M
D0329 14:40:55.016 tapa.core:671]     pipelined signal: P_N => FloatvMultConst_4___P_N
D0329 14:40:55.016 tapa.core:671]     pipelined signal: P_N => FloatvMultConst_4___P_N
D0329 14:40:55.017 tapa.core:671]     pipelined signal: beta_u => FloatvMultConst_4___beta_u
D0329 14:40:55.017 tapa.core:671]     pipelined signal: beta_u => FloatvMultConst_4___beta_u
D0329 14:40:55.017 tapa.core:671]     pipelined signal: M => FloatvMultConst_5___M
D0329 14:40:55.017 tapa.core:671]     pipelined signal: M => FloatvMultConst_5___M
D0329 14:40:55.018 tapa.core:671]     pipelined signal: P_N => FloatvMultConst_5___P_N
D0329 14:40:55.018 tapa.core:671]     pipelined signal: P_N => FloatvMultConst_5___P_N
D0329 14:40:55.018 tapa.core:671]     pipelined signal: beta_u => FloatvMultConst_5___beta_u
D0329 14:40:55.018 tapa.core:671]     pipelined signal: beta_u => FloatvMultConst_5___beta_u
D0329 14:40:55.019 tapa.core:671]     pipelined signal: M => FloatvMultConst_6___M
D0329 14:40:55.019 tapa.core:671]     pipelined signal: M => FloatvMultConst_6___M
D0329 14:40:55.019 tapa.core:671]     pipelined signal: P_N => FloatvMultConst_6___P_N
D0329 14:40:55.019 tapa.core:671]     pipelined signal: P_N => FloatvMultConst_6___P_N
D0329 14:40:55.019 tapa.core:671]     pipelined signal: beta_u => FloatvMultConst_6___beta_u
D0329 14:40:55.019 tapa.core:671]     pipelined signal: beta_u => FloatvMultConst_6___beta_u
D0329 14:40:55.020 tapa.core:671]     pipelined signal: M => FloatvMultConst_7___M
D0329 14:40:55.020 tapa.core:671]     pipelined signal: M => FloatvMultConst_7___M
D0329 14:40:55.020 tapa.core:671]     pipelined signal: P_N => FloatvMultConst_7___P_N
D0329 14:40:55.020 tapa.core:671]     pipelined signal: P_N => FloatvMultConst_7___P_N
D0329 14:40:55.020 tapa.core:671]     pipelined signal: beta_u => FloatvMultConst_7___beta_u
D0329 14:40:55.020 tapa.core:671]     pipelined signal: beta_u => FloatvMultConst_7___beta_u
D0329 14:40:55.021 tapa.core:671]     pipelined signal: M => FloatvMultConst_8___M
D0329 14:40:55.021 tapa.core:671]     pipelined signal: M => FloatvMultConst_8___M
D0329 14:40:55.021 tapa.core:671]     pipelined signal: P_N => FloatvMultConst_8___P_N
D0329 14:40:55.021 tapa.core:671]     pipelined signal: P_N => FloatvMultConst_8___P_N
D0329 14:40:55.021 tapa.core:671]     pipelined signal: alpha_u => FloatvMultConst_8___alpha_u
D0329 14:40:55.021 tapa.core:671]     pipelined signal: alpha_u => FloatvMultConst_8___alpha_u
D0329 14:40:55.022 tapa.core:671]     pipelined signal: M => FloatvMultConst_9___M
D0329 14:40:55.022 tapa.core:671]     pipelined signal: M => FloatvMultConst_9___M
D0329 14:40:55.022 tapa.core:671]     pipelined signal: P_N => FloatvMultConst_9___P_N
D0329 14:40:55.022 tapa.core:671]     pipelined signal: P_N => FloatvMultConst_9___P_N
D0329 14:40:55.022 tapa.core:671]     pipelined signal: alpha_u => FloatvMultConst_9___alpha_u
D0329 14:40:55.022 tapa.core:671]     pipelined signal: alpha_u => FloatvMultConst_9___alpha_u
D0329 14:40:55.023 tapa.core:671]     pipelined signal: M => FloatvMultConst_10___M
D0329 14:40:55.023 tapa.core:671]     pipelined signal: M => FloatvMultConst_10___M
D0329 14:40:55.023 tapa.core:671]     pipelined signal: P_N => FloatvMultConst_10___P_N
D0329 14:40:55.023 tapa.core:671]     pipelined signal: P_N => FloatvMultConst_10___P_N
D0329 14:40:55.023 tapa.core:671]     pipelined signal: alpha_u => FloatvMultConst_10___alpha_u
D0329 14:40:55.023 tapa.core:671]     pipelined signal: alpha_u => FloatvMultConst_10___alpha_u
D0329 14:40:55.024 tapa.core:671]     pipelined signal: M => FloatvMultConst_11___M
D0329 14:40:55.024 tapa.core:671]     pipelined signal: M => FloatvMultConst_11___M
D0329 14:40:55.024 tapa.core:671]     pipelined signal: P_N => FloatvMultConst_11___P_N
D0329 14:40:55.024 tapa.core:671]     pipelined signal: P_N => FloatvMultConst_11___P_N
D0329 14:40:55.025 tapa.core:671]     pipelined signal: alpha_u => FloatvMultConst_11___alpha_u
D0329 14:40:55.025 tapa.core:671]     pipelined signal: alpha_u => FloatvMultConst_11___alpha_u
D0329 14:40:55.026 tapa.core:671]     pipelined signal: M => FloatvMultConst_12___M
D0329 14:40:55.026 tapa.core:671]     pipelined signal: M => FloatvMultConst_12___M
D0329 14:40:55.026 tapa.core:671]     pipelined signal: P_N => FloatvMultConst_12___P_N
D0329 14:40:55.026 tapa.core:671]     pipelined signal: P_N => FloatvMultConst_12___P_N
D0329 14:40:55.026 tapa.core:671]     pipelined signal: alpha_u => FloatvMultConst_12___alpha_u
D0329 14:40:55.026 tapa.core:671]     pipelined signal: alpha_u => FloatvMultConst_12___alpha_u
D0329 14:40:55.027 tapa.core:671]     pipelined signal: M => FloatvMultConst_13___M
D0329 14:40:55.027 tapa.core:671]     pipelined signal: M => FloatvMultConst_13___M
D0329 14:40:55.027 tapa.core:671]     pipelined signal: P_N => FloatvMultConst_13___P_N
D0329 14:40:55.027 tapa.core:671]     pipelined signal: P_N => FloatvMultConst_13___P_N
D0329 14:40:55.027 tapa.core:671]     pipelined signal: alpha_u => FloatvMultConst_13___alpha_u
D0329 14:40:55.027 tapa.core:671]     pipelined signal: alpha_u => FloatvMultConst_13___alpha_u
D0329 14:40:55.028 tapa.core:671]     pipelined signal: M => FloatvMultConst_14___M
D0329 14:40:55.028 tapa.core:671]     pipelined signal: M => FloatvMultConst_14___M
D0329 14:40:55.028 tapa.core:671]     pipelined signal: P_N => FloatvMultConst_14___P_N
D0329 14:40:55.028 tapa.core:671]     pipelined signal: P_N => FloatvMultConst_14___P_N
D0329 14:40:55.029 tapa.core:671]     pipelined signal: alpha_u => FloatvMultConst_14___alpha_u
D0329 14:40:55.029 tapa.core:671]     pipelined signal: alpha_u => FloatvMultConst_14___alpha_u
D0329 14:40:55.029 tapa.core:671]     pipelined signal: M => FloatvMultConst_15___M
D0329 14:40:55.029 tapa.core:671]     pipelined signal: M => FloatvMultConst_15___M
D0329 14:40:55.030 tapa.core:671]     pipelined signal: P_N => FloatvMultConst_15___P_N
D0329 14:40:55.030 tapa.core:671]     pipelined signal: P_N => FloatvMultConst_15___P_N
D0329 14:40:55.030 tapa.core:671]     pipelined signal: alpha_u => FloatvMultConst_15___alpha_u
D0329 14:40:55.030 tapa.core:671]     pipelined signal: alpha_u => FloatvMultConst_15___alpha_u
D0329 14:40:55.213 tapa.core:671]     pipelined signal: NUM_A_LEN => read_A_0___NUM_A_LEN
D0329 14:40:55.213 tapa.core:671]     pipelined signal: NUM_A_LEN => read_A_0___NUM_A_LEN
D0329 14:40:55.214 tapa.core:671]     pipelined signal: P_N => read_A_0___P_N
D0329 14:40:55.214 tapa.core:671]     pipelined signal: P_N => read_A_0___P_N
D0329 14:40:55.214 tapa.core:671]     pipelined signal: edge_list_ch_0 => read_A_0___edge_list_ch_0
D0329 14:40:55.214 tapa.core:671]     pipelined signal: edge_list_ch_0 => read_A_0___edge_list_ch_0
D0329 14:40:55.214 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_read_addr_din` is connected to async_mmap port `edge_list_ch_0.read_addr`
D0329 14:40:55.214 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_read_addr_din` is connected to async_mmap port `edge_list_ch_0.read_addr`
D0329 14:40:55.214 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_read_addr_full_n` is connected to async_mmap port `edge_list_ch_0.read_addr`
D0329 14:40:55.214 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_read_addr_full_n` is connected to async_mmap port `edge_list_ch_0.read_addr`
D0329 14:40:55.214 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_read_addr_write` is connected to async_mmap port `edge_list_ch_0.read_addr`
D0329 14:40:55.214 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_read_addr_write` is connected to async_mmap port `edge_list_ch_0.read_addr`
D0329 14:40:55.214 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_read_data_s_dout` is connected to async_mmap port `edge_list_ch_0.read_data`
D0329 14:40:55.214 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_read_data_s_dout` is connected to async_mmap port `edge_list_ch_0.read_data`
D0329 14:40:55.214 tapa.verilog.xilinx.async_mmap:81] `read_A_0.A_read_data_peek_dout` is connected to async_mmap port `edge_list_ch_0.read_data`
D0329 14:40:55.214 tapa.verilog.xilinx.async_mmap:81] `read_A_0.A_read_data_peek_dout` is connected to async_mmap port `edge_list_ch_0.read_data`
D0329 14:40:55.214 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_read_data_s_empty_n` is connected to async_mmap port `edge_list_ch_0.read_data`
D0329 14:40:55.214 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_read_data_s_empty_n` is connected to async_mmap port `edge_list_ch_0.read_data`
D0329 14:40:55.214 tapa.verilog.xilinx.async_mmap:81] `read_A_0.A_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ch_0.read_data`
D0329 14:40:55.214 tapa.verilog.xilinx.async_mmap:81] `read_A_0.A_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ch_0.read_data`
D0329 14:40:55.214 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_read_data_s_read` is connected to async_mmap port `edge_list_ch_0.read_data`
D0329 14:40:55.214 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_read_data_s_read` is connected to async_mmap port `edge_list_ch_0.read_data`
D0329 14:40:55.215 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_addr_din` is connected to async_mmap port `edge_list_ch_0.write_addr`
D0329 14:40:55.215 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_addr_din` is connected to async_mmap port `edge_list_ch_0.write_addr`
D0329 14:40:55.215 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_addr_full_n` is connected to async_mmap port `edge_list_ch_0.write_addr`
D0329 14:40:55.215 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_addr_full_n` is connected to async_mmap port `edge_list_ch_0.write_addr`
D0329 14:40:55.215 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_addr_write` is connected to async_mmap port `edge_list_ch_0.write_addr`
D0329 14:40:55.215 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_addr_write` is connected to async_mmap port `edge_list_ch_0.write_addr`
D0329 14:40:55.215 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_data_din` is connected to async_mmap port `edge_list_ch_0.write_data`
D0329 14:40:55.215 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_data_din` is connected to async_mmap port `edge_list_ch_0.write_data`
D0329 14:40:55.215 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_data_full_n` is connected to async_mmap port `edge_list_ch_0.write_data`
D0329 14:40:55.215 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_data_full_n` is connected to async_mmap port `edge_list_ch_0.write_data`
D0329 14:40:55.215 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_data_write` is connected to async_mmap port `edge_list_ch_0.write_data`
D0329 14:40:55.215 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_data_write` is connected to async_mmap port `edge_list_ch_0.write_data`
D0329 14:40:55.215 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_resp_s_dout` is connected to async_mmap port `edge_list_ch_0.write_resp`
D0329 14:40:55.215 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_resp_s_dout` is connected to async_mmap port `edge_list_ch_0.write_resp`
D0329 14:40:55.215 tapa.verilog.xilinx.async_mmap:81] `read_A_0.A_write_resp_peek_dout` is connected to async_mmap port `edge_list_ch_0.write_resp`
D0329 14:40:55.215 tapa.verilog.xilinx.async_mmap:81] `read_A_0.A_write_resp_peek_dout` is connected to async_mmap port `edge_list_ch_0.write_resp`
D0329 14:40:55.215 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ch_0.write_resp`
D0329 14:40:55.215 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ch_0.write_resp`
D0329 14:40:55.215 tapa.verilog.xilinx.async_mmap:81] `read_A_0.A_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ch_0.write_resp`
D0329 14:40:55.215 tapa.verilog.xilinx.async_mmap:81] `read_A_0.A_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ch_0.write_resp`
D0329 14:40:55.215 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_resp_s_read` is connected to async_mmap port `edge_list_ch_0.write_resp`
D0329 14:40:55.215 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_resp_s_read` is connected to async_mmap port `edge_list_ch_0.write_resp`
D0329 14:40:55.216 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_read_addr_din` is connected to async_mmap port `edge_list_ch_0.read_addr`
D0329 14:40:55.216 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_read_addr_din` is connected to async_mmap port `edge_list_ch_0.read_addr`
D0329 14:40:55.216 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_read_addr_full_n` is connected to async_mmap port `edge_list_ch_0.read_addr`
D0329 14:40:55.216 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_read_addr_full_n` is connected to async_mmap port `edge_list_ch_0.read_addr`
D0329 14:40:55.217 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_read_addr_write` is connected to async_mmap port `edge_list_ch_0.read_addr`
D0329 14:40:55.217 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_read_addr_write` is connected to async_mmap port `edge_list_ch_0.read_addr`
D0329 14:40:55.217 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_read_data_s_dout` is connected to async_mmap port `edge_list_ch_0.read_data`
D0329 14:40:55.217 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_read_data_s_dout` is connected to async_mmap port `edge_list_ch_0.read_data`
D0329 14:40:55.217 tapa.verilog.xilinx.async_mmap:81] `read_A_0.A_read_data_peek_dout` is connected to async_mmap port `edge_list_ch_0.read_data`
D0329 14:40:55.217 tapa.verilog.xilinx.async_mmap:81] `read_A_0.A_read_data_peek_dout` is connected to async_mmap port `edge_list_ch_0.read_data`
D0329 14:40:55.217 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_read_data_s_empty_n` is connected to async_mmap port `edge_list_ch_0.read_data`
D0329 14:40:55.217 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_read_data_s_empty_n` is connected to async_mmap port `edge_list_ch_0.read_data`
D0329 14:40:55.217 tapa.verilog.xilinx.async_mmap:81] `read_A_0.A_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ch_0.read_data`
D0329 14:40:55.217 tapa.verilog.xilinx.async_mmap:81] `read_A_0.A_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ch_0.read_data`
D0329 14:40:55.217 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_read_data_s_read` is connected to async_mmap port `edge_list_ch_0.read_data`
D0329 14:40:55.217 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_read_data_s_read` is connected to async_mmap port `edge_list_ch_0.read_data`
D0329 14:40:55.217 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_addr_din` is connected to async_mmap port `edge_list_ch_0.write_addr`
D0329 14:40:55.217 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_addr_din` is connected to async_mmap port `edge_list_ch_0.write_addr`
D0329 14:40:55.217 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_addr_full_n` is connected to async_mmap port `edge_list_ch_0.write_addr`
D0329 14:40:55.217 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_addr_full_n` is connected to async_mmap port `edge_list_ch_0.write_addr`
D0329 14:40:55.217 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_addr_write` is connected to async_mmap port `edge_list_ch_0.write_addr`
D0329 14:40:55.217 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_addr_write` is connected to async_mmap port `edge_list_ch_0.write_addr`
D0329 14:40:55.217 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_data_din` is connected to async_mmap port `edge_list_ch_0.write_data`
D0329 14:40:55.217 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_data_din` is connected to async_mmap port `edge_list_ch_0.write_data`
D0329 14:40:55.217 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_data_full_n` is connected to async_mmap port `edge_list_ch_0.write_data`
D0329 14:40:55.217 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_data_full_n` is connected to async_mmap port `edge_list_ch_0.write_data`
D0329 14:40:55.217 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_data_write` is connected to async_mmap port `edge_list_ch_0.write_data`
D0329 14:40:55.217 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_data_write` is connected to async_mmap port `edge_list_ch_0.write_data`
D0329 14:40:55.218 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_resp_s_dout` is connected to async_mmap port `edge_list_ch_0.write_resp`
D0329 14:40:55.218 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_resp_s_dout` is connected to async_mmap port `edge_list_ch_0.write_resp`
D0329 14:40:55.218 tapa.verilog.xilinx.async_mmap:81] `read_A_0.A_write_resp_peek_dout` is connected to async_mmap port `edge_list_ch_0.write_resp`
D0329 14:40:55.218 tapa.verilog.xilinx.async_mmap:81] `read_A_0.A_write_resp_peek_dout` is connected to async_mmap port `edge_list_ch_0.write_resp`
D0329 14:40:55.218 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ch_0.write_resp`
D0329 14:40:55.218 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ch_0.write_resp`
D0329 14:40:55.218 tapa.verilog.xilinx.async_mmap:81] `read_A_0.A_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ch_0.write_resp`
D0329 14:40:55.218 tapa.verilog.xilinx.async_mmap:81] `read_A_0.A_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ch_0.write_resp`
D0329 14:40:55.218 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_resp_s_read` is connected to async_mmap port `edge_list_ch_0.write_resp`
D0329 14:40:55.218 tapa.verilog.xilinx.async_mmap:71] `read_A_0.A_write_resp_s_read` is connected to async_mmap port `edge_list_ch_0.write_resp`
D0329 14:40:55.218 tapa.core:671]     pipelined signal: NUM_A_LEN => read_A_1___NUM_A_LEN
D0329 14:40:55.218 tapa.core:671]     pipelined signal: NUM_A_LEN => read_A_1___NUM_A_LEN
D0329 14:40:55.218 tapa.core:671]     pipelined signal: P_N => read_A_1___P_N
D0329 14:40:55.218 tapa.core:671]     pipelined signal: P_N => read_A_1___P_N
D0329 14:40:55.219 tapa.core:671]     pipelined signal: edge_list_ch_1 => read_A_1___edge_list_ch_1
D0329 14:40:55.219 tapa.core:671]     pipelined signal: edge_list_ch_1 => read_A_1___edge_list_ch_1
D0329 14:40:55.219 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_read_addr_din` is connected to async_mmap port `edge_list_ch_1.read_addr`
D0329 14:40:55.219 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_read_addr_din` is connected to async_mmap port `edge_list_ch_1.read_addr`
D0329 14:40:55.219 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_read_addr_full_n` is connected to async_mmap port `edge_list_ch_1.read_addr`
D0329 14:40:55.219 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_read_addr_full_n` is connected to async_mmap port `edge_list_ch_1.read_addr`
D0329 14:40:55.219 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_read_addr_write` is connected to async_mmap port `edge_list_ch_1.read_addr`
D0329 14:40:55.219 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_read_addr_write` is connected to async_mmap port `edge_list_ch_1.read_addr`
D0329 14:40:55.219 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_read_data_s_dout` is connected to async_mmap port `edge_list_ch_1.read_data`
D0329 14:40:55.219 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_read_data_s_dout` is connected to async_mmap port `edge_list_ch_1.read_data`
D0329 14:40:55.219 tapa.verilog.xilinx.async_mmap:81] `read_A_1.A_read_data_peek_dout` is connected to async_mmap port `edge_list_ch_1.read_data`
D0329 14:40:55.219 tapa.verilog.xilinx.async_mmap:81] `read_A_1.A_read_data_peek_dout` is connected to async_mmap port `edge_list_ch_1.read_data`
D0329 14:40:55.219 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_read_data_s_empty_n` is connected to async_mmap port `edge_list_ch_1.read_data`
D0329 14:40:55.219 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_read_data_s_empty_n` is connected to async_mmap port `edge_list_ch_1.read_data`
D0329 14:40:55.219 tapa.verilog.xilinx.async_mmap:81] `read_A_1.A_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ch_1.read_data`
D0329 14:40:55.219 tapa.verilog.xilinx.async_mmap:81] `read_A_1.A_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ch_1.read_data`
D0329 14:40:55.219 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_read_data_s_read` is connected to async_mmap port `edge_list_ch_1.read_data`
D0329 14:40:55.219 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_read_data_s_read` is connected to async_mmap port `edge_list_ch_1.read_data`
D0329 14:40:55.219 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_addr_din` is connected to async_mmap port `edge_list_ch_1.write_addr`
D0329 14:40:55.219 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_addr_din` is connected to async_mmap port `edge_list_ch_1.write_addr`
D0329 14:40:55.219 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_addr_full_n` is connected to async_mmap port `edge_list_ch_1.write_addr`
D0329 14:40:55.219 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_addr_full_n` is connected to async_mmap port `edge_list_ch_1.write_addr`
D0329 14:40:55.219 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_addr_write` is connected to async_mmap port `edge_list_ch_1.write_addr`
D0329 14:40:55.219 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_addr_write` is connected to async_mmap port `edge_list_ch_1.write_addr`
D0329 14:40:55.220 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_data_din` is connected to async_mmap port `edge_list_ch_1.write_data`
D0329 14:40:55.220 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_data_din` is connected to async_mmap port `edge_list_ch_1.write_data`
D0329 14:40:55.220 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_data_full_n` is connected to async_mmap port `edge_list_ch_1.write_data`
D0329 14:40:55.220 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_data_full_n` is connected to async_mmap port `edge_list_ch_1.write_data`
D0329 14:40:55.220 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_data_write` is connected to async_mmap port `edge_list_ch_1.write_data`
D0329 14:40:55.220 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_data_write` is connected to async_mmap port `edge_list_ch_1.write_data`
D0329 14:40:55.220 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_resp_s_dout` is connected to async_mmap port `edge_list_ch_1.write_resp`
D0329 14:40:55.220 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_resp_s_dout` is connected to async_mmap port `edge_list_ch_1.write_resp`
D0329 14:40:55.220 tapa.verilog.xilinx.async_mmap:81] `read_A_1.A_write_resp_peek_dout` is connected to async_mmap port `edge_list_ch_1.write_resp`
D0329 14:40:55.220 tapa.verilog.xilinx.async_mmap:81] `read_A_1.A_write_resp_peek_dout` is connected to async_mmap port `edge_list_ch_1.write_resp`
D0329 14:40:55.220 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ch_1.write_resp`
D0329 14:40:55.220 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ch_1.write_resp`
D0329 14:40:55.220 tapa.verilog.xilinx.async_mmap:81] `read_A_1.A_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ch_1.write_resp`
D0329 14:40:55.220 tapa.verilog.xilinx.async_mmap:81] `read_A_1.A_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ch_1.write_resp`
D0329 14:40:55.220 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_resp_s_read` is connected to async_mmap port `edge_list_ch_1.write_resp`
D0329 14:40:55.220 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_resp_s_read` is connected to async_mmap port `edge_list_ch_1.write_resp`
D0329 14:40:55.221 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_read_addr_din` is connected to async_mmap port `edge_list_ch_1.read_addr`
D0329 14:40:55.221 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_read_addr_din` is connected to async_mmap port `edge_list_ch_1.read_addr`
D0329 14:40:55.221 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_read_addr_full_n` is connected to async_mmap port `edge_list_ch_1.read_addr`
D0329 14:40:55.221 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_read_addr_full_n` is connected to async_mmap port `edge_list_ch_1.read_addr`
D0329 14:40:55.221 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_read_addr_write` is connected to async_mmap port `edge_list_ch_1.read_addr`
D0329 14:40:55.221 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_read_addr_write` is connected to async_mmap port `edge_list_ch_1.read_addr`
D0329 14:40:55.221 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_read_data_s_dout` is connected to async_mmap port `edge_list_ch_1.read_data`
D0329 14:40:55.221 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_read_data_s_dout` is connected to async_mmap port `edge_list_ch_1.read_data`
D0329 14:40:55.222 tapa.verilog.xilinx.async_mmap:81] `read_A_1.A_read_data_peek_dout` is connected to async_mmap port `edge_list_ch_1.read_data`
D0329 14:40:55.222 tapa.verilog.xilinx.async_mmap:81] `read_A_1.A_read_data_peek_dout` is connected to async_mmap port `edge_list_ch_1.read_data`
D0329 14:40:55.222 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_read_data_s_empty_n` is connected to async_mmap port `edge_list_ch_1.read_data`
D0329 14:40:55.222 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_read_data_s_empty_n` is connected to async_mmap port `edge_list_ch_1.read_data`
D0329 14:40:55.222 tapa.verilog.xilinx.async_mmap:81] `read_A_1.A_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ch_1.read_data`
D0329 14:40:55.222 tapa.verilog.xilinx.async_mmap:81] `read_A_1.A_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ch_1.read_data`
D0329 14:40:55.222 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_read_data_s_read` is connected to async_mmap port `edge_list_ch_1.read_data`
D0329 14:40:55.222 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_read_data_s_read` is connected to async_mmap port `edge_list_ch_1.read_data`
D0329 14:40:55.222 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_addr_din` is connected to async_mmap port `edge_list_ch_1.write_addr`
D0329 14:40:55.222 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_addr_din` is connected to async_mmap port `edge_list_ch_1.write_addr`
D0329 14:40:55.222 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_addr_full_n` is connected to async_mmap port `edge_list_ch_1.write_addr`
D0329 14:40:55.222 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_addr_full_n` is connected to async_mmap port `edge_list_ch_1.write_addr`
D0329 14:40:55.222 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_addr_write` is connected to async_mmap port `edge_list_ch_1.write_addr`
D0329 14:40:55.222 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_addr_write` is connected to async_mmap port `edge_list_ch_1.write_addr`
D0329 14:40:55.222 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_data_din` is connected to async_mmap port `edge_list_ch_1.write_data`
D0329 14:40:55.222 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_data_din` is connected to async_mmap port `edge_list_ch_1.write_data`
D0329 14:40:55.222 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_data_full_n` is connected to async_mmap port `edge_list_ch_1.write_data`
D0329 14:40:55.222 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_data_full_n` is connected to async_mmap port `edge_list_ch_1.write_data`
D0329 14:40:55.222 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_data_write` is connected to async_mmap port `edge_list_ch_1.write_data`
D0329 14:40:55.222 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_data_write` is connected to async_mmap port `edge_list_ch_1.write_data`
D0329 14:40:55.222 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_resp_s_dout` is connected to async_mmap port `edge_list_ch_1.write_resp`
D0329 14:40:55.222 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_resp_s_dout` is connected to async_mmap port `edge_list_ch_1.write_resp`
D0329 14:40:55.222 tapa.verilog.xilinx.async_mmap:81] `read_A_1.A_write_resp_peek_dout` is connected to async_mmap port `edge_list_ch_1.write_resp`
D0329 14:40:55.222 tapa.verilog.xilinx.async_mmap:81] `read_A_1.A_write_resp_peek_dout` is connected to async_mmap port `edge_list_ch_1.write_resp`
D0329 14:40:55.223 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ch_1.write_resp`
D0329 14:40:55.223 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ch_1.write_resp`
D0329 14:40:55.223 tapa.verilog.xilinx.async_mmap:81] `read_A_1.A_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ch_1.write_resp`
D0329 14:40:55.223 tapa.verilog.xilinx.async_mmap:81] `read_A_1.A_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ch_1.write_resp`
D0329 14:40:55.223 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_resp_s_read` is connected to async_mmap port `edge_list_ch_1.write_resp`
D0329 14:40:55.223 tapa.verilog.xilinx.async_mmap:71] `read_A_1.A_write_resp_s_read` is connected to async_mmap port `edge_list_ch_1.write_resp`
D0329 14:40:55.223 tapa.core:671]     pipelined signal: NUM_A_LEN => read_A_2___NUM_A_LEN
D0329 14:40:55.223 tapa.core:671]     pipelined signal: NUM_A_LEN => read_A_2___NUM_A_LEN
D0329 14:40:55.223 tapa.core:671]     pipelined signal: P_N => read_A_2___P_N
D0329 14:40:55.223 tapa.core:671]     pipelined signal: P_N => read_A_2___P_N
D0329 14:40:55.223 tapa.core:671]     pipelined signal: edge_list_ch_2 => read_A_2___edge_list_ch_2
D0329 14:40:55.223 tapa.core:671]     pipelined signal: edge_list_ch_2 => read_A_2___edge_list_ch_2
D0329 14:40:55.223 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_read_addr_din` is connected to async_mmap port `edge_list_ch_2.read_addr`
D0329 14:40:55.223 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_read_addr_din` is connected to async_mmap port `edge_list_ch_2.read_addr`
D0329 14:40:55.224 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_read_addr_full_n` is connected to async_mmap port `edge_list_ch_2.read_addr`
D0329 14:40:55.224 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_read_addr_full_n` is connected to async_mmap port `edge_list_ch_2.read_addr`
D0329 14:40:55.224 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_read_addr_write` is connected to async_mmap port `edge_list_ch_2.read_addr`
D0329 14:40:55.224 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_read_addr_write` is connected to async_mmap port `edge_list_ch_2.read_addr`
D0329 14:40:55.224 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_read_data_s_dout` is connected to async_mmap port `edge_list_ch_2.read_data`
D0329 14:40:55.224 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_read_data_s_dout` is connected to async_mmap port `edge_list_ch_2.read_data`
D0329 14:40:55.224 tapa.verilog.xilinx.async_mmap:81] `read_A_2.A_read_data_peek_dout` is connected to async_mmap port `edge_list_ch_2.read_data`
D0329 14:40:55.224 tapa.verilog.xilinx.async_mmap:81] `read_A_2.A_read_data_peek_dout` is connected to async_mmap port `edge_list_ch_2.read_data`
D0329 14:40:55.224 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_read_data_s_empty_n` is connected to async_mmap port `edge_list_ch_2.read_data`
D0329 14:40:55.224 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_read_data_s_empty_n` is connected to async_mmap port `edge_list_ch_2.read_data`
D0329 14:40:55.224 tapa.verilog.xilinx.async_mmap:81] `read_A_2.A_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ch_2.read_data`
D0329 14:40:55.224 tapa.verilog.xilinx.async_mmap:81] `read_A_2.A_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ch_2.read_data`
D0329 14:40:55.224 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_read_data_s_read` is connected to async_mmap port `edge_list_ch_2.read_data`
D0329 14:40:55.224 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_read_data_s_read` is connected to async_mmap port `edge_list_ch_2.read_data`
D0329 14:40:55.224 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_addr_din` is connected to async_mmap port `edge_list_ch_2.write_addr`
D0329 14:40:55.224 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_addr_din` is connected to async_mmap port `edge_list_ch_2.write_addr`
D0329 14:40:55.224 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_addr_full_n` is connected to async_mmap port `edge_list_ch_2.write_addr`
D0329 14:40:55.224 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_addr_full_n` is connected to async_mmap port `edge_list_ch_2.write_addr`
D0329 14:40:55.224 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_addr_write` is connected to async_mmap port `edge_list_ch_2.write_addr`
D0329 14:40:55.224 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_addr_write` is connected to async_mmap port `edge_list_ch_2.write_addr`
D0329 14:40:55.224 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_data_din` is connected to async_mmap port `edge_list_ch_2.write_data`
D0329 14:40:55.224 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_data_din` is connected to async_mmap port `edge_list_ch_2.write_data`
D0329 14:40:55.224 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_data_full_n` is connected to async_mmap port `edge_list_ch_2.write_data`
D0329 14:40:55.224 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_data_full_n` is connected to async_mmap port `edge_list_ch_2.write_data`
D0329 14:40:55.225 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_data_write` is connected to async_mmap port `edge_list_ch_2.write_data`
D0329 14:40:55.225 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_data_write` is connected to async_mmap port `edge_list_ch_2.write_data`
D0329 14:40:55.225 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_resp_s_dout` is connected to async_mmap port `edge_list_ch_2.write_resp`
D0329 14:40:55.225 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_resp_s_dout` is connected to async_mmap port `edge_list_ch_2.write_resp`
D0329 14:40:55.225 tapa.verilog.xilinx.async_mmap:81] `read_A_2.A_write_resp_peek_dout` is connected to async_mmap port `edge_list_ch_2.write_resp`
D0329 14:40:55.225 tapa.verilog.xilinx.async_mmap:81] `read_A_2.A_write_resp_peek_dout` is connected to async_mmap port `edge_list_ch_2.write_resp`
D0329 14:40:55.225 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ch_2.write_resp`
D0329 14:40:55.225 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ch_2.write_resp`
D0329 14:40:55.225 tapa.verilog.xilinx.async_mmap:81] `read_A_2.A_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ch_2.write_resp`
D0329 14:40:55.225 tapa.verilog.xilinx.async_mmap:81] `read_A_2.A_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ch_2.write_resp`
D0329 14:40:55.225 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_resp_s_read` is connected to async_mmap port `edge_list_ch_2.write_resp`
D0329 14:40:55.225 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_resp_s_read` is connected to async_mmap port `edge_list_ch_2.write_resp`
D0329 14:40:55.226 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_read_addr_din` is connected to async_mmap port `edge_list_ch_2.read_addr`
D0329 14:40:55.226 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_read_addr_din` is connected to async_mmap port `edge_list_ch_2.read_addr`
D0329 14:40:55.226 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_read_addr_full_n` is connected to async_mmap port `edge_list_ch_2.read_addr`
D0329 14:40:55.226 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_read_addr_full_n` is connected to async_mmap port `edge_list_ch_2.read_addr`
D0329 14:40:55.226 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_read_addr_write` is connected to async_mmap port `edge_list_ch_2.read_addr`
D0329 14:40:55.226 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_read_addr_write` is connected to async_mmap port `edge_list_ch_2.read_addr`
D0329 14:40:55.226 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_read_data_s_dout` is connected to async_mmap port `edge_list_ch_2.read_data`
D0329 14:40:55.226 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_read_data_s_dout` is connected to async_mmap port `edge_list_ch_2.read_data`
D0329 14:40:55.226 tapa.verilog.xilinx.async_mmap:81] `read_A_2.A_read_data_peek_dout` is connected to async_mmap port `edge_list_ch_2.read_data`
D0329 14:40:55.226 tapa.verilog.xilinx.async_mmap:81] `read_A_2.A_read_data_peek_dout` is connected to async_mmap port `edge_list_ch_2.read_data`
D0329 14:40:55.226 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_read_data_s_empty_n` is connected to async_mmap port `edge_list_ch_2.read_data`
D0329 14:40:55.226 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_read_data_s_empty_n` is connected to async_mmap port `edge_list_ch_2.read_data`
D0329 14:40:55.226 tapa.verilog.xilinx.async_mmap:81] `read_A_2.A_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ch_2.read_data`
D0329 14:40:55.226 tapa.verilog.xilinx.async_mmap:81] `read_A_2.A_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ch_2.read_data`
D0329 14:40:55.226 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_read_data_s_read` is connected to async_mmap port `edge_list_ch_2.read_data`
D0329 14:40:55.226 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_read_data_s_read` is connected to async_mmap port `edge_list_ch_2.read_data`
D0329 14:40:55.227 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_addr_din` is connected to async_mmap port `edge_list_ch_2.write_addr`
D0329 14:40:55.227 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_addr_din` is connected to async_mmap port `edge_list_ch_2.write_addr`
D0329 14:40:55.227 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_addr_full_n` is connected to async_mmap port `edge_list_ch_2.write_addr`
D0329 14:40:55.227 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_addr_full_n` is connected to async_mmap port `edge_list_ch_2.write_addr`
D0329 14:40:55.227 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_addr_write` is connected to async_mmap port `edge_list_ch_2.write_addr`
D0329 14:40:55.227 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_addr_write` is connected to async_mmap port `edge_list_ch_2.write_addr`
D0329 14:40:55.227 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_data_din` is connected to async_mmap port `edge_list_ch_2.write_data`
D0329 14:40:55.227 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_data_din` is connected to async_mmap port `edge_list_ch_2.write_data`
D0329 14:40:55.227 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_data_full_n` is connected to async_mmap port `edge_list_ch_2.write_data`
D0329 14:40:55.227 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_data_full_n` is connected to async_mmap port `edge_list_ch_2.write_data`
D0329 14:40:55.227 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_data_write` is connected to async_mmap port `edge_list_ch_2.write_data`
D0329 14:40:55.227 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_data_write` is connected to async_mmap port `edge_list_ch_2.write_data`
D0329 14:40:55.227 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_resp_s_dout` is connected to async_mmap port `edge_list_ch_2.write_resp`
D0329 14:40:55.227 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_resp_s_dout` is connected to async_mmap port `edge_list_ch_2.write_resp`
D0329 14:40:55.227 tapa.verilog.xilinx.async_mmap:81] `read_A_2.A_write_resp_peek_dout` is connected to async_mmap port `edge_list_ch_2.write_resp`
D0329 14:40:55.227 tapa.verilog.xilinx.async_mmap:81] `read_A_2.A_write_resp_peek_dout` is connected to async_mmap port `edge_list_ch_2.write_resp`
D0329 14:40:55.227 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ch_2.write_resp`
D0329 14:40:55.227 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ch_2.write_resp`
D0329 14:40:55.227 tapa.verilog.xilinx.async_mmap:81] `read_A_2.A_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ch_2.write_resp`
D0329 14:40:55.227 tapa.verilog.xilinx.async_mmap:81] `read_A_2.A_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ch_2.write_resp`
D0329 14:40:55.227 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_resp_s_read` is connected to async_mmap port `edge_list_ch_2.write_resp`
D0329 14:40:55.227 tapa.verilog.xilinx.async_mmap:71] `read_A_2.A_write_resp_s_read` is connected to async_mmap port `edge_list_ch_2.write_resp`
D0329 14:40:55.228 tapa.core:671]     pipelined signal: NUM_A_LEN => read_A_3___NUM_A_LEN
D0329 14:40:55.228 tapa.core:671]     pipelined signal: NUM_A_LEN => read_A_3___NUM_A_LEN
D0329 14:40:55.228 tapa.core:671]     pipelined signal: P_N => read_A_3___P_N
D0329 14:40:55.228 tapa.core:671]     pipelined signal: P_N => read_A_3___P_N
D0329 14:40:55.228 tapa.core:671]     pipelined signal: edge_list_ch_3 => read_A_3___edge_list_ch_3
D0329 14:40:55.228 tapa.core:671]     pipelined signal: edge_list_ch_3 => read_A_3___edge_list_ch_3
D0329 14:40:55.228 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_read_addr_din` is connected to async_mmap port `edge_list_ch_3.read_addr`
D0329 14:40:55.228 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_read_addr_din` is connected to async_mmap port `edge_list_ch_3.read_addr`
D0329 14:40:55.228 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_read_addr_full_n` is connected to async_mmap port `edge_list_ch_3.read_addr`
D0329 14:40:55.228 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_read_addr_full_n` is connected to async_mmap port `edge_list_ch_3.read_addr`
D0329 14:40:55.228 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_read_addr_write` is connected to async_mmap port `edge_list_ch_3.read_addr`
D0329 14:40:55.228 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_read_addr_write` is connected to async_mmap port `edge_list_ch_3.read_addr`
D0329 14:40:55.229 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_read_data_s_dout` is connected to async_mmap port `edge_list_ch_3.read_data`
D0329 14:40:55.229 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_read_data_s_dout` is connected to async_mmap port `edge_list_ch_3.read_data`
D0329 14:40:55.229 tapa.verilog.xilinx.async_mmap:81] `read_A_3.A_read_data_peek_dout` is connected to async_mmap port `edge_list_ch_3.read_data`
D0329 14:40:55.229 tapa.verilog.xilinx.async_mmap:81] `read_A_3.A_read_data_peek_dout` is connected to async_mmap port `edge_list_ch_3.read_data`
D0329 14:40:55.229 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_read_data_s_empty_n` is connected to async_mmap port `edge_list_ch_3.read_data`
D0329 14:40:55.229 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_read_data_s_empty_n` is connected to async_mmap port `edge_list_ch_3.read_data`
D0329 14:40:55.229 tapa.verilog.xilinx.async_mmap:81] `read_A_3.A_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ch_3.read_data`
D0329 14:40:55.229 tapa.verilog.xilinx.async_mmap:81] `read_A_3.A_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ch_3.read_data`
D0329 14:40:55.229 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_read_data_s_read` is connected to async_mmap port `edge_list_ch_3.read_data`
D0329 14:40:55.229 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_read_data_s_read` is connected to async_mmap port `edge_list_ch_3.read_data`
D0329 14:40:55.229 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_addr_din` is connected to async_mmap port `edge_list_ch_3.write_addr`
D0329 14:40:55.229 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_addr_din` is connected to async_mmap port `edge_list_ch_3.write_addr`
D0329 14:40:55.229 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_addr_full_n` is connected to async_mmap port `edge_list_ch_3.write_addr`
D0329 14:40:55.229 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_addr_full_n` is connected to async_mmap port `edge_list_ch_3.write_addr`
D0329 14:40:55.229 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_addr_write` is connected to async_mmap port `edge_list_ch_3.write_addr`
D0329 14:40:55.229 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_addr_write` is connected to async_mmap port `edge_list_ch_3.write_addr`
D0329 14:40:55.229 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_data_din` is connected to async_mmap port `edge_list_ch_3.write_data`
D0329 14:40:55.229 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_data_din` is connected to async_mmap port `edge_list_ch_3.write_data`
D0329 14:40:55.229 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_data_full_n` is connected to async_mmap port `edge_list_ch_3.write_data`
D0329 14:40:55.229 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_data_full_n` is connected to async_mmap port `edge_list_ch_3.write_data`
D0329 14:40:55.229 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_data_write` is connected to async_mmap port `edge_list_ch_3.write_data`
D0329 14:40:55.229 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_data_write` is connected to async_mmap port `edge_list_ch_3.write_data`
D0329 14:40:55.229 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_resp_s_dout` is connected to async_mmap port `edge_list_ch_3.write_resp`
D0329 14:40:55.229 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_resp_s_dout` is connected to async_mmap port `edge_list_ch_3.write_resp`
D0329 14:40:55.229 tapa.verilog.xilinx.async_mmap:81] `read_A_3.A_write_resp_peek_dout` is connected to async_mmap port `edge_list_ch_3.write_resp`
D0329 14:40:55.229 tapa.verilog.xilinx.async_mmap:81] `read_A_3.A_write_resp_peek_dout` is connected to async_mmap port `edge_list_ch_3.write_resp`
D0329 14:40:55.230 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ch_3.write_resp`
D0329 14:40:55.230 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ch_3.write_resp`
D0329 14:40:55.230 tapa.verilog.xilinx.async_mmap:81] `read_A_3.A_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ch_3.write_resp`
D0329 14:40:55.230 tapa.verilog.xilinx.async_mmap:81] `read_A_3.A_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ch_3.write_resp`
D0329 14:40:55.230 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_resp_s_read` is connected to async_mmap port `edge_list_ch_3.write_resp`
D0329 14:40:55.230 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_resp_s_read` is connected to async_mmap port `edge_list_ch_3.write_resp`
D0329 14:40:55.231 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_read_addr_din` is connected to async_mmap port `edge_list_ch_3.read_addr`
D0329 14:40:55.231 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_read_addr_din` is connected to async_mmap port `edge_list_ch_3.read_addr`
D0329 14:40:55.231 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_read_addr_full_n` is connected to async_mmap port `edge_list_ch_3.read_addr`
D0329 14:40:55.231 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_read_addr_full_n` is connected to async_mmap port `edge_list_ch_3.read_addr`
D0329 14:40:55.231 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_read_addr_write` is connected to async_mmap port `edge_list_ch_3.read_addr`
D0329 14:40:55.231 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_read_addr_write` is connected to async_mmap port `edge_list_ch_3.read_addr`
D0329 14:40:55.231 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_read_data_s_dout` is connected to async_mmap port `edge_list_ch_3.read_data`
D0329 14:40:55.231 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_read_data_s_dout` is connected to async_mmap port `edge_list_ch_3.read_data`
D0329 14:40:55.231 tapa.verilog.xilinx.async_mmap:81] `read_A_3.A_read_data_peek_dout` is connected to async_mmap port `edge_list_ch_3.read_data`
D0329 14:40:55.231 tapa.verilog.xilinx.async_mmap:81] `read_A_3.A_read_data_peek_dout` is connected to async_mmap port `edge_list_ch_3.read_data`
D0329 14:40:55.231 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_read_data_s_empty_n` is connected to async_mmap port `edge_list_ch_3.read_data`
D0329 14:40:55.231 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_read_data_s_empty_n` is connected to async_mmap port `edge_list_ch_3.read_data`
D0329 14:40:55.231 tapa.verilog.xilinx.async_mmap:81] `read_A_3.A_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ch_3.read_data`
D0329 14:40:55.231 tapa.verilog.xilinx.async_mmap:81] `read_A_3.A_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ch_3.read_data`
D0329 14:40:55.231 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_read_data_s_read` is connected to async_mmap port `edge_list_ch_3.read_data`
D0329 14:40:55.231 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_read_data_s_read` is connected to async_mmap port `edge_list_ch_3.read_data`
D0329 14:40:55.231 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_addr_din` is connected to async_mmap port `edge_list_ch_3.write_addr`
D0329 14:40:55.231 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_addr_din` is connected to async_mmap port `edge_list_ch_3.write_addr`
D0329 14:40:55.231 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_addr_full_n` is connected to async_mmap port `edge_list_ch_3.write_addr`
D0329 14:40:55.231 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_addr_full_n` is connected to async_mmap port `edge_list_ch_3.write_addr`
D0329 14:40:55.232 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_addr_write` is connected to async_mmap port `edge_list_ch_3.write_addr`
D0329 14:40:55.232 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_addr_write` is connected to async_mmap port `edge_list_ch_3.write_addr`
D0329 14:40:55.232 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_data_din` is connected to async_mmap port `edge_list_ch_3.write_data`
D0329 14:40:55.232 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_data_din` is connected to async_mmap port `edge_list_ch_3.write_data`
D0329 14:40:55.232 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_data_full_n` is connected to async_mmap port `edge_list_ch_3.write_data`
D0329 14:40:55.232 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_data_full_n` is connected to async_mmap port `edge_list_ch_3.write_data`
D0329 14:40:55.232 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_data_write` is connected to async_mmap port `edge_list_ch_3.write_data`
D0329 14:40:55.232 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_data_write` is connected to async_mmap port `edge_list_ch_3.write_data`
D0329 14:40:55.232 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_resp_s_dout` is connected to async_mmap port `edge_list_ch_3.write_resp`
D0329 14:40:55.232 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_resp_s_dout` is connected to async_mmap port `edge_list_ch_3.write_resp`
D0329 14:40:55.232 tapa.verilog.xilinx.async_mmap:81] `read_A_3.A_write_resp_peek_dout` is connected to async_mmap port `edge_list_ch_3.write_resp`
D0329 14:40:55.232 tapa.verilog.xilinx.async_mmap:81] `read_A_3.A_write_resp_peek_dout` is connected to async_mmap port `edge_list_ch_3.write_resp`
D0329 14:40:55.232 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ch_3.write_resp`
D0329 14:40:55.232 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ch_3.write_resp`
D0329 14:40:55.232 tapa.verilog.xilinx.async_mmap:81] `read_A_3.A_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ch_3.write_resp`
D0329 14:40:55.232 tapa.verilog.xilinx.async_mmap:81] `read_A_3.A_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ch_3.write_resp`
D0329 14:40:55.232 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_resp_s_read` is connected to async_mmap port `edge_list_ch_3.write_resp`
D0329 14:40:55.232 tapa.verilog.xilinx.async_mmap:71] `read_A_3.A_write_resp_s_read` is connected to async_mmap port `edge_list_ch_3.write_resp`
D0329 14:40:55.233 tapa.core:671]     pipelined signal: NUM_A_LEN => read_A_4___NUM_A_LEN
D0329 14:40:55.233 tapa.core:671]     pipelined signal: NUM_A_LEN => read_A_4___NUM_A_LEN
D0329 14:40:55.233 tapa.core:671]     pipelined signal: P_N => read_A_4___P_N
D0329 14:40:55.233 tapa.core:671]     pipelined signal: P_N => read_A_4___P_N
D0329 14:40:55.233 tapa.core:671]     pipelined signal: edge_list_ch_4 => read_A_4___edge_list_ch_4
D0329 14:40:55.233 tapa.core:671]     pipelined signal: edge_list_ch_4 => read_A_4___edge_list_ch_4
D0329 14:40:55.233 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_read_addr_din` is connected to async_mmap port `edge_list_ch_4.read_addr`
D0329 14:40:55.233 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_read_addr_din` is connected to async_mmap port `edge_list_ch_4.read_addr`
D0329 14:40:55.233 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_read_addr_full_n` is connected to async_mmap port `edge_list_ch_4.read_addr`
D0329 14:40:55.233 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_read_addr_full_n` is connected to async_mmap port `edge_list_ch_4.read_addr`
D0329 14:40:55.233 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_read_addr_write` is connected to async_mmap port `edge_list_ch_4.read_addr`
D0329 14:40:55.233 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_read_addr_write` is connected to async_mmap port `edge_list_ch_4.read_addr`
D0329 14:40:55.233 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_read_data_s_dout` is connected to async_mmap port `edge_list_ch_4.read_data`
D0329 14:40:55.233 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_read_data_s_dout` is connected to async_mmap port `edge_list_ch_4.read_data`
D0329 14:40:55.233 tapa.verilog.xilinx.async_mmap:81] `read_A_4.A_read_data_peek_dout` is connected to async_mmap port `edge_list_ch_4.read_data`
D0329 14:40:55.233 tapa.verilog.xilinx.async_mmap:81] `read_A_4.A_read_data_peek_dout` is connected to async_mmap port `edge_list_ch_4.read_data`
D0329 14:40:55.233 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_read_data_s_empty_n` is connected to async_mmap port `edge_list_ch_4.read_data`
D0329 14:40:55.233 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_read_data_s_empty_n` is connected to async_mmap port `edge_list_ch_4.read_data`
D0329 14:40:55.233 tapa.verilog.xilinx.async_mmap:81] `read_A_4.A_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ch_4.read_data`
D0329 14:40:55.233 tapa.verilog.xilinx.async_mmap:81] `read_A_4.A_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ch_4.read_data`
D0329 14:40:55.234 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_read_data_s_read` is connected to async_mmap port `edge_list_ch_4.read_data`
D0329 14:40:55.234 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_read_data_s_read` is connected to async_mmap port `edge_list_ch_4.read_data`
D0329 14:40:55.234 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_addr_din` is connected to async_mmap port `edge_list_ch_4.write_addr`
D0329 14:40:55.234 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_addr_din` is connected to async_mmap port `edge_list_ch_4.write_addr`
D0329 14:40:55.234 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_addr_full_n` is connected to async_mmap port `edge_list_ch_4.write_addr`
D0329 14:40:55.234 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_addr_full_n` is connected to async_mmap port `edge_list_ch_4.write_addr`
D0329 14:40:55.234 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_addr_write` is connected to async_mmap port `edge_list_ch_4.write_addr`
D0329 14:40:55.234 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_addr_write` is connected to async_mmap port `edge_list_ch_4.write_addr`
D0329 14:40:55.234 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_data_din` is connected to async_mmap port `edge_list_ch_4.write_data`
D0329 14:40:55.234 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_data_din` is connected to async_mmap port `edge_list_ch_4.write_data`
D0329 14:40:55.234 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_data_full_n` is connected to async_mmap port `edge_list_ch_4.write_data`
D0329 14:40:55.234 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_data_full_n` is connected to async_mmap port `edge_list_ch_4.write_data`
D0329 14:40:55.234 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_data_write` is connected to async_mmap port `edge_list_ch_4.write_data`
D0329 14:40:55.234 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_data_write` is connected to async_mmap port `edge_list_ch_4.write_data`
D0329 14:40:55.234 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_resp_s_dout` is connected to async_mmap port `edge_list_ch_4.write_resp`
D0329 14:40:55.234 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_resp_s_dout` is connected to async_mmap port `edge_list_ch_4.write_resp`
D0329 14:40:55.234 tapa.verilog.xilinx.async_mmap:81] `read_A_4.A_write_resp_peek_dout` is connected to async_mmap port `edge_list_ch_4.write_resp`
D0329 14:40:55.234 tapa.verilog.xilinx.async_mmap:81] `read_A_4.A_write_resp_peek_dout` is connected to async_mmap port `edge_list_ch_4.write_resp`
D0329 14:40:55.234 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ch_4.write_resp`
D0329 14:40:55.234 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ch_4.write_resp`
D0329 14:40:55.234 tapa.verilog.xilinx.async_mmap:81] `read_A_4.A_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ch_4.write_resp`
D0329 14:40:55.234 tapa.verilog.xilinx.async_mmap:81] `read_A_4.A_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ch_4.write_resp`
D0329 14:40:55.234 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_resp_s_read` is connected to async_mmap port `edge_list_ch_4.write_resp`
D0329 14:40:55.234 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_resp_s_read` is connected to async_mmap port `edge_list_ch_4.write_resp`
D0329 14:40:55.235 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_read_addr_din` is connected to async_mmap port `edge_list_ch_4.read_addr`
D0329 14:40:55.235 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_read_addr_din` is connected to async_mmap port `edge_list_ch_4.read_addr`
D0329 14:40:55.236 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_read_addr_full_n` is connected to async_mmap port `edge_list_ch_4.read_addr`
D0329 14:40:55.236 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_read_addr_full_n` is connected to async_mmap port `edge_list_ch_4.read_addr`
D0329 14:40:55.236 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_read_addr_write` is connected to async_mmap port `edge_list_ch_4.read_addr`
D0329 14:40:55.236 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_read_addr_write` is connected to async_mmap port `edge_list_ch_4.read_addr`
D0329 14:40:55.236 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_read_data_s_dout` is connected to async_mmap port `edge_list_ch_4.read_data`
D0329 14:40:55.236 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_read_data_s_dout` is connected to async_mmap port `edge_list_ch_4.read_data`
D0329 14:40:55.236 tapa.verilog.xilinx.async_mmap:81] `read_A_4.A_read_data_peek_dout` is connected to async_mmap port `edge_list_ch_4.read_data`
D0329 14:40:55.236 tapa.verilog.xilinx.async_mmap:81] `read_A_4.A_read_data_peek_dout` is connected to async_mmap port `edge_list_ch_4.read_data`
D0329 14:40:55.236 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_read_data_s_empty_n` is connected to async_mmap port `edge_list_ch_4.read_data`
D0329 14:40:55.236 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_read_data_s_empty_n` is connected to async_mmap port `edge_list_ch_4.read_data`
D0329 14:40:55.236 tapa.verilog.xilinx.async_mmap:81] `read_A_4.A_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ch_4.read_data`
D0329 14:40:55.236 tapa.verilog.xilinx.async_mmap:81] `read_A_4.A_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ch_4.read_data`
D0329 14:40:55.236 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_read_data_s_read` is connected to async_mmap port `edge_list_ch_4.read_data`
D0329 14:40:55.236 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_read_data_s_read` is connected to async_mmap port `edge_list_ch_4.read_data`
D0329 14:40:55.236 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_addr_din` is connected to async_mmap port `edge_list_ch_4.write_addr`
D0329 14:40:55.236 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_addr_din` is connected to async_mmap port `edge_list_ch_4.write_addr`
D0329 14:40:55.236 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_addr_full_n` is connected to async_mmap port `edge_list_ch_4.write_addr`
D0329 14:40:55.236 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_addr_full_n` is connected to async_mmap port `edge_list_ch_4.write_addr`
D0329 14:40:55.236 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_addr_write` is connected to async_mmap port `edge_list_ch_4.write_addr`
D0329 14:40:55.236 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_addr_write` is connected to async_mmap port `edge_list_ch_4.write_addr`
D0329 14:40:55.236 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_data_din` is connected to async_mmap port `edge_list_ch_4.write_data`
D0329 14:40:55.236 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_data_din` is connected to async_mmap port `edge_list_ch_4.write_data`
D0329 14:40:55.236 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_data_full_n` is connected to async_mmap port `edge_list_ch_4.write_data`
D0329 14:40:55.236 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_data_full_n` is connected to async_mmap port `edge_list_ch_4.write_data`
D0329 14:40:55.237 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_data_write` is connected to async_mmap port `edge_list_ch_4.write_data`
D0329 14:40:55.237 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_data_write` is connected to async_mmap port `edge_list_ch_4.write_data`
D0329 14:40:55.237 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_resp_s_dout` is connected to async_mmap port `edge_list_ch_4.write_resp`
D0329 14:40:55.237 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_resp_s_dout` is connected to async_mmap port `edge_list_ch_4.write_resp`
D0329 14:40:55.237 tapa.verilog.xilinx.async_mmap:81] `read_A_4.A_write_resp_peek_dout` is connected to async_mmap port `edge_list_ch_4.write_resp`
D0329 14:40:55.237 tapa.verilog.xilinx.async_mmap:81] `read_A_4.A_write_resp_peek_dout` is connected to async_mmap port `edge_list_ch_4.write_resp`
D0329 14:40:55.237 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ch_4.write_resp`
D0329 14:40:55.237 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ch_4.write_resp`
D0329 14:40:55.237 tapa.verilog.xilinx.async_mmap:81] `read_A_4.A_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ch_4.write_resp`
D0329 14:40:55.237 tapa.verilog.xilinx.async_mmap:81] `read_A_4.A_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ch_4.write_resp`
D0329 14:40:55.237 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_resp_s_read` is connected to async_mmap port `edge_list_ch_4.write_resp`
D0329 14:40:55.237 tapa.verilog.xilinx.async_mmap:71] `read_A_4.A_write_resp_s_read` is connected to async_mmap port `edge_list_ch_4.write_resp`
D0329 14:40:55.237 tapa.core:671]     pipelined signal: NUM_A_LEN => read_A_5___NUM_A_LEN
D0329 14:40:55.237 tapa.core:671]     pipelined signal: NUM_A_LEN => read_A_5___NUM_A_LEN
D0329 14:40:55.237 tapa.core:671]     pipelined signal: P_N => read_A_5___P_N
D0329 14:40:55.237 tapa.core:671]     pipelined signal: P_N => read_A_5___P_N
D0329 14:40:55.238 tapa.core:671]     pipelined signal: edge_list_ch_5 => read_A_5___edge_list_ch_5
D0329 14:40:55.238 tapa.core:671]     pipelined signal: edge_list_ch_5 => read_A_5___edge_list_ch_5
D0329 14:40:55.238 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_read_addr_din` is connected to async_mmap port `edge_list_ch_5.read_addr`
D0329 14:40:55.238 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_read_addr_din` is connected to async_mmap port `edge_list_ch_5.read_addr`
D0329 14:40:55.238 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_read_addr_full_n` is connected to async_mmap port `edge_list_ch_5.read_addr`
D0329 14:40:55.238 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_read_addr_full_n` is connected to async_mmap port `edge_list_ch_5.read_addr`
D0329 14:40:55.238 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_read_addr_write` is connected to async_mmap port `edge_list_ch_5.read_addr`
D0329 14:40:55.238 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_read_addr_write` is connected to async_mmap port `edge_list_ch_5.read_addr`
D0329 14:40:55.238 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_read_data_s_dout` is connected to async_mmap port `edge_list_ch_5.read_data`
D0329 14:40:55.238 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_read_data_s_dout` is connected to async_mmap port `edge_list_ch_5.read_data`
D0329 14:40:55.238 tapa.verilog.xilinx.async_mmap:81] `read_A_5.A_read_data_peek_dout` is connected to async_mmap port `edge_list_ch_5.read_data`
D0329 14:40:55.238 tapa.verilog.xilinx.async_mmap:81] `read_A_5.A_read_data_peek_dout` is connected to async_mmap port `edge_list_ch_5.read_data`
D0329 14:40:55.238 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_read_data_s_empty_n` is connected to async_mmap port `edge_list_ch_5.read_data`
D0329 14:40:55.238 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_read_data_s_empty_n` is connected to async_mmap port `edge_list_ch_5.read_data`
D0329 14:40:55.238 tapa.verilog.xilinx.async_mmap:81] `read_A_5.A_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ch_5.read_data`
D0329 14:40:55.238 tapa.verilog.xilinx.async_mmap:81] `read_A_5.A_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ch_5.read_data`
D0329 14:40:55.238 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_read_data_s_read` is connected to async_mmap port `edge_list_ch_5.read_data`
D0329 14:40:55.238 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_read_data_s_read` is connected to async_mmap port `edge_list_ch_5.read_data`
D0329 14:40:55.238 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_addr_din` is connected to async_mmap port `edge_list_ch_5.write_addr`
D0329 14:40:55.238 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_addr_din` is connected to async_mmap port `edge_list_ch_5.write_addr`
D0329 14:40:55.238 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_addr_full_n` is connected to async_mmap port `edge_list_ch_5.write_addr`
D0329 14:40:55.238 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_addr_full_n` is connected to async_mmap port `edge_list_ch_5.write_addr`
D0329 14:40:55.239 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_addr_write` is connected to async_mmap port `edge_list_ch_5.write_addr`
D0329 14:40:55.239 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_addr_write` is connected to async_mmap port `edge_list_ch_5.write_addr`
D0329 14:40:55.239 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_data_din` is connected to async_mmap port `edge_list_ch_5.write_data`
D0329 14:40:55.239 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_data_din` is connected to async_mmap port `edge_list_ch_5.write_data`
D0329 14:40:55.239 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_data_full_n` is connected to async_mmap port `edge_list_ch_5.write_data`
D0329 14:40:55.239 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_data_full_n` is connected to async_mmap port `edge_list_ch_5.write_data`
D0329 14:40:55.239 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_data_write` is connected to async_mmap port `edge_list_ch_5.write_data`
D0329 14:40:55.239 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_data_write` is connected to async_mmap port `edge_list_ch_5.write_data`
D0329 14:40:55.239 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_resp_s_dout` is connected to async_mmap port `edge_list_ch_5.write_resp`
D0329 14:40:55.239 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_resp_s_dout` is connected to async_mmap port `edge_list_ch_5.write_resp`
D0329 14:40:55.239 tapa.verilog.xilinx.async_mmap:81] `read_A_5.A_write_resp_peek_dout` is connected to async_mmap port `edge_list_ch_5.write_resp`
D0329 14:40:55.239 tapa.verilog.xilinx.async_mmap:81] `read_A_5.A_write_resp_peek_dout` is connected to async_mmap port `edge_list_ch_5.write_resp`
D0329 14:40:55.239 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ch_5.write_resp`
D0329 14:40:55.239 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ch_5.write_resp`
D0329 14:40:55.239 tapa.verilog.xilinx.async_mmap:81] `read_A_5.A_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ch_5.write_resp`
D0329 14:40:55.239 tapa.verilog.xilinx.async_mmap:81] `read_A_5.A_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ch_5.write_resp`
D0329 14:40:55.239 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_resp_s_read` is connected to async_mmap port `edge_list_ch_5.write_resp`
D0329 14:40:55.239 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_resp_s_read` is connected to async_mmap port `edge_list_ch_5.write_resp`
D0329 14:40:55.240 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_read_addr_din` is connected to async_mmap port `edge_list_ch_5.read_addr`
D0329 14:40:55.240 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_read_addr_din` is connected to async_mmap port `edge_list_ch_5.read_addr`
D0329 14:40:55.240 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_read_addr_full_n` is connected to async_mmap port `edge_list_ch_5.read_addr`
D0329 14:40:55.240 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_read_addr_full_n` is connected to async_mmap port `edge_list_ch_5.read_addr`
D0329 14:40:55.240 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_read_addr_write` is connected to async_mmap port `edge_list_ch_5.read_addr`
D0329 14:40:55.240 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_read_addr_write` is connected to async_mmap port `edge_list_ch_5.read_addr`
D0329 14:40:55.240 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_read_data_s_dout` is connected to async_mmap port `edge_list_ch_5.read_data`
D0329 14:40:55.240 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_read_data_s_dout` is connected to async_mmap port `edge_list_ch_5.read_data`
D0329 14:40:55.240 tapa.verilog.xilinx.async_mmap:81] `read_A_5.A_read_data_peek_dout` is connected to async_mmap port `edge_list_ch_5.read_data`
D0329 14:40:55.240 tapa.verilog.xilinx.async_mmap:81] `read_A_5.A_read_data_peek_dout` is connected to async_mmap port `edge_list_ch_5.read_data`
D0329 14:40:55.241 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_read_data_s_empty_n` is connected to async_mmap port `edge_list_ch_5.read_data`
D0329 14:40:55.241 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_read_data_s_empty_n` is connected to async_mmap port `edge_list_ch_5.read_data`
D0329 14:40:55.241 tapa.verilog.xilinx.async_mmap:81] `read_A_5.A_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ch_5.read_data`
D0329 14:40:55.241 tapa.verilog.xilinx.async_mmap:81] `read_A_5.A_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ch_5.read_data`
D0329 14:40:55.241 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_read_data_s_read` is connected to async_mmap port `edge_list_ch_5.read_data`
D0329 14:40:55.241 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_read_data_s_read` is connected to async_mmap port `edge_list_ch_5.read_data`
D0329 14:40:55.241 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_addr_din` is connected to async_mmap port `edge_list_ch_5.write_addr`
D0329 14:40:55.241 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_addr_din` is connected to async_mmap port `edge_list_ch_5.write_addr`
D0329 14:40:55.241 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_addr_full_n` is connected to async_mmap port `edge_list_ch_5.write_addr`
D0329 14:40:55.241 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_addr_full_n` is connected to async_mmap port `edge_list_ch_5.write_addr`
D0329 14:40:55.241 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_addr_write` is connected to async_mmap port `edge_list_ch_5.write_addr`
D0329 14:40:55.241 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_addr_write` is connected to async_mmap port `edge_list_ch_5.write_addr`
D0329 14:40:55.241 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_data_din` is connected to async_mmap port `edge_list_ch_5.write_data`
D0329 14:40:55.241 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_data_din` is connected to async_mmap port `edge_list_ch_5.write_data`
D0329 14:40:55.241 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_data_full_n` is connected to async_mmap port `edge_list_ch_5.write_data`
D0329 14:40:55.241 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_data_full_n` is connected to async_mmap port `edge_list_ch_5.write_data`
D0329 14:40:55.241 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_data_write` is connected to async_mmap port `edge_list_ch_5.write_data`
D0329 14:40:55.241 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_data_write` is connected to async_mmap port `edge_list_ch_5.write_data`
D0329 14:40:55.241 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_resp_s_dout` is connected to async_mmap port `edge_list_ch_5.write_resp`
D0329 14:40:55.241 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_resp_s_dout` is connected to async_mmap port `edge_list_ch_5.write_resp`
D0329 14:40:55.241 tapa.verilog.xilinx.async_mmap:81] `read_A_5.A_write_resp_peek_dout` is connected to async_mmap port `edge_list_ch_5.write_resp`
D0329 14:40:55.241 tapa.verilog.xilinx.async_mmap:81] `read_A_5.A_write_resp_peek_dout` is connected to async_mmap port `edge_list_ch_5.write_resp`
D0329 14:40:55.241 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ch_5.write_resp`
D0329 14:40:55.241 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ch_5.write_resp`
D0329 14:40:55.242 tapa.verilog.xilinx.async_mmap:81] `read_A_5.A_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ch_5.write_resp`
D0329 14:40:55.242 tapa.verilog.xilinx.async_mmap:81] `read_A_5.A_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ch_5.write_resp`
D0329 14:40:55.242 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_resp_s_read` is connected to async_mmap port `edge_list_ch_5.write_resp`
D0329 14:40:55.242 tapa.verilog.xilinx.async_mmap:71] `read_A_5.A_write_resp_s_read` is connected to async_mmap port `edge_list_ch_5.write_resp`
D0329 14:40:55.242 tapa.core:671]     pipelined signal: NUM_A_LEN => read_A_6___NUM_A_LEN
D0329 14:40:55.242 tapa.core:671]     pipelined signal: NUM_A_LEN => read_A_6___NUM_A_LEN
D0329 14:40:55.242 tapa.core:671]     pipelined signal: P_N => read_A_6___P_N
D0329 14:40:55.242 tapa.core:671]     pipelined signal: P_N => read_A_6___P_N
D0329 14:40:55.242 tapa.core:671]     pipelined signal: edge_list_ch_6 => read_A_6___edge_list_ch_6
D0329 14:40:55.242 tapa.core:671]     pipelined signal: edge_list_ch_6 => read_A_6___edge_list_ch_6
D0329 14:40:55.242 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_read_addr_din` is connected to async_mmap port `edge_list_ch_6.read_addr`
D0329 14:40:55.242 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_read_addr_din` is connected to async_mmap port `edge_list_ch_6.read_addr`
D0329 14:40:55.243 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_read_addr_full_n` is connected to async_mmap port `edge_list_ch_6.read_addr`
D0329 14:40:55.243 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_read_addr_full_n` is connected to async_mmap port `edge_list_ch_6.read_addr`
D0329 14:40:55.243 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_read_addr_write` is connected to async_mmap port `edge_list_ch_6.read_addr`
D0329 14:40:55.243 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_read_addr_write` is connected to async_mmap port `edge_list_ch_6.read_addr`
D0329 14:40:55.243 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_read_data_s_dout` is connected to async_mmap port `edge_list_ch_6.read_data`
D0329 14:40:55.243 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_read_data_s_dout` is connected to async_mmap port `edge_list_ch_6.read_data`
D0329 14:40:55.243 tapa.verilog.xilinx.async_mmap:81] `read_A_6.A_read_data_peek_dout` is connected to async_mmap port `edge_list_ch_6.read_data`
D0329 14:40:55.243 tapa.verilog.xilinx.async_mmap:81] `read_A_6.A_read_data_peek_dout` is connected to async_mmap port `edge_list_ch_6.read_data`
D0329 14:40:55.243 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_read_data_s_empty_n` is connected to async_mmap port `edge_list_ch_6.read_data`
D0329 14:40:55.243 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_read_data_s_empty_n` is connected to async_mmap port `edge_list_ch_6.read_data`
D0329 14:40:55.243 tapa.verilog.xilinx.async_mmap:81] `read_A_6.A_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ch_6.read_data`
D0329 14:40:55.243 tapa.verilog.xilinx.async_mmap:81] `read_A_6.A_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ch_6.read_data`
D0329 14:40:55.243 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_read_data_s_read` is connected to async_mmap port `edge_list_ch_6.read_data`
D0329 14:40:55.243 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_read_data_s_read` is connected to async_mmap port `edge_list_ch_6.read_data`
D0329 14:40:55.243 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_addr_din` is connected to async_mmap port `edge_list_ch_6.write_addr`
D0329 14:40:55.243 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_addr_din` is connected to async_mmap port `edge_list_ch_6.write_addr`
D0329 14:40:55.243 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_addr_full_n` is connected to async_mmap port `edge_list_ch_6.write_addr`
D0329 14:40:55.243 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_addr_full_n` is connected to async_mmap port `edge_list_ch_6.write_addr`
D0329 14:40:55.243 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_addr_write` is connected to async_mmap port `edge_list_ch_6.write_addr`
D0329 14:40:55.243 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_addr_write` is connected to async_mmap port `edge_list_ch_6.write_addr`
D0329 14:40:55.243 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_data_din` is connected to async_mmap port `edge_list_ch_6.write_data`
D0329 14:40:55.243 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_data_din` is connected to async_mmap port `edge_list_ch_6.write_data`
D0329 14:40:55.243 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_data_full_n` is connected to async_mmap port `edge_list_ch_6.write_data`
D0329 14:40:55.243 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_data_full_n` is connected to async_mmap port `edge_list_ch_6.write_data`
D0329 14:40:55.244 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_data_write` is connected to async_mmap port `edge_list_ch_6.write_data`
D0329 14:40:55.244 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_data_write` is connected to async_mmap port `edge_list_ch_6.write_data`
D0329 14:40:55.244 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_resp_s_dout` is connected to async_mmap port `edge_list_ch_6.write_resp`
D0329 14:40:55.244 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_resp_s_dout` is connected to async_mmap port `edge_list_ch_6.write_resp`
D0329 14:40:55.244 tapa.verilog.xilinx.async_mmap:81] `read_A_6.A_write_resp_peek_dout` is connected to async_mmap port `edge_list_ch_6.write_resp`
D0329 14:40:55.244 tapa.verilog.xilinx.async_mmap:81] `read_A_6.A_write_resp_peek_dout` is connected to async_mmap port `edge_list_ch_6.write_resp`
D0329 14:40:55.244 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ch_6.write_resp`
D0329 14:40:55.244 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ch_6.write_resp`
D0329 14:40:55.244 tapa.verilog.xilinx.async_mmap:81] `read_A_6.A_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ch_6.write_resp`
D0329 14:40:55.244 tapa.verilog.xilinx.async_mmap:81] `read_A_6.A_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ch_6.write_resp`
D0329 14:40:55.244 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_resp_s_read` is connected to async_mmap port `edge_list_ch_6.write_resp`
D0329 14:40:55.244 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_resp_s_read` is connected to async_mmap port `edge_list_ch_6.write_resp`
D0329 14:40:55.245 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_read_addr_din` is connected to async_mmap port `edge_list_ch_6.read_addr`
D0329 14:40:55.245 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_read_addr_din` is connected to async_mmap port `edge_list_ch_6.read_addr`
D0329 14:40:55.245 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_read_addr_full_n` is connected to async_mmap port `edge_list_ch_6.read_addr`
D0329 14:40:55.245 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_read_addr_full_n` is connected to async_mmap port `edge_list_ch_6.read_addr`
D0329 14:40:55.245 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_read_addr_write` is connected to async_mmap port `edge_list_ch_6.read_addr`
D0329 14:40:55.245 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_read_addr_write` is connected to async_mmap port `edge_list_ch_6.read_addr`
D0329 14:40:55.245 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_read_data_s_dout` is connected to async_mmap port `edge_list_ch_6.read_data`
D0329 14:40:55.245 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_read_data_s_dout` is connected to async_mmap port `edge_list_ch_6.read_data`
D0329 14:40:55.245 tapa.verilog.xilinx.async_mmap:81] `read_A_6.A_read_data_peek_dout` is connected to async_mmap port `edge_list_ch_6.read_data`
D0329 14:40:55.245 tapa.verilog.xilinx.async_mmap:81] `read_A_6.A_read_data_peek_dout` is connected to async_mmap port `edge_list_ch_6.read_data`
D0329 14:40:55.245 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_read_data_s_empty_n` is connected to async_mmap port `edge_list_ch_6.read_data`
D0329 14:40:55.245 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_read_data_s_empty_n` is connected to async_mmap port `edge_list_ch_6.read_data`
D0329 14:40:55.245 tapa.verilog.xilinx.async_mmap:81] `read_A_6.A_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ch_6.read_data`
D0329 14:40:55.245 tapa.verilog.xilinx.async_mmap:81] `read_A_6.A_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ch_6.read_data`
D0329 14:40:55.246 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_read_data_s_read` is connected to async_mmap port `edge_list_ch_6.read_data`
D0329 14:40:55.246 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_read_data_s_read` is connected to async_mmap port `edge_list_ch_6.read_data`
D0329 14:40:55.246 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_addr_din` is connected to async_mmap port `edge_list_ch_6.write_addr`
D0329 14:40:55.246 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_addr_din` is connected to async_mmap port `edge_list_ch_6.write_addr`
D0329 14:40:55.246 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_addr_full_n` is connected to async_mmap port `edge_list_ch_6.write_addr`
D0329 14:40:55.246 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_addr_full_n` is connected to async_mmap port `edge_list_ch_6.write_addr`
D0329 14:40:55.246 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_addr_write` is connected to async_mmap port `edge_list_ch_6.write_addr`
D0329 14:40:55.246 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_addr_write` is connected to async_mmap port `edge_list_ch_6.write_addr`
D0329 14:40:55.246 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_data_din` is connected to async_mmap port `edge_list_ch_6.write_data`
D0329 14:40:55.246 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_data_din` is connected to async_mmap port `edge_list_ch_6.write_data`
D0329 14:40:55.246 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_data_full_n` is connected to async_mmap port `edge_list_ch_6.write_data`
D0329 14:40:55.246 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_data_full_n` is connected to async_mmap port `edge_list_ch_6.write_data`
D0329 14:40:55.246 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_data_write` is connected to async_mmap port `edge_list_ch_6.write_data`
D0329 14:40:55.246 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_data_write` is connected to async_mmap port `edge_list_ch_6.write_data`
D0329 14:40:55.246 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_resp_s_dout` is connected to async_mmap port `edge_list_ch_6.write_resp`
D0329 14:40:55.246 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_resp_s_dout` is connected to async_mmap port `edge_list_ch_6.write_resp`
D0329 14:40:55.246 tapa.verilog.xilinx.async_mmap:81] `read_A_6.A_write_resp_peek_dout` is connected to async_mmap port `edge_list_ch_6.write_resp`
D0329 14:40:55.246 tapa.verilog.xilinx.async_mmap:81] `read_A_6.A_write_resp_peek_dout` is connected to async_mmap port `edge_list_ch_6.write_resp`
D0329 14:40:55.246 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ch_6.write_resp`
D0329 14:40:55.246 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ch_6.write_resp`
D0329 14:40:55.246 tapa.verilog.xilinx.async_mmap:81] `read_A_6.A_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ch_6.write_resp`
D0329 14:40:55.246 tapa.verilog.xilinx.async_mmap:81] `read_A_6.A_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ch_6.write_resp`
D0329 14:40:55.246 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_resp_s_read` is connected to async_mmap port `edge_list_ch_6.write_resp`
D0329 14:40:55.246 tapa.verilog.xilinx.async_mmap:71] `read_A_6.A_write_resp_s_read` is connected to async_mmap port `edge_list_ch_6.write_resp`
D0329 14:40:55.247 tapa.core:671]     pipelined signal: NUM_A_LEN => read_A_7___NUM_A_LEN
D0329 14:40:55.247 tapa.core:671]     pipelined signal: NUM_A_LEN => read_A_7___NUM_A_LEN
D0329 14:40:55.247 tapa.core:671]     pipelined signal: P_N => read_A_7___P_N
D0329 14:40:55.247 tapa.core:671]     pipelined signal: P_N => read_A_7___P_N
D0329 14:40:55.247 tapa.core:671]     pipelined signal: edge_list_ch_7 => read_A_7___edge_list_ch_7
D0329 14:40:55.247 tapa.core:671]     pipelined signal: edge_list_ch_7 => read_A_7___edge_list_ch_7
D0329 14:40:55.247 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_read_addr_din` is connected to async_mmap port `edge_list_ch_7.read_addr`
D0329 14:40:55.247 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_read_addr_din` is connected to async_mmap port `edge_list_ch_7.read_addr`
D0329 14:40:55.247 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_read_addr_full_n` is connected to async_mmap port `edge_list_ch_7.read_addr`
D0329 14:40:55.247 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_read_addr_full_n` is connected to async_mmap port `edge_list_ch_7.read_addr`
D0329 14:40:55.247 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_read_addr_write` is connected to async_mmap port `edge_list_ch_7.read_addr`
D0329 14:40:55.247 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_read_addr_write` is connected to async_mmap port `edge_list_ch_7.read_addr`
D0329 14:40:55.247 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_read_data_s_dout` is connected to async_mmap port `edge_list_ch_7.read_data`
D0329 14:40:55.247 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_read_data_s_dout` is connected to async_mmap port `edge_list_ch_7.read_data`
D0329 14:40:55.248 tapa.verilog.xilinx.async_mmap:81] `read_A_7.A_read_data_peek_dout` is connected to async_mmap port `edge_list_ch_7.read_data`
D0329 14:40:55.248 tapa.verilog.xilinx.async_mmap:81] `read_A_7.A_read_data_peek_dout` is connected to async_mmap port `edge_list_ch_7.read_data`
D0329 14:40:55.248 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_read_data_s_empty_n` is connected to async_mmap port `edge_list_ch_7.read_data`
D0329 14:40:55.248 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_read_data_s_empty_n` is connected to async_mmap port `edge_list_ch_7.read_data`
D0329 14:40:55.248 tapa.verilog.xilinx.async_mmap:81] `read_A_7.A_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ch_7.read_data`
D0329 14:40:55.248 tapa.verilog.xilinx.async_mmap:81] `read_A_7.A_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ch_7.read_data`
D0329 14:40:55.248 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_read_data_s_read` is connected to async_mmap port `edge_list_ch_7.read_data`
D0329 14:40:55.248 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_read_data_s_read` is connected to async_mmap port `edge_list_ch_7.read_data`
D0329 14:40:55.248 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_addr_din` is connected to async_mmap port `edge_list_ch_7.write_addr`
D0329 14:40:55.248 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_addr_din` is connected to async_mmap port `edge_list_ch_7.write_addr`
D0329 14:40:55.248 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_addr_full_n` is connected to async_mmap port `edge_list_ch_7.write_addr`
D0329 14:40:55.248 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_addr_full_n` is connected to async_mmap port `edge_list_ch_7.write_addr`
D0329 14:40:55.248 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_addr_write` is connected to async_mmap port `edge_list_ch_7.write_addr`
D0329 14:40:55.248 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_addr_write` is connected to async_mmap port `edge_list_ch_7.write_addr`
D0329 14:40:55.248 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_data_din` is connected to async_mmap port `edge_list_ch_7.write_data`
D0329 14:40:55.248 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_data_din` is connected to async_mmap port `edge_list_ch_7.write_data`
D0329 14:40:55.248 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_data_full_n` is connected to async_mmap port `edge_list_ch_7.write_data`
D0329 14:40:55.248 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_data_full_n` is connected to async_mmap port `edge_list_ch_7.write_data`
D0329 14:40:55.248 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_data_write` is connected to async_mmap port `edge_list_ch_7.write_data`
D0329 14:40:55.248 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_data_write` is connected to async_mmap port `edge_list_ch_7.write_data`
D0329 14:40:55.248 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_resp_s_dout` is connected to async_mmap port `edge_list_ch_7.write_resp`
D0329 14:40:55.248 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_resp_s_dout` is connected to async_mmap port `edge_list_ch_7.write_resp`
D0329 14:40:55.248 tapa.verilog.xilinx.async_mmap:81] `read_A_7.A_write_resp_peek_dout` is connected to async_mmap port `edge_list_ch_7.write_resp`
D0329 14:40:55.248 tapa.verilog.xilinx.async_mmap:81] `read_A_7.A_write_resp_peek_dout` is connected to async_mmap port `edge_list_ch_7.write_resp`
D0329 14:40:55.248 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ch_7.write_resp`
D0329 14:40:55.248 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ch_7.write_resp`
D0329 14:40:55.249 tapa.verilog.xilinx.async_mmap:81] `read_A_7.A_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ch_7.write_resp`
D0329 14:40:55.249 tapa.verilog.xilinx.async_mmap:81] `read_A_7.A_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ch_7.write_resp`
D0329 14:40:55.249 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_resp_s_read` is connected to async_mmap port `edge_list_ch_7.write_resp`
D0329 14:40:55.249 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_resp_s_read` is connected to async_mmap port `edge_list_ch_7.write_resp`
D0329 14:40:55.250 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_read_addr_din` is connected to async_mmap port `edge_list_ch_7.read_addr`
D0329 14:40:55.250 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_read_addr_din` is connected to async_mmap port `edge_list_ch_7.read_addr`
D0329 14:40:55.250 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_read_addr_full_n` is connected to async_mmap port `edge_list_ch_7.read_addr`
D0329 14:40:55.250 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_read_addr_full_n` is connected to async_mmap port `edge_list_ch_7.read_addr`
D0329 14:40:55.250 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_read_addr_write` is connected to async_mmap port `edge_list_ch_7.read_addr`
D0329 14:40:55.250 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_read_addr_write` is connected to async_mmap port `edge_list_ch_7.read_addr`
D0329 14:40:55.250 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_read_data_s_dout` is connected to async_mmap port `edge_list_ch_7.read_data`
D0329 14:40:55.250 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_read_data_s_dout` is connected to async_mmap port `edge_list_ch_7.read_data`
D0329 14:40:55.250 tapa.verilog.xilinx.async_mmap:81] `read_A_7.A_read_data_peek_dout` is connected to async_mmap port `edge_list_ch_7.read_data`
D0329 14:40:55.250 tapa.verilog.xilinx.async_mmap:81] `read_A_7.A_read_data_peek_dout` is connected to async_mmap port `edge_list_ch_7.read_data`
D0329 14:40:55.250 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_read_data_s_empty_n` is connected to async_mmap port `edge_list_ch_7.read_data`
D0329 14:40:55.250 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_read_data_s_empty_n` is connected to async_mmap port `edge_list_ch_7.read_data`
D0329 14:40:55.250 tapa.verilog.xilinx.async_mmap:81] `read_A_7.A_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ch_7.read_data`
D0329 14:40:55.250 tapa.verilog.xilinx.async_mmap:81] `read_A_7.A_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ch_7.read_data`
D0329 14:40:55.250 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_read_data_s_read` is connected to async_mmap port `edge_list_ch_7.read_data`
D0329 14:40:55.250 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_read_data_s_read` is connected to async_mmap port `edge_list_ch_7.read_data`
D0329 14:40:55.250 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_addr_din` is connected to async_mmap port `edge_list_ch_7.write_addr`
D0329 14:40:55.250 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_addr_din` is connected to async_mmap port `edge_list_ch_7.write_addr`
D0329 14:40:55.251 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_addr_full_n` is connected to async_mmap port `edge_list_ch_7.write_addr`
D0329 14:40:55.251 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_addr_full_n` is connected to async_mmap port `edge_list_ch_7.write_addr`
D0329 14:40:55.251 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_addr_write` is connected to async_mmap port `edge_list_ch_7.write_addr`
D0329 14:40:55.251 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_addr_write` is connected to async_mmap port `edge_list_ch_7.write_addr`
D0329 14:40:55.251 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_data_din` is connected to async_mmap port `edge_list_ch_7.write_data`
D0329 14:40:55.251 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_data_din` is connected to async_mmap port `edge_list_ch_7.write_data`
D0329 14:40:55.251 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_data_full_n` is connected to async_mmap port `edge_list_ch_7.write_data`
D0329 14:40:55.251 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_data_full_n` is connected to async_mmap port `edge_list_ch_7.write_data`
D0329 14:40:55.251 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_data_write` is connected to async_mmap port `edge_list_ch_7.write_data`
D0329 14:40:55.251 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_data_write` is connected to async_mmap port `edge_list_ch_7.write_data`
D0329 14:40:55.251 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_resp_s_dout` is connected to async_mmap port `edge_list_ch_7.write_resp`
D0329 14:40:55.251 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_resp_s_dout` is connected to async_mmap port `edge_list_ch_7.write_resp`
D0329 14:40:55.251 tapa.verilog.xilinx.async_mmap:81] `read_A_7.A_write_resp_peek_dout` is connected to async_mmap port `edge_list_ch_7.write_resp`
D0329 14:40:55.251 tapa.verilog.xilinx.async_mmap:81] `read_A_7.A_write_resp_peek_dout` is connected to async_mmap port `edge_list_ch_7.write_resp`
D0329 14:40:55.251 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ch_7.write_resp`
D0329 14:40:55.251 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ch_7.write_resp`
D0329 14:40:55.251 tapa.verilog.xilinx.async_mmap:81] `read_A_7.A_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ch_7.write_resp`
D0329 14:40:55.251 tapa.verilog.xilinx.async_mmap:81] `read_A_7.A_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ch_7.write_resp`
D0329 14:40:55.251 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_resp_s_read` is connected to async_mmap port `edge_list_ch_7.write_resp`
D0329 14:40:55.251 tapa.verilog.xilinx.async_mmap:71] `read_A_7.A_write_resp_s_read` is connected to async_mmap port `edge_list_ch_7.write_resp`
D0329 14:40:55.252 tapa.core:671]     pipelined signal: K => read_B_0___K
D0329 14:40:55.252 tapa.core:671]     pipelined signal: K => read_B_0___K
D0329 14:40:55.252 tapa.core:671]     pipelined signal: P_N => read_B_0___P_N
D0329 14:40:55.252 tapa.core:671]     pipelined signal: P_N => read_B_0___P_N
D0329 14:40:55.252 tapa.core:671]     pipelined signal: mat_B_ch_0 => read_B_0___mat_B_ch_0
D0329 14:40:55.252 tapa.core:671]     pipelined signal: mat_B_ch_0 => read_B_0___mat_B_ch_0
D0329 14:40:55.252 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_read_addr_din` is connected to async_mmap port `mat_B_ch_0.read_addr`
D0329 14:40:55.252 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_read_addr_din` is connected to async_mmap port `mat_B_ch_0.read_addr`
D0329 14:40:55.252 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_read_addr_full_n` is connected to async_mmap port `mat_B_ch_0.read_addr`
D0329 14:40:55.252 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_read_addr_full_n` is connected to async_mmap port `mat_B_ch_0.read_addr`
D0329 14:40:55.252 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_read_addr_write` is connected to async_mmap port `mat_B_ch_0.read_addr`
D0329 14:40:55.252 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_read_addr_write` is connected to async_mmap port `mat_B_ch_0.read_addr`
D0329 14:40:55.252 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_read_data_s_dout` is connected to async_mmap port `mat_B_ch_0.read_data`
D0329 14:40:55.252 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_read_data_s_dout` is connected to async_mmap port `mat_B_ch_0.read_data`
D0329 14:40:55.252 tapa.verilog.xilinx.async_mmap:81] `read_B_0.B_read_data_peek_dout` is connected to async_mmap port `mat_B_ch_0.read_data`
D0329 14:40:55.252 tapa.verilog.xilinx.async_mmap:81] `read_B_0.B_read_data_peek_dout` is connected to async_mmap port `mat_B_ch_0.read_data`
D0329 14:40:55.253 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_read_data_s_empty_n` is connected to async_mmap port `mat_B_ch_0.read_data`
D0329 14:40:55.253 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_read_data_s_empty_n` is connected to async_mmap port `mat_B_ch_0.read_data`
D0329 14:40:55.253 tapa.verilog.xilinx.async_mmap:81] `read_B_0.B_read_data_peek_empty_n` is connected to async_mmap port `mat_B_ch_0.read_data`
D0329 14:40:55.253 tapa.verilog.xilinx.async_mmap:81] `read_B_0.B_read_data_peek_empty_n` is connected to async_mmap port `mat_B_ch_0.read_data`
D0329 14:40:55.253 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_read_data_s_read` is connected to async_mmap port `mat_B_ch_0.read_data`
D0329 14:40:55.253 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_read_data_s_read` is connected to async_mmap port `mat_B_ch_0.read_data`
D0329 14:40:55.253 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_addr_din` is connected to async_mmap port `mat_B_ch_0.write_addr`
D0329 14:40:55.253 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_addr_din` is connected to async_mmap port `mat_B_ch_0.write_addr`
D0329 14:40:55.253 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_addr_full_n` is connected to async_mmap port `mat_B_ch_0.write_addr`
D0329 14:40:55.253 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_addr_full_n` is connected to async_mmap port `mat_B_ch_0.write_addr`
D0329 14:40:55.253 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_addr_write` is connected to async_mmap port `mat_B_ch_0.write_addr`
D0329 14:40:55.253 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_addr_write` is connected to async_mmap port `mat_B_ch_0.write_addr`
D0329 14:40:55.253 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_data_din` is connected to async_mmap port `mat_B_ch_0.write_data`
D0329 14:40:55.253 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_data_din` is connected to async_mmap port `mat_B_ch_0.write_data`
D0329 14:40:55.253 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_data_full_n` is connected to async_mmap port `mat_B_ch_0.write_data`
D0329 14:40:55.253 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_data_full_n` is connected to async_mmap port `mat_B_ch_0.write_data`
D0329 14:40:55.253 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_data_write` is connected to async_mmap port `mat_B_ch_0.write_data`
D0329 14:40:55.253 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_data_write` is connected to async_mmap port `mat_B_ch_0.write_data`
D0329 14:40:55.253 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_resp_s_dout` is connected to async_mmap port `mat_B_ch_0.write_resp`
D0329 14:40:55.253 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_resp_s_dout` is connected to async_mmap port `mat_B_ch_0.write_resp`
D0329 14:40:55.253 tapa.verilog.xilinx.async_mmap:81] `read_B_0.B_write_resp_peek_dout` is connected to async_mmap port `mat_B_ch_0.write_resp`
D0329 14:40:55.253 tapa.verilog.xilinx.async_mmap:81] `read_B_0.B_write_resp_peek_dout` is connected to async_mmap port `mat_B_ch_0.write_resp`
D0329 14:40:55.253 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_resp_s_empty_n` is connected to async_mmap port `mat_B_ch_0.write_resp`
D0329 14:40:55.253 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_resp_s_empty_n` is connected to async_mmap port `mat_B_ch_0.write_resp`
D0329 14:40:55.253 tapa.verilog.xilinx.async_mmap:81] `read_B_0.B_write_resp_peek_empty_n` is connected to async_mmap port `mat_B_ch_0.write_resp`
D0329 14:40:55.253 tapa.verilog.xilinx.async_mmap:81] `read_B_0.B_write_resp_peek_empty_n` is connected to async_mmap port `mat_B_ch_0.write_resp`
D0329 14:40:55.254 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_resp_s_read` is connected to async_mmap port `mat_B_ch_0.write_resp`
D0329 14:40:55.254 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_resp_s_read` is connected to async_mmap port `mat_B_ch_0.write_resp`
D0329 14:40:55.255 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_read_addr_din` is connected to async_mmap port `mat_B_ch_0.read_addr`
D0329 14:40:55.255 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_read_addr_din` is connected to async_mmap port `mat_B_ch_0.read_addr`
D0329 14:40:55.255 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_read_addr_full_n` is connected to async_mmap port `mat_B_ch_0.read_addr`
D0329 14:40:55.255 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_read_addr_full_n` is connected to async_mmap port `mat_B_ch_0.read_addr`
D0329 14:40:55.255 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_read_addr_write` is connected to async_mmap port `mat_B_ch_0.read_addr`
D0329 14:40:55.255 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_read_addr_write` is connected to async_mmap port `mat_B_ch_0.read_addr`
D0329 14:40:55.255 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_read_data_s_dout` is connected to async_mmap port `mat_B_ch_0.read_data`
D0329 14:40:55.255 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_read_data_s_dout` is connected to async_mmap port `mat_B_ch_0.read_data`
D0329 14:40:55.255 tapa.verilog.xilinx.async_mmap:81] `read_B_0.B_read_data_peek_dout` is connected to async_mmap port `mat_B_ch_0.read_data`
D0329 14:40:55.255 tapa.verilog.xilinx.async_mmap:81] `read_B_0.B_read_data_peek_dout` is connected to async_mmap port `mat_B_ch_0.read_data`
D0329 14:40:55.255 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_read_data_s_empty_n` is connected to async_mmap port `mat_B_ch_0.read_data`
D0329 14:40:55.255 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_read_data_s_empty_n` is connected to async_mmap port `mat_B_ch_0.read_data`
D0329 14:40:55.255 tapa.verilog.xilinx.async_mmap:81] `read_B_0.B_read_data_peek_empty_n` is connected to async_mmap port `mat_B_ch_0.read_data`
D0329 14:40:55.255 tapa.verilog.xilinx.async_mmap:81] `read_B_0.B_read_data_peek_empty_n` is connected to async_mmap port `mat_B_ch_0.read_data`
D0329 14:40:55.255 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_read_data_s_read` is connected to async_mmap port `mat_B_ch_0.read_data`
D0329 14:40:55.255 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_read_data_s_read` is connected to async_mmap port `mat_B_ch_0.read_data`
D0329 14:40:55.255 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_addr_din` is connected to async_mmap port `mat_B_ch_0.write_addr`
D0329 14:40:55.255 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_addr_din` is connected to async_mmap port `mat_B_ch_0.write_addr`
D0329 14:40:55.255 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_addr_full_n` is connected to async_mmap port `mat_B_ch_0.write_addr`
D0329 14:40:55.255 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_addr_full_n` is connected to async_mmap port `mat_B_ch_0.write_addr`
D0329 14:40:55.255 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_addr_write` is connected to async_mmap port `mat_B_ch_0.write_addr`
D0329 14:40:55.255 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_addr_write` is connected to async_mmap port `mat_B_ch_0.write_addr`
D0329 14:40:55.256 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_data_din` is connected to async_mmap port `mat_B_ch_0.write_data`
D0329 14:40:55.256 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_data_din` is connected to async_mmap port `mat_B_ch_0.write_data`
D0329 14:40:55.256 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_data_full_n` is connected to async_mmap port `mat_B_ch_0.write_data`
D0329 14:40:55.256 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_data_full_n` is connected to async_mmap port `mat_B_ch_0.write_data`
D0329 14:40:55.256 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_data_write` is connected to async_mmap port `mat_B_ch_0.write_data`
D0329 14:40:55.256 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_data_write` is connected to async_mmap port `mat_B_ch_0.write_data`
D0329 14:40:55.256 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_resp_s_dout` is connected to async_mmap port `mat_B_ch_0.write_resp`
D0329 14:40:55.256 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_resp_s_dout` is connected to async_mmap port `mat_B_ch_0.write_resp`
D0329 14:40:55.256 tapa.verilog.xilinx.async_mmap:81] `read_B_0.B_write_resp_peek_dout` is connected to async_mmap port `mat_B_ch_0.write_resp`
D0329 14:40:55.256 tapa.verilog.xilinx.async_mmap:81] `read_B_0.B_write_resp_peek_dout` is connected to async_mmap port `mat_B_ch_0.write_resp`
D0329 14:40:55.256 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_resp_s_empty_n` is connected to async_mmap port `mat_B_ch_0.write_resp`
D0329 14:40:55.256 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_resp_s_empty_n` is connected to async_mmap port `mat_B_ch_0.write_resp`
D0329 14:40:55.256 tapa.verilog.xilinx.async_mmap:81] `read_B_0.B_write_resp_peek_empty_n` is connected to async_mmap port `mat_B_ch_0.write_resp`
D0329 14:40:55.256 tapa.verilog.xilinx.async_mmap:81] `read_B_0.B_write_resp_peek_empty_n` is connected to async_mmap port `mat_B_ch_0.write_resp`
D0329 14:40:55.256 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_resp_s_read` is connected to async_mmap port `mat_B_ch_0.write_resp`
D0329 14:40:55.256 tapa.verilog.xilinx.async_mmap:71] `read_B_0.B_write_resp_s_read` is connected to async_mmap port `mat_B_ch_0.write_resp`
D0329 14:40:55.256 tapa.core:671]     pipelined signal: K => read_B_1___K
D0329 14:40:55.256 tapa.core:671]     pipelined signal: K => read_B_1___K
D0329 14:40:55.257 tapa.core:671]     pipelined signal: P_N => read_B_1___P_N
D0329 14:40:55.257 tapa.core:671]     pipelined signal: P_N => read_B_1___P_N
D0329 14:40:55.257 tapa.core:671]     pipelined signal: mat_B_ch_1 => read_B_1___mat_B_ch_1
D0329 14:40:55.257 tapa.core:671]     pipelined signal: mat_B_ch_1 => read_B_1___mat_B_ch_1
D0329 14:40:55.257 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_read_addr_din` is connected to async_mmap port `mat_B_ch_1.read_addr`
D0329 14:40:55.257 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_read_addr_din` is connected to async_mmap port `mat_B_ch_1.read_addr`
D0329 14:40:55.257 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_read_addr_full_n` is connected to async_mmap port `mat_B_ch_1.read_addr`
D0329 14:40:55.257 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_read_addr_full_n` is connected to async_mmap port `mat_B_ch_1.read_addr`
D0329 14:40:55.257 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_read_addr_write` is connected to async_mmap port `mat_B_ch_1.read_addr`
D0329 14:40:55.257 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_read_addr_write` is connected to async_mmap port `mat_B_ch_1.read_addr`
D0329 14:40:55.257 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_read_data_s_dout` is connected to async_mmap port `mat_B_ch_1.read_data`
D0329 14:40:55.257 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_read_data_s_dout` is connected to async_mmap port `mat_B_ch_1.read_data`
D0329 14:40:55.257 tapa.verilog.xilinx.async_mmap:81] `read_B_1.B_read_data_peek_dout` is connected to async_mmap port `mat_B_ch_1.read_data`
D0329 14:40:55.257 tapa.verilog.xilinx.async_mmap:81] `read_B_1.B_read_data_peek_dout` is connected to async_mmap port `mat_B_ch_1.read_data`
D0329 14:40:55.257 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_read_data_s_empty_n` is connected to async_mmap port `mat_B_ch_1.read_data`
D0329 14:40:55.257 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_read_data_s_empty_n` is connected to async_mmap port `mat_B_ch_1.read_data`
D0329 14:40:55.257 tapa.verilog.xilinx.async_mmap:81] `read_B_1.B_read_data_peek_empty_n` is connected to async_mmap port `mat_B_ch_1.read_data`
D0329 14:40:55.257 tapa.verilog.xilinx.async_mmap:81] `read_B_1.B_read_data_peek_empty_n` is connected to async_mmap port `mat_B_ch_1.read_data`
D0329 14:40:55.257 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_read_data_s_read` is connected to async_mmap port `mat_B_ch_1.read_data`
D0329 14:40:55.257 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_read_data_s_read` is connected to async_mmap port `mat_B_ch_1.read_data`
D0329 14:40:55.258 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_addr_din` is connected to async_mmap port `mat_B_ch_1.write_addr`
D0329 14:40:55.258 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_addr_din` is connected to async_mmap port `mat_B_ch_1.write_addr`
D0329 14:40:55.258 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_addr_full_n` is connected to async_mmap port `mat_B_ch_1.write_addr`
D0329 14:40:55.258 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_addr_full_n` is connected to async_mmap port `mat_B_ch_1.write_addr`
D0329 14:40:55.258 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_addr_write` is connected to async_mmap port `mat_B_ch_1.write_addr`
D0329 14:40:55.258 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_addr_write` is connected to async_mmap port `mat_B_ch_1.write_addr`
D0329 14:40:55.258 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_data_din` is connected to async_mmap port `mat_B_ch_1.write_data`
D0329 14:40:55.258 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_data_din` is connected to async_mmap port `mat_B_ch_1.write_data`
D0329 14:40:55.258 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_data_full_n` is connected to async_mmap port `mat_B_ch_1.write_data`
D0329 14:40:55.258 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_data_full_n` is connected to async_mmap port `mat_B_ch_1.write_data`
D0329 14:40:55.258 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_data_write` is connected to async_mmap port `mat_B_ch_1.write_data`
D0329 14:40:55.258 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_data_write` is connected to async_mmap port `mat_B_ch_1.write_data`
D0329 14:40:55.258 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_resp_s_dout` is connected to async_mmap port `mat_B_ch_1.write_resp`
D0329 14:40:55.258 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_resp_s_dout` is connected to async_mmap port `mat_B_ch_1.write_resp`
D0329 14:40:55.258 tapa.verilog.xilinx.async_mmap:81] `read_B_1.B_write_resp_peek_dout` is connected to async_mmap port `mat_B_ch_1.write_resp`
D0329 14:40:55.258 tapa.verilog.xilinx.async_mmap:81] `read_B_1.B_write_resp_peek_dout` is connected to async_mmap port `mat_B_ch_1.write_resp`
D0329 14:40:55.258 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_resp_s_empty_n` is connected to async_mmap port `mat_B_ch_1.write_resp`
D0329 14:40:55.258 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_resp_s_empty_n` is connected to async_mmap port `mat_B_ch_1.write_resp`
D0329 14:40:55.258 tapa.verilog.xilinx.async_mmap:81] `read_B_1.B_write_resp_peek_empty_n` is connected to async_mmap port `mat_B_ch_1.write_resp`
D0329 14:40:55.258 tapa.verilog.xilinx.async_mmap:81] `read_B_1.B_write_resp_peek_empty_n` is connected to async_mmap port `mat_B_ch_1.write_resp`
D0329 14:40:55.258 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_resp_s_read` is connected to async_mmap port `mat_B_ch_1.write_resp`
D0329 14:40:55.258 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_resp_s_read` is connected to async_mmap port `mat_B_ch_1.write_resp`
D0329 14:40:55.259 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_read_addr_din` is connected to async_mmap port `mat_B_ch_1.read_addr`
D0329 14:40:55.259 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_read_addr_din` is connected to async_mmap port `mat_B_ch_1.read_addr`
D0329 14:40:55.260 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_read_addr_full_n` is connected to async_mmap port `mat_B_ch_1.read_addr`
D0329 14:40:55.260 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_read_addr_full_n` is connected to async_mmap port `mat_B_ch_1.read_addr`
D0329 14:40:55.260 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_read_addr_write` is connected to async_mmap port `mat_B_ch_1.read_addr`
D0329 14:40:55.260 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_read_addr_write` is connected to async_mmap port `mat_B_ch_1.read_addr`
D0329 14:40:55.260 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_read_data_s_dout` is connected to async_mmap port `mat_B_ch_1.read_data`
D0329 14:40:55.260 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_read_data_s_dout` is connected to async_mmap port `mat_B_ch_1.read_data`
D0329 14:40:55.260 tapa.verilog.xilinx.async_mmap:81] `read_B_1.B_read_data_peek_dout` is connected to async_mmap port `mat_B_ch_1.read_data`
D0329 14:40:55.260 tapa.verilog.xilinx.async_mmap:81] `read_B_1.B_read_data_peek_dout` is connected to async_mmap port `mat_B_ch_1.read_data`
D0329 14:40:55.260 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_read_data_s_empty_n` is connected to async_mmap port `mat_B_ch_1.read_data`
D0329 14:40:55.260 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_read_data_s_empty_n` is connected to async_mmap port `mat_B_ch_1.read_data`
D0329 14:40:55.260 tapa.verilog.xilinx.async_mmap:81] `read_B_1.B_read_data_peek_empty_n` is connected to async_mmap port `mat_B_ch_1.read_data`
D0329 14:40:55.260 tapa.verilog.xilinx.async_mmap:81] `read_B_1.B_read_data_peek_empty_n` is connected to async_mmap port `mat_B_ch_1.read_data`
D0329 14:40:55.260 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_read_data_s_read` is connected to async_mmap port `mat_B_ch_1.read_data`
D0329 14:40:55.260 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_read_data_s_read` is connected to async_mmap port `mat_B_ch_1.read_data`
D0329 14:40:55.260 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_addr_din` is connected to async_mmap port `mat_B_ch_1.write_addr`
D0329 14:40:55.260 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_addr_din` is connected to async_mmap port `mat_B_ch_1.write_addr`
D0329 14:40:55.260 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_addr_full_n` is connected to async_mmap port `mat_B_ch_1.write_addr`
D0329 14:40:55.260 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_addr_full_n` is connected to async_mmap port `mat_B_ch_1.write_addr`
D0329 14:40:55.260 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_addr_write` is connected to async_mmap port `mat_B_ch_1.write_addr`
D0329 14:40:55.260 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_addr_write` is connected to async_mmap port `mat_B_ch_1.write_addr`
D0329 14:40:55.260 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_data_din` is connected to async_mmap port `mat_B_ch_1.write_data`
D0329 14:40:55.260 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_data_din` is connected to async_mmap port `mat_B_ch_1.write_data`
D0329 14:40:55.260 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_data_full_n` is connected to async_mmap port `mat_B_ch_1.write_data`
D0329 14:40:55.260 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_data_full_n` is connected to async_mmap port `mat_B_ch_1.write_data`
D0329 14:40:55.261 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_data_write` is connected to async_mmap port `mat_B_ch_1.write_data`
D0329 14:40:55.261 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_data_write` is connected to async_mmap port `mat_B_ch_1.write_data`
D0329 14:40:55.261 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_resp_s_dout` is connected to async_mmap port `mat_B_ch_1.write_resp`
D0329 14:40:55.261 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_resp_s_dout` is connected to async_mmap port `mat_B_ch_1.write_resp`
D0329 14:40:55.261 tapa.verilog.xilinx.async_mmap:81] `read_B_1.B_write_resp_peek_dout` is connected to async_mmap port `mat_B_ch_1.write_resp`
D0329 14:40:55.261 tapa.verilog.xilinx.async_mmap:81] `read_B_1.B_write_resp_peek_dout` is connected to async_mmap port `mat_B_ch_1.write_resp`
D0329 14:40:55.261 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_resp_s_empty_n` is connected to async_mmap port `mat_B_ch_1.write_resp`
D0329 14:40:55.261 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_resp_s_empty_n` is connected to async_mmap port `mat_B_ch_1.write_resp`
D0329 14:40:55.261 tapa.verilog.xilinx.async_mmap:81] `read_B_1.B_write_resp_peek_empty_n` is connected to async_mmap port `mat_B_ch_1.write_resp`
D0329 14:40:55.261 tapa.verilog.xilinx.async_mmap:81] `read_B_1.B_write_resp_peek_empty_n` is connected to async_mmap port `mat_B_ch_1.write_resp`
D0329 14:40:55.261 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_resp_s_read` is connected to async_mmap port `mat_B_ch_1.write_resp`
D0329 14:40:55.261 tapa.verilog.xilinx.async_mmap:71] `read_B_1.B_write_resp_s_read` is connected to async_mmap port `mat_B_ch_1.write_resp`
D0329 14:40:55.261 tapa.core:671]     pipelined signal: K => read_B_2___K
D0329 14:40:55.261 tapa.core:671]     pipelined signal: K => read_B_2___K
D0329 14:40:55.261 tapa.core:671]     pipelined signal: P_N => read_B_2___P_N
D0329 14:40:55.261 tapa.core:671]     pipelined signal: P_N => read_B_2___P_N
D0329 14:40:55.262 tapa.core:671]     pipelined signal: mat_B_ch_2 => read_B_2___mat_B_ch_2
D0329 14:40:55.262 tapa.core:671]     pipelined signal: mat_B_ch_2 => read_B_2___mat_B_ch_2
D0329 14:40:55.262 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_read_addr_din` is connected to async_mmap port `mat_B_ch_2.read_addr`
D0329 14:40:55.262 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_read_addr_din` is connected to async_mmap port `mat_B_ch_2.read_addr`
D0329 14:40:55.262 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_read_addr_full_n` is connected to async_mmap port `mat_B_ch_2.read_addr`
D0329 14:40:55.262 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_read_addr_full_n` is connected to async_mmap port `mat_B_ch_2.read_addr`
D0329 14:40:55.262 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_read_addr_write` is connected to async_mmap port `mat_B_ch_2.read_addr`
D0329 14:40:55.262 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_read_addr_write` is connected to async_mmap port `mat_B_ch_2.read_addr`
D0329 14:40:55.262 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_read_data_s_dout` is connected to async_mmap port `mat_B_ch_2.read_data`
D0329 14:40:55.262 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_read_data_s_dout` is connected to async_mmap port `mat_B_ch_2.read_data`
D0329 14:40:55.262 tapa.verilog.xilinx.async_mmap:81] `read_B_2.B_read_data_peek_dout` is connected to async_mmap port `mat_B_ch_2.read_data`
D0329 14:40:55.262 tapa.verilog.xilinx.async_mmap:81] `read_B_2.B_read_data_peek_dout` is connected to async_mmap port `mat_B_ch_2.read_data`
D0329 14:40:55.262 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_read_data_s_empty_n` is connected to async_mmap port `mat_B_ch_2.read_data`
D0329 14:40:55.262 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_read_data_s_empty_n` is connected to async_mmap port `mat_B_ch_2.read_data`
D0329 14:40:55.262 tapa.verilog.xilinx.async_mmap:81] `read_B_2.B_read_data_peek_empty_n` is connected to async_mmap port `mat_B_ch_2.read_data`
D0329 14:40:55.262 tapa.verilog.xilinx.async_mmap:81] `read_B_2.B_read_data_peek_empty_n` is connected to async_mmap port `mat_B_ch_2.read_data`
D0329 14:40:55.262 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_read_data_s_read` is connected to async_mmap port `mat_B_ch_2.read_data`
D0329 14:40:55.262 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_read_data_s_read` is connected to async_mmap port `mat_B_ch_2.read_data`
D0329 14:40:55.262 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_addr_din` is connected to async_mmap port `mat_B_ch_2.write_addr`
D0329 14:40:55.262 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_addr_din` is connected to async_mmap port `mat_B_ch_2.write_addr`
D0329 14:40:55.262 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_addr_full_n` is connected to async_mmap port `mat_B_ch_2.write_addr`
D0329 14:40:55.262 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_addr_full_n` is connected to async_mmap port `mat_B_ch_2.write_addr`
D0329 14:40:55.262 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_addr_write` is connected to async_mmap port `mat_B_ch_2.write_addr`
D0329 14:40:55.262 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_addr_write` is connected to async_mmap port `mat_B_ch_2.write_addr`
D0329 14:40:55.263 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_data_din` is connected to async_mmap port `mat_B_ch_2.write_data`
D0329 14:40:55.263 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_data_din` is connected to async_mmap port `mat_B_ch_2.write_data`
D0329 14:40:55.263 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_data_full_n` is connected to async_mmap port `mat_B_ch_2.write_data`
D0329 14:40:55.263 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_data_full_n` is connected to async_mmap port `mat_B_ch_2.write_data`
D0329 14:40:55.263 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_data_write` is connected to async_mmap port `mat_B_ch_2.write_data`
D0329 14:40:55.263 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_data_write` is connected to async_mmap port `mat_B_ch_2.write_data`
D0329 14:40:55.263 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_resp_s_dout` is connected to async_mmap port `mat_B_ch_2.write_resp`
D0329 14:40:55.263 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_resp_s_dout` is connected to async_mmap port `mat_B_ch_2.write_resp`
D0329 14:40:55.263 tapa.verilog.xilinx.async_mmap:81] `read_B_2.B_write_resp_peek_dout` is connected to async_mmap port `mat_B_ch_2.write_resp`
D0329 14:40:55.263 tapa.verilog.xilinx.async_mmap:81] `read_B_2.B_write_resp_peek_dout` is connected to async_mmap port `mat_B_ch_2.write_resp`
D0329 14:40:55.263 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_resp_s_empty_n` is connected to async_mmap port `mat_B_ch_2.write_resp`
D0329 14:40:55.263 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_resp_s_empty_n` is connected to async_mmap port `mat_B_ch_2.write_resp`
D0329 14:40:55.263 tapa.verilog.xilinx.async_mmap:81] `read_B_2.B_write_resp_peek_empty_n` is connected to async_mmap port `mat_B_ch_2.write_resp`
D0329 14:40:55.263 tapa.verilog.xilinx.async_mmap:81] `read_B_2.B_write_resp_peek_empty_n` is connected to async_mmap port `mat_B_ch_2.write_resp`
D0329 14:40:55.263 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_resp_s_read` is connected to async_mmap port `mat_B_ch_2.write_resp`
D0329 14:40:55.263 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_resp_s_read` is connected to async_mmap port `mat_B_ch_2.write_resp`
D0329 14:40:55.264 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_read_addr_din` is connected to async_mmap port `mat_B_ch_2.read_addr`
D0329 14:40:55.264 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_read_addr_din` is connected to async_mmap port `mat_B_ch_2.read_addr`
D0329 14:40:55.264 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_read_addr_full_n` is connected to async_mmap port `mat_B_ch_2.read_addr`
D0329 14:40:55.264 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_read_addr_full_n` is connected to async_mmap port `mat_B_ch_2.read_addr`
D0329 14:40:55.264 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_read_addr_write` is connected to async_mmap port `mat_B_ch_2.read_addr`
D0329 14:40:55.264 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_read_addr_write` is connected to async_mmap port `mat_B_ch_2.read_addr`
D0329 14:40:55.265 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_read_data_s_dout` is connected to async_mmap port `mat_B_ch_2.read_data`
D0329 14:40:55.265 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_read_data_s_dout` is connected to async_mmap port `mat_B_ch_2.read_data`
D0329 14:40:55.265 tapa.verilog.xilinx.async_mmap:81] `read_B_2.B_read_data_peek_dout` is connected to async_mmap port `mat_B_ch_2.read_data`
D0329 14:40:55.265 tapa.verilog.xilinx.async_mmap:81] `read_B_2.B_read_data_peek_dout` is connected to async_mmap port `mat_B_ch_2.read_data`
D0329 14:40:55.265 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_read_data_s_empty_n` is connected to async_mmap port `mat_B_ch_2.read_data`
D0329 14:40:55.265 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_read_data_s_empty_n` is connected to async_mmap port `mat_B_ch_2.read_data`
D0329 14:40:55.265 tapa.verilog.xilinx.async_mmap:81] `read_B_2.B_read_data_peek_empty_n` is connected to async_mmap port `mat_B_ch_2.read_data`
D0329 14:40:55.265 tapa.verilog.xilinx.async_mmap:81] `read_B_2.B_read_data_peek_empty_n` is connected to async_mmap port `mat_B_ch_2.read_data`
D0329 14:40:55.265 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_read_data_s_read` is connected to async_mmap port `mat_B_ch_2.read_data`
D0329 14:40:55.265 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_read_data_s_read` is connected to async_mmap port `mat_B_ch_2.read_data`
D0329 14:40:55.265 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_addr_din` is connected to async_mmap port `mat_B_ch_2.write_addr`
D0329 14:40:55.265 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_addr_din` is connected to async_mmap port `mat_B_ch_2.write_addr`
D0329 14:40:55.265 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_addr_full_n` is connected to async_mmap port `mat_B_ch_2.write_addr`
D0329 14:40:55.265 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_addr_full_n` is connected to async_mmap port `mat_B_ch_2.write_addr`
D0329 14:40:55.265 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_addr_write` is connected to async_mmap port `mat_B_ch_2.write_addr`
D0329 14:40:55.265 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_addr_write` is connected to async_mmap port `mat_B_ch_2.write_addr`
D0329 14:40:55.265 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_data_din` is connected to async_mmap port `mat_B_ch_2.write_data`
D0329 14:40:55.265 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_data_din` is connected to async_mmap port `mat_B_ch_2.write_data`
D0329 14:40:55.265 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_data_full_n` is connected to async_mmap port `mat_B_ch_2.write_data`
D0329 14:40:55.265 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_data_full_n` is connected to async_mmap port `mat_B_ch_2.write_data`
D0329 14:40:55.265 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_data_write` is connected to async_mmap port `mat_B_ch_2.write_data`
D0329 14:40:55.265 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_data_write` is connected to async_mmap port `mat_B_ch_2.write_data`
D0329 14:40:55.265 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_resp_s_dout` is connected to async_mmap port `mat_B_ch_2.write_resp`
D0329 14:40:55.265 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_resp_s_dout` is connected to async_mmap port `mat_B_ch_2.write_resp`
D0329 14:40:55.266 tapa.verilog.xilinx.async_mmap:81] `read_B_2.B_write_resp_peek_dout` is connected to async_mmap port `mat_B_ch_2.write_resp`
D0329 14:40:55.266 tapa.verilog.xilinx.async_mmap:81] `read_B_2.B_write_resp_peek_dout` is connected to async_mmap port `mat_B_ch_2.write_resp`
D0329 14:40:55.266 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_resp_s_empty_n` is connected to async_mmap port `mat_B_ch_2.write_resp`
D0329 14:40:55.266 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_resp_s_empty_n` is connected to async_mmap port `mat_B_ch_2.write_resp`
D0329 14:40:55.266 tapa.verilog.xilinx.async_mmap:81] `read_B_2.B_write_resp_peek_empty_n` is connected to async_mmap port `mat_B_ch_2.write_resp`
D0329 14:40:55.266 tapa.verilog.xilinx.async_mmap:81] `read_B_2.B_write_resp_peek_empty_n` is connected to async_mmap port `mat_B_ch_2.write_resp`
D0329 14:40:55.266 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_resp_s_read` is connected to async_mmap port `mat_B_ch_2.write_resp`
D0329 14:40:55.266 tapa.verilog.xilinx.async_mmap:71] `read_B_2.B_write_resp_s_read` is connected to async_mmap port `mat_B_ch_2.write_resp`
D0329 14:40:55.266 tapa.core:671]     pipelined signal: K => read_B_3___K
D0329 14:40:55.266 tapa.core:671]     pipelined signal: K => read_B_3___K
D0329 14:40:55.266 tapa.core:671]     pipelined signal: P_N => read_B_3___P_N
D0329 14:40:55.266 tapa.core:671]     pipelined signal: P_N => read_B_3___P_N
D0329 14:40:55.266 tapa.core:671]     pipelined signal: mat_B_ch_3 => read_B_3___mat_B_ch_3
D0329 14:40:55.266 tapa.core:671]     pipelined signal: mat_B_ch_3 => read_B_3___mat_B_ch_3
D0329 14:40:55.266 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_read_addr_din` is connected to async_mmap port `mat_B_ch_3.read_addr`
D0329 14:40:55.266 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_read_addr_din` is connected to async_mmap port `mat_B_ch_3.read_addr`
D0329 14:40:55.267 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_read_addr_full_n` is connected to async_mmap port `mat_B_ch_3.read_addr`
D0329 14:40:55.267 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_read_addr_full_n` is connected to async_mmap port `mat_B_ch_3.read_addr`
D0329 14:40:55.267 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_read_addr_write` is connected to async_mmap port `mat_B_ch_3.read_addr`
D0329 14:40:55.267 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_read_addr_write` is connected to async_mmap port `mat_B_ch_3.read_addr`
D0329 14:40:55.267 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_read_data_s_dout` is connected to async_mmap port `mat_B_ch_3.read_data`
D0329 14:40:55.267 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_read_data_s_dout` is connected to async_mmap port `mat_B_ch_3.read_data`
D0329 14:40:55.267 tapa.verilog.xilinx.async_mmap:81] `read_B_3.B_read_data_peek_dout` is connected to async_mmap port `mat_B_ch_3.read_data`
D0329 14:40:55.267 tapa.verilog.xilinx.async_mmap:81] `read_B_3.B_read_data_peek_dout` is connected to async_mmap port `mat_B_ch_3.read_data`
D0329 14:40:55.267 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_read_data_s_empty_n` is connected to async_mmap port `mat_B_ch_3.read_data`
D0329 14:40:55.267 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_read_data_s_empty_n` is connected to async_mmap port `mat_B_ch_3.read_data`
D0329 14:40:55.267 tapa.verilog.xilinx.async_mmap:81] `read_B_3.B_read_data_peek_empty_n` is connected to async_mmap port `mat_B_ch_3.read_data`
D0329 14:40:55.267 tapa.verilog.xilinx.async_mmap:81] `read_B_3.B_read_data_peek_empty_n` is connected to async_mmap port `mat_B_ch_3.read_data`
D0329 14:40:55.267 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_read_data_s_read` is connected to async_mmap port `mat_B_ch_3.read_data`
D0329 14:40:55.267 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_read_data_s_read` is connected to async_mmap port `mat_B_ch_3.read_data`
D0329 14:40:55.267 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_addr_din` is connected to async_mmap port `mat_B_ch_3.write_addr`
D0329 14:40:55.267 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_addr_din` is connected to async_mmap port `mat_B_ch_3.write_addr`
D0329 14:40:55.267 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_addr_full_n` is connected to async_mmap port `mat_B_ch_3.write_addr`
D0329 14:40:55.267 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_addr_full_n` is connected to async_mmap port `mat_B_ch_3.write_addr`
D0329 14:40:55.267 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_addr_write` is connected to async_mmap port `mat_B_ch_3.write_addr`
D0329 14:40:55.267 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_addr_write` is connected to async_mmap port `mat_B_ch_3.write_addr`
D0329 14:40:55.267 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_data_din` is connected to async_mmap port `mat_B_ch_3.write_data`
D0329 14:40:55.267 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_data_din` is connected to async_mmap port `mat_B_ch_3.write_data`
D0329 14:40:55.267 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_data_full_n` is connected to async_mmap port `mat_B_ch_3.write_data`
D0329 14:40:55.267 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_data_full_n` is connected to async_mmap port `mat_B_ch_3.write_data`
D0329 14:40:55.268 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_data_write` is connected to async_mmap port `mat_B_ch_3.write_data`
D0329 14:40:55.268 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_data_write` is connected to async_mmap port `mat_B_ch_3.write_data`
D0329 14:40:55.268 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_resp_s_dout` is connected to async_mmap port `mat_B_ch_3.write_resp`
D0329 14:40:55.268 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_resp_s_dout` is connected to async_mmap port `mat_B_ch_3.write_resp`
D0329 14:40:55.268 tapa.verilog.xilinx.async_mmap:81] `read_B_3.B_write_resp_peek_dout` is connected to async_mmap port `mat_B_ch_3.write_resp`
D0329 14:40:55.268 tapa.verilog.xilinx.async_mmap:81] `read_B_3.B_write_resp_peek_dout` is connected to async_mmap port `mat_B_ch_3.write_resp`
D0329 14:40:55.268 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_resp_s_empty_n` is connected to async_mmap port `mat_B_ch_3.write_resp`
D0329 14:40:55.268 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_resp_s_empty_n` is connected to async_mmap port `mat_B_ch_3.write_resp`
D0329 14:40:55.268 tapa.verilog.xilinx.async_mmap:81] `read_B_3.B_write_resp_peek_empty_n` is connected to async_mmap port `mat_B_ch_3.write_resp`
D0329 14:40:55.268 tapa.verilog.xilinx.async_mmap:81] `read_B_3.B_write_resp_peek_empty_n` is connected to async_mmap port `mat_B_ch_3.write_resp`
D0329 14:40:55.268 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_resp_s_read` is connected to async_mmap port `mat_B_ch_3.write_resp`
D0329 14:40:55.268 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_resp_s_read` is connected to async_mmap port `mat_B_ch_3.write_resp`
D0329 14:40:55.269 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_read_addr_din` is connected to async_mmap port `mat_B_ch_3.read_addr`
D0329 14:40:55.269 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_read_addr_din` is connected to async_mmap port `mat_B_ch_3.read_addr`
D0329 14:40:55.269 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_read_addr_full_n` is connected to async_mmap port `mat_B_ch_3.read_addr`
D0329 14:40:55.269 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_read_addr_full_n` is connected to async_mmap port `mat_B_ch_3.read_addr`
D0329 14:40:55.269 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_read_addr_write` is connected to async_mmap port `mat_B_ch_3.read_addr`
D0329 14:40:55.269 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_read_addr_write` is connected to async_mmap port `mat_B_ch_3.read_addr`
D0329 14:40:55.269 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_read_data_s_dout` is connected to async_mmap port `mat_B_ch_3.read_data`
D0329 14:40:55.269 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_read_data_s_dout` is connected to async_mmap port `mat_B_ch_3.read_data`
D0329 14:40:55.269 tapa.verilog.xilinx.async_mmap:81] `read_B_3.B_read_data_peek_dout` is connected to async_mmap port `mat_B_ch_3.read_data`
D0329 14:40:55.269 tapa.verilog.xilinx.async_mmap:81] `read_B_3.B_read_data_peek_dout` is connected to async_mmap port `mat_B_ch_3.read_data`
D0329 14:40:55.269 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_read_data_s_empty_n` is connected to async_mmap port `mat_B_ch_3.read_data`
D0329 14:40:55.269 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_read_data_s_empty_n` is connected to async_mmap port `mat_B_ch_3.read_data`
D0329 14:40:55.270 tapa.verilog.xilinx.async_mmap:81] `read_B_3.B_read_data_peek_empty_n` is connected to async_mmap port `mat_B_ch_3.read_data`
D0329 14:40:55.270 tapa.verilog.xilinx.async_mmap:81] `read_B_3.B_read_data_peek_empty_n` is connected to async_mmap port `mat_B_ch_3.read_data`
D0329 14:40:55.270 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_read_data_s_read` is connected to async_mmap port `mat_B_ch_3.read_data`
D0329 14:40:55.270 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_read_data_s_read` is connected to async_mmap port `mat_B_ch_3.read_data`
D0329 14:40:55.270 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_addr_din` is connected to async_mmap port `mat_B_ch_3.write_addr`
D0329 14:40:55.270 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_addr_din` is connected to async_mmap port `mat_B_ch_3.write_addr`
D0329 14:40:55.270 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_addr_full_n` is connected to async_mmap port `mat_B_ch_3.write_addr`
D0329 14:40:55.270 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_addr_full_n` is connected to async_mmap port `mat_B_ch_3.write_addr`
D0329 14:40:55.270 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_addr_write` is connected to async_mmap port `mat_B_ch_3.write_addr`
D0329 14:40:55.270 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_addr_write` is connected to async_mmap port `mat_B_ch_3.write_addr`
D0329 14:40:55.270 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_data_din` is connected to async_mmap port `mat_B_ch_3.write_data`
D0329 14:40:55.270 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_data_din` is connected to async_mmap port `mat_B_ch_3.write_data`
D0329 14:40:55.271 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_data_full_n` is connected to async_mmap port `mat_B_ch_3.write_data`
D0329 14:40:55.271 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_data_full_n` is connected to async_mmap port `mat_B_ch_3.write_data`
D0329 14:40:55.271 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_data_write` is connected to async_mmap port `mat_B_ch_3.write_data`
D0329 14:40:55.271 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_data_write` is connected to async_mmap port `mat_B_ch_3.write_data`
D0329 14:40:55.271 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_resp_s_dout` is connected to async_mmap port `mat_B_ch_3.write_resp`
D0329 14:40:55.271 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_resp_s_dout` is connected to async_mmap port `mat_B_ch_3.write_resp`
D0329 14:40:55.271 tapa.verilog.xilinx.async_mmap:81] `read_B_3.B_write_resp_peek_dout` is connected to async_mmap port `mat_B_ch_3.write_resp`
D0329 14:40:55.271 tapa.verilog.xilinx.async_mmap:81] `read_B_3.B_write_resp_peek_dout` is connected to async_mmap port `mat_B_ch_3.write_resp`
D0329 14:40:55.271 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_resp_s_empty_n` is connected to async_mmap port `mat_B_ch_3.write_resp`
D0329 14:40:55.271 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_resp_s_empty_n` is connected to async_mmap port `mat_B_ch_3.write_resp`
D0329 14:40:55.271 tapa.verilog.xilinx.async_mmap:81] `read_B_3.B_write_resp_peek_empty_n` is connected to async_mmap port `mat_B_ch_3.write_resp`
D0329 14:40:55.271 tapa.verilog.xilinx.async_mmap:81] `read_B_3.B_write_resp_peek_empty_n` is connected to async_mmap port `mat_B_ch_3.write_resp`
D0329 14:40:55.271 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_resp_s_read` is connected to async_mmap port `mat_B_ch_3.write_resp`
D0329 14:40:55.271 tapa.verilog.xilinx.async_mmap:71] `read_B_3.B_write_resp_s_read` is connected to async_mmap port `mat_B_ch_3.write_resp`
D0329 14:40:55.271 tapa.core:671]     pipelined signal: M => read_C_0___M
D0329 14:40:55.271 tapa.core:671]     pipelined signal: M => read_C_0___M
D0329 14:40:55.272 tapa.core:671]     pipelined signal: P_N => read_C_0___P_N
D0329 14:40:55.272 tapa.core:671]     pipelined signal: P_N => read_C_0___P_N
D0329 14:40:55.272 tapa.core:671]     pipelined signal: mat_C_ch_in_0 => read_C_0___mat_C_ch_in_0
D0329 14:40:55.272 tapa.core:671]     pipelined signal: mat_C_ch_in_0 => read_C_0___mat_C_ch_in_0
D0329 14:40:55.272 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_read_addr_din` is connected to async_mmap port `mat_C_ch_in_0.read_addr`
D0329 14:40:55.272 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_read_addr_din` is connected to async_mmap port `mat_C_ch_in_0.read_addr`
D0329 14:40:55.272 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_read_addr_full_n` is connected to async_mmap port `mat_C_ch_in_0.read_addr`
D0329 14:40:55.272 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_read_addr_full_n` is connected to async_mmap port `mat_C_ch_in_0.read_addr`
D0329 14:40:55.272 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_read_addr_write` is connected to async_mmap port `mat_C_ch_in_0.read_addr`
D0329 14:40:55.272 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_read_addr_write` is connected to async_mmap port `mat_C_ch_in_0.read_addr`
D0329 14:40:55.272 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_read_data_s_dout` is connected to async_mmap port `mat_C_ch_in_0.read_data`
D0329 14:40:55.272 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_read_data_s_dout` is connected to async_mmap port `mat_C_ch_in_0.read_data`
D0329 14:40:55.272 tapa.verilog.xilinx.async_mmap:81] `read_C_0.C_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_in_0.read_data`
D0329 14:40:55.272 tapa.verilog.xilinx.async_mmap:81] `read_C_0.C_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_in_0.read_data`
D0329 14:40:55.272 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_in_0.read_data`
D0329 14:40:55.272 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_in_0.read_data`
D0329 14:40:55.272 tapa.verilog.xilinx.async_mmap:81] `read_C_0.C_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_0.read_data`
D0329 14:40:55.272 tapa.verilog.xilinx.async_mmap:81] `read_C_0.C_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_0.read_data`
D0329 14:40:55.272 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_read_data_s_read` is connected to async_mmap port `mat_C_ch_in_0.read_data`
D0329 14:40:55.272 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_read_data_s_read` is connected to async_mmap port `mat_C_ch_in_0.read_data`
D0329 14:40:55.272 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_addr_din` is connected to async_mmap port `mat_C_ch_in_0.write_addr`
D0329 14:40:55.272 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_addr_din` is connected to async_mmap port `mat_C_ch_in_0.write_addr`
D0329 14:40:55.273 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_addr_full_n` is connected to async_mmap port `mat_C_ch_in_0.write_addr`
D0329 14:40:55.273 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_addr_full_n` is connected to async_mmap port `mat_C_ch_in_0.write_addr`
D0329 14:40:55.273 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_addr_write` is connected to async_mmap port `mat_C_ch_in_0.write_addr`
D0329 14:40:55.273 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_addr_write` is connected to async_mmap port `mat_C_ch_in_0.write_addr`
D0329 14:40:55.273 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_data_din` is connected to async_mmap port `mat_C_ch_in_0.write_data`
D0329 14:40:55.273 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_data_din` is connected to async_mmap port `mat_C_ch_in_0.write_data`
D0329 14:40:55.273 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_data_full_n` is connected to async_mmap port `mat_C_ch_in_0.write_data`
D0329 14:40:55.273 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_data_full_n` is connected to async_mmap port `mat_C_ch_in_0.write_data`
D0329 14:40:55.273 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_data_write` is connected to async_mmap port `mat_C_ch_in_0.write_data`
D0329 14:40:55.273 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_data_write` is connected to async_mmap port `mat_C_ch_in_0.write_data`
D0329 14:40:55.273 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_in_0.write_resp`
D0329 14:40:55.273 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_in_0.write_resp`
D0329 14:40:55.273 tapa.verilog.xilinx.async_mmap:81] `read_C_0.C_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_in_0.write_resp`
D0329 14:40:55.273 tapa.verilog.xilinx.async_mmap:81] `read_C_0.C_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_in_0.write_resp`
D0329 14:40:55.273 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_in_0.write_resp`
D0329 14:40:55.273 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_in_0.write_resp`
D0329 14:40:55.273 tapa.verilog.xilinx.async_mmap:81] `read_C_0.C_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_0.write_resp`
D0329 14:40:55.273 tapa.verilog.xilinx.async_mmap:81] `read_C_0.C_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_0.write_resp`
D0329 14:40:55.273 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_resp_s_read` is connected to async_mmap port `mat_C_ch_in_0.write_resp`
D0329 14:40:55.273 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_resp_s_read` is connected to async_mmap port `mat_C_ch_in_0.write_resp`
D0329 14:40:55.274 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_read_addr_din` is connected to async_mmap port `mat_C_ch_in_0.read_addr`
D0329 14:40:55.274 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_read_addr_din` is connected to async_mmap port `mat_C_ch_in_0.read_addr`
D0329 14:40:55.275 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_read_addr_full_n` is connected to async_mmap port `mat_C_ch_in_0.read_addr`
D0329 14:40:55.275 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_read_addr_full_n` is connected to async_mmap port `mat_C_ch_in_0.read_addr`
D0329 14:40:55.275 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_read_addr_write` is connected to async_mmap port `mat_C_ch_in_0.read_addr`
D0329 14:40:55.275 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_read_addr_write` is connected to async_mmap port `mat_C_ch_in_0.read_addr`
D0329 14:40:55.275 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_read_data_s_dout` is connected to async_mmap port `mat_C_ch_in_0.read_data`
D0329 14:40:55.275 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_read_data_s_dout` is connected to async_mmap port `mat_C_ch_in_0.read_data`
D0329 14:40:55.275 tapa.verilog.xilinx.async_mmap:81] `read_C_0.C_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_in_0.read_data`
D0329 14:40:55.275 tapa.verilog.xilinx.async_mmap:81] `read_C_0.C_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_in_0.read_data`
D0329 14:40:55.275 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_in_0.read_data`
D0329 14:40:55.275 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_in_0.read_data`
D0329 14:40:55.275 tapa.verilog.xilinx.async_mmap:81] `read_C_0.C_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_0.read_data`
D0329 14:40:55.275 tapa.verilog.xilinx.async_mmap:81] `read_C_0.C_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_0.read_data`
D0329 14:40:55.275 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_read_data_s_read` is connected to async_mmap port `mat_C_ch_in_0.read_data`
D0329 14:40:55.275 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_read_data_s_read` is connected to async_mmap port `mat_C_ch_in_0.read_data`
D0329 14:40:55.275 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_addr_din` is connected to async_mmap port `mat_C_ch_in_0.write_addr`
D0329 14:40:55.275 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_addr_din` is connected to async_mmap port `mat_C_ch_in_0.write_addr`
D0329 14:40:55.275 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_addr_full_n` is connected to async_mmap port `mat_C_ch_in_0.write_addr`
D0329 14:40:55.275 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_addr_full_n` is connected to async_mmap port `mat_C_ch_in_0.write_addr`
D0329 14:40:55.275 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_addr_write` is connected to async_mmap port `mat_C_ch_in_0.write_addr`
D0329 14:40:55.275 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_addr_write` is connected to async_mmap port `mat_C_ch_in_0.write_addr`
D0329 14:40:55.275 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_data_din` is connected to async_mmap port `mat_C_ch_in_0.write_data`
D0329 14:40:55.275 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_data_din` is connected to async_mmap port `mat_C_ch_in_0.write_data`
D0329 14:40:55.275 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_data_full_n` is connected to async_mmap port `mat_C_ch_in_0.write_data`
D0329 14:40:55.275 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_data_full_n` is connected to async_mmap port `mat_C_ch_in_0.write_data`
D0329 14:40:55.276 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_data_write` is connected to async_mmap port `mat_C_ch_in_0.write_data`
D0329 14:40:55.276 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_data_write` is connected to async_mmap port `mat_C_ch_in_0.write_data`
D0329 14:40:55.276 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_in_0.write_resp`
D0329 14:40:55.276 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_in_0.write_resp`
D0329 14:40:55.276 tapa.verilog.xilinx.async_mmap:81] `read_C_0.C_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_in_0.write_resp`
D0329 14:40:55.276 tapa.verilog.xilinx.async_mmap:81] `read_C_0.C_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_in_0.write_resp`
D0329 14:40:55.276 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_in_0.write_resp`
D0329 14:40:55.276 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_in_0.write_resp`
D0329 14:40:55.276 tapa.verilog.xilinx.async_mmap:81] `read_C_0.C_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_0.write_resp`
D0329 14:40:55.276 tapa.verilog.xilinx.async_mmap:81] `read_C_0.C_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_0.write_resp`
D0329 14:40:55.276 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_resp_s_read` is connected to async_mmap port `mat_C_ch_in_0.write_resp`
D0329 14:40:55.276 tapa.verilog.xilinx.async_mmap:71] `read_C_0.C_write_resp_s_read` is connected to async_mmap port `mat_C_ch_in_0.write_resp`
D0329 14:40:55.276 tapa.core:671]     pipelined signal: M => read_C_1___M
D0329 14:40:55.276 tapa.core:671]     pipelined signal: M => read_C_1___M
D0329 14:40:55.277 tapa.core:671]     pipelined signal: P_N => read_C_1___P_N
D0329 14:40:55.277 tapa.core:671]     pipelined signal: P_N => read_C_1___P_N
D0329 14:40:55.277 tapa.core:671]     pipelined signal: mat_C_ch_in_1 => read_C_1___mat_C_ch_in_1
D0329 14:40:55.277 tapa.core:671]     pipelined signal: mat_C_ch_in_1 => read_C_1___mat_C_ch_in_1
D0329 14:40:55.277 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_read_addr_din` is connected to async_mmap port `mat_C_ch_in_1.read_addr`
D0329 14:40:55.277 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_read_addr_din` is connected to async_mmap port `mat_C_ch_in_1.read_addr`
D0329 14:40:55.277 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_read_addr_full_n` is connected to async_mmap port `mat_C_ch_in_1.read_addr`
D0329 14:40:55.277 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_read_addr_full_n` is connected to async_mmap port `mat_C_ch_in_1.read_addr`
D0329 14:40:55.277 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_read_addr_write` is connected to async_mmap port `mat_C_ch_in_1.read_addr`
D0329 14:40:55.277 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_read_addr_write` is connected to async_mmap port `mat_C_ch_in_1.read_addr`
D0329 14:40:55.277 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_read_data_s_dout` is connected to async_mmap port `mat_C_ch_in_1.read_data`
D0329 14:40:55.277 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_read_data_s_dout` is connected to async_mmap port `mat_C_ch_in_1.read_data`
D0329 14:40:55.277 tapa.verilog.xilinx.async_mmap:81] `read_C_1.C_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_in_1.read_data`
D0329 14:40:55.277 tapa.verilog.xilinx.async_mmap:81] `read_C_1.C_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_in_1.read_data`
D0329 14:40:55.277 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_in_1.read_data`
D0329 14:40:55.277 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_in_1.read_data`
D0329 14:40:55.277 tapa.verilog.xilinx.async_mmap:81] `read_C_1.C_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_1.read_data`
D0329 14:40:55.277 tapa.verilog.xilinx.async_mmap:81] `read_C_1.C_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_1.read_data`
D0329 14:40:55.277 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_read_data_s_read` is connected to async_mmap port `mat_C_ch_in_1.read_data`
D0329 14:40:55.277 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_read_data_s_read` is connected to async_mmap port `mat_C_ch_in_1.read_data`
D0329 14:40:55.277 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_addr_din` is connected to async_mmap port `mat_C_ch_in_1.write_addr`
D0329 14:40:55.277 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_addr_din` is connected to async_mmap port `mat_C_ch_in_1.write_addr`
D0329 14:40:55.278 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_addr_full_n` is connected to async_mmap port `mat_C_ch_in_1.write_addr`
D0329 14:40:55.278 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_addr_full_n` is connected to async_mmap port `mat_C_ch_in_1.write_addr`
D0329 14:40:55.278 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_addr_write` is connected to async_mmap port `mat_C_ch_in_1.write_addr`
D0329 14:40:55.278 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_addr_write` is connected to async_mmap port `mat_C_ch_in_1.write_addr`
D0329 14:40:55.278 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_data_din` is connected to async_mmap port `mat_C_ch_in_1.write_data`
D0329 14:40:55.278 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_data_din` is connected to async_mmap port `mat_C_ch_in_1.write_data`
D0329 14:40:55.278 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_data_full_n` is connected to async_mmap port `mat_C_ch_in_1.write_data`
D0329 14:40:55.278 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_data_full_n` is connected to async_mmap port `mat_C_ch_in_1.write_data`
D0329 14:40:55.278 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_data_write` is connected to async_mmap port `mat_C_ch_in_1.write_data`
D0329 14:40:55.278 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_data_write` is connected to async_mmap port `mat_C_ch_in_1.write_data`
D0329 14:40:55.278 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_in_1.write_resp`
D0329 14:40:55.278 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_in_1.write_resp`
D0329 14:40:55.278 tapa.verilog.xilinx.async_mmap:81] `read_C_1.C_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_in_1.write_resp`
D0329 14:40:55.278 tapa.verilog.xilinx.async_mmap:81] `read_C_1.C_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_in_1.write_resp`
D0329 14:40:55.278 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_in_1.write_resp`
D0329 14:40:55.278 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_in_1.write_resp`
D0329 14:40:55.278 tapa.verilog.xilinx.async_mmap:81] `read_C_1.C_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_1.write_resp`
D0329 14:40:55.278 tapa.verilog.xilinx.async_mmap:81] `read_C_1.C_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_1.write_resp`
D0329 14:40:55.278 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_resp_s_read` is connected to async_mmap port `mat_C_ch_in_1.write_resp`
D0329 14:40:55.278 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_resp_s_read` is connected to async_mmap port `mat_C_ch_in_1.write_resp`
D0329 14:40:55.279 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_read_addr_din` is connected to async_mmap port `mat_C_ch_in_1.read_addr`
D0329 14:40:55.279 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_read_addr_din` is connected to async_mmap port `mat_C_ch_in_1.read_addr`
D0329 14:40:55.280 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_read_addr_full_n` is connected to async_mmap port `mat_C_ch_in_1.read_addr`
D0329 14:40:55.280 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_read_addr_full_n` is connected to async_mmap port `mat_C_ch_in_1.read_addr`
D0329 14:40:55.280 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_read_addr_write` is connected to async_mmap port `mat_C_ch_in_1.read_addr`
D0329 14:40:55.280 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_read_addr_write` is connected to async_mmap port `mat_C_ch_in_1.read_addr`
D0329 14:40:55.280 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_read_data_s_dout` is connected to async_mmap port `mat_C_ch_in_1.read_data`
D0329 14:40:55.280 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_read_data_s_dout` is connected to async_mmap port `mat_C_ch_in_1.read_data`
D0329 14:40:55.280 tapa.verilog.xilinx.async_mmap:81] `read_C_1.C_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_in_1.read_data`
D0329 14:40:55.280 tapa.verilog.xilinx.async_mmap:81] `read_C_1.C_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_in_1.read_data`
D0329 14:40:55.280 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_in_1.read_data`
D0329 14:40:55.280 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_in_1.read_data`
D0329 14:40:55.280 tapa.verilog.xilinx.async_mmap:81] `read_C_1.C_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_1.read_data`
D0329 14:40:55.280 tapa.verilog.xilinx.async_mmap:81] `read_C_1.C_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_1.read_data`
D0329 14:40:55.280 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_read_data_s_read` is connected to async_mmap port `mat_C_ch_in_1.read_data`
D0329 14:40:55.280 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_read_data_s_read` is connected to async_mmap port `mat_C_ch_in_1.read_data`
D0329 14:40:55.280 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_addr_din` is connected to async_mmap port `mat_C_ch_in_1.write_addr`
D0329 14:40:55.280 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_addr_din` is connected to async_mmap port `mat_C_ch_in_1.write_addr`
D0329 14:40:55.280 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_addr_full_n` is connected to async_mmap port `mat_C_ch_in_1.write_addr`
D0329 14:40:55.280 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_addr_full_n` is connected to async_mmap port `mat_C_ch_in_1.write_addr`
D0329 14:40:55.280 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_addr_write` is connected to async_mmap port `mat_C_ch_in_1.write_addr`
D0329 14:40:55.280 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_addr_write` is connected to async_mmap port `mat_C_ch_in_1.write_addr`
D0329 14:40:55.280 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_data_din` is connected to async_mmap port `mat_C_ch_in_1.write_data`
D0329 14:40:55.280 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_data_din` is connected to async_mmap port `mat_C_ch_in_1.write_data`
D0329 14:40:55.280 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_data_full_n` is connected to async_mmap port `mat_C_ch_in_1.write_data`
D0329 14:40:55.280 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_data_full_n` is connected to async_mmap port `mat_C_ch_in_1.write_data`
D0329 14:40:55.281 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_data_write` is connected to async_mmap port `mat_C_ch_in_1.write_data`
D0329 14:40:55.281 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_data_write` is connected to async_mmap port `mat_C_ch_in_1.write_data`
D0329 14:40:55.281 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_in_1.write_resp`
D0329 14:40:55.281 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_in_1.write_resp`
D0329 14:40:55.281 tapa.verilog.xilinx.async_mmap:81] `read_C_1.C_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_in_1.write_resp`
D0329 14:40:55.281 tapa.verilog.xilinx.async_mmap:81] `read_C_1.C_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_in_1.write_resp`
D0329 14:40:55.281 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_in_1.write_resp`
D0329 14:40:55.281 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_in_1.write_resp`
D0329 14:40:55.281 tapa.verilog.xilinx.async_mmap:81] `read_C_1.C_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_1.write_resp`
D0329 14:40:55.281 tapa.verilog.xilinx.async_mmap:81] `read_C_1.C_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_1.write_resp`
D0329 14:40:55.281 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_resp_s_read` is connected to async_mmap port `mat_C_ch_in_1.write_resp`
D0329 14:40:55.281 tapa.verilog.xilinx.async_mmap:71] `read_C_1.C_write_resp_s_read` is connected to async_mmap port `mat_C_ch_in_1.write_resp`
D0329 14:40:55.281 tapa.core:671]     pipelined signal: M => read_C_2___M
D0329 14:40:55.281 tapa.core:671]     pipelined signal: M => read_C_2___M
D0329 14:40:55.282 tapa.core:671]     pipelined signal: P_N => read_C_2___P_N
D0329 14:40:55.282 tapa.core:671]     pipelined signal: P_N => read_C_2___P_N
D0329 14:40:55.282 tapa.core:671]     pipelined signal: mat_C_ch_in_2 => read_C_2___mat_C_ch_in_2
D0329 14:40:55.282 tapa.core:671]     pipelined signal: mat_C_ch_in_2 => read_C_2___mat_C_ch_in_2
D0329 14:40:55.282 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_read_addr_din` is connected to async_mmap port `mat_C_ch_in_2.read_addr`
D0329 14:40:55.282 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_read_addr_din` is connected to async_mmap port `mat_C_ch_in_2.read_addr`
D0329 14:40:55.282 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_read_addr_full_n` is connected to async_mmap port `mat_C_ch_in_2.read_addr`
D0329 14:40:55.282 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_read_addr_full_n` is connected to async_mmap port `mat_C_ch_in_2.read_addr`
D0329 14:40:55.282 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_read_addr_write` is connected to async_mmap port `mat_C_ch_in_2.read_addr`
D0329 14:40:55.282 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_read_addr_write` is connected to async_mmap port `mat_C_ch_in_2.read_addr`
D0329 14:40:55.282 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_read_data_s_dout` is connected to async_mmap port `mat_C_ch_in_2.read_data`
D0329 14:40:55.282 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_read_data_s_dout` is connected to async_mmap port `mat_C_ch_in_2.read_data`
D0329 14:40:55.282 tapa.verilog.xilinx.async_mmap:81] `read_C_2.C_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_in_2.read_data`
D0329 14:40:55.282 tapa.verilog.xilinx.async_mmap:81] `read_C_2.C_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_in_2.read_data`
D0329 14:40:55.282 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_in_2.read_data`
D0329 14:40:55.282 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_in_2.read_data`
D0329 14:40:55.282 tapa.verilog.xilinx.async_mmap:81] `read_C_2.C_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_2.read_data`
D0329 14:40:55.282 tapa.verilog.xilinx.async_mmap:81] `read_C_2.C_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_2.read_data`
D0329 14:40:55.282 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_read_data_s_read` is connected to async_mmap port `mat_C_ch_in_2.read_data`
D0329 14:40:55.282 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_read_data_s_read` is connected to async_mmap port `mat_C_ch_in_2.read_data`
D0329 14:40:55.282 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_addr_din` is connected to async_mmap port `mat_C_ch_in_2.write_addr`
D0329 14:40:55.282 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_addr_din` is connected to async_mmap port `mat_C_ch_in_2.write_addr`
D0329 14:40:55.283 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_addr_full_n` is connected to async_mmap port `mat_C_ch_in_2.write_addr`
D0329 14:40:55.283 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_addr_full_n` is connected to async_mmap port `mat_C_ch_in_2.write_addr`
D0329 14:40:55.283 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_addr_write` is connected to async_mmap port `mat_C_ch_in_2.write_addr`
D0329 14:40:55.283 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_addr_write` is connected to async_mmap port `mat_C_ch_in_2.write_addr`
D0329 14:40:55.283 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_data_din` is connected to async_mmap port `mat_C_ch_in_2.write_data`
D0329 14:40:55.283 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_data_din` is connected to async_mmap port `mat_C_ch_in_2.write_data`
D0329 14:40:55.283 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_data_full_n` is connected to async_mmap port `mat_C_ch_in_2.write_data`
D0329 14:40:55.283 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_data_full_n` is connected to async_mmap port `mat_C_ch_in_2.write_data`
D0329 14:40:55.283 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_data_write` is connected to async_mmap port `mat_C_ch_in_2.write_data`
D0329 14:40:55.283 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_data_write` is connected to async_mmap port `mat_C_ch_in_2.write_data`
D0329 14:40:55.283 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_in_2.write_resp`
D0329 14:40:55.283 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_in_2.write_resp`
D0329 14:40:55.283 tapa.verilog.xilinx.async_mmap:81] `read_C_2.C_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_in_2.write_resp`
D0329 14:40:55.283 tapa.verilog.xilinx.async_mmap:81] `read_C_2.C_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_in_2.write_resp`
D0329 14:40:55.283 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_in_2.write_resp`
D0329 14:40:55.283 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_in_2.write_resp`
D0329 14:40:55.283 tapa.verilog.xilinx.async_mmap:81] `read_C_2.C_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_2.write_resp`
D0329 14:40:55.283 tapa.verilog.xilinx.async_mmap:81] `read_C_2.C_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_2.write_resp`
D0329 14:40:55.283 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_resp_s_read` is connected to async_mmap port `mat_C_ch_in_2.write_resp`
D0329 14:40:55.283 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_resp_s_read` is connected to async_mmap port `mat_C_ch_in_2.write_resp`
D0329 14:40:55.285 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_read_addr_din` is connected to async_mmap port `mat_C_ch_in_2.read_addr`
D0329 14:40:55.285 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_read_addr_din` is connected to async_mmap port `mat_C_ch_in_2.read_addr`
D0329 14:40:55.285 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_read_addr_full_n` is connected to async_mmap port `mat_C_ch_in_2.read_addr`
D0329 14:40:55.285 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_read_addr_full_n` is connected to async_mmap port `mat_C_ch_in_2.read_addr`
D0329 14:40:55.285 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_read_addr_write` is connected to async_mmap port `mat_C_ch_in_2.read_addr`
D0329 14:40:55.285 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_read_addr_write` is connected to async_mmap port `mat_C_ch_in_2.read_addr`
D0329 14:40:55.285 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_read_data_s_dout` is connected to async_mmap port `mat_C_ch_in_2.read_data`
D0329 14:40:55.285 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_read_data_s_dout` is connected to async_mmap port `mat_C_ch_in_2.read_data`
D0329 14:40:55.285 tapa.verilog.xilinx.async_mmap:81] `read_C_2.C_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_in_2.read_data`
D0329 14:40:55.285 tapa.verilog.xilinx.async_mmap:81] `read_C_2.C_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_in_2.read_data`
D0329 14:40:55.285 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_in_2.read_data`
D0329 14:40:55.285 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_in_2.read_data`
D0329 14:40:55.285 tapa.verilog.xilinx.async_mmap:81] `read_C_2.C_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_2.read_data`
D0329 14:40:55.285 tapa.verilog.xilinx.async_mmap:81] `read_C_2.C_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_2.read_data`
D0329 14:40:55.285 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_read_data_s_read` is connected to async_mmap port `mat_C_ch_in_2.read_data`
D0329 14:40:55.285 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_read_data_s_read` is connected to async_mmap port `mat_C_ch_in_2.read_data`
D0329 14:40:55.285 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_addr_din` is connected to async_mmap port `mat_C_ch_in_2.write_addr`
D0329 14:40:55.285 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_addr_din` is connected to async_mmap port `mat_C_ch_in_2.write_addr`
D0329 14:40:55.285 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_addr_full_n` is connected to async_mmap port `mat_C_ch_in_2.write_addr`
D0329 14:40:55.285 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_addr_full_n` is connected to async_mmap port `mat_C_ch_in_2.write_addr`
D0329 14:40:55.285 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_addr_write` is connected to async_mmap port `mat_C_ch_in_2.write_addr`
D0329 14:40:55.285 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_addr_write` is connected to async_mmap port `mat_C_ch_in_2.write_addr`
D0329 14:40:55.285 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_data_din` is connected to async_mmap port `mat_C_ch_in_2.write_data`
D0329 14:40:55.285 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_data_din` is connected to async_mmap port `mat_C_ch_in_2.write_data`
D0329 14:40:55.286 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_data_full_n` is connected to async_mmap port `mat_C_ch_in_2.write_data`
D0329 14:40:55.286 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_data_full_n` is connected to async_mmap port `mat_C_ch_in_2.write_data`
D0329 14:40:55.286 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_data_write` is connected to async_mmap port `mat_C_ch_in_2.write_data`
D0329 14:40:55.286 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_data_write` is connected to async_mmap port `mat_C_ch_in_2.write_data`
D0329 14:40:55.286 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_in_2.write_resp`
D0329 14:40:55.286 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_in_2.write_resp`
D0329 14:40:55.286 tapa.verilog.xilinx.async_mmap:81] `read_C_2.C_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_in_2.write_resp`
D0329 14:40:55.286 tapa.verilog.xilinx.async_mmap:81] `read_C_2.C_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_in_2.write_resp`
D0329 14:40:55.286 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_in_2.write_resp`
D0329 14:40:55.286 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_in_2.write_resp`
D0329 14:40:55.286 tapa.verilog.xilinx.async_mmap:81] `read_C_2.C_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_2.write_resp`
D0329 14:40:55.286 tapa.verilog.xilinx.async_mmap:81] `read_C_2.C_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_2.write_resp`
D0329 14:40:55.286 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_resp_s_read` is connected to async_mmap port `mat_C_ch_in_2.write_resp`
D0329 14:40:55.286 tapa.verilog.xilinx.async_mmap:71] `read_C_2.C_write_resp_s_read` is connected to async_mmap port `mat_C_ch_in_2.write_resp`
D0329 14:40:55.286 tapa.core:671]     pipelined signal: M => read_C_3___M
D0329 14:40:55.286 tapa.core:671]     pipelined signal: M => read_C_3___M
D0329 14:40:55.287 tapa.core:671]     pipelined signal: P_N => read_C_3___P_N
D0329 14:40:55.287 tapa.core:671]     pipelined signal: P_N => read_C_3___P_N
D0329 14:40:55.287 tapa.core:671]     pipelined signal: mat_C_ch_in_3 => read_C_3___mat_C_ch_in_3
D0329 14:40:55.287 tapa.core:671]     pipelined signal: mat_C_ch_in_3 => read_C_3___mat_C_ch_in_3
D0329 14:40:55.287 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_read_addr_din` is connected to async_mmap port `mat_C_ch_in_3.read_addr`
D0329 14:40:55.287 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_read_addr_din` is connected to async_mmap port `mat_C_ch_in_3.read_addr`
D0329 14:40:55.287 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_read_addr_full_n` is connected to async_mmap port `mat_C_ch_in_3.read_addr`
D0329 14:40:55.287 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_read_addr_full_n` is connected to async_mmap port `mat_C_ch_in_3.read_addr`
D0329 14:40:55.287 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_read_addr_write` is connected to async_mmap port `mat_C_ch_in_3.read_addr`
D0329 14:40:55.287 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_read_addr_write` is connected to async_mmap port `mat_C_ch_in_3.read_addr`
D0329 14:40:55.287 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_read_data_s_dout` is connected to async_mmap port `mat_C_ch_in_3.read_data`
D0329 14:40:55.287 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_read_data_s_dout` is connected to async_mmap port `mat_C_ch_in_3.read_data`
D0329 14:40:55.287 tapa.verilog.xilinx.async_mmap:81] `read_C_3.C_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_in_3.read_data`
D0329 14:40:55.287 tapa.verilog.xilinx.async_mmap:81] `read_C_3.C_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_in_3.read_data`
D0329 14:40:55.287 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_in_3.read_data`
D0329 14:40:55.287 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_in_3.read_data`
D0329 14:40:55.287 tapa.verilog.xilinx.async_mmap:81] `read_C_3.C_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_3.read_data`
D0329 14:40:55.287 tapa.verilog.xilinx.async_mmap:81] `read_C_3.C_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_3.read_data`
D0329 14:40:55.287 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_read_data_s_read` is connected to async_mmap port `mat_C_ch_in_3.read_data`
D0329 14:40:55.287 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_read_data_s_read` is connected to async_mmap port `mat_C_ch_in_3.read_data`
D0329 14:40:55.287 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_addr_din` is connected to async_mmap port `mat_C_ch_in_3.write_addr`
D0329 14:40:55.287 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_addr_din` is connected to async_mmap port `mat_C_ch_in_3.write_addr`
D0329 14:40:55.288 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_addr_full_n` is connected to async_mmap port `mat_C_ch_in_3.write_addr`
D0329 14:40:55.288 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_addr_full_n` is connected to async_mmap port `mat_C_ch_in_3.write_addr`
D0329 14:40:55.288 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_addr_write` is connected to async_mmap port `mat_C_ch_in_3.write_addr`
D0329 14:40:55.288 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_addr_write` is connected to async_mmap port `mat_C_ch_in_3.write_addr`
D0329 14:40:55.288 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_data_din` is connected to async_mmap port `mat_C_ch_in_3.write_data`
D0329 14:40:55.288 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_data_din` is connected to async_mmap port `mat_C_ch_in_3.write_data`
D0329 14:40:55.288 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_data_full_n` is connected to async_mmap port `mat_C_ch_in_3.write_data`
D0329 14:40:55.288 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_data_full_n` is connected to async_mmap port `mat_C_ch_in_3.write_data`
D0329 14:40:55.288 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_data_write` is connected to async_mmap port `mat_C_ch_in_3.write_data`
D0329 14:40:55.288 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_data_write` is connected to async_mmap port `mat_C_ch_in_3.write_data`
D0329 14:40:55.288 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_in_3.write_resp`
D0329 14:40:55.288 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_in_3.write_resp`
D0329 14:40:55.288 tapa.verilog.xilinx.async_mmap:81] `read_C_3.C_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_in_3.write_resp`
D0329 14:40:55.288 tapa.verilog.xilinx.async_mmap:81] `read_C_3.C_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_in_3.write_resp`
D0329 14:40:55.288 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_in_3.write_resp`
D0329 14:40:55.288 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_in_3.write_resp`
D0329 14:40:55.288 tapa.verilog.xilinx.async_mmap:81] `read_C_3.C_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_3.write_resp`
D0329 14:40:55.288 tapa.verilog.xilinx.async_mmap:81] `read_C_3.C_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_3.write_resp`
D0329 14:40:55.288 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_resp_s_read` is connected to async_mmap port `mat_C_ch_in_3.write_resp`
D0329 14:40:55.288 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_resp_s_read` is connected to async_mmap port `mat_C_ch_in_3.write_resp`
D0329 14:40:55.289 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_read_addr_din` is connected to async_mmap port `mat_C_ch_in_3.read_addr`
D0329 14:40:55.289 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_read_addr_din` is connected to async_mmap port `mat_C_ch_in_3.read_addr`
D0329 14:40:55.290 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_read_addr_full_n` is connected to async_mmap port `mat_C_ch_in_3.read_addr`
D0329 14:40:55.290 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_read_addr_full_n` is connected to async_mmap port `mat_C_ch_in_3.read_addr`
D0329 14:40:55.290 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_read_addr_write` is connected to async_mmap port `mat_C_ch_in_3.read_addr`
D0329 14:40:55.290 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_read_addr_write` is connected to async_mmap port `mat_C_ch_in_3.read_addr`
D0329 14:40:55.290 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_read_data_s_dout` is connected to async_mmap port `mat_C_ch_in_3.read_data`
D0329 14:40:55.290 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_read_data_s_dout` is connected to async_mmap port `mat_C_ch_in_3.read_data`
D0329 14:40:55.290 tapa.verilog.xilinx.async_mmap:81] `read_C_3.C_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_in_3.read_data`
D0329 14:40:55.290 tapa.verilog.xilinx.async_mmap:81] `read_C_3.C_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_in_3.read_data`
D0329 14:40:55.290 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_in_3.read_data`
D0329 14:40:55.290 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_in_3.read_data`
D0329 14:40:55.290 tapa.verilog.xilinx.async_mmap:81] `read_C_3.C_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_3.read_data`
D0329 14:40:55.290 tapa.verilog.xilinx.async_mmap:81] `read_C_3.C_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_3.read_data`
D0329 14:40:55.290 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_read_data_s_read` is connected to async_mmap port `mat_C_ch_in_3.read_data`
D0329 14:40:55.290 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_read_data_s_read` is connected to async_mmap port `mat_C_ch_in_3.read_data`
D0329 14:40:55.290 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_addr_din` is connected to async_mmap port `mat_C_ch_in_3.write_addr`
D0329 14:40:55.290 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_addr_din` is connected to async_mmap port `mat_C_ch_in_3.write_addr`
D0329 14:40:55.290 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_addr_full_n` is connected to async_mmap port `mat_C_ch_in_3.write_addr`
D0329 14:40:55.290 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_addr_full_n` is connected to async_mmap port `mat_C_ch_in_3.write_addr`
D0329 14:40:55.290 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_addr_write` is connected to async_mmap port `mat_C_ch_in_3.write_addr`
D0329 14:40:55.290 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_addr_write` is connected to async_mmap port `mat_C_ch_in_3.write_addr`
D0329 14:40:55.290 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_data_din` is connected to async_mmap port `mat_C_ch_in_3.write_data`
D0329 14:40:55.290 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_data_din` is connected to async_mmap port `mat_C_ch_in_3.write_data`
D0329 14:40:55.290 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_data_full_n` is connected to async_mmap port `mat_C_ch_in_3.write_data`
D0329 14:40:55.290 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_data_full_n` is connected to async_mmap port `mat_C_ch_in_3.write_data`
D0329 14:40:55.291 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_data_write` is connected to async_mmap port `mat_C_ch_in_3.write_data`
D0329 14:40:55.291 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_data_write` is connected to async_mmap port `mat_C_ch_in_3.write_data`
D0329 14:40:55.291 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_in_3.write_resp`
D0329 14:40:55.291 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_in_3.write_resp`
D0329 14:40:55.291 tapa.verilog.xilinx.async_mmap:81] `read_C_3.C_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_in_3.write_resp`
D0329 14:40:55.291 tapa.verilog.xilinx.async_mmap:81] `read_C_3.C_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_in_3.write_resp`
D0329 14:40:55.291 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_in_3.write_resp`
D0329 14:40:55.291 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_in_3.write_resp`
D0329 14:40:55.291 tapa.verilog.xilinx.async_mmap:81] `read_C_3.C_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_3.write_resp`
D0329 14:40:55.291 tapa.verilog.xilinx.async_mmap:81] `read_C_3.C_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_3.write_resp`
D0329 14:40:55.291 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_resp_s_read` is connected to async_mmap port `mat_C_ch_in_3.write_resp`
D0329 14:40:55.291 tapa.verilog.xilinx.async_mmap:71] `read_C_3.C_write_resp_s_read` is connected to async_mmap port `mat_C_ch_in_3.write_resp`
D0329 14:40:55.291 tapa.core:671]     pipelined signal: M => read_C_4___M
D0329 14:40:55.291 tapa.core:671]     pipelined signal: M => read_C_4___M
D0329 14:40:55.292 tapa.core:671]     pipelined signal: P_N => read_C_4___P_N
D0329 14:40:55.292 tapa.core:671]     pipelined signal: P_N => read_C_4___P_N
D0329 14:40:55.292 tapa.core:671]     pipelined signal: mat_C_ch_in_4 => read_C_4___mat_C_ch_in_4
D0329 14:40:55.292 tapa.core:671]     pipelined signal: mat_C_ch_in_4 => read_C_4___mat_C_ch_in_4
D0329 14:40:55.292 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_read_addr_din` is connected to async_mmap port `mat_C_ch_in_4.read_addr`
D0329 14:40:55.292 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_read_addr_din` is connected to async_mmap port `mat_C_ch_in_4.read_addr`
D0329 14:40:55.292 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_read_addr_full_n` is connected to async_mmap port `mat_C_ch_in_4.read_addr`
D0329 14:40:55.292 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_read_addr_full_n` is connected to async_mmap port `mat_C_ch_in_4.read_addr`
D0329 14:40:55.292 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_read_addr_write` is connected to async_mmap port `mat_C_ch_in_4.read_addr`
D0329 14:40:55.292 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_read_addr_write` is connected to async_mmap port `mat_C_ch_in_4.read_addr`
D0329 14:40:55.292 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_read_data_s_dout` is connected to async_mmap port `mat_C_ch_in_4.read_data`
D0329 14:40:55.292 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_read_data_s_dout` is connected to async_mmap port `mat_C_ch_in_4.read_data`
D0329 14:40:55.292 tapa.verilog.xilinx.async_mmap:81] `read_C_4.C_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_in_4.read_data`
D0329 14:40:55.292 tapa.verilog.xilinx.async_mmap:81] `read_C_4.C_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_in_4.read_data`
D0329 14:40:55.292 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_in_4.read_data`
D0329 14:40:55.292 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_in_4.read_data`
D0329 14:40:55.292 tapa.verilog.xilinx.async_mmap:81] `read_C_4.C_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_4.read_data`
D0329 14:40:55.292 tapa.verilog.xilinx.async_mmap:81] `read_C_4.C_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_4.read_data`
D0329 14:40:55.292 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_read_data_s_read` is connected to async_mmap port `mat_C_ch_in_4.read_data`
D0329 14:40:55.292 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_read_data_s_read` is connected to async_mmap port `mat_C_ch_in_4.read_data`
D0329 14:40:55.292 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_addr_din` is connected to async_mmap port `mat_C_ch_in_4.write_addr`
D0329 14:40:55.292 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_addr_din` is connected to async_mmap port `mat_C_ch_in_4.write_addr`
D0329 14:40:55.293 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_addr_full_n` is connected to async_mmap port `mat_C_ch_in_4.write_addr`
D0329 14:40:55.293 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_addr_full_n` is connected to async_mmap port `mat_C_ch_in_4.write_addr`
D0329 14:40:55.293 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_addr_write` is connected to async_mmap port `mat_C_ch_in_4.write_addr`
D0329 14:40:55.293 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_addr_write` is connected to async_mmap port `mat_C_ch_in_4.write_addr`
D0329 14:40:55.293 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_data_din` is connected to async_mmap port `mat_C_ch_in_4.write_data`
D0329 14:40:55.293 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_data_din` is connected to async_mmap port `mat_C_ch_in_4.write_data`
D0329 14:40:55.293 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_data_full_n` is connected to async_mmap port `mat_C_ch_in_4.write_data`
D0329 14:40:55.293 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_data_full_n` is connected to async_mmap port `mat_C_ch_in_4.write_data`
D0329 14:40:55.293 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_data_write` is connected to async_mmap port `mat_C_ch_in_4.write_data`
D0329 14:40:55.293 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_data_write` is connected to async_mmap port `mat_C_ch_in_4.write_data`
D0329 14:40:55.293 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_in_4.write_resp`
D0329 14:40:55.293 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_in_4.write_resp`
D0329 14:40:55.293 tapa.verilog.xilinx.async_mmap:81] `read_C_4.C_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_in_4.write_resp`
D0329 14:40:55.293 tapa.verilog.xilinx.async_mmap:81] `read_C_4.C_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_in_4.write_resp`
D0329 14:40:55.293 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_in_4.write_resp`
D0329 14:40:55.293 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_in_4.write_resp`
D0329 14:40:55.293 tapa.verilog.xilinx.async_mmap:81] `read_C_4.C_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_4.write_resp`
D0329 14:40:55.293 tapa.verilog.xilinx.async_mmap:81] `read_C_4.C_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_4.write_resp`
D0329 14:40:55.293 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_resp_s_read` is connected to async_mmap port `mat_C_ch_in_4.write_resp`
D0329 14:40:55.293 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_resp_s_read` is connected to async_mmap port `mat_C_ch_in_4.write_resp`
D0329 14:40:55.294 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_read_addr_din` is connected to async_mmap port `mat_C_ch_in_4.read_addr`
D0329 14:40:55.294 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_read_addr_din` is connected to async_mmap port `mat_C_ch_in_4.read_addr`
D0329 14:40:55.295 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_read_addr_full_n` is connected to async_mmap port `mat_C_ch_in_4.read_addr`
D0329 14:40:55.295 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_read_addr_full_n` is connected to async_mmap port `mat_C_ch_in_4.read_addr`
D0329 14:40:55.295 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_read_addr_write` is connected to async_mmap port `mat_C_ch_in_4.read_addr`
D0329 14:40:55.295 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_read_addr_write` is connected to async_mmap port `mat_C_ch_in_4.read_addr`
D0329 14:40:55.295 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_read_data_s_dout` is connected to async_mmap port `mat_C_ch_in_4.read_data`
D0329 14:40:55.295 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_read_data_s_dout` is connected to async_mmap port `mat_C_ch_in_4.read_data`
D0329 14:40:55.295 tapa.verilog.xilinx.async_mmap:81] `read_C_4.C_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_in_4.read_data`
D0329 14:40:55.295 tapa.verilog.xilinx.async_mmap:81] `read_C_4.C_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_in_4.read_data`
D0329 14:40:55.295 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_in_4.read_data`
D0329 14:40:55.295 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_in_4.read_data`
D0329 14:40:55.295 tapa.verilog.xilinx.async_mmap:81] `read_C_4.C_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_4.read_data`
D0329 14:40:55.295 tapa.verilog.xilinx.async_mmap:81] `read_C_4.C_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_4.read_data`
D0329 14:40:55.295 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_read_data_s_read` is connected to async_mmap port `mat_C_ch_in_4.read_data`
D0329 14:40:55.295 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_read_data_s_read` is connected to async_mmap port `mat_C_ch_in_4.read_data`
D0329 14:40:55.295 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_addr_din` is connected to async_mmap port `mat_C_ch_in_4.write_addr`
D0329 14:40:55.295 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_addr_din` is connected to async_mmap port `mat_C_ch_in_4.write_addr`
D0329 14:40:55.295 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_addr_full_n` is connected to async_mmap port `mat_C_ch_in_4.write_addr`
D0329 14:40:55.295 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_addr_full_n` is connected to async_mmap port `mat_C_ch_in_4.write_addr`
D0329 14:40:55.295 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_addr_write` is connected to async_mmap port `mat_C_ch_in_4.write_addr`
D0329 14:40:55.295 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_addr_write` is connected to async_mmap port `mat_C_ch_in_4.write_addr`
D0329 14:40:55.295 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_data_din` is connected to async_mmap port `mat_C_ch_in_4.write_data`
D0329 14:40:55.295 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_data_din` is connected to async_mmap port `mat_C_ch_in_4.write_data`
D0329 14:40:55.295 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_data_full_n` is connected to async_mmap port `mat_C_ch_in_4.write_data`
D0329 14:40:55.295 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_data_full_n` is connected to async_mmap port `mat_C_ch_in_4.write_data`
D0329 14:40:55.296 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_data_write` is connected to async_mmap port `mat_C_ch_in_4.write_data`
D0329 14:40:55.296 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_data_write` is connected to async_mmap port `mat_C_ch_in_4.write_data`
D0329 14:40:55.296 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_in_4.write_resp`
D0329 14:40:55.296 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_in_4.write_resp`
D0329 14:40:55.296 tapa.verilog.xilinx.async_mmap:81] `read_C_4.C_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_in_4.write_resp`
D0329 14:40:55.296 tapa.verilog.xilinx.async_mmap:81] `read_C_4.C_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_in_4.write_resp`
D0329 14:40:55.296 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_in_4.write_resp`
D0329 14:40:55.296 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_in_4.write_resp`
D0329 14:40:55.296 tapa.verilog.xilinx.async_mmap:81] `read_C_4.C_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_4.write_resp`
D0329 14:40:55.296 tapa.verilog.xilinx.async_mmap:81] `read_C_4.C_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_4.write_resp`
D0329 14:40:55.296 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_resp_s_read` is connected to async_mmap port `mat_C_ch_in_4.write_resp`
D0329 14:40:55.296 tapa.verilog.xilinx.async_mmap:71] `read_C_4.C_write_resp_s_read` is connected to async_mmap port `mat_C_ch_in_4.write_resp`
D0329 14:40:55.296 tapa.core:671]     pipelined signal: M => read_C_5___M
D0329 14:40:55.296 tapa.core:671]     pipelined signal: M => read_C_5___M
D0329 14:40:55.297 tapa.core:671]     pipelined signal: P_N => read_C_5___P_N
D0329 14:40:55.297 tapa.core:671]     pipelined signal: P_N => read_C_5___P_N
D0329 14:40:55.297 tapa.core:671]     pipelined signal: mat_C_ch_in_5 => read_C_5___mat_C_ch_in_5
D0329 14:40:55.297 tapa.core:671]     pipelined signal: mat_C_ch_in_5 => read_C_5___mat_C_ch_in_5
D0329 14:40:55.297 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_read_addr_din` is connected to async_mmap port `mat_C_ch_in_5.read_addr`
D0329 14:40:55.297 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_read_addr_din` is connected to async_mmap port `mat_C_ch_in_5.read_addr`
D0329 14:40:55.297 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_read_addr_full_n` is connected to async_mmap port `mat_C_ch_in_5.read_addr`
D0329 14:40:55.297 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_read_addr_full_n` is connected to async_mmap port `mat_C_ch_in_5.read_addr`
D0329 14:40:55.297 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_read_addr_write` is connected to async_mmap port `mat_C_ch_in_5.read_addr`
D0329 14:40:55.297 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_read_addr_write` is connected to async_mmap port `mat_C_ch_in_5.read_addr`
D0329 14:40:55.297 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_read_data_s_dout` is connected to async_mmap port `mat_C_ch_in_5.read_data`
D0329 14:40:55.297 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_read_data_s_dout` is connected to async_mmap port `mat_C_ch_in_5.read_data`
D0329 14:40:55.297 tapa.verilog.xilinx.async_mmap:81] `read_C_5.C_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_in_5.read_data`
D0329 14:40:55.297 tapa.verilog.xilinx.async_mmap:81] `read_C_5.C_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_in_5.read_data`
D0329 14:40:55.297 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_in_5.read_data`
D0329 14:40:55.297 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_in_5.read_data`
D0329 14:40:55.297 tapa.verilog.xilinx.async_mmap:81] `read_C_5.C_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_5.read_data`
D0329 14:40:55.297 tapa.verilog.xilinx.async_mmap:81] `read_C_5.C_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_5.read_data`
D0329 14:40:55.297 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_read_data_s_read` is connected to async_mmap port `mat_C_ch_in_5.read_data`
D0329 14:40:55.297 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_read_data_s_read` is connected to async_mmap port `mat_C_ch_in_5.read_data`
D0329 14:40:55.298 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_addr_din` is connected to async_mmap port `mat_C_ch_in_5.write_addr`
D0329 14:40:55.298 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_addr_din` is connected to async_mmap port `mat_C_ch_in_5.write_addr`
D0329 14:40:55.298 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_addr_full_n` is connected to async_mmap port `mat_C_ch_in_5.write_addr`
D0329 14:40:55.298 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_addr_full_n` is connected to async_mmap port `mat_C_ch_in_5.write_addr`
D0329 14:40:55.298 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_addr_write` is connected to async_mmap port `mat_C_ch_in_5.write_addr`
D0329 14:40:55.298 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_addr_write` is connected to async_mmap port `mat_C_ch_in_5.write_addr`
D0329 14:40:55.298 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_data_din` is connected to async_mmap port `mat_C_ch_in_5.write_data`
D0329 14:40:55.298 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_data_din` is connected to async_mmap port `mat_C_ch_in_5.write_data`
D0329 14:40:55.298 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_data_full_n` is connected to async_mmap port `mat_C_ch_in_5.write_data`
D0329 14:40:55.298 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_data_full_n` is connected to async_mmap port `mat_C_ch_in_5.write_data`
D0329 14:40:55.298 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_data_write` is connected to async_mmap port `mat_C_ch_in_5.write_data`
D0329 14:40:55.298 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_data_write` is connected to async_mmap port `mat_C_ch_in_5.write_data`
D0329 14:40:55.298 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_in_5.write_resp`
D0329 14:40:55.298 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_in_5.write_resp`
D0329 14:40:55.298 tapa.verilog.xilinx.async_mmap:81] `read_C_5.C_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_in_5.write_resp`
D0329 14:40:55.298 tapa.verilog.xilinx.async_mmap:81] `read_C_5.C_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_in_5.write_resp`
D0329 14:40:55.298 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_in_5.write_resp`
D0329 14:40:55.298 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_in_5.write_resp`
D0329 14:40:55.298 tapa.verilog.xilinx.async_mmap:81] `read_C_5.C_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_5.write_resp`
D0329 14:40:55.298 tapa.verilog.xilinx.async_mmap:81] `read_C_5.C_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_5.write_resp`
D0329 14:40:55.298 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_resp_s_read` is connected to async_mmap port `mat_C_ch_in_5.write_resp`
D0329 14:40:55.298 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_resp_s_read` is connected to async_mmap port `mat_C_ch_in_5.write_resp`
D0329 14:40:55.300 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_read_addr_din` is connected to async_mmap port `mat_C_ch_in_5.read_addr`
D0329 14:40:55.300 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_read_addr_din` is connected to async_mmap port `mat_C_ch_in_5.read_addr`
D0329 14:40:55.300 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_read_addr_full_n` is connected to async_mmap port `mat_C_ch_in_5.read_addr`
D0329 14:40:55.300 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_read_addr_full_n` is connected to async_mmap port `mat_C_ch_in_5.read_addr`
D0329 14:40:55.300 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_read_addr_write` is connected to async_mmap port `mat_C_ch_in_5.read_addr`
D0329 14:40:55.300 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_read_addr_write` is connected to async_mmap port `mat_C_ch_in_5.read_addr`
D0329 14:40:55.300 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_read_data_s_dout` is connected to async_mmap port `mat_C_ch_in_5.read_data`
D0329 14:40:55.300 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_read_data_s_dout` is connected to async_mmap port `mat_C_ch_in_5.read_data`
D0329 14:40:55.300 tapa.verilog.xilinx.async_mmap:81] `read_C_5.C_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_in_5.read_data`
D0329 14:40:55.300 tapa.verilog.xilinx.async_mmap:81] `read_C_5.C_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_in_5.read_data`
D0329 14:40:55.300 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_in_5.read_data`
D0329 14:40:55.300 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_in_5.read_data`
D0329 14:40:55.300 tapa.verilog.xilinx.async_mmap:81] `read_C_5.C_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_5.read_data`
D0329 14:40:55.300 tapa.verilog.xilinx.async_mmap:81] `read_C_5.C_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_5.read_data`
D0329 14:40:55.300 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_read_data_s_read` is connected to async_mmap port `mat_C_ch_in_5.read_data`
D0329 14:40:55.300 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_read_data_s_read` is connected to async_mmap port `mat_C_ch_in_5.read_data`
D0329 14:40:55.300 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_addr_din` is connected to async_mmap port `mat_C_ch_in_5.write_addr`
D0329 14:40:55.300 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_addr_din` is connected to async_mmap port `mat_C_ch_in_5.write_addr`
D0329 14:40:55.300 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_addr_full_n` is connected to async_mmap port `mat_C_ch_in_5.write_addr`
D0329 14:40:55.300 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_addr_full_n` is connected to async_mmap port `mat_C_ch_in_5.write_addr`
D0329 14:40:55.300 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_addr_write` is connected to async_mmap port `mat_C_ch_in_5.write_addr`
D0329 14:40:55.300 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_addr_write` is connected to async_mmap port `mat_C_ch_in_5.write_addr`
D0329 14:40:55.300 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_data_din` is connected to async_mmap port `mat_C_ch_in_5.write_data`
D0329 14:40:55.300 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_data_din` is connected to async_mmap port `mat_C_ch_in_5.write_data`
D0329 14:40:55.301 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_data_full_n` is connected to async_mmap port `mat_C_ch_in_5.write_data`
D0329 14:40:55.301 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_data_full_n` is connected to async_mmap port `mat_C_ch_in_5.write_data`
D0329 14:40:55.301 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_data_write` is connected to async_mmap port `mat_C_ch_in_5.write_data`
D0329 14:40:55.301 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_data_write` is connected to async_mmap port `mat_C_ch_in_5.write_data`
D0329 14:40:55.301 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_in_5.write_resp`
D0329 14:40:55.301 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_in_5.write_resp`
D0329 14:40:55.301 tapa.verilog.xilinx.async_mmap:81] `read_C_5.C_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_in_5.write_resp`
D0329 14:40:55.301 tapa.verilog.xilinx.async_mmap:81] `read_C_5.C_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_in_5.write_resp`
D0329 14:40:55.301 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_in_5.write_resp`
D0329 14:40:55.301 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_in_5.write_resp`
D0329 14:40:55.301 tapa.verilog.xilinx.async_mmap:81] `read_C_5.C_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_5.write_resp`
D0329 14:40:55.301 tapa.verilog.xilinx.async_mmap:81] `read_C_5.C_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_5.write_resp`
D0329 14:40:55.301 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_resp_s_read` is connected to async_mmap port `mat_C_ch_in_5.write_resp`
D0329 14:40:55.301 tapa.verilog.xilinx.async_mmap:71] `read_C_5.C_write_resp_s_read` is connected to async_mmap port `mat_C_ch_in_5.write_resp`
D0329 14:40:55.301 tapa.core:671]     pipelined signal: M => read_C_6___M
D0329 14:40:55.301 tapa.core:671]     pipelined signal: M => read_C_6___M
D0329 14:40:55.302 tapa.core:671]     pipelined signal: P_N => read_C_6___P_N
D0329 14:40:55.302 tapa.core:671]     pipelined signal: P_N => read_C_6___P_N
D0329 14:40:55.302 tapa.core:671]     pipelined signal: mat_C_ch_in_6 => read_C_6___mat_C_ch_in_6
D0329 14:40:55.302 tapa.core:671]     pipelined signal: mat_C_ch_in_6 => read_C_6___mat_C_ch_in_6
D0329 14:40:55.302 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_read_addr_din` is connected to async_mmap port `mat_C_ch_in_6.read_addr`
D0329 14:40:55.302 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_read_addr_din` is connected to async_mmap port `mat_C_ch_in_6.read_addr`
D0329 14:40:55.302 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_read_addr_full_n` is connected to async_mmap port `mat_C_ch_in_6.read_addr`
D0329 14:40:55.302 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_read_addr_full_n` is connected to async_mmap port `mat_C_ch_in_6.read_addr`
D0329 14:40:55.302 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_read_addr_write` is connected to async_mmap port `mat_C_ch_in_6.read_addr`
D0329 14:40:55.302 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_read_addr_write` is connected to async_mmap port `mat_C_ch_in_6.read_addr`
D0329 14:40:55.302 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_read_data_s_dout` is connected to async_mmap port `mat_C_ch_in_6.read_data`
D0329 14:40:55.302 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_read_data_s_dout` is connected to async_mmap port `mat_C_ch_in_6.read_data`
D0329 14:40:55.302 tapa.verilog.xilinx.async_mmap:81] `read_C_6.C_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_in_6.read_data`
D0329 14:40:55.302 tapa.verilog.xilinx.async_mmap:81] `read_C_6.C_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_in_6.read_data`
D0329 14:40:55.302 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_in_6.read_data`
D0329 14:40:55.302 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_in_6.read_data`
D0329 14:40:55.302 tapa.verilog.xilinx.async_mmap:81] `read_C_6.C_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_6.read_data`
D0329 14:40:55.302 tapa.verilog.xilinx.async_mmap:81] `read_C_6.C_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_6.read_data`
D0329 14:40:55.302 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_read_data_s_read` is connected to async_mmap port `mat_C_ch_in_6.read_data`
D0329 14:40:55.302 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_read_data_s_read` is connected to async_mmap port `mat_C_ch_in_6.read_data`
D0329 14:40:55.303 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_addr_din` is connected to async_mmap port `mat_C_ch_in_6.write_addr`
D0329 14:40:55.303 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_addr_din` is connected to async_mmap port `mat_C_ch_in_6.write_addr`
D0329 14:40:55.303 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_addr_full_n` is connected to async_mmap port `mat_C_ch_in_6.write_addr`
D0329 14:40:55.303 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_addr_full_n` is connected to async_mmap port `mat_C_ch_in_6.write_addr`
D0329 14:40:55.303 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_addr_write` is connected to async_mmap port `mat_C_ch_in_6.write_addr`
D0329 14:40:55.303 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_addr_write` is connected to async_mmap port `mat_C_ch_in_6.write_addr`
D0329 14:40:55.303 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_data_din` is connected to async_mmap port `mat_C_ch_in_6.write_data`
D0329 14:40:55.303 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_data_din` is connected to async_mmap port `mat_C_ch_in_6.write_data`
D0329 14:40:55.303 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_data_full_n` is connected to async_mmap port `mat_C_ch_in_6.write_data`
D0329 14:40:55.303 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_data_full_n` is connected to async_mmap port `mat_C_ch_in_6.write_data`
D0329 14:40:55.303 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_data_write` is connected to async_mmap port `mat_C_ch_in_6.write_data`
D0329 14:40:55.303 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_data_write` is connected to async_mmap port `mat_C_ch_in_6.write_data`
D0329 14:40:55.303 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_in_6.write_resp`
D0329 14:40:55.303 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_in_6.write_resp`
D0329 14:40:55.303 tapa.verilog.xilinx.async_mmap:81] `read_C_6.C_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_in_6.write_resp`
D0329 14:40:55.303 tapa.verilog.xilinx.async_mmap:81] `read_C_6.C_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_in_6.write_resp`
D0329 14:40:55.303 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_in_6.write_resp`
D0329 14:40:55.303 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_in_6.write_resp`
D0329 14:40:55.303 tapa.verilog.xilinx.async_mmap:81] `read_C_6.C_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_6.write_resp`
D0329 14:40:55.303 tapa.verilog.xilinx.async_mmap:81] `read_C_6.C_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_6.write_resp`
D0329 14:40:55.303 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_resp_s_read` is connected to async_mmap port `mat_C_ch_in_6.write_resp`
D0329 14:40:55.303 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_resp_s_read` is connected to async_mmap port `mat_C_ch_in_6.write_resp`
D0329 14:40:55.305 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_read_addr_din` is connected to async_mmap port `mat_C_ch_in_6.read_addr`
D0329 14:40:55.305 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_read_addr_din` is connected to async_mmap port `mat_C_ch_in_6.read_addr`
D0329 14:40:55.305 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_read_addr_full_n` is connected to async_mmap port `mat_C_ch_in_6.read_addr`
D0329 14:40:55.305 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_read_addr_full_n` is connected to async_mmap port `mat_C_ch_in_6.read_addr`
D0329 14:40:55.305 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_read_addr_write` is connected to async_mmap port `mat_C_ch_in_6.read_addr`
D0329 14:40:55.305 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_read_addr_write` is connected to async_mmap port `mat_C_ch_in_6.read_addr`
D0329 14:40:55.305 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_read_data_s_dout` is connected to async_mmap port `mat_C_ch_in_6.read_data`
D0329 14:40:55.305 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_read_data_s_dout` is connected to async_mmap port `mat_C_ch_in_6.read_data`
D0329 14:40:55.305 tapa.verilog.xilinx.async_mmap:81] `read_C_6.C_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_in_6.read_data`
D0329 14:40:55.305 tapa.verilog.xilinx.async_mmap:81] `read_C_6.C_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_in_6.read_data`
D0329 14:40:55.305 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_in_6.read_data`
D0329 14:40:55.305 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_in_6.read_data`
D0329 14:40:55.305 tapa.verilog.xilinx.async_mmap:81] `read_C_6.C_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_6.read_data`
D0329 14:40:55.305 tapa.verilog.xilinx.async_mmap:81] `read_C_6.C_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_6.read_data`
D0329 14:40:55.305 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_read_data_s_read` is connected to async_mmap port `mat_C_ch_in_6.read_data`
D0329 14:40:55.305 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_read_data_s_read` is connected to async_mmap port `mat_C_ch_in_6.read_data`
D0329 14:40:55.305 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_addr_din` is connected to async_mmap port `mat_C_ch_in_6.write_addr`
D0329 14:40:55.305 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_addr_din` is connected to async_mmap port `mat_C_ch_in_6.write_addr`
D0329 14:40:55.305 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_addr_full_n` is connected to async_mmap port `mat_C_ch_in_6.write_addr`
D0329 14:40:55.305 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_addr_full_n` is connected to async_mmap port `mat_C_ch_in_6.write_addr`
D0329 14:40:55.305 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_addr_write` is connected to async_mmap port `mat_C_ch_in_6.write_addr`
D0329 14:40:55.305 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_addr_write` is connected to async_mmap port `mat_C_ch_in_6.write_addr`
D0329 14:40:55.306 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_data_din` is connected to async_mmap port `mat_C_ch_in_6.write_data`
D0329 14:40:55.306 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_data_din` is connected to async_mmap port `mat_C_ch_in_6.write_data`
D0329 14:40:55.306 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_data_full_n` is connected to async_mmap port `mat_C_ch_in_6.write_data`
D0329 14:40:55.306 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_data_full_n` is connected to async_mmap port `mat_C_ch_in_6.write_data`
D0329 14:40:55.306 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_data_write` is connected to async_mmap port `mat_C_ch_in_6.write_data`
D0329 14:40:55.306 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_data_write` is connected to async_mmap port `mat_C_ch_in_6.write_data`
D0329 14:40:55.306 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_in_6.write_resp`
D0329 14:40:55.306 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_in_6.write_resp`
D0329 14:40:55.306 tapa.verilog.xilinx.async_mmap:81] `read_C_6.C_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_in_6.write_resp`
D0329 14:40:55.306 tapa.verilog.xilinx.async_mmap:81] `read_C_6.C_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_in_6.write_resp`
D0329 14:40:55.306 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_in_6.write_resp`
D0329 14:40:55.306 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_in_6.write_resp`
D0329 14:40:55.306 tapa.verilog.xilinx.async_mmap:81] `read_C_6.C_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_6.write_resp`
D0329 14:40:55.306 tapa.verilog.xilinx.async_mmap:81] `read_C_6.C_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_6.write_resp`
D0329 14:40:55.306 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_resp_s_read` is connected to async_mmap port `mat_C_ch_in_6.write_resp`
D0329 14:40:55.306 tapa.verilog.xilinx.async_mmap:71] `read_C_6.C_write_resp_s_read` is connected to async_mmap port `mat_C_ch_in_6.write_resp`
D0329 14:40:55.306 tapa.core:671]     pipelined signal: M => read_C_7___M
D0329 14:40:55.306 tapa.core:671]     pipelined signal: M => read_C_7___M
D0329 14:40:55.307 tapa.core:671]     pipelined signal: P_N => read_C_7___P_N
D0329 14:40:55.307 tapa.core:671]     pipelined signal: P_N => read_C_7___P_N
D0329 14:40:55.307 tapa.core:671]     pipelined signal: mat_C_ch_in_7 => read_C_7___mat_C_ch_in_7
D0329 14:40:55.307 tapa.core:671]     pipelined signal: mat_C_ch_in_7 => read_C_7___mat_C_ch_in_7
D0329 14:40:55.307 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_read_addr_din` is connected to async_mmap port `mat_C_ch_in_7.read_addr`
D0329 14:40:55.307 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_read_addr_din` is connected to async_mmap port `mat_C_ch_in_7.read_addr`
D0329 14:40:55.307 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_read_addr_full_n` is connected to async_mmap port `mat_C_ch_in_7.read_addr`
D0329 14:40:55.307 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_read_addr_full_n` is connected to async_mmap port `mat_C_ch_in_7.read_addr`
D0329 14:40:55.307 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_read_addr_write` is connected to async_mmap port `mat_C_ch_in_7.read_addr`
D0329 14:40:55.307 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_read_addr_write` is connected to async_mmap port `mat_C_ch_in_7.read_addr`
D0329 14:40:55.307 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_read_data_s_dout` is connected to async_mmap port `mat_C_ch_in_7.read_data`
D0329 14:40:55.307 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_read_data_s_dout` is connected to async_mmap port `mat_C_ch_in_7.read_data`
D0329 14:40:55.307 tapa.verilog.xilinx.async_mmap:81] `read_C_7.C_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_in_7.read_data`
D0329 14:40:55.307 tapa.verilog.xilinx.async_mmap:81] `read_C_7.C_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_in_7.read_data`
D0329 14:40:55.307 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_in_7.read_data`
D0329 14:40:55.307 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_in_7.read_data`
D0329 14:40:55.307 tapa.verilog.xilinx.async_mmap:81] `read_C_7.C_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_7.read_data`
D0329 14:40:55.307 tapa.verilog.xilinx.async_mmap:81] `read_C_7.C_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_7.read_data`
D0329 14:40:55.308 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_read_data_s_read` is connected to async_mmap port `mat_C_ch_in_7.read_data`
D0329 14:40:55.308 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_read_data_s_read` is connected to async_mmap port `mat_C_ch_in_7.read_data`
D0329 14:40:55.308 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_addr_din` is connected to async_mmap port `mat_C_ch_in_7.write_addr`
D0329 14:40:55.308 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_addr_din` is connected to async_mmap port `mat_C_ch_in_7.write_addr`
D0329 14:40:55.308 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_addr_full_n` is connected to async_mmap port `mat_C_ch_in_7.write_addr`
D0329 14:40:55.308 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_addr_full_n` is connected to async_mmap port `mat_C_ch_in_7.write_addr`
D0329 14:40:55.308 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_addr_write` is connected to async_mmap port `mat_C_ch_in_7.write_addr`
D0329 14:40:55.308 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_addr_write` is connected to async_mmap port `mat_C_ch_in_7.write_addr`
D0329 14:40:55.308 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_data_din` is connected to async_mmap port `mat_C_ch_in_7.write_data`
D0329 14:40:55.308 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_data_din` is connected to async_mmap port `mat_C_ch_in_7.write_data`
D0329 14:40:55.308 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_data_full_n` is connected to async_mmap port `mat_C_ch_in_7.write_data`
D0329 14:40:55.308 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_data_full_n` is connected to async_mmap port `mat_C_ch_in_7.write_data`
D0329 14:40:55.308 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_data_write` is connected to async_mmap port `mat_C_ch_in_7.write_data`
D0329 14:40:55.308 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_data_write` is connected to async_mmap port `mat_C_ch_in_7.write_data`
D0329 14:40:55.308 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_in_7.write_resp`
D0329 14:40:55.308 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_in_7.write_resp`
D0329 14:40:55.308 tapa.verilog.xilinx.async_mmap:81] `read_C_7.C_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_in_7.write_resp`
D0329 14:40:55.308 tapa.verilog.xilinx.async_mmap:81] `read_C_7.C_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_in_7.write_resp`
D0329 14:40:55.308 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_in_7.write_resp`
D0329 14:40:55.308 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_in_7.write_resp`
D0329 14:40:55.308 tapa.verilog.xilinx.async_mmap:81] `read_C_7.C_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_7.write_resp`
D0329 14:40:55.308 tapa.verilog.xilinx.async_mmap:81] `read_C_7.C_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_7.write_resp`
D0329 14:40:55.308 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_resp_s_read` is connected to async_mmap port `mat_C_ch_in_7.write_resp`
D0329 14:40:55.308 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_resp_s_read` is connected to async_mmap port `mat_C_ch_in_7.write_resp`
D0329 14:40:55.310 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_read_addr_din` is connected to async_mmap port `mat_C_ch_in_7.read_addr`
D0329 14:40:55.310 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_read_addr_din` is connected to async_mmap port `mat_C_ch_in_7.read_addr`
D0329 14:40:55.310 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_read_addr_full_n` is connected to async_mmap port `mat_C_ch_in_7.read_addr`
D0329 14:40:55.310 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_read_addr_full_n` is connected to async_mmap port `mat_C_ch_in_7.read_addr`
D0329 14:40:55.310 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_read_addr_write` is connected to async_mmap port `mat_C_ch_in_7.read_addr`
D0329 14:40:55.310 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_read_addr_write` is connected to async_mmap port `mat_C_ch_in_7.read_addr`
D0329 14:40:55.310 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_read_data_s_dout` is connected to async_mmap port `mat_C_ch_in_7.read_data`
D0329 14:40:55.310 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_read_data_s_dout` is connected to async_mmap port `mat_C_ch_in_7.read_data`
D0329 14:40:55.310 tapa.verilog.xilinx.async_mmap:81] `read_C_7.C_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_in_7.read_data`
D0329 14:40:55.310 tapa.verilog.xilinx.async_mmap:81] `read_C_7.C_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_in_7.read_data`
D0329 14:40:55.310 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_in_7.read_data`
D0329 14:40:55.310 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_in_7.read_data`
D0329 14:40:55.310 tapa.verilog.xilinx.async_mmap:81] `read_C_7.C_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_7.read_data`
D0329 14:40:55.310 tapa.verilog.xilinx.async_mmap:81] `read_C_7.C_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_7.read_data`
D0329 14:40:55.310 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_read_data_s_read` is connected to async_mmap port `mat_C_ch_in_7.read_data`
D0329 14:40:55.310 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_read_data_s_read` is connected to async_mmap port `mat_C_ch_in_7.read_data`
D0329 14:40:55.310 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_addr_din` is connected to async_mmap port `mat_C_ch_in_7.write_addr`
D0329 14:40:55.310 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_addr_din` is connected to async_mmap port `mat_C_ch_in_7.write_addr`
D0329 14:40:55.310 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_addr_full_n` is connected to async_mmap port `mat_C_ch_in_7.write_addr`
D0329 14:40:55.310 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_addr_full_n` is connected to async_mmap port `mat_C_ch_in_7.write_addr`
D0329 14:40:55.310 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_addr_write` is connected to async_mmap port `mat_C_ch_in_7.write_addr`
D0329 14:40:55.310 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_addr_write` is connected to async_mmap port `mat_C_ch_in_7.write_addr`
D0329 14:40:55.311 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_data_din` is connected to async_mmap port `mat_C_ch_in_7.write_data`
D0329 14:40:55.311 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_data_din` is connected to async_mmap port `mat_C_ch_in_7.write_data`
D0329 14:40:55.311 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_data_full_n` is connected to async_mmap port `mat_C_ch_in_7.write_data`
D0329 14:40:55.311 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_data_full_n` is connected to async_mmap port `mat_C_ch_in_7.write_data`
D0329 14:40:55.311 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_data_write` is connected to async_mmap port `mat_C_ch_in_7.write_data`
D0329 14:40:55.311 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_data_write` is connected to async_mmap port `mat_C_ch_in_7.write_data`
D0329 14:40:55.311 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_in_7.write_resp`
D0329 14:40:55.311 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_in_7.write_resp`
D0329 14:40:55.311 tapa.verilog.xilinx.async_mmap:81] `read_C_7.C_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_in_7.write_resp`
D0329 14:40:55.311 tapa.verilog.xilinx.async_mmap:81] `read_C_7.C_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_in_7.write_resp`
D0329 14:40:55.311 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_in_7.write_resp`
D0329 14:40:55.311 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_in_7.write_resp`
D0329 14:40:55.311 tapa.verilog.xilinx.async_mmap:81] `read_C_7.C_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_7.write_resp`
D0329 14:40:55.311 tapa.verilog.xilinx.async_mmap:81] `read_C_7.C_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_in_7.write_resp`
D0329 14:40:55.311 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_resp_s_read` is connected to async_mmap port `mat_C_ch_in_7.write_resp`
D0329 14:40:55.311 tapa.verilog.xilinx.async_mmap:71] `read_C_7.C_write_resp_s_read` is connected to async_mmap port `mat_C_ch_in_7.write_resp`
D0329 14:40:55.312 tapa.core:671]     pipelined signal: K => read_edge_list_ptr_0___K
D0329 14:40:55.312 tapa.core:671]     pipelined signal: K => read_edge_list_ptr_0___K
D0329 14:40:55.312 tapa.core:671]     pipelined signal: M => read_edge_list_ptr_0___M
D0329 14:40:55.312 tapa.core:671]     pipelined signal: M => read_edge_list_ptr_0___M
D0329 14:40:55.312 tapa.core:671]     pipelined signal: NUM_ITE => read_edge_list_ptr_0___NUM_ITE
D0329 14:40:55.312 tapa.core:671]     pipelined signal: NUM_ITE => read_edge_list_ptr_0___NUM_ITE
D0329 14:40:55.312 tapa.core:671]     pipelined signal: P_N => read_edge_list_ptr_0___P_N
D0329 14:40:55.312 tapa.core:671]     pipelined signal: P_N => read_edge_list_ptr_0___P_N
D0329 14:40:55.312 tapa.core:671]     pipelined signal: edge_list_ptr => read_edge_list_ptr_0___edge_list_ptr
D0329 14:40:55.312 tapa.core:671]     pipelined signal: edge_list_ptr => read_edge_list_ptr_0___edge_list_ptr
D0329 14:40:55.312 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_read_addr_din` is connected to async_mmap port `edge_list_ptr.read_addr`
D0329 14:40:55.312 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_read_addr_din` is connected to async_mmap port `edge_list_ptr.read_addr`
D0329 14:40:55.312 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_read_addr_full_n` is connected to async_mmap port `edge_list_ptr.read_addr`
D0329 14:40:55.312 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_read_addr_full_n` is connected to async_mmap port `edge_list_ptr.read_addr`
D0329 14:40:55.312 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_read_addr_write` is connected to async_mmap port `edge_list_ptr.read_addr`
D0329 14:40:55.312 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_read_addr_write` is connected to async_mmap port `edge_list_ptr.read_addr`
D0329 14:40:55.313 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_read_data_s_dout` is connected to async_mmap port `edge_list_ptr.read_data`
D0329 14:40:55.313 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_read_data_s_dout` is connected to async_mmap port `edge_list_ptr.read_data`
D0329 14:40:55.313 tapa.verilog.xilinx.async_mmap:81] `read_edge_list_ptr_0.edge_list_ptr_read_data_peek_dout` is connected to async_mmap port `edge_list_ptr.read_data`
D0329 14:40:55.313 tapa.verilog.xilinx.async_mmap:81] `read_edge_list_ptr_0.edge_list_ptr_read_data_peek_dout` is connected to async_mmap port `edge_list_ptr.read_data`
D0329 14:40:55.313 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_read_data_s_empty_n` is connected to async_mmap port `edge_list_ptr.read_data`
D0329 14:40:55.313 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_read_data_s_empty_n` is connected to async_mmap port `edge_list_ptr.read_data`
D0329 14:40:55.313 tapa.verilog.xilinx.async_mmap:81] `read_edge_list_ptr_0.edge_list_ptr_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ptr.read_data`
D0329 14:40:55.313 tapa.verilog.xilinx.async_mmap:81] `read_edge_list_ptr_0.edge_list_ptr_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ptr.read_data`
D0329 14:40:55.313 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_read_data_s_read` is connected to async_mmap port `edge_list_ptr.read_data`
D0329 14:40:55.313 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_read_data_s_read` is connected to async_mmap port `edge_list_ptr.read_data`
D0329 14:40:55.313 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_addr_din` is connected to async_mmap port `edge_list_ptr.write_addr`
D0329 14:40:55.313 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_addr_din` is connected to async_mmap port `edge_list_ptr.write_addr`
D0329 14:40:55.313 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_addr_full_n` is connected to async_mmap port `edge_list_ptr.write_addr`
D0329 14:40:55.313 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_addr_full_n` is connected to async_mmap port `edge_list_ptr.write_addr`
D0329 14:40:55.313 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_addr_write` is connected to async_mmap port `edge_list_ptr.write_addr`
D0329 14:40:55.313 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_addr_write` is connected to async_mmap port `edge_list_ptr.write_addr`
D0329 14:40:55.313 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_data_din` is connected to async_mmap port `edge_list_ptr.write_data`
D0329 14:40:55.313 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_data_din` is connected to async_mmap port `edge_list_ptr.write_data`
D0329 14:40:55.313 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_data_full_n` is connected to async_mmap port `edge_list_ptr.write_data`
D0329 14:40:55.313 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_data_full_n` is connected to async_mmap port `edge_list_ptr.write_data`
D0329 14:40:55.313 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_data_write` is connected to async_mmap port `edge_list_ptr.write_data`
D0329 14:40:55.313 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_data_write` is connected to async_mmap port `edge_list_ptr.write_data`
D0329 14:40:55.314 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_resp_s_dout` is connected to async_mmap port `edge_list_ptr.write_resp`
D0329 14:40:55.314 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_resp_s_dout` is connected to async_mmap port `edge_list_ptr.write_resp`
D0329 14:40:55.314 tapa.verilog.xilinx.async_mmap:81] `read_edge_list_ptr_0.edge_list_ptr_write_resp_peek_dout` is connected to async_mmap port `edge_list_ptr.write_resp`
D0329 14:40:55.314 tapa.verilog.xilinx.async_mmap:81] `read_edge_list_ptr_0.edge_list_ptr_write_resp_peek_dout` is connected to async_mmap port `edge_list_ptr.write_resp`
D0329 14:40:55.314 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ptr.write_resp`
D0329 14:40:55.314 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ptr.write_resp`
D0329 14:40:55.314 tapa.verilog.xilinx.async_mmap:81] `read_edge_list_ptr_0.edge_list_ptr_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ptr.write_resp`
D0329 14:40:55.314 tapa.verilog.xilinx.async_mmap:81] `read_edge_list_ptr_0.edge_list_ptr_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ptr.write_resp`
D0329 14:40:55.314 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_resp_s_read` is connected to async_mmap port `edge_list_ptr.write_resp`
D0329 14:40:55.314 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_resp_s_read` is connected to async_mmap port `edge_list_ptr.write_resp`
D0329 14:40:55.315 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_read_addr_din` is connected to async_mmap port `edge_list_ptr.read_addr`
D0329 14:40:55.315 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_read_addr_din` is connected to async_mmap port `edge_list_ptr.read_addr`
D0329 14:40:55.315 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_read_addr_full_n` is connected to async_mmap port `edge_list_ptr.read_addr`
D0329 14:40:55.315 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_read_addr_full_n` is connected to async_mmap port `edge_list_ptr.read_addr`
D0329 14:40:55.315 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_read_addr_write` is connected to async_mmap port `edge_list_ptr.read_addr`
D0329 14:40:55.315 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_read_addr_write` is connected to async_mmap port `edge_list_ptr.read_addr`
D0329 14:40:55.315 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_read_data_s_dout` is connected to async_mmap port `edge_list_ptr.read_data`
D0329 14:40:55.315 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_read_data_s_dout` is connected to async_mmap port `edge_list_ptr.read_data`
D0329 14:40:55.315 tapa.verilog.xilinx.async_mmap:81] `read_edge_list_ptr_0.edge_list_ptr_read_data_peek_dout` is connected to async_mmap port `edge_list_ptr.read_data`
D0329 14:40:55.315 tapa.verilog.xilinx.async_mmap:81] `read_edge_list_ptr_0.edge_list_ptr_read_data_peek_dout` is connected to async_mmap port `edge_list_ptr.read_data`
D0329 14:40:55.316 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_read_data_s_empty_n` is connected to async_mmap port `edge_list_ptr.read_data`
D0329 14:40:55.316 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_read_data_s_empty_n` is connected to async_mmap port `edge_list_ptr.read_data`
D0329 14:40:55.316 tapa.verilog.xilinx.async_mmap:81] `read_edge_list_ptr_0.edge_list_ptr_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ptr.read_data`
D0329 14:40:55.316 tapa.verilog.xilinx.async_mmap:81] `read_edge_list_ptr_0.edge_list_ptr_read_data_peek_empty_n` is connected to async_mmap port `edge_list_ptr.read_data`
D0329 14:40:55.316 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_read_data_s_read` is connected to async_mmap port `edge_list_ptr.read_data`
D0329 14:40:55.316 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_read_data_s_read` is connected to async_mmap port `edge_list_ptr.read_data`
D0329 14:40:55.316 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_addr_din` is connected to async_mmap port `edge_list_ptr.write_addr`
D0329 14:40:55.316 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_addr_din` is connected to async_mmap port `edge_list_ptr.write_addr`
D0329 14:40:55.316 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_addr_full_n` is connected to async_mmap port `edge_list_ptr.write_addr`
D0329 14:40:55.316 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_addr_full_n` is connected to async_mmap port `edge_list_ptr.write_addr`
D0329 14:40:55.316 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_addr_write` is connected to async_mmap port `edge_list_ptr.write_addr`
D0329 14:40:55.316 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_addr_write` is connected to async_mmap port `edge_list_ptr.write_addr`
D0329 14:40:55.316 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_data_din` is connected to async_mmap port `edge_list_ptr.write_data`
D0329 14:40:55.316 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_data_din` is connected to async_mmap port `edge_list_ptr.write_data`
D0329 14:40:55.316 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_data_full_n` is connected to async_mmap port `edge_list_ptr.write_data`
D0329 14:40:55.316 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_data_full_n` is connected to async_mmap port `edge_list_ptr.write_data`
D0329 14:40:55.316 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_data_write` is connected to async_mmap port `edge_list_ptr.write_data`
D0329 14:40:55.316 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_data_write` is connected to async_mmap port `edge_list_ptr.write_data`
D0329 14:40:55.316 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_resp_s_dout` is connected to async_mmap port `edge_list_ptr.write_resp`
D0329 14:40:55.316 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_resp_s_dout` is connected to async_mmap port `edge_list_ptr.write_resp`
D0329 14:40:55.316 tapa.verilog.xilinx.async_mmap:81] `read_edge_list_ptr_0.edge_list_ptr_write_resp_peek_dout` is connected to async_mmap port `edge_list_ptr.write_resp`
D0329 14:40:55.316 tapa.verilog.xilinx.async_mmap:81] `read_edge_list_ptr_0.edge_list_ptr_write_resp_peek_dout` is connected to async_mmap port `edge_list_ptr.write_resp`
D0329 14:40:55.317 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ptr.write_resp`
D0329 14:40:55.317 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_resp_s_empty_n` is connected to async_mmap port `edge_list_ptr.write_resp`
D0329 14:40:55.317 tapa.verilog.xilinx.async_mmap:81] `read_edge_list_ptr_0.edge_list_ptr_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ptr.write_resp`
D0329 14:40:55.317 tapa.verilog.xilinx.async_mmap:81] `read_edge_list_ptr_0.edge_list_ptr_write_resp_peek_empty_n` is connected to async_mmap port `edge_list_ptr.write_resp`
D0329 14:40:55.317 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_resp_s_read` is connected to async_mmap port `edge_list_ptr.write_resp`
D0329 14:40:55.317 tapa.verilog.xilinx.async_mmap:71] `read_edge_list_ptr_0.edge_list_ptr_write_resp_s_read` is connected to async_mmap port `edge_list_ptr.write_resp`
D0329 14:40:55.317 tapa.core:671]     pipelined signal: mat_C_ch_0 => write_C_0___mat_C_ch_0
D0329 14:40:55.317 tapa.core:671]     pipelined signal: mat_C_ch_0 => write_C_0___mat_C_ch_0
D0329 14:40:55.317 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_read_addr_din` is connected to async_mmap port `mat_C_ch_0.read_addr`
D0329 14:40:55.317 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_read_addr_din` is connected to async_mmap port `mat_C_ch_0.read_addr`
D0329 14:40:55.317 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_read_addr_full_n` is connected to async_mmap port `mat_C_ch_0.read_addr`
D0329 14:40:55.317 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_read_addr_full_n` is connected to async_mmap port `mat_C_ch_0.read_addr`
D0329 14:40:55.317 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_read_addr_write` is connected to async_mmap port `mat_C_ch_0.read_addr`
D0329 14:40:55.317 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_read_addr_write` is connected to async_mmap port `mat_C_ch_0.read_addr`
D0329 14:40:55.318 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_read_data_s_dout` is connected to async_mmap port `mat_C_ch_0.read_data`
D0329 14:40:55.318 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_read_data_s_dout` is connected to async_mmap port `mat_C_ch_0.read_data`
D0329 14:40:55.318 tapa.verilog.xilinx.async_mmap:81] `write_C_0.C_out_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_0.read_data`
D0329 14:40:55.318 tapa.verilog.xilinx.async_mmap:81] `write_C_0.C_out_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_0.read_data`
D0329 14:40:55.318 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_0.read_data`
D0329 14:40:55.318 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_0.read_data`
D0329 14:40:55.318 tapa.verilog.xilinx.async_mmap:81] `write_C_0.C_out_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_0.read_data`
D0329 14:40:55.318 tapa.verilog.xilinx.async_mmap:81] `write_C_0.C_out_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_0.read_data`
D0329 14:40:55.318 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_read_data_s_read` is connected to async_mmap port `mat_C_ch_0.read_data`
D0329 14:40:55.318 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_read_data_s_read` is connected to async_mmap port `mat_C_ch_0.read_data`
D0329 14:40:55.318 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_addr_din` is connected to async_mmap port `mat_C_ch_0.write_addr`
D0329 14:40:55.318 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_addr_din` is connected to async_mmap port `mat_C_ch_0.write_addr`
D0329 14:40:55.318 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_addr_full_n` is connected to async_mmap port `mat_C_ch_0.write_addr`
D0329 14:40:55.318 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_addr_full_n` is connected to async_mmap port `mat_C_ch_0.write_addr`
D0329 14:40:55.318 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_addr_write` is connected to async_mmap port `mat_C_ch_0.write_addr`
D0329 14:40:55.318 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_addr_write` is connected to async_mmap port `mat_C_ch_0.write_addr`
D0329 14:40:55.318 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_data_din` is connected to async_mmap port `mat_C_ch_0.write_data`
D0329 14:40:55.318 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_data_din` is connected to async_mmap port `mat_C_ch_0.write_data`
D0329 14:40:55.318 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_data_full_n` is connected to async_mmap port `mat_C_ch_0.write_data`
D0329 14:40:55.318 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_data_full_n` is connected to async_mmap port `mat_C_ch_0.write_data`
D0329 14:40:55.318 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_data_write` is connected to async_mmap port `mat_C_ch_0.write_data`
D0329 14:40:55.318 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_data_write` is connected to async_mmap port `mat_C_ch_0.write_data`
D0329 14:40:55.318 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_0.write_resp`
D0329 14:40:55.318 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_0.write_resp`
D0329 14:40:55.319 tapa.verilog.xilinx.async_mmap:81] `write_C_0.C_out_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_0.write_resp`
D0329 14:40:55.319 tapa.verilog.xilinx.async_mmap:81] `write_C_0.C_out_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_0.write_resp`
D0329 14:40:55.319 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_0.write_resp`
D0329 14:40:55.319 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_0.write_resp`
D0329 14:40:55.319 tapa.verilog.xilinx.async_mmap:81] `write_C_0.C_out_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_0.write_resp`
D0329 14:40:55.319 tapa.verilog.xilinx.async_mmap:81] `write_C_0.C_out_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_0.write_resp`
D0329 14:40:55.319 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_resp_s_read` is connected to async_mmap port `mat_C_ch_0.write_resp`
D0329 14:40:55.319 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_resp_s_read` is connected to async_mmap port `mat_C_ch_0.write_resp`
D0329 14:40:55.320 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_read_addr_din` is connected to async_mmap port `mat_C_ch_0.read_addr`
D0329 14:40:55.320 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_read_addr_din` is connected to async_mmap port `mat_C_ch_0.read_addr`
D0329 14:40:55.320 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_read_addr_full_n` is connected to async_mmap port `mat_C_ch_0.read_addr`
D0329 14:40:55.320 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_read_addr_full_n` is connected to async_mmap port `mat_C_ch_0.read_addr`
D0329 14:40:55.320 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_read_addr_write` is connected to async_mmap port `mat_C_ch_0.read_addr`
D0329 14:40:55.320 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_read_addr_write` is connected to async_mmap port `mat_C_ch_0.read_addr`
D0329 14:40:55.320 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_read_data_s_dout` is connected to async_mmap port `mat_C_ch_0.read_data`
D0329 14:40:55.320 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_read_data_s_dout` is connected to async_mmap port `mat_C_ch_0.read_data`
D0329 14:40:55.320 tapa.verilog.xilinx.async_mmap:81] `write_C_0.C_out_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_0.read_data`
D0329 14:40:55.320 tapa.verilog.xilinx.async_mmap:81] `write_C_0.C_out_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_0.read_data`
D0329 14:40:55.321 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_0.read_data`
D0329 14:40:55.321 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_0.read_data`
D0329 14:40:55.321 tapa.verilog.xilinx.async_mmap:81] `write_C_0.C_out_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_0.read_data`
D0329 14:40:55.321 tapa.verilog.xilinx.async_mmap:81] `write_C_0.C_out_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_0.read_data`
D0329 14:40:55.321 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_read_data_s_read` is connected to async_mmap port `mat_C_ch_0.read_data`
D0329 14:40:55.321 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_read_data_s_read` is connected to async_mmap port `mat_C_ch_0.read_data`
D0329 14:40:55.321 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_addr_din` is connected to async_mmap port `mat_C_ch_0.write_addr`
D0329 14:40:55.321 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_addr_din` is connected to async_mmap port `mat_C_ch_0.write_addr`
D0329 14:40:55.321 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_addr_full_n` is connected to async_mmap port `mat_C_ch_0.write_addr`
D0329 14:40:55.321 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_addr_full_n` is connected to async_mmap port `mat_C_ch_0.write_addr`
D0329 14:40:55.321 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_addr_write` is connected to async_mmap port `mat_C_ch_0.write_addr`
D0329 14:40:55.321 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_addr_write` is connected to async_mmap port `mat_C_ch_0.write_addr`
D0329 14:40:55.321 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_data_din` is connected to async_mmap port `mat_C_ch_0.write_data`
D0329 14:40:55.321 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_data_din` is connected to async_mmap port `mat_C_ch_0.write_data`
D0329 14:40:55.321 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_data_full_n` is connected to async_mmap port `mat_C_ch_0.write_data`
D0329 14:40:55.321 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_data_full_n` is connected to async_mmap port `mat_C_ch_0.write_data`
D0329 14:40:55.321 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_data_write` is connected to async_mmap port `mat_C_ch_0.write_data`
D0329 14:40:55.321 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_data_write` is connected to async_mmap port `mat_C_ch_0.write_data`
D0329 14:40:55.321 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_0.write_resp`
D0329 14:40:55.321 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_0.write_resp`
D0329 14:40:55.322 tapa.verilog.xilinx.async_mmap:81] `write_C_0.C_out_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_0.write_resp`
D0329 14:40:55.322 tapa.verilog.xilinx.async_mmap:81] `write_C_0.C_out_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_0.write_resp`
D0329 14:40:55.322 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_0.write_resp`
D0329 14:40:55.322 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_0.write_resp`
D0329 14:40:55.322 tapa.verilog.xilinx.async_mmap:81] `write_C_0.C_out_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_0.write_resp`
D0329 14:40:55.322 tapa.verilog.xilinx.async_mmap:81] `write_C_0.C_out_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_0.write_resp`
D0329 14:40:55.322 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_resp_s_read` is connected to async_mmap port `mat_C_ch_0.write_resp`
D0329 14:40:55.322 tapa.verilog.xilinx.async_mmap:71] `write_C_0.C_out_write_resp_s_read` is connected to async_mmap port `mat_C_ch_0.write_resp`
D0329 14:40:55.322 tapa.core:671]     pipelined signal: mat_C_ch_1 => write_C_1___mat_C_ch_1
D0329 14:40:55.322 tapa.core:671]     pipelined signal: mat_C_ch_1 => write_C_1___mat_C_ch_1
D0329 14:40:55.322 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_read_addr_din` is connected to async_mmap port `mat_C_ch_1.read_addr`
D0329 14:40:55.322 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_read_addr_din` is connected to async_mmap port `mat_C_ch_1.read_addr`
D0329 14:40:55.323 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_read_addr_full_n` is connected to async_mmap port `mat_C_ch_1.read_addr`
D0329 14:40:55.323 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_read_addr_full_n` is connected to async_mmap port `mat_C_ch_1.read_addr`
D0329 14:40:55.323 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_read_addr_write` is connected to async_mmap port `mat_C_ch_1.read_addr`
D0329 14:40:55.323 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_read_addr_write` is connected to async_mmap port `mat_C_ch_1.read_addr`
D0329 14:40:55.323 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_read_data_s_dout` is connected to async_mmap port `mat_C_ch_1.read_data`
D0329 14:40:55.323 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_read_data_s_dout` is connected to async_mmap port `mat_C_ch_1.read_data`
D0329 14:40:55.323 tapa.verilog.xilinx.async_mmap:81] `write_C_1.C_out_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_1.read_data`
D0329 14:40:55.323 tapa.verilog.xilinx.async_mmap:81] `write_C_1.C_out_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_1.read_data`
D0329 14:40:55.323 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_1.read_data`
D0329 14:40:55.323 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_1.read_data`
D0329 14:40:55.323 tapa.verilog.xilinx.async_mmap:81] `write_C_1.C_out_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_1.read_data`
D0329 14:40:55.323 tapa.verilog.xilinx.async_mmap:81] `write_C_1.C_out_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_1.read_data`
D0329 14:40:55.323 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_read_data_s_read` is connected to async_mmap port `mat_C_ch_1.read_data`
D0329 14:40:55.323 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_read_data_s_read` is connected to async_mmap port `mat_C_ch_1.read_data`
D0329 14:40:55.323 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_addr_din` is connected to async_mmap port `mat_C_ch_1.write_addr`
D0329 14:40:55.323 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_addr_din` is connected to async_mmap port `mat_C_ch_1.write_addr`
D0329 14:40:55.323 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_addr_full_n` is connected to async_mmap port `mat_C_ch_1.write_addr`
D0329 14:40:55.323 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_addr_full_n` is connected to async_mmap port `mat_C_ch_1.write_addr`
D0329 14:40:55.323 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_addr_write` is connected to async_mmap port `mat_C_ch_1.write_addr`
D0329 14:40:55.323 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_addr_write` is connected to async_mmap port `mat_C_ch_1.write_addr`
D0329 14:40:55.323 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_data_din` is connected to async_mmap port `mat_C_ch_1.write_data`
D0329 14:40:55.323 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_data_din` is connected to async_mmap port `mat_C_ch_1.write_data`
D0329 14:40:55.324 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_data_full_n` is connected to async_mmap port `mat_C_ch_1.write_data`
D0329 14:40:55.324 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_data_full_n` is connected to async_mmap port `mat_C_ch_1.write_data`
D0329 14:40:55.324 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_data_write` is connected to async_mmap port `mat_C_ch_1.write_data`
D0329 14:40:55.324 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_data_write` is connected to async_mmap port `mat_C_ch_1.write_data`
D0329 14:40:55.324 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_1.write_resp`
D0329 14:40:55.324 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_1.write_resp`
D0329 14:40:55.324 tapa.verilog.xilinx.async_mmap:81] `write_C_1.C_out_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_1.write_resp`
D0329 14:40:55.324 tapa.verilog.xilinx.async_mmap:81] `write_C_1.C_out_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_1.write_resp`
D0329 14:40:55.324 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_1.write_resp`
D0329 14:40:55.324 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_1.write_resp`
D0329 14:40:55.324 tapa.verilog.xilinx.async_mmap:81] `write_C_1.C_out_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_1.write_resp`
D0329 14:40:55.324 tapa.verilog.xilinx.async_mmap:81] `write_C_1.C_out_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_1.write_resp`
D0329 14:40:55.324 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_resp_s_read` is connected to async_mmap port `mat_C_ch_1.write_resp`
D0329 14:40:55.324 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_resp_s_read` is connected to async_mmap port `mat_C_ch_1.write_resp`
D0329 14:40:55.325 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_read_addr_din` is connected to async_mmap port `mat_C_ch_1.read_addr`
D0329 14:40:55.325 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_read_addr_din` is connected to async_mmap port `mat_C_ch_1.read_addr`
D0329 14:40:55.325 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_read_addr_full_n` is connected to async_mmap port `mat_C_ch_1.read_addr`
D0329 14:40:55.325 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_read_addr_full_n` is connected to async_mmap port `mat_C_ch_1.read_addr`
D0329 14:40:55.326 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_read_addr_write` is connected to async_mmap port `mat_C_ch_1.read_addr`
D0329 14:40:55.326 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_read_addr_write` is connected to async_mmap port `mat_C_ch_1.read_addr`
D0329 14:40:55.326 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_read_data_s_dout` is connected to async_mmap port `mat_C_ch_1.read_data`
D0329 14:40:55.326 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_read_data_s_dout` is connected to async_mmap port `mat_C_ch_1.read_data`
D0329 14:40:55.326 tapa.verilog.xilinx.async_mmap:81] `write_C_1.C_out_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_1.read_data`
D0329 14:40:55.326 tapa.verilog.xilinx.async_mmap:81] `write_C_1.C_out_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_1.read_data`
D0329 14:40:55.326 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_1.read_data`
D0329 14:40:55.326 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_1.read_data`
D0329 14:40:55.326 tapa.verilog.xilinx.async_mmap:81] `write_C_1.C_out_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_1.read_data`
D0329 14:40:55.326 tapa.verilog.xilinx.async_mmap:81] `write_C_1.C_out_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_1.read_data`
D0329 14:40:55.326 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_read_data_s_read` is connected to async_mmap port `mat_C_ch_1.read_data`
D0329 14:40:55.326 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_read_data_s_read` is connected to async_mmap port `mat_C_ch_1.read_data`
D0329 14:40:55.326 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_addr_din` is connected to async_mmap port `mat_C_ch_1.write_addr`
D0329 14:40:55.326 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_addr_din` is connected to async_mmap port `mat_C_ch_1.write_addr`
D0329 14:40:55.326 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_addr_full_n` is connected to async_mmap port `mat_C_ch_1.write_addr`
D0329 14:40:55.326 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_addr_full_n` is connected to async_mmap port `mat_C_ch_1.write_addr`
D0329 14:40:55.326 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_addr_write` is connected to async_mmap port `mat_C_ch_1.write_addr`
D0329 14:40:55.326 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_addr_write` is connected to async_mmap port `mat_C_ch_1.write_addr`
D0329 14:40:55.326 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_data_din` is connected to async_mmap port `mat_C_ch_1.write_data`
D0329 14:40:55.326 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_data_din` is connected to async_mmap port `mat_C_ch_1.write_data`
D0329 14:40:55.326 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_data_full_n` is connected to async_mmap port `mat_C_ch_1.write_data`
D0329 14:40:55.326 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_data_full_n` is connected to async_mmap port `mat_C_ch_1.write_data`
D0329 14:40:55.326 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_data_write` is connected to async_mmap port `mat_C_ch_1.write_data`
D0329 14:40:55.326 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_data_write` is connected to async_mmap port `mat_C_ch_1.write_data`
D0329 14:40:55.327 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_1.write_resp`
D0329 14:40:55.327 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_1.write_resp`
D0329 14:40:55.327 tapa.verilog.xilinx.async_mmap:81] `write_C_1.C_out_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_1.write_resp`
D0329 14:40:55.327 tapa.verilog.xilinx.async_mmap:81] `write_C_1.C_out_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_1.write_resp`
D0329 14:40:55.327 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_1.write_resp`
D0329 14:40:55.327 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_1.write_resp`
D0329 14:40:55.327 tapa.verilog.xilinx.async_mmap:81] `write_C_1.C_out_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_1.write_resp`
D0329 14:40:55.327 tapa.verilog.xilinx.async_mmap:81] `write_C_1.C_out_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_1.write_resp`
D0329 14:40:55.327 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_resp_s_read` is connected to async_mmap port `mat_C_ch_1.write_resp`
D0329 14:40:55.327 tapa.verilog.xilinx.async_mmap:71] `write_C_1.C_out_write_resp_s_read` is connected to async_mmap port `mat_C_ch_1.write_resp`
D0329 14:40:55.327 tapa.core:671]     pipelined signal: mat_C_ch_2 => write_C_2___mat_C_ch_2
D0329 14:40:55.327 tapa.core:671]     pipelined signal: mat_C_ch_2 => write_C_2___mat_C_ch_2
D0329 14:40:55.328 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_read_addr_din` is connected to async_mmap port `mat_C_ch_2.read_addr`
D0329 14:40:55.328 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_read_addr_din` is connected to async_mmap port `mat_C_ch_2.read_addr`
D0329 14:40:55.328 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_read_addr_full_n` is connected to async_mmap port `mat_C_ch_2.read_addr`
D0329 14:40:55.328 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_read_addr_full_n` is connected to async_mmap port `mat_C_ch_2.read_addr`
D0329 14:40:55.328 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_read_addr_write` is connected to async_mmap port `mat_C_ch_2.read_addr`
D0329 14:40:55.328 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_read_addr_write` is connected to async_mmap port `mat_C_ch_2.read_addr`
D0329 14:40:55.328 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_read_data_s_dout` is connected to async_mmap port `mat_C_ch_2.read_data`
D0329 14:40:55.328 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_read_data_s_dout` is connected to async_mmap port `mat_C_ch_2.read_data`
D0329 14:40:55.328 tapa.verilog.xilinx.async_mmap:81] `write_C_2.C_out_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_2.read_data`
D0329 14:40:55.328 tapa.verilog.xilinx.async_mmap:81] `write_C_2.C_out_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_2.read_data`
D0329 14:40:55.328 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_2.read_data`
D0329 14:40:55.328 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_2.read_data`
D0329 14:40:55.328 tapa.verilog.xilinx.async_mmap:81] `write_C_2.C_out_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_2.read_data`
D0329 14:40:55.328 tapa.verilog.xilinx.async_mmap:81] `write_C_2.C_out_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_2.read_data`
D0329 14:40:55.328 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_read_data_s_read` is connected to async_mmap port `mat_C_ch_2.read_data`
D0329 14:40:55.328 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_read_data_s_read` is connected to async_mmap port `mat_C_ch_2.read_data`
D0329 14:40:55.328 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_addr_din` is connected to async_mmap port `mat_C_ch_2.write_addr`
D0329 14:40:55.328 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_addr_din` is connected to async_mmap port `mat_C_ch_2.write_addr`
D0329 14:40:55.328 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_addr_full_n` is connected to async_mmap port `mat_C_ch_2.write_addr`
D0329 14:40:55.328 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_addr_full_n` is connected to async_mmap port `mat_C_ch_2.write_addr`
D0329 14:40:55.328 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_addr_write` is connected to async_mmap port `mat_C_ch_2.write_addr`
D0329 14:40:55.328 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_addr_write` is connected to async_mmap port `mat_C_ch_2.write_addr`
D0329 14:40:55.328 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_data_din` is connected to async_mmap port `mat_C_ch_2.write_data`
D0329 14:40:55.328 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_data_din` is connected to async_mmap port `mat_C_ch_2.write_data`
D0329 14:40:55.329 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_data_full_n` is connected to async_mmap port `mat_C_ch_2.write_data`
D0329 14:40:55.329 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_data_full_n` is connected to async_mmap port `mat_C_ch_2.write_data`
D0329 14:40:55.329 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_data_write` is connected to async_mmap port `mat_C_ch_2.write_data`
D0329 14:40:55.329 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_data_write` is connected to async_mmap port `mat_C_ch_2.write_data`
D0329 14:40:55.329 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_2.write_resp`
D0329 14:40:55.329 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_2.write_resp`
D0329 14:40:55.329 tapa.verilog.xilinx.async_mmap:81] `write_C_2.C_out_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_2.write_resp`
D0329 14:40:55.329 tapa.verilog.xilinx.async_mmap:81] `write_C_2.C_out_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_2.write_resp`
D0329 14:40:55.329 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_2.write_resp`
D0329 14:40:55.329 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_2.write_resp`
D0329 14:40:55.329 tapa.verilog.xilinx.async_mmap:81] `write_C_2.C_out_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_2.write_resp`
D0329 14:40:55.329 tapa.verilog.xilinx.async_mmap:81] `write_C_2.C_out_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_2.write_resp`
D0329 14:40:55.329 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_resp_s_read` is connected to async_mmap port `mat_C_ch_2.write_resp`
D0329 14:40:55.329 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_resp_s_read` is connected to async_mmap port `mat_C_ch_2.write_resp`
D0329 14:40:55.330 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_read_addr_din` is connected to async_mmap port `mat_C_ch_2.read_addr`
D0329 14:40:55.330 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_read_addr_din` is connected to async_mmap port `mat_C_ch_2.read_addr`
D0329 14:40:55.331 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_read_addr_full_n` is connected to async_mmap port `mat_C_ch_2.read_addr`
D0329 14:40:55.331 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_read_addr_full_n` is connected to async_mmap port `mat_C_ch_2.read_addr`
D0329 14:40:55.331 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_read_addr_write` is connected to async_mmap port `mat_C_ch_2.read_addr`
D0329 14:40:55.331 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_read_addr_write` is connected to async_mmap port `mat_C_ch_2.read_addr`
D0329 14:40:55.331 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_read_data_s_dout` is connected to async_mmap port `mat_C_ch_2.read_data`
D0329 14:40:55.331 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_read_data_s_dout` is connected to async_mmap port `mat_C_ch_2.read_data`
D0329 14:40:55.331 tapa.verilog.xilinx.async_mmap:81] `write_C_2.C_out_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_2.read_data`
D0329 14:40:55.331 tapa.verilog.xilinx.async_mmap:81] `write_C_2.C_out_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_2.read_data`
D0329 14:40:55.331 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_2.read_data`
D0329 14:40:55.331 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_2.read_data`
D0329 14:40:55.331 tapa.verilog.xilinx.async_mmap:81] `write_C_2.C_out_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_2.read_data`
D0329 14:40:55.331 tapa.verilog.xilinx.async_mmap:81] `write_C_2.C_out_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_2.read_data`
D0329 14:40:55.331 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_read_data_s_read` is connected to async_mmap port `mat_C_ch_2.read_data`
D0329 14:40:55.331 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_read_data_s_read` is connected to async_mmap port `mat_C_ch_2.read_data`
D0329 14:40:55.331 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_addr_din` is connected to async_mmap port `mat_C_ch_2.write_addr`
D0329 14:40:55.331 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_addr_din` is connected to async_mmap port `mat_C_ch_2.write_addr`
D0329 14:40:55.331 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_addr_full_n` is connected to async_mmap port `mat_C_ch_2.write_addr`
D0329 14:40:55.331 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_addr_full_n` is connected to async_mmap port `mat_C_ch_2.write_addr`
D0329 14:40:55.331 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_addr_write` is connected to async_mmap port `mat_C_ch_2.write_addr`
D0329 14:40:55.331 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_addr_write` is connected to async_mmap port `mat_C_ch_2.write_addr`
D0329 14:40:55.331 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_data_din` is connected to async_mmap port `mat_C_ch_2.write_data`
D0329 14:40:55.331 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_data_din` is connected to async_mmap port `mat_C_ch_2.write_data`
D0329 14:40:55.332 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_data_full_n` is connected to async_mmap port `mat_C_ch_2.write_data`
D0329 14:40:55.332 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_data_full_n` is connected to async_mmap port `mat_C_ch_2.write_data`
D0329 14:40:55.332 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_data_write` is connected to async_mmap port `mat_C_ch_2.write_data`
D0329 14:40:55.332 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_data_write` is connected to async_mmap port `mat_C_ch_2.write_data`
D0329 14:40:55.332 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_2.write_resp`
D0329 14:40:55.332 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_2.write_resp`
D0329 14:40:55.332 tapa.verilog.xilinx.async_mmap:81] `write_C_2.C_out_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_2.write_resp`
D0329 14:40:55.332 tapa.verilog.xilinx.async_mmap:81] `write_C_2.C_out_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_2.write_resp`
D0329 14:40:55.332 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_2.write_resp`
D0329 14:40:55.332 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_2.write_resp`
D0329 14:40:55.332 tapa.verilog.xilinx.async_mmap:81] `write_C_2.C_out_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_2.write_resp`
D0329 14:40:55.332 tapa.verilog.xilinx.async_mmap:81] `write_C_2.C_out_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_2.write_resp`
D0329 14:40:55.332 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_resp_s_read` is connected to async_mmap port `mat_C_ch_2.write_resp`
D0329 14:40:55.332 tapa.verilog.xilinx.async_mmap:71] `write_C_2.C_out_write_resp_s_read` is connected to async_mmap port `mat_C_ch_2.write_resp`
D0329 14:40:55.333 tapa.core:671]     pipelined signal: mat_C_ch_3 => write_C_3___mat_C_ch_3
D0329 14:40:55.333 tapa.core:671]     pipelined signal: mat_C_ch_3 => write_C_3___mat_C_ch_3
D0329 14:40:55.333 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_read_addr_din` is connected to async_mmap port `mat_C_ch_3.read_addr`
D0329 14:40:55.333 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_read_addr_din` is connected to async_mmap port `mat_C_ch_3.read_addr`
D0329 14:40:55.333 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_read_addr_full_n` is connected to async_mmap port `mat_C_ch_3.read_addr`
D0329 14:40:55.333 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_read_addr_full_n` is connected to async_mmap port `mat_C_ch_3.read_addr`
D0329 14:40:55.333 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_read_addr_write` is connected to async_mmap port `mat_C_ch_3.read_addr`
D0329 14:40:55.333 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_read_addr_write` is connected to async_mmap port `mat_C_ch_3.read_addr`
D0329 14:40:55.333 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_read_data_s_dout` is connected to async_mmap port `mat_C_ch_3.read_data`
D0329 14:40:55.333 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_read_data_s_dout` is connected to async_mmap port `mat_C_ch_3.read_data`
D0329 14:40:55.333 tapa.verilog.xilinx.async_mmap:81] `write_C_3.C_out_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_3.read_data`
D0329 14:40:55.333 tapa.verilog.xilinx.async_mmap:81] `write_C_3.C_out_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_3.read_data`
D0329 14:40:55.333 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_3.read_data`
D0329 14:40:55.333 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_3.read_data`
D0329 14:40:55.333 tapa.verilog.xilinx.async_mmap:81] `write_C_3.C_out_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_3.read_data`
D0329 14:40:55.333 tapa.verilog.xilinx.async_mmap:81] `write_C_3.C_out_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_3.read_data`
D0329 14:40:55.333 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_read_data_s_read` is connected to async_mmap port `mat_C_ch_3.read_data`
D0329 14:40:55.333 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_read_data_s_read` is connected to async_mmap port `mat_C_ch_3.read_data`
D0329 14:40:55.333 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_addr_din` is connected to async_mmap port `mat_C_ch_3.write_addr`
D0329 14:40:55.333 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_addr_din` is connected to async_mmap port `mat_C_ch_3.write_addr`
D0329 14:40:55.334 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_addr_full_n` is connected to async_mmap port `mat_C_ch_3.write_addr`
D0329 14:40:55.334 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_addr_full_n` is connected to async_mmap port `mat_C_ch_3.write_addr`
D0329 14:40:55.334 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_addr_write` is connected to async_mmap port `mat_C_ch_3.write_addr`
D0329 14:40:55.334 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_addr_write` is connected to async_mmap port `mat_C_ch_3.write_addr`
D0329 14:40:55.334 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_data_din` is connected to async_mmap port `mat_C_ch_3.write_data`
D0329 14:40:55.334 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_data_din` is connected to async_mmap port `mat_C_ch_3.write_data`
D0329 14:40:55.334 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_data_full_n` is connected to async_mmap port `mat_C_ch_3.write_data`
D0329 14:40:55.334 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_data_full_n` is connected to async_mmap port `mat_C_ch_3.write_data`
D0329 14:40:55.334 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_data_write` is connected to async_mmap port `mat_C_ch_3.write_data`
D0329 14:40:55.334 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_data_write` is connected to async_mmap port `mat_C_ch_3.write_data`
D0329 14:40:55.334 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_3.write_resp`
D0329 14:40:55.334 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_3.write_resp`
D0329 14:40:55.334 tapa.verilog.xilinx.async_mmap:81] `write_C_3.C_out_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_3.write_resp`
D0329 14:40:55.334 tapa.verilog.xilinx.async_mmap:81] `write_C_3.C_out_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_3.write_resp`
D0329 14:40:55.334 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_3.write_resp`
D0329 14:40:55.334 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_3.write_resp`
D0329 14:40:55.334 tapa.verilog.xilinx.async_mmap:81] `write_C_3.C_out_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_3.write_resp`
D0329 14:40:55.334 tapa.verilog.xilinx.async_mmap:81] `write_C_3.C_out_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_3.write_resp`
D0329 14:40:55.334 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_resp_s_read` is connected to async_mmap port `mat_C_ch_3.write_resp`
D0329 14:40:55.334 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_resp_s_read` is connected to async_mmap port `mat_C_ch_3.write_resp`
D0329 14:40:55.336 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_read_addr_din` is connected to async_mmap port `mat_C_ch_3.read_addr`
D0329 14:40:55.336 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_read_addr_din` is connected to async_mmap port `mat_C_ch_3.read_addr`
D0329 14:40:55.336 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_read_addr_full_n` is connected to async_mmap port `mat_C_ch_3.read_addr`
D0329 14:40:55.336 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_read_addr_full_n` is connected to async_mmap port `mat_C_ch_3.read_addr`
D0329 14:40:55.336 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_read_addr_write` is connected to async_mmap port `mat_C_ch_3.read_addr`
D0329 14:40:55.336 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_read_addr_write` is connected to async_mmap port `mat_C_ch_3.read_addr`
D0329 14:40:55.336 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_read_data_s_dout` is connected to async_mmap port `mat_C_ch_3.read_data`
D0329 14:40:55.336 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_read_data_s_dout` is connected to async_mmap port `mat_C_ch_3.read_data`
D0329 14:40:55.336 tapa.verilog.xilinx.async_mmap:81] `write_C_3.C_out_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_3.read_data`
D0329 14:40:55.336 tapa.verilog.xilinx.async_mmap:81] `write_C_3.C_out_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_3.read_data`
D0329 14:40:55.336 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_3.read_data`
D0329 14:40:55.336 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_3.read_data`
D0329 14:40:55.336 tapa.verilog.xilinx.async_mmap:81] `write_C_3.C_out_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_3.read_data`
D0329 14:40:55.336 tapa.verilog.xilinx.async_mmap:81] `write_C_3.C_out_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_3.read_data`
D0329 14:40:55.336 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_read_data_s_read` is connected to async_mmap port `mat_C_ch_3.read_data`
D0329 14:40:55.336 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_read_data_s_read` is connected to async_mmap port `mat_C_ch_3.read_data`
D0329 14:40:55.336 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_addr_din` is connected to async_mmap port `mat_C_ch_3.write_addr`
D0329 14:40:55.336 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_addr_din` is connected to async_mmap port `mat_C_ch_3.write_addr`
D0329 14:40:55.337 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_addr_full_n` is connected to async_mmap port `mat_C_ch_3.write_addr`
D0329 14:40:55.337 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_addr_full_n` is connected to async_mmap port `mat_C_ch_3.write_addr`
D0329 14:40:55.337 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_addr_write` is connected to async_mmap port `mat_C_ch_3.write_addr`
D0329 14:40:55.337 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_addr_write` is connected to async_mmap port `mat_C_ch_3.write_addr`
D0329 14:40:55.337 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_data_din` is connected to async_mmap port `mat_C_ch_3.write_data`
D0329 14:40:55.337 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_data_din` is connected to async_mmap port `mat_C_ch_3.write_data`
D0329 14:40:55.337 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_data_full_n` is connected to async_mmap port `mat_C_ch_3.write_data`
D0329 14:40:55.337 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_data_full_n` is connected to async_mmap port `mat_C_ch_3.write_data`
D0329 14:40:55.337 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_data_write` is connected to async_mmap port `mat_C_ch_3.write_data`
D0329 14:40:55.337 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_data_write` is connected to async_mmap port `mat_C_ch_3.write_data`
D0329 14:40:55.337 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_3.write_resp`
D0329 14:40:55.337 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_3.write_resp`
D0329 14:40:55.337 tapa.verilog.xilinx.async_mmap:81] `write_C_3.C_out_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_3.write_resp`
D0329 14:40:55.337 tapa.verilog.xilinx.async_mmap:81] `write_C_3.C_out_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_3.write_resp`
D0329 14:40:55.337 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_3.write_resp`
D0329 14:40:55.337 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_3.write_resp`
D0329 14:40:55.337 tapa.verilog.xilinx.async_mmap:81] `write_C_3.C_out_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_3.write_resp`
D0329 14:40:55.337 tapa.verilog.xilinx.async_mmap:81] `write_C_3.C_out_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_3.write_resp`
D0329 14:40:55.337 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_resp_s_read` is connected to async_mmap port `mat_C_ch_3.write_resp`
D0329 14:40:55.337 tapa.verilog.xilinx.async_mmap:71] `write_C_3.C_out_write_resp_s_read` is connected to async_mmap port `mat_C_ch_3.write_resp`
D0329 14:40:55.338 tapa.core:671]     pipelined signal: mat_C_ch_4 => write_C_4___mat_C_ch_4
D0329 14:40:55.338 tapa.core:671]     pipelined signal: mat_C_ch_4 => write_C_4___mat_C_ch_4
D0329 14:40:55.338 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_read_addr_din` is connected to async_mmap port `mat_C_ch_4.read_addr`
D0329 14:40:55.338 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_read_addr_din` is connected to async_mmap port `mat_C_ch_4.read_addr`
D0329 14:40:55.338 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_read_addr_full_n` is connected to async_mmap port `mat_C_ch_4.read_addr`
D0329 14:40:55.338 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_read_addr_full_n` is connected to async_mmap port `mat_C_ch_4.read_addr`
D0329 14:40:55.338 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_read_addr_write` is connected to async_mmap port `mat_C_ch_4.read_addr`
D0329 14:40:55.338 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_read_addr_write` is connected to async_mmap port `mat_C_ch_4.read_addr`
D0329 14:40:55.338 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_read_data_s_dout` is connected to async_mmap port `mat_C_ch_4.read_data`
D0329 14:40:55.338 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_read_data_s_dout` is connected to async_mmap port `mat_C_ch_4.read_data`
D0329 14:40:55.338 tapa.verilog.xilinx.async_mmap:81] `write_C_4.C_out_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_4.read_data`
D0329 14:40:55.338 tapa.verilog.xilinx.async_mmap:81] `write_C_4.C_out_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_4.read_data`
D0329 14:40:55.338 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_4.read_data`
D0329 14:40:55.338 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_4.read_data`
D0329 14:40:55.338 tapa.verilog.xilinx.async_mmap:81] `write_C_4.C_out_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_4.read_data`
D0329 14:40:55.338 tapa.verilog.xilinx.async_mmap:81] `write_C_4.C_out_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_4.read_data`
D0329 14:40:55.339 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_read_data_s_read` is connected to async_mmap port `mat_C_ch_4.read_data`
D0329 14:40:55.339 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_read_data_s_read` is connected to async_mmap port `mat_C_ch_4.read_data`
D0329 14:40:55.339 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_addr_din` is connected to async_mmap port `mat_C_ch_4.write_addr`
D0329 14:40:55.339 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_addr_din` is connected to async_mmap port `mat_C_ch_4.write_addr`
D0329 14:40:55.339 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_addr_full_n` is connected to async_mmap port `mat_C_ch_4.write_addr`
D0329 14:40:55.339 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_addr_full_n` is connected to async_mmap port `mat_C_ch_4.write_addr`
D0329 14:40:55.339 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_addr_write` is connected to async_mmap port `mat_C_ch_4.write_addr`
D0329 14:40:55.339 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_addr_write` is connected to async_mmap port `mat_C_ch_4.write_addr`
D0329 14:40:55.339 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_data_din` is connected to async_mmap port `mat_C_ch_4.write_data`
D0329 14:40:55.339 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_data_din` is connected to async_mmap port `mat_C_ch_4.write_data`
D0329 14:40:55.339 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_data_full_n` is connected to async_mmap port `mat_C_ch_4.write_data`
D0329 14:40:55.339 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_data_full_n` is connected to async_mmap port `mat_C_ch_4.write_data`
D0329 14:40:55.339 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_data_write` is connected to async_mmap port `mat_C_ch_4.write_data`
D0329 14:40:55.339 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_data_write` is connected to async_mmap port `mat_C_ch_4.write_data`
D0329 14:40:55.339 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_4.write_resp`
D0329 14:40:55.339 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_4.write_resp`
D0329 14:40:55.339 tapa.verilog.xilinx.async_mmap:81] `write_C_4.C_out_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_4.write_resp`
D0329 14:40:55.339 tapa.verilog.xilinx.async_mmap:81] `write_C_4.C_out_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_4.write_resp`
D0329 14:40:55.339 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_4.write_resp`
D0329 14:40:55.339 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_4.write_resp`
D0329 14:40:55.339 tapa.verilog.xilinx.async_mmap:81] `write_C_4.C_out_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_4.write_resp`
D0329 14:40:55.339 tapa.verilog.xilinx.async_mmap:81] `write_C_4.C_out_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_4.write_resp`
D0329 14:40:55.340 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_resp_s_read` is connected to async_mmap port `mat_C_ch_4.write_resp`
D0329 14:40:55.340 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_resp_s_read` is connected to async_mmap port `mat_C_ch_4.write_resp`
D0329 14:40:55.341 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_read_addr_din` is connected to async_mmap port `mat_C_ch_4.read_addr`
D0329 14:40:55.341 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_read_addr_din` is connected to async_mmap port `mat_C_ch_4.read_addr`
D0329 14:40:55.341 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_read_addr_full_n` is connected to async_mmap port `mat_C_ch_4.read_addr`
D0329 14:40:55.341 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_read_addr_full_n` is connected to async_mmap port `mat_C_ch_4.read_addr`
D0329 14:40:55.341 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_read_addr_write` is connected to async_mmap port `mat_C_ch_4.read_addr`
D0329 14:40:55.341 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_read_addr_write` is connected to async_mmap port `mat_C_ch_4.read_addr`
D0329 14:40:55.341 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_read_data_s_dout` is connected to async_mmap port `mat_C_ch_4.read_data`
D0329 14:40:55.341 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_read_data_s_dout` is connected to async_mmap port `mat_C_ch_4.read_data`
D0329 14:40:55.341 tapa.verilog.xilinx.async_mmap:81] `write_C_4.C_out_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_4.read_data`
D0329 14:40:55.341 tapa.verilog.xilinx.async_mmap:81] `write_C_4.C_out_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_4.read_data`
D0329 14:40:55.341 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_4.read_data`
D0329 14:40:55.341 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_4.read_data`
D0329 14:40:55.341 tapa.verilog.xilinx.async_mmap:81] `write_C_4.C_out_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_4.read_data`
D0329 14:40:55.341 tapa.verilog.xilinx.async_mmap:81] `write_C_4.C_out_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_4.read_data`
D0329 14:40:55.342 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_read_data_s_read` is connected to async_mmap port `mat_C_ch_4.read_data`
D0329 14:40:55.342 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_read_data_s_read` is connected to async_mmap port `mat_C_ch_4.read_data`
D0329 14:40:55.342 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_addr_din` is connected to async_mmap port `mat_C_ch_4.write_addr`
D0329 14:40:55.342 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_addr_din` is connected to async_mmap port `mat_C_ch_4.write_addr`
D0329 14:40:55.342 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_addr_full_n` is connected to async_mmap port `mat_C_ch_4.write_addr`
D0329 14:40:55.342 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_addr_full_n` is connected to async_mmap port `mat_C_ch_4.write_addr`
D0329 14:40:55.342 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_addr_write` is connected to async_mmap port `mat_C_ch_4.write_addr`
D0329 14:40:55.342 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_addr_write` is connected to async_mmap port `mat_C_ch_4.write_addr`
D0329 14:40:55.342 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_data_din` is connected to async_mmap port `mat_C_ch_4.write_data`
D0329 14:40:55.342 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_data_din` is connected to async_mmap port `mat_C_ch_4.write_data`
D0329 14:40:55.342 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_data_full_n` is connected to async_mmap port `mat_C_ch_4.write_data`
D0329 14:40:55.342 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_data_full_n` is connected to async_mmap port `mat_C_ch_4.write_data`
D0329 14:40:55.342 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_data_write` is connected to async_mmap port `mat_C_ch_4.write_data`
D0329 14:40:55.342 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_data_write` is connected to async_mmap port `mat_C_ch_4.write_data`
D0329 14:40:55.342 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_4.write_resp`
D0329 14:40:55.342 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_4.write_resp`
D0329 14:40:55.342 tapa.verilog.xilinx.async_mmap:81] `write_C_4.C_out_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_4.write_resp`
D0329 14:40:55.342 tapa.verilog.xilinx.async_mmap:81] `write_C_4.C_out_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_4.write_resp`
D0329 14:40:55.342 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_4.write_resp`
D0329 14:40:55.342 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_4.write_resp`
D0329 14:40:55.342 tapa.verilog.xilinx.async_mmap:81] `write_C_4.C_out_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_4.write_resp`
D0329 14:40:55.342 tapa.verilog.xilinx.async_mmap:81] `write_C_4.C_out_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_4.write_resp`
D0329 14:40:55.342 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_resp_s_read` is connected to async_mmap port `mat_C_ch_4.write_resp`
D0329 14:40:55.342 tapa.verilog.xilinx.async_mmap:71] `write_C_4.C_out_write_resp_s_read` is connected to async_mmap port `mat_C_ch_4.write_resp`
D0329 14:40:55.343 tapa.core:671]     pipelined signal: mat_C_ch_5 => write_C_5___mat_C_ch_5
D0329 14:40:55.343 tapa.core:671]     pipelined signal: mat_C_ch_5 => write_C_5___mat_C_ch_5
D0329 14:40:55.343 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_read_addr_din` is connected to async_mmap port `mat_C_ch_5.read_addr`
D0329 14:40:55.343 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_read_addr_din` is connected to async_mmap port `mat_C_ch_5.read_addr`
D0329 14:40:55.343 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_read_addr_full_n` is connected to async_mmap port `mat_C_ch_5.read_addr`
D0329 14:40:55.343 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_read_addr_full_n` is connected to async_mmap port `mat_C_ch_5.read_addr`
D0329 14:40:55.343 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_read_addr_write` is connected to async_mmap port `mat_C_ch_5.read_addr`
D0329 14:40:55.343 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_read_addr_write` is connected to async_mmap port `mat_C_ch_5.read_addr`
D0329 14:40:55.343 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_read_data_s_dout` is connected to async_mmap port `mat_C_ch_5.read_data`
D0329 14:40:55.343 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_read_data_s_dout` is connected to async_mmap port `mat_C_ch_5.read_data`
D0329 14:40:55.343 tapa.verilog.xilinx.async_mmap:81] `write_C_5.C_out_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_5.read_data`
D0329 14:40:55.343 tapa.verilog.xilinx.async_mmap:81] `write_C_5.C_out_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_5.read_data`
D0329 14:40:55.344 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_5.read_data`
D0329 14:40:55.344 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_5.read_data`
D0329 14:40:55.344 tapa.verilog.xilinx.async_mmap:81] `write_C_5.C_out_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_5.read_data`
D0329 14:40:55.344 tapa.verilog.xilinx.async_mmap:81] `write_C_5.C_out_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_5.read_data`
D0329 14:40:55.344 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_read_data_s_read` is connected to async_mmap port `mat_C_ch_5.read_data`
D0329 14:40:55.344 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_read_data_s_read` is connected to async_mmap port `mat_C_ch_5.read_data`
D0329 14:40:55.344 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_addr_din` is connected to async_mmap port `mat_C_ch_5.write_addr`
D0329 14:40:55.344 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_addr_din` is connected to async_mmap port `mat_C_ch_5.write_addr`
D0329 14:40:55.344 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_addr_full_n` is connected to async_mmap port `mat_C_ch_5.write_addr`
D0329 14:40:55.344 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_addr_full_n` is connected to async_mmap port `mat_C_ch_5.write_addr`
D0329 14:40:55.344 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_addr_write` is connected to async_mmap port `mat_C_ch_5.write_addr`
D0329 14:40:55.344 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_addr_write` is connected to async_mmap port `mat_C_ch_5.write_addr`
D0329 14:40:55.344 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_data_din` is connected to async_mmap port `mat_C_ch_5.write_data`
D0329 14:40:55.344 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_data_din` is connected to async_mmap port `mat_C_ch_5.write_data`
D0329 14:40:55.344 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_data_full_n` is connected to async_mmap port `mat_C_ch_5.write_data`
D0329 14:40:55.344 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_data_full_n` is connected to async_mmap port `mat_C_ch_5.write_data`
D0329 14:40:55.344 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_data_write` is connected to async_mmap port `mat_C_ch_5.write_data`
D0329 14:40:55.344 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_data_write` is connected to async_mmap port `mat_C_ch_5.write_data`
D0329 14:40:55.344 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_5.write_resp`
D0329 14:40:55.344 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_5.write_resp`
D0329 14:40:55.344 tapa.verilog.xilinx.async_mmap:81] `write_C_5.C_out_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_5.write_resp`
D0329 14:40:55.344 tapa.verilog.xilinx.async_mmap:81] `write_C_5.C_out_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_5.write_resp`
D0329 14:40:55.345 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_5.write_resp`
D0329 14:40:55.345 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_5.write_resp`
D0329 14:40:55.345 tapa.verilog.xilinx.async_mmap:81] `write_C_5.C_out_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_5.write_resp`
D0329 14:40:55.345 tapa.verilog.xilinx.async_mmap:81] `write_C_5.C_out_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_5.write_resp`
D0329 14:40:55.345 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_resp_s_read` is connected to async_mmap port `mat_C_ch_5.write_resp`
D0329 14:40:55.345 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_resp_s_read` is connected to async_mmap port `mat_C_ch_5.write_resp`
D0329 14:40:55.346 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_read_addr_din` is connected to async_mmap port `mat_C_ch_5.read_addr`
D0329 14:40:55.346 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_read_addr_din` is connected to async_mmap port `mat_C_ch_5.read_addr`
D0329 14:40:55.346 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_read_addr_full_n` is connected to async_mmap port `mat_C_ch_5.read_addr`
D0329 14:40:55.346 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_read_addr_full_n` is connected to async_mmap port `mat_C_ch_5.read_addr`
D0329 14:40:55.346 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_read_addr_write` is connected to async_mmap port `mat_C_ch_5.read_addr`
D0329 14:40:55.346 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_read_addr_write` is connected to async_mmap port `mat_C_ch_5.read_addr`
D0329 14:40:55.346 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_read_data_s_dout` is connected to async_mmap port `mat_C_ch_5.read_data`
D0329 14:40:55.346 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_read_data_s_dout` is connected to async_mmap port `mat_C_ch_5.read_data`
D0329 14:40:55.346 tapa.verilog.xilinx.async_mmap:81] `write_C_5.C_out_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_5.read_data`
D0329 14:40:55.346 tapa.verilog.xilinx.async_mmap:81] `write_C_5.C_out_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_5.read_data`
D0329 14:40:55.347 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_5.read_data`
D0329 14:40:55.347 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_5.read_data`
D0329 14:40:55.347 tapa.verilog.xilinx.async_mmap:81] `write_C_5.C_out_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_5.read_data`
D0329 14:40:55.347 tapa.verilog.xilinx.async_mmap:81] `write_C_5.C_out_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_5.read_data`
D0329 14:40:55.347 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_read_data_s_read` is connected to async_mmap port `mat_C_ch_5.read_data`
D0329 14:40:55.347 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_read_data_s_read` is connected to async_mmap port `mat_C_ch_5.read_data`
D0329 14:40:55.347 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_addr_din` is connected to async_mmap port `mat_C_ch_5.write_addr`
D0329 14:40:55.347 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_addr_din` is connected to async_mmap port `mat_C_ch_5.write_addr`
D0329 14:40:55.347 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_addr_full_n` is connected to async_mmap port `mat_C_ch_5.write_addr`
D0329 14:40:55.347 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_addr_full_n` is connected to async_mmap port `mat_C_ch_5.write_addr`
D0329 14:40:55.347 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_addr_write` is connected to async_mmap port `mat_C_ch_5.write_addr`
D0329 14:40:55.347 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_addr_write` is connected to async_mmap port `mat_C_ch_5.write_addr`
D0329 14:40:55.347 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_data_din` is connected to async_mmap port `mat_C_ch_5.write_data`
D0329 14:40:55.347 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_data_din` is connected to async_mmap port `mat_C_ch_5.write_data`
D0329 14:40:55.347 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_data_full_n` is connected to async_mmap port `mat_C_ch_5.write_data`
D0329 14:40:55.347 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_data_full_n` is connected to async_mmap port `mat_C_ch_5.write_data`
D0329 14:40:55.347 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_data_write` is connected to async_mmap port `mat_C_ch_5.write_data`
D0329 14:40:55.347 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_data_write` is connected to async_mmap port `mat_C_ch_5.write_data`
D0329 14:40:55.347 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_5.write_resp`
D0329 14:40:55.347 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_5.write_resp`
D0329 14:40:55.347 tapa.verilog.xilinx.async_mmap:81] `write_C_5.C_out_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_5.write_resp`
D0329 14:40:55.347 tapa.verilog.xilinx.async_mmap:81] `write_C_5.C_out_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_5.write_resp`
D0329 14:40:55.347 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_5.write_resp`
D0329 14:40:55.347 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_5.write_resp`
D0329 14:40:55.348 tapa.verilog.xilinx.async_mmap:81] `write_C_5.C_out_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_5.write_resp`
D0329 14:40:55.348 tapa.verilog.xilinx.async_mmap:81] `write_C_5.C_out_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_5.write_resp`
D0329 14:40:55.348 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_resp_s_read` is connected to async_mmap port `mat_C_ch_5.write_resp`
D0329 14:40:55.348 tapa.verilog.xilinx.async_mmap:71] `write_C_5.C_out_write_resp_s_read` is connected to async_mmap port `mat_C_ch_5.write_resp`
D0329 14:40:55.348 tapa.core:671]     pipelined signal: mat_C_ch_6 => write_C_6___mat_C_ch_6
D0329 14:40:55.348 tapa.core:671]     pipelined signal: mat_C_ch_6 => write_C_6___mat_C_ch_6
D0329 14:40:55.348 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_read_addr_din` is connected to async_mmap port `mat_C_ch_6.read_addr`
D0329 14:40:55.348 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_read_addr_din` is connected to async_mmap port `mat_C_ch_6.read_addr`
D0329 14:40:55.348 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_read_addr_full_n` is connected to async_mmap port `mat_C_ch_6.read_addr`
D0329 14:40:55.348 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_read_addr_full_n` is connected to async_mmap port `mat_C_ch_6.read_addr`
D0329 14:40:55.348 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_read_addr_write` is connected to async_mmap port `mat_C_ch_6.read_addr`
D0329 14:40:55.348 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_read_addr_write` is connected to async_mmap port `mat_C_ch_6.read_addr`
D0329 14:40:55.349 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_read_data_s_dout` is connected to async_mmap port `mat_C_ch_6.read_data`
D0329 14:40:55.349 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_read_data_s_dout` is connected to async_mmap port `mat_C_ch_6.read_data`
D0329 14:40:55.349 tapa.verilog.xilinx.async_mmap:81] `write_C_6.C_out_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_6.read_data`
D0329 14:40:55.349 tapa.verilog.xilinx.async_mmap:81] `write_C_6.C_out_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_6.read_data`
D0329 14:40:55.349 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_6.read_data`
D0329 14:40:55.349 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_6.read_data`
D0329 14:40:55.349 tapa.verilog.xilinx.async_mmap:81] `write_C_6.C_out_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_6.read_data`
D0329 14:40:55.349 tapa.verilog.xilinx.async_mmap:81] `write_C_6.C_out_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_6.read_data`
D0329 14:40:55.349 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_read_data_s_read` is connected to async_mmap port `mat_C_ch_6.read_data`
D0329 14:40:55.349 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_read_data_s_read` is connected to async_mmap port `mat_C_ch_6.read_data`
D0329 14:40:55.349 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_addr_din` is connected to async_mmap port `mat_C_ch_6.write_addr`
D0329 14:40:55.349 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_addr_din` is connected to async_mmap port `mat_C_ch_6.write_addr`
D0329 14:40:55.349 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_addr_full_n` is connected to async_mmap port `mat_C_ch_6.write_addr`
D0329 14:40:55.349 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_addr_full_n` is connected to async_mmap port `mat_C_ch_6.write_addr`
D0329 14:40:55.349 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_addr_write` is connected to async_mmap port `mat_C_ch_6.write_addr`
D0329 14:40:55.349 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_addr_write` is connected to async_mmap port `mat_C_ch_6.write_addr`
D0329 14:40:55.349 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_data_din` is connected to async_mmap port `mat_C_ch_6.write_data`
D0329 14:40:55.349 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_data_din` is connected to async_mmap port `mat_C_ch_6.write_data`
D0329 14:40:55.349 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_data_full_n` is connected to async_mmap port `mat_C_ch_6.write_data`
D0329 14:40:55.349 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_data_full_n` is connected to async_mmap port `mat_C_ch_6.write_data`
D0329 14:40:55.349 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_data_write` is connected to async_mmap port `mat_C_ch_6.write_data`
D0329 14:40:55.349 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_data_write` is connected to async_mmap port `mat_C_ch_6.write_data`
D0329 14:40:55.349 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_6.write_resp`
D0329 14:40:55.349 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_6.write_resp`
D0329 14:40:55.350 tapa.verilog.xilinx.async_mmap:81] `write_C_6.C_out_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_6.write_resp`
D0329 14:40:55.350 tapa.verilog.xilinx.async_mmap:81] `write_C_6.C_out_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_6.write_resp`
D0329 14:40:55.350 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_6.write_resp`
D0329 14:40:55.350 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_6.write_resp`
D0329 14:40:55.350 tapa.verilog.xilinx.async_mmap:81] `write_C_6.C_out_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_6.write_resp`
D0329 14:40:55.350 tapa.verilog.xilinx.async_mmap:81] `write_C_6.C_out_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_6.write_resp`
D0329 14:40:55.350 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_resp_s_read` is connected to async_mmap port `mat_C_ch_6.write_resp`
D0329 14:40:55.350 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_resp_s_read` is connected to async_mmap port `mat_C_ch_6.write_resp`
D0329 14:40:55.351 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_read_addr_din` is connected to async_mmap port `mat_C_ch_6.read_addr`
D0329 14:40:55.351 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_read_addr_din` is connected to async_mmap port `mat_C_ch_6.read_addr`
D0329 14:40:55.351 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_read_addr_full_n` is connected to async_mmap port `mat_C_ch_6.read_addr`
D0329 14:40:55.351 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_read_addr_full_n` is connected to async_mmap port `mat_C_ch_6.read_addr`
D0329 14:40:55.351 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_read_addr_write` is connected to async_mmap port `mat_C_ch_6.read_addr`
D0329 14:40:55.351 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_read_addr_write` is connected to async_mmap port `mat_C_ch_6.read_addr`
D0329 14:40:55.351 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_read_data_s_dout` is connected to async_mmap port `mat_C_ch_6.read_data`
D0329 14:40:55.351 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_read_data_s_dout` is connected to async_mmap port `mat_C_ch_6.read_data`
D0329 14:40:55.352 tapa.verilog.xilinx.async_mmap:81] `write_C_6.C_out_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_6.read_data`
D0329 14:40:55.352 tapa.verilog.xilinx.async_mmap:81] `write_C_6.C_out_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_6.read_data`
D0329 14:40:55.352 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_6.read_data`
D0329 14:40:55.352 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_6.read_data`
D0329 14:40:55.352 tapa.verilog.xilinx.async_mmap:81] `write_C_6.C_out_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_6.read_data`
D0329 14:40:55.352 tapa.verilog.xilinx.async_mmap:81] `write_C_6.C_out_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_6.read_data`
D0329 14:40:55.352 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_read_data_s_read` is connected to async_mmap port `mat_C_ch_6.read_data`
D0329 14:40:55.352 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_read_data_s_read` is connected to async_mmap port `mat_C_ch_6.read_data`
D0329 14:40:55.352 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_addr_din` is connected to async_mmap port `mat_C_ch_6.write_addr`
D0329 14:40:55.352 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_addr_din` is connected to async_mmap port `mat_C_ch_6.write_addr`
D0329 14:40:55.352 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_addr_full_n` is connected to async_mmap port `mat_C_ch_6.write_addr`
D0329 14:40:55.352 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_addr_full_n` is connected to async_mmap port `mat_C_ch_6.write_addr`
D0329 14:40:55.352 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_addr_write` is connected to async_mmap port `mat_C_ch_6.write_addr`
D0329 14:40:55.352 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_addr_write` is connected to async_mmap port `mat_C_ch_6.write_addr`
D0329 14:40:55.352 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_data_din` is connected to async_mmap port `mat_C_ch_6.write_data`
D0329 14:40:55.352 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_data_din` is connected to async_mmap port `mat_C_ch_6.write_data`
D0329 14:40:55.352 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_data_full_n` is connected to async_mmap port `mat_C_ch_6.write_data`
D0329 14:40:55.352 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_data_full_n` is connected to async_mmap port `mat_C_ch_6.write_data`
D0329 14:40:55.352 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_data_write` is connected to async_mmap port `mat_C_ch_6.write_data`
D0329 14:40:55.352 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_data_write` is connected to async_mmap port `mat_C_ch_6.write_data`
D0329 14:40:55.352 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_6.write_resp`
D0329 14:40:55.352 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_6.write_resp`
D0329 14:40:55.352 tapa.verilog.xilinx.async_mmap:81] `write_C_6.C_out_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_6.write_resp`
D0329 14:40:55.352 tapa.verilog.xilinx.async_mmap:81] `write_C_6.C_out_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_6.write_resp`
D0329 14:40:55.353 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_6.write_resp`
D0329 14:40:55.353 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_6.write_resp`
D0329 14:40:55.353 tapa.verilog.xilinx.async_mmap:81] `write_C_6.C_out_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_6.write_resp`
D0329 14:40:55.353 tapa.verilog.xilinx.async_mmap:81] `write_C_6.C_out_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_6.write_resp`
D0329 14:40:55.353 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_resp_s_read` is connected to async_mmap port `mat_C_ch_6.write_resp`
D0329 14:40:55.353 tapa.verilog.xilinx.async_mmap:71] `write_C_6.C_out_write_resp_s_read` is connected to async_mmap port `mat_C_ch_6.write_resp`
D0329 14:40:55.353 tapa.core:671]     pipelined signal: mat_C_ch_7 => write_C_7___mat_C_ch_7
D0329 14:40:55.353 tapa.core:671]     pipelined signal: mat_C_ch_7 => write_C_7___mat_C_ch_7
D0329 14:40:55.353 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_read_addr_din` is connected to async_mmap port `mat_C_ch_7.read_addr`
D0329 14:40:55.353 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_read_addr_din` is connected to async_mmap port `mat_C_ch_7.read_addr`
D0329 14:40:55.354 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_read_addr_full_n` is connected to async_mmap port `mat_C_ch_7.read_addr`
D0329 14:40:55.354 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_read_addr_full_n` is connected to async_mmap port `mat_C_ch_7.read_addr`
D0329 14:40:55.354 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_read_addr_write` is connected to async_mmap port `mat_C_ch_7.read_addr`
D0329 14:40:55.354 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_read_addr_write` is connected to async_mmap port `mat_C_ch_7.read_addr`
D0329 14:40:55.354 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_read_data_s_dout` is connected to async_mmap port `mat_C_ch_7.read_data`
D0329 14:40:55.354 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_read_data_s_dout` is connected to async_mmap port `mat_C_ch_7.read_data`
D0329 14:40:55.354 tapa.verilog.xilinx.async_mmap:81] `write_C_7.C_out_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_7.read_data`
D0329 14:40:55.354 tapa.verilog.xilinx.async_mmap:81] `write_C_7.C_out_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_7.read_data`
D0329 14:40:55.354 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_7.read_data`
D0329 14:40:55.354 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_7.read_data`
D0329 14:40:55.354 tapa.verilog.xilinx.async_mmap:81] `write_C_7.C_out_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_7.read_data`
D0329 14:40:55.354 tapa.verilog.xilinx.async_mmap:81] `write_C_7.C_out_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_7.read_data`
D0329 14:40:55.354 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_read_data_s_read` is connected to async_mmap port `mat_C_ch_7.read_data`
D0329 14:40:55.354 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_read_data_s_read` is connected to async_mmap port `mat_C_ch_7.read_data`
D0329 14:40:55.354 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_addr_din` is connected to async_mmap port `mat_C_ch_7.write_addr`
D0329 14:40:55.354 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_addr_din` is connected to async_mmap port `mat_C_ch_7.write_addr`
D0329 14:40:55.354 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_addr_full_n` is connected to async_mmap port `mat_C_ch_7.write_addr`
D0329 14:40:55.354 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_addr_full_n` is connected to async_mmap port `mat_C_ch_7.write_addr`
D0329 14:40:55.354 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_addr_write` is connected to async_mmap port `mat_C_ch_7.write_addr`
D0329 14:40:55.354 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_addr_write` is connected to async_mmap port `mat_C_ch_7.write_addr`
D0329 14:40:55.354 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_data_din` is connected to async_mmap port `mat_C_ch_7.write_data`
D0329 14:40:55.354 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_data_din` is connected to async_mmap port `mat_C_ch_7.write_data`
D0329 14:40:55.354 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_data_full_n` is connected to async_mmap port `mat_C_ch_7.write_data`
D0329 14:40:55.354 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_data_full_n` is connected to async_mmap port `mat_C_ch_7.write_data`
D0329 14:40:55.355 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_data_write` is connected to async_mmap port `mat_C_ch_7.write_data`
D0329 14:40:55.355 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_data_write` is connected to async_mmap port `mat_C_ch_7.write_data`
D0329 14:40:55.355 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_7.write_resp`
D0329 14:40:55.355 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_7.write_resp`
D0329 14:40:55.355 tapa.verilog.xilinx.async_mmap:81] `write_C_7.C_out_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_7.write_resp`
D0329 14:40:55.355 tapa.verilog.xilinx.async_mmap:81] `write_C_7.C_out_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_7.write_resp`
D0329 14:40:55.355 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_7.write_resp`
D0329 14:40:55.355 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_7.write_resp`
D0329 14:40:55.355 tapa.verilog.xilinx.async_mmap:81] `write_C_7.C_out_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_7.write_resp`
D0329 14:40:55.355 tapa.verilog.xilinx.async_mmap:81] `write_C_7.C_out_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_7.write_resp`
D0329 14:40:55.355 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_resp_s_read` is connected to async_mmap port `mat_C_ch_7.write_resp`
D0329 14:40:55.355 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_resp_s_read` is connected to async_mmap port `mat_C_ch_7.write_resp`
D0329 14:40:55.356 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_read_addr_din` is connected to async_mmap port `mat_C_ch_7.read_addr`
D0329 14:40:55.356 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_read_addr_din` is connected to async_mmap port `mat_C_ch_7.read_addr`
D0329 14:40:55.356 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_read_addr_full_n` is connected to async_mmap port `mat_C_ch_7.read_addr`
D0329 14:40:55.356 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_read_addr_full_n` is connected to async_mmap port `mat_C_ch_7.read_addr`
D0329 14:40:55.357 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_read_addr_write` is connected to async_mmap port `mat_C_ch_7.read_addr`
D0329 14:40:55.357 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_read_addr_write` is connected to async_mmap port `mat_C_ch_7.read_addr`
D0329 14:40:55.357 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_read_data_s_dout` is connected to async_mmap port `mat_C_ch_7.read_data`
D0329 14:40:55.357 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_read_data_s_dout` is connected to async_mmap port `mat_C_ch_7.read_data`
D0329 14:40:55.357 tapa.verilog.xilinx.async_mmap:81] `write_C_7.C_out_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_7.read_data`
D0329 14:40:55.357 tapa.verilog.xilinx.async_mmap:81] `write_C_7.C_out_read_data_peek_dout` is connected to async_mmap port `mat_C_ch_7.read_data`
D0329 14:40:55.357 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_7.read_data`
D0329 14:40:55.357 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_read_data_s_empty_n` is connected to async_mmap port `mat_C_ch_7.read_data`
D0329 14:40:55.357 tapa.verilog.xilinx.async_mmap:81] `write_C_7.C_out_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_7.read_data`
D0329 14:40:55.357 tapa.verilog.xilinx.async_mmap:81] `write_C_7.C_out_read_data_peek_empty_n` is connected to async_mmap port `mat_C_ch_7.read_data`
D0329 14:40:55.357 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_read_data_s_read` is connected to async_mmap port `mat_C_ch_7.read_data`
D0329 14:40:55.357 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_read_data_s_read` is connected to async_mmap port `mat_C_ch_7.read_data`
D0329 14:40:55.357 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_addr_din` is connected to async_mmap port `mat_C_ch_7.write_addr`
D0329 14:40:55.357 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_addr_din` is connected to async_mmap port `mat_C_ch_7.write_addr`
D0329 14:40:55.357 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_addr_full_n` is connected to async_mmap port `mat_C_ch_7.write_addr`
D0329 14:40:55.357 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_addr_full_n` is connected to async_mmap port `mat_C_ch_7.write_addr`
D0329 14:40:55.357 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_addr_write` is connected to async_mmap port `mat_C_ch_7.write_addr`
D0329 14:40:55.357 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_addr_write` is connected to async_mmap port `mat_C_ch_7.write_addr`
D0329 14:40:55.357 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_data_din` is connected to async_mmap port `mat_C_ch_7.write_data`
D0329 14:40:55.357 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_data_din` is connected to async_mmap port `mat_C_ch_7.write_data`
D0329 14:40:55.357 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_data_full_n` is connected to async_mmap port `mat_C_ch_7.write_data`
D0329 14:40:55.357 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_data_full_n` is connected to async_mmap port `mat_C_ch_7.write_data`
D0329 14:40:55.357 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_data_write` is connected to async_mmap port `mat_C_ch_7.write_data`
D0329 14:40:55.357 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_data_write` is connected to async_mmap port `mat_C_ch_7.write_data`
D0329 14:40:55.358 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_7.write_resp`
D0329 14:40:55.358 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_resp_s_dout` is connected to async_mmap port `mat_C_ch_7.write_resp`
D0329 14:40:55.358 tapa.verilog.xilinx.async_mmap:81] `write_C_7.C_out_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_7.write_resp`
D0329 14:40:55.358 tapa.verilog.xilinx.async_mmap:81] `write_C_7.C_out_write_resp_peek_dout` is connected to async_mmap port `mat_C_ch_7.write_resp`
D0329 14:40:55.358 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_7.write_resp`
D0329 14:40:55.358 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_resp_s_empty_n` is connected to async_mmap port `mat_C_ch_7.write_resp`
D0329 14:40:55.358 tapa.verilog.xilinx.async_mmap:81] `write_C_7.C_out_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_7.write_resp`
D0329 14:40:55.358 tapa.verilog.xilinx.async_mmap:81] `write_C_7.C_out_write_resp_peek_empty_n` is connected to async_mmap port `mat_C_ch_7.write_resp`
D0329 14:40:55.358 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_resp_s_read` is connected to async_mmap port `mat_C_ch_7.write_resp`
D0329 14:40:55.358 tapa.verilog.xilinx.async_mmap:71] `write_C_7.C_out_write_resp_s_read` is connected to async_mmap port `mat_C_ch_7.write_resp`
D0329 14:40:55.358 tapa.core:852] Set the address width of async_mmap to 64
D0329 14:40:55.358 tapa.core:852] Set the address width of async_mmap to 64
I0329 14:40:56.045 tapa.core:465] generating report
I0329 14:40:56.045 tapa.core:465] generating report
I0329 14:40:56.055 tapa.core:473] writing generated auxiliary RTL files
I0329 14:40:56.055 tapa.core:473] writing generated auxiliary RTL files
I0329 14:40:56.056 tapa.steps.common:92] writing TAPA settings to json `generated/settings.json`.
I0329 14:40:56.056 tapa.steps.common:92] writing TAPA settings to json `generated/settings.json`.
I0329 14:40:56.056 tapa.steps.common:46] reusing TAPA settings from upstream flows.
I0329 14:40:56.056 tapa.steps.common:46] reusing TAPA settings from upstream flows.
I0329 14:40:56.056 tapa.core:481] packaging RTL code
I0329 14:40:56.056 tapa.core:481] packaging RTL code
D0329 14:40:56.056 tapa.verilog.xilinx:70] RTL ports of Sextans:
D0329 14:40:56.056 tapa.verilog.xilinx:70] RTL ports of Sextans:
D0329 14:40:56.056 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: edge_list_ptr, ctype: int*, width: 32, chan_count: None, chan_size: None
D0329 14:40:56.056 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: edge_list_ptr, ctype: int*, width: 32, chan_count: None, chan_size: None
D0329 14:40:56.056 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: edge_list_ch_0, ctype: ap_uint<512>*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.056 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: edge_list_ch_0, ctype: ap_uint<512>*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.056 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: edge_list_ch_1, ctype: ap_uint<512>*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.056 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: edge_list_ch_1, ctype: ap_uint<512>*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.056 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: edge_list_ch_2, ctype: ap_uint<512>*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.056 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: edge_list_ch_2, ctype: ap_uint<512>*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.056 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: edge_list_ch_3, ctype: ap_uint<512>*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.056 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: edge_list_ch_3, ctype: ap_uint<512>*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.056 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: edge_list_ch_4, ctype: ap_uint<512>*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.056 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: edge_list_ch_4, ctype: ap_uint<512>*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.056 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: edge_list_ch_5, ctype: ap_uint<512>*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.056 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: edge_list_ch_5, ctype: ap_uint<512>*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: edge_list_ch_6, ctype: ap_uint<512>*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: edge_list_ch_6, ctype: ap_uint<512>*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: edge_list_ch_7, ctype: ap_uint<512>*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: edge_list_ch_7, ctype: ap_uint<512>*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_B_ch_0, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_B_ch_0, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_B_ch_1, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_B_ch_1, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_B_ch_2, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_B_ch_2, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_B_ch_3, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_B_ch_3, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_C_ch_in_0, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_C_ch_in_0, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_C_ch_in_1, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_C_ch_in_1, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_C_ch_in_2, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_C_ch_in_2, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_C_ch_in_3, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_C_ch_in_3, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_C_ch_in_4, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_C_ch_in_4, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_C_ch_in_5, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_C_ch_in_5, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_C_ch_in_6, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_C_ch_in_6, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_C_ch_in_7, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_C_ch_in_7, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_C_ch_0, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_C_ch_0, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_C_ch_1, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_C_ch_1, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_C_ch_2, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_C_ch_2, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_C_ch_3, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_C_ch_3, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_C_ch_4, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.057 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_C_ch_4, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.058 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_C_ch_5, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.058 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_C_ch_5, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.058 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_C_ch_6, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.058 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_C_ch_6, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.058 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_C_ch_7, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.058 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: mat_C_ch_7, ctype: float_v16*, width: 512, chan_count: None, chan_size: None
D0329 14:40:56.058 tapa.verilog.xilinx:75]   cat: Cat.SCALAR, name: NUM_ITE, ctype: const int, width: 32, chan_count: None, chan_size: None
D0329 14:40:56.058 tapa.verilog.xilinx:75]   cat: Cat.SCALAR, name: NUM_ITE, ctype: const int, width: 32, chan_count: None, chan_size: None
D0329 14:40:56.058 tapa.verilog.xilinx:75]   cat: Cat.SCALAR, name: NUM_A_LEN, ctype: const int, width: 32, chan_count: None, chan_size: None
D0329 14:40:56.058 tapa.verilog.xilinx:75]   cat: Cat.SCALAR, name: NUM_A_LEN, ctype: const int, width: 32, chan_count: None, chan_size: None
D0329 14:40:56.058 tapa.verilog.xilinx:75]   cat: Cat.SCALAR, name: M, ctype: const int, width: 32, chan_count: None, chan_size: None
D0329 14:40:56.058 tapa.verilog.xilinx:75]   cat: Cat.SCALAR, name: M, ctype: const int, width: 32, chan_count: None, chan_size: None
D0329 14:40:56.058 tapa.verilog.xilinx:75]   cat: Cat.SCALAR, name: K, ctype: const int, width: 32, chan_count: None, chan_size: None
D0329 14:40:56.058 tapa.verilog.xilinx:75]   cat: Cat.SCALAR, name: K, ctype: const int, width: 32, chan_count: None, chan_size: None
D0329 14:40:56.058 tapa.verilog.xilinx:75]   cat: Cat.SCALAR, name: P_N, ctype: const int, width: 32, chan_count: None, chan_size: None
D0329 14:40:56.058 tapa.verilog.xilinx:75]   cat: Cat.SCALAR, name: P_N, ctype: const int, width: 32, chan_count: None, chan_size: None
D0329 14:40:56.058 tapa.verilog.xilinx:75]   cat: Cat.SCALAR, name: alpha_u, ctype: const int, width: 32, chan_count: None, chan_size: None
D0329 14:40:56.058 tapa.verilog.xilinx:75]   cat: Cat.SCALAR, name: alpha_u, ctype: const int, width: 32, chan_count: None, chan_size: None
D0329 14:40:56.058 tapa.verilog.xilinx:75]   cat: Cat.SCALAR, name: beta_u, ctype: const int, width: 32, chan_count: None, chan_size: None
D0329 14:40:56.058 tapa.verilog.xilinx:75]   cat: Cat.SCALAR, name: beta_u, ctype: const int, width: 32, chan_count: None, chan_size: None
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: FloatvMultConst.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: FloatvMultConst.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: read_B_mul_14ns_29s_32_2_1.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: read_B_mul_14ns_29s_32_2_1.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: read_C_flow_control_loop_pipe_sequential_init.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: read_C_flow_control_loop_pipe_sequential_init.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: axi_crossbar.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: axi_crossbar.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: read_A_flow_control_loop_pipe_sequential_init.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: read_A_flow_control_loop_pipe_sequential_init.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: Scatter_1_2_Scatter_1_2_Pipeline_VITIS_LOOP_405_1.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: Scatter_1_2_Scatter_1_2_Pipeline_VITIS_LOOP_405_1.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: black_hole_float_v16.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: black_hole_float_v16.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: Scatter_1_2.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: Scatter_1_2.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: black_hole_int.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: black_hole_int.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: read_B_read_B_Pipeline_rd_B.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: read_B_read_B_Pipeline_rd_B.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: async_mmap.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: async_mmap.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: PEG_Cmtx.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: PEG_Cmtx.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: axi_pipeline.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: axi_pipeline.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: PEG_Cmtx_local_C_V_RAM_2P_URAM_1R1W.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: PEG_Cmtx_local_C_V_RAM_2P_URAM_1R1W.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: fifo_srl.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: fifo_srl.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: FloatvAddFloatv_fadd_32ns_32ns_32_7_full_dsp_1.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: FloatvAddFloatv_fadd_32ns_32ns_32_7_full_dsp_1.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: axi_register_rd.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: axi_register_rd.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: Merger_Merger_Pipeline_VITIS_LOOP_410_1.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: Merger_Merger_Pipeline_VITIS_LOOP_410_1.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: detect_burst.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: detect_burst.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: read_C_mul_mul_14ns_28s_32_4_1.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: read_C_mul_mul_14ns_28s_32_4_1.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: axi_crossbar_rd.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: axi_crossbar_rd.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: FloatvAddFloatv_FloatvAddFloatv_Pipeline_cc.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: FloatvAddFloatv_FloatvAddFloatv_Pipeline_cc.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: relay_station.v
D0329 14:40:56.059 haoda.backend.xilinx:163] packing: relay_station.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: black_hole_int_black_hole_int_Pipeline_VITIS_LOOP_399_1.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: black_hole_int_black_hole_int_Pipeline_VITIS_LOOP_399_1.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: generate_last.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: generate_last.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: a_axi_write_broadcastor_1_to_3.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: a_axi_write_broadcastor_1_to_3.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: PEG_Bmtx_PEG_Bmtx_Pipeline_computation.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: PEG_Bmtx_PEG_Bmtx_Pipeline_computation.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: read_edge_list_ptr_flow_control_loop_pipe_sequential_init.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: read_edge_list_ptr_flow_control_loop_pipe_sequential_init.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: FloatvMultConst_mul_32s_14ns_32_2_1.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: FloatvMultConst_mul_32s_14ns_32_2_1.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: PEG_Bmtx_fmul_32ns_32ns_32_4_max_dsp_1.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: Sextans_fsm.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: Sextans_fsm.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: FloatvAddFloatv_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: FloatvAddFloatv_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: FloatvMultConst_FloatvMultConst_Pipeline_cc.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: FloatvMultConst_FloatvMultConst_Pipeline_cc.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: Merger.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: Merger.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: PEG_Cmtx_mux_42_64_1_1.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: PEG_Cmtx_mux_42_64_1_1.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: FloatvMultConst_flow_control_loop_pipe_sequential_init.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: FloatvMultConst_flow_control_loop_pipe_sequential_init.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: read_A_read_A_Pipeline_rd_A.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: read_A_read_A_Pipeline_rd_A.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: PEG_Cmtx_mul_mul_16s_14ns_30_4_1.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: PEG_Cmtx_mul_mul_16s_14ns_30_4_1.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: PEG_Cmtx_flow_control_loop_pipe_sequential_init.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: PEG_Cmtx_flow_control_loop_pipe_sequential_init.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: read_B_flow_control_loop_pipe_sequential_init.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: read_B_flow_control_loop_pipe_sequential_init.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: write_C.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: write_C.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: fifo_bram.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: fifo_bram.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: read_edge_list_ptr_mul_mul_16s_14ns_30_4_1.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: read_edge_list_ptr_mul_mul_16s_14ns_30_4_1.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: write_C_mul_mul_14ns_28s_32_4_1.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: write_C_mul_mul_14ns_28s_32_4_1.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: priority_encoder.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: priority_encoder.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: PEG_Bmtx_flow_control_loop_pipe_sequential_init.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: PEG_Bmtx_flow_control_loop_pipe_sequential_init.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: black_hole_float_v16_black_hole_float_v16_Pipeline_VITIS_LOOP_400_1.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: black_hole_float_v16_black_hole_float_v16_Pipeline_VITIS_LOOP_400_1.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: PEG_Bmtx.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: PEG_Bmtx.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: arbiter.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: arbiter.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: PEG_Cmtx_PEG_Cmtx_Pipeline_init_C.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: PEG_Cmtx_PEG_Cmtx_Pipeline_init_C.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: write_C_write_C_Pipeline_wr_C.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: write_C_write_C_Pipeline_wr_C.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: PEG_Cmtx_PEG_Cmtx_Pipeline_write_C_outer.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: PEG_Cmtx_PEG_Cmtx_Pipeline_write_C_outer.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: axi_register_wr.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: axi_register_wr.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: read_C_read_C_Pipeline_rd_C.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: read_C_read_C_Pipeline_rd_C.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: PEG_Bmtx_PEG_Bmtx_Pipeline_read_B.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: PEG_Bmtx_PEG_Bmtx_Pipeline_read_B.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: PEG_Bmtx_mul_mul_16s_14ns_30_4_1.v
D0329 14:40:56.060 haoda.backend.xilinx:163] packing: PEG_Bmtx_mul_mul_16s_14ns_30_4_1.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: axi_crossbar_wr.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: axi_crossbar_wr.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: read_A_mul_mul_16s_14ns_30_4_1.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: read_A_mul_mul_16s_14ns_30_4_1.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: Sextans.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: Sextans.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: PEG_Bmtx_local_B_RAM_AUTO_1R1W.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: PEG_Bmtx_local_B_RAM_AUTO_1R1W.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: FloatvMultConst_fmul_32ns_32ns_32_4_max_dsp_1.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: FloatvMultConst_fmul_32ns_32ns_32_4_max_dsp_1.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: write_C_flow_control_loop_pipe_sequential_init.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: write_C_flow_control_loop_pipe_sequential_init.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: a_axi_write_broadcastor_1_to_4.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: a_axi_write_broadcastor_1_to_4.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: read_edge_list_ptr.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: read_edge_list_ptr.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: PEG_Bmtx_mux_42_32_1_1.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: PEG_Bmtx_mux_42_32_1_1.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: FloatvMultConst_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: FloatvMultConst_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: read_A.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: read_A.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: read_edge_list_ptr_read_edge_list_ptr_Pipeline_rd_ptr.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: read_edge_list_ptr_read_edge_list_ptr_Pipeline_rd_ptr.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: read_C.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: read_C.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: FloatvMultConst_mul_mul_16s_28s_32_4_1.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: FloatvMultConst_mul_mul_16s_28s_32_4_1.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: read_B.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: read_B.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: FloatvAddFloatv.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: FloatvAddFloatv.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: Sextans_control_s_axi.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: Sextans_control_s_axi.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: PEG_Cmtx_PEG_Cmtx_Pipeline_computation.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: PEG_Cmtx_PEG_Cmtx_Pipeline_computation.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: fifo_fwd.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: fifo_fwd.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: fifo.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: fifo.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: axi_crossbar_addr.v
D0329 14:40:56.061 haoda.backend.xilinx:163] packing: axi_crossbar_addr.v
I0329 14:41:30.936 tapa.core:489] packaging HLS report
I0329 14:41:30.936 tapa.core:489] packaging HLS report
D0329 14:41:30.939 tapa.core:494]   packing report/PEG_Cmtx_Pipeline_computation_csynth.xml
D0329 14:41:30.939 tapa.core:494]   packing report/PEG_Cmtx_Pipeline_computation_csynth.xml
D0329 14:41:30.940 tapa.core:494]   packing report/Merger_Pipeline_VITIS_LOOP_410_1_csynth.xml
D0329 14:41:30.940 tapa.core:494]   packing report/Merger_Pipeline_VITIS_LOOP_410_1_csynth.xml
D0329 14:41:30.940 tapa.core:494]   packing report/read_B_csynth.xml
D0329 14:41:30.940 tapa.core:494]   packing report/read_B_csynth.xml
D0329 14:41:30.941 tapa.core:494]   packing report/read_C_csynth.xml
D0329 14:41:30.941 tapa.core:494]   packing report/read_C_csynth.xml
D0329 14:41:30.941 tapa.core:494]   packing report/write_C_csynth.xml
D0329 14:41:30.941 tapa.core:494]   packing report/write_C_csynth.xml
D0329 14:41:30.942 tapa.core:494]   packing report/read_B_Pipeline_rd_B_csynth.xml
D0329 14:41:30.942 tapa.core:494]   packing report/read_B_Pipeline_rd_B_csynth.xml
D0329 14:41:30.943 tapa.core:494]   packing report/read_edge_list_ptr_Pipeline_rd_ptr_csynth.xml
D0329 14:41:30.943 tapa.core:494]   packing report/read_edge_list_ptr_Pipeline_rd_ptr_csynth.xml
D0329 14:41:30.943 tapa.core:494]   packing report/read_A_csynth.xml
D0329 14:41:30.943 tapa.core:494]   packing report/read_A_csynth.xml
D0329 14:41:30.944 tapa.core:494]   packing report/read_edge_list_ptr_csynth.xml
D0329 14:41:30.944 tapa.core:494]   packing report/read_edge_list_ptr_csynth.xml
D0329 14:41:30.944 tapa.core:494]   packing report/FloatvAddFloatv_Pipeline_cc_csynth.xml
D0329 14:41:30.944 tapa.core:494]   packing report/FloatvAddFloatv_Pipeline_cc_csynth.xml
D0329 14:41:30.945 tapa.core:494]   packing report/black_hole_int_Pipeline_VITIS_LOOP_399_1_csynth.xml
D0329 14:41:30.945 tapa.core:494]   packing report/black_hole_int_Pipeline_VITIS_LOOP_399_1_csynth.xml
D0329 14:41:30.945 tapa.core:494]   packing report/black_hole_float_v16_csynth.xml
D0329 14:41:30.945 tapa.core:494]   packing report/black_hole_float_v16_csynth.xml
D0329 14:41:30.946 tapa.core:494]   packing report/FloatvMultConst_csynth.xml
D0329 14:41:30.946 tapa.core:494]   packing report/FloatvMultConst_csynth.xml
D0329 14:41:30.946 tapa.core:494]   packing report/FloatvAddFloatv_csynth.xml
D0329 14:41:30.946 tapa.core:494]   packing report/FloatvAddFloatv_csynth.xml
D0329 14:41:30.946 tapa.core:494]   packing report/PEG_Bmtx_Pipeline_read_B_csynth.xml
D0329 14:41:30.946 tapa.core:494]   packing report/PEG_Bmtx_Pipeline_read_B_csynth.xml
D0329 14:41:30.949 tapa.core:494]   packing report/Scatter_1_2_Pipeline_VITIS_LOOP_405_1_csynth.xml
D0329 14:41:30.949 tapa.core:494]   packing report/Scatter_1_2_Pipeline_VITIS_LOOP_405_1_csynth.xml
D0329 14:41:30.950 tapa.core:494]   packing report/PEG_Bmtx_Pipeline_computation_csynth.xml
D0329 14:41:30.950 tapa.core:494]   packing report/PEG_Bmtx_Pipeline_computation_csynth.xml
D0329 14:41:30.952 tapa.core:494]   packing report/PEG_Bmtx_csynth.xml
D0329 14:41:30.952 tapa.core:494]   packing report/PEG_Bmtx_csynth.xml
D0329 14:41:30.953 tapa.core:494]   packing report/read_C_Pipeline_rd_C_csynth.xml
D0329 14:41:30.953 tapa.core:494]   packing report/read_C_Pipeline_rd_C_csynth.xml
D0329 14:41:30.954 tapa.core:494]   packing report/FloatvMultConst_Pipeline_cc_csynth.xml
D0329 14:41:30.954 tapa.core:494]   packing report/FloatvMultConst_Pipeline_cc_csynth.xml
D0329 14:41:30.954 tapa.core:494]   packing report/read_A_Pipeline_rd_A_csynth.xml
D0329 14:41:30.954 tapa.core:494]   packing report/read_A_Pipeline_rd_A_csynth.xml
D0329 14:41:30.955 tapa.core:494]   packing report/black_hole_float_v16_Pipeline_VITIS_LOOP_400_1_csynth.xml
D0329 14:41:30.955 tapa.core:494]   packing report/black_hole_float_v16_Pipeline_VITIS_LOOP_400_1_csynth.xml
D0329 14:41:30.955 tapa.core:494]   packing report/black_hole_int_csynth.xml
D0329 14:41:30.955 tapa.core:494]   packing report/black_hole_int_csynth.xml
D0329 14:41:30.955 tapa.core:494]   packing report/Sextans_csynth.xml
D0329 14:41:30.955 tapa.core:494]   packing report/Sextans_csynth.xml
D0329 14:41:30.956 tapa.core:494]   packing report/write_C_Pipeline_wr_C_csynth.xml
D0329 14:41:30.956 tapa.core:494]   packing report/write_C_Pipeline_wr_C_csynth.xml
D0329 14:41:30.956 tapa.core:494]   packing report/Scatter_1_2_csynth.xml
D0329 14:41:30.956 tapa.core:494]   packing report/Scatter_1_2_csynth.xml
D0329 14:41:30.957 tapa.core:494]   packing report/Merger_csynth.xml
D0329 14:41:30.957 tapa.core:494]   packing report/Merger_csynth.xml
D0329 14:41:30.957 tapa.core:494]   packing report/PEG_Cmtx_Pipeline_init_C_csynth.xml
D0329 14:41:30.957 tapa.core:494]   packing report/PEG_Cmtx_Pipeline_init_C_csynth.xml
D0329 14:41:30.958 tapa.core:494]   packing report/PEG_Cmtx_Pipeline_write_C_outer_csynth.xml
D0329 14:41:30.958 tapa.core:494]   packing report/PEG_Cmtx_Pipeline_write_C_outer_csynth.xml
D0329 14:41:30.959 tapa.core:494]   packing report/PEG_Cmtx_csynth.xml
D0329 14:41:30.959 tapa.core:494]   packing report/PEG_Cmtx_csynth.xml
I0329 14:41:30.960 tapa.core:497] generated the v++ xo file at generated/Sextans.xo
I0329 14:41:30.960 tapa.core:497] generated the v++ xo file at generated/Sextans.xo
