{"Source Block": ["oh/elink/hdl/esaxi.v@260:279@HdlStmProcess", "   //###################################################\n   //#WRITE RESPONSE CHANNEL\n   //###################################################\n    assign s_axi_bid = axi_bid;\n   \n   always @ (posedge s_axi_aclk)\n     if(~s_axi_aresetn) \n       s_axi_wready <= 1'b0;      \n     else\n       begin\n\t  if( last_wr_beat )\n\t    s_axi_wready <= 1'b0;\n\t  else if( write_active )\n\t    s_axi_wready <= ~txwr_wait;//this signal needs to be a programmable fifo full to work\t  \n       end                             //regular pushback won't work FIX!\n   \n   always @( posedge s_axi_aclk )\n     if (~s_axi_aresetn) \n       begin\n          s_axi_bvalid      <= 1'b0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[273, "\t    s_axi_wready <= ~txwr_wait;//this signal needs to be a programmable fifo full to work\t  \n"], [274, "       end                             //regular pushback won't work FIX!\n"]], "Add": [[274, "\t    s_axi_wready <= ~txwr_wait;\n"], [274, "       end                             \n"]]}}