@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MO106 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|Found ROM iPSELS_raw_10[6:0] (in view: coreapb3_lib.CoreAPB3(coreapb3_arch)) with 16 words by 7 bits.
@N: MO231 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\timestamp.vhd":46:8:46:9|Found counter in view:work.MemorySynchronizer(arch) instance TimeStampGen.counter[31:0] 
@N: MF179 :|Found 32 by 32 bit equality operator ('==') un120_in_enable (in view: work.MemorySynchronizer(arch))
@N: MF179 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":400:28:400:60|Found 32 by 32 bit equality operator ('==') un112_in_enable (in view: work.MemorySynchronizer(arch))
@N: MO231 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\stamp.vhd":203:8:203:9|Found counter in view:work.STAMP(architecture_stamp) instance delay_counter[27:0] 
@N: MO231 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\stamp.vhd":203:8:203:9|Found counter in view:work.STAMP(architecture_stamp) instance status_async_cycles[5:0] 
@N: MO231 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\spi_master.vhd":74:4:74:5|Found counter in view:work.spi_master(logic) instance clk_toggles[5:0] 
@N: MO231 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\spi_master.vhd":74:4:74:5|Found counter in view:work.spi_master(logic) instance count[31:0] 
@N: BN362 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\spi_master.vhd":74:4:74:5|Removing sequential instance STAMP_1.spi.continue (in view: work.sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\spi_master.vhd":74:4:74:5|Removing sequential instance STAMP_2.spi.continue (in view: work.sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\spi_master.vhd":74:4:74:5|Removing sequential instance STAMP_3.spi.continue (in view: work.sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\spi_master.vhd":74:4:74:5|Removing sequential instance STAMP_4.spi.continue (in view: work.sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\spi_master.vhd":74:4:74:5|Removing sequential instance STAMP_5.spi.continue (in view: work.sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\spi_master.vhd":74:4:74:5|Removing sequential instance STAMP_6.spi.continue (in view: work.sb(rtl)) because it does not drive other instances.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[1] (in view: work.sb(rtl)) with 6 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[0] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[2] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[3] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[4] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[5] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[6] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[7] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[8] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[9] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[10] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[11] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[12] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[13] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[14] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[15] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[16] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\memorysynchronizer.vhd":284:8:284:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[17] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FP130 |Promoting Net AND2_0_Y_arst on CLKINT  MemorySynchronizer_0.un120_in_enable_0_I_1_1618 
@N: BW110 :|Renaming port spi_master_5 due to collision with Verilog/ System Verilog reserved word 
@N: BW110 :|Renaming port spi_master_5_0 due to collision with Verilog/ System Verilog reserved word 
@N: BW110 :|Renaming port spi_master_5_1 due to collision with Verilog/ System Verilog reserved word 
@N: BW110 :|Renaming port spi_master_5_2 due to collision with Verilog/ System Verilog reserved word 
@N: BW110 :|Renaming port spi_master_5_3 due to collision with Verilog/ System Verilog reserved word 
@N: BW110 :|Renaming port spi_master_5_4 due to collision with Verilog/ System Verilog reserved word 
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
