INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 2/ulateste/ulateste.srcs/sources_1/new/ulateste.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ulateste
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 2/ulateste/ulateste.srcs/sim_1/new/s_ula.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s_ula
