<stg><name>write_out</name>


<trans_list>

<trans id="133" from="1" to="2">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="2" to="5">
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="2" to="3">
<condition id="51">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="3" to="4">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="4" to="2">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(float* %C, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i13 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
:1  %indvars_iv = phi i13 [ 169, %0 ], [ %indvars_iv_mid2, %.reset ]

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:2  %w = phi i6 [ 0, %0 ], [ %w_t_mid2_v, %.reset ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
:3  %z = phi i13 [ 0, %0 ], [ %z_mid2, %.reset ]

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
:4  %z_1 = phi i13 [ 0, %0 ], [ %tmp, %.reset ]

]]></Node>
<StgValue><ssdm name="z_1"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:5  %i = phi i8 [ 0, %0 ], [ %i_1, %.reset ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %exitcond_flatten = icmp eq i13 %indvar_flatten, -2784

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %indvar_flatten_next = add i13 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %exitcond_flatten, label %2, label %.reset

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.reset:0  %exitcond = icmp eq i13 %z_1, %indvars_iv

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.reset:1  %z_s = add i13 169, %z

]]></Node>
<StgValue><ssdm name="z_s"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.reset:2  %z_1_mid2 = select i1 %exitcond, i13 %z_s, i13 %z_1

]]></Node>
<StgValue><ssdm name="z_1_mid2"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.reset:3  %i_mid2 = select i1 %exitcond, i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="i_mid2"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:4  %w_s = add i6 1, %w

]]></Node>
<StgValue><ssdm name="w_s"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:5  %w_t_mid2_v = select i1 %exitcond, i6 %w_s, i6 %w

]]></Node>
<StgValue><ssdm name="w_t_mid2_v"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="6">
<![CDATA[
.reset:6  %tmp_3 = trunc i6 %w_t_mid2_v to i5

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.reset:7  %indvars_iv_next_dup = add i13 169, %indvars_iv

]]></Node>
<StgValue><ssdm name="indvars_iv_next_dup"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.reset:8  %indvars_iv_mid2 = select i1 %exitcond, i13 %indvars_iv_next_dup, i13 %indvars_iv

]]></Node>
<StgValue><ssdm name="indvars_iv_mid2"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.reset:9  %z_mid2 = select i1 %exitcond, i13 %z_s, i13 %z

]]></Node>
<StgValue><ssdm name="z_mid2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="8">
<![CDATA[
.reset:10  %i_cast = zext i8 %i_mid2 to i32

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:13  %lout_0_addr = getelementptr [169 x float]* %lout_0, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="lout_0_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="8">
<![CDATA[
.reset:14  %lout_0_load = load float* %lout_0_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_0_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:15  %lout_1_addr = getelementptr [169 x float]* %lout_1, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="lout_1_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="8">
<![CDATA[
.reset:16  %lout_1_load = load float* %lout_1_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_1_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:17  %lout_2_addr = getelementptr [169 x float]* %lout_2, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="lout_2_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="8">
<![CDATA[
.reset:18  %lout_2_load = load float* %lout_2_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_2_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:19  %lout_3_addr = getelementptr [169 x float]* %lout_3, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="lout_3_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="8">
<![CDATA[
.reset:20  %lout_3_load = load float* %lout_3_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_3_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:21  %lout_4_addr = getelementptr [169 x float]* %lout_4, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="lout_4_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="8">
<![CDATA[
.reset:22  %lout_4_load = load float* %lout_4_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_4_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:23  %lout_5_addr = getelementptr [169 x float]* %lout_5, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="lout_5_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="8">
<![CDATA[
.reset:24  %lout_5_load = load float* %lout_5_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_5_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:25  %lout_6_addr = getelementptr [169 x float]* %lout_6, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="lout_6_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="8">
<![CDATA[
.reset:26  %lout_6_load = load float* %lout_6_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_6_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:27  %lout_7_addr = getelementptr [169 x float]* %lout_7, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="lout_7_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="8">
<![CDATA[
.reset:28  %lout_7_load = load float* %lout_7_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_7_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:29  %lout_8_addr = getelementptr [169 x float]* %lout_8, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="lout_8_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="8">
<![CDATA[
.reset:30  %lout_8_load = load float* %lout_8_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_8_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:31  %lout_9_addr = getelementptr [169 x float]* %lout_9, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="lout_9_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="8">
<![CDATA[
.reset:32  %lout_9_load = load float* %lout_9_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_9_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:33  %lout_10_addr = getelementptr [169 x float]* %lout_10, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="lout_10_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="8">
<![CDATA[
.reset:34  %lout_10_load = load float* %lout_10_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_10_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:35  %lout_11_addr = getelementptr [169 x float]* %lout_11, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="lout_11_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="8">
<![CDATA[
.reset:36  %lout_11_load = load float* %lout_11_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_11_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:37  %lout_12_addr = getelementptr [169 x float]* %lout_12, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="lout_12_addr"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="8">
<![CDATA[
.reset:38  %lout_12_load = load float* %lout_12_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_12_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:39  %lout_13_addr = getelementptr [169 x float]* %lout_13, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="lout_13_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="8">
<![CDATA[
.reset:40  %lout_13_load = load float* %lout_13_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_13_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:41  %lout_14_addr = getelementptr [169 x float]* %lout_14, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="lout_14_addr"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="8">
<![CDATA[
.reset:42  %lout_14_load = load float* %lout_14_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_14_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:43  %lout_15_addr = getelementptr [169 x float]* %lout_15, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="lout_15_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="8">
<![CDATA[
.reset:44  %lout_15_load = load float* %lout_15_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_15_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:45  %lout_16_addr = getelementptr [169 x float]* %lout_16, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="lout_16_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="8">
<![CDATA[
.reset:46  %lout_16_load = load float* %lout_16_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_16_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:47  %lout_17_addr = getelementptr [169 x float]* %lout_17, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="lout_17_addr"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="8">
<![CDATA[
.reset:48  %lout_17_load = load float* %lout_17_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_17_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:49  %lout_18_addr = getelementptr [169 x float]* %lout_18, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="lout_18_addr"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="8">
<![CDATA[
.reset:50  %lout_18_load = load float* %lout_18_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_18_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:51  %lout_19_addr = getelementptr [169 x float]* %lout_19, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="lout_19_addr"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="8">
<![CDATA[
.reset:52  %lout_19_load = load float* %lout_19_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_19_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:53  %lout_20_addr = getelementptr [169 x float]* %lout_20, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="lout_20_addr"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="8">
<![CDATA[
.reset:54  %lout_20_load = load float* %lout_20_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_20_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:55  %lout_21_addr = getelementptr [169 x float]* %lout_21, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="lout_21_addr"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="8">
<![CDATA[
.reset:56  %lout_21_load = load float* %lout_21_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_21_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:57  %lout_22_addr = getelementptr [169 x float]* %lout_22, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="lout_22_addr"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="8">
<![CDATA[
.reset:58  %lout_22_load = load float* %lout_22_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_22_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:59  %lout_23_addr = getelementptr [169 x float]* %lout_23, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="lout_23_addr"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="8">
<![CDATA[
.reset:60  %lout_23_load = load float* %lout_23_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_23_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:61  %lout_24_addr = getelementptr [169 x float]* %lout_24, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="lout_24_addr"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="8">
<![CDATA[
.reset:62  %lout_24_load = load float* %lout_24_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_24_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:63  %lout_25_addr = getelementptr [169 x float]* %lout_25, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="lout_25_addr"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="8">
<![CDATA[
.reset:64  %lout_25_load = load float* %lout_25_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_25_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:65  %lout_26_addr = getelementptr [169 x float]* %lout_26, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="lout_26_addr"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="8">
<![CDATA[
.reset:66  %lout_26_load = load float* %lout_26_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_26_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:67  %lout_27_addr = getelementptr [169 x float]* %lout_27, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="lout_27_addr"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="8">
<![CDATA[
.reset:68  %lout_27_load = load float* %lout_27_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_27_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:69  %lout_28_addr = getelementptr [169 x float]* %lout_28, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="lout_28_addr"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="8">
<![CDATA[
.reset:70  %lout_28_load = load float* %lout_28_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_28_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:71  %lout_29_addr = getelementptr [169 x float]* %lout_29, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="lout_29_addr"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="8">
<![CDATA[
.reset:72  %lout_29_load = load float* %lout_29_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_29_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:73  %lout_30_addr = getelementptr [169 x float]* %lout_30, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="lout_30_addr"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="8">
<![CDATA[
.reset:74  %lout_30_load = load float* %lout_30_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_30_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:75  %lout_31_addr = getelementptr [169 x float]* %lout_31, i32 0, i32 %i_cast

]]></Node>
<StgValue><ssdm name="lout_31_addr"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="8">
<![CDATA[
.reset:76  %lout_31_load = load float* %lout_31_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_31_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:80  %i_1 = add i8 1, %i_mid2

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.reset:81  %tmp = add i13 1, %z_1_mid2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="94" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="8">
<![CDATA[
.reset:14  %lout_0_load = load float* %lout_0_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_0_load"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="8">
<![CDATA[
.reset:16  %lout_1_load = load float* %lout_1_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_1_load"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="8">
<![CDATA[
.reset:18  %lout_2_load = load float* %lout_2_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_2_load"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="8">
<![CDATA[
.reset:20  %lout_3_load = load float* %lout_3_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_3_load"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="8">
<![CDATA[
.reset:22  %lout_4_load = load float* %lout_4_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_4_load"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="8">
<![CDATA[
.reset:24  %lout_5_load = load float* %lout_5_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_5_load"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="8">
<![CDATA[
.reset:26  %lout_6_load = load float* %lout_6_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_6_load"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="8">
<![CDATA[
.reset:28  %lout_7_load = load float* %lout_7_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_7_load"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="8">
<![CDATA[
.reset:30  %lout_8_load = load float* %lout_8_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_8_load"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="8">
<![CDATA[
.reset:32  %lout_9_load = load float* %lout_9_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_9_load"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="8">
<![CDATA[
.reset:34  %lout_10_load = load float* %lout_10_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_10_load"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="8">
<![CDATA[
.reset:36  %lout_11_load = load float* %lout_11_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_11_load"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="8">
<![CDATA[
.reset:38  %lout_12_load = load float* %lout_12_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_12_load"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="8">
<![CDATA[
.reset:40  %lout_13_load = load float* %lout_13_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_13_load"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="8">
<![CDATA[
.reset:42  %lout_14_load = load float* %lout_14_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_14_load"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="8">
<![CDATA[
.reset:44  %lout_15_load = load float* %lout_15_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_15_load"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="8">
<![CDATA[
.reset:46  %lout_16_load = load float* %lout_16_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_16_load"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="8">
<![CDATA[
.reset:48  %lout_17_load = load float* %lout_17_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_17_load"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="8">
<![CDATA[
.reset:50  %lout_18_load = load float* %lout_18_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_18_load"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="8">
<![CDATA[
.reset:52  %lout_19_load = load float* %lout_19_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_19_load"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="8">
<![CDATA[
.reset:54  %lout_20_load = load float* %lout_20_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_20_load"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="8">
<![CDATA[
.reset:56  %lout_21_load = load float* %lout_21_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_21_load"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="8">
<![CDATA[
.reset:58  %lout_22_load = load float* %lout_22_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_22_load"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="8">
<![CDATA[
.reset:60  %lout_23_load = load float* %lout_23_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_23_load"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="8">
<![CDATA[
.reset:62  %lout_24_load = load float* %lout_24_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_24_load"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="8">
<![CDATA[
.reset:64  %lout_25_load = load float* %lout_25_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_25_load"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="8">
<![CDATA[
.reset:66  %lout_26_load = load float* %lout_26_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_26_load"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="8">
<![CDATA[
.reset:68  %lout_27_load = load float* %lout_27_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_27_load"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="8">
<![CDATA[
.reset:70  %lout_28_load = load float* %lout_28_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_28_load"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="8">
<![CDATA[
.reset:72  %lout_29_load = load float* %lout_29_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_29_load"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="8">
<![CDATA[
.reset:74  %lout_30_load = load float* %lout_30_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_30_load"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="8">
<![CDATA[
.reset:76  %lout_31_load = load float* %lout_31_addr, align 4

]]></Node>
<StgValue><ssdm name="lout_31_load"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="5">
<![CDATA[
.reset:77  %tmp_2 = call float @_ssdm_op_Mux.ap_auto.32float.i5(float %lout_0_load, float %lout_1_load, float %lout_2_load, float %lout_3_load, float %lout_4_load, float %lout_5_load, float %lout_6_load, float %lout_7_load, float %lout_8_load, float %lout_9_load, float %lout_10_load, float %lout_11_load, float %lout_12_load, float %lout_13_load, float %lout_14_load, float %lout_15_load, float %lout_16_load, float %lout_17_load, float %lout_18_load, float %lout_19_load, float %lout_20_load, float %lout_21_load, float %lout_22_load, float %lout_23_load, float %lout_24_load, float %lout_25_load, float %lout_26_load, float %lout_27_load, float %lout_28_load, float %lout_29_load, float %lout_30_load, float %lout_31_load, i5 %tmp_3)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:11  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:12  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:78  call void @_ssdm_op_Write.ap_fifo.floatP(float* %C, float %tmp_2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:79  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
.reset:82  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
