
Thu Dec 12 13:15:23 2024
FPGA Configuration Command (req)

Thu Dec 12 13:15:33 2024
FPGA Configuration : 
Timeout Error! System disconnected

Thu Dec 12 13:15:33 2024
Return status : -5

Thu Dec 12 13:15:33 2024
Configure Record Command (req)

Thu Dec 12 13:15:43 2024
Configure Record : 
Timeout Error! System disconnected

Thu Dec 12 13:15:43 2024
Return status : -5

Thu Dec 12 13:15:43 2024
Start Record Command (req)

Thu Dec 12 13:16:14 2024
FPGA Configuration Command (req)

Thu Dec 12 13:33:03 2024
FPGA Configuration Command (req)

Thu Dec 12 13:33:13 2024
FPGA Configuration : 
Timeout Error! System disconnected

Thu Dec 12 13:33:13 2024
Return status : -5

Thu Dec 12 13:33:13 2024
Configure Record Command (req)

Thu Dec 12 13:33:13 2024
Configure Record command : Success

Thu Dec 12 13:33:13 2024
Return status : 0

Thu Dec 12 13:33:13 2024
Start Record Command (req)

Thu Dec 12 13:33:13 2024
Start Record Command (req)

Thu Dec 12 13:33:14 2024
Start Record command : Success

Thu Dec 12 13:33:23 2024
Start Record : 
Timeout Error! System disconnected

Thu Dec 12 13:33:23 2024
Return status : -5

Thu Dec 12 13:34:18 2024
FPGA Configuration Command (req)

Thu Dec 12 13:34:18 2024
FPGA Configuration command : Success

Thu Dec 12 13:34:18 2024
Return status : 0

Thu Dec 12 13:34:18 2024
Configure Record Command (req)

Thu Dec 12 13:34:18 2024
Configure Record command : Success

Thu Dec 12 13:34:18 2024
Return status : 0

Thu Dec 12 13:34:18 2024
Start Record Command (req)

Thu Dec 12 13:34:19 2024
Start Record Command (req)

Thu Dec 12 13:34:19 2024
Start Record command : Success

Thu Dec 12 13:34:19 2024
Return status : 0

Thu Dec 12 13:34:19 2024
Start Record command : Success

Thu Dec 12 13:34:25 2024
Record is completed

Thu Dec 12 13:34:25 2024
Record stop is done successfully

Thu Dec 12 13:38:43 2024
FPGA Configuration Command (req)

Thu Dec 12 13:38:43 2024
FPGA Configuration command : Success

Thu Dec 12 13:38:43 2024
Return status : 0

Thu Dec 12 13:38:43 2024
Configure Record Command (req)

Thu Dec 12 13:38:43 2024
Configure Record command : Success

Thu Dec 12 13:38:43 2024
Return status : 0

Thu Dec 12 13:38:43 2024
Start Record Command (req)

Thu Dec 12 13:38:43 2024
Start Record Command (req)

Thu Dec 12 13:38:43 2024
Start Record command : Success

Thu Dec 12 13:38:43 2024
Return status : 0

Thu Dec 12 13:38:44 2024
Start Record command : Success

Thu Dec 12 13:38:49 2024
Record is completed

Thu Dec 12 13:38:49 2024
Record stop is done successfully

Thu Dec 12 13:39:20 2024
FPGA Configuration Command (req)

Thu Dec 12 13:39:20 2024
FPGA Configuration command : Success

Thu Dec 12 13:39:20 2024
Return status : 0

Thu Dec 12 13:39:20 2024
Configure Record Command (req)

Thu Dec 12 13:39:20 2024
Configure Record command : Success

Thu Dec 12 13:39:20 2024
Return status : 0

Thu Dec 12 13:39:20 2024
Start Record Command (req)

Thu Dec 12 13:39:21 2024
Start Record Command (req)

Thu Dec 12 13:39:21 2024
Start Record command : Success

Thu Dec 12 13:39:21 2024
Return status : 0

Thu Dec 12 13:39:21 2024
Start Record command : Success

Thu Dec 12 13:39:27 2024
Record is completed

Thu Dec 12 13:39:27 2024
Record stop is done successfully

Thu Dec 12 14:00:34 2024
FPGA Configuration Command (req)

Thu Dec 12 14:00:34 2024
FPGA Configuration command : Success

Thu Dec 12 14:00:34 2024
Return status : 0

Thu Dec 12 14:00:34 2024
Configure Record Command (req)

Thu Dec 12 14:00:34 2024
Configure Record command : Success

Thu Dec 12 14:00:34 2024
Return status : 0

Thu Dec 12 14:00:34 2024
Start Record Command (req)

Thu Dec 12 14:00:34 2024
Start Record Command (req)

Thu Dec 12 14:00:34 2024
Start Record command : Success

Thu Dec 12 14:00:34 2024
Return status : 0

Thu Dec 12 14:00:34 2024
Start Record command : Success

Thu Dec 12 14:00:40 2024
Record is completed

Thu Dec 12 14:00:40 2024
Record stop is done successfully

Thu Dec 12 14:06:14 2024
FPGA Configuration Command (req)

Thu Dec 12 14:06:14 2024
FPGA Configuration command : Success

Thu Dec 12 14:06:14 2024
Return status : 0

Thu Dec 12 14:06:14 2024
Configure Record Command (req)

Thu Dec 12 14:06:14 2024
Configure Record command : Success

Thu Dec 12 14:06:14 2024
Return status : 0

Thu Dec 12 14:06:14 2024
Start Record Command (req)

Thu Dec 12 14:06:14 2024
Start Record Command (req)

Thu Dec 12 14:06:14 2024
Start Record command : Success

Thu Dec 12 14:06:14 2024
Return status : 0

Thu Dec 12 14:06:14 2024
Start Record command : Success

Thu Dec 12 14:06:20 2024
Record is completed

Thu Dec 12 14:06:20 2024
Record stop is done successfully

Thu Dec 12 14:07:13 2024
FPGA Configuration Command (req)

Thu Dec 12 14:07:13 2024
FPGA Configuration command : Success

Thu Dec 12 14:07:13 2024
Return status : 0

Thu Dec 12 14:07:13 2024
Configure Record Command (req)

Thu Dec 12 14:07:13 2024
Configure Record command : Success

Thu Dec 12 14:07:13 2024
Return status : 0

Thu Dec 12 14:07:13 2024
Start Record Command (req)

Thu Dec 12 14:07:13 2024
Start Record Command (req)

Thu Dec 12 14:07:13 2024
Start Record command : Success

Thu Dec 12 14:07:13 2024
Return status : 0

Thu Dec 12 14:07:13 2024
Start Record command : Success

Thu Dec 12 14:07:19 2024
Record is completed

Thu Dec 12 14:07:19 2024
Record stop is done successfully

Thu Dec 12 14:08:39 2024
FPGA Configuration Command (req)

Thu Dec 12 14:08:39 2024
FPGA Configuration command : Success

Thu Dec 12 14:08:39 2024
Return status : 0

Thu Dec 12 14:08:39 2024
Configure Record Command (req)

Thu Dec 12 14:08:39 2024
Configure Record command : Success

Thu Dec 12 14:08:39 2024
Return status : 0

Thu Dec 12 14:08:40 2024
Start Record Command (req)

Thu Dec 12 14:08:40 2024
Start Record Command (req)

Thu Dec 12 14:08:40 2024
Start Record command : Success

Thu Dec 12 14:08:40 2024
Return status : 0

Thu Dec 12 14:08:40 2024
Start Record command : Success

Thu Dec 12 14:08:46 2024
Record is completed

Thu Dec 12 14:08:46 2024
Record stop is done successfully

Thu Dec 12 14:10:23 2024
FPGA Configuration Command (req)

Thu Dec 12 14:10:23 2024
FPGA Configuration command : Success

Thu Dec 12 14:10:23 2024
Return status : 0

Thu Dec 12 14:10:23 2024
Configure Record Command (req)

Thu Dec 12 14:10:23 2024
Configure Record command : Success

Thu Dec 12 14:10:23 2024
Return status : 0

Thu Dec 12 14:10:24 2024
Start Record Command (req)

Thu Dec 12 14:10:24 2024
Start Record Command (req)

Thu Dec 12 14:10:24 2024
Start Record command : Success

Thu Dec 12 14:10:24 2024
Return status : 0

Thu Dec 12 14:10:24 2024
Start Record command : Success

Thu Dec 12 14:10:30 2024
Record is completed

Thu Dec 12 14:10:30 2024
Record stop is done successfully

Thu Dec 12 14:10:54 2024
FPGA Configuration Command (req)

Thu Dec 12 14:10:54 2024
FPGA Configuration command : Success

Thu Dec 12 14:10:54 2024
Return status : 0

Thu Dec 12 14:10:54 2024
Configure Record Command (req)

Thu Dec 12 14:10:54 2024
Configure Record command : Success

Thu Dec 12 14:10:54 2024
Return status : 0

Thu Dec 12 14:10:54 2024
Start Record Command (req)

Thu Dec 12 14:10:55 2024
Start Record Command (req)

Thu Dec 12 14:10:55 2024
Start Record command : Success

Thu Dec 12 14:10:55 2024
Return status : 0

Thu Dec 12 14:10:55 2024
Start Record command : Success

Thu Dec 12 14:11:01 2024
Record is completed

Thu Dec 12 14:11:01 2024
Record stop is done successfully

Thu Dec 12 14:14:55 2024
FPGA Configuration Command (req)

Thu Dec 12 14:14:55 2024
FPGA Configuration command : Success

Thu Dec 12 14:14:55 2024
Return status : 0

Thu Dec 12 14:14:55 2024
Configure Record Command (req)

Thu Dec 12 14:14:55 2024
Configure Record command : Success

Thu Dec 12 14:14:55 2024
Return status : 0

Thu Dec 12 14:14:56 2024
Start Record Command (req)

Thu Dec 12 14:14:56 2024
Start Record Command (req)

Thu Dec 12 14:14:56 2024
Start Record command : Success

Thu Dec 12 14:14:56 2024
Return status : 0

Thu Dec 12 14:14:56 2024
Start Record command : Success

Thu Dec 12 14:15:02 2024
Record is completed

Thu Dec 12 14:15:02 2024
Record stop is done successfully

Thu Dec 12 14:15:27 2024
FPGA Configuration Command (req)

Thu Dec 12 14:15:27 2024
FPGA Configuration command : Success

Thu Dec 12 14:15:27 2024
Return status : 0

Thu Dec 12 14:15:27 2024
Configure Record Command (req)

Thu Dec 12 14:15:27 2024
Configure Record command : Success

Thu Dec 12 14:15:27 2024
Return status : 0

Thu Dec 12 14:15:27 2024
Start Record Command (req)

Thu Dec 12 14:15:28 2024
Start Record Command (req)

Thu Dec 12 14:15:28 2024
Start Record command : Success

Thu Dec 12 14:15:28 2024
Return status : 0

Thu Dec 12 14:15:28 2024
Start Record command : Success

Thu Dec 12 14:15:34 2024
Record is completed

Thu Dec 12 14:15:34 2024
Record stop is done successfully

Thu Dec 12 14:17:19 2024
FPGA Configuration Command (req)

Thu Dec 12 14:17:19 2024
FPGA Configuration command : Success

Thu Dec 12 14:17:19 2024
Return status : 0

Thu Dec 12 14:17:19 2024
Configure Record Command (req)

Thu Dec 12 14:17:19 2024
Configure Record command : Success

Thu Dec 12 14:17:19 2024
Return status : 0

Thu Dec 12 14:17:19 2024
Start Record Command (req)

Thu Dec 12 14:17:19 2024
Start Record Command (req)

Thu Dec 12 14:17:19 2024
Start Record command : Success

Thu Dec 12 14:17:19 2024
Return status : 0

Thu Dec 12 14:17:20 2024
Start Record command : Success

Thu Dec 12 14:17:26 2024
Record is completed

Thu Dec 12 14:17:26 2024
Record stop is done successfully

Thu Dec 12 14:18:15 2024
FPGA Configuration Command (req)

Thu Dec 12 14:18:15 2024
FPGA Configuration command : Success

Thu Dec 12 14:18:15 2024
Return status : 0

Thu Dec 12 14:18:15 2024
Configure Record Command (req)

Thu Dec 12 14:18:15 2024
Configure Record command : Success

Thu Dec 12 14:18:15 2024
Return status : 0

Thu Dec 12 14:18:15 2024
Start Record Command (req)

Thu Dec 12 14:18:15 2024
Start Record Command (req)

Thu Dec 12 14:18:15 2024
Start Record command : Success

Thu Dec 12 14:18:15 2024
Return status : 0

Thu Dec 12 14:18:15 2024
Start Record command : Success

Thu Dec 12 14:18:21 2024
Record is completed

Thu Dec 12 14:18:21 2024
Record stop is done successfully

Thu Dec 12 14:18:55 2024
FPGA Configuration Command (req)

Thu Dec 12 14:18:55 2024
FPGA Configuration command : Success

Thu Dec 12 14:18:55 2024
Return status : 0

Thu Dec 12 14:18:55 2024
Configure Record Command (req)

Thu Dec 12 14:18:55 2024
Configure Record command : Success

Thu Dec 12 14:18:55 2024
Return status : 0

Thu Dec 12 14:18:55 2024
Start Record Command (req)

Thu Dec 12 14:18:55 2024
Start Record Command (req)

Thu Dec 12 14:18:56 2024
Start Record command : Success

Thu Dec 12 14:18:56 2024
Return status : 0

Thu Dec 12 14:18:56 2024
Start Record command : Success

Thu Dec 12 14:19:02 2024
Record is completed

Thu Dec 12 14:19:02 2024
Record stop is done successfully

Sun Jan 19 14:22:58 2025
FPGA Configuration Command (req)

Sun Jan 19 14:22:58 2025
FPGA Configuration command : Success

Sun Jan 19 14:22:58 2025
Return status : 0

Sun Jan 19 14:22:58 2025
Configure Record Command (req)

Sun Jan 19 14:22:58 2025
Configure Record command : Success

Sun Jan 19 14:22:58 2025
Return status : 0

Sun Jan 19 14:22:58 2025
Start Record Command (req)

Sun Jan 19 14:22:59 2025
Start Record Command (req)

Sun Jan 19 14:22:59 2025
Start Record command : Success

Sun Jan 19 14:22:59 2025
Return status : 0

Sun Jan 19 14:22:59 2025
Start Record command : Success

Sun Jan 19 14:23:29 2025
No LVDS data

Sun Jan 19 14:23:29 2025
Record stop is done successfully

Sun Jan 19 14:25:18 2025
FPGA Configuration Command (req)

Sun Jan 19 14:25:18 2025
FPGA Configuration command : Success

Sun Jan 19 14:25:18 2025
Return status : 0

Sun Jan 19 14:25:18 2025
Configure Record Command (req)

Sun Jan 19 14:25:18 2025
Configure Record command : Success

Sun Jan 19 14:25:18 2025
Return status : 0

Sun Jan 19 14:25:18 2025
Start Record Command (req)

Sun Jan 19 14:25:18 2025
Start Record Command (req)

Sun Jan 19 14:25:18 2025
Start Record command : Success

Sun Jan 19 14:25:18 2025
Return status : 0

Sun Jan 19 14:25:19 2025
Start Record command : Success

Sun Jan 19 14:25:25 2025
Record is completed

Sun Jan 19 14:25:25 2025
Record stop is done successfully

Sun Jan 19 14:43:24 2025
FPGA Configuration Command (req)

Sun Jan 19 14:43:25 2025
FPGA Configuration command : Success

Sun Jan 19 14:43:25 2025
Return status : 0

Sun Jan 19 14:43:25 2025
Configure Record Command (req)

Sun Jan 19 14:43:25 2025
Configure Record command : Success

Sun Jan 19 14:43:25 2025
Return status : 0

Sun Jan 19 14:43:25 2025
Start Record Command (req)

Sun Jan 19 14:43:25 2025
Start Record Command (req)

Sun Jan 19 14:43:25 2025
Start Record command : Success

Sun Jan 19 14:43:25 2025
Return status : 0

Sun Jan 19 14:43:25 2025
Start Record command : Success

Sun Jan 19 14:43:55 2025
No LVDS data

Sun Jan 19 14:43:55 2025
Record stop is done successfully

Sun Jan 19 14:47:49 2025
FPGA Configuration Command (req)

Sun Jan 19 14:47:49 2025
FPGA Configuration command : Success

Sun Jan 19 14:47:49 2025
Return status : 0

Sun Jan 19 14:47:49 2025
Configure Record Command (req)

Sun Jan 19 14:47:49 2025
Configure Record command : Success

Sun Jan 19 14:47:49 2025
Return status : 0

Sun Jan 19 14:47:50 2025
Start Record Command (req)

Sun Jan 19 14:47:50 2025
Start Record Command (req)

Sun Jan 19 14:47:50 2025
Start Record command : Success

Sun Jan 19 14:47:50 2025
Return status : 0

Sun Jan 19 14:47:50 2025
Start Record command : Success

Sun Jan 19 14:48:20 2025
No LVDS data

Sun Jan 19 14:48:20 2025
Record stop is done successfully

Sun Jan 19 14:49:06 2025
FPGA Configuration Command (req)

Sun Jan 19 14:49:06 2025
FPGA Configuration command : Success

Sun Jan 19 14:49:06 2025
Return status : 0

Sun Jan 19 14:49:06 2025
Configure Record Command (req)

Sun Jan 19 14:49:06 2025
Configure Record command : Success

Sun Jan 19 14:49:06 2025
Return status : 0

Sun Jan 19 14:49:06 2025
Start Record Command (req)

Sun Jan 19 14:49:06 2025
Start Record Command (req)

Sun Jan 19 14:49:06 2025
Start Record command : Success

Sun Jan 19 14:49:06 2025
Return status : 0

Sun Jan 19 14:49:07 2025
Start Record command : Success

Sun Jan 19 14:49:36 2025
No LVDS data

Sun Jan 19 14:49:36 2025
Record stop is done successfully

Sun Jan 19 14:52:25 2025
FPGA Configuration Command (req)

Sun Jan 19 14:52:25 2025
FPGA Configuration command : Success

Sun Jan 19 14:52:25 2025
Return status : 0

Sun Jan 19 14:52:25 2025
Configure Record Command (req)

Sun Jan 19 14:52:25 2025
Configure Record command : Success

Sun Jan 19 14:52:25 2025
Return status : 0

Sun Jan 19 14:52:25 2025
Start Record Command (req)

Sun Jan 19 14:52:25 2025
Start Record Command (req)

Sun Jan 19 14:52:25 2025
Start Record command : Success

Sun Jan 19 14:52:25 2025
Return status : 0

Sun Jan 19 14:52:25 2025
Start Record command : Success

Sun Jan 19 14:55:57 2025
FPGA Configuration Command (req)

Sun Jan 19 14:55:57 2025
FPGA Configuration command : Success

Sun Jan 19 14:55:57 2025
Return status : 0

Sun Jan 19 14:55:57 2025
Configure Record Command (req)

Sun Jan 19 14:55:57 2025
Configure Record command : Success

Sun Jan 19 14:55:57 2025
Return status : 0

Sun Jan 19 14:55:57 2025
Start Record Command (req)

Sun Jan 19 14:55:58 2025
Start Record Command (req)

Sun Jan 19 14:55:58 2025
Start Record command : Success

Sun Jan 19 14:55:58 2025
Return status : 0

Sun Jan 19 14:55:58 2025
Start Record command : Success

Sun Jan 19 14:57:18 2025
Record Process : 
Timeout Error! System disconnected

Sun Jan 19 14:57:18 2025
Record stop is done successfully

Sun Jan 19 15:01:46 2025
FPGA Configuration Command (req)

Sun Jan 19 15:01:46 2025
FPGA Configuration command : Success

Sun Jan 19 15:01:46 2025
Return status : 0

Sun Jan 19 15:01:46 2025
Configure Record Command (req)

Sun Jan 19 15:01:46 2025
Configure Record command : Success

Sun Jan 19 15:01:46 2025
Return status : 0

Sun Jan 19 15:01:46 2025
Start Record Command (req)

Sun Jan 19 15:01:46 2025
Start Record Command (req)

Sun Jan 19 15:01:46 2025
Start Record command : Success

Sun Jan 19 15:01:46 2025
Return status : 0

Sun Jan 19 15:01:46 2025
Start Record command : Success

Sun Jan 19 15:01:59 2025
FPGA Configuration Command (req)

Sun Jan 19 15:01:59 2025
FPGA Configuration command : Success

Sun Jan 19 15:01:59 2025
Return status : 0

Sun Jan 19 15:01:59 2025
Configure Record Command (req)

Sun Jan 19 15:01:59 2025
Configure Record command : Success

Sun Jan 19 15:01:59 2025
Return status : 0

Sun Jan 19 15:01:59 2025
Start Record Command (req)

Sun Jan 19 15:01:59 2025
Start Record Command (req)

Sun Jan 19 15:01:59 2025
Start Record command : Success

Sun Jan 19 15:01:59 2025
Return status : 0

Sun Jan 19 15:01:59 2025
Start Record command : Success

Sun Jan 19 15:02:14 2025
FPGA Configuration Command (req)

Sun Jan 19 15:02:14 2025
FPGA Configuration command : Success

Sun Jan 19 15:02:14 2025
Return status : 0

Sun Jan 19 15:02:14 2025
Configure Record Command (req)

Sun Jan 19 15:02:14 2025
Configure Record command : Success

Sun Jan 19 15:02:14 2025
Return status : 0

Sun Jan 19 15:02:14 2025
Start Record Command (req)

Sun Jan 19 15:02:14 2025
Start Record Command (req)

Sun Jan 19 15:02:14 2025
Start Record command : Success

Sun Jan 19 15:02:14 2025
Return status : 0

Sun Jan 19 15:02:14 2025
Start Record command : Success

Sun Jan 19 15:02:16 2025
No LVDS data

Sun Jan 19 15:02:16 2025
Record stop is done successfully

Sun Jan 19 15:05:05 2025
FPGA Configuration Command (req)

Sun Jan 19 15:05:05 2025
FPGA Configuration command : Success

Sun Jan 19 15:05:05 2025
Return status : 0

Sun Jan 19 15:05:05 2025
Configure Record Command (req)

Sun Jan 19 15:05:05 2025
Configure Record command : Success

Sun Jan 19 15:05:05 2025
Return status : 0

Sun Jan 19 15:05:05 2025
Start Record Command (req)

Sun Jan 19 15:05:06 2025
Start Record Command (req)

Sun Jan 19 15:05:06 2025
Start Record command : Success

Sun Jan 19 15:05:06 2025
Return status : 0

Sun Jan 19 15:05:06 2025
Start Record command : Success

Sun Jan 19 15:05:12 2025
Record is completed

Sun Jan 19 15:05:12 2025
Record stop is done successfully
