{
  "module_name": "initvals_init.h",
  "hash_id": "4179a31aa24077c8154fdf03e5d573f8d746f0976bf9082eca12ff0815fc7320",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/mediatek/mt76/mt76x0/initvals_init.h",
  "human_readable_source": " \n \n\n#ifndef __MT76X0U_INITVALS_INIT_H\n#define __MT76X0U_INITVALS_INIT_H\n\n#include \"phy.h\"\n\nstatic const struct mt76_reg_pair common_mac_reg_table[] = {\n\t{ MT_BCN_OFFSET(0),\t\t0xf8f0e8e0 },\n\t{ MT_BCN_OFFSET(1),\t\t0x6f77d0c8 },\n\t{ MT_LEGACY_BASIC_RATE,\t\t0x0000013f },\n\t{ MT_HT_BASIC_RATE,\t\t0x00008003 },\n\t{ MT_MAC_SYS_CTRL,\t\t0x00000000 },\n\t{ MT_RX_FILTR_CFG,\t\t0x00017f97 },\n\t{ MT_BKOFF_SLOT_CFG,\t\t0x00000209 },\n\t{ MT_TX_SW_CFG0,\t\t0x00000000 },\n\t{ MT_TX_SW_CFG1,\t\t0x00080606 },\n\t{ MT_TX_LINK_CFG,\t\t0x00001020 },\n\t{ MT_TX_TIMEOUT_CFG,\t\t0x000a2090 },\n\t{ MT_MAX_LEN_CFG,\t\t0xa0fff | 0x00001000 },\n\t{ MT_LED_CFG,\t\t\t0x7f031e46 },\n\t{ MT_PBF_TX_MAX_PCNT,\t\t0x1fbf1f1f },\n\t{ MT_PBF_RX_MAX_PCNT,\t\t0x0000fe9f },\n\t{ MT_TX_RETRY_CFG,\t\t0x47d01f0f },\n\t{ MT_AUTO_RSP_CFG,\t\t0x00000013 },\n\t{ MT_CCK_PROT_CFG,\t\t0x07f40003 },\n\t{ MT_OFDM_PROT_CFG,\t\t0x07f42004 },\n\t{ MT_PBF_CFG,\t\t\t0x00f40006 },\n\t{ MT_WPDMA_GLO_CFG,\t\t0x00000030 },\n\t{ MT_GF20_PROT_CFG,\t\t0x01742004 },\n\t{ MT_GF40_PROT_CFG,\t\t0x03f42084 },\n\t{ MT_MM20_PROT_CFG,\t\t0x01742004 },\n\t{ MT_MM40_PROT_CFG,\t\t0x03f42084 },\n\t{ MT_TXOP_CTRL_CFG,\t\t0x0000583f },\n\t{ MT_TX_RTS_CFG,\t\t0x00ffff20 },\n\t{ MT_EXP_ACK_TIME,\t\t0x002400ca },\n\t{ MT_TXOP_HLDR_ET,\t\t0x00000002 },\n\t{ MT_XIFS_TIME_CFG,\t\t0x33a41010 },\n\t{ MT_PWR_PIN_CFG,\t\t0x00000000 },\n};\n\nstatic const struct mt76_reg_pair mt76x0_mac_reg_table[] = {\n\t{ MT_IOCFG_6,\t\t\t0xa0040080 },\n\t{ MT_PBF_SYS_CTRL,\t\t0x00080c00 },\n\t{ MT_PBF_CFG,\t\t\t0x77723c1f },\n\t{ MT_FCE_PSE_CTRL,\t\t0x00000001 },\n\t{ MT_AMPDU_MAX_LEN_20M1S,\t0xAAA99887 },\n\t{ MT_TX_SW_CFG0,\t\t0x00000601 },\n\t{ MT_TX_SW_CFG1,\t\t0x00040000 },\n\t{ MT_TX_SW_CFG2,\t\t0x00000000 },\n\t{ 0xa44,\t\t\t0x00000000 },\n\t{ MT_HEADER_TRANS_CTRL_REG,\t0x00000000 },\n\t{ MT_TSO_CTRL,\t\t\t0x00000000 },\n\t{ MT_BB_PA_MODE_CFG1,\t\t0x00500055 },\n\t{ MT_RF_PA_MODE_CFG1,\t\t0x00500055 },\n\t{ MT_TX_ALC_CFG_0,\t\t0x2F2F000C },\n\t{ MT_TX0_BB_GAIN_ATTEN,\t\t0x00000000 },\n\t{ MT_TX_PWR_CFG_0,\t\t0x3A3A3A3A },\n\t{ MT_TX_PWR_CFG_1,\t\t0x3A3A3A3A },\n\t{ MT_TX_PWR_CFG_2,\t\t0x3A3A3A3A },\n\t{ MT_TX_PWR_CFG_3,\t\t0x3A3A3A3A },\n\t{ MT_TX_PWR_CFG_4,\t\t0x3A3A3A3A },\n\t{ MT_TX_PWR_CFG_7,\t\t0x3A3A3A3A },\n\t{ MT_TX_PWR_CFG_8,\t\t0x0000003A },\n\t{ MT_TX_PWR_CFG_9,\t\t0x0000003A },\n\t{ 0x150C,\t\t\t0x00000002 },\n\t{ 0x1238,\t\t\t0x001700C8 },\n\t{ MT_LDO_CTRL_0,\t\t0x00A647B6 },\n\t{ MT_LDO_CTRL_1,\t\t0x6B006464 },\n\t{ MT_HT_BASIC_RATE,\t\t0x00004003 },\n\t{ MT_HT_CTRL_CFG,\t\t0x000001FF },\n\t{ MT_TXOP_HLDR_ET,\t\t0x00000000 },\n\t{ MT_PN_PAD_MODE,\t\t0x00000003 },\n\t{ MT_TX_PROT_CFG6,\t\t0xe3f42004 },\n\t{ MT_TX_PROT_CFG7,\t\t0xe3f42084 },\n\t{ MT_TX_PROT_CFG8,\t\t0xe3f42104 },\n\t{ MT_VHT_HT_FBK_CFG1,\t\t0xedcba980 },\n};\n\nstatic const struct mt76_reg_pair mt76x0_bbp_init_tab[] = {\n\t{ MT_BBP(CORE, 1),\t0x00000002 },\n\t{ MT_BBP(CORE, 4),\t0x00000000 },\n\t{ MT_BBP(CORE, 24),\t0x00000000 },\n\t{ MT_BBP(CORE, 32),\t0x4003000a },\n\t{ MT_BBP(CORE, 42),\t0x00000000 },\n\t{ MT_BBP(CORE, 44),\t0x00000000 },\n\t{ MT_BBP(IBI, 11),\t0x0FDE8081 },\n\t{ MT_BBP(AGC, 0),\t0x00021400 },\n\t{ MT_BBP(AGC, 1),\t0x00000003 },\n\t{ MT_BBP(AGC, 2),\t0x003A6464 },\n\t{ MT_BBP(AGC, 15),\t0x88A28CB8 },\n\t{ MT_BBP(AGC, 22),\t0x00001E21 },\n\t{ MT_BBP(AGC, 23),\t0x0000272C },\n\t{ MT_BBP(AGC, 24),\t0x00002F3A },\n\t{ MT_BBP(AGC, 25),\t0x8000005A },\n\t{ MT_BBP(AGC, 26),\t0x007C2005 },\n\t{ MT_BBP(AGC, 33),\t0x00003238 },\n\t{ MT_BBP(AGC, 34),\t0x000A0C0C },\n\t{ MT_BBP(AGC, 37),\t0x2121262C },\n\t{ MT_BBP(AGC, 41),\t0x38383E45 },\n\t{ MT_BBP(AGC, 57),\t0x00001010 },\n\t{ MT_BBP(AGC, 59),\t0xBAA20E96 },\n\t{ MT_BBP(AGC, 63),\t0x00000001 },\n\t{ MT_BBP(TXC, 0),\t0x00280403 },\n\t{ MT_BBP(TXC, 1),\t0x00000000 },\n\t{ MT_BBP(RXC, 1),\t0x00000012 },\n\t{ MT_BBP(RXC, 2),\t0x00000011 },\n\t{ MT_BBP(RXC, 3),\t0x00000005 },\n\t{ MT_BBP(RXC, 4),\t0x00000000 },\n\t{ MT_BBP(RXC, 5),\t0xF977C4EC },\n\t{ MT_BBP(RXC, 7),\t0x00000090 },\n\t{ MT_BBP(TXO, 8),\t0x00000000 },\n\t{ MT_BBP(TXBE, 0),\t0x00000000 },\n\t{ MT_BBP(TXBE, 4),\t0x00000004 },\n\t{ MT_BBP(TXBE, 6),\t0x00000000 },\n\t{ MT_BBP(TXBE, 8),\t0x00000014 },\n\t{ MT_BBP(TXBE, 9),\t0x20000000 },\n\t{ MT_BBP(TXBE, 10),\t0x00000000 },\n\t{ MT_BBP(TXBE, 12),\t0x00000000 },\n\t{ MT_BBP(TXBE, 13),\t0x00000000 },\n\t{ MT_BBP(TXBE, 14),\t0x00000000 },\n\t{ MT_BBP(TXBE, 15),\t0x00000000 },\n\t{ MT_BBP(TXBE, 16),\t0x00000000 },\n\t{ MT_BBP(TXBE, 17),\t0x00000000 },\n\t{ MT_BBP(RXFE, 1),\t0x00008800 },\n\t{ MT_BBP(RXFE, 3),\t0x00000000 },\n\t{ MT_BBP(RXFE, 4),\t0x00000000 },\n\t{ MT_BBP(RXO, 13),\t0x00000192 },\n\t{ MT_BBP(RXO, 14),\t0x00060612 },\n\t{ MT_BBP(RXO, 15),\t0xC8321B18 },\n\t{ MT_BBP(RXO, 16),\t0x0000001E },\n\t{ MT_BBP(RXO, 17),\t0x00000000 },\n\t{ MT_BBP(RXO, 18),\t0xCC00A993 },\n\t{ MT_BBP(RXO, 19),\t0xB9CB9CB9 },\n\t{ MT_BBP(RXO, 20),\t0x26c00057 },\n\t{ MT_BBP(RXO, 21),\t0x00000001 },\n\t{ MT_BBP(RXO, 24),\t0x00000006 },\n\t{ MT_BBP(RXO, 28),\t0x0000003F },\n};\n\nstatic const struct mt76_reg_pair mt76x0_dcoc_tab[] = {\n\t{ MT_BBP(CAL, 47), 0x000010F0 },\n\t{ MT_BBP(CAL, 48), 0x00008080 },\n\t{ MT_BBP(CAL, 49), 0x00000F07 },\n\t{ MT_BBP(CAL, 50), 0x00000040 },\n\t{ MT_BBP(CAL, 51), 0x00000404 },\n\t{ MT_BBP(CAL, 52), 0x00080803 },\n\t{ MT_BBP(CAL, 53), 0x00000704 },\n\t{ MT_BBP(CAL, 54), 0x00002828 },\n\t{ MT_BBP(CAL, 55), 0x00005050 },\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}