Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Dec  3 07:44:43 2023
| Host         : xjh-laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   1           
TIMING-20  Warning   Non-clocked latch               64          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: craft_encrypt_inst/done_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.981        0.000                      0                  171        0.168        0.000                      0                  171        4.500        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.981        0.000                      0                  171        0.168        0.000                      0                  171        4.500        0.000                       0                    94  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.981ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.023ns  (logic 1.693ns (24.106%)  route 5.330ns (75.894%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.635     5.238    craft_encrypt_inst/clk
    SLICE_X43Y95         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.446     7.139    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X32Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.263 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[4]_INST_0/O
                         net (fo=2, routed)           0.583     7.846    craft_encrypt_inst/craft_round_inst_0/tk[4]
    SLICE_X33Y92         LUT2 (Prop_lut2_I0_O)        0.124     7.970 r  craft_encrypt_inst/craft_round_inst_0/add_key[4]_INST_0/O
                         net (fo=3, routed)           0.451     8.421    craft_encrypt_inst/craft_round_inst_0/add_key[4]
    SLICE_X32Y93         LUT6 (Prop_lut6_I2_O)        0.124     8.545 r  craft_encrypt_inst/craft_round_inst_0/dout[48]_INST_0/O
                         net (fo=1, routed)           1.080     9.625    craft_encrypt_inst/craft_round_inst_1/din[48]
    SLICE_X32Y97         LUT4 (Prop_lut4_I0_O)        0.152     9.777 f  craft_encrypt_inst/craft_round_inst_1/add_key[48]_INST_0/O
                         net (fo=5, routed)           0.888    10.665    craft_encrypt_inst/craft_round_inst_1/add_key[48]
    SLICE_X29Y95         LUT4 (Prop_lut4_I3_O)        0.352    11.017 r  craft_encrypt_inst/craft_round_inst_1/dout[7]_INST_0/O
                         net (fo=1, routed)           0.883    11.900    craft_encrypt_inst/state_next[7]
    SLICE_X29Y93         LUT3 (Prop_lut3_I0_O)        0.361    12.261 r  craft_encrypt_inst/state[7]_i_1/O
                         net (fo=1, routed)           0.000    12.261    craft_encrypt_inst/p_1_in[7]
    SLICE_X29Y93         FDRE                                         r  craft_encrypt_inst/state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.521    14.944    craft_encrypt_inst/clk
    SLICE_X29Y93         FDRE                                         r  craft_encrypt_inst/state_reg[7]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X29Y93         FDRE (Setup_fdre_C_D)        0.075    15.242    craft_encrypt_inst/state_reg[7]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                         -12.261    
  -------------------------------------------------------------------
                         slack                                  2.981    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.943ns  (logic 1.933ns (27.840%)  route 5.010ns (72.160%))
  Logic Levels:           6  (LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.635     5.238    craft_encrypt_inst/clk
    SLICE_X43Y95         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.467     7.161    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X28Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.285 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[39]_INST_0/O
                         net (fo=1, routed)           0.279     7.564    craft_encrypt_inst/craft_round_inst_0/tk[39]
    SLICE_X28Y90         LUT3 (Prop_lut3_I2_O)        0.124     7.688 f  craft_encrypt_inst/craft_round_inst_0/add_key[39]_INST_0/O
                         net (fo=4, routed)           0.855     8.543    craft_encrypt_inst/craft_round_inst_0/add_key[39]
    SLICE_X30Y89         LUT5 (Prop_lut5_I1_O)        0.146     8.689 r  craft_encrypt_inst/craft_round_inst_0/dout[29]_INST_0/O
                         net (fo=5, routed)           0.925     9.614    craft_encrypt_inst/craft_round_inst_1/din[29]
    SLICE_X28Y93         LUT4 (Prop_lut4_I3_O)        0.354     9.968 f  craft_encrypt_inst/craft_round_inst_1/add_key[61]_INST_0/O
                         net (fo=4, routed)           0.818    10.787    craft_encrypt_inst/craft_round_inst_1/add_key[61]
    SLICE_X30Y93         LUT4 (Prop_lut4_I0_O)        0.381    11.168 r  craft_encrypt_inst/craft_round_inst_1/dout[3]_INST_0/O
                         net (fo=1, routed)           0.665    11.833    craft_encrypt_inst/state_next[3]
    SLICE_X29Y93         LUT3 (Prop_lut3_I0_O)        0.348    12.181 r  craft_encrypt_inst/state[3]_i_1/O
                         net (fo=1, routed)           0.000    12.181    craft_encrypt_inst/p_1_in[3]
    SLICE_X29Y93         FDRE                                         r  craft_encrypt_inst/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.521    14.944    craft_encrypt_inst/clk
    SLICE_X29Y93         FDRE                                         r  craft_encrypt_inst/state_reg[3]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X29Y93         FDRE (Setup_fdre_C_D)        0.031    15.198    craft_encrypt_inst/state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -12.181    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.166ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 1.938ns (28.348%)  route 4.898ns (71.652%))
  Logic Levels:           6  (LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.635     5.238    craft_encrypt_inst/clk
    SLICE_X43Y95         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.330     7.023    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X30Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.147 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[51]_INST_0/O
                         net (fo=1, routed)           0.661     7.808    craft_encrypt_inst/craft_round_inst_0/tk[51]
    SLICE_X30Y94         LUT4 (Prop_lut4_I1_O)        0.150     7.958 f  craft_encrypt_inst/craft_round_inst_0/add_key[51]_INST_0/O
                         net (fo=4, routed)           0.613     8.572    craft_encrypt_inst/craft_round_inst_0/add_key[51]
    SLICE_X30Y95         LUT4 (Prop_lut4_I2_O)        0.374     8.946 r  craft_encrypt_inst/craft_round_inst_0/dout[7]_INST_0/O
                         net (fo=4, routed)           0.482     9.428    craft_encrypt_inst/craft_round_inst_1/din[7]
    SLICE_X34Y97         LUT3 (Prop_lut3_I0_O)        0.328     9.756 f  craft_encrypt_inst/craft_round_inst_1/add_key[39]_INST_0/O
                         net (fo=5, routed)           0.853    10.609    craft_encrypt_inst/craft_round_inst_1/add_key[39]
    SLICE_X36Y96         LUT5 (Prop_lut5_I1_O)        0.152    10.761 r  craft_encrypt_inst/craft_round_inst_1/dout[29]_INST_0/O
                         net (fo=1, routed)           0.959    11.720    craft_encrypt_inst/state_next[29]
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.354    12.074 r  craft_encrypt_inst/state[29]_i_1/O
                         net (fo=1, routed)           0.000    12.074    craft_encrypt_inst/p_1_in[29]
    SLICE_X35Y93         FDRE                                         r  craft_encrypt_inst/state_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.519    14.942    craft_encrypt_inst/clk
    SLICE_X35Y93         FDRE                                         r  craft_encrypt_inst/state_reg[29]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X35Y93         FDRE (Setup_fdre_C_D)        0.075    15.240    craft_encrypt_inst/state_reg[29]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                         -12.074    
  -------------------------------------------------------------------
                         slack                                  3.166    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.834ns  (logic 1.714ns (25.080%)  route 5.120ns (74.920%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.635     5.238    craft_encrypt_inst/clk
    SLICE_X43Y95         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.330     7.023    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X30Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.147 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[51]_INST_0/O
                         net (fo=1, routed)           0.661     7.808    craft_encrypt_inst/craft_round_inst_0/tk[51]
    SLICE_X30Y94         LUT4 (Prop_lut4_I1_O)        0.150     7.958 f  craft_encrypt_inst/craft_round_inst_0/add_key[51]_INST_0/O
                         net (fo=4, routed)           0.600     8.559    craft_encrypt_inst/craft_round_inst_0/add_key[51]
    SLICE_X29Y96         LUT6 (Prop_lut6_I1_O)        0.348     8.907 r  craft_encrypt_inst/craft_round_inst_0/dout[5]_INST_0/O
                         net (fo=7, routed)           0.894     9.801    craft_encrypt_inst/craft_round_inst_1/din[5]
    SLICE_X37Y95         LUT4 (Prop_lut4_I2_O)        0.124     9.925 r  craft_encrypt_inst/craft_round_inst_1/add_key[53]_INST_0/O
                         net (fo=4, routed)           0.825    10.750    craft_encrypt_inst/craft_round_inst_1/add_key[53]
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.152    10.902 r  craft_encrypt_inst/craft_round_inst_1/dout[8]_INST_0/O
                         net (fo=1, routed)           0.810    11.712    craft_encrypt_inst/state_next[8]
    SLICE_X37Y94         LUT3 (Prop_lut3_I0_O)        0.360    12.072 r  craft_encrypt_inst/state[8]_i_1/O
                         net (fo=1, routed)           0.000    12.072    craft_encrypt_inst/p_1_in[8]
    SLICE_X37Y94         FDRE                                         r  craft_encrypt_inst/state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.519    14.942    craft_encrypt_inst/clk
    SLICE_X37Y94         FDRE                                         r  craft_encrypt_inst/state_reg[8]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)        0.075    15.240    craft_encrypt_inst/state_reg[8]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                         -12.072    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.237ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 1.916ns (28.502%)  route 4.806ns (71.498%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.635     5.238    craft_encrypt_inst/clk
    SLICE_X43Y95         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.330     7.023    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X30Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.147 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[51]_INST_0/O
                         net (fo=1, routed)           0.661     7.808    craft_encrypt_inst/craft_round_inst_0/tk[51]
    SLICE_X30Y94         LUT4 (Prop_lut4_I1_O)        0.150     7.958 r  craft_encrypt_inst/craft_round_inst_0/add_key[51]_INST_0/O
                         net (fo=4, routed)           0.613     8.572    craft_encrypt_inst/craft_round_inst_0/add_key[51]
    SLICE_X30Y95         LUT4 (Prop_lut4_I2_O)        0.374     8.946 f  craft_encrypt_inst/craft_round_inst_0/dout[7]_INST_0/O
                         net (fo=4, routed)           0.798     9.744    craft_encrypt_inst/craft_round_inst_1/din[7]
    SLICE_X37Y96         LUT2 (Prop_lut2_I1_O)        0.356    10.100 r  craft_encrypt_inst/craft_round_inst_1/add_key[7]_INST_0/O
                         net (fo=4, routed)           0.440    10.540    craft_encrypt_inst/craft_round_inst_1/add_key[7]
    SLICE_X37Y97         LUT6 (Prop_lut6_I5_O)        0.332    10.872 r  craft_encrypt_inst/craft_round_inst_1/dout[50]_INST_0/O
                         net (fo=1, routed)           0.964    11.836    craft_encrypt_inst/state_next[50]
    SLICE_X32Y96         LUT3 (Prop_lut3_I0_O)        0.124    11.960 r  craft_encrypt_inst/state[50]_i_1/O
                         net (fo=1, routed)           0.000    11.960    craft_encrypt_inst/p_1_in[50]
    SLICE_X32Y96         FDRE                                         r  craft_encrypt_inst/state_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.520    14.943    craft_encrypt_inst/clk
    SLICE_X32Y96         FDRE                                         r  craft_encrypt_inst/state_reg[50]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X32Y96         FDRE (Setup_fdre_C_D)        0.031    15.197    craft_encrypt_inst/state_reg[50]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -11.960    
  -------------------------------------------------------------------
                         slack                                  3.237    

Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.752ns  (logic 1.681ns (24.896%)  route 5.071ns (75.104%))
  Logic Levels:           6  (LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.635     5.238    craft_encrypt_inst/clk
    SLICE_X43Y95         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.467     7.161    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X28Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.285 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[39]_INST_0/O
                         net (fo=1, routed)           0.279     7.564    craft_encrypt_inst/craft_round_inst_0/tk[39]
    SLICE_X28Y90         LUT3 (Prop_lut3_I2_O)        0.124     7.688 f  craft_encrypt_inst/craft_round_inst_0/add_key[39]_INST_0/O
                         net (fo=4, routed)           0.855     8.543    craft_encrypt_inst/craft_round_inst_0/add_key[39]
    SLICE_X30Y89         LUT5 (Prop_lut5_I1_O)        0.146     8.689 r  craft_encrypt_inst/craft_round_inst_0/dout[29]_INST_0/O
                         net (fo=5, routed)           0.925     9.614    craft_encrypt_inst/craft_round_inst_1/din[29]
    SLICE_X28Y93         LUT4 (Prop_lut4_I3_O)        0.354     9.968 r  craft_encrypt_inst/craft_round_inst_1/add_key[61]_INST_0/O
                         net (fo=4, routed)           0.818    10.787    craft_encrypt_inst/craft_round_inst_1/add_key[61]
    SLICE_X30Y93         LUT4 (Prop_lut4_I0_O)        0.353    11.140 r  craft_encrypt_inst/craft_round_inst_1/dout[0]_INST_0/O
                         net (fo=1, routed)           0.726    11.866    craft_encrypt_inst/state_next[0]
    SLICE_X30Y94         LUT3 (Prop_lut3_I0_O)        0.124    11.990 r  craft_encrypt_inst/state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.990    craft_encrypt_inst/p_1_in[0]
    SLICE_X30Y94         FDRE                                         r  craft_encrypt_inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.520    14.943    craft_encrypt_inst/clk
    SLICE_X30Y94         FDRE                                         r  craft_encrypt_inst/state_reg[0]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X30Y94         FDRE (Setup_fdre_C_D)        0.079    15.245    craft_encrypt_inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                         -11.990    
  -------------------------------------------------------------------
                         slack                                  3.256    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 1.916ns (28.647%)  route 4.772ns (71.353%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.635     5.238    craft_encrypt_inst/clk
    SLICE_X43Y95         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.330     7.023    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X30Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.147 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[51]_INST_0/O
                         net (fo=1, routed)           0.661     7.808    craft_encrypt_inst/craft_round_inst_0/tk[51]
    SLICE_X30Y94         LUT4 (Prop_lut4_I1_O)        0.150     7.958 r  craft_encrypt_inst/craft_round_inst_0/add_key[51]_INST_0/O
                         net (fo=4, routed)           0.613     8.572    craft_encrypt_inst/craft_round_inst_0/add_key[51]
    SLICE_X30Y95         LUT4 (Prop_lut4_I2_O)        0.374     8.946 f  craft_encrypt_inst/craft_round_inst_0/dout[7]_INST_0/O
                         net (fo=4, routed)           0.798     9.744    craft_encrypt_inst/craft_round_inst_1/din[7]
    SLICE_X37Y96         LUT2 (Prop_lut2_I1_O)        0.356    10.100 r  craft_encrypt_inst/craft_round_inst_1/add_key[7]_INST_0/O
                         net (fo=4, routed)           0.441    10.541    craft_encrypt_inst/craft_round_inst_1/add_key[7]
    SLICE_X37Y97         LUT6 (Prop_lut6_I5_O)        0.332    10.873 r  craft_encrypt_inst/craft_round_inst_1/dout[48]_INST_0/O
                         net (fo=1, routed)           0.929    11.802    craft_encrypt_inst/state_next[48]
    SLICE_X32Y95         LUT3 (Prop_lut3_I0_O)        0.124    11.926 r  craft_encrypt_inst/state[48]_i_1/O
                         net (fo=1, routed)           0.000    11.926    craft_encrypt_inst/p_1_in[48]
    SLICE_X32Y95         FDRE                                         r  craft_encrypt_inst/state_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.520    14.943    craft_encrypt_inst/clk
    SLICE_X32Y95         FDRE                                         r  craft_encrypt_inst/state_reg[48]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X32Y95         FDRE (Setup_fdre_C_D)        0.029    15.195    craft_encrypt_inst/state_reg[48]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -11.926    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.300ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 1.458ns (21.746%)  route 5.247ns (78.254%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.635     5.238    craft_encrypt_inst/clk
    SLICE_X43Y95         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.446     7.139    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X32Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.263 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[4]_INST_0/O
                         net (fo=2, routed)           0.583     7.846    craft_encrypt_inst/craft_round_inst_0/tk[4]
    SLICE_X33Y92         LUT2 (Prop_lut2_I0_O)        0.124     7.970 r  craft_encrypt_inst/craft_round_inst_0/add_key[4]_INST_0/O
                         net (fo=3, routed)           0.451     8.421    craft_encrypt_inst/craft_round_inst_0/add_key[4]
    SLICE_X32Y93         LUT6 (Prop_lut6_I2_O)        0.124     8.545 r  craft_encrypt_inst/craft_round_inst_0/dout[48]_INST_0/O
                         net (fo=1, routed)           1.080     9.625    craft_encrypt_inst/craft_round_inst_1/din[48]
    SLICE_X32Y97         LUT4 (Prop_lut4_I0_O)        0.152     9.777 r  craft_encrypt_inst/craft_round_inst_1/add_key[48]_INST_0/O
                         net (fo=5, routed)           0.888    10.665    craft_encrypt_inst/craft_round_inst_1/add_key[48]
    SLICE_X29Y95         LUT4 (Prop_lut4_I1_O)        0.326    10.991 r  craft_encrypt_inst/craft_round_inst_1/dout[4]_INST_0/O
                         net (fo=1, routed)           0.799    11.790    craft_encrypt_inst/state_next[4]
    SLICE_X29Y93         LUT3 (Prop_lut3_I0_O)        0.152    11.942 r  craft_encrypt_inst/state[4]_i_1/O
                         net (fo=1, routed)           0.000    11.942    craft_encrypt_inst/p_1_in[4]
    SLICE_X29Y93         FDRE                                         r  craft_encrypt_inst/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.521    14.944    craft_encrypt_inst/clk
    SLICE_X29Y93         FDRE                                         r  craft_encrypt_inst/state_reg[4]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X29Y93         FDRE (Setup_fdre_C_D)        0.075    15.242    craft_encrypt_inst/state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                         -11.942    
  -------------------------------------------------------------------
                         slack                                  3.300    

Slack (MET) :             3.354ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.648ns  (logic 1.456ns (21.900%)  route 5.192ns (78.100%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.635     5.238    craft_encrypt_inst/clk
    SLICE_X43Y95         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.478     7.172    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.296 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[48]_INST_0/O
                         net (fo=1, routed)           0.643     7.939    craft_encrypt_inst/craft_round_inst_0/tk[48]
    SLICE_X29Y95         LUT4 (Prop_lut4_I1_O)        0.124     8.063 r  craft_encrypt_inst/craft_round_inst_0/add_key[48]_INST_0/O
                         net (fo=4, routed)           0.813     8.877    craft_encrypt_inst/craft_round_inst_0/add_key[48]
    SLICE_X30Y96         LUT4 (Prop_lut4_I1_O)        0.124     9.001 r  craft_encrypt_inst/craft_round_inst_0/dout[4]_INST_0/O
                         net (fo=4, routed)           0.728     9.729    craft_encrypt_inst/craft_round_inst_1/din[4]
    SLICE_X37Y96         LUT4 (Prop_lut4_I2_O)        0.150     9.879 r  craft_encrypt_inst/craft_round_inst_1/add_key[52]_INST_0/O
                         net (fo=5, routed)           0.682    10.560    craft_encrypt_inst/craft_round_inst_1/add_key[52]
    SLICE_X37Y95         LUT6 (Prop_lut6_I0_O)        0.326    10.886 r  craft_encrypt_inst/craft_round_inst_1/dout[9]_INST_0/O
                         net (fo=1, routed)           0.848    11.734    craft_encrypt_inst/state_next[9]
    SLICE_X37Y94         LUT3 (Prop_lut3_I0_O)        0.152    11.886 r  craft_encrypt_inst/state[9]_i_1/O
                         net (fo=1, routed)           0.000    11.886    craft_encrypt_inst/p_1_in[9]
    SLICE_X37Y94         FDRE                                         r  craft_encrypt_inst/state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.519    14.942    craft_encrypt_inst/clk
    SLICE_X37Y94         FDRE                                         r  craft_encrypt_inst/state_reg[9]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)        0.075    15.240    craft_encrypt_inst/state_reg[9]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                         -11.886    
  -------------------------------------------------------------------
                         slack                                  3.354    

Slack (MET) :             3.434ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.568ns  (logic 1.922ns (29.264%)  route 4.646ns (70.736%))
  Logic Levels:           6  (LUT3=1 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.635     5.238    craft_encrypt_inst/clk
    SLICE_X43Y95         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.407     7.100    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X39Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.224 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[40]_INST_0/O
                         net (fo=1, routed)           0.518     7.743    craft_encrypt_inst/craft_round_inst_0/tk[40]
    SLICE_X38Y93         LUT4 (Prop_lut4_I0_O)        0.124     7.867 f  craft_encrypt_inst/craft_round_inst_0/add_key[40]_INST_0/O
                         net (fo=4, routed)           0.475     8.341    craft_encrypt_inst/craft_round_inst_0/add_key[40]
    SLICE_X38Y93         LUT4 (Prop_lut4_I3_O)        0.150     8.491 r  craft_encrypt_inst/craft_round_inst_0/dout[27]_INST_0/O
                         net (fo=3, routed)           0.849     9.341    craft_encrypt_inst/craft_round_inst_1/din[27]
    SLICE_X37Y92         LUT4 (Prop_lut4_I3_O)        0.356     9.697 f  craft_encrypt_inst/craft_round_inst_1/add_key[59]_INST_0/O
                         net (fo=5, routed)           0.611    10.308    craft_encrypt_inst/craft_round_inst_1/add_key[59]
    SLICE_X39Y92         LUT4 (Prop_lut4_I2_O)        0.352    10.660 r  craft_encrypt_inst/craft_round_inst_1/dout[15]_INST_0/O
                         net (fo=1, routed)           0.785    11.445    craft_encrypt_inst/state_next[15]
    SLICE_X39Y94         LUT3 (Prop_lut3_I0_O)        0.360    11.805 r  craft_encrypt_inst/state[15]_i_1/O
                         net (fo=1, routed)           0.000    11.805    craft_encrypt_inst/p_1_in[15]
    SLICE_X39Y94         FDRE                                         r  craft_encrypt_inst/state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.518    14.941    craft_encrypt_inst/clk
    SLICE_X39Y94         FDRE                                         r  craft_encrypt_inst/state_reg[15]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X39Y94         FDRE (Setup_fdre_C_D)        0.075    15.239    craft_encrypt_inst/state_reg[15]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -11.805    
  -------------------------------------------------------------------
                         slack                                  3.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/r1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.390%)  route 0.138ns (42.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.568     1.487    craft_encrypt_inst/clk
    SLICE_X40Y95         FDRE                                         r  craft_encrypt_inst/r1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  craft_encrypt_inst/r1_reg[6]/Q
                         net (fo=4, routed)           0.138     1.766    craft_encrypt_inst/r1_reg[6]
    SLICE_X42Y95         LUT4 (Prop_lut4_I1_O)        0.045     1.811 r  craft_encrypt_inst/done_i_1/O
                         net (fo=1, routed)           0.000     1.811    craft_encrypt_inst/p_0_in
    SLICE_X42Y95         FDRE                                         r  craft_encrypt_inst/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.838     2.003    craft_encrypt_inst/clk
    SLICE_X42Y95         FDRE                                         r  craft_encrypt_inst/done_reg/C
                         clock pessimism             -0.479     1.523    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.120     1.643    craft_encrypt_inst/done_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.570     1.489    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X30Y91         FDSE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDSE (Prop_fdse_C_Q)         0.164     1.653 r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[3]/Q
                         net (fo=2, routed)           0.068     1.721    craft_encrypt_inst/craft_round_constants_inst_0/rc_next[7]
    SLICE_X30Y91         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.841     2.006    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X30Y91         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[1]/C
                         clock pessimism             -0.516     1.489    
    SLICE_X30Y91         FDRE (Hold_fdre_C_D)         0.053     1.542    craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.164ns (67.452%)  route 0.079ns (32.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.570     1.489    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X30Y91         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[2]/Q
                         net (fo=4, routed)           0.079     1.732    craft_encrypt_inst/craft_round_constants_inst_0/rc_next[6]
    SLICE_X30Y91         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.841     2.006    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X30Y91         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[0]/C
                         clock pessimism             -0.516     1.489    
    SLICE_X30Y91         FDRE (Hold_fdre_C_D)         0.060     1.549    craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.570     1.489    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X30Y91         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.148     1.637 r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[0]/Q
                         net (fo=2, routed)           0.073     1.711    craft_encrypt_inst/craft_round_constants_inst_0/rc_next[4]
    SLICE_X30Y91         LUT2 (Prop_lut2_I0_O)        0.098     1.809 r  craft_encrypt_inst/craft_round_constants_inst_0/a_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.809    craft_encrypt_inst/craft_round_constants_inst_0/a_next[2]_i_1_n_0
    SLICE_X30Y91         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.841     2.006    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X30Y91         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[2]/C
                         clock pessimism             -0.516     1.489    
    SLICE_X30Y91         FDRE (Hold_fdre_C_D)         0.120     1.609    craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.615%)  route 0.154ns (48.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.567     1.486    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X38Y91         FDSE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDSE (Prop_fdse_C_Q)         0.164     1.650 r  craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[2]/Q
                         net (fo=4, routed)           0.154     1.804    craft_encrypt_inst/craft_round_constants_inst_0/rc_next[2]
    SLICE_X36Y91         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.840     2.005    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X36Y91         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[0]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X36Y91         FDRE (Hold_fdre_C_D)         0.070     1.595    craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_round_constants_inst_0/a_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.217%)  route 0.140ns (49.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.568     1.487    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X41Y96         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  craft_encrypt_inst/craft_round_constants_inst_0/a_reg[2]/Q
                         net (fo=4, routed)           0.140     1.768    craft_encrypt_inst/craft_round_constants_inst_0/rc[6]
    SLICE_X41Y96         FDSE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.840     2.005    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X41Y96         FDSE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_reg[0]/C
                         clock pessimism             -0.517     1.487    
    SLICE_X41Y96         FDSE (Hold_fdse_C_D)         0.066     1.553    craft_encrypt_inst/craft_round_constants_inst_0/a_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/r1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.695%)  route 0.099ns (30.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.568     1.487    craft_encrypt_inst/clk
    SLICE_X41Y95         FDRE                                         r  craft_encrypt_inst/r1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.128     1.615 r  craft_encrypt_inst/r1_reg[5]/Q
                         net (fo=5, routed)           0.099     1.714    craft_encrypt_inst/r1_reg[5]
    SLICE_X41Y95         LUT4 (Prop_lut4_I2_O)        0.099     1.813 r  craft_encrypt_inst/r1[7]_i_1/O
                         net (fo=1, routed)           0.000     1.813    craft_encrypt_inst/p_0_in__0[7]
    SLICE_X41Y95         FDRE                                         r  craft_encrypt_inst/r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.840     2.005    craft_encrypt_inst/clk
    SLICE_X41Y95         FDRE                                         r  craft_encrypt_inst/r1_reg[7]/C
                         clock pessimism             -0.517     1.487    
    SLICE_X41Y95         FDRE (Hold_fdre_C_D)         0.091     1.578    craft_encrypt_inst/r1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.073%)  route 0.218ns (53.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.569     1.488    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X36Y91         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[0]/Q
                         net (fo=2, routed)           0.218     1.847    craft_encrypt_inst/craft_round_constants_inst_0/rc_next[0]
    SLICE_X38Y91         LUT2 (Prop_lut2_I0_O)        0.045     1.892 r  craft_encrypt_inst/craft_round_constants_inst_0/b_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.892    craft_encrypt_inst/craft_round_constants_inst_0/b_next[1]_i_1_n_0
    SLICE_X38Y91         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.839     2.004    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X38Y91         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[1]/C
                         clock pessimism             -0.479     1.524    
    SLICE_X38Y91         FDRE (Hold_fdre_C_D)         0.120     1.644    craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/r0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/r0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.666%)  route 0.154ns (45.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.568     1.487    craft_encrypt_inst/clk
    SLICE_X43Y96         FDRE                                         r  craft_encrypt_inst/r0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  craft_encrypt_inst/r0_reg[3]/Q
                         net (fo=6, routed)           0.154     1.783    craft_encrypt_inst/r0_reg[3]
    SLICE_X43Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.828 r  craft_encrypt_inst/r0[6]_i_1/O
                         net (fo=1, routed)           0.000     1.828    craft_encrypt_inst/p_0_in__1[6]
    SLICE_X43Y96         FDRE                                         r  craft_encrypt_inst/r0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.838     2.003    craft_encrypt_inst/clk
    SLICE_X43Y96         FDRE                                         r  craft_encrypt_inst/r0_reg[6]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)         0.092     1.579    craft_encrypt_inst/r0_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/r0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/r0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.568     1.487    craft_encrypt_inst/clk
    SLICE_X43Y96         FDRE                                         r  craft_encrypt_inst/r0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  craft_encrypt_inst/r0_reg[7]/Q
                         net (fo=2, routed)           0.158     1.786    craft_encrypt_inst/r0_reg[7]
    SLICE_X43Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.831 r  craft_encrypt_inst/r0[7]_i_1/O
                         net (fo=1, routed)           0.000     1.831    craft_encrypt_inst/p_0_in__1[7]
    SLICE_X43Y96         FDRE                                         r  craft_encrypt_inst/r0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.838     2.003    craft_encrypt_inst/clk
    SLICE_X43Y96         FDRE                                         r  craft_encrypt_inst/r0_reg[7]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)         0.092     1.579    craft_encrypt_inst/r0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y95    craft_encrypt_inst/done_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y95    craft_encrypt_inst/r0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y95    craft_encrypt_inst/r0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y96    craft_encrypt_inst/r0_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y96    craft_encrypt_inst/r0_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y96    craft_encrypt_inst/r0_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y96    craft_encrypt_inst/r0_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y96    craft_encrypt_inst/r0_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y95    craft_encrypt_inst/r1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y95    craft_encrypt_inst/done_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y95    craft_encrypt_inst/done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y95    craft_encrypt_inst/r0_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y95    craft_encrypt_inst/r0_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y95    craft_encrypt_inst/r0_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y95    craft_encrypt_inst/r0_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y96    craft_encrypt_inst/r0_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y96    craft_encrypt_inst/r0_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y96    craft_encrypt_inst/r0_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y96    craft_encrypt_inst/r0_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y95    craft_encrypt_inst/done_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y95    craft_encrypt_inst/done_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y95    craft_encrypt_inst/r0_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y95    craft_encrypt_inst/r0_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y95    craft_encrypt_inst/r0_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y95    craft_encrypt_inst/r0_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y96    craft_encrypt_inst/r0_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y96    craft_encrypt_inst/r0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y96    craft_encrypt_inst/r0_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y96    craft_encrypt_inst/r0_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111104]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.810ns  (logic 1.460ns (25.131%)  route 4.350ns (74.869%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.635     5.238    craft_encrypt_inst/clk
    SLICE_X43Y95         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.330     7.023    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X30Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.147 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[51]_INST_0/O
                         net (fo=1, routed)           0.661     7.808    craft_encrypt_inst/craft_round_inst_0/tk[51]
    SLICE_X30Y94         LUT4 (Prop_lut4_I1_O)        0.150     7.958 r  craft_encrypt_inst/craft_round_inst_0/add_key[51]_INST_0/O
                         net (fo=4, routed)           0.613     8.572    craft_encrypt_inst/craft_round_inst_0/add_key[51]
    SLICE_X30Y95         LUT4 (Prop_lut4_I2_O)        0.374     8.946 f  craft_encrypt_inst/craft_round_inst_0/dout[7]_INST_0/O
                         net (fo=4, routed)           0.798     9.744    craft_encrypt_inst/craft_round_inst_1/din[7]
    SLICE_X37Y96         LUT2 (Prop_lut2_I1_O)        0.356    10.100 r  craft_encrypt_inst/craft_round_inst_1/add_key[7]_INST_0/O
                         net (fo=4, routed)           0.947    11.047    craft_encrypt_inst/add_key[7]
    SLICE_X37Y97         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111104]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111073]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.520ns  (logic 0.952ns (17.247%)  route 4.568ns (82.753%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.635     5.238    craft_encrypt_inst/clk
    SLICE_X43Y95         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.478     7.172    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.296 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[48]_INST_0/O
                         net (fo=1, routed)           0.643     7.939    craft_encrypt_inst/craft_round_inst_0/tk[48]
    SLICE_X29Y95         LUT4 (Prop_lut4_I1_O)        0.124     8.063 r  craft_encrypt_inst/craft_round_inst_0/add_key[48]_INST_0/O
                         net (fo=4, routed)           0.739     8.803    craft_encrypt_inst/craft_round_inst_0/add_key[48]
    SLICE_X30Y95         LUT4 (Prop_lut4_I1_O)        0.124     8.927 r  craft_encrypt_inst/craft_round_inst_0/dout[6]_INST_0/O
                         net (fo=11, routed)          1.129    10.056    craft_encrypt_inst/craft_round_inst_1/din[6]
    SLICE_X36Y96         LUT3 (Prop_lut3_I0_O)        0.124    10.180 r  craft_encrypt_inst/craft_round_inst_1/add_key[38]_INST_0/O
                         net (fo=2, routed)           0.578    10.758    craft_encrypt_inst/add_key[38]
    SLICE_X36Y96         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111073]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111063]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.394ns  (logic 0.980ns (18.169%)  route 4.414ns (81.831%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.635     5.238    craft_encrypt_inst/clk
    SLICE_X43Y95         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.446     7.139    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X32Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.263 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[4]_INST_0/O
                         net (fo=2, routed)           0.583     7.846    craft_encrypt_inst/craft_round_inst_0/tk[4]
    SLICE_X33Y92         LUT2 (Prop_lut2_I0_O)        0.124     7.970 r  craft_encrypt_inst/craft_round_inst_0/add_key[4]_INST_0/O
                         net (fo=3, routed)           0.451     8.421    craft_encrypt_inst/craft_round_inst_0/add_key[4]
    SLICE_X32Y93         LUT6 (Prop_lut6_I2_O)        0.124     8.545 r  craft_encrypt_inst/craft_round_inst_0/dout[48]_INST_0/O
                         net (fo=1, routed)           1.080     9.625    craft_encrypt_inst/craft_round_inst_1/din[48]
    SLICE_X32Y97         LUT4 (Prop_lut4_I0_O)        0.152     9.777 r  craft_encrypt_inst/craft_round_inst_1/add_key[48]_INST_0/O
                         net (fo=5, routed)           0.854    10.631    craft_encrypt_inst/add_key[48]
    SLICE_X29Y95         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111063]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111080]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.390ns  (logic 0.977ns (18.127%)  route 4.413ns (81.873%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.635     5.238    craft_encrypt_inst/clk
    SLICE_X43Y95         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.894     7.588    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X31Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.712 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[37]_INST_0/O
                         net (fo=2, routed)           0.276     7.988    craft_encrypt_inst/craft_round_inst_0/tk[37]
    SLICE_X31Y89         LUT3 (Prop_lut3_I2_O)        0.124     8.112 f  craft_encrypt_inst/craft_round_inst_0/add_key[37]_INST_0/O
                         net (fo=2, routed)           0.667     8.779    craft_encrypt_inst/craft_round_inst_0/add_key[37]
    SLICE_X30Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.903 r  craft_encrypt_inst/craft_round_inst_0/dout[31]_INST_0/O
                         net (fo=3, routed)           0.887     9.790    craft_encrypt_inst/craft_round_inst_1/din[31]
    SLICE_X29Y92         LUT2 (Prop_lut2_I1_O)        0.149     9.939 r  craft_encrypt_inst/craft_round_inst_1/add_key[31]_INST_0/O
                         net (fo=4, routed)           0.689    10.627    craft_encrypt_inst/add_key[31]
    SLICE_X28Y91         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111080]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111082]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.358ns  (logic 1.178ns (21.984%)  route 4.180ns (78.016%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.635     5.238    craft_encrypt_inst/clk
    SLICE_X43Y95         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.467     7.161    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X28Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.285 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[39]_INST_0/O
                         net (fo=1, routed)           0.279     7.564    craft_encrypt_inst/craft_round_inst_0/tk[39]
    SLICE_X28Y90         LUT3 (Prop_lut3_I2_O)        0.124     7.688 f  craft_encrypt_inst/craft_round_inst_0/add_key[39]_INST_0/O
                         net (fo=4, routed)           0.855     8.543    craft_encrypt_inst/craft_round_inst_0/add_key[39]
    SLICE_X30Y89         LUT5 (Prop_lut5_I1_O)        0.146     8.689 r  craft_encrypt_inst/craft_round_inst_0/dout[29]_INST_0/O
                         net (fo=5, routed)           1.011     9.700    craft_encrypt_inst/craft_round_inst_1/din[29]
    SLICE_X29Y91         LUT2 (Prop_lut2_I1_O)        0.328    10.028 r  craft_encrypt_inst/craft_round_inst_1/add_key[29]_INST_0/O
                         net (fo=1, routed)           0.568    10.596    craft_encrypt_inst/add_key[29]
    SLICE_X29Y91         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111082]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111056]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.345ns  (logic 1.432ns (26.793%)  route 3.913ns (73.207%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.635     5.238    craft_encrypt_inst/clk
    SLICE_X43Y95         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.330     7.023    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X30Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.147 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[51]_INST_0/O
                         net (fo=1, routed)           0.661     7.808    craft_encrypt_inst/craft_round_inst_0/tk[51]
    SLICE_X30Y94         LUT4 (Prop_lut4_I1_O)        0.150     7.958 f  craft_encrypt_inst/craft_round_inst_0/add_key[51]_INST_0/O
                         net (fo=4, routed)           0.613     8.572    craft_encrypt_inst/craft_round_inst_0/add_key[51]
    SLICE_X30Y95         LUT4 (Prop_lut4_I2_O)        0.374     8.946 r  craft_encrypt_inst/craft_round_inst_0/dout[7]_INST_0/O
                         net (fo=4, routed)           0.798     9.744    craft_encrypt_inst/craft_round_inst_1/din[7]
    SLICE_X37Y96         LUT4 (Prop_lut4_I2_O)        0.328    10.072 r  craft_encrypt_inst/craft_round_inst_1/add_key[55]_INST_0/O
                         net (fo=5, routed)           0.511    10.582    craft_encrypt_inst/add_key[55]
    SLICE_X37Y95         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111056]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111058]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.224ns  (logic 1.202ns (23.007%)  route 4.022ns (76.993%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.635     5.238    craft_encrypt_inst/clk
    SLICE_X43Y95         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.330     7.023    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X30Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.147 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[51]_INST_0/O
                         net (fo=1, routed)           0.661     7.808    craft_encrypt_inst/craft_round_inst_0/tk[51]
    SLICE_X30Y94         LUT4 (Prop_lut4_I1_O)        0.150     7.958 f  craft_encrypt_inst/craft_round_inst_0/add_key[51]_INST_0/O
                         net (fo=4, routed)           0.600     8.559    craft_encrypt_inst/craft_round_inst_0/add_key[51]
    SLICE_X29Y96         LUT6 (Prop_lut6_I1_O)        0.348     8.907 r  craft_encrypt_inst/craft_round_inst_0/dout[5]_INST_0/O
                         net (fo=7, routed)           0.894     9.801    craft_encrypt_inst/craft_round_inst_1/din[5]
    SLICE_X37Y95         LUT4 (Prop_lut4_I2_O)        0.124     9.925 r  craft_encrypt_inst/craft_round_inst_1/add_key[53]_INST_0/O
                         net (fo=4, routed)           0.537    10.462    craft_encrypt_inst/add_key[53]
    SLICE_X37Y95         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111058]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111057]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.209ns  (logic 0.952ns (18.277%)  route 4.257ns (81.723%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.635     5.238    craft_encrypt_inst/clk
    SLICE_X43Y95         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.478     7.172    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.296 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[48]_INST_0/O
                         net (fo=1, routed)           0.643     7.939    craft_encrypt_inst/craft_round_inst_0/tk[48]
    SLICE_X29Y95         LUT4 (Prop_lut4_I1_O)        0.124     8.063 r  craft_encrypt_inst/craft_round_inst_0/add_key[48]_INST_0/O
                         net (fo=4, routed)           0.739     8.803    craft_encrypt_inst/craft_round_inst_0/add_key[48]
    SLICE_X30Y95         LUT4 (Prop_lut4_I1_O)        0.124     8.927 r  craft_encrypt_inst/craft_round_inst_0/dout[6]_INST_0/O
                         net (fo=11, routed)          0.842     9.769    craft_encrypt_inst/craft_round_inst_1/din[6]
    SLICE_X38Y95         LUT4 (Prop_lut4_I2_O)        0.124     9.893 r  craft_encrypt_inst/craft_round_inst_1/add_key[54]_INST_0/O
                         net (fo=4, routed)           0.554    10.446    craft_encrypt_inst/add_key[54]
    SLICE_X37Y95         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111057]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111072]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.198ns  (logic 1.432ns (27.547%)  route 3.766ns (72.453%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.635     5.238    craft_encrypt_inst/clk
    SLICE_X43Y95         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.330     7.023    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X30Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.147 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[51]_INST_0/O
                         net (fo=1, routed)           0.661     7.808    craft_encrypt_inst/craft_round_inst_0/tk[51]
    SLICE_X30Y94         LUT4 (Prop_lut4_I1_O)        0.150     7.958 f  craft_encrypt_inst/craft_round_inst_0/add_key[51]_INST_0/O
                         net (fo=4, routed)           0.613     8.572    craft_encrypt_inst/craft_round_inst_0/add_key[51]
    SLICE_X30Y95         LUT4 (Prop_lut4_I2_O)        0.374     8.946 r  craft_encrypt_inst/craft_round_inst_0/dout[7]_INST_0/O
                         net (fo=4, routed)           0.482     9.428    craft_encrypt_inst/craft_round_inst_1/din[7]
    SLICE_X34Y97         LUT3 (Prop_lut3_I0_O)        0.328     9.756 r  craft_encrypt_inst/craft_round_inst_1/add_key[39]_INST_0/O
                         net (fo=5, routed)           0.680    10.436    craft_encrypt_inst/add_key[39]
    SLICE_X36Y96         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111072]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111101]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.156ns  (logic 1.186ns (23.004%)  route 3.970ns (76.996%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.635     5.238    craft_encrypt_inst/clk
    SLICE_X43Y95         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.409     7.103    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X34Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.227 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[54]_INST_0/O
                         net (fo=2, routed)           0.562     7.788    craft_encrypt_inst/craft_round_inst_0/tk[54]
    SLICE_X33Y91         LUT4 (Prop_lut4_I1_O)        0.124     7.912 r  craft_encrypt_inst/craft_round_inst_0/add_key[54]_INST_0/O
                         net (fo=3, routed)           0.770     8.682    craft_encrypt_inst/craft_round_inst_0/add_key[54]
    SLICE_X33Y91         LUT4 (Prop_lut4_I0_O)        0.150     8.832 r  craft_encrypt_inst/craft_round_inst_0/dout[10]_INST_0/O
                         net (fo=9, routed)           0.616     9.448    craft_encrypt_inst/craft_round_inst_1/din[10]
    SLICE_X39Y92         LUT2 (Prop_lut2_I1_O)        0.332     9.780 r  craft_encrypt_inst/craft_round_inst_1/add_key[10]_INST_0/O
                         net (fo=1, routed)           0.613    10.393    craft_encrypt_inst/add_key[10]
    SLICE_X38Y92         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111101]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111066]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.247ns (56.226%)  route 0.192ns (43.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.570     1.489    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X30Y91         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.148     1.637 r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[1]/Q
                         net (fo=3, routed)           0.192     1.830    craft_encrypt_inst/craft_round_inst_1/rc[5]
    SLICE_X31Y91         LUT4 (Prop_lut4_I1_O)        0.099     1.929 r  craft_encrypt_inst/craft_round_inst_1/add_key[45]_INST_0/O
                         net (fo=4, routed)           0.000     1.929    craft_encrypt_inst/add_key[45]
    SLICE_X31Y91         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111066]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111067]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.552ns  (logic 0.246ns (44.592%)  route 0.306ns (55.408%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.570     1.489    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X30Y91         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.148     1.637 r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[0]/Q
                         net (fo=2, routed)           0.215     1.852    craft_encrypt_inst/craft_round_inst_1/rc[4]
    SLICE_X30Y91         LUT4 (Prop_lut4_I1_O)        0.098     1.950 r  craft_encrypt_inst/craft_round_inst_1/add_key[44]_INST_0/O
                         net (fo=5, routed)           0.091     2.041    craft_encrypt_inst/add_key[44]
    SLICE_X31Y91         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111067]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111071]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.186ns (32.514%)  route 0.386ns (67.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.569     1.488    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X36Y91         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[0]/Q
                         net (fo=2, routed)           0.174     1.803    craft_encrypt_inst/craft_round_inst_1/rc[0]
    SLICE_X36Y91         LUT4 (Prop_lut4_I1_O)        0.045     1.848 r  craft_encrypt_inst/craft_round_inst_1/add_key[40]_INST_0/O
                         net (fo=5, routed)           0.212     2.060    craft_encrypt_inst/add_key[40]
    SLICE_X36Y92         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111071]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111070]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.585ns  (logic 0.209ns (35.713%)  route 0.376ns (64.287%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.567     1.486    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X38Y91         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[1]/Q
                         net (fo=3, routed)           0.252     1.903    craft_encrypt_inst/craft_round_inst_1/rc[1]
    SLICE_X38Y92         LUT4 (Prop_lut4_I1_O)        0.045     1.948 r  craft_encrypt_inst/craft_round_inst_1/add_key[41]_INST_0/O
                         net (fo=4, routed)           0.124     2.072    craft_encrypt_inst/add_key[41]
    SLICE_X38Y92         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111070]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/state_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111077]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.652ns  (logic 0.231ns (35.421%)  route 0.421ns (64.579%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.571     1.490    craft_encrypt_inst/clk
    SLICE_X31Y94         FDRE                                         r  craft_encrypt_inst/state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  craft_encrypt_inst/state_reg[17]/Q
                         net (fo=5, routed)           0.209     1.841    craft_encrypt_inst/craft_round_inst_0/din[17]
    SLICE_X31Y95         LUT6 (Prop_lut6_I3_O)        0.045     1.886 r  craft_encrypt_inst/craft_round_inst_0/dout[34]_INST_0/O
                         net (fo=4, routed)           0.212     2.097    craft_encrypt_inst/craft_round_inst_1/din[34]
    SLICE_X31Y96         LUT3 (Prop_lut3_I1_O)        0.045     2.142 r  craft_encrypt_inst/craft_round_inst_1/add_key[34]_INST_0/O
                         net (fo=2, routed)           0.000     2.142    craft_encrypt_inst/add_key[34]
    SLICE_X31Y96         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111077]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111069]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.658ns  (logic 0.209ns (31.754%)  route 0.449ns (68.246%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.567     1.486    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X38Y91         FDSE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDSE (Prop_fdse_C_Q)         0.164     1.650 r  craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[2]/Q
                         net (fo=4, routed)           0.318     1.968    craft_encrypt_inst/craft_round_inst_1/rc[2]
    SLICE_X36Y91         LUT4 (Prop_lut4_I1_O)        0.045     2.013 r  craft_encrypt_inst/craft_round_inst_1/add_key[42]_INST_0/O
                         net (fo=4, routed)           0.132     2.145    craft_encrypt_inst/add_key[42]
    SLICE_X36Y92         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111069]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111090]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.694ns  (logic 0.231ns (33.299%)  route 0.463ns (66.701%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.568     1.487    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X41Y96         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  craft_encrypt_inst/craft_round_constants_inst_0/a_reg[2]/Q
                         net (fo=4, routed)           0.223     1.851    craft_encrypt_inst/craft_round_inst_0/rc[6]
    SLICE_X39Y96         LUT6 (Prop_lut6_I3_O)        0.045     1.896 r  craft_encrypt_inst/craft_round_inst_0/dout[21]_INST_0/O
                         net (fo=5, routed)           0.128     2.024    craft_encrypt_inst/craft_round_inst_1/din[21]
    SLICE_X38Y95         LUT2 (Prop_lut2_I1_O)        0.045     2.069 r  craft_encrypt_inst/craft_round_inst_1/add_key[21]_INST_0/O
                         net (fo=1, routed)           0.112     2.181    craft_encrypt_inst/add_key[21]
    SLICE_X38Y95         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111090]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/state_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111062]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.721ns  (logic 0.234ns (32.470%)  route 0.487ns (67.530%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.572     1.491    craft_encrypt_inst/clk
    SLICE_X31Y98         FDRE                                         r  craft_encrypt_inst/state_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  craft_encrypt_inst/state_reg[34]/Q
                         net (fo=4, routed)           0.310     1.942    craft_encrypt_inst/craft_round_inst_0/din[34]
    SLICE_X28Y98         LUT5 (Prop_lut5_I3_O)        0.045     1.987 r  craft_encrypt_inst/craft_round_inst_0/dout[17]_INST_0/O
                         net (fo=5, routed)           0.177     2.164    craft_encrypt_inst/craft_round_inst_1/din[17]
    SLICE_X30Y97         LUT4 (Prop_lut4_I3_O)        0.048     2.212 r  craft_encrypt_inst/craft_round_inst_1/add_key[49]_INST_0/O
                         net (fo=4, routed)           0.000     2.212    craft_encrypt_inst/add_key[49]
    SLICE_X30Y97         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111062]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111050]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.721ns  (logic 0.230ns (31.913%)  route 0.491ns (68.087%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.572     1.491    craft_encrypt_inst/clk
    SLICE_X29Y93         FDRE                                         r  craft_encrypt_inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141     1.632 f  craft_encrypt_inst/state_reg[3]/Q
                         net (fo=4, routed)           0.218     1.850    craft_encrypt_inst/craft_round_inst_0/din[3]
    SLICE_X29Y94         LUT6 (Prop_lut6_I3_O)        0.045     1.895 r  craft_encrypt_inst/craft_round_inst_0/dout[61]_INST_0/O
                         net (fo=1, routed)           0.273     2.168    craft_encrypt_inst/craft_round_inst_1/din[61]
    SLICE_X28Y93         LUT4 (Prop_lut4_I0_O)        0.044     2.212 r  craft_encrypt_inst/craft_round_inst_1/add_key[61]_INST_0/O
                         net (fo=4, routed)           0.000     2.212    craft_encrypt_inst/add_key[61]
    SLICE_X28Y93         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111050]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111064]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.739ns  (logic 0.209ns (28.288%)  route 0.530ns (71.712%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.570     1.489    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X30Y91         FDSE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDSE (Prop_fdse_C_Q)         0.164     1.653 r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[3]/Q
                         net (fo=2, routed)           0.277     1.930    craft_encrypt_inst/craft_round_inst_1/rc[7]
    SLICE_X32Y91         LUT4 (Prop_lut4_I1_O)        0.045     1.975 r  craft_encrypt_inst/craft_round_inst_1/add_key[47]_INST_0/O
                         net (fo=5, routed)           0.253     2.228    craft_encrypt_inst/add_key[47]
    SLICE_X31Y91         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111064]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           156 Endpoints
Min Delay           156 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/r0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.131ns  (logic 1.659ns (23.266%)  route 5.472ns (76.734%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          4.182     5.689    craft_encrypt_inst/rst_n
    SLICE_X35Y94         LUT1 (Prop_lut1_I0_O)        0.152     5.841 r  craft_encrypt_inst/craft_round_constants_inst_0_i_1/O
                         net (fo=28, routed)          1.289     7.131    craft_encrypt_inst/clear
    SLICE_X43Y95         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.515     4.938    craft_encrypt_inst/clk
    SLICE_X43Y95         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/r0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.131ns  (logic 1.659ns (23.266%)  route 5.472ns (76.734%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          4.182     5.689    craft_encrypt_inst/rst_n
    SLICE_X35Y94         LUT1 (Prop_lut1_I0_O)        0.152     5.841 r  craft_encrypt_inst/craft_round_constants_inst_0_i_1/O
                         net (fo=28, routed)          1.289     7.131    craft_encrypt_inst/clear
    SLICE_X43Y95         FDRE                                         r  craft_encrypt_inst/r0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.515     4.938    craft_encrypt_inst/clk
    SLICE_X43Y95         FDRE                                         r  craft_encrypt_inst/r0_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.128ns  (logic 1.659ns (23.275%)  route 5.469ns (76.725%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          4.182     5.689    craft_encrypt_inst/rst_n
    SLICE_X35Y94         LUT1 (Prop_lut1_I0_O)        0.152     5.841 r  craft_encrypt_inst/craft_round_constants_inst_0_i_1/O
                         net (fo=28, routed)          1.287     7.128    craft_encrypt_inst/craft_round_constants_inst_0/rst
    SLICE_X36Y91         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.518     4.941    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X36Y91         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/r0_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.000ns  (logic 1.659ns (23.700%)  route 5.341ns (76.300%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          4.182     5.689    craft_encrypt_inst/rst_n
    SLICE_X35Y94         LUT1 (Prop_lut1_I0_O)        0.152     5.841 r  craft_encrypt_inst/craft_round_constants_inst_0_i_1/O
                         net (fo=28, routed)          1.159     7.000    craft_encrypt_inst/clear
    SLICE_X43Y96         FDRE                                         r  craft_encrypt_inst/r0_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.515     4.938    craft_encrypt_inst/clk
    SLICE_X43Y96         FDRE                                         r  craft_encrypt_inst/r0_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/r0_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.000ns  (logic 1.659ns (23.700%)  route 5.341ns (76.300%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          4.182     5.689    craft_encrypt_inst/rst_n
    SLICE_X35Y94         LUT1 (Prop_lut1_I0_O)        0.152     5.841 r  craft_encrypt_inst/craft_round_constants_inst_0_i_1/O
                         net (fo=28, routed)          1.159     7.000    craft_encrypt_inst/clear
    SLICE_X43Y96         FDRE                                         r  craft_encrypt_inst/r0_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.515     4.938    craft_encrypt_inst/clk
    SLICE_X43Y96         FDRE                                         r  craft_encrypt_inst/r0_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/r0_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.000ns  (logic 1.659ns (23.700%)  route 5.341ns (76.300%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          4.182     5.689    craft_encrypt_inst/rst_n
    SLICE_X35Y94         LUT1 (Prop_lut1_I0_O)        0.152     5.841 r  craft_encrypt_inst/craft_round_constants_inst_0_i_1/O
                         net (fo=28, routed)          1.159     7.000    craft_encrypt_inst/clear
    SLICE_X42Y96         FDRE                                         r  craft_encrypt_inst/r0_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.515     4.938    craft_encrypt_inst/clk
    SLICE_X42Y96         FDRE                                         r  craft_encrypt_inst/r0_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/r0_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.000ns  (logic 1.659ns (23.700%)  route 5.341ns (76.300%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          4.182     5.689    craft_encrypt_inst/rst_n
    SLICE_X35Y94         LUT1 (Prop_lut1_I0_O)        0.152     5.841 r  craft_encrypt_inst/craft_round_constants_inst_0_i_1/O
                         net (fo=28, routed)          1.159     7.000    craft_encrypt_inst/clear
    SLICE_X43Y96         FDRE                                         r  craft_encrypt_inst/r0_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.515     4.938    craft_encrypt_inst/clk
    SLICE_X43Y96         FDRE                                         r  craft_encrypt_inst/r0_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/r0_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.000ns  (logic 1.659ns (23.700%)  route 5.341ns (76.300%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          4.182     5.689    craft_encrypt_inst/rst_n
    SLICE_X35Y94         LUT1 (Prop_lut1_I0_O)        0.152     5.841 r  craft_encrypt_inst/craft_round_constants_inst_0_i_1/O
                         net (fo=28, routed)          1.159     7.000    craft_encrypt_inst/clear
    SLICE_X43Y96         FDRE                                         r  craft_encrypt_inst/r0_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.515     4.938    craft_encrypt_inst/clk
    SLICE_X43Y96         FDRE                                         r  craft_encrypt_inst/r0_reg[7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.956ns  (logic 1.659ns (23.849%)  route 5.297ns (76.151%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          4.182     5.689    craft_encrypt_inst/rst_n
    SLICE_X35Y94         LUT1 (Prop_lut1_I0_O)        0.152     5.841 r  craft_encrypt_inst/craft_round_constants_inst_0_i_1/O
                         net (fo=28, routed)          1.115     6.956    craft_encrypt_inst/craft_round_constants_inst_0/rst
    SLICE_X30Y91         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.519     4.942    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X30Y91         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.956ns  (logic 1.659ns (23.849%)  route 5.297ns (76.151%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          4.182     5.689    craft_encrypt_inst/rst_n
    SLICE_X35Y94         LUT1 (Prop_lut1_I0_O)        0.152     5.841 r  craft_encrypt_inst/craft_round_constants_inst_0_i_1/O
                         net (fo=28, routed)          1.115     6.956    craft_encrypt_inst/craft_round_constants_inst_0/rst
    SLICE_X30Y91         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.519     4.942    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X30Y91         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.670ns  (logic 0.320ns (19.137%)  route 1.350ns (80.863%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          1.350     1.625    craft_encrypt_inst/rst_n
    SLICE_X31Y98         LUT3 (Prop_lut3_I1_O)        0.045     1.670 r  craft_encrypt_inst/state[34]_i_1/O
                         net (fo=1, routed)           0.000     1.670    craft_encrypt_inst/p_1_in[34]
    SLICE_X31Y98         FDRE                                         r  craft_encrypt_inst/state_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.843     2.008    craft_encrypt_inst/clk
    SLICE_X31Y98         FDRE                                         r  craft_encrypt_inst/state_reg[34]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.671ns  (logic 0.321ns (19.185%)  route 1.350ns (80.815%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          1.350     1.625    craft_encrypt_inst/rst_n
    SLICE_X31Y98         LUT3 (Prop_lut3_I1_O)        0.046     1.671 r  craft_encrypt_inst/state[35]_i_1/O
                         net (fo=1, routed)           0.000     1.671    craft_encrypt_inst/p_1_in[35]
    SLICE_X31Y98         FDRE                                         r  craft_encrypt_inst/state_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.843     2.008    craft_encrypt_inst/clk
    SLICE_X31Y98         FDRE                                         r  craft_encrypt_inst/state_reg[35]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.874ns  (logic 0.319ns (16.999%)  route 1.556ns (83.001%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          1.556     1.830    craft_encrypt_inst/rst_n
    SLICE_X32Y96         LUT3 (Prop_lut3_I1_O)        0.044     1.874 r  craft_encrypt_inst/state[63]_i_2/O
                         net (fo=1, routed)           0.000     1.874    craft_encrypt_inst/p_1_in[63]
    SLICE_X32Y96         FDRE                                         r  craft_encrypt_inst/state_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.842     2.007    craft_encrypt_inst/clk
    SLICE_X32Y96         FDRE                                         r  craft_encrypt_inst/state_reg[63]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.875ns  (logic 0.320ns (17.043%)  route 1.556ns (82.957%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          1.556     1.830    craft_encrypt_inst/rst_n
    SLICE_X32Y96         LUT3 (Prop_lut3_I1_O)        0.045     1.875 r  craft_encrypt_inst/state[62]_i_1/O
                         net (fo=1, routed)           0.000     1.875    craft_encrypt_inst/p_1_in[62]
    SLICE_X32Y96         FDRE                                         r  craft_encrypt_inst/state_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.842     2.007    craft_encrypt_inst/clk
    SLICE_X32Y96         FDRE                                         r  craft_encrypt_inst/state_reg[62]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.920ns  (logic 0.319ns (16.597%)  route 1.601ns (83.403%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          1.601     1.876    craft_encrypt_inst/rst_n
    SLICE_X35Y96         LUT3 (Prop_lut3_I1_O)        0.044     1.920 r  craft_encrypt_inst/state[31]_i_1/O
                         net (fo=1, routed)           0.000     1.920    craft_encrypt_inst/p_1_in[31]
    SLICE_X35Y96         FDRE                                         r  craft_encrypt_inst/state_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.841     2.006    craft_encrypt_inst/clk
    SLICE_X35Y96         FDRE                                         r  craft_encrypt_inst/state_reg[31]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.921ns  (logic 0.320ns (16.640%)  route 1.601ns (83.360%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          1.601     1.876    craft_encrypt_inst/rst_n
    SLICE_X35Y96         LUT3 (Prop_lut3_I1_O)        0.045     1.921 r  craft_encrypt_inst/state[30]_i_1/O
                         net (fo=1, routed)           0.000     1.921    craft_encrypt_inst/p_1_in[30]
    SLICE_X35Y96         FDRE                                         r  craft_encrypt_inst/state_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.841     2.006    craft_encrypt_inst/clk
    SLICE_X35Y96         FDRE                                         r  craft_encrypt_inst/state_reg[30]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.962ns  (logic 0.320ns (16.290%)  route 1.642ns (83.710%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          1.642     1.917    craft_encrypt_inst/rst_n
    SLICE_X34Y95         LUT3 (Prop_lut3_I1_O)        0.045     1.962 r  craft_encrypt_inst/state[60]_i_1/O
                         net (fo=1, routed)           0.000     1.962    craft_encrypt_inst/p_1_in[60]
    SLICE_X34Y95         FDRE                                         r  craft_encrypt_inst/state_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.841     2.006    craft_encrypt_inst/clk
    SLICE_X34Y95         FDRE                                         r  craft_encrypt_inst/state_reg[60]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.964ns  (logic 0.322ns (16.375%)  route 1.642ns (83.625%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          1.642     1.917    craft_encrypt_inst/rst_n
    SLICE_X34Y95         LUT3 (Prop_lut3_I1_O)        0.047     1.964 r  craft_encrypt_inst/state[61]_i_1/O
                         net (fo=1, routed)           0.000     1.964    craft_encrypt_inst/p_1_in[61]
    SLICE_X34Y95         FDRE                                         r  craft_encrypt_inst/state_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.841     2.006    craft_encrypt_inst/clk
    SLICE_X34Y95         FDRE                                         r  craft_encrypt_inst/state_reg[61]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.998ns  (logic 0.319ns (15.946%)  route 1.679ns (84.054%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          1.679     1.954    craft_encrypt_inst/rst_n
    SLICE_X32Y95         LUT3 (Prop_lut3_I1_O)        0.044     1.998 r  craft_encrypt_inst/state[49]_i_1/O
                         net (fo=1, routed)           0.000     1.998    craft_encrypt_inst/p_1_in[49]
    SLICE_X32Y95         FDRE                                         r  craft_encrypt_inst/state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.842     2.007    craft_encrypt_inst/clk
    SLICE_X32Y95         FDRE                                         r  craft_encrypt_inst/state_reg[49]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.999ns  (logic 0.320ns (15.988%)  route 1.679ns (84.012%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          1.679     1.954    craft_encrypt_inst/rst_n
    SLICE_X32Y95         LUT3 (Prop_lut3_I1_O)        0.045     1.999 r  craft_encrypt_inst/state[48]_i_1/O
                         net (fo=1, routed)           0.000     1.999    craft_encrypt_inst/p_1_in[48]
    SLICE_X32Y95         FDRE                                         r  craft_encrypt_inst/state_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.842     2.007    craft_encrypt_inst/clk
    SLICE_X32Y95         FDRE                                         r  craft_encrypt_inst/state_reg[48]/C





