


ARM Macro Assembler    Page 1 Exercise 05 Lab kit tutorial and polled serial I/O


    1 00000000                 TTL              Exercise 05 Lab kit tutorial an
d polled serial I/O
    2 00000000         
    3 00000000         ;*******************************************************
                       *********
    4 00000000         ;Brings up a serial communication device over UART0 to s
                       end
    5 00000000         ;and recieve characters from a text based terminal.
    6 00000000         ;Name:  Justin Peterson
    7 00000000         ;Date:  09/24/2015
    8 00000000         ;Class:  CMPE-250
    9 00000000         ;Section:  03 TR 2-4PM
   10 00000000         ;-------------------------------------------------------
                       --------
   11 00000000         ;Keil Template for KL46
   12 00000000         ;R. W. Melton
   13 00000000         ;April 3, 2015
   14 00000000         ;*******************************************************
                       *********
   15 00000000         ;Assembler directives
   16 00000000                 THUMB
   18 00000000         ;*******************************************************
                       *********
   19 00000000         ;Include files
   20 00000000                 GET              MKL46Z4.s   ;Included by start.
                                                            s
   22 00000000         ;*******************************************************
                       *********
   23 00000000         ;EQUates
   24 00000000         
   25 00000000         ;-------------------------------------------------------
                       --------
   26 00000000         ;PORTx_PCRn (Port x pin control register n [for pin n])
   27 00000000         ;___->10-08:Pin mux control (select 0 to 8)
   28 00000000         ;Use provided PORT_PCR_MUX_SELECT_2_MASK
   29 00000000         ;-------------------------------------------------------
                       --------
   30 00000000         ;Port A
   32 00000000 01000200 
                       PORT_PCR_SET_PTA1_UART0_RX
                               EQU              (PORT_PCR_ISF_MASK :OR:       
                             PORT_PCR_MUX_SELECT_2_MASK)
   34 00000000 01000200 
                       PORT_PCR_SET_PTA2_UART0_TX
                               EQU              (PORT_PCR_ISF_MASK :OR:       
                             PORT_PCR_MUX_SELECT_2_MASK)
   35 00000000         ;-------------------------------------------------------
                       --------
   36 00000000         ;SIM_SCGC4
   37 00000000         ;1->10:UART0 clock gate control (enabled)
   38 00000000         ;Use provided SIM_SCGC4_UART0_MASK
   39 00000000         ;-------------------------------------------------------
                       --------
   40 00000000         ;SIM_SCGC5
   41 00000000         ;1->09:Port A clock gate control (enabled)
   42 00000000         ;Use provided SIM_SCGC5_PORTA_MASK
   43 00000000         ;-------------------------------------------------------
                       --------
   44 00000000         ;SIM_SOPT2



ARM Macro Assembler    Page 2 Exercise 05 Lab kit tutorial and polled serial I/O


   45 00000000         ;01=27-26:UART0SRC=UART0 clock source select
   46 00000000         ;         (PLLFLLSEL determines MCGFLLCLK' or MCGPLLCLK/
                       2)
   47 00000000         ; 1=   16:PLLFLLSEL=PLL/FLL clock select (MCGPLLCLK/2)
   49 00000000 04000000 
                       SIM_SOPT2_UART0SRC_MCGPLLCLK
                               EQU              (1 << SIM_SOPT2_UART0SRC_SHIFT)
   51 00000000 04010000 
                       SIM_SOPT2_UART0_MCGPLLCLK_DIV2
                               EQU              (SIM_SOPT2_UART0SRC_MCGPLLCLK :
OR: SIM_SOPT2_PLLFLLSEL_MASK)
   52 00000000         ;-------------------------------------------------------
                       --------
   53 00000000         ;SIM_SOPT5
   54 00000000         ; 0->   16:UART0 open drain enable (disabled)
   55 00000000         ; 0->   02:UART0 receive data select (UART0_RX)
   56 00000000         ;00->01-00:UART0 transmit data select source (UART0_TX)
   60 00000000 00010007 
                       SIM_SOPT5_UART0_EXTERN_MASK_CLEAR
                               EQU              (SIM_SOPT5_UART0ODE_MASK :OR:  
                                SIM_SOPT5_UART0RXSRC_MASK :OR:               
                   SIM_SOPT5_UART0TXSRC_MASK)
   61 00000000         ;-------------------------------------------------------
                       --------
   62 00000000         ;UART0_BDH
   63 00000000         ;    0->  7:LIN break detect IE (disabled)
   64 00000000         ;    0->  6:RxD input active edge IE (disabled)
   65 00000000         ;    0->  5:Stop bit number select (1)
   66 00000000         ;00001->4-0:SBR[12:0] (UART0CLK / [9600 * (OSR + 1)]) 
   67 00000000         ;UART0CLK is MCGPLLCLK/2
   68 00000000         ;MCGPLLCLK is 96 MHz
   69 00000000         ;MCGPLLCLK/2 is 48 MHz
   70 00000000         ;SBR = 48 MHz / (9600 * 16) = 312.5 --> 312 = 0x138
   71 00000000 00000001 
                       UART0_BDH_9600
                               EQU              0x01
   72 00000000         ;-------------------------------------------------------
                       --------
   73 00000000         ;UART0_BDL
   74 00000000         ;26->7-0:SBR[7:0] (UART0CLK / [9600 * (OSR + 1)])
   75 00000000         ;UART0CLK is MCGPLLCLK/2
   76 00000000         ;MCGPLLCLK is 96 MHz
   77 00000000         ;MCGPLLCLK/2 is 48 MHz
   78 00000000         ;SBR = 48 MHz / (9600 * 16) = 312.5 --> 312 = 0x138
   79 00000000 00000038 
                       UART0_BDL_9600
                               EQU              0x38
   80 00000000         ;-------------------------------------------------------
                       --------
   81 00000000         ;UART0_C1
   82 00000000         ;0-->7:LOOPS=loops select (normal)
   83 00000000         ;0-->6:DOZEEN=doze enable (disabled)
   84 00000000         ;0-->5:RSRC=receiver source select (internal--no effect 
                       LOOPS=0)
   85 00000000         ;0-->4:M=9- or 8-bit mode select 
   86 00000000         ;        (1 start, 8 data [lsb first], 1 stop)
   87 00000000         ;0-->3:WAKE=receiver wakeup method select (idle)
   88 00000000         ;0-->2:IDLE=idle line type select (idle begins after sta
                       rt bit)



ARM Macro Assembler    Page 3 Exercise 05 Lab kit tutorial and polled serial I/O


   89 00000000         ;0-->1:PE=parity enable (disabled)
   90 00000000         ;0-->0:PT=parity type (even parity--no effect PE=0)
   91 00000000 00000000 
                       UART0_C1_8N1
                               EQU              0x00
   92 00000000         ;-------------------------------------------------------
                       --------
   93 00000000         ;UART0_C2
   94 00000000         ;0-->7:TIE=transmit IE for TDRE (disabled)
   95 00000000         ;0-->6:TCIE=transmission complete IE for TC (disabled)
   96 00000000         ;0-->5:RIE=receiver IE for RDRF (disabled)
   97 00000000         ;0-->4:ILIE=idle line IE for IDLE (disabled)
   98 00000000         ;1-->3:TE=transmitter enable (enabled)
   99 00000000         ;1-->2:RE=receiver enable (enabled)
  100 00000000         ;0-->1:RWU=receiver wakeup control (normal)
  101 00000000         ;0-->0:SBK=send break (disabled, normal)
  102 00000000 0000000C 
                       UART0_C2_T_R
                               EQU              (UART0_C2_TE_MASK :OR: UART0_C2
_RE_MASK)
  103 00000000         ;-------------------------------------------------------
                       --------
  104 00000000         ;UART0_C3
  105 00000000         ;0-->7:R8T9=9th data bit for receiver (not used M=0)
  106 00000000         ;           10th data bit for transmitter (not used M10=
                       0)
  107 00000000         ;0-->6:R9T8=9th data bit for transmitter (not used M=0)
  108 00000000         ;           10th data bit for receiver (not used M10=0)
  109 00000000         ;0-->5:TXDIR=UART_TX pin direction in single-wire mode
  110 00000000         ;            (no effect LOOPS=0)
  111 00000000         ;0-->4:TXINV=transmit data inversion (not inverted)
  112 00000000         ;0-->3:ORIE=overrun IE for OR (disabled)
  113 00000000         ;0-->2:NEIE=noise error IE for NF (disabled)
  114 00000000         ;0-->1:FEIE=framing error IE for FE (disabled)
  115 00000000         ;0-->0:PEIE=parity error IE for PF (disabled)
  116 00000000 00000000 
                       UART0_C3_NO_TXINV
                               EQU              0x00
  117 00000000         ;-------------------------------------------------------
                       --------
  118 00000000         ;UART0_C4
  119 00000000         ;    0-->  7:MAEN1=match address mode enable 1 (disabled
                       )
  120 00000000         ;    0-->  6:MAEN2=match address mode enable 2 (disabled
                       )
  121 00000000         ;    0-->  5:M10=10-bit mode select (not selected)
  122 00000000         ;01111-->4-0:OSR=over sampling ratio (16)
  123 00000000         ;               = 1 + OSR for 3 <= OSR <= 31
  124 00000000         ;               = 16 for 0 <= OSR <= 2 (invalid values)
  125 00000000 0000000F 
                       UART0_C4_OSR_16
                               EQU              0x0F
  126 00000000 0000000F 
                       UART0_C4_NO_MATCH_OSR_16
                               EQU              UART0_C4_OSR_16
  127 00000000         ;-------------------------------------------------------
                       --------
  128 00000000         ;UART0_C5
  129 00000000         ;  0-->  7:TDMAE=transmitter DMA enable (disabled)



ARM Macro Assembler    Page 4 Exercise 05 Lab kit tutorial and polled serial I/O


  130 00000000         ;  0-->  6:Reserved; read-only; always 0
  131 00000000         ;  0-->  5:RDMAE=receiver full DMA enable (disabled)
  132 00000000         ;000-->4-2:Reserved; read-only; always 0
  133 00000000         ;  0-->  1:BOTHEDGE=both edge sampling (rising edge only
                       )
  134 00000000         ;  0-->  0:RESYNCDIS=resynchronization disable (enabled)
                       
  135 00000000 00000000 
                       UART0_C5_NO_DMA_SSR_SYNC
                               EQU              0x00
  136 00000000         ;-------------------------------------------------------
                       --------
  137 00000000         ;UART0_S1
  138 00000000         ;0-->7:TDRE=transmit data register empty flag; read-only
                       
  139 00000000         ;0-->6:TC=transmission complete flag; read-only
  140 00000000         ;0-->5:RDRF=receive data register full flag; read-only
  141 00000000         ;1-->4:IDLE=idle line flag; write 1 to clear (clear)
  142 00000000         ;1-->3:OR=receiver overrun flag; write 1 to clear (clear
                       )
  143 00000000         ;1-->2:NF=noise flag; write 1 to clear (clear)
  144 00000000         ;1-->1:FE=framing error flag; write 1 to clear (clear)
  145 00000000         ;1-->0:PF=parity error flag; write 1 to clear (clear)
  146 00000000 0000001F 
                       UART0_S1_CLEAR_FLAGS
                               EQU              0x1F
  147 00000000         ;-------------------------------------------------------
                       --------
  148 00000000         ;UART0_S2
  149 00000000         ;1-->7:LBKDIF=LIN break detect interrupt flag (clear)
  150 00000000         ;             write 1 to clear
  151 00000000         ;1-->6:RXEDGIF=RxD pin active edge interrupt flag (clear
                       )
  152 00000000         ;              write 1 to clear
  153 00000000         ;0-->5:(reserved); read-only; always 0
  154 00000000         ;0-->4:RXINV=receive data inversion (disabled)
  155 00000000         ;0-->3:RWUID=receive wake-up idle detect
  156 00000000         ;0-->2:BRK13=break character generation length (10)
  157 00000000         ;0-->1:LBKDE=LIN break detect enable (disabled)
  158 00000000         ;0-->0:RAF=receiver active flag; read-only
  159 00000000 000000C0 
                       UART0_S2_NO_RXINV_BRK10_NO_LBKDETECT_CLEAR_FLAGS
                               EQU              0xC0
  160 00000000         ;-------------------------------------------------------
                       --------
  161 00000000         
  162 00000000         ;*******************************************************
                       *********
  163 00000000         ;Program
  164 00000000         ;Linker requires Reset_Handler
  165 00000000                 AREA             MyCode,CODE,READONLY
  166 00000000                 ENTRY
  167 00000000                 EXPORT           Reset_Handler
  168 00000000                 IMPORT           Startup
  169 00000000         Reset_Handler
  170 00000000         main
  171 00000000         ;-------------------------------------------------------
                       --------
  172 00000000         ;Mask interrupts



ARM Macro Assembler    Page 5 Exercise 05 Lab kit tutorial and polled serial I/O


  173 00000000 B672            CPSID            I
  174 00000002         ;KL46 system startup with 48-MHz system clock
  175 00000002 F7FF FFFE       BL               Startup
  176 00000006         ;-------------------------------------------------------
                       --------
  177 00000006         ;>>>>> begin main program code <<<<<
  178 00000006         
  179 00000006         ;Initalize UART0 module
  180 00000006 F000 F81B       BL               Init_UART0_Polling
  181 0000000A         
  182 0000000A         TAKE_INPUT
  183 0000000A         
  184 0000000A 2101            MOVS             R1, #1
  185 0000000C 2901            CMP              R1, #1
  186 0000000E D105            BNE              END_PROGRAM
  187 00000010         
  188 00000010 F000 F80E       BL               GetChar
  189 00000014 1E40            SUBS             R0, R0, #1
  190 00000016 F000 F802       BL               PutChar
  191 0000001A         
  192 0000001A E7F6            B                TAKE_INPUT
  193 0000001C         
  194 0000001C         ;>>>>>   end main program code <<<<<
  195 0000001C         ;Stay here
  196 0000001C         END_PROGRAM
  197 0000001C E7FE            B                .
  198 0000001E         ;>>>>> begin subroutine code <<<<<
  199 0000001E         
  200 0000001E         ;Send a character out of UART0
  201 0000001E         PutChar
  202 0000001E B40E            PUSH             {R1, R2, R3} ; Push varibles on
                                                             the stack to avoid
                                                             loss
  203 00000020         
  204 00000020         ;Poll TDRE Until UART0 is ready for transmit
  205 00000020 4922            LDR              R1, =UART0_BASE
  206 00000022 2280            MOVS             R2, #UART0_S1_TDRE_MASK
  207 00000024         
  208 00000024         PollTx
  209 00000024 790B            LDRB             R3, [R1, #UART0_S1_OFFSET]
  210 00000026 4013            ANDS             R3, R3, R2
  211 00000028 D0FC            BEQ              PollTx
  212 0000002A         
  213 0000002A         ;Transmit Character Stored in R0
  214 0000002A 71C8            STRB             R0, [R1, #UART0_D_OFFSET]
  215 0000002C         
  216 0000002C         ;Pop original register values off the stack
  217 0000002C BC0E            POP              {R1, R2, R3}
  218 0000002E         
  219 0000002E 4770            BX               LR
  220 00000030         
  221 00000030         ;Receive a character from UART0
  222 00000030         ;Store in Register R0
  223 00000030         GetChar
  224 00000030 B40E            PUSH             {R1, R2, R3} ; Push varibles on
                                                             the stack to avoid
                                                             loss
  225 00000032 491E            LDR              R1, =UART0_BASE
  226 00000034 2220            MOVS             R2, #UART0_S1_RDRF_MASK



ARM Macro Assembler    Page 6 Exercise 05 Lab kit tutorial and polled serial I/O


  227 00000036         PollRx
  228 00000036 790B            LDRB             R3, [R1, #UART0_S1_OFFSET]
  229 00000038 4013            ANDS             R3, R3, R2
  230 0000003A D0FC            BEQ              PollRx
  231 0000003C         
  232 0000003C         ;Receive character and store in R0
  233 0000003C 79C8            LDRB             R0, [R1, #UART0_D_OFFSET]
  234 0000003E         
  235 0000003E 4770            BX               LR
  236 00000040         
  237 00000040         Init_UART0_Polling
  238 00000040         
  239 00000040         ;Allocate R0-2 for Ri=k 
  240 00000040         ;Store prevoius values for restoration
  241 00000040 B407            PUSH             {R0, R1, R2}
  242 00000042         
  243 00000042         ;Select MCGPLLCLK / 2 as UART0 clock source
  244 00000042 481B            LDR              R0,=SIM_SOPT2
  245 00000044 491B            LDR              R1,=SIM_SOPT2_UART0SRC_MASK
  246 00000046 6802            LDR              R2,[R0,#0]
  247 00000048 438A            BICS             R2,R2,R1
  248 0000004A 491B            LDR              R1,=SIM_SOPT2_UART0_MCGPLLCLK_D
IV2
  249 0000004C 430A            ORRS             R2,R2,R1
  250 0000004E 6002            STR              R2,[R0,#0]
  251 00000050         ;Enable external connection for UART0
  252 00000050 481A            LDR              R0,=SIM_SOPT5
  253 00000052 491B            LDR              R1,= SIM_SOPT5_UART0_EXTERN_MAS
K_CLEAR
  254 00000054 6802            LDR              R2,[R0,#0]
  255 00000056 438A            BICS             R2,R2,R1
  256 00000058 6002            STR              R2,[R0,#0]
  257 0000005A         ;Enable clock for UART0 module
  258 0000005A 481A            LDR              R0,=SIM_SCGC4
  259 0000005C 491A            LDR              R1,= SIM_SCGC4_UART0_MASK
  260 0000005E 6802            LDR              R2,[R0,#0]
  261 00000060 430A            ORRS             R2,R2,R1
  262 00000062 6002            STR              R2,[R0,#0]
  263 00000064         ;Enable clock for Port A module
  264 00000064 4819            LDR              R0,=SIM_SCGC5
  265 00000066 491A            LDR              R1,= SIM_SCGC5_PORTA_MASK
  266 00000068 6802            LDR              R2,[R0,#0]
  267 0000006A 430A            ORRS             R2,R2,R1
  268 0000006C 6002            STR              R2,[R0,#0]
  269 0000006E         ;Connect PORT A Pin 1 (PTA1) to UART0 Rx (J1 Pin 02)
  270 0000006E 4819            LDR              R0,=PORTA_PCR1
  271 00000070 4919            LDR              R1,=PORT_PCR_SET_PTA1_UART0_RX
  272 00000072 6001            STR              R1,[R0,#0]
  273 00000074         ;Connect PORT A Pin 2 (PTA2) to UART0 Tx (J1 Pin 04)
  274 00000074 4819            LDR              R0,=PORTA_PCR2
  275 00000076 4918            LDR              R1,=PORT_PCR_SET_PTA2_UART0_TX
  276 00000078 6001            STR              R1,[R0,#0]
  277 0000007A         
  278 0000007A         ;Disable UART0 receiver and transmitter
  279 0000007A 480C            LDR              R0,=UART0_BASE
  280 0000007C 210C            MOVS             R1,#UART0_C2_T_R
  281 0000007E 78C2            LDRB             R2,[R0,#UART0_C2_OFFSET]
  282 00000080 438A            BICS             R2,R2,R1
  283 00000082 70C2            STRB             R2,[R0,#UART0_C2_OFFSET]



ARM Macro Assembler    Page 7 Exercise 05 Lab kit tutorial and polled serial I/O


  284 00000084         ;Set UART0 for 9600 baud, 8N1 protocol
  285 00000084 2101            MOVS             R1,#UART0_BDH_9600
  286 00000086 7001            STRB             R1,[R0,#UART0_BDH_OFFSET]
  287 00000088 2138            MOVS             R1,#UART0_BDL_9600
  288 0000008A 7041            STRB             R1,[R0,#UART0_BDL_OFFSET]
  289 0000008C 2100            MOVS             R1,#UART0_C1_8N1
  290 0000008E 7081            STRB             R1,[R0,#UART0_C1_OFFSET]
  291 00000090 2100            MOVS             R1,#UART0_C3_NO_TXINV
  292 00000092 7181            STRB             R1,[R0,#UART0_C3_OFFSET]
  293 00000094 210F            MOVS             R1,#UART0_C4_NO_MATCH_OSR_16
  294 00000096 7281            STRB             R1,[R0,#UART0_C4_OFFSET]
  295 00000098 2100            MOVS             R1,#UART0_C5_NO_DMA_SSR_SYNC
  296 0000009A 72C1            STRB             R1,[R0,#UART0_C5_OFFSET]
  297 0000009C 211F            MOVS             R1,#UART0_S1_CLEAR_FLAGS
  298 0000009E 7101            STRB             R1,[R0,#UART0_S1_OFFSET]
  300 000000A0 21C0            MOVS             R1,               #UART0_S2_NO
_RXINV_BRK10_NO_LBKDETECT_CLEAR_FLAGS
  301 000000A2 7141            STRB             R1,[R0,#UART0_S2_OFFSET]
  302 000000A4         
  303 000000A4         ;Enable UART0 receiver and transmitter
  304 000000A4 210C            MOVS             R1,#UART0_C2_T_R
  305 000000A6 70C1            STRB             R1,[R0,#UART0_C2_OFFSET]
  306 000000A8         
  307 000000A8         ;Pop prevous R0-2 values off the stack.
  308 000000A8 BC07            POP              {R0, R1, R2}
  309 000000AA         
  310 000000AA 4770            BX               LR
  311 000000AC         
  312 000000AC         ;-------------------------------------------------------
                       ------------
  313 000000AC         
  314 000000AC         ;>>>>>   end subroutine code <<<<<
  315 000000AC                 ALIGN
  316 000000AC         ;*******************************************************
                       *********
  317 000000AC         ;Vector Table Mapped to Address 0 at Reset
  318 000000AC         ;Linker requires __Vectors to be exported
  319 000000AC 4006A000 
              40048004 
              0C000000 
              04010000 
              40048010 
              00010007 
              40048034 
              00000400 
              40048038 
              00000200 
              40049004 
              01000200 
              40049008         AREA             RESET, DATA, READONLY
  320 00000000                 EXPORT           __Vectors
  321 00000000                 EXPORT           __Vectors_End
  322 00000000                 EXPORT           __Vectors_Size
  323 00000000                 IMPORT           __initial_sp
  324 00000000                 IMPORT           Dummy_Handler
  325 00000000         __Vectors
  326 00000000         ;ARM core vectors
  327 00000000 00000000        DCD              __initial_sp ;00:end of stack
  328 00000004 00000000        DCD              Reset_Handler ;01:reset vector



ARM Macro Assembler    Page 8 Exercise 05 Lab kit tutorial and polled serial I/O


  329 00000008 00000000        DCD              Dummy_Handler ;02:NMI
  330 0000000C 00000000        DCD              Dummy_Handler ;03:hard fault
  331 00000010 00000000        DCD              Dummy_Handler ;04:(reserved)
  332 00000014 00000000        DCD              Dummy_Handler ;05:(reserved)
  333 00000018 00000000        DCD              Dummy_Handler ;06:(reserved)
  334 0000001C 00000000        DCD              Dummy_Handler ;07:(reserved)
  335 00000020 00000000        DCD              Dummy_Handler ;08:(reserved)
  336 00000024 00000000        DCD              Dummy_Handler ;09:(reserved)
  337 00000028 00000000        DCD              Dummy_Handler ;10:(reserved)
  338 0000002C 00000000        DCD              Dummy_Handler ;11:SVCall (super
                                                            visor call)
  339 00000030 00000000        DCD              Dummy_Handler ;12:(reserved)
  340 00000034 00000000        DCD              Dummy_Handler ;13:(reserved)
  341 00000038 00000000        DCD              Dummy_Handler ;14:PendableSrvRe
                                                            q (pendable request
                                                             
  342 0000003C         ;   for system service)
  343 0000003C 00000000        DCD              Dummy_Handler ;15:SysTick (syst
                                                            em tick timer)
  344 00000040 00000000        DCD              Dummy_Handler ;16:DMA channel 0
                                                             xfer complete/erro
                                                            r
  345 00000044 00000000        DCD              Dummy_Handler ;17:DMA channel 1
                                                             xfer complete/erro
                                                            r
  346 00000048 00000000        DCD              Dummy_Handler ;18:DMA channel 2
                                                             xfer complete/erro
                                                            r
  347 0000004C 00000000        DCD              Dummy_Handler ;19:DMA channel 3
                                                             xfer complete/erro
                                                            r
  348 00000050 00000000        DCD              Dummy_Handler ;20:(reserved)
  349 00000054 00000000        DCD              Dummy_Handler ;21:command compl
                                                            ete; read collision
                                                            
  350 00000058 00000000        DCD              Dummy_Handler ;22:low-voltage d
                                                            etect;
  351 0000005C         ;   low-voltage warning
  352 0000005C 00000000        DCD              Dummy_Handler ;23:low leakage w
                                                            akeup
  353 00000060 00000000        DCD              Dummy_Handler ;24:I2C0
  354 00000064 00000000        DCD              Dummy_Handler ;25:I2C1
  355 00000068 00000000        DCD              Dummy_Handler ;26:SPI0 (all IRQ
                                                             sources)
  356 0000006C 00000000        DCD              Dummy_Handler ;27:SPI1 (all IRQ
                                                             sources)
  357 00000070 00000000        DCD              Dummy_Handler ;28:UART0 (status
                                                            ; error)
  358 00000074 00000000        DCD              Dummy_Handler ;29:UART1 (status
                                                            ; error)
  359 00000078 00000000        DCD              Dummy_Handler ;30:UART2 (status
                                                            ; error)
  360 0000007C 00000000        DCD              Dummy_Handler ;31:ADC0
  361 00000080 00000000        DCD              Dummy_Handler ;32:CMP0
  362 00000084 00000000        DCD              Dummy_Handler ;33:TPM0
  363 00000088 00000000        DCD              Dummy_Handler ;34:TPM1
  364 0000008C 00000000        DCD              Dummy_Handler ;35:TPM2
  365 00000090 00000000        DCD              Dummy_Handler ;36:RTC (alarm)
  366 00000094 00000000        DCD              Dummy_Handler ;37:RTC (seconds)



ARM Macro Assembler    Page 9 Exercise 05 Lab kit tutorial and polled serial I/O


                                                            
  367 00000098 00000000        DCD              Dummy_Handler ;38:PIT (all IRQ 
                                                            sources)
  368 0000009C 00000000        DCD              Dummy_Handler ;39:I2S0
  369 000000A0 00000000        DCD              Dummy_Handler ;40:USB0
  370 000000A4 00000000        DCD              Dummy_Handler ;41:DAC0
  371 000000A8 00000000        DCD              Dummy_Handler ;42:TSI0
  372 000000AC 00000000        DCD              Dummy_Handler ;43:MCG
  373 000000B0 00000000        DCD              Dummy_Handler ;44:LPTMR0
  374 000000B4 00000000        DCD              Dummy_Handler ;45:Segment LCD
  375 000000B8 00000000        DCD              Dummy_Handler ;46:PORTA pin det
                                                            ect
  376 000000BC 00000000        DCD              Dummy_Handler ;47:PORTC and POR
                                                            TD pin detect
  377 000000C0         __Vectors_End
  378 000000C0 000000C0 
                       __Vectors_Size
                               EQU              __Vectors_End - __Vectors
  379 000000C0                 ALIGN
  380 000000C0         ;*******************************************************
                       *********
  381 000000C0         ;Constants
  382 000000C0                 AREA             MyConst,DATA,READONLY
  383 00000000         ;>>>>> begin constants here <<<<<
  384 00000000         ;>>>>>   end constants here <<<<<
  385 00000000                 ALIGN
  386 00000000         ;*******************************************************
                       *********
  387 00000000         ;Variables
  388 00000000                 AREA             MyData,DATA,READWRITE
  389 00000000         ;>>>>> begin variables here <<<<<
  390 00000000         ;>>>>>   end variables here <<<<<
  391 00000000                 ALIGN
  392 00000000                 END
Command Line: --debug --diag_suppress=9931 --cpu=Cortex-M0+ --apcs=interwork --
depend=.\objects\exercise05.d -o.\objects\exercise05.o -IC:\Users\jmp3833\Downl
oads\arm-libs-master\arm-libs-master\Exercise05\RTE -IC:\Keil_v5\ARM\PACK\Keil\
Kinetis_KLxx_DFP\1.6.0\Device\Include -IC:\Keil_v5\ARM\CMSIS\Include --predefin
e="__EVAL SETA 1" --predefine="__UVISION_VERSION SETA 515" --predefine="MKL46Z2
56xxx4 SETA 1" --list=.\listings\exercise05.lst Exercise05.s
