Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Apr 21 15:51:17 2020
| Host         : Mitko-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hexcalc_control_sets_placed.rpt
| Design       : hexcalc
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |            8 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            6 |
| Yes          | No                    | Yes                    |              32 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------+------------------+------------------+----------------+
|     Clock Signal     |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+--------------------------+------------------+------------------+----------------+
|  kp1/pr_state_reg[1] |                          |                  |                1 |              1 |
|  sm_clk_BUFG         |                          | bt_clr_IBUF      |                1 |              3 |
|  samp_ck             |                          |                  |                1 |              4 |
|  samp_ck             | kp1/CV3                  |                  |                2 |              4 |
|  samp_ck             | kp1/CV4                  |                  |                1 |              4 |
|  samp_ck             | kp1/CV2                  |                  |                2 |              4 |
|  samp_ck             | kp1/CV1                  |                  |                1 |              4 |
|  sm_clk_BUFG         | kp1/pr_state_reg[2]_0[0] | bt_clr_IBUF      |                8 |             16 |
|  sm_clk_BUFG         | kp1/E[0]                 | bt_clr_IBUF      |                6 |             16 |
|  clk_50MHz_IBUF_BUFG |                          |                  |                6 |             21 |
+----------------------+--------------------------+------------------+------------------+----------------+


