 
cpldfit:  version K.31                              Xilinx Inc.
                                  Fitter Report
Design Name: cpld                                Date:  7- 2-2018,  3:26PM
Device Used: XC9572XL-5-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
25 /72  ( 35%) 45  /360  ( 12%) 41 /216 ( 19%)   9  /72  ( 12%) 22 /34  ( 65%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           5/18        8/54        9/90       1/ 9
FB2           5/18       13/54       10/90       5/ 9
FB3           5/18       10/54       14/90       0/ 9
FB4          10/18       10/54       12/90       6/ 7
             -----       -----       -----      -----    
             25/72       41/216      45/360     12/34 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   10          10    |  I/O              :    20      28
Output        :   12          12    |  GCK/IO           :     2       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    0           0    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     22          22

** Power Data **

There are 25 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

INFO:Cpld - Inferring BUFG constraint for signal 'clk' based upon the LOC
   constraint 'P43'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:1007 - Removing unused input(s) 'a7'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'a8'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'a9'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'clk_IBUF' is
   ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
*************************  Summary of Mapped Logic  ************************

** 12 Outputs **

Signal                                                                                            Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                                                                              Pts   Inps          No.  Type    Use     Mode Rate State
clk_out                                                                                           1     1     FB1_11  44   GCK/I/O O       STD  FAST 
ram_evn_cs                                                                                        1     4     FB2_2   29   I/O     O       STD  FAST 
ram_odd_cs                                                                                        1     4     FB2_5   30   I/O     O       STD  FAST 
berr                                                                                              3     7     FB2_6   31   I/O     O       STD  FAST RESET
duart_cs                                                                                          1     4     FB2_8   32   I/O     O       STD  FAST 
dtack_out                                                                                         4     7     FB2_15  37   I/O     O       STD  FAST 
ipl<2>                                                                                            1     1     FB4_5   20   I/O     O       STD  FAST 
ipl<1>                                                                                            0     0     FB4_8   21   I/O     O       STD  FAST 
ipl<0>                                                                                            0     0     FB4_11  22   I/O     O       STD  FAST 
oe                                                                                                1     1     FB4_14  23   I/O     O       STD  FAST 
rom_evn_cs                                                                                        2     5     FB4_15  27   I/O     O       STD  FAST 
rom_odd_cs                                                                                        2     5     FB4_17  28   I/O     O       STD  FAST 

** 13 Buried Nodes **

Signal                                                                                            Total Total Loc     Pwr  Reg Init
Name                                                                                              Pts   Inps          Mode State
MEM_DECODER_MOD/Madd_as_count_add0000__and0001/MEM_DECODER_MOD/Madd_as_count_add0000__and0001_D2  1     3     FB1_15  STD  
MEM_DECODER_MOD/as_count<3>                                                                       2     6     FB1_16  STD  RESET
MEM_DECODER_MOD/as_count<2>/MEM_DECODER_MOD/as_count<2>_RSTF                                      3     5     FB1_17  STD  
MEM_DECODER_MOD/as_count<2>                                                                       2     4     FB1_18  STD  RESET
MEM_DECODER_MOD/as_count<1>                                                                       2     5     FB3_14  STD  RESET
BUS_ERR_MOD/berr_count<3>                                                                         3     6     FB3_15  STD  RESET
BUS_ERR_MOD/berr_count<2>                                                                         3     5     FB3_16  STD  RESET
BUS_ERR_MOD/berr_count<1>                                                                         3     4     FB3_17  STD  RESET
BUS_ERR_MOD/berr_count<0>                                                                         3     6     FB3_18  STD  RESET
MEM_DECODER_MOD/Madd_as_count_add0000__and0000/MEM_DECODER_MOD/Madd_as_count_add0000__and0000_D2  1     2     FB4_12  STD  
$OpTx$$OpTx$FX_DC$19_INV$47                                                                       1     2     FB4_13  STD  
MEM_DECODER_MOD/as_count<1>/MEM_DECODER_MOD/as_count<1>_SETF                                      2     4     FB4_16  STD  
MEM_DECODER_MOD/as_count<0>                                                                       2     3     FB4_18  STD  RESET

** 10 Inputs **

Signal                                                                                            Loc     Pin  Pin     Pin     
Name                                                                                                      No.  Type    Use     
clk                                                                                               FB1_9   43   GCK/I/O I
duart_dtack                                                                                       FB1_15  2    I/O     I
duart_irq                                                                                         FB1_17  3    I/O     I
rw                                                                                                FB3_2   5    I/O     I
as                                                                                                FB3_5   6    I/O     I
lds                                                                                               FB3_8   7    I/O     I
uds                                                                                               FB3_9   8    I/O     I
e                                                                                                 FB3_11  12   I/O     I
a17                                                                                               FB3_16  18   I/O     I
a21                                                                                               FB4_2   19   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               8/46
Number of signals used by logic mapping into function block:  8
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
(unused)              0       0     0   5     FB1_2   39    I/O     
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0     0   5     FB1_4         (b)     
(unused)              0       0     0   5     FB1_5   40    I/O     
(unused)              0       0     0   5     FB1_6   41    I/O     
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0     0   5     FB1_8   42    I/O     
(unused)              0       0     0   5     FB1_9   43    GCK/I/O I
(unused)              0       0     0   5     FB1_10        (b)     
clk_out               1       0     0   4     FB1_11  44    GCK/I/O O
(unused)              0       0     0   5     FB1_12        (b)     
(unused)              0       0     0   5     FB1_13        (b)     
(unused)              0       0     0   5     FB1_14  1     GCK/I/O 
MEM_DECODER_MOD/Madd_as_count_add0000__and0001/MEM_DECODER_MOD/Madd_as_count_add0000__and0001_D2
                      1       0     0   4     FB1_15  2     I/O     I
MEM_DECODER_MOD/as_count<3>
                      2       0     0   3     FB1_16        (b)     (b)
MEM_DECODER_MOD/as_count<2>/MEM_DECODER_MOD/as_count<2>_RSTF
                      3       0     0   2     FB1_17  3     I/O     I
MEM_DECODER_MOD/as_count<2>
                      2       0     0   3     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: MEM_DECODER_MOD/Madd_as_count_add0000__and0001/MEM_DECODER_MOD/Madd_as_count_add0000__and0001_D2   4: MEM_DECODER_MOD/as_count<2>                                    7: as 
  2: MEM_DECODER_MOD/as_count<0>                                                                        5: MEM_DECODER_MOD/as_count<2>/MEM_DECODER_MOD/as_count<2>_RSTF   8: clk 
  3: MEM_DECODER_MOD/as_count<1>                                                                        6: MEM_DECODER_MOD/as_count<3>                                  

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
clk_out              .......X................................ 1
MEM_DECODER_MOD/Madd_as_count_add0000__and0001/MEM_DECODER_MOD/Madd_as_count_add0000__and0001_D2 
                     .XXX.................................... 3
MEM_DECODER_MOD/as_count<3> 
                     XXXX.XX................................. 6
MEM_DECODER_MOD/as_count<2>/MEM_DECODER_MOD/as_count<2>_RSTF 
                     .XXX.XX................................. 5
MEM_DECODER_MOD/as_count<2> 
                     X...XXX................................. 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               13/41
Number of signals used by logic mapping into function block:  13
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
ram_evn_cs            1       0     0   4     FB2_2   29    I/O     O
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
ram_odd_cs            1       0     0   4     FB2_5   30    I/O     O
berr                  3       0     0   2     FB2_6   31    I/O     O
(unused)              0       0     0   5     FB2_7         (b)     
duart_cs              1       0     0   4     FB2_8   32    I/O     O
(unused)              0       0     0   5     FB2_9   33    GSR/I/O 
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  34    GTS/I/O 
(unused)              0       0     0   5     FB2_12        (b)     
(unused)              0       0     0   5     FB2_13        (b)     
(unused)              0       0     0   5     FB2_14  36    GTS/I/O 
dtack_out             4       0     0   1     FB2_15  37    I/O     O
(unused)              0       0     0   5     FB2_16        (b)     
(unused)              0       0     0   5     FB2_17  38    I/O     
(unused)              0       0     0   5     FB2_18        (b)     

Signals Used by Logic in Function Block
  1: BUS_ERR_MOD/berr_count<0>     6: a17               10: duart_dtack 
  2: BUS_ERR_MOD/berr_count<1>     7: a21               11: e 
  3: BUS_ERR_MOD/berr_count<2>     8: as                12: lds 
  4: BUS_ERR_MOD/berr_count<3>     9: berr              13: uds 
  5: MEM_DECODER_MOD/as_count<3> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
ram_evn_cs           ....X.XX....X........................... 4
ram_odd_cs           ....X.XX...X............................ 4
berr                 XXXX...XX.X............................. 7
duart_cs             ....XXXX................................ 4
dtack_out            ....XXXX.X.XX........................... 7
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               10/44
Number of signals used by logic mapping into function block:  10
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   5     I/O     I
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   6     I/O     I
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   7     I/O     I
(unused)              0       0     0   5     FB3_9   8     I/O     I
(unused)              0       0     0   5     FB3_10        (b)     
(unused)              0       0     0   5     FB3_11  12    I/O     I
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0     0   5     FB3_13        (b)     
MEM_DECODER_MOD/as_count<1>
                      2       0     0   3     FB3_14  13    I/O     (b)
BUS_ERR_MOD/berr_count<3>
                      3       0     0   2     FB3_15  14    I/O     (b)
BUS_ERR_MOD/berr_count<2>
                      3       0     0   2     FB3_16  18    I/O     I
BUS_ERR_MOD/berr_count<1>
                      3       0     0   2     FB3_17  16    I/O     (b)
BUS_ERR_MOD/berr_count<0>
                      3       0     0   2     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$19_INV$47   5: BUS_ERR_MOD/berr_count<3>                                                                          8: MEM_DECODER_MOD/as_count<3> 
  2: BUS_ERR_MOD/berr_count<0>     6: MEM_DECODER_MOD/Madd_as_count_add0000__and0000/MEM_DECODER_MOD/Madd_as_count_add0000__and0000_D2   9: as 
  3: BUS_ERR_MOD/berr_count<1>     7: MEM_DECODER_MOD/as_count<1>/MEM_DECODER_MOD/as_count<1>_SETF                                      10: e 
  4: BUS_ERR_MOD/berr_count<2>   

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
MEM_DECODER_MOD/as_count<1> 
                     X....XXXX............................... 5
BUS_ERR_MOD/berr_count<3> 
                     .XXXX...XX.............................. 6
BUS_ERR_MOD/berr_count<2> 
                     .XXX....XX.............................. 5
BUS_ERR_MOD/berr_count<1> 
                     .XX.....XX.............................. 4
BUS_ERR_MOD/berr_count<0> 
                     .XXXX...XX.............................. 6
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               10/44
Number of signals used by logic mapping into function block:  10
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   19    I/O     I
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
ipl<2>                1       0     0   4     FB4_5   20    I/O     O
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
ipl<1>                0       0     0   5     FB4_8   21    I/O     O
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
ipl<0>                0       0     0   5     FB4_11  22    I/O     O
MEM_DECODER_MOD/Madd_as_count_add0000__and0000/MEM_DECODER_MOD/Madd_as_count_add0000__and0000_D2
                      1       0     0   4     FB4_12        (b)     (b)
$OpTx$$OpTx$FX_DC$19_INV$47
                      1       0     0   4     FB4_13        (b)     (b)
oe                    1       0     0   4     FB4_14  23    I/O     O
rom_evn_cs            2       0     0   3     FB4_15  27    I/O     O
MEM_DECODER_MOD/as_count<1>/MEM_DECODER_MOD/as_count<1>_SETF
                      2       0     0   3     FB4_16        (b)     (b)
rom_odd_cs            2       0     0   3     FB4_17  28    I/O     O
MEM_DECODER_MOD/as_count<0>
                      2       0     0   3     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: MEM_DECODER_MOD/as_count<0>   5: a21                8: lds 
  2: MEM_DECODER_MOD/as_count<1>   6: as                 9: rw 
  3: MEM_DECODER_MOD/as_count<3>   7: duart_irq         10: uds 
  4: a17                         

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
ipl<2>               ......X................................. 1
ipl<1>               ........................................ 0
ipl<0>               ........................................ 0
MEM_DECODER_MOD/Madd_as_count_add0000__and0000/MEM_DECODER_MOD/Madd_as_count_add0000__and0000_D2 
                     XX...................................... 2
$OpTx$$OpTx$FX_DC$19_INV$47 
                     XX...................................... 2
oe                   ........X............................... 1
rom_evn_cs           ..XXXX...X.............................. 5
MEM_DECODER_MOD/as_count<1>/MEM_DECODER_MOD/as_count<1>_SETF 
                     XXX..X.................................. 4
rom_odd_cs           ..XXXX.X................................ 5
MEM_DECODER_MOD/as_count<0> 
                     X.X..X.................................. 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$$OpTx$FX_DC$19_INV$47 <= (NOT MEM_DECODER_MOD/as_count(0) AND 
	NOT MEM_DECODER_MOD/as_count(1));

FTCPE_BUS_ERR_MOD/berr_count0: FTCPE port map (BUS_ERR_MOD/berr_count(0),BUS_ERR_MOD/berr_count_T(0),e,'0','0');
BUS_ERR_MOD/berr_count_T(0) <= ((as AND NOT BUS_ERR_MOD/berr_count(0))
	OR (NOT BUS_ERR_MOD/berr_count(0) AND 
	BUS_ERR_MOD/berr_count(1) AND NOT BUS_ERR_MOD/berr_count(2) AND 
	BUS_ERR_MOD/berr_count(3)));

FDCPE_BUS_ERR_MOD/berr_count1: FDCPE port map (BUS_ERR_MOD/berr_count(1),BUS_ERR_MOD/berr_count_D(1),e,'0','0');
BUS_ERR_MOD/berr_count_D(1) <= ((NOT as AND BUS_ERR_MOD/berr_count(0) AND 
	NOT BUS_ERR_MOD/berr_count(1))
	OR (NOT as AND NOT BUS_ERR_MOD/berr_count(0) AND 
	BUS_ERR_MOD/berr_count(1)));

FTCPE_BUS_ERR_MOD/berr_count2: FTCPE port map (BUS_ERR_MOD/berr_count(2),BUS_ERR_MOD/berr_count_T(2),e,'0','0');
BUS_ERR_MOD/berr_count_T(2) <= ((as AND BUS_ERR_MOD/berr_count(2))
	OR (NOT as AND BUS_ERR_MOD/berr_count(0) AND 
	BUS_ERR_MOD/berr_count(1)));

FTCPE_BUS_ERR_MOD/berr_count3: FTCPE port map (BUS_ERR_MOD/berr_count(3),BUS_ERR_MOD/berr_count_T(3),e,'0','0');
BUS_ERR_MOD/berr_count_T(3) <= ((as AND BUS_ERR_MOD/berr_count(3))
	OR (NOT as AND BUS_ERR_MOD/berr_count(0) AND 
	BUS_ERR_MOD/berr_count(1) AND BUS_ERR_MOD/berr_count(2)));


MEM_DECODER_MOD/Madd_as_count_add0000__and0000/MEM_DECODER_MOD/Madd_as_count_add0000__and0000_D2 <= (MEM_DECODER_MOD/as_count(0) AND 
	MEM_DECODER_MOD/as_count(1));


MEM_DECODER_MOD/Madd_as_count_add0000__and0001/MEM_DECODER_MOD/Madd_as_count_add0000__and0001_D2 <= (MEM_DECODER_MOD/as_count(0) AND 
	MEM_DECODER_MOD/as_count(1) AND MEM_DECODER_MOD/as_count(2));

FDCPE_MEM_DECODER_MOD/as_count0: FDCPE port map (MEM_DECODER_MOD/as_count(0),'0','0',MEM_DECODER_MOD/as_count_CLR(0),MEM_DECODER_MOD/as_count_PRE(0));
MEM_DECODER_MOD/as_count_CLR(0) <= (NOT as AND NOT MEM_DECODER_MOD/as_count(3) AND 
	MEM_DECODER_MOD/as_count(0));
MEM_DECODER_MOD/as_count_PRE(0) <= (NOT as AND NOT MEM_DECODER_MOD/as_count(3) AND 
	NOT MEM_DECODER_MOD/as_count(0));


MEM_DECODER_MOD/as_count(1)/MEM_DECODER_MOD/as_count(1)_SETF <= ((NOT as AND NOT MEM_DECODER_MOD/as_count(3) AND 
	MEM_DECODER_MOD/as_count(0) AND NOT MEM_DECODER_MOD/as_count(1))
	OR (NOT as AND NOT MEM_DECODER_MOD/as_count(3) AND 
	NOT MEM_DECODER_MOD/as_count(0) AND MEM_DECODER_MOD/as_count(1)));

FDCPE_MEM_DECODER_MOD/as_count1: FDCPE port map (MEM_DECODER_MOD/as_count(1),'0','0',MEM_DECODER_MOD/as_count_CLR(1),MEM_DECODER_MOD/as_count_PRE(1));
MEM_DECODER_MOD/as_count_CLR(1) <= (NOT as AND NOT MEM_DECODER_MOD/as_count(3) AND 
	NOT MEM_DECODER_MOD/as_count(1)/MEM_DECODER_MOD/as_count(1)_SETF);
MEM_DECODER_MOD/as_count_PRE(1) <= (NOT as AND NOT MEM_DECODER_MOD/as_count(3) AND 
	NOT MEM_DECODER_MOD/Madd_as_count_add0000__and0000/MEM_DECODER_MOD/Madd_as_count_add0000__and0000_D2 AND NOT $OpTx$$OpTx$FX_DC$19_INV$47);


MEM_DECODER_MOD/as_count(2)/MEM_DECODER_MOD/as_count(2)_RSTF <= ((NOT as AND NOT MEM_DECODER_MOD/as_count(3) AND 
	NOT MEM_DECODER_MOD/as_count(0) AND NOT MEM_DECODER_MOD/as_count(2))
	OR (NOT as AND NOT MEM_DECODER_MOD/as_count(3) AND 
	NOT MEM_DECODER_MOD/as_count(1) AND NOT MEM_DECODER_MOD/as_count(2))
	OR (NOT as AND NOT MEM_DECODER_MOD/as_count(3) AND 
	MEM_DECODER_MOD/as_count(0) AND MEM_DECODER_MOD/as_count(1) AND 
	MEM_DECODER_MOD/as_count(2)));

FDCPE_MEM_DECODER_MOD/as_count2: FDCPE port map (MEM_DECODER_MOD/as_count(2),'0','0',MEM_DECODER_MOD/as_count(2)/MEM_DECODER_MOD/as_count(2)_RSTF,MEM_DECODER_MOD/as_count_PRE(2));
MEM_DECODER_MOD/as_count_PRE(2) <= (NOT as AND NOT MEM_DECODER_MOD/as_count(3) AND 
	NOT MEM_DECODER_MOD/Madd_as_count_add0000__and0001/MEM_DECODER_MOD/Madd_as_count_add0000__and0001_D2 AND 
	NOT MEM_DECODER_MOD/as_count(2)/MEM_DECODER_MOD/as_count(2)_RSTF);

FDCPE_MEM_DECODER_MOD/as_count3: FDCPE port map (MEM_DECODER_MOD/as_count(3),'0','0',MEM_DECODER_MOD/as_count_CLR(3),MEM_DECODER_MOD/as_count_PRE(3));
MEM_DECODER_MOD/as_count_CLR(3) <= (NOT as AND NOT MEM_DECODER_MOD/as_count(3) AND 
	NOT MEM_DECODER_MOD/Madd_as_count_add0000__and0001/MEM_DECODER_MOD/Madd_as_count_add0000__and0001_D2);
MEM_DECODER_MOD/as_count_PRE(3) <= (NOT as AND NOT MEM_DECODER_MOD/as_count(3) AND 
	MEM_DECODER_MOD/as_count(0) AND MEM_DECODER_MOD/as_count(1) AND 
	MEM_DECODER_MOD/as_count(2));

FDCPE_berr: FDCPE port map (berr,berr_D,e,'0','0');
berr_D <= ((NOT as AND NOT berr)
	OR (NOT as AND NOT BUS_ERR_MOD/berr_count(0) AND 
	BUS_ERR_MOD/berr_count(1) AND NOT BUS_ERR_MOD/berr_count(2) AND 
	BUS_ERR_MOD/berr_count(3)));


clk_out <= NOT clk;


dtack_out <= ((as)
	OR (a21 AND a17 AND MEM_DECODER_MOD/as_count(3) AND 
	duart_dtack)
	OR (NOT a21 AND MEM_DECODER_MOD/as_count(3) AND uds AND lds)
	OR (NOT a17 AND MEM_DECODER_MOD/as_count(3) AND uds AND lds));


duart_cs <= NOT ((NOT as AND a21 AND a17 AND MEM_DECODER_MOD/as_count(3)));


ipl(0) <= '0';


ipl(1) <= '0';


ipl(2) <= NOT duart_irq;


oe <= NOT rw;


ram_evn_cs <= NOT ((NOT as AND NOT a21 AND MEM_DECODER_MOD/as_count(3) AND NOT uds));


ram_odd_cs <= NOT ((NOT as AND NOT a21 AND MEM_DECODER_MOD/as_count(3) AND NOT lds));


rom_evn_cs <= NOT (((NOT as AND NOT MEM_DECODER_MOD/as_count(3))
	OR (NOT as AND a21 AND NOT a17 AND NOT uds)));


rom_odd_cs <= NOT (((NOT as AND NOT MEM_DECODER_MOD/as_count(3))
	OR (NOT as AND a21 AND NOT a17 AND NOT lds)));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-5-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5         XC9572XL-5-VQ44     29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 oe                            
  2 duart_dtack                      24 TDO                           
  3 duart_irq                        25 GND                           
  4 GND                              26 VCC                           
  5 rw                               27 rom_evn_cs                    
  6 as                               28 rom_odd_cs                    
  7 lds                              29 ram_evn_cs                    
  8 uds                              30 ram_odd_cs                    
  9 TDI                              31 berr                          
 10 TMS                              32 duart_cs                      
 11 TCK                              33 KPR                           
 12 e                                34 KPR                           
 13 KPR                              35 VCC                           
 14 KPR                              36 KPR                           
 15 VCC                              37 dtack_out                     
 16 KPR                              38 KPR                           
 17 GND                              39 KPR                           
 18 a17                              40 KPR                           
 19 a21                              41 KPR                           
 20 ipl<2>                           42 KPR                           
 21 ipl<1>                           43 clk                           
 22 ipl<0>                           44 clk_out                       


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-5-VQ44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
