#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Mar 29 10:31:13 2022
# Process ID: 9208
# Current directory: C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7300 C:\Users\Elwin\Documents\GitHub\BESJ-Basys3\GameBesje\GameBesje.xpr
# Log file: C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/vivado.log
# Journal file: C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Elwin/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19064-HAMMER-PC-01/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 706.137 ; gain = 105.660
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar 29 10:45:53 2022] Launched synth_1...
Run output will be captured here: C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.runs/synth_1/runme.log
[Tue Mar 29 10:45:53 2022] Launched impl_1...
Run output will be captured here: C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 838 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'sprites' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'Pre0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1691.934 ; gain = 1.320
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1691.934 ; gain = 1.320
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1691.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1831.645 ; gain = 969.281
file copy -force C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.runs/impl_1/top.bit C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/Bitje.bit
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1914.551 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/new/top.vhd:30]
INFO: [Synth 8-3491] module 'Prescaler25' declared at 'C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/.Xil/Vivado-9208-DESKTOP-2II8BHC/realtime/Prescaler25_stub.vhdl:5' bound to instance 'Pre0' of component 'Prescaler25' [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/new/top.vhd:93]
INFO: [Synth 8-638] synthesizing module 'Prescaler25' [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/.Xil/Vivado-9208-DESKTOP-2II8BHC/realtime/Prescaler25_stub.vhdl:14]
INFO: [Synth 8-3491] module 'sprites' declared at 'C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/new/sprites.vhd:17' bound to instance 'SP0' of component 'sprites' [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/new/top.vhd:99]
INFO: [Synth 8-638] synthesizing module 'sprites' [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/new/sprites.vhd:30]
WARNING: [Synth 8-614] signal 'enSig' is read in the process but is not in the sensitivity list [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/new/sprites.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element s_reg was removed.  [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/new/sprites.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'sprites' (1#1) [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/new/sprites.vhd:30]
WARNING: [Synth 8-5640] Port 'rx_data_out' is missing in component declaration [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/new/top.vhd:59]
INFO: [Synth 8-3491] module 'UART_rx' declared at 'C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/imports/Downloads/UART_rx.vhd:8' bound to instance 'receiver' of component 'UART_rx' [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/new/top.vhd:115]
INFO: [Synth 8-638] synthesizing module 'UART_rx' [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/imports/Downloads/UART_rx.vhd:26]
	Parameter BAUD_X16_CLK_TICKS bound to: 14 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/imports/Downloads/UART_rx.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'UART_rx' (2#1) [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/imports/Downloads/UART_rx.vhd:26]
INFO: [Synth 8-3491] module 'VGA' declared at 'C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:17' bound to instance 'VGA0' of component 'VGA' [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/new/top.vhd:126]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:28]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:1333]
WARNING: [Synth 8-6014] Unused sequential element tempX_reg was removed.  [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:1351]
WARNING: [Synth 8-6014] Unused sequential element tempY_reg was removed.  [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:1352]
WARNING: [Synth 8-6014] Unused sequential element code_reg was removed.  [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:1356]
WARNING: [Synth 8-6014] Unused sequential element ColoursIn_reg was removed.  [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:1360]
INFO: [Synth 8-256] done synthesizing module 'VGA' (3#1) [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:28]
WARNING: [Synth 8-3848] Net tmp_en in module/entity top does not have driver. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/new/top.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/new/top.vhd:30]
WARNING: [Synth 8-3331] design sprites has unconnected port reset
WARNING: [Synth 8-3331] design sprites has unconnected port enable
WARNING: [Synth 8-3331] design sprites has unconnected port b1
WARNING: [Synth 8-3331] design sprites has unconnected port b2
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1927.406 ; gain = 12.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1950.293 ; gain = 35.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1950.293 ; gain = 35.742
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/ip/Prescaler25/Prescaler25.dcp' for cell 'Pre0'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/ip/Prescaler25/Prescaler25_board.xdc] for cell 'Pre0/inst'
Finished Parsing XDC File [c:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/ip/Prescaler25/Prescaler25_board.xdc] for cell 'Pre0/inst'
Parsing XDC File [c:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/ip/Prescaler25/Prescaler25.xdc] for cell 'Pre0/inst'
Finished Parsing XDC File [c:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/ip/Prescaler25/Prescaler25.xdc] for cell 'Pre0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/sources_1/ip/Prescaler25/Prescaler25.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc]
WARNING: [Vivado 12-584] No ports matched 'data_out[0]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'data_out[1]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'data_out[2]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'data_out[3]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'data_out[4]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'data_out[5]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'data_out[6]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'data_out[7]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'data_out[7]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'data_out[0]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'data_out[1]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'data_out[2]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'data_out[3]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'data_out[4]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'data_out[5]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'data_out[6]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'leds[3]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'leds[2]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'leds[1]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'leds[0]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'leds[0]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'leds[1]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'leds[2]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'leds[3]'. [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc:53]
Finished Parsing XDC File [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.srcs/constrs_1/new/cnts.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2139.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2190.207 ; gain = 275.656
24 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2190.207 ; gain = 275.656
set_property IOSTANDARD LVCMOS33 [get_ports [list {colours[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {d[6]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {d[5]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {d[4]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {d[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {d[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {d[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {d[0]}]]
place_ports {d[6]} U14
place_ports {d[5]} U15
place_ports {d[4]} W18
place_ports {d[3]} V19
place_ports {d[2]} U19
place_ports {d[1]} E19
place_ports {d[0]} U16
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar 29 11:22:52 2022] Launched synth_1...
Run output will be captured here: C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.runs/synth_1/runme.log
[Tue Mar 29 11:22:52 2022] Launched impl_1...
Run output will be captured here: C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.runs/impl_1/runme.log
open_hw
file copy -force C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.runs/impl_1/top.bit C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/Bitje.bit
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar 29 11:54:06 2022] Launched synth_1...
Run output will be captured here: C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.runs/synth_1/runme.log
[Tue Mar 29 11:54:06 2022] Launched impl_1...
Run output will be captured here: C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.runs/impl_1/runme.log
file copy -force C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/GameBesje.runs/impl_1/top.bit C:/Users/Elwin/Documents/GitHub/BESJ-Basys3/GameBesje/BitjeSlow.bit
