// Seed: 2212841489
module module_0 (
    output wor id_0,
    input wor id_1,
    output wand id_2,
    output supply1 id_3,
    output wor id_4
);
  id_6 :
  assert property (@(posedge 1'b0) 1)
  else $display(1);
  supply1 id_7 = id_7;
  assign id_0 = id_7;
  id_8(
      id_6
  );
endmodule
module module_1 (
    output tri id_0,
    inout tri0 id_1,
    input supply0 id_2,
    input tri0 id_3,
    output logic id_4
);
  wire id_6;
  wire id_7;
  wire id_8;
  module_0(
      id_1, id_2, id_0, id_0, id_0
  );
  wire id_9, id_10;
  always @(1) id_4 <= 1'h0;
endmodule
