Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.42 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.42 secs
 
--> Reading design: i2c_Top_Block.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "i2c_Top_Block.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "i2c_Top_Block"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : i2c_Top_Block
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Whitley\Downloads\i2c_slave 11_10_15\i2c_slave 11_10_15\i2c_slave 11_4_15\i2c_Top_Blcok\Serializer.v" into library work
Parsing module <Serializer>.
Analyzing Verilog file "C:\Users\Whitley\Downloads\i2c_slave 11_10_15\i2c_slave 11_10_15\i2c_slave 11_4_15\i2c_Top_Blcok\Sequencer.v" into library work
Parsing module <Sequencer>.
Analyzing Verilog file "C:\Users\Whitley\Downloads\i2c_slave 11_10_15\i2c_slave 11_10_15\i2c_slave 11_4_15\i2c_Top_Blcok\Deserializer.v" into library work
Parsing module <Deserializer>.
Analyzing Verilog file "C:\Users\Whitley\Downloads\i2c_slave 11_10_15\i2c_slave 11_10_15\i2c_slave 11_4_15\i2c_Top_Blcok\i2c_Top_Block.vf" into library work
Parsing module <i2c_Top_Block>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <i2c_Top_Block>.

Elaborating module <Sequencer>.
WARNING:HDLCompiler:413 - "C:\Users\Whitley\Downloads\i2c_slave 11_10_15\i2c_slave 11_10_15\i2c_slave 11_4_15\i2c_Top_Blcok\Sequencer.v" Line 128: Result of 12-bit expression is truncated to fit in 11-bit target.

Elaborating module <Deserializer>.

Elaborating module <BUFH>.

Elaborating module <Serializer>.
WARNING:HDLCompiler:1127 - "C:\Users\Whitley\Downloads\i2c_slave 11_10_15\i2c_slave 11_10_15\i2c_slave 11_4_15\i2c_Top_Blcok\Serializer.v" Line 56: Assignment to sda_state ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <i2c_Top_Block>.
    Related source file is "C:\Users\Whitley\Downloads\i2c_slave 11_10_15\i2c_slave 11_10_15\i2c_slave 11_4_15\i2c_Top_Blcok\i2c_Top_Block.vf".
    Summary:
	no macro.
Unit <i2c_Top_Block> synthesized.

Synthesizing Unit <Sequencer>.
    Related source file is "C:\Users\Whitley\Downloads\i2c_slave 11_10_15\i2c_slave 11_10_15\i2c_slave 11_4_15\i2c_Top_Blcok\Sequencer.v".
    Found 11-bit register for signal <i2c_addr_out>.
    Found 11-bit register for signal <addr_increment>.
    Found 11-bit register for signal <i2c_addr_write>.
    Found 8-bit register for signal <i2c_data_out>.
    Found 1-bit register for signal <i2c_op>.
    Found 1-bit register for signal <i2c_xfc>.
    Found 1-bit register for signal <stop_read>.
    Found 1-bit register for signal <Q_data>.
    Found 1-bit register for signal <xfc_ready>.
    Found 1-bit register for signal <Q_addr>.
    Found 11-bit adder for signal <i2c_addr_write[10]_addr_increment[10]_add_1_OUT> created at line 115.
    Found 11-bit adder for signal <addr_increment[10]_GND_2_o_add_2_OUT> created at line 128.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  47 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <Sequencer> synthesized.

Synthesizing Unit <Deserializer>.
    Related source file is "C:\Users\Whitley\Downloads\i2c_slave 11_10_15\i2c_slave 11_10_15\i2c_slave 11_4_15\i2c_Top_Blcok\Deserializer.v".
    Found 1-bit register for signal <stop>.
    Found 1-bit register for signal <stop_out>.
    Found 1-bit register for signal <i2c_scl>.
    Found 1-bit register for signal <sda_p1>.
    Found 1-bit register for signal <sda_p2>.
    Found 1-bit register for signal <i2c_sda>.
    Found 1-bit register for signal <Q_sda>.
    Found 1-bit register for signal <Q_scl>.
    Found 1-bit register for signal <scl_state>.
    Found 2-bit register for signal <deserial_state>.
    Found 1-bit register for signal <got_slave_addr>.
    Found 8-bit register for signal <incoming_slave_addr>.
    Found 4-bit register for signal <bit_counter_slave_addr>.
    Found 1-bit register for signal <slave_ack>.
    Found 1-bit register for signal <i2c_RW>.
    Found 1-bit register for signal <slave_addr_stop>.
    Found 4-bit register for signal <bit_counter_burst_addr>.
    Found 11-bit register for signal <burst_start_addr>.
    Found 11-bit register for signal <i2c_addr>.
    Found 1-bit register for signal <got_addr>.
    Found 1-bit register for signal <addr_ack>.
    Found 8-bit register for signal <serial_data>.
    Found 4-bit register for signal <bit_counter_data>.
    Found 1-bit register for signal <got_data>.
    Found 1-bit register for signal <data_ack>.
    Found 1-bit register for signal <scl_p1>.
    Found 1-bit register for signal <sda_state>.
    Found finite state machine <FSM_0> for signal <bit_counter_slave_addr>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 45                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | Clock (rising_edge)                            |
    | Reset              | stop (positive)                                |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <bit_counter_burst_addr>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 78                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | Clock (rising_edge)                            |
    | Reset              | stop (positive)                                |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <bit_counter_data>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 58                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | Clock (rising_edge)                            |
    | Reset              | stop (positive)                                |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit 9-to-1 multiplexer for signal <bit_counter_slave_addr[3]_incoming_slave_addr[7]_wide_mux_16_OUT> created at line 192.
    Found 8-bit 8-to-1 multiplexer for signal <_n0299> created at line 400.
    Found 7-bit comparator equal for signal <incoming_slave_addr[7]_slave_addr[6]_equal_24_o> created at line 253
    Summary:
	inferred  59 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  24 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <Deserializer> synthesized.

Synthesizing Unit <Serializer>.
    Related source file is "C:\Users\Whitley\Downloads\i2c_slave 11_10_15\i2c_slave 11_10_15\i2c_slave 11_4_15\i2c_Top_Blcok\Serializer.v".
    Found 1-bit register for signal <stop>.
    Found 1-bit register for signal <Q_scl>.
    Found 1-bit register for signal <scl_state>.
    Found 8-bit register for signal <data_read>.
    Found 1-bit register for signal <serialize_ready>.
    Found 1-bit register for signal <serialize_ok>.
    Found 5-bit register for signal <serialize_bit_counter>.
    Found 1-bit register for signal <serialize_done>.
    Found 1-bit register for signal <i2c_sda_out>.
    Found 1-bit register for signal <Q_sda>.
INFO:Xst:1799 - State 01000 is never reached in FSM <serialize_bit_counter>.
    Found finite state machine <FSM_3> for signal <serialize_bit_counter>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 40                                             |
    | Inputs             | 5                                              |
    | Outputs            | 7                                              |
    | Clock              | Clock (rising_edge)                            |
    | Reset              | serialize_ok_stop_OR_75_o (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <Serializer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 11-bit adder                                          : 2
# Registers                                            : 43
 1-bit register                                        : 33
 11-bit register                                       : 5
 2-bit register                                        : 1
 8-bit register                                        : 4
# Comparators                                          : 1
 7-bit comparator equal                                : 1
# Multiplexers                                         : 36
 1-bit 2-to-1 multiplexer                              : 13
 11-bit 2-to-1 multiplexer                             : 15
 2-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 5
 8-bit 8-to-1 multiplexer                              : 1
 8-bit 9-to-1 multiplexer                              : 1
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <data_read_0> of sequential type is unconnected in block <XLXI_7>.

Synthesizing (advanced) Unit <Sequencer>.
The following registers are absorbed into counter <addr_increment>: 1 register on signal <addr_increment>.
Unit <Sequencer> synthesized (advanced).
WARNING:Xst:2677 - Node <data_read_0> of sequential type is unconnected in block <Serializer>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 11-bit adder                                          : 1
# Counters                                             : 1
 11-bit up counter                                     : 1
# Registers                                            : 110
 Flip-Flops                                            : 110
# Comparators                                          : 1
 7-bit comparator equal                                : 1
# Multiplexers                                         : 35
 1-bit 2-to-1 multiplexer                              : 13
 11-bit 2-to-1 multiplexer                             : 14
 2-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 5
 8-bit 8-to-1 multiplexer                              : 1
 8-bit 9-to-1 multiplexer                              : 1
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_2/FSM_0> on signal <bit_counter_slave_addr[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_2/FSM_1> on signal <bit_counter_burst_addr[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_2/FSM_2> on signal <bit_counter_data[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 010
 0011  | 011
 0100  | 100
 0101  | 101
 0110  | 110
 0111  | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_7/FSM_3> on signal <serialize_bit_counter[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00000 | 000
 00001 | 001
 00010 | 011
 00011 | 010
 00100 | 110
 00101 | 111
 00110 | 101
 01000 | unreached
 00111 | 100
-------------------
INFO:Xst:1901 - Instance XLXI_4 in unit i2c_Top_Block of type BUFH has been replaced by BUFHCE
INFO:Xst:1901 - Instance XLXI_13 in unit i2c_Top_Block of type BUFH has been replaced by BUFHCE
INFO:Xst:1901 - Instance XLXI_14 in unit i2c_Top_Block of type BUFH has been replaced by BUFHCE
INFO:Xst:1901 - Instance XLXI_5 in unit i2c_Top_Block of type BUFH has been replaced by BUFHCE
INFO:Xst:2261 - The FF/Latch <stop> in Unit <Deserializer> is equivalent to the following FF/Latch, which will be removed : <stop_out> 

Optimizing unit <i2c_Top_Block> ...

Optimizing unit <Deserializer> ...

Optimizing unit <Serializer> ...

Optimizing unit <Sequencer> ...
WARNING:Xst:1710 - FF/Latch <XLXI_7/serialize_bit_counter_FSM_FFd2> (without init value) has a constant value of 0 in block <i2c_Top_Block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_7/serialize_bit_counter_FSM_FFd3> (without init value) has a constant value of 0 in block <i2c_Top_Block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_7/serialize_bit_counter_FSM_FFd1> (without init value) has a constant value of 0 in block <i2c_Top_Block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_7/i2c_sda_out> (without init value) has a constant value of 1 in block <i2c_Top_Block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_7/data_read_2> is unconnected in block <i2c_Top_Block>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_7/data_read_3> is unconnected in block <i2c_Top_Block>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_7/data_read_1> is unconnected in block <i2c_Top_Block>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_7/data_read_4> is unconnected in block <i2c_Top_Block>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_7/data_read_5> is unconnected in block <i2c_Top_Block>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_7/data_read_6> is unconnected in block <i2c_Top_Block>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_7/data_read_7> is unconnected in block <i2c_Top_Block>.
WARNING:Xst:2677 - Node <XLXI_7/serialize_ok> of sequential type is unconnected in block <i2c_Top_Block>.
WARNING:Xst:2677 - Node <XLXI_7/serialize_ready> of sequential type is unconnected in block <i2c_Top_Block>.
WARNING:Xst:2677 - Node <XLXI_7/Q_sda> of sequential type is unconnected in block <i2c_Top_Block>.
WARNING:Xst:2677 - Node <XLXI_7/Q_scl> of sequential type is unconnected in block <i2c_Top_Block>.
WARNING:Xst:2677 - Node <XLXI_7/serialize_done> of sequential type is unconnected in block <i2c_Top_Block>.
WARNING:Xst:2677 - Node <XLXI_7/scl_state> of sequential type is unconnected in block <i2c_Top_Block>.
WARNING:Xst:2677 - Node <XLXI_7/stop> of sequential type is unconnected in block <i2c_Top_Block>.
INFO:Xst:2261 - The FF/Latch <XLXI_2/bit_counter_slave_addr_FSM_FFd1> in Unit <i2c_Top_Block> is equivalent to the following FF/Latch, which will be removed : <XLXI_2/got_slave_addr> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block i2c_Top_Block, actual ratio is 0.
FlipFlop XLXI_2/stop has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <i2c_Top_Block> :
	Found 3-bit shift register for signal <XLXI_2/i2c_sda>.
	Found 2-bit shift register for signal <XLXI_2/i2c_scl>.
Unit <i2c_Top_Block> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 111
 Flip-Flops                                            : 111
# Shift Registers                                      : 2
 2-bit shift register                                  : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : i2c_Top_Block.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 198
#      GND                         : 1
#      INV                         : 5
#      LUT2                        : 34
#      LUT3                        : 29
#      LUT4                        : 9
#      LUT5                        : 12
#      LUT6                        : 65
#      MUXCY                       : 20
#      VCC                         : 1
#      XORCY                       : 22
# FlipFlops/Latches                : 113
#      FD                          : 13
#      FDC                         : 3
#      FDCE                        : 41
#      FDE                         : 2
#      FDP                         : 2
#      FDPE                        : 2
#      FDR                         : 18
#      FDRE                        : 32
# Shift Registers                  : 2
#      SRLC16E                     : 2
# IO Buffers                       : 29
#      IBUF                        : 7
#      OBUF                        : 22
# Others                           : 4
#      BUFHCE                      : 4

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             113  out of  126800     0%  
 Number of Slice LUTs:                  156  out of  63400     0%  
    Number used as Logic:               154  out of  63400     0%  
    Number used as Memory:                2  out of  19000     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    168
   Number with an unused Flip Flop:      55  out of    168    32%  
   Number with an unused LUT:            12  out of    168     7%  
   Number of fully used LUT-FF pairs:   101  out of    168    60%  
   Number of unique control sets:        15

IO Utilization: 
 Number of IOs:                          38
 Number of bonded IOBs:                  29  out of    210    13%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------+---------------------------------------+-------+
Clock Signal                                         | Clock buffer(FF name)                 | Load  |
-----------------------------------------------------+---------------------------------------+-------+
Clock                                                | IBUF                                  | 1     |
i2c_SCL                                              | IBUF                                  | 1     |
i2c_SDA_in                                           | IBUF                                  | 1     |
Reset                                                | IBUF                                  | 1     |
XLXN_63                                              | NONE(XLXI_2/bit_counter_data_FSM_FFd1)| 113   |
XLXI_2/i2c_sda_neg_pulse(XLXI_2/i2c_sda_neg_pulse1:O)| NONE(*)(XLXI_2/sda_state)             | 1     |
XLXI_2/i2c_scl_neg_pulse(XLXI_2/i2c_scl_neg_pulse1:O)| NONE(*)(XLXI_2/scl_state)             | 1     |
-----------------------------------------------------+---------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.337ns (Maximum Frequency: 427.808MHz)
   Minimum input arrival time before clock: 1.666ns
   Maximum output required time after clock: 0.659ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_63'
  Clock period: 2.337ns (frequency: 427.808MHz)
  Total number of paths / destination ports: 1789 / 234
-------------------------------------------------------------------------
Delay:               2.337ns (Levels of Logic = 3)
  Source:            XLXI_1/Q_addr (FF)
  Destination:       XLXI_1/i2c_addr_out_10 (FF)
  Source Clock:      XLXN_63 rising
  Destination Clock: XLXN_63 rising

  Data Path: XLXI_1/Q_addr to XLXI_1/i2c_addr_out_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.361   0.402  XLXI_1/Q_addr (XLXI_1/Q_addr)
     LUT2:I0->O            5   0.097   0.530  XLXI_1/_n0235_inv11 (XLXI_1/_n0235_inv1)
     LUT6:I3->O            9   0.097   0.332  XLXI_1/_n0206_inv1 (XLXI_1/_n0206_inv)
     LUT4:I3->O           11   0.097   0.326  XLXI_1/_n0153_inv1 (XLXI_1/_n0153_inv)
     FDCE:CE                   0.095          XLXI_1/i2c_addr_out_0
    ----------------------------------------
    Total                      2.337ns (0.747ns logic, 1.591ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXN_63'
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Offset:              1.666ns (Levels of Logic = 4)
  Source:            i2c_addr_bits<2> (PAD)
  Destination:       XLXI_2/slave_ack (FF)
  Destination Clock: XLXN_63 rising

  Data Path: i2c_addr_bits<2> to XLXI_2/slave_ack
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.683  i2c_addr_bits_2_IBUF (i2c_addr_bits_2_IBUF)
     LUT5:I0->O            2   0.097   0.383  XLXI_2/incoming_slave_addr[7]_slave_addr[6]_equal_24_o7_SW0 (N16)
     LUT6:I4->O            2   0.097   0.299  XLXI_2/_n0307 (XLXI_2/_n0307)
     LUT4:I3->O            1   0.097   0.000  XLXI_2/slave_ack_glue_set (XLXI_2/slave_ack_glue_set)
     FDR:D                     0.008          XLXI_2/slave_ack
    ----------------------------------------
    Total                      1.666ns (0.300ns logic, 1.366ns route)
                                       (18.0% logic, 82.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_63'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              0.659ns (Levels of Logic = 1)
  Source:            XLXI_1/i2c_xfc (FF)
  Destination:       i2c_xfc (PAD)
  Source Clock:      XLXN_63 rising

  Data Path: XLXI_1/i2c_xfc to i2c_xfc
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.361   0.298  XLXI_1/i2c_xfc (XLXI_1/i2c_xfc)
     OBUF:I->O                 0.000          i2c_xfc_OBUF (i2c_xfc)
    ----------------------------------------
    Total                      0.659ns (0.361ns logic, 0.298ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock XLXI_2/i2c_scl_neg_pulse
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_63        |    1.540|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/i2c_sda_neg_pulse
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_63        |    1.484|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_63
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
XLXI_2/i2c_scl_neg_pulse|    0.845|         |         |         |
XLXI_2/i2c_sda_neg_pulse|    1.750|         |         |         |
XLXN_63                 |    2.337|         |         |         |
------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 44.00 secs
Total CPU time to Xst completion: 43.87 secs
 
--> 

Total memory usage is 464136 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   22 (   0 filtered)
Number of infos    :    8 (   0 filtered)

