

================================================================
== Vitis HLS Report for 'Radix2wECC_Pipeline_VITIS_LOOP_56_6'
================================================================
* Date:           Thu Dec 26 18:43:23 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HardwareAcceleratedECC-PointMultiplication
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.328 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_6  |        6|        6|         1|          1|          1|     6|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     48|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      11|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      11|     93|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln57_1_fu_115_p2  |         +|   0|  0|  14|           6|           6|
    |add_ln57_fu_125_p2    |         +|   0|  0|  15|           8|           8|
    |j_3_fu_98_p2          |         +|   0|  0|  11|           3|           1|
    |icmp_ln56_fu_92_p2    |      icmp|   0|  0|   8|           3|           3|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  48|          20|          18|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2            |   9|          2|    3|          6|
    |ap_sig_allocacmp_p_Val2_load_8  |   9|          2|    6|         12|
    |j_fu_50                         |   9|          2|    3|          6|
    |p_Val2_s_fu_46                  |   9|          2|    6|         12|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  45|         10|   19|         38|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |j_fu_50         |  3|   0|    3|          0|
    |p_Val2_s_fu_46  |  6|   0|    6|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 11|   0|   11|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_56_6|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_56_6|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_56_6|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_56_6|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_56_6|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_56_6|  return value|
|trunc_ln53_mid2       |   in|    6|     ap_none|                      trunc_ln53_mid2|        scalar|
|p_shl_mid2            |   in|    8|     ap_none|                           p_shl_mid2|        scalar|
|scalar_V              |   in|  166|     ap_none|                             scalar_V|        scalar|
|slice_V_1_out         |  out|    6|      ap_vld|                        slice_V_1_out|       pointer|
|slice_V_1_out_ap_vld  |  out|    1|      ap_vld|                        slice_V_1_out|       pointer|
+----------------------+-----+-----+------------+-------------------------------------+--------------+

