vhdl work "/home/ise/TUM_Masters/Semester_4/VHDL_Lab/assignment_submission/submit/direct/xorop.vhd"
vhdl work "/home/ise/TUM_Masters/Semester_4/VHDL_Lab/assignment_submission/submit/direct/mulop.vhd"
vhdl work "/home/ise/TUM_Masters/Semester_4/VHDL_Lab/assignment_submission/submit/direct/addop.vhd"
vhdl work "/home/ise/TUM_Masters/Semester_4/VHDL_Lab/assignment_submission/submit/direct/trafo.vhd"
vhdl work "/home/ise/TUM_Masters/Semester_4/VHDL_Lab/assignment_submission/submit/direct/round.vhd"
vhdl work "/home/ise/TUM_Masters/Semester_4/VHDL_Lab/assignment_submission/submit/direct/idea.vhd"
