diff --git a/Makefile b/Makefile
index 15cb79dcffccb6cc1545bf33e2089ec19b8abaf7..3f842003e0872bf4e2658f9b0e0d7877e270af66 100644
--- a/Makefile
+++ b/Makefile
@@ -24,7 +24,7 @@
 VERSION = 2013
 PATCHLEVEL = 04
 SUBLEVEL =
-EXTRAVERSION = -sphairon4.13
+EXTRAVERSION = -sphairon4.14
 ifneq "$(SUBLEVEL)" ""
 U_BOOT_VERSION = $(VERSION).$(PATCHLEVEL).$(SUBLEVEL)$(EXTRAVERSION)
 else
diff --git a/board/sphairon/sl4501/Makefile b/board/sphairon/sl4501/Makefile
new file mode 100644
index 0000000000000000000000000000000000000000..e4e01013dcee2056e9ffbaa9866d532616354372
--- /dev/null
+++ b/board/sphairon/sl4501/Makefile
@@ -0,0 +1,28 @@
+#
+# This file is released under the terms of GPL v2 and any later version.
+# See the file COPYING in the root directory of the source tree for details.
+#
+# Copyright (C) 2011-2013 Daniel Schwierzeck, daniel.schwierzeck@gmail.com
+#
+
+include $(TOPDIR)/config.mk
+
+LIB	= $(obj)lib$(BOARD).o
+
+COBJS	= $(BOARD).o
+
+SRCS	:= $(SOBJS:.o=.S) $(COBJS:.o=.c)
+OBJS	:= $(addprefix $(obj),$(COBJS))
+SOBJS	:= $(addprefix $(obj),$(SOBJS))
+
+$(LIB):	$(obj).depend $(OBJS) $(SOBJS)
+	$(call cmd_link_o_target, $(OBJS) $(SOBJS))
+
+#########################################################################
+
+# defines $(obj).depend target
+include $(SRCTREE)/rules.mk
+
+sinclude $(obj).depend
+
+#########################################################################
diff --git a/board/sphairon/sl4501/config.mk b/board/sphairon/sl4501/config.mk
new file mode 100644
index 0000000000000000000000000000000000000000..8ca647efe58661faf37040e19b51f844069cdaf1
--- /dev/null
+++ b/board/sphairon/sl4501/config.mk
@@ -0,0 +1,8 @@
+#
+# This file is released under the terms of GPL v2 and any later version.
+# See the file COPYING in the root directory of the source tree for details.
+#
+# Copyright (C) 2011-2013 Daniel Schwierzeck, daniel.schwierzeck@gmail.com
+#
+
+PLATFORM_CPPFLAGS += -I$(TOPDIR)/board/$(BOARDDIR)
diff --git a/board/sphairon/sl4501/ddr_settings.h b/board/sphairon/sl4501/ddr_settings.h
new file mode 100644
index 0000000000000000000000000000000000000000..5fe8d6c5570ec4672618a68a42e432fdbc1aa4cd
--- /dev/null
+++ b/board/sphairon/sl4501/ddr_settings.h
@@ -0,0 +1,69 @@
+/*
+ * This file is released under the terms of GPL v2 and any later version.
+ * See the file COPYING in the root directory of the source tree for details.
+ *
+ * Copyright (C) 2011-2014 Daniel Schwierzeck, daniel.schwierzeck@gmail.com
+ */
+
+#define	MC_CCR00_VALUE	0x101
+#define	MC_CCR01_VALUE	0x1000100
+#define	MC_CCR02_VALUE	0x1010000
+#define	MC_CCR03_VALUE	0x101
+#define	MC_CCR04_VALUE	0x1000000
+#define	MC_CCR05_VALUE	0x1000101
+#define	MC_CCR06_VALUE	0x1000100
+#define	MC_CCR07_VALUE	0x1010000
+#define	MC_CCR08_VALUE	0x1000101
+#define	MC_CCR09_VALUE	0x1000000
+#define	MC_CCR10_VALUE	0x2000100
+#define	MC_CCR11_VALUE	0x2000300
+#define	MC_CCR12_VALUE	0x30000
+#define	MC_CCR13_VALUE	0x202
+#define	MC_CCR14_VALUE	0x7080A0F
+#define	MC_CCR15_VALUE	0x2040F
+#define	MC_CCR16_VALUE	0x40000
+#define	MC_CCR17_VALUE	0x70102
+#define	MC_CCR18_VALUE	0x4020002
+#define	MC_CCR19_VALUE	0x30302
+#define	MC_CCR20_VALUE	0x8000700
+#define	MC_CCR21_VALUE	0x40F020A
+#define	MC_CCR22_VALUE	0x0
+#define	MC_CCR23_VALUE	0xC020000
+#define	MC_CCR24_VALUE	0x4401503
+#define	MC_CCR25_VALUE	0x0
+#define	MC_CCR26_VALUE	0x0
+#define	MC_CCR27_VALUE	0x6420000
+#define	MC_CCR28_VALUE	0x0
+#define	MC_CCR29_VALUE	0x0
+#define	MC_CCR30_VALUE	0x798
+#define	MC_CCR31_VALUE	0x0
+#define	MC_CCR32_VALUE	0x0
+#define	MC_CCR33_VALUE	0x650000
+#define	MC_CCR34_VALUE	0x200C8
+#define	MC_CCR35_VALUE	0x1536b0
+#define	MC_CCR36_VALUE	0xC8
+#define	MC_CCR37_VALUE	0xC351
+#define	MC_CCR38_VALUE	0x0
+#define	MC_CCR39_VALUE	0x142404
+#define	MC_CCR40_VALUE	0x142604
+#define	MC_CCR41_VALUE	0x141b42
+#define	MC_CCR42_VALUE	0x141b42
+#define	MC_CCR43_VALUE	0x566504
+#define	MC_CCR44_VALUE	0x566504
+#define	MC_CCR45_VALUE	0x565F17
+#define	MC_CCR46_VALUE	0x565F17
+#define	MC_CCR47_VALUE	0x0
+#define	MC_CCR48_VALUE	0x0
+#define	MC_CCR49_VALUE	0x0
+#define	MC_CCR50_VALUE	0x0
+#define	MC_CCR51_VALUE	0x0
+#define	MC_CCR52_VALUE	0x133
+#define	MC_CCR53_VALUE	0xF3014B27
+#define	MC_CCR54_VALUE	0xF3014B27
+#define	MC_CCR55_VALUE	0xF3014B27
+#define	MC_CCR56_VALUE	0xF3014B27
+#define	MC_CCR57_VALUE	0x7C00301
+#define	MC_CCR58_VALUE	0x7C00301
+#define	MC_CCR59_VALUE	0x7C00301
+#define	MC_CCR60_VALUE	0x7C00301
+#define	MC_CCR61_VALUE	0x4
diff --git a/board/sphairon/sl4501/sl4501.c b/board/sphairon/sl4501/sl4501.c
new file mode 100644
index 0000000000000000000000000000000000000000..a19dcc89322d77843daba525a50147eed38ef3ab
--- /dev/null
+++ b/board/sphairon/sl4501/sl4501.c
@@ -0,0 +1,194 @@
+/*
+ * This file is released under the terms of GPL v2 and any later version.
+ * See the file COPYING in the root directory of the source tree for details.
+ *
+ * Copyright (C) 2012-2014 Daniel Schwierzeck, daniel.schwierzeck@gmail.com
+ */
+
+#include <common.h>
+#include <spi.h>
+#include <asm/gpio.h>
+#include <asm/lantiq/eth.h>
+#include <asm/lantiq/chipid.h>
+#include <asm/lantiq/cpu.h>
+#include <asm/arch/gphy.h>
+#include <sas/controlfile.h>
+
+#if defined(CONFIG_SPL_BUILD)
+#define do_gpio_init	1
+#define do_pll_init	1
+#define do_dcdc_init	0
+#elif defined(CONFIG_SYS_BOOT_RAM)
+#define do_gpio_init	1
+#define do_pll_init	0
+#define do_dcdc_init	1
+#else
+#define do_gpio_init	0
+#define do_pll_init	0
+#define do_dcdc_init	1
+#endif
+
+static inline void gpio_init(void)
+{
+	/* GPIO button WLAN enable (low-active) */
+	gpio_direction_input(45);
+	/* GPIO button WPS enable (low-active) */
+	gpio_direction_input(46);
+	/* GPIO button board reset (low-active) */
+	gpio_direction_input(47);
+
+	/* LED Power green */
+	gpio_direction_output(3, 1);
+	/* LED FXO green */
+	gpio_direction_output(14, 1);
+	/* LED Power red */
+	gpio_direction_output(19, 0);
+	/* LED Info green */
+	gpio_direction_output(20, 1);
+	/* LED Info red */
+	gpio_direction_output(21, 1);
+	/* LED Internet green */
+	gpio_direction_output(27, 1);
+	/* LED Internet red */
+	gpio_direction_output(28, 1);
+	/* LED WLAN green */
+	gpio_direction_output(29, 1);
+	/* LED WPS green */
+	gpio_direction_output(30, 1);
+	/* LED USB2 green */
+	gpio_direction_output(32, 1);
+
+	/* SPI CS 0.4 to serial flash */
+	gpio_direction_output(10, 1);
+
+	/* LEDC/LED_ST for LED shift register */
+	gpio_set_altfunc(4, GPIO_ALTSEL_SET, GPIO_ALTSEL_CLR, GPIO_DIR_OUT);
+	/* LEDC/LED_D for LED shift register */
+	gpio_set_altfunc(5, GPIO_ALTSEL_SET, GPIO_ALTSEL_CLR, GPIO_DIR_OUT);
+	/* LEDC/LED_SH for LED shift register */
+	gpio_set_altfunc(6, GPIO_ALTSEL_SET, GPIO_ALTSEL_CLR, GPIO_DIR_OUT);
+
+	/* Ralink iNIC WLAN reset, low-active, asserted at startup */
+	gpio_direction_output(15, 0);
+	/* Ralink iNIC WLAN power, disabled at startup */
+	gpio_direction_output(37, 0);
+}
+
+int board_early_init_f(void)
+{
+	if (do_gpio_init) {
+		ltq_gpio_init();
+		gpio_init();
+	}
+
+	if (do_pll_init)
+		ltq_pll_init();
+
+	if (do_dcdc_init)
+		ltq_dcdc_init(0x7F);
+
+	return 0;
+}
+
+int checkboard(void)
+{
+	puts("Board: " CONFIG_BOARD_NAME "\n");
+	ltq_chip_print_info();
+
+	return 0;
+}
+
+static const struct ltq_eth_port_config eth_port_config[] = {
+	/* GMAC0: unused */
+	{ 0, 0x0, LTQ_ETH_PORT_NONE, PHY_INTERFACE_MODE_NONE },
+	/* GMAC1: unused */
+	{ 1, 0x1, LTQ_ETH_PORT_NONE, PHY_INTERFACE_MODE_NONE },
+	/* GMAC2: internal GPHY0 with 10/100/1000 firmware for LAN port 1 */
+	{ 2, 0x11, LTQ_ETH_PORT_PHY, PHY_INTERFACE_MODE_GMII },
+	/* GMAC3: unused */
+	{ 3, 0x0, LTQ_ETH_PORT_NONE, PHY_INTERFACE_MODE_NONE },
+	/* GMAC4: internal GPHY0 with 10/100/1000 firmware for LAN port 2 */
+	{ 4, 0x13, LTQ_ETH_PORT_PHY, PHY_INTERFACE_MODE_GMII },
+	/* GMAC5: Ralink iNIC */
+	{ 5, 0x0, LTQ_ETH_PORT_NONE, PHY_INTERFACE_MODE_NONE },
+};
+
+static const struct ltq_eth_board_config eth_board_config = {
+	.ports = eth_port_config,
+	.num_ports = ARRAY_SIZE(eth_port_config),
+};
+
+int board_eth_init(bd_t * bis)
+{
+	const enum ltq_gphy_clk clk = LTQ_GPHY_CLK_25MHZ_PLL0;
+	const ulong fw_ge_addr = 0x80FE0000;
+
+	ltq_gphy_phy11g_a2x_load(fw_ge_addr);
+
+	ltq_cgu_gphy_clk_src(clk);
+
+	ltq_rcu_gphy_boot(0, fw_ge_addr);
+	ltq_rcu_gphy_boot(1, fw_ge_addr);
+
+	return ltq_eth_initialize(&eth_board_config);
+}
+
+int spi_cs_is_valid(unsigned int bus, unsigned int cs)
+{
+	/* Serial flash at bus 0 (SPI) */
+	if (bus == 0 && cs == 4)
+		return 1;
+
+	return 0;
+}
+
+void spi_cs_activate(struct spi_slave *slave)
+{
+	int gpio = -1;
+
+	/* Serial flash at bus 0 (SPI) */
+	if (slave->bus == 0 && slave->cs == 4)
+		gpio = 10;
+
+	if (gpio >= 0)
+		gpio_set_value(gpio, 0);
+}
+
+void spi_cs_deactivate(struct spi_slave *slave)
+{
+	int gpio = -1;
+
+	/* Serial flash at bus 0 (SPI) */
+	if (slave->bus == 0 && slave->cs == 4)
+		gpio = 10;
+
+	if (gpio >= 0)
+		gpio_set_value(gpio, 1);
+}
+
+int sas_cf_check_board(void)
+{
+	/* check if reset button is pressed */
+	return 0 == gpio_get_value(47);
+}
+
+void sas_cf_led_action(enum sas_cf_state state)
+{
+	switch (state) {
+	case CF_STARTED:
+		/* LED Power green on */
+		gpio_direction_output(3, 0);
+		break;
+	case CF_FINISHED:
+		/* LED Power green off */
+		gpio_direction_output(3, 1);
+		break;
+	case CF_FAILED:
+		/* LED Info red on */
+		gpio_direction_output(21, 0);
+		/* LED Power green off */
+		gpio_direction_output(3, 0);
+		break;
+	}
+	return;
+}
diff --git a/board/sphairon/sl6501/sl6501.c b/board/sphairon/sl6501/sl6501.c
index 970fa9e5a189e9ab6ad1b02fc29ab5e87cf0d574..0802aa2dcc85e75f330332a4c8ff1cc7fa9c1d51 100644
--- a/board/sphairon/sl6501/sl6501.c
+++ b/board/sphairon/sl6501/sl6501.c
@@ -71,17 +71,6 @@ static inline void gpio_init(void)
 	/* USB port1 power enable, disabled at startup */
 	gpio_direction_output(33, 0);
 
-	/* EBU.FL_CS1 as output for NAND CE */
-	gpio_set_altfunc(23, GPIO_ALTSEL_SET, GPIO_ALTSEL_CLR, GPIO_DIR_OUT);
-	/* EBU.FL_A23 as output for NAND CLE */
-	gpio_set_altfunc(24, GPIO_ALTSEL_SET, GPIO_ALTSEL_CLR, GPIO_DIR_OUT);
-	/* EBU.FL_A24 as output for NAND ALE */
-	gpio_set_altfunc(13, GPIO_ALTSEL_SET, GPIO_ALTSEL_CLR, GPIO_DIR_OUT);
-	/* GPIO 3.0 as input for NAND Ready Busy */
-	gpio_set_altfunc(48, GPIO_ALTSEL_SET, GPIO_ALTSEL_CLR, GPIO_DIR_IN);
-	/* GPIO 3.1 as output for NAND Read */
-	gpio_set_altfunc(49, GPIO_ALTSEL_SET, GPIO_ALTSEL_CLR, GPIO_DIR_OUT);
-
 	/* LEDC/LED_ST for LED shift register */
 	gpio_set_altfunc(4, GPIO_ALTSEL_SET, GPIO_ALTSEL_CLR, GPIO_DIR_OUT);
 	/* LEDC/LED_D for LED shift register */
@@ -162,10 +151,6 @@ int spi_cs_is_valid(unsigned int bus, unsigned int cs)
 	if (bus == 0 && cs == 4)
 		return 1;
 
-	/* IPAC-X 0..1 at bus 1 (USIF) */
-	if (bus == 1 && cs < 2)
-		return 1;
-
 	return 0;
 }
 
@@ -174,20 +159,8 @@ void spi_cs_activate(struct spi_slave *slave)
 	int gpio = -1;
 
 	/* Serial flash at bus 0 (SPI) */
-	if (slave->bus == 0 && slave->cs == 4) {
+	if (slave->bus == 0 && slave->cs == 4)
 		gpio = 10;
-	} else if (slave->bus == 1) {
-		switch (slave->cs) {
-		case 0:		/* IPAC-X FXS */
-			gpio = 39;
-			break;
-		case 1:		/* IPAC-X FXO */
-			gpio = 22;
-			break;
-		default:
-			break;
-		}
-	}
 
 	if (gpio >= 0)
 		gpio_set_value(gpio, 0);
@@ -198,20 +171,8 @@ void spi_cs_deactivate(struct spi_slave *slave)
 	int gpio = -1;
 
 	/* Serial flash at bus 0 (SPI) */
-	if (slave->bus == 0 && slave->cs == 4) {
+	if (slave->bus == 0 && slave->cs == 4)
 		gpio = 10;
-	} else if (slave->bus == 1) {
-		switch (slave->cs) {
-		case 0:		/* IPAC-X FXS */
-			gpio = 39;
-			break;
-		case 1:		/* IPAC-X FXO */
-			gpio = 22;
-			break;
-		default:
-			break;
-		}
-	}
 
 	if (gpio >= 0)
 		gpio_set_value(gpio, 1);
diff --git a/boards.cfg b/boards.cfg
index 71d98bbb6174b247c6cbb9ab1f3c983dc27efb8d..84573cc09376162522c3707745797140582d7bbf 100644
--- a/boards.cfg
+++ b/boards.cfg
@@ -486,6 +486,8 @@ isdn_sip_gw_ram              mips        mips32      isdn_sip_gw         sphairo
 isdn_sip_gw_sfspl            mips        mips32      isdn_sip_gw         sphairon       vrx200      isdn_sip_gw:SYS_BOOT_SFSPL
 sl2510_ram                   mips        mips32      sl2510              sphairon       vrx200      sl2510:SYS_BOOT_RAM
 sl2510_sfspl                 mips        mips32      sl2510              sphairon       vrx200      sl2510:SYS_BOOT_SFSPL
+sl4501_ram                   mips        mips32      sl4501              sphairon       vrx200      sl4501:SYS_BOOT_RAM
+sl4501_sfspl                 mips        mips32      sl4501              sphairon       vrx200      sl4501:SYS_BOOT_SFSPL
 sl550x_ram                   mips        mips32      sl550x              sphairon       vrx200      sl550x:SYS_BOOT_RAM
 sl550x_sfspl                 mips        mips32      sl550x              sphairon       vrx200      sl550x:SYS_BOOT_SFSPL
 sl6501_ram                   mips        mips32      sl6501              sphairon       vrx200      sl6501:SYS_BOOT_RAM
diff --git a/include/configs/sl4501.h b/include/configs/sl4501.h
new file mode 100644
index 0000000000000000000000000000000000000000..14f9a4abf3f00fdbb4e4c106665644006d04b936
--- /dev/null
+++ b/include/configs/sl4501.h
@@ -0,0 +1,103 @@
+/*
+ * This file is released under the terms of GPL v2 and any later version.
+ * See the file COPYING in the root directory of the source tree for details.
+ *
+ * Copyright (C) 2012-2014 Daniel Schwierzeck, daniel.schwierzeck@gmail.com
+ */
+
+#ifndef __CONFIG_H
+#define __CONFIG_H
+
+#define CONFIG_MACH_TYPE	"SPHSL4501"
+#define CONFIG_IDENT_STRING	" "CONFIG_MACH_TYPE
+#define CONFIG_BOARD_NAME	"Sphairon Speedlink 4501 IAD"
+
+/* Configure SoC */
+#define CONFIG_LTQ_SUPPORT_UART		/* Enable ASC and UART */
+
+#define CONFIG_LTQ_SUPPORT_ETHERNET	/* Enable ethernet */
+
+#define CONFIG_LTQ_SSIO_SHIFT_REGS	1
+#define CONFIG_LTQ_SSIO_EDGE_FALLING
+#define CONFIG_LTQ_SSIO_GPHY1_MODE	0x3
+#define CONFIG_LTQ_SSIO_GPHY2_MODE	0x3
+#define CONFIG_LTQ_SSIO_INIT_VALUE	0x0
+
+#define CONFIG_LTQ_SUPPORT_SPI_FLASH
+#define CONFIG_SPI_FLASH_MACRONIX	/* Supports MX29LV620 serial flash */
+#define CONFIG_SPI_FLASH_SPANSION	/* Supports SF25FL256S serial flash */
+#define CONFIG_SPI_FLASH_EON		/* Supports EN25QH256 serial flash */
+#define CONFIG_SPI_FLASH_4BYTE_MODE
+
+#define CONFIG_LTQ_SUPPORT_NAND_FLASH
+
+#define CONFIG_LTQ_SUPPORT_SPL_SPI_FLASH	/* Build SPI flash SPL */
+#define CONFIG_SPL_SPI_BUS		0
+#define CONFIG_SPL_SPI_CS		4
+#define CONFIG_SPL_SPI_MAX_HZ		25000000
+#define CONFIG_SPL_SPI_MODE		0
+#define CONFIG_LTQ_SPL_COMP_LZO
+#define CONFIG_LTQ_SPL_CONSOLE
+
+#define CONFIG_SYS_DRAM_PROBE
+
+/* MTD devices */
+#define CONFIG_MTD_DEVICE
+#define CONFIG_MTD_PARTITIONS
+#define CONFIG_SPI_FLASH_MTD
+#define CONFIG_CMD_MTD
+#define MTDIDS_DEFAULT			"nor0=spi0.4,nand0=nand-xway"
+
+/* Environment */
+#define CONFIG_ENV_SPI_BUS		CONFIG_SPL_SPI_BUS
+#define CONFIG_ENV_SPI_CS		CONFIG_SPL_SPI_CS
+#define CONFIG_ENV_SPI_MAX_HZ		CONFIG_SPL_SPI_MAX_HZ
+#define CONFIG_ENV_SPI_MODE		CONFIG_SPL_SPI_MODE
+
+#if defined(CONFIG_SYS_BOOT_SFSPL)
+#define CONFIG_ENV_IS_IN_SPI_FLASH
+#define CONFIG_ENV_OVERWRITE
+#define CONFIG_ENV_OFFSET		(512 * 1024)
+#define CONFIG_ENV_SECT_SIZE		(256 * 1024)
+
+#define MTDPARTS_DEFAULT		\
+	"mtdparts=spi0.4:512k(uboot_fix),256k(uboot_cfg)"
+#else
+#define CONFIG_ENV_IS_NOWHERE
+
+#define MTDPARTS_DEFAULT		"mtdparts="
+#endif
+
+#define CONFIG_ENV_SIZE			(8 * 1024)
+
+#define CONFIG_LOADADDR			CONFIG_SYS_LOAD_ADDR
+
+/* Console */
+#define CONFIG_LTQ_ADVANCED_CONSOLE
+#define CONFIG_BAUDRATE			115200
+#define CONFIG_CONSOLE_ASC		1
+#define CONFIG_CONSOLE_DEV		"ttyLTQ1"
+
+/* Commands */
+#define CONFIG_CMD_PING
+
+/* Pull in default board configs for Lantiq XWAY VRX200 */
+#include <asm/lantiq/config.h>
+#include <asm/arch/config.h>
+
+/* Pull in additional Sphairon board config options */
+#include <configs/sphairon_env.h>
+
+#define CONFIG_ENV_UPDATE_UBOOT_SF					\
+	"update-uboot-sf=run load-uboot-sfspl-lzo write-uboot-sf\0"
+
+#define CONFIG_EXTRA_ENV_SETTINGS	\
+	CONFIG_ENV_LANTIQ_DEFAULTS	\
+	CONFIG_ENV_UPDATE_UBOOT_SF	\
+	CONFIG_ENV_SPHAIRON_GENERIC
+
+/* Default flash layout */
+#define CONFIG_SPHAIRON_FLASHLAYOUT	"pss"
+#define CONFIG_SPHAIRON_NO_UBOOT_UPDATE
+
+#endif /* __CONFIG_H */
