{
  "module_name": "dcn301_panel_cntl.h",
  "hash_id": "2e235221ad156be129048e3c553a1f1786823aaa4b52cbae63d816b80a064302",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn301/dcn301_panel_cntl.h",
  "human_readable_source": " \n\n#ifndef __DC_PANEL_CNTL__DCN301_H__\n#define __DC_PANEL_CNTL__DCN301_H__\n\n#include \"panel_cntl.h\"\n#include \"dce/dce_panel_cntl.h\"\n\n\n#define DCN301_PANEL_CNTL_REG_LIST(id)\\\n\tSRIR(PWRSEQ_CNTL, CNTL, PANEL_PWRSEQ, id), \\\n\tSRIR(PWRSEQ_STATE, STATE, PANEL_PWRSEQ, id), \\\n\tSRIR(PWRSEQ_REF_DIV, REF_DIV, PANEL_PWRSEQ, id), \\\n\tSRIR(BL_PWM_CNTL, CNTL, BL_PWM, id), \\\n\tSRIR(BL_PWM_CNTL2, CNTL2, BL_PWM, id), \\\n\tSRIR(BL_PWM_PERIOD_CNTL, PERIOD_CNTL, BL_PWM, id), \\\n\tSRIR(BL_PWM_GRP1_REG_LOCK, GRP1_REG_LOCK, BL_PWM, id)\n\n#define DCN301_PANEL_CNTL_SF(reg_name, field_name, post_fix)\\\n\t.field_name = reg_name ## __ ## field_name ## post_fix\n\n#define DCN301_PANEL_CNTL_MASK_SH_LIST(mask_sh) \\\n\tDCN301_PANEL_CNTL_SF(PANEL_PWRSEQ0_CNTL, PANEL_BLON, mask_sh),\\\n\tDCN301_PANEL_CNTL_SF(PANEL_PWRSEQ0_CNTL, PANEL_DIGON, mask_sh),\\\n\tDCN301_PANEL_CNTL_SF(PANEL_PWRSEQ0_CNTL, PANEL_DIGON_OVRD, mask_sh),\\\n\tDCN301_PANEL_CNTL_SF(PANEL_PWRSEQ0_STATE, PANEL_PWRSEQ_TARGET_STATE_R, mask_sh), \\\n\tDCN301_PANEL_CNTL_SF(PANEL_PWRSEQ0_REF_DIV, BL_PWM_REF_DIV, mask_sh), \\\n\tDCN301_PANEL_CNTL_SF(BL_PWM0_PERIOD_CNTL, BL_PWM_PERIOD, mask_sh), \\\n\tDCN301_PANEL_CNTL_SF(BL_PWM0_PERIOD_CNTL, BL_PWM_PERIOD_BITCNT, mask_sh), \\\n\tDCN301_PANEL_CNTL_SF(BL_PWM0_CNTL, BL_ACTIVE_INT_FRAC_CNT, mask_sh), \\\n\tDCN301_PANEL_CNTL_SF(BL_PWM0_CNTL, BL_PWM_FRACTIONAL_EN, mask_sh), \\\n\tDCN301_PANEL_CNTL_SF(BL_PWM0_CNTL, BL_PWM_EN, mask_sh), \\\n\tDCN301_PANEL_CNTL_SF(BL_PWM0_GRP1_REG_LOCK, BL_PWM_GRP1_IGNORE_MASTER_LOCK_EN, mask_sh), \\\n\tDCN301_PANEL_CNTL_SF(BL_PWM0_GRP1_REG_LOCK, BL_PWM_GRP1_REG_LOCK, mask_sh), \\\n\tDCN301_PANEL_CNTL_SF(BL_PWM0_GRP1_REG_LOCK, BL_PWM_GRP1_REG_UPDATE_PENDING, mask_sh)\n\n#define DCN301_PANEL_CNTL_REG_FIELD_LIST(type) \\\n\ttype PANEL_BLON;\\\n\ttype PANEL_DIGON;\\\n\ttype PANEL_DIGON_OVRD;\\\n\ttype PANEL_PWRSEQ_TARGET_STATE_R; \\\n\ttype BL_PWM_EN; \\\n\ttype BL_ACTIVE_INT_FRAC_CNT; \\\n\ttype BL_PWM_FRACTIONAL_EN; \\\n\ttype BL_PWM_PERIOD; \\\n\ttype BL_PWM_PERIOD_BITCNT; \\\n\ttype BL_PWM_GRP1_IGNORE_MASTER_LOCK_EN; \\\n\ttype BL_PWM_GRP1_REG_LOCK; \\\n\ttype BL_PWM_GRP1_REG_UPDATE_PENDING; \\\n\ttype BL_PWM_REF_DIV\n\nstruct dcn301_panel_cntl_shift {\n\tDCN301_PANEL_CNTL_REG_FIELD_LIST(uint8_t);\n};\n\nstruct dcn301_panel_cntl_mask {\n\tDCN301_PANEL_CNTL_REG_FIELD_LIST(uint32_t);\n};\n\nstruct dcn301_panel_cntl {\n\tstruct panel_cntl base;\n\tconst struct dce_panel_cntl_registers *regs;\n\tconst struct dcn301_panel_cntl_shift *shift;\n\tconst struct dcn301_panel_cntl_mask *mask;\n};\n\nvoid dcn301_panel_cntl_construct(\n\tstruct dcn301_panel_cntl *panel_cntl,\n\tconst struct panel_cntl_init_data *init_data,\n\tconst struct dce_panel_cntl_registers *regs,\n\tconst struct dcn301_panel_cntl_shift *shift,\n\tconst struct dcn301_panel_cntl_mask *mask);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}