$date
	Sat Apr 26 15:31:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module OnetoFourDemux_tb $end
$var wire 4 ! y [3:0] $end
$var reg 1 " a $end
$var reg 1 # e $end
$var reg 2 $ s [1:0] $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # e $end
$var wire 2 % s [1:0] $end
$var wire 4 & y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
b0 $
0#
1"
b0 !
$end
#10
b1 !
b1 &
1#
#20
b10 !
b10 &
b1 $
b1 %
#30
b100 !
b100 &
b10 $
b10 %
#40
b1000 !
b1000 &
b11 $
b11 %
#50
