
Dashboard.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000001c  00800100  00001f9c  00002030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001f9c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000d4  0080011c  0080011c  0000204c  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  0000204c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  00002718  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000240  00000000  00000000  000027a0  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000053d1  00000000  00000000  000029e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001195  00000000  00000000  00007db1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000016ff  00000000  00000000  00008f46  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000091c  00000000  00000000  0000a648  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000d60  00000000  00000000  0000af64  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001841  00000000  00000000  0000bcc4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
       4:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
       8:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
       c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      10:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      14:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      18:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      1c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      20:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      24:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      28:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      2c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      30:	0c 94 aa 0d 	jmp	0x1b54	; 0x1b54 <__vector_12>
      34:	0c 94 db 0d 	jmp	0x1bb6	; 0x1bb6 <__vector_13>
      38:	0c 94 0c 0e 	jmp	0x1c18	; 0x1c18 <__vector_14>
      3c:	0c 94 d0 0e 	jmp	0x1da0	; 0x1da0 <__vector_15>
      40:	0c 94 77 0d 	jmp	0x1aee	; 0x1aee <__vector_16>
      44:	0c 94 81 0d 	jmp	0x1b02	; 0x1b02 <__vector_17>
      48:	0c 94 e3 00 	jmp	0x1c6	; 0x1c6 <__vector_18>
      4c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      50:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      54:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      58:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      5c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      60:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      64:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      68:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      6c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      70:	0c 94 3d 0e 	jmp	0x1c7a	; 0x1c7a <__vector_28>
      74:	0c 94 6e 0e 	jmp	0x1cdc	; 0x1cdc <__vector_29>
      78:	0c 94 9f 0e 	jmp	0x1d3e	; 0x1d3e <__vector_30>
      7c:	0c 94 da 0e 	jmp	0x1db4	; 0x1db4 <__vector_31>
      80:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      84:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      88:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      8c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      90:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf ef       	ldi	r28, 0xFF	; 255
      9a:	d0 e1       	ldi	r29, 0x10	; 16
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	11 e0       	ldi	r17, 0x01	; 1
      a2:	a0 e0       	ldi	r26, 0x00	; 0
      a4:	b1 e0       	ldi	r27, 0x01	; 1
      a6:	ec e9       	ldi	r30, 0x9C	; 156
      a8:	ff e1       	ldi	r31, 0x1F	; 31
      aa:	00 e0       	ldi	r16, 0x00	; 0
      ac:	0b bf       	out	0x3b, r16	; 59
      ae:	02 c0       	rjmp	.+4      	; 0xb4 <__do_copy_data+0x14>
      b0:	07 90       	elpm	r0, Z+
      b2:	0d 92       	st	X+, r0
      b4:	ac 31       	cpi	r26, 0x1C	; 28
      b6:	b1 07       	cpc	r27, r17
      b8:	d9 f7       	brne	.-10     	; 0xb0 <__do_copy_data+0x10>
      ba:	1b be       	out	0x3b, r1	; 59

000000bc <__do_clear_bss>:
      bc:	11 e0       	ldi	r17, 0x01	; 1
      be:	ac e1       	ldi	r26, 0x1C	; 28
      c0:	b1 e0       	ldi	r27, 0x01	; 1
      c2:	01 c0       	rjmp	.+2      	; 0xc6 <.do_clear_bss_start>

000000c4 <.do_clear_bss_loop>:
      c4:	1d 92       	st	X+, r1

000000c6 <.do_clear_bss_start>:
      c6:	a0 3f       	cpi	r26, 0xF0	; 240
      c8:	b1 07       	cpc	r27, r17
      ca:	e1 f7       	brne	.-8      	; 0xc4 <.do_clear_bss_loop>
      cc:	0e 94 6c 00 	call	0xd8	; 0xd8 <main>
      d0:	0c 94 cc 0f 	jmp	0x1f98	; 0x1f98 <_exit>

000000d4 <__bad_interrupt>:
      d4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d8 <main>:
#include "includes/Led.h"


int main(void){	

	main_init();
      d8:	0e 94 4d 0d 	call	0x1a9a	; 0x1a9a <main_init>
	
	while(1){	
		wdt_reset();
      dc:	a8 95       	wdr
		EventHandleEvent();
      de:	0e 94 c6 0b 	call	0x178c	; 0x178c <EventHandleEvent>
      e2:	fc cf       	rjmp	.-8      	; 0xdc <main+0x4>

000000e4 <button_init>:
#include <avr/io.h>
#include "../includes/Button.h"


void button_init( void )
{
      e4:	cf 93       	push	r28
      e6:	df 93       	push	r29
      e8:	cd b7       	in	r28, 0x3d	; 61
      ea:	de b7       	in	r29, 0x3e	; 62
      ec:	65 97       	sbiw	r28, 0x15	; 21
      ee:	0f b6       	in	r0, 0x3f	; 63
      f0:	f8 94       	cli
      f2:	de bf       	out	0x3e, r29	; 62
      f4:	0f be       	out	0x3f, r0	; 63
      f6:	cd bf       	out	0x3d, r28	; 61
	uint8_t port[]={
		[ROW_1_ID] = PORTE,
      f8:	8e b1       	in	r24, 0x0e	; 14
#include "../includes/Button.h"


void button_init( void )
{
	uint8_t port[]={
      fa:	89 83       	std	Y+1, r24	; 0x01
		[ROW_1_ID] = PORTE,
		[ROW_2_ID] = PORTE,
      fc:	8e b1       	in	r24, 0x0e	; 14
#include "../includes/Button.h"


void button_init( void )
{
	uint8_t port[]={
      fe:	8a 83       	std	Y+2, r24	; 0x02
		[ROW_1_ID] = PORTE,
		[ROW_2_ID] = PORTE,
		[ROW_3_ID] = PORTC,
     100:	88 b1       	in	r24, 0x08	; 8
#include "../includes/Button.h"


void button_init( void )
{
	uint8_t port[]={
     102:	8b 83       	std	Y+3, r24	; 0x03
		[ROW_1_ID] = PORTE,
		[ROW_2_ID] = PORTE,
		[ROW_3_ID] = PORTC,
		[ROW_4_ID] = PORTC,
     104:	88 b1       	in	r24, 0x08	; 8
#include "../includes/Button.h"


void button_init( void )
{
	uint8_t port[]={
     106:	8c 83       	std	Y+4, r24	; 0x04
		[ROW_1_ID] = PORTE,
		[ROW_2_ID] = PORTE,
		[ROW_3_ID] = PORTC,
		[ROW_4_ID] = PORTC,
		[COLOUMN_1_ID] = PORTE,
     108:	8e b1       	in	r24, 0x0e	; 14
#include "../includes/Button.h"


void button_init( void )
{
	uint8_t port[]={
     10a:	8d 83       	std	Y+5, r24	; 0x05
		[ROW_1_ID] = PORTE,
		[ROW_2_ID] = PORTE,
		[ROW_3_ID] = PORTC,
		[ROW_4_ID] = PORTC,
		[COLOUMN_1_ID] = PORTE,
		[COLOUMN_2_ID] = PORTE,
     10c:	8e b1       	in	r24, 0x0e	; 14
#include "../includes/Button.h"


void button_init( void )
{
	uint8_t port[]={
     10e:	8e 83       	std	Y+6, r24	; 0x06
		[ROW_2_ID] = PORTE,
		[ROW_3_ID] = PORTC,
		[ROW_4_ID] = PORTC,
		[COLOUMN_1_ID] = PORTE,
		[COLOUMN_2_ID] = PORTE,
		[COLOUMN_3_ID] =PORTB
     110:	85 b1       	in	r24, 0x05	; 5
#include "../includes/Button.h"


void button_init( void )
{
	uint8_t port[]={
     112:	8f 83       	std	Y+7, r24	; 0x07
		[COLOUMN_1_ID] = PORTE,
		[COLOUMN_2_ID] = PORTE,
		[COLOUMN_3_ID] =PORTB
	};
	
	uint8_t pin[]={
     114:	de 01       	movw	r26, r28
     116:	18 96       	adiw	r26, 0x08	; 8
     118:	e0 e0       	ldi	r30, 0x00	; 0
     11a:	f1 e0       	ldi	r31, 0x01	; 1
     11c:	87 e0       	ldi	r24, 0x07	; 7
     11e:	01 90       	ld	r0, Z+
     120:	0d 92       	st	X+, r0
     122:	81 50       	subi	r24, 0x01	; 1
     124:	e1 f7       	brne	.-8      	; 0x11e <button_init+0x3a>
		[COLOUMN_1_ID] = 6,
		[COLOUMN_2_ID] = 7,
		[COLOUMN_3_ID] = 0
	};
	uint8_t dd[]={
		[ROW_1_ID] = DDRE,
     126:	8d b1       	in	r24, 0x0d	; 13
		[ROW_4_ID] = 3,
		[COLOUMN_1_ID] = 6,
		[COLOUMN_2_ID] = 7,
		[COLOUMN_3_ID] = 0
	};
	uint8_t dd[]={
     128:	8f 87       	std	Y+15, r24	; 0x0f
		[ROW_1_ID] = DDRE,
		[ROW_2_ID] = DDRE,
     12a:	8d b1       	in	r24, 0x0d	; 13
		[ROW_4_ID] = 3,
		[COLOUMN_1_ID] = 6,
		[COLOUMN_2_ID] = 7,
		[COLOUMN_3_ID] = 0
	};
	uint8_t dd[]={
     12c:	88 8b       	std	Y+16, r24	; 0x10
		[ROW_1_ID] = DDRE,
		[ROW_2_ID] = DDRE,
		[ROW_3_ID] = DDRC,
     12e:	87 b1       	in	r24, 0x07	; 7
		[ROW_4_ID] = 3,
		[COLOUMN_1_ID] = 6,
		[COLOUMN_2_ID] = 7,
		[COLOUMN_3_ID] = 0
	};
	uint8_t dd[]={
     130:	89 8b       	std	Y+17, r24	; 0x11
		[ROW_1_ID] = DDRE,
		[ROW_2_ID] = DDRE,
		[ROW_3_ID] = DDRC,
		[ROW_4_ID] = DDRC,
     132:	87 b1       	in	r24, 0x07	; 7
		[ROW_4_ID] = 3,
		[COLOUMN_1_ID] = 6,
		[COLOUMN_2_ID] = 7,
		[COLOUMN_3_ID] = 0
	};
	uint8_t dd[]={
     134:	8a 8b       	std	Y+18, r24	; 0x12
		[ROW_1_ID] = DDRE,
		[ROW_2_ID] = DDRE,
		[ROW_3_ID] = DDRC,
		[ROW_4_ID] = DDRC,
		[COLOUMN_1_ID] = DDRE,
     136:	8d b1       	in	r24, 0x0d	; 13
		[ROW_4_ID] = 3,
		[COLOUMN_1_ID] = 6,
		[COLOUMN_2_ID] = 7,
		[COLOUMN_3_ID] = 0
	};
	uint8_t dd[]={
     138:	8b 8b       	std	Y+19, r24	; 0x13
		[ROW_1_ID] = DDRE,
		[ROW_2_ID] = DDRE,
		[ROW_3_ID] = DDRC,
		[ROW_4_ID] = DDRC,
		[COLOUMN_1_ID] = DDRE,
		[COLOUMN_2_ID] = DDRE,
     13a:	8d b1       	in	r24, 0x0d	; 13
		[ROW_4_ID] = 3,
		[COLOUMN_1_ID] = 6,
		[COLOUMN_2_ID] = 7,
		[COLOUMN_3_ID] = 0
	};
	uint8_t dd[]={
     13c:	8c 8b       	std	Y+20, r24	; 0x14
		[ROW_2_ID] = DDRE,
		[ROW_3_ID] = DDRC,
		[ROW_4_ID] = DDRC,
		[COLOUMN_1_ID] = DDRE,
		[COLOUMN_2_ID] = DDRE,
		[COLOUMN_3_ID] = DDRB
     13e:	84 b1       	in	r24, 0x04	; 4
	};

	
	button_port=port;
     140:	ce 01       	movw	r24, r28
     142:	01 96       	adiw	r24, 0x01	; 1
     144:	90 93 92 01 	sts	0x0192, r25
     148:	80 93 91 01 	sts	0x0191, r24
	button_pin=pin;
     14c:	ce 01       	movw	r24, r28
     14e:	08 96       	adiw	r24, 0x08	; 8
     150:	90 93 8e 01 	sts	0x018E, r25
     154:	80 93 8d 01 	sts	0x018D, r24
	button_dd=dd;
     158:	ce 01       	movw	r24, r28
     15a:	0f 96       	adiw	r24, 0x0f	; 15
     15c:	90 93 90 01 	sts	0x0190, r25
     160:	80 93 8f 01 	sts	0x018F, r24
	

	button_pressed=0x00;
     164:	10 92 94 01 	sts	0x0194, r1
     168:	10 92 93 01 	sts	0x0193, r1
	
	/* ROW 1 OUTPUT, PULLUP */
	/* ROW 2 OUTPUT, PULLUP */
	/* ROW 3 OUTPUT, PULLUP */
	/* ROW 4 OUTPUT, PULLUP */
} /* end button_init */
     16c:	65 96       	adiw	r28, 0x15	; 21
     16e:	0f b6       	in	r0, 0x3f	; 63
     170:	f8 94       	cli
     172:	de bf       	out	0x3e, r29	; 62
     174:	0f be       	out	0x3f, r0	; 63
     176:	cd bf       	out	0x3d, r28	; 61
     178:	df 91       	pop	r29
     17a:	cf 91       	pop	r28
     17c:	08 95       	ret

0000017e <button_multiplex_cycle>:
	/* ROW 2 READ */
	/* ROW 3 READ */
	/* ROW 4 READ */
	
	
     17e:	08 95       	ret

00000180 <buzzer_init>:
#include <avr/io.h>
#include "../includes/Buzzer.h"

void buzzer_init( void )
{
	BUZZER_DD|=(0x01)<<BUZZER_PIN;
     180:	08 9a       	sbi	0x01, 0	; 1
}
     182:	08 95       	ret

00000184 <buzzer_on>:

void buzzer_on( void )
{
	BUZZER_PORT|=(0x01)<<BUZZER_PIN;
     184:	10 9a       	sbi	0x02, 0	; 2
}
     186:	08 95       	ret

00000188 <buzzer_off>:

void buzzer_off( void )
{
	BUZZER_PORT&=~(0x01)<<BUZZER_PIN;
     188:	10 98       	cbi	0x02, 0	; 2
}
     18a:	08 95       	ret

0000018c <buzzer_buzz>:

void buzzer_buzz( uint8_t time_ms )
{
     18c:	cf 93       	push	r28
     18e:	c8 2f       	mov	r28, r24
	/* QUICK shitty implementation */
	/* ToDO use timer */
	
	buzzer_on();
     190:	0e 94 c2 00 	call	0x184	; 0x184 <buzzer_on>
	int i;
	for(i=0;i<time_ms*100;i++){
     194:	8c 2f       	mov	r24, r28
     196:	90 e0       	ldi	r25, 0x00	; 0
     198:	44 e6       	ldi	r20, 0x64	; 100
     19a:	50 e0       	ldi	r21, 0x00	; 0
     19c:	84 9f       	mul	r24, r20
     19e:	90 01       	movw	r18, r0
     1a0:	85 9f       	mul	r24, r21
     1a2:	30 0d       	add	r19, r0
     1a4:	94 9f       	mul	r25, r20
     1a6:	30 0d       	add	r19, r0
     1a8:	11 24       	eor	r1, r1
     1aa:	12 16       	cp	r1, r18
     1ac:	13 06       	cpc	r1, r19
     1ae:	34 f4       	brge	.+12     	; 0x1bc <buzzer_buzz+0x30>
     1b0:	80 e0       	ldi	r24, 0x00	; 0
     1b2:	90 e0       	ldi	r25, 0x00	; 0
     1b4:	01 96       	adiw	r24, 0x01	; 1
     1b6:	82 17       	cp	r24, r18
     1b8:	93 07       	cpc	r25, r19
     1ba:	e1 f7       	brne	.-8      	; 0x1b4 <buzzer_buzz+0x28>
		
	}
	
	buzzer_off();
     1bc:	0e 94 c4 00 	call	0x188	; 0x188 <buzzer_off>
}
     1c0:	cf 91       	pop	r28
     1c2:	08 95       	ret

000001c4 <buzzer_puls>:

void buzzer_puls( uint8_t freq_ms, uint8_t time_ms )
{
	
}
     1c4:	08 95       	ret

000001c6 <__vector_18>:

/* +--------------------------------+ */
/* | CODE							| */
/* +--------------------------------+ */

ISR(CANIT_vect){
     1c6:	1f 92       	push	r1
     1c8:	0f 92       	push	r0
     1ca:	0f b6       	in	r0, 0x3f	; 63
     1cc:	0f 92       	push	r0
     1ce:	0b b6       	in	r0, 0x3b	; 59
     1d0:	0f 92       	push	r0
     1d2:	11 24       	eor	r1, r1
     1d4:	2f 93       	push	r18
     1d6:	3f 93       	push	r19
     1d8:	4f 93       	push	r20
     1da:	5f 93       	push	r21
     1dc:	6f 93       	push	r22
     1de:	7f 93       	push	r23
     1e0:	8f 93       	push	r24
     1e2:	9f 93       	push	r25
     1e4:	af 93       	push	r26
     1e6:	bf 93       	push	r27
     1e8:	cf 93       	push	r28
     1ea:	ef 93       	push	r30
     1ec:	ff 93       	push	r31
	U8 interrupts=CANSTMOB;
     1ee:	c0 91 ee 00 	lds	r28, 0x00EE
	if(interrupts&(1<<AERR)){
     1f2:	c0 ff       	sbrs	r28, 0
     1f4:	08 c0       	rjmp	.+16     	; 0x206 <__vector_18+0x40>
		EventAddEvent(EVENT_CANERROR);
     1f6:	89 e0       	ldi	r24, 0x09	; 9
     1f8:	0e 94 9a 0b 	call	0x1734	; 0x1734 <EventAddEvent>
		CANSTMOB&=~(1<<AERR);
     1fc:	ee ee       	ldi	r30, 0xEE	; 238
     1fe:	f0 e0       	ldi	r31, 0x00	; 0
     200:	80 81       	ld	r24, Z
     202:	8e 7f       	andi	r24, 0xFE	; 254
     204:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<TXOK)){
     206:	c6 ff       	sbrs	r28, 6
     208:	08 c0       	rjmp	.+16     	; 0x21a <__vector_18+0x54>
		EventAddEvent(EVENT_CANTX);
     20a:	8a e0       	ldi	r24, 0x0A	; 10
     20c:	0e 94 9a 0b 	call	0x1734	; 0x1734 <EventAddEvent>
		CANSTMOB&=~(1<<TXOK);
     210:	ee ee       	ldi	r30, 0xEE	; 238
     212:	f0 e0       	ldi	r31, 0x00	; 0
     214:	80 81       	ld	r24, Z
     216:	8f 7b       	andi	r24, 0xBF	; 191
     218:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<RXOK)){
     21a:	c5 ff       	sbrs	r28, 5
     21c:	08 c0       	rjmp	.+16     	; 0x22e <__vector_18+0x68>
		EventAddEvent(EVENT_CANRX);
     21e:	8b e0       	ldi	r24, 0x0B	; 11
     220:	0e 94 9a 0b 	call	0x1734	; 0x1734 <EventAddEvent>
		//can_get_status(RxT);
		//CANSTMOB&=~(1<<RXOK);
		CANGIE&=~(1<<ENIT);
     224:	eb ed       	ldi	r30, 0xDB	; 219
     226:	f0 e0       	ldi	r31, 0x00	; 0
     228:	80 81       	ld	r24, Z
     22a:	8f 77       	andi	r24, 0x7F	; 127
     22c:	80 83       	st	Z, r24
	}
	return;
}
     22e:	ff 91       	pop	r31
     230:	ef 91       	pop	r30
     232:	cf 91       	pop	r28
     234:	bf 91       	pop	r27
     236:	af 91       	pop	r26
     238:	9f 91       	pop	r25
     23a:	8f 91       	pop	r24
     23c:	7f 91       	pop	r23
     23e:	6f 91       	pop	r22
     240:	5f 91       	pop	r21
     242:	4f 91       	pop	r20
     244:	3f 91       	pop	r19
     246:	2f 91       	pop	r18
     248:	0f 90       	pop	r0
     24a:	0b be       	out	0x3b, r0	; 59
     24c:	0f 90       	pop	r0
     24e:	0f be       	out	0x3f, r0	; 63
     250:	0f 90       	pop	r0
     252:	1f 90       	pop	r1
     254:	18 95       	reti

00000256 <CANInit>:

void CANInit(void){
	can_init(CAN_BAUDRATE);
     256:	85 e0       	ldi	r24, 0x05	; 5
     258:	0e 94 e2 04 	call	0x9c4	; 0x9c4 <can_init>
	CANSTMOB=0;
     25c:	10 92 ee 00 	sts	0x00EE, r1
	CANGIE|=((1<<ENRX)|(1<<ENTX)|(1<<ENERR)|(1<<ENIT));
     260:	eb ed       	ldi	r30, 0xDB	; 219
     262:	f0 e0       	ldi	r31, 0x00	; 0
     264:	80 81       	ld	r24, Z
     266:	88 6b       	ori	r24, 0xB8	; 184
     268:	80 83       	st	Z, r24
	CANIE1=0x7F;
     26a:	8f e7       	ldi	r24, 0x7F	; 127
     26c:	80 93 df 00 	sts	0x00DF, r24
	CANIE2=0xFF;
     270:	8f ef       	ldi	r24, 0xFF	; 255
     272:	80 93 de 00 	sts	0x00DE, r24
	can_queue_head=0;
     276:	10 92 a0 01 	sts	0x01A0, r1
	can_queue_tail=0;
     27a:	10 92 a2 01 	sts	0x01A2, r1
	can_Status=CAN_Ready;
     27e:	10 92 a1 01 	sts	0x01A1, r1
	can_rx=0;
     282:	10 92 a4 01 	sts	0x01A4, r1
     286:	10 92 a3 01 	sts	0x01A3, r1
}
     28a:	08 95       	ret

0000028c <CANGetStruct>:

void CANGetStruct(st_cmd_t* st,U8* datapt, U16 ID, U8 length){
     28c:	fc 01       	movw	r30, r24
	st->pt_data=datapt;
     28e:	70 87       	std	Z+8, r23	; 0x08
     290:	67 83       	std	Z+7, r22	; 0x07
	st->ctrl.ide=0;
     292:	17 86       	std	Z+15, r1	; 0x0f
	st->ctrl.rtr=0;
     294:	16 86       	std	Z+14, r1	; 0x0e
	st->id.std=ID;
     296:	53 83       	std	Z+3, r21	; 0x03
     298:	42 83       	std	Z+2, r20	; 0x02
	st->dlc=length;
     29a:	26 83       	std	Z+6, r18	; 0x06
	st->id_mask=0x07FF;
     29c:	8f ef       	ldi	r24, 0xFF	; 255
     29e:	97 e0       	ldi	r25, 0x07	; 7
     2a0:	a0 e0       	ldi	r26, 0x00	; 0
     2a2:	b0 e0       	ldi	r27, 0x00	; 0
     2a4:	82 87       	std	Z+10, r24	; 0x0a
     2a6:	93 87       	std	Z+11, r25	; 0x0b
     2a8:	a4 87       	std	Z+12, r26	; 0x0c
     2aa:	b5 87       	std	Z+13, r27	; 0x0d
}
     2ac:	08 95       	ret

000002ae <CANStartRx>:

void CANStartRx(st_cmd_t* Rx){
	can_rx=Rx;
     2ae:	90 93 a4 01 	sts	0x01A4, r25
     2b2:	80 93 a3 01 	sts	0x01A3, r24
	can_rx->cmd=CMD_RX_DATA;
     2b6:	25 e0       	ldi	r18, 0x05	; 5
     2b8:	fc 01       	movw	r30, r24
     2ba:	21 83       	std	Z+1, r18	; 0x01
	can_cmd(can_rx);
     2bc:	80 91 a3 01 	lds	r24, 0x01A3
     2c0:	90 91 a4 01 	lds	r25, 0x01A4
     2c4:	0e 94 f7 04 	call	0x9ee	; 0x9ee <can_cmd>
}
     2c8:	08 95       	ret

000002ca <CANGetData>:

void CANGetData(st_cmd_t* Rx){
	can_get_status(Rx);
     2ca:	0e 94 d1 0a 	call	0x15a2	; 0x15a2 <can_get_status>
	CANGIE|=(1<<ENIT);
     2ce:	eb ed       	ldi	r30, 0xDB	; 219
     2d0:	f0 e0       	ldi	r31, 0x00	; 0
     2d2:	80 81       	ld	r24, Z
     2d4:	80 68       	ori	r24, 0x80	; 128
     2d6:	80 83       	st	Z, r24
}
     2d8:	08 95       	ret

000002da <CANSendData>:

void CANSendData(void){
	if(can_queue_head!=can_queue_tail){
     2da:	90 91 a0 01 	lds	r25, 0x01A0
     2de:	80 91 a2 01 	lds	r24, 0x01A2
     2e2:	98 17       	cp	r25, r24
     2e4:	41 f1       	breq	.+80     	; 0x336 <CANSendData+0x5c>
		if(can_rx!=0){
     2e6:	e0 91 a3 01 	lds	r30, 0x01A3
     2ea:	f0 91 a4 01 	lds	r31, 0x01A4
     2ee:	30 97       	sbiw	r30, 0x00	; 0
     2f0:	41 f0       	breq	.+16     	; 0x302 <CANSendData+0x28>
			can_rx->cmd=CMD_ABORT;
     2f2:	8c e0       	ldi	r24, 0x0C	; 12
     2f4:	81 83       	std	Z+1, r24	; 0x01
			can_cmd(can_rx);
     2f6:	80 91 a3 01 	lds	r24, 0x01A3
     2fa:	90 91 a4 01 	lds	r25, 0x01A4
     2fe:	0e 94 f7 04 	call	0x9ee	; 0x9ee <can_cmd>
		}
		can_queue[can_queue_tail]->cmd=CMD_TX_DATA;
     302:	e0 91 a2 01 	lds	r30, 0x01A2
     306:	f0 e0       	ldi	r31, 0x00	; 0
     308:	ee 0f       	add	r30, r30
     30a:	ff 1f       	adc	r31, r31
     30c:	ea 56       	subi	r30, 0x6A	; 106
     30e:	fe 4f       	sbci	r31, 0xFE	; 254
     310:	a0 81       	ld	r26, Z
     312:	b1 81       	ldd	r27, Z+1	; 0x01
     314:	82 e0       	ldi	r24, 0x02	; 2
     316:	11 96       	adiw	r26, 0x01	; 1
     318:	8c 93       	st	X, r24
		if(can_cmd(can_queue[can_queue_tail])!=CAN_CMD_ACCEPTED){
     31a:	80 81       	ld	r24, Z
     31c:	91 81       	ldd	r25, Z+1	; 0x01
     31e:	0e 94 f7 04 	call	0x9ee	; 0x9ee <can_cmd>
     322:	88 23       	and	r24, r24
     324:	21 f0       	breq	.+8      	; 0x32e <CANSendData+0x54>
			AddError(ERROR_CAN_ACCEPTED);
     326:	81 e0       	ldi	r24, 0x01	; 1
     328:	0e 94 87 0b 	call	0x170e	; 0x170e <AddError>
     32c:	08 95       	ret
		}else{
			can_Status=CAN_Send;
     32e:	81 e0       	ldi	r24, 0x01	; 1
     330:	80 93 a1 01 	sts	0x01A1, r24
     334:	08 95       	ret
		}		
	}else if(can_rx!=0){
     336:	e0 91 a3 01 	lds	r30, 0x01A3
     33a:	f0 91 a4 01 	lds	r31, 0x01A4
     33e:	30 97       	sbiw	r30, 0x00	; 0
     340:	41 f0       	breq	.+16     	; 0x352 <CANSendData+0x78>
		can_rx->cmd=CMD_RX_DATA;
     342:	85 e0       	ldi	r24, 0x05	; 5
     344:	81 83       	std	Z+1, r24	; 0x01
		can_cmd(can_rx);
     346:	80 91 a3 01 	lds	r24, 0x01A3
     34a:	90 91 a4 01 	lds	r25, 0x01A4
     34e:	0e 94 f7 04 	call	0x9ee	; 0x9ee <can_cmd>
     352:	08 95       	ret

00000354 <CANAddSendData>:
	}
}

void CANAddSendData(st_cmd_t* Tx){
     354:	cf 93       	push	r28
     356:	df 93       	push	r29
     358:	ec 01       	movw	r28, r24
	if((can_queue_head+1)%CAN_QUEUE_SIZE!=can_queue_tail){
     35a:	e0 91 a0 01 	lds	r30, 0x01A0
     35e:	f0 e0       	ldi	r31, 0x00	; 0
     360:	cf 01       	movw	r24, r30
     362:	01 96       	adiw	r24, 0x01	; 1
     364:	65 e0       	ldi	r22, 0x05	; 5
     366:	70 e0       	ldi	r23, 0x00	; 0
     368:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <__divmodhi4>
     36c:	20 91 a2 01 	lds	r18, 0x01A2
     370:	30 e0       	ldi	r19, 0x00	; 0
     372:	82 17       	cp	r24, r18
     374:	93 07       	cpc	r25, r19
     376:	49 f0       	breq	.+18     	; 0x38a <CANAddSendData+0x36>
		can_queue[can_queue_head]=Tx;
     378:	ee 0f       	add	r30, r30
     37a:	ff 1f       	adc	r31, r31
     37c:	ea 56       	subi	r30, 0x6A	; 106
     37e:	fe 4f       	sbci	r31, 0xFE	; 254
     380:	d1 83       	std	Z+1, r29	; 0x01
     382:	c0 83       	st	Z, r28
		can_queue_head=(can_queue_head+1)%CAN_QUEUE_SIZE;
     384:	80 93 a0 01 	sts	0x01A0, r24
     388:	03 c0       	rjmp	.+6      	; 0x390 <CANAddSendData+0x3c>
	}else{
		AddError(ERROR_CANQUEUE_FULL);
     38a:	84 e0       	ldi	r24, 0x04	; 4
     38c:	0e 94 87 0b 	call	0x170e	; 0x170e <AddError>
	}
	if(can_Status==CAN_Ready){
     390:	80 91 a1 01 	lds	r24, 0x01A1
     394:	88 23       	and	r24, r24
     396:	11 f4       	brne	.+4      	; 0x39c <CANAddSendData+0x48>
		CANSendData();
     398:	0e 94 6d 01 	call	0x2da	; 0x2da <CANSendData>
	}
}
     39c:	df 91       	pop	r29
     39e:	cf 91       	pop	r28
     3a0:	08 95       	ret

000003a2 <CANGetCurrentTx>:

st_cmd_t* CANGetCurrentTx(void){
	return can_queue[can_queue_tail];
     3a2:	e0 91 a2 01 	lds	r30, 0x01A2
     3a6:	f0 e0       	ldi	r31, 0x00	; 0
     3a8:	ee 0f       	add	r30, r30
     3aa:	ff 1f       	adc	r31, r31
     3ac:	ea 56       	subi	r30, 0x6A	; 106
     3ae:	fe 4f       	sbci	r31, 0xFE	; 254
}
     3b0:	80 81       	ld	r24, Z
     3b2:	91 81       	ldd	r25, Z+1	; 0x01
     3b4:	08 95       	ret

000003b6 <CANSendNext>:

void CANSendNext(void){
	can_queue[can_queue_tail]->cmd = CMD_ABORT;
     3b6:	e0 91 a2 01 	lds	r30, 0x01A2
     3ba:	f0 e0       	ldi	r31, 0x00	; 0
     3bc:	ee 0f       	add	r30, r30
     3be:	ff 1f       	adc	r31, r31
     3c0:	ea 56       	subi	r30, 0x6A	; 106
     3c2:	fe 4f       	sbci	r31, 0xFE	; 254
     3c4:	a0 81       	ld	r26, Z
     3c6:	b1 81       	ldd	r27, Z+1	; 0x01
     3c8:	8c e0       	ldi	r24, 0x0C	; 12
     3ca:	11 96       	adiw	r26, 0x01	; 1
     3cc:	8c 93       	st	X, r24
	can_cmd(can_queue[can_queue_tail]);
     3ce:	80 81       	ld	r24, Z
     3d0:	91 81       	ldd	r25, Z+1	; 0x01
     3d2:	0e 94 f7 04 	call	0x9ee	; 0x9ee <can_cmd>
	can_Status=CAN_Ready;
     3d6:	10 92 a1 01 	sts	0x01A1, r1
	can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     3da:	80 91 a2 01 	lds	r24, 0x01A2
     3de:	90 e0       	ldi	r25, 0x00	; 0
     3e0:	01 96       	adiw	r24, 0x01	; 1
     3e2:	65 e0       	ldi	r22, 0x05	; 5
     3e4:	70 e0       	ldi	r23, 0x00	; 0
     3e6:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <__divmodhi4>
     3ea:	80 93 a2 01 	sts	0x01A2, r24
	CANSendData();
     3ee:	0e 94 6d 01 	call	0x2da	; 0x2da <CANSendData>
}
     3f2:	08 95       	ret

000003f4 <CANAbortCMD>:

void CANAbortCMD(void){
	if(can_Status==CAN_Send){
     3f4:	80 91 a1 01 	lds	r24, 0x01A1
     3f8:	81 30       	cpi	r24, 0x01	; 1
     3fa:	f9 f4       	brne	.+62     	; 0x43a <CANAbortCMD+0x46>
		can_queue[can_queue_tail]->cmd = CMD_ABORT;
     3fc:	e0 91 a2 01 	lds	r30, 0x01A2
     400:	f0 e0       	ldi	r31, 0x00	; 0
     402:	ee 0f       	add	r30, r30
     404:	ff 1f       	adc	r31, r31
     406:	ea 56       	subi	r30, 0x6A	; 106
     408:	fe 4f       	sbci	r31, 0xFE	; 254
     40a:	a0 81       	ld	r26, Z
     40c:	b1 81       	ldd	r27, Z+1	; 0x01
     40e:	8c e0       	ldi	r24, 0x0C	; 12
     410:	11 96       	adiw	r26, 0x01	; 1
     412:	8c 93       	st	X, r24
		can_cmd(can_queue[can_queue_tail]);
     414:	80 81       	ld	r24, Z
     416:	91 81       	ldd	r25, Z+1	; 0x01
     418:	0e 94 f7 04 	call	0x9ee	; 0x9ee <can_cmd>
		AddError(ERROR_CAN_SEND);
     41c:	82 e0       	ldi	r24, 0x02	; 2
     41e:	0e 94 87 0b 	call	0x170e	; 0x170e <AddError>
		can_Status=CAN_Ready;
     422:	10 92 a1 01 	sts	0x01A1, r1
		can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     426:	80 91 a2 01 	lds	r24, 0x01A2
     42a:	90 e0       	ldi	r25, 0x00	; 0
     42c:	01 96       	adiw	r24, 0x01	; 1
     42e:	65 e0       	ldi	r22, 0x05	; 5
     430:	70 e0       	ldi	r23, 0x00	; 0
     432:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <__divmodhi4>
     436:	80 93 a2 01 	sts	0x01A2, r24
     43a:	08 95       	ret

0000043c <CANRestartReceive>:
	if(canstate == CAN_STATUS_ERROR)
	{
	}
}*/

void CANRestartReceive(st_cmd_t* Rx){// Braucht es fieleicht nicht
     43c:	cf 93       	push	r28
     43e:	df 93       	push	r29
     440:	ec 01       	movw	r28, r24
	Rx->cmd = CMD_ABORT;
     442:	8c e0       	ldi	r24, 0x0C	; 12
     444:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     446:	ce 01       	movw	r24, r28
     448:	0e 94 f7 04 	call	0x9ee	; 0x9ee <can_cmd>
	while(can_get_status(Rx) == CAN_STATUS_NOT_COMPLETED);
     44c:	ce 01       	movw	r24, r28
     44e:	0e 94 d1 0a 	call	0x15a2	; 0x15a2 <can_get_status>
     452:	81 30       	cpi	r24, 0x01	; 1
     454:	d9 f3       	breq	.-10     	; 0x44c <CANRestartReceive+0x10>
	Rx->cmd = CMD_RX_DATA;
     456:	85 e0       	ldi	r24, 0x05	; 5
     458:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     45a:	ce 01       	movw	r24, r28
     45c:	0e 94 f7 04 	call	0x9ee	; 0x9ee <can_cmd>
}
     460:	df 91       	pop	r29
     462:	cf 91       	pop	r28
     464:	08 95       	ret

00000466 <can_clear_all_mob>:
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     466:	20 e0       	ldi	r18, 0x00	; 0
    {
        CANPAGE = (mob_number << 4);    //! Page index
     468:	ad ee       	ldi	r26, 0xED	; 237
     46a:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();                //! All MOb Registers=0
     46c:	8e ee       	ldi	r24, 0xEE	; 238
     46e:	90 e0       	ldi	r25, 0x00	; 0
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        CANPAGE = (mob_number << 4);    //! Page index
     470:	32 2f       	mov	r19, r18
     472:	32 95       	swap	r19
     474:	30 7f       	andi	r19, 0xF0	; 240
     476:	3c 93       	st	X, r19
        Can_clear_mob();                //! All MOb Registers=0
     478:	fc 01       	movw	r30, r24
     47a:	11 92       	st	Z+, r1
     47c:	e8 3f       	cpi	r30, 0xF8	; 248
     47e:	f1 05       	cpc	r31, r1
     480:	e1 f7       	brne	.-8      	; 0x47a <can_clear_all_mob+0x14>
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     482:	2f 5f       	subi	r18, 0xFF	; 255
     484:	2f 30       	cpi	r18, 0x0F	; 15
     486:	a1 f7       	brne	.-24     	; 0x470 <can_clear_all_mob+0xa>
        {
            CANMSG = 0;                 //! MOb data FIFO
        }
*/
    }
}
     488:	08 95       	ret

0000048a <can_get_mob_free>:
//------------------------------------------------------------------------------
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
     48a:	ed ee       	ldi	r30, 0xED	; 237
     48c:	f0 e0       	ldi	r31, 0x00	; 0
     48e:	20 81       	ld	r18, Z
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     490:	10 82       	st	Z, r1
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     492:	80 91 ef 00 	lds	r24, 0x00EF
     496:	80 7c       	andi	r24, 0xC0	; 192
     498:	69 f0       	breq	.+26     	; 0x4b4 <can_get_mob_free+0x2a>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     49a:	81 e0       	ldi	r24, 0x01	; 1
    {
        Can_set_mob(mob_number);
     49c:	ad ee       	ldi	r26, 0xED	; 237
     49e:	b0 e0       	ldi	r27, 0x00	; 0
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     4a0:	ef ee       	ldi	r30, 0xEF	; 239
     4a2:	f0 e0       	ldi	r31, 0x00	; 0
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     4a4:	98 2f       	mov	r25, r24
     4a6:	92 95       	swap	r25
     4a8:	90 7f       	andi	r25, 0xF0	; 240
     4aa:	9c 93       	st	X, r25
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     4ac:	90 81       	ld	r25, Z
     4ae:	90 7c       	andi	r25, 0xC0	; 192
     4b0:	29 f4       	brne	.+10     	; 0x4bc <can_get_mob_free+0x32>
     4b2:	01 c0       	rjmp	.+2      	; 0x4b6 <can_get_mob_free+0x2c>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     4b4:	80 e0       	ldi	r24, 0x00	; 0
    {
        Can_set_mob(mob_number);
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
        {
            CANPAGE = page_saved;
     4b6:	20 93 ed 00 	sts	0x00ED, r18
            return (mob_number);
     4ba:	08 95       	ret
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     4bc:	8f 5f       	subi	r24, 0xFF	; 255
     4be:	8f 30       	cpi	r24, 0x0F	; 15
     4c0:	89 f7       	brne	.-30     	; 0x4a4 <can_get_mob_free+0x1a>
        {
            CANPAGE = page_saved;
            return (mob_number);
        }
    }
    CANPAGE = page_saved;
     4c2:	20 93 ed 00 	sts	0x00ED, r18
    return (NO_MOB);
     4c6:	8f ef       	ldi	r24, 0xFF	; 255
}
     4c8:	08 95       	ret

000004ca <can_get_mob_status>:
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     4ca:	80 91 ef 00 	lds	r24, 0x00EF
     4ce:	80 7c       	andi	r24, 0xC0	; 192
     4d0:	69 f0       	breq	.+26     	; 0x4ec <can_get_mob_status+0x22>

    canstmob_copy = CANSTMOB; // Copy for test integrity
     4d2:	90 91 ee 00 	lds	r25, 0x00EE

    // If MOb is ENABLE, test if MOb is COMPLETED
    // - MOb Status = 0x20 then MOB_RX_COMPLETED
    // - MOb Status = 0x40 then MOB_TX_COMPLETED
    // - MOb Status = 0xA0 then MOB_RX_COMPLETED_DLCW
    mob_status = canstmob_copy & ((1<<DLCW)|(1<<TXOK)|(1<<RXOK));
     4d6:	89 2f       	mov	r24, r25
     4d8:	80 7e       	andi	r24, 0xE0	; 224
    if ( (mob_status==MOB_RX_COMPLETED) ||   \
     4da:	80 32       	cpi	r24, 0x20	; 32
     4dc:	41 f0       	breq	.+16     	; 0x4ee <can_get_mob_status+0x24>
     4de:	80 34       	cpi	r24, 0x40	; 64
     4e0:	31 f0       	breq	.+12     	; 0x4ee <can_get_mob_status+0x24>
         (mob_status==MOB_TX_COMPLETED) ||   \
     4e2:	80 3a       	cpi	r24, 0xA0	; 160
     4e4:	21 f0       	breq	.+8      	; 0x4ee <can_get_mob_status+0x24>
    // - MOb Status bit_0 = MOB_ACK_ERROR
    // - MOb Status bit_1 = MOB_FORM_ERROR
    // - MOb Status bit_2 = MOB_CRC_ERROR
    // - MOb Status bit_3 = MOB_STUFF_ERROR
    // - MOb Status bit_4 = MOB_BIT_ERROR
    mob_status = canstmob_copy & ERR_MOB_MSK;
     4e6:	89 2f       	mov	r24, r25
     4e8:	8f 71       	andi	r24, 0x1F	; 31
     4ea:	08 95       	ret
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     4ec:	8f ef       	ldi	r24, 0xFF	; 255
    mob_status = canstmob_copy & ERR_MOB_MSK;
    if (mob_status != 0) { return(mob_status); }

    // If CANSTMOB = 0 then MOB_NOT_COMPLETED
    return(MOB_NOT_COMPLETED);
}
     4ee:	08 95       	ret

000004f0 <can_get_data>:
//! @param CAN message data address.
//!
//! @return none.
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
     4f0:	cf 93       	push	r28
     4f2:	df 93       	push	r29
     4f4:	ac 01       	movw	r20, r24
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     4f6:	80 91 ef 00 	lds	r24, 0x00EF
     4fa:	90 e0       	ldi	r25, 0x00	; 0
     4fc:	8f 70       	andi	r24, 0x0F	; 15
     4fe:	90 70       	andi	r25, 0x00	; 0
     500:	18 16       	cp	r1, r24
     502:	19 06       	cpc	r1, r25
     504:	a4 f4       	brge	.+40     	; 0x52e <can_get_data+0x3e>
     506:	60 e0       	ldi	r22, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     508:	ea ef       	ldi	r30, 0xFA	; 250
     50a:	f0 e0       	ldi	r31, 0x00	; 0
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     50c:	cf ee       	ldi	r28, 0xEF	; 239
     50e:	d0 e0       	ldi	r29, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     510:	80 81       	ld	r24, Z
     512:	da 01       	movw	r26, r20
     514:	a6 0f       	add	r26, r22
     516:	b1 1d       	adc	r27, r1
     518:	8c 93       	st	X, r24
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     51a:	6f 5f       	subi	r22, 0xFF	; 255
     51c:	88 81       	ld	r24, Y
     51e:	26 2f       	mov	r18, r22
     520:	30 e0       	ldi	r19, 0x00	; 0
     522:	90 e0       	ldi	r25, 0x00	; 0
     524:	8f 70       	andi	r24, 0x0F	; 15
     526:	90 70       	andi	r25, 0x00	; 0
     528:	28 17       	cp	r18, r24
     52a:	39 07       	cpc	r19, r25
     52c:	8c f3       	brlt	.-30     	; 0x510 <can_get_data+0x20>
    {
        *(p_can_message_data + data_index) = CANMSG;
    }
}
     52e:	df 91       	pop	r29
     530:	cf 91       	pop	r28
     532:	08 95       	ret

00000534 <can_auto_baudrate>:
//! @return Baudrate Status
//!         ==0: research of bit timing configuration failed
//!         ==1: baudrate performed
//------------------------------------------------------------------------------
U8 can_auto_baudrate (U8 mode)
{
     534:	2f 92       	push	r2
     536:	3f 92       	push	r3
     538:	4f 92       	push	r4
     53a:	5f 92       	push	r5
     53c:	6f 92       	push	r6
     53e:	7f 92       	push	r7
     540:	8f 92       	push	r8
     542:	9f 92       	push	r9
     544:	af 92       	push	r10
     546:	bf 92       	push	r11
     548:	cf 92       	push	r12
     54a:	df 92       	push	r13
     54c:	ef 92       	push	r14
     54e:	ff 92       	push	r15
     550:	0f 93       	push	r16
     552:	1f 93       	push	r17
     554:	cf 93       	push	r28
     556:	df 93       	push	r29
     558:	00 d0       	rcall	.+0      	; 0x55a <can_auto_baudrate+0x26>
     55a:	00 d0       	rcall	.+0      	; 0x55c <can_auto_baudrate+0x28>
     55c:	00 d0       	rcall	.+0      	; 0x55e <can_auto_baudrate+0x2a>
     55e:	cd b7       	in	r28, 0x3d	; 61
     560:	de b7       	in	r29, 0x3e	; 62
    conf_index = 0;
    bt_not_found = 1;

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
     562:	88 23       	and	r24, r24
     564:	09 f4       	brne	.+2      	; 0x568 <can_auto_baudrate+0x34>
     566:	7c c0       	rjmp	.+248    	; 0x660 <can_auto_baudrate+0x12c>
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
    }
    else //! mode = 1
    {
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
     568:	80 91 e2 00 	lds	r24, 0x00E2
     56c:	90 e0       	ldi	r25, 0x00	; 0
     56e:	8e 77       	andi	r24, 0x7E	; 126
     570:	90 70       	andi	r25, 0x00	; 0
     572:	95 95       	asr	r25
     574:	87 95       	ror	r24
     576:	01 96       	adiw	r24, 0x01	; 1
     578:	82 30       	cpi	r24, 0x02	; 2
     57a:	91 05       	cpc	r25, r1
     57c:	5c f0       	brlt	.+22     	; 0x594 <can_auto_baudrate+0x60>
     57e:	80 91 e2 00 	lds	r24, 0x00E2
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	8e 77       	andi	r24, 0x7E	; 126
     586:	90 70       	andi	r25, 0x00	; 0
     588:	95 95       	asr	r25
     58a:	87 95       	ror	r24
     58c:	28 2f       	mov	r18, r24
     58e:	2f 5f       	subi	r18, 0xFF	; 255
     590:	29 83       	std	Y+1, r18	; 0x01
     592:	02 c0       	rjmp	.+4      	; 0x598 <can_auto_baudrate+0x64>
     594:	81 e0       	ldi	r24, 0x01	; 1
     596:	89 83       	std	Y+1, r24	; 0x01
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
     598:	80 91 e3 00 	lds	r24, 0x00E3
     59c:	90 e0       	ldi	r25, 0x00	; 0
     59e:	8e 70       	andi	r24, 0x0E	; 14
     5a0:	90 70       	andi	r25, 0x00	; 0
     5a2:	95 95       	asr	r25
     5a4:	87 95       	ror	r24
     5a6:	01 96       	adiw	r24, 0x01	; 1
     5a8:	82 30       	cpi	r24, 0x02	; 2
     5aa:	91 05       	cpc	r25, r1
     5ac:	54 f0       	brlt	.+20     	; 0x5c2 <can_auto_baudrate+0x8e>
     5ae:	80 91 e3 00 	lds	r24, 0x00E3
     5b2:	90 e0       	ldi	r25, 0x00	; 0
     5b4:	8e 70       	andi	r24, 0x0E	; 14
     5b6:	90 70       	andi	r25, 0x00	; 0
     5b8:	95 95       	asr	r25
     5ba:	87 95       	ror	r24
     5bc:	38 2e       	mov	r3, r24
     5be:	33 94       	inc	r3
     5c0:	02 c0       	rjmp	.+4      	; 0x5c6 <can_auto_baudrate+0x92>
     5c2:	33 24       	eor	r3, r3
     5c4:	33 94       	inc	r3
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
     5c6:	80 91 e4 00 	lds	r24, 0x00E4
     5ca:	90 e0       	ldi	r25, 0x00	; 0
     5cc:	8e 70       	andi	r24, 0x0E	; 14
     5ce:	90 70       	andi	r25, 0x00	; 0
     5d0:	95 95       	asr	r25
     5d2:	87 95       	ror	r24
     5d4:	01 96       	adiw	r24, 0x01	; 1
     5d6:	83 30       	cpi	r24, 0x03	; 3
     5d8:	91 05       	cpc	r25, r1
     5da:	54 f0       	brlt	.+20     	; 0x5f0 <can_auto_baudrate+0xbc>
     5dc:	80 91 e4 00 	lds	r24, 0x00E4
     5e0:	90 e0       	ldi	r25, 0x00	; 0
     5e2:	8e 70       	andi	r24, 0x0E	; 14
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	95 95       	asr	r25
     5e8:	87 95       	ror	r24
     5ea:	78 2e       	mov	r7, r24
     5ec:	73 94       	inc	r7
     5ee:	03 c0       	rjmp	.+6      	; 0x5f6 <can_auto_baudrate+0xc2>
     5f0:	77 24       	eor	r7, r7
     5f2:	68 94       	set
     5f4:	71 f8       	bld	r7, 1
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
     5f6:	80 91 e4 00 	lds	r24, 0x00E4
     5fa:	90 e0       	ldi	r25, 0x00	; 0
     5fc:	80 77       	andi	r24, 0x70	; 112
     5fe:	90 70       	andi	r25, 0x00	; 0
     600:	95 95       	asr	r25
     602:	87 95       	ror	r24
     604:	95 95       	asr	r25
     606:	87 95       	ror	r24
     608:	95 95       	asr	r25
     60a:	87 95       	ror	r24
     60c:	95 95       	asr	r25
     60e:	87 95       	ror	r24
     610:	01 96       	adiw	r24, 0x01	; 1
     612:	83 30       	cpi	r24, 0x03	; 3
     614:	91 05       	cpc	r25, r1
     616:	84 f0       	brlt	.+32     	; 0x638 <can_auto_baudrate+0x104>
     618:	80 91 e4 00 	lds	r24, 0x00E4
     61c:	90 e0       	ldi	r25, 0x00	; 0
     61e:	80 77       	andi	r24, 0x70	; 112
     620:	90 70       	andi	r25, 0x00	; 0
     622:	95 95       	asr	r25
     624:	87 95       	ror	r24
     626:	95 95       	asr	r25
     628:	87 95       	ror	r24
     62a:	95 95       	asr	r25
     62c:	87 95       	ror	r24
     62e:	95 95       	asr	r25
     630:	87 95       	ror	r24
     632:	68 2e       	mov	r6, r24
     634:	63 94       	inc	r6
     636:	03 c0       	rjmp	.+6      	; 0x63e <can_auto_baudrate+0x10a>
     638:	66 24       	eor	r6, r6
     63a:	68 94       	set
     63c:	61 f8       	bld	r6, 1
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
     63e:	87 2d       	mov	r24, r7
     640:	90 e0       	ldi	r25, 0x00	; 0
     642:	83 0d       	add	r24, r3
     644:	91 1d       	adc	r25, r1
     646:	86 0d       	add	r24, r6
     648:	91 1d       	adc	r25, r1
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	88 30       	cpi	r24, 0x08	; 8
     64e:	91 05       	cpc	r25, r1
     650:	14 f4       	brge	.+4      	; 0x656 <can_auto_baudrate+0x122>
     652:	88 e0       	ldi	r24, 0x08	; 8
     654:	90 e0       	ldi	r25, 0x00	; 0
     656:	8a 83       	std	Y+2, r24	; 0x02
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
     658:	40 e0       	ldi	r20, 0x00	; 0
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
     65a:	22 24       	eor	r2, r2
     65c:	23 94       	inc	r2
     65e:	10 c0       	rjmp	.+32     	; 0x680 <can_auto_baudrate+0x14c>
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
     660:	41 e0       	ldi	r20, 0x01	; 1
    U8  ovrtim_flag=0;                          //! Timer overflow count
    U16 conf_index;                             //! Count of bit timing configuration tried
    U8  bt_performed;                           //! Return flag

    //! --- Default setting
    phs1_inc = evaluate = 0;
     662:	22 24       	eor	r2, r2
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
     664:	66 24       	eor	r6, r6
     666:	68 94       	set
     668:	61 f8       	bld	r6, 1
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
     66a:	77 24       	eor	r7, r7
     66c:	68 94       	set
     66e:	71 f8       	bld	r7, 1
    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
     670:	98 e0       	ldi	r25, 0x08	; 8
     672:	9a 83       	std	Y+2, r25	; 0x02
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
     674:	0f 2e       	mov	r0, r31
     676:	f3 e0       	ldi	r31, 0x03	; 3
     678:	3f 2e       	mov	r3, r31
     67a:	f0 2d       	mov	r31, r0

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
     67c:	a1 e0       	ldi	r26, 0x01	; 1
     67e:	a9 83       	std	Y+1, r26	; 0x01
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     680:	20 e0       	ldi	r18, 0x00	; 0
    {
        Can_set_mob(u8_temp0);  //! Page index
     682:	ad ee       	ldi	r26, 0xED	; 237
     684:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();        //! All MOb Registers = 0x00
     686:	8e ee       	ldi	r24, 0xEE	; 238
     688:	90 e0       	ldi	r25, 0x00	; 0
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
    {
        Can_set_mob(u8_temp0);  //! Page index
     68a:	32 2f       	mov	r19, r18
     68c:	32 95       	swap	r19
     68e:	30 7f       	andi	r19, 0xF0	; 240
     690:	3c 93       	st	X, r19
        Can_clear_mob();        //! All MOb Registers = 0x00
     692:	fc 01       	movw	r30, r24
     694:	11 92       	st	Z+, r1
     696:	e8 3f       	cpi	r30, 0xF8	; 248
     698:	f1 05       	cpc	r31, r1
     69a:	e1 f7       	brne	.-8      	; 0x694 <can_auto_baudrate+0x160>
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     69c:	2f 5f       	subi	r18, 0xFF	; 255
     69e:	2f 30       	cpi	r18, 0x0F	; 15
     6a0:	a1 f7       	brne	.-24     	; 0x68a <can_auto_baudrate+0x156>
     6a2:	a4 2e       	mov	r10, r20
     6a4:	62 2d       	mov	r22, r2
     6a6:	dd 24       	eor	r13, r13
     6a8:	88 24       	eor	r8, r8
     6aa:	99 24       	eor	r9, r9
     6ac:	70 e0       	ldi	r23, 0x00	; 0

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
        {
            Can_reset();
     6ae:	0f 2e       	mov	r0, r31
     6b0:	f8 ed       	ldi	r31, 0xD8	; 216
     6b2:	ef 2e       	mov	r14, r31
     6b4:	ff 24       	eor	r15, r15
     6b6:	f0 2d       	mov	r31, r0
     6b8:	51 e0       	ldi	r21, 0x01	; 1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     6ba:	e9 ed       	ldi	r30, 0xD9	; 217
     6bc:	f0 e0       	ldi	r31, 0x00	; 0
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     6be:	0a ed       	ldi	r16, 0xDA	; 218
     6c0:	10 e0       	ldi	r17, 0x00	; 0
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     6c2:	20 e0       	ldi	r18, 0x00	; 0
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     6c4:	c5 2e       	mov	r12, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     6c6:	b2 2e       	mov	r11, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     6c8:	b2 e0       	ldi	r27, 0x02	; 2
     6ca:	bb 83       	std	Y+3, r27	; 0x03
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     6cc:	88 e0       	ldi	r24, 0x08	; 8
     6ce:	8e 83       	std	Y+6, r24	; 0x06
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
     6d0:	91 e0       	ldi	r25, 0x01	; 1
     6d2:	a9 16       	cp	r10, r25
     6d4:	09 f0       	breq	.+2      	; 0x6d8 <can_auto_baudrate+0x1a4>
     6d6:	57 c0       	rjmp	.+174    	; 0x786 <can_auto_baudrate+0x252>
        {
            Can_reset();
     6d8:	d7 01       	movw	r26, r14
     6da:	5c 93       	st	X, r21
            conf_index++;
     6dc:	08 94       	sec
     6de:	81 1c       	adc	r8, r1
     6e0:	91 1c       	adc	r9, r1
            ovrtim_flag=0;

            //! --- CANBTx registers update (sjw = phs2/2, 3 sample points)
            CANBT1 = ((brp-1) << BRP);
     6e2:	89 81       	ldd	r24, Y+1	; 0x01
     6e4:	81 50       	subi	r24, 0x01	; 1
     6e6:	88 0f       	add	r24, r24
     6e8:	a2 ee       	ldi	r26, 0xE2	; 226
     6ea:	b0 e0       	ldi	r27, 0x00	; 0
     6ec:	8c 93       	st	X, r24
            CANBT2 = (((phs2 >> 1)-1) << SJW) |((prs-1) << PRS);
     6ee:	86 2d       	mov	r24, r6
     6f0:	86 95       	lsr	r24
     6f2:	90 e0       	ldi	r25, 0x00	; 0
     6f4:	01 97       	sbiw	r24, 0x01	; 1
     6f6:	2c 01       	movw	r4, r24
     6f8:	44 0c       	add	r4, r4
     6fa:	55 1c       	adc	r5, r5
     6fc:	44 0c       	add	r4, r4
     6fe:	55 1c       	adc	r5, r5
     700:	44 0c       	add	r4, r4
     702:	55 1c       	adc	r5, r5
     704:	44 0c       	add	r4, r4
     706:	55 1c       	adc	r5, r5
     708:	44 0c       	add	r4, r4
     70a:	55 1c       	adc	r5, r5
     70c:	83 2d       	mov	r24, r3
     70e:	90 e0       	ldi	r25, 0x00	; 0
     710:	01 97       	sbiw	r24, 0x01	; 1
     712:	88 0f       	add	r24, r24
     714:	99 1f       	adc	r25, r25
     716:	84 29       	or	r24, r4
     718:	a3 ee       	ldi	r26, 0xE3	; 227
     71a:	b0 e0       	ldi	r27, 0x00	; 0
     71c:	8c 93       	st	X, r24
            CANBT3 = (((phs2-1) << PHS2) | ((phs1-1) << PHS1) | (1<<SMP));
     71e:	86 2d       	mov	r24, r6
     720:	90 e0       	ldi	r25, 0x00	; 0
     722:	01 97       	sbiw	r24, 0x01	; 1
     724:	2c 01       	movw	r4, r24
     726:	44 0c       	add	r4, r4
     728:	55 1c       	adc	r5, r5
     72a:	44 0c       	add	r4, r4
     72c:	55 1c       	adc	r5, r5
     72e:	44 0c       	add	r4, r4
     730:	55 1c       	adc	r5, r5
     732:	44 0c       	add	r4, r4
     734:	55 1c       	adc	r5, r5
     736:	87 2d       	mov	r24, r7
     738:	90 e0       	ldi	r25, 0x00	; 0
     73a:	01 97       	sbiw	r24, 0x01	; 1
     73c:	88 0f       	add	r24, r24
     73e:	99 1f       	adc	r25, r25
     740:	84 29       	or	r24, r4
     742:	81 60       	ori	r24, 0x01	; 1
     744:	a4 ee       	ldi	r26, 0xE4	; 228
     746:	b0 e0       	ldi	r27, 0x00	; 0
     748:	8c 93       	st	X, r24

            //! --- Set CAN-Timer - Used for time-out
            //!     There are 641 (0x281) possible evaluations. The first one provides the faster
            //!         the faster bit timing, the last one gives the slower. It is necessary to
            //!         modulate the time-out versus bit timing (0x281>>3=0x50, matching an U8).
            CANTCON = (U8)(conf_index >> 3);
     74a:	c4 01       	movw	r24, r8
     74c:	96 95       	lsr	r25
     74e:	87 95       	ror	r24
     750:	96 95       	lsr	r25
     752:	87 95       	ror	r24
     754:	96 95       	lsr	r25
     756:	87 95       	ror	r24
     758:	a5 ee       	ldi	r26, 0xE5	; 229
     75a:	b0 e0       	ldi	r27, 0x00	; 0
     75c:	8c 93       	st	X, r24

            //! --- MOb configuration
            Can_set_mob(MOB_0);                 //! Use MOb-0
     75e:	ad ee       	ldi	r26, 0xED	; 237
     760:	b0 e0       	ldi	r27, 0x00	; 0
     762:	1c 92       	st	X, r1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
     764:	ae ee       	ldi	r26, 0xEE	; 238
     766:	b0 e0       	ldi	r27, 0x00	; 0
     768:	1c 92       	st	X, r1
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode
     76a:	80 e8       	ldi	r24, 0x80	; 128
     76c:	af ee       	ldi	r26, 0xEF	; 239
     76e:	b0 e0       	ldi	r27, 0x00	; 0
     770:	8c 93       	st	X, r24

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
     772:	8a e0       	ldi	r24, 0x0A	; 10
     774:	d7 01       	movw	r26, r14
     776:	8c 93       	st	X, r24
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     778:	80 81       	ld	r24, Z
     77a:	82 ff       	sbrs	r24, 2
     77c:	fd cf       	rjmp	.-6      	; 0x778 <can_auto_baudrate+0x244>
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     77e:	8f ef       	ldi	r24, 0xFF	; 255
     780:	d8 01       	movw	r26, r16
     782:	8c 93       	st	X, r24
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     784:	72 2f       	mov	r23, r18
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     786:	41 30       	cpi	r20, 0x01	; 1
     788:	b1 f5       	brne	.+108    	; 0x7f6 <can_auto_baudrate+0x2c2>
        {
            u8_temp0 = CANSTMOB;
     78a:	ae ee       	ldi	r26, 0xEE	; 238
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	8c 91       	ld	r24, X
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
     790:	90 e0       	ldi	r25, 0x00	; 0
     792:	85 ff       	sbrs	r24, 5
     794:	0e c0       	rjmp	.+28     	; 0x7b2 <can_auto_baudrate+0x27e>
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
                DISABLE_MOB;        //! Disable MOb-0
     796:	af ee       	ldi	r26, 0xEF	; 239
     798:	b0 e0       	ldi	r27, 0x00	; 0
     79a:	8c 91       	ld	r24, X
     79c:	8f 73       	andi	r24, 0x3F	; 63
     79e:	8c 93       	st	X, r24
                CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     7a0:	d7 01       	movw	r26, r14
     7a2:	1c 92       	st	X, r1
                while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     7a4:	80 81       	ld	r24, Z
     7a6:	82 fd       	sbrc	r24, 2
     7a8:	fd cf       	rjmp	.-6      	; 0x7a4 <can_auto_baudrate+0x270>
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
     7aa:	d5 2e       	mov	r13, r21
            u8_temp0 = CANSTMOB;
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
     7ac:	62 2f       	mov	r22, r18
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     7ae:	32 2f       	mov	r19, r18
     7b0:	be c0       	rjmp	.+380    	; 0x92e <can_auto_baudrate+0x3fa>
            }
             //! --- Else stop if any errors
             else
            {
                //! --- MOb error ?
                if ((u8_temp0 & ((1<<BERR)|(1<<SERR)|(1<<CERR)|(1<<FERR)|(1<<AERR))) !=0)
     7b2:	8f 71       	andi	r24, 0x1F	; 31
     7b4:	90 70       	andi	r25, 0x00	; 0
     7b6:	00 97       	sbiw	r24, 0x00	; 0
     7b8:	11 f0       	breq	.+4      	; 0x7be <can_auto_baudrate+0x28a>
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     7ba:	6c 2d       	mov	r22, r12
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
     7bc:	4b 2d       	mov	r20, r11
                }

                u8_temp0 = CANGIT;
     7be:	d8 01       	movw	r26, r16
     7c0:	4c 90       	ld	r4, X

                //! --- Time_out reached ?
                if ((u8_temp0 & (1<<OVRTIM)) !=0 )
     7c2:	55 24       	eor	r5, r5
     7c4:	45 fe       	sbrs	r4, 5
     7c6:	0d c0       	rjmp	.+26     	; 0x7e2 <can_auto_baudrate+0x2ae>
                {
                    if (ovrtim_flag==0)
     7c8:	77 23       	and	r23, r23
     7ca:	29 f4       	brne	.+10     	; 0x7d6 <can_auto_baudrate+0x2a2>
                    {
                        //! --- First Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     7cc:	8c 91       	ld	r24, X
     7ce:	80 62       	ori	r24, 0x20	; 32
     7d0:	8c 93       	st	X, r24
                        ovrtim_flag++;
     7d2:	7c 2d       	mov	r23, r12
     7d4:	06 c0       	rjmp	.+12     	; 0x7e2 <can_auto_baudrate+0x2ae>
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     7d6:	d8 01       	movw	r26, r16
     7d8:	8c 91       	ld	r24, X
     7da:	80 62       	ori	r24, 0x20	; 32
     7dc:	8c 93       	st	X, r24
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     7de:	6c 2d       	mov	r22, r12
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     7e0:	4b 2d       	mov	r20, r11
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     7e2:	c2 01       	movw	r24, r4
     7e4:	8f 70       	andi	r24, 0x0F	; 15
     7e6:	90 70       	andi	r25, 0x00	; 0
     7e8:	00 97       	sbiw	r24, 0x00	; 0
     7ea:	09 f0       	breq	.+2      	; 0x7ee <can_auto_baudrate+0x2ba>
     7ec:	9d c0       	rjmp	.+314    	; 0x928 <can_auto_baudrate+0x3f4>
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     7ee:	41 30       	cpi	r20, 0x01	; 1
     7f0:	61 f2       	breq	.-104    	; 0x78a <can_auto_baudrate+0x256>
     7f2:	35 2f       	mov	r19, r21
     7f4:	01 c0       	rjmp	.+2      	; 0x7f8 <can_auto_baudrate+0x2c4>
     7f6:	35 2f       	mov	r19, r21
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     7f8:	61 30       	cpi	r22, 0x01	; 1
     7fa:	09 f0       	breq	.+2      	; 0x7fe <can_auto_baudrate+0x2ca>
     7fc:	78 c0       	rjmp	.+240    	; 0x8ee <can_auto_baudrate+0x3ba>
     7fe:	83 2f       	mov	r24, r19
     800:	37 2d       	mov	r19, r7
     802:	7a 2c       	mov	r7, r10
     804:	ad 2c       	mov	r10, r13
     806:	d7 2e       	mov	r13, r23
     808:	78 2f       	mov	r23, r24
        {
            if (phs1_inc != 0) phs1++;
     80a:	21 10       	cpse	r2, r1
     80c:	3f 5f       	subi	r19, 0xFF	; 255
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
     80e:	39 30       	cpi	r19, 0x09	; 9
     810:	78 f1       	brcs	.+94     	; 0x870 <can_auto_baudrate+0x33c>
     812:	b7 e0       	ldi	r27, 0x07	; 7
     814:	b6 15       	cp	r27, r6
     816:	60 f5       	brcc	.+88     	; 0x870 <can_auto_baudrate+0x33c>
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
     818:	8a 81       	ldd	r24, Y+2	; 0x02
     81a:	89 31       	cpi	r24, 0x19	; 25
     81c:	31 f0       	breq	.+12     	; 0x82a <can_auto_baudrate+0x2f6>
     81e:	8f 5f       	subi	r24, 0xFF	; 255
     820:	8a 83       	std	Y+2, r24	; 0x02
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     822:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     824:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     826:	36 2d       	mov	r19, r6
     828:	59 c0       	rjmp	.+178    	; 0x8dc <can_auto_baudrate+0x3a8>
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
                    if (brp != BRP_MAX) brp++;
     82a:	99 81       	ldd	r25, Y+1	; 0x01
     82c:	90 34       	cpi	r25, 0x40	; 64
     82e:	41 f0       	breq	.+16     	; 0x840 <can_auto_baudrate+0x30c>
     830:	9f 5f       	subi	r25, 0xFF	; 255
     832:	99 83       	std	Y+1, r25	; 0x01
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     834:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     836:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     838:	36 2d       	mov	r19, r6
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     83a:	ae 81       	ldd	r26, Y+6	; 0x06
     83c:	aa 83       	std	Y+2, r26	; 0x02
     83e:	4e c0       	rjmp	.+156    	; 0x8dc <can_auto_baudrate+0x3a8>
     840:	a7 2c       	mov	r10, r7
     842:	7d 2d       	mov	r23, r13
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                        DISABLE_MOB;        //! Disable MOb-0
     844:	af ee       	ldi	r26, 0xEF	; 239
     846:	b0 e0       	ldi	r27, 0x00	; 0
     848:	8c 91       	ld	r24, X
     84a:	8f 73       	andi	r24, 0x3F	; 63
     84c:	8c 93       	st	X, r24
                        CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     84e:	d7 01       	movw	r26, r14
     850:	1c 92       	st	X, r1
                        while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     852:	80 81       	ld	r24, Z
     854:	82 fd       	sbrc	r24, 2
     856:	fd cf       	rjmp	.-6      	; 0x852 <can_auto_baudrate+0x31e>
                    if (brp != BRP_MAX) brp++;
                    else
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
     858:	d2 2e       	mov	r13, r18
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     85a:	32 2f       	mov	r19, r18
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     85c:	22 2e       	mov	r2, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     85e:	66 24       	eor	r6, r6
     860:	68 94       	set
     862:	61 f8       	bld	r6, 1
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     864:	77 24       	eor	r7, r7
     866:	68 94       	set
     868:	71 f8       	bld	r7, 1
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     86a:	b8 e0       	ldi	r27, 0x08	; 8
     86c:	ba 83       	std	Y+2, r27	; 0x02
     86e:	69 c0       	rjmp	.+210    	; 0x942 <can_auto_baudrate+0x40e>
                }
            }
            else    // if (phs1 > PHS1_MAX ...
            {
                //! --- If psh1 > 5 then phs1 =phs2 or =phs2+1, else phs1=phs2
                if (phs1>5)
     870:	36 30       	cpi	r19, 0x06	; 6
     872:	58 f0       	brcs	.+22     	; 0x88a <can_auto_baudrate+0x356>
                {
                    if (phs1>(phs2+1)) phs1=(++phs2);
     874:	43 2e       	mov	r4, r19
     876:	55 24       	eor	r5, r5
     878:	86 2d       	mov	r24, r6
     87a:	90 e0       	ldi	r25, 0x00	; 0
     87c:	01 96       	adiw	r24, 0x01	; 1
     87e:	84 15       	cp	r24, r4
     880:	95 05       	cpc	r25, r5
     882:	24 f4       	brge	.+8      	; 0x88c <can_auto_baudrate+0x358>
     884:	63 94       	inc	r6
     886:	36 2d       	mov	r19, r6
     888:	01 c0       	rjmp	.+2      	; 0x88c <can_auto_baudrate+0x358>
                }
                else
                {
                phs2=phs1;
     88a:	63 2e       	mov	r6, r19
                }
                prs = ntq - ( phs1 + phs2 + 1 );
     88c:	36 2c       	mov	r3, r6
     88e:	33 0e       	add	r3, r19
     890:	30 94       	com	r3
     892:	8a 81       	ldd	r24, Y+2	; 0x02
     894:	38 0e       	add	r3, r24

                //! --- Test PRS limits
                if ((prs <= PRS_MAX) && (prs >= PRS_MIN))
     896:	83 2d       	mov	r24, r3
     898:	81 50       	subi	r24, 0x01	; 1
     89a:	88 30       	cpi	r24, 0x08	; 8
     89c:	e0 f4       	brcc	.+56     	; 0x8d6 <can_auto_baudrate+0x3a2>
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
     89e:	46 2c       	mov	r4, r6
     8a0:	55 24       	eor	r5, r5
     8a2:	83 2d       	mov	r24, r3
     8a4:	90 e0       	ldi	r25, 0x00	; 0
     8a6:	dc 01       	movw	r26, r24
     8a8:	11 96       	adiw	r26, 0x01	; 1
     8aa:	a3 0f       	add	r26, r19
     8ac:	b1 1d       	adc	r27, r1
     8ae:	bd 83       	std	Y+5, r27	; 0x05
     8b0:	ac 83       	std	Y+4, r26	; 0x04
     8b2:	c2 01       	movw	r24, r4
     8b4:	88 0f       	add	r24, r24
     8b6:	99 1f       	adc	r25, r25
     8b8:	88 0f       	add	r24, r24
     8ba:	99 1f       	adc	r25, r25
     8bc:	8a 17       	cp	r24, r26
     8be:	9b 07       	cpc	r25, r27
     8c0:	64 f0       	brlt	.+24     	; 0x8da <can_auto_baudrate+0x3a6>
     8c2:	c2 01       	movw	r24, r4
     8c4:	88 0f       	add	r24, r24
     8c6:	99 1f       	adc	r25, r25
     8c8:	84 0d       	add	r24, r4
     8ca:	95 1d       	adc	r25, r5
     8cc:	a8 17       	cp	r26, r24
     8ce:	b9 07       	cpc	r27, r25
     8d0:	84 f5       	brge	.+96     	; 0x932 <can_auto_baudrate+0x3fe>
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     8d2:	2c 2c       	mov	r2, r12
     8d4:	03 c0       	rjmp	.+6      	; 0x8dc <can_auto_baudrate+0x3a8>
     8d6:	2c 2c       	mov	r2, r12
     8d8:	01 c0       	rjmp	.+2      	; 0x8dc <can_auto_baudrate+0x3a8>
     8da:	2c 2c       	mov	r2, r12
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     8dc:	61 30       	cpi	r22, 0x01	; 1
     8de:	09 f4       	brne	.+2      	; 0x8e2 <can_auto_baudrate+0x3ae>
     8e0:	94 cf       	rjmp	.-216    	; 0x80a <can_auto_baudrate+0x2d6>
     8e2:	87 2f       	mov	r24, r23
     8e4:	7d 2d       	mov	r23, r13
     8e6:	da 2c       	mov	r13, r10
     8e8:	a7 2c       	mov	r10, r7
     8ea:	73 2e       	mov	r7, r19
     8ec:	38 2f       	mov	r19, r24
    {
        Can_set_mob(u8_temp0);  //! Page index
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
     8ee:	31 30       	cpi	r19, 0x01	; 1
     8f0:	09 f4       	brne	.+2      	; 0x8f4 <can_auto_baudrate+0x3c0>
     8f2:	ee ce       	rjmp	.-548    	; 0x6d0 <can_auto_baudrate+0x19c>
            }
        } // while (evaluate ...
    } // while (bt_not_found ...

    return (bt_performed);
}
     8f4:	8d 2d       	mov	r24, r13
     8f6:	26 96       	adiw	r28, 0x06	; 6
     8f8:	0f b6       	in	r0, 0x3f	; 63
     8fa:	f8 94       	cli
     8fc:	de bf       	out	0x3e, r29	; 62
     8fe:	0f be       	out	0x3f, r0	; 63
     900:	cd bf       	out	0x3d, r28	; 61
     902:	df 91       	pop	r29
     904:	cf 91       	pop	r28
     906:	1f 91       	pop	r17
     908:	0f 91       	pop	r16
     90a:	ff 90       	pop	r15
     90c:	ef 90       	pop	r14
     90e:	df 90       	pop	r13
     910:	cf 90       	pop	r12
     912:	bf 90       	pop	r11
     914:	af 90       	pop	r10
     916:	9f 90       	pop	r9
     918:	8f 90       	pop	r8
     91a:	7f 90       	pop	r7
     91c:	6f 90       	pop	r6
     91e:	5f 90       	pop	r5
     920:	4f 90       	pop	r4
     922:	3f 90       	pop	r3
     924:	2f 90       	pop	r2
     926:	08 95       	ret
                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                    try_conf = 1;       //! Try this configuration
     928:	a5 2e       	mov	r10, r21
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     92a:	65 2f       	mov	r22, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     92c:	35 2f       	mov	r19, r21
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     92e:	42 2f       	mov	r20, r18
     930:	63 cf       	rjmp	.-314    	; 0x7f8 <can_auto_baudrate+0x2c4>
     932:	87 2f       	mov	r24, r23
     934:	7d 2d       	mov	r23, r13
     936:	da 2c       	mov	r13, r10
     938:	a7 2c       	mov	r10, r7
     93a:	73 2e       	mov	r7, r19
     93c:	38 2f       	mov	r19, r24
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
                    {
                        evaluate = 0;     //! Out of "while (evaluate ..." loop &
                        wait_for_rx = 1;  //!    new "while (bt_not_found ..." loop
     93e:	45 2f       	mov	r20, r21
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     940:	25 2e       	mov	r2, r21
     942:	62 2f       	mov	r22, r18
     944:	d4 cf       	rjmp	.-88     	; 0x8ee <can_auto_baudrate+0x3ba>

00000946 <Can_conf_bt_flex>:
//!
//! This function programs the CANBTx registers with the Userdefinded values
//! 
U8 Can_conf_bt_flex(U8 bt1, U8 bt2, U8 bt3)
{
	CANBT1=bt1;
     946:	80 93 e2 00 	sts	0x00E2, r24
	CANBT2=bt2;
     94a:	60 93 e3 00 	sts	0x00E3, r22
	CANBT3=bt3;
     94e:	40 93 e4 00 	sts	0x00E4, r20
	
	
    return 1;
}
     952:	81 e0       	ldi	r24, 0x01	; 1
     954:	08 95       	ret

00000956 <can_fixed_baudrate>:
		else if (baudrate == CAN_1000) Can_conf_bt_flex(0x00, 0x0C, 0x37 ); //!< -- 1000Kb/s, 16x Tscl, sampling at 75%
		else Can_conf_bt();
		return 1;
	#endif
	#if FOSC == 12000
		Can_reset();
     956:	91 e0       	ldi	r25, 0x01	; 1
     958:	90 93 d8 00 	sts	0x00D8, r25
		if(baudrate == CAN_500) Can_conf_bt_flex(0x02, 0x08, 0x25); //!< -- 500Kb/s, 8x 2Tscl, sampling at 75%
     95c:	85 30       	cpi	r24, 0x05	; 5
     95e:	31 f4       	brne	.+12     	; 0x96c <can_fixed_baudrate+0x16>
     960:	82 e0       	ldi	r24, 0x02	; 2
     962:	68 e0       	ldi	r22, 0x08	; 8
     964:	45 e2       	ldi	r20, 0x25	; 37
     966:	0e 94 a3 04 	call	0x946	; 0x946 <Can_conf_bt_flex>
     96a:	06 c0       	rjmp	.+12     	; 0x978 <can_fixed_baudrate+0x22>
		else(Can_conf_bt());
     96c:	10 92 e2 00 	sts	0x00E2, r1
     970:	10 92 e3 00 	sts	0x00E3, r1
     974:	10 92 e4 00 	sts	0x00E4, r1
		return 1;
	#else
	#   error This FOSC value is not yet programmed, please add values above
	#endif
}
     978:	81 e0       	ldi	r24, 0x01	; 1
     97a:	08 95       	ret

0000097c <get_idmask>:
//!
//!	Autor: 	 Muri Christian
//!
//------------------------------------------------------------------------------
static U32 get_idmask (st_cmd_t* cmd)
{	
     97c:	0f 93       	push	r16
     97e:	1f 93       	push	r17
     980:	fc 01       	movw	r30, r24
	U32 mask;	

	//Maske 11 Bit
	if((cmd->ctrl.ide)==0){
     982:	87 85       	ldd	r24, Z+15	; 0x0f
     984:	88 23       	and	r24, r24
     986:	91 f4       	brne	.+36     	; 0x9ac <get_idmask+0x30>
		mask = cmd->id_mask;
     988:	02 85       	ldd	r16, Z+10	; 0x0a
     98a:	13 85       	ldd	r17, Z+11	; 0x0b
     98c:	24 85       	ldd	r18, Z+12	; 0x0c
     98e:	35 85       	ldd	r19, Z+13	; 0x0d
		mask = mask << 18;
     990:	0f 2e       	mov	r0, r31
     992:	f2 e1       	ldi	r31, 0x12	; 18
     994:	00 0f       	add	r16, r16
     996:	11 1f       	adc	r17, r17
     998:	22 1f       	adc	r18, r18
     99a:	33 1f       	adc	r19, r19
     99c:	fa 95       	dec	r31
     99e:	d1 f7       	brne	.-12     	; 0x994 <get_idmask+0x18>
     9a0:	f0 2d       	mov	r31, r0
		mask = mask | 0xE003FFFF;
     9a2:	0f 6f       	ori	r16, 0xFF	; 255
     9a4:	1f 6f       	ori	r17, 0xFF	; 255
     9a6:	23 60       	ori	r18, 0x03	; 3
     9a8:	30 6e       	ori	r19, 0xE0	; 224
		return mask;
     9aa:	05 c0       	rjmp	.+10     	; 0x9b6 <get_idmask+0x3a>
	}
	
	//Maske 29 Bit
	mask = cmd->id_mask;
     9ac:	02 85       	ldd	r16, Z+10	; 0x0a
     9ae:	13 85       	ldd	r17, Z+11	; 0x0b
     9b0:	24 85       	ldd	r18, Z+12	; 0x0c
     9b2:	35 85       	ldd	r19, Z+13	; 0x0d
	mask = mask | 0xE0000000;
     9b4:	30 6e       	ori	r19, 0xE0	; 224
	return mask;

}
     9b6:	60 2f       	mov	r22, r16
     9b8:	71 2f       	mov	r23, r17
     9ba:	82 2f       	mov	r24, r18
     9bc:	93 2f       	mov	r25, r19
     9be:	1f 91       	pop	r17
     9c0:	0f 91       	pop	r16
     9c2:	08 95       	ret

000009c4 <can_init>:
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     9c4:	0e 94 ab 04 	call	0x956	; 0x956 <can_fixed_baudrate>
     9c8:	88 23       	and	r24, r24
     9ca:	49 f0       	breq	.+18     	; 0x9de <can_init+0x1a>
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
     9cc:	0e 94 33 02 	call	0x466	; 0x466 <can_clear_all_mob>
    Can_enable();                               // c.f. macro in "can_drv.h" 
     9d0:	e8 ed       	ldi	r30, 0xD8	; 216
     9d2:	f0 e0       	ldi	r31, 0x00	; 0
     9d4:	80 81       	ld	r24, Z
     9d6:	82 60       	ori	r24, 0x02	; 2
     9d8:	80 83       	st	Z, r24
    return (1);
     9da:	81 e0       	ldi	r24, 0x01	; 1
     9dc:	08 95       	ret
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     9de:	80 e0       	ldi	r24, 0x00	; 0
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
    Can_enable();                               // c.f. macro in "can_drv.h" 
    return (1);
}
     9e0:	08 95       	ret

000009e2 <can_off>:
//!
//------------------------------------------------------------------------------

void can_off (void)								//nderung Muri Christian
{
	Can_disable();								// c.f. macro in "can_drv.h" 
     9e2:	e8 ed       	ldi	r30, 0xD8	; 216
     9e4:	f0 e0       	ldi	r31, 0x00	; 0
     9e6:	80 81       	ld	r24, Z
     9e8:	8d 7f       	andi	r24, 0xFD	; 253
     9ea:	80 83       	st	Z, r24
}
     9ec:	08 95       	ret

000009ee <can_cmd>:
//! @return CAN_CMD_ACCEPTED - command is accepted
//!         CAN_CMD_REFUSED  - command is refused
//!
//------------------------------------------------------------------------------
U8 can_cmd(st_cmd_t* cmd)
{
     9ee:	0f 93       	push	r16
     9f0:	1f 93       	push	r17
     9f2:	cf 93       	push	r28
     9f4:	df 93       	push	r29
     9f6:	00 d0       	rcall	.+0      	; 0x9f8 <can_cmd+0xa>
     9f8:	00 d0       	rcall	.+0      	; 0x9fa <can_cmd+0xc>
     9fa:	cd b7       	in	r28, 0x3d	; 61
     9fc:	de b7       	in	r29, 0x3e	; 62
     9fe:	8c 01       	movw	r16, r24
  U8 mob_handle, cpt;
  U32 u32_temp;
  
  if (cmd->cmd == CMD_ABORT)
     a00:	dc 01       	movw	r26, r24
     a02:	11 96       	adiw	r26, 0x01	; 1
     a04:	8c 91       	ld	r24, X
     a06:	11 97       	sbiw	r26, 0x01	; 1
     a08:	8c 30       	cpi	r24, 0x0C	; 12
     a0a:	b1 f4       	brne	.+44     	; 0xa38 <can_cmd+0x4a>
  {
    if (cmd->status == MOB_PENDING)
     a0c:	19 96       	adiw	r26, 0x09	; 9
     a0e:	8c 91       	ld	r24, X
     a10:	19 97       	sbiw	r26, 0x09	; 9
     a12:	80 36       	cpi	r24, 0x60	; 96
     a14:	69 f4       	brne	.+26     	; 0xa30 <can_cmd+0x42>
    {
      // Rx or Tx not yet performed
      Can_set_mob(cmd->handle);
     a16:	8c 91       	ld	r24, X
     a18:	82 95       	swap	r24
     a1a:	80 7f       	andi	r24, 0xF0	; 240
     a1c:	80 93 ed 00 	sts	0x00ED, r24
      Can_mob_abort();
     a20:	ef ee       	ldi	r30, 0xEF	; 239
     a22:	f0 e0       	ldi	r31, 0x00	; 0
     a24:	80 81       	ld	r24, Z
     a26:	8f 73       	andi	r24, 0x3F	; 63
     a28:	80 83       	st	Z, r24
      Can_clear_status_mob();       // To be sure !
     a2a:	10 92 ee 00 	sts	0x00EE, r1
      cmd->handle = 0;
     a2e:	1c 92       	st	X, r1
    }
    cmd->status = STATUS_CLEARED; 
     a30:	f8 01       	movw	r30, r16
     a32:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     a34:	80 e0       	ldi	r24, 0x00	; 0
     a36:	ac c5       	rjmp	.+2904   	; 0x1590 <__stack+0x491>
    }
    cmd->status = STATUS_CLEARED; 
  }
  else
  {
    mob_handle = can_get_mob_free();
     a38:	0e 94 45 02 	call	0x48a	; 0x48a <can_get_mob_free>
    if (mob_handle!= NO_MOB)
     a3c:	8f 3f       	cpi	r24, 0xFF	; 255
     a3e:	09 f4       	brne	.+2      	; 0xa42 <can_cmd+0x54>
     a40:	a1 c5       	rjmp	.+2882   	; 0x1584 <__stack+0x485>
    {
      cmd->status = MOB_PENDING; 
     a42:	90 e6       	ldi	r25, 0x60	; 96
     a44:	d8 01       	movw	r26, r16
     a46:	19 96       	adiw	r26, 0x09	; 9
     a48:	9c 93       	st	X, r25
     a4a:	19 97       	sbiw	r26, 0x09	; 9
      cmd->handle = mob_handle;
     a4c:	8c 93       	st	X, r24
      Can_set_mob(mob_handle);
     a4e:	82 95       	swap	r24
     a50:	80 7f       	andi	r24, 0xF0	; 240
     a52:	80 93 ed 00 	sts	0x00ED, r24
      Can_clear_mob();
     a56:	ee ee       	ldi	r30, 0xEE	; 238
     a58:	f0 e0       	ldi	r31, 0x00	; 0
     a5a:	11 92       	st	Z+, r1
     a5c:	e8 3f       	cpi	r30, 0xF8	; 248
     a5e:	f1 05       	cpc	r31, r1
     a60:	e1 f7       	brne	.-8      	; 0xa5a <can_cmd+0x6c>
          
      switch (cmd->cmd)
     a62:	f8 01       	movw	r30, r16
     a64:	81 81       	ldd	r24, Z+1	; 0x01
     a66:	86 30       	cpi	r24, 0x06	; 6
     a68:	09 f4       	brne	.+2      	; 0xa6c <can_cmd+0x7e>
     a6a:	56 c2       	rjmp	.+1196   	; 0xf18 <can_cmd+0x52a>
     a6c:	87 30       	cpi	r24, 0x07	; 7
     a6e:	90 f4       	brcc	.+36     	; 0xa94 <can_cmd+0xa6>
     a70:	83 30       	cpi	r24, 0x03	; 3
     a72:	09 f4       	brne	.+2      	; 0xa76 <can_cmd+0x88>
     a74:	12 c1       	rjmp	.+548    	; 0xc9a <can_cmd+0x2ac>
     a76:	84 30       	cpi	r24, 0x04	; 4
     a78:	30 f4       	brcc	.+12     	; 0xa86 <can_cmd+0x98>
     a7a:	81 30       	cpi	r24, 0x01	; 1
     a7c:	11 f1       	breq	.+68     	; 0xac2 <can_cmd+0xd4>
     a7e:	82 30       	cpi	r24, 0x02	; 2
     a80:	09 f0       	breq	.+2      	; 0xa84 <can_cmd+0x96>
     a82:	7c c5       	rjmp	.+2808   	; 0x157c <__stack+0x47d>
     a84:	98 c0       	rjmp	.+304    	; 0xbb6 <can_cmd+0x1c8>
     a86:	84 30       	cpi	r24, 0x04	; 4
     a88:	09 f4       	brne	.+2      	; 0xa8c <can_cmd+0x9e>
     a8a:	67 c1       	rjmp	.+718    	; 0xd5a <can_cmd+0x36c>
     a8c:	85 30       	cpi	r24, 0x05	; 5
     a8e:	09 f0       	breq	.+2      	; 0xa92 <can_cmd+0xa4>
     a90:	75 c5       	rjmp	.+2794   	; 0x157c <__stack+0x47d>
     a92:	aa c1       	rjmp	.+852    	; 0xde8 <can_cmd+0x3fa>
     a94:	89 30       	cpi	r24, 0x09	; 9
     a96:	09 f4       	brne	.+2      	; 0xa9a <can_cmd+0xac>
     a98:	be c3       	rjmp	.+1916   	; 0x1216 <__stack+0x117>
     a9a:	8a 30       	cpi	r24, 0x0A	; 10
     a9c:	38 f4       	brcc	.+14     	; 0xaac <can_cmd+0xbe>
     a9e:	87 30       	cpi	r24, 0x07	; 7
     aa0:	09 f4       	brne	.+2      	; 0xaa4 <can_cmd+0xb6>
     aa2:	8f c2       	rjmp	.+1310   	; 0xfc2 <can_cmd+0x5d4>
     aa4:	88 30       	cpi	r24, 0x08	; 8
     aa6:	09 f0       	breq	.+2      	; 0xaaa <can_cmd+0xbc>
     aa8:	69 c5       	rjmp	.+2770   	; 0x157c <__stack+0x47d>
     aaa:	1b c3       	rjmp	.+1590   	; 0x10e2 <can_cmd+0x6f4>
     aac:	8a 30       	cpi	r24, 0x0A	; 10
     aae:	21 f0       	breq	.+8      	; 0xab8 <can_cmd+0xca>
     ab0:	8b 30       	cpi	r24, 0x0B	; 11
     ab2:	09 f0       	breq	.+2      	; 0xab6 <can_cmd+0xc8>
     ab4:	63 c5       	rjmp	.+2758   	; 0x157c <__stack+0x47d>
     ab6:	b1 c4       	rjmp	.+2402   	; 0x141a <__stack+0x31b>
          Can_set_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     ab8:	86 81       	ldd	r24, Z+6	; 0x06
     aba:	88 23       	and	r24, r24
     abc:	09 f0       	breq	.+2      	; 0xac0 <can_cmd+0xd2>
     abe:	49 c4       	rjmp	.+2194   	; 0x1352 <__stack+0x253>
     ac0:	57 c4       	rjmp	.+2222   	; 0x1370 <__stack+0x271>
          
      switch (cmd->cmd)
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     ac2:	f8 01       	movw	r30, r16
     ac4:	87 85       	ldd	r24, Z+15	; 0x0f
     ac6:	88 23       	and	r24, r24
     ac8:	69 f1       	breq	.+90     	; 0xb24 <can_cmd+0x136>
     aca:	94 81       	ldd	r25, Z+4	; 0x04
     acc:	92 95       	swap	r25
     ace:	96 95       	lsr	r25
     ad0:	97 70       	andi	r25, 0x07	; 7
     ad2:	85 81       	ldd	r24, Z+5	; 0x05
     ad4:	88 0f       	add	r24, r24
     ad6:	88 0f       	add	r24, r24
     ad8:	88 0f       	add	r24, r24
     ada:	89 0f       	add	r24, r25
     adc:	80 93 f3 00 	sts	0x00F3, r24
     ae0:	93 81       	ldd	r25, Z+3	; 0x03
     ae2:	92 95       	swap	r25
     ae4:	96 95       	lsr	r25
     ae6:	97 70       	andi	r25, 0x07	; 7
     ae8:	84 81       	ldd	r24, Z+4	; 0x04
     aea:	88 0f       	add	r24, r24
     aec:	88 0f       	add	r24, r24
     aee:	88 0f       	add	r24, r24
     af0:	89 0f       	add	r24, r25
     af2:	80 93 f2 00 	sts	0x00F2, r24
     af6:	92 81       	ldd	r25, Z+2	; 0x02
     af8:	92 95       	swap	r25
     afa:	96 95       	lsr	r25
     afc:	97 70       	andi	r25, 0x07	; 7
     afe:	83 81       	ldd	r24, Z+3	; 0x03
     b00:	88 0f       	add	r24, r24
     b02:	88 0f       	add	r24, r24
     b04:	88 0f       	add	r24, r24
     b06:	89 0f       	add	r24, r25
     b08:	80 93 f1 00 	sts	0x00F1, r24
     b0c:	82 81       	ldd	r24, Z+2	; 0x02
     b0e:	88 0f       	add	r24, r24
     b10:	88 0f       	add	r24, r24
     b12:	88 0f       	add	r24, r24
     b14:	80 93 f0 00 	sts	0x00F0, r24
     b18:	ef ee       	ldi	r30, 0xEF	; 239
     b1a:	f0 e0       	ldi	r31, 0x00	; 0
     b1c:	80 81       	ld	r24, Z
     b1e:	80 61       	ori	r24, 0x10	; 16
     b20:	80 83       	st	Z, r24
     b22:	16 c0       	rjmp	.+44     	; 0xb50 <can_cmd+0x162>
          else              { Can_set_std_id(cmd->id.std);}
     b24:	92 81       	ldd	r25, Z+2	; 0x02
     b26:	96 95       	lsr	r25
     b28:	96 95       	lsr	r25
     b2a:	96 95       	lsr	r25
     b2c:	83 81       	ldd	r24, Z+3	; 0x03
     b2e:	82 95       	swap	r24
     b30:	88 0f       	add	r24, r24
     b32:	80 7e       	andi	r24, 0xE0	; 224
     b34:	89 0f       	add	r24, r25
     b36:	80 93 f3 00 	sts	0x00F3, r24
     b3a:	82 81       	ldd	r24, Z+2	; 0x02
     b3c:	82 95       	swap	r24
     b3e:	88 0f       	add	r24, r24
     b40:	80 7e       	andi	r24, 0xE0	; 224
     b42:	80 93 f2 00 	sts	0x00F2, r24
     b46:	ef ee       	ldi	r30, 0xEF	; 239
     b48:	f0 e0       	ldi	r31, 0x00	; 0
     b4a:	80 81       	ld	r24, Z
     b4c:	8f 7e       	andi	r24, 0xEF	; 239
     b4e:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     b50:	f8 01       	movw	r30, r16
     b52:	86 81       	ldd	r24, Z+6	; 0x06
     b54:	88 23       	and	r24, r24
     b56:	79 f0       	breq	.+30     	; 0xb76 <can_cmd+0x188>
     b58:	80 e0       	ldi	r24, 0x00	; 0
     b5a:	2a ef       	ldi	r18, 0xFA	; 250
     b5c:	30 e0       	ldi	r19, 0x00	; 0
     b5e:	f8 01       	movw	r30, r16
     b60:	a7 81       	ldd	r26, Z+7	; 0x07
     b62:	b0 85       	ldd	r27, Z+8	; 0x08
     b64:	a8 0f       	add	r26, r24
     b66:	b1 1d       	adc	r27, r1
     b68:	9c 91       	ld	r25, X
     b6a:	d9 01       	movw	r26, r18
     b6c:	9c 93       	st	X, r25
     b6e:	8f 5f       	subi	r24, 0xFF	; 255
     b70:	96 81       	ldd	r25, Z+6	; 0x06
     b72:	89 17       	cp	r24, r25
     b74:	a0 f3       	brcs	.-24     	; 0xb5e <can_cmd+0x170>
          if (cmd->ctrl.rtr) Can_set_rtr(); 
     b76:	f8 01       	movw	r30, r16
     b78:	86 85       	ldd	r24, Z+14	; 0x0e
     b7a:	88 23       	and	r24, r24
     b7c:	31 f0       	breq	.+12     	; 0xb8a <can_cmd+0x19c>
     b7e:	e0 ef       	ldi	r30, 0xF0	; 240
     b80:	f0 e0       	ldi	r31, 0x00	; 0
     b82:	80 81       	ld	r24, Z
     b84:	84 60       	ori	r24, 0x04	; 4
     b86:	80 83       	st	Z, r24
     b88:	05 c0       	rjmp	.+10     	; 0xb94 <can_cmd+0x1a6>
            else Can_clear_rtr();    
     b8a:	e0 ef       	ldi	r30, 0xF0	; 240
     b8c:	f0 e0       	ldi	r31, 0x00	; 0
     b8e:	80 81       	ld	r24, Z
     b90:	8b 7f       	andi	r24, 0xFB	; 251
     b92:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     b94:	ef ee       	ldi	r30, 0xEF	; 239
     b96:	f0 e0       	ldi	r31, 0x00	; 0
     b98:	90 81       	ld	r25, Z
     b9a:	d8 01       	movw	r26, r16
     b9c:	16 96       	adiw	r26, 0x06	; 6
     b9e:	8c 91       	ld	r24, X
     ba0:	16 97       	sbiw	r26, 0x06	; 6
     ba2:	89 2b       	or	r24, r25
     ba4:	80 83       	st	Z, r24
          Can_config_tx();
     ba6:	80 81       	ld	r24, Z
     ba8:	8f 73       	andi	r24, 0x3F	; 63
     baa:	80 83       	st	Z, r24
     bac:	80 81       	ld	r24, Z
     bae:	80 64       	ori	r24, 0x40	; 64
     bb0:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     bb2:	80 e0       	ldi	r24, 0x00	; 0
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          if (cmd->ctrl.rtr) Can_set_rtr(); 
            else Can_clear_rtr();    
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     bb4:	ed c4       	rjmp	.+2522   	; 0x1590 <__stack+0x491>
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     bb6:	f8 01       	movw	r30, r16
     bb8:	87 85       	ldd	r24, Z+15	; 0x0f
     bba:	88 23       	and	r24, r24
     bbc:	69 f1       	breq	.+90     	; 0xc18 <can_cmd+0x22a>
     bbe:	94 81       	ldd	r25, Z+4	; 0x04
     bc0:	92 95       	swap	r25
     bc2:	96 95       	lsr	r25
     bc4:	97 70       	andi	r25, 0x07	; 7
     bc6:	85 81       	ldd	r24, Z+5	; 0x05
     bc8:	88 0f       	add	r24, r24
     bca:	88 0f       	add	r24, r24
     bcc:	88 0f       	add	r24, r24
     bce:	89 0f       	add	r24, r25
     bd0:	80 93 f3 00 	sts	0x00F3, r24
     bd4:	93 81       	ldd	r25, Z+3	; 0x03
     bd6:	92 95       	swap	r25
     bd8:	96 95       	lsr	r25
     bda:	97 70       	andi	r25, 0x07	; 7
     bdc:	84 81       	ldd	r24, Z+4	; 0x04
     bde:	88 0f       	add	r24, r24
     be0:	88 0f       	add	r24, r24
     be2:	88 0f       	add	r24, r24
     be4:	89 0f       	add	r24, r25
     be6:	80 93 f2 00 	sts	0x00F2, r24
     bea:	92 81       	ldd	r25, Z+2	; 0x02
     bec:	92 95       	swap	r25
     bee:	96 95       	lsr	r25
     bf0:	97 70       	andi	r25, 0x07	; 7
     bf2:	83 81       	ldd	r24, Z+3	; 0x03
     bf4:	88 0f       	add	r24, r24
     bf6:	88 0f       	add	r24, r24
     bf8:	88 0f       	add	r24, r24
     bfa:	89 0f       	add	r24, r25
     bfc:	80 93 f1 00 	sts	0x00F1, r24
     c00:	82 81       	ldd	r24, Z+2	; 0x02
     c02:	88 0f       	add	r24, r24
     c04:	88 0f       	add	r24, r24
     c06:	88 0f       	add	r24, r24
     c08:	80 93 f0 00 	sts	0x00F0, r24
     c0c:	ef ee       	ldi	r30, 0xEF	; 239
     c0e:	f0 e0       	ldi	r31, 0x00	; 0
     c10:	80 81       	ld	r24, Z
     c12:	80 61       	ori	r24, 0x10	; 16
     c14:	80 83       	st	Z, r24
     c16:	16 c0       	rjmp	.+44     	; 0xc44 <can_cmd+0x256>
          else              { Can_set_std_id(cmd->id.std);}
     c18:	92 81       	ldd	r25, Z+2	; 0x02
     c1a:	96 95       	lsr	r25
     c1c:	96 95       	lsr	r25
     c1e:	96 95       	lsr	r25
     c20:	83 81       	ldd	r24, Z+3	; 0x03
     c22:	82 95       	swap	r24
     c24:	88 0f       	add	r24, r24
     c26:	80 7e       	andi	r24, 0xE0	; 224
     c28:	89 0f       	add	r24, r25
     c2a:	80 93 f3 00 	sts	0x00F3, r24
     c2e:	82 81       	ldd	r24, Z+2	; 0x02
     c30:	82 95       	swap	r24
     c32:	88 0f       	add	r24, r24
     c34:	80 7e       	andi	r24, 0xE0	; 224
     c36:	80 93 f2 00 	sts	0x00F2, r24
     c3a:	ef ee       	ldi	r30, 0xEF	; 239
     c3c:	f0 e0       	ldi	r31, 0x00	; 0
     c3e:	80 81       	ld	r24, Z
     c40:	8f 7e       	andi	r24, 0xEF	; 239
     c42:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     c44:	f8 01       	movw	r30, r16
     c46:	86 81       	ldd	r24, Z+6	; 0x06
     c48:	88 23       	and	r24, r24
     c4a:	79 f0       	breq	.+30     	; 0xc6a <can_cmd+0x27c>
     c4c:	80 e0       	ldi	r24, 0x00	; 0
     c4e:	2a ef       	ldi	r18, 0xFA	; 250
     c50:	30 e0       	ldi	r19, 0x00	; 0
     c52:	f8 01       	movw	r30, r16
     c54:	a7 81       	ldd	r26, Z+7	; 0x07
     c56:	b0 85       	ldd	r27, Z+8	; 0x08
     c58:	a8 0f       	add	r26, r24
     c5a:	b1 1d       	adc	r27, r1
     c5c:	9c 91       	ld	r25, X
     c5e:	d9 01       	movw	r26, r18
     c60:	9c 93       	st	X, r25
     c62:	8f 5f       	subi	r24, 0xFF	; 255
     c64:	96 81       	ldd	r25, Z+6	; 0x06
     c66:	89 17       	cp	r24, r25
     c68:	a0 f3       	brcs	.-24     	; 0xc52 <can_cmd+0x264>
          cmd->ctrl.rtr=0; Can_clear_rtr();
     c6a:	f8 01       	movw	r30, r16
     c6c:	16 86       	std	Z+14, r1	; 0x0e
     c6e:	e0 ef       	ldi	r30, 0xF0	; 240
     c70:	f0 e0       	ldi	r31, 0x00	; 0
     c72:	80 81       	ld	r24, Z
     c74:	8b 7f       	andi	r24, 0xFB	; 251
     c76:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     c78:	ef ee       	ldi	r30, 0xEF	; 239
     c7a:	f0 e0       	ldi	r31, 0x00	; 0
     c7c:	90 81       	ld	r25, Z
     c7e:	d8 01       	movw	r26, r16
     c80:	16 96       	adiw	r26, 0x06	; 6
     c82:	8c 91       	ld	r24, X
     c84:	16 97       	sbiw	r26, 0x06	; 6
     c86:	89 2b       	or	r24, r25
     c88:	80 83       	st	Z, r24
          Can_config_tx();
     c8a:	80 81       	ld	r24, Z
     c8c:	8f 73       	andi	r24, 0x3F	; 63
     c8e:	80 83       	st	Z, r24
     c90:	80 81       	ld	r24, Z
     c92:	80 64       	ori	r24, 0x40	; 64
     c94:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     c96:	80 e0       	ldi	r24, 0x00	; 0
          else              { Can_set_std_id(cmd->id.std);}
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          cmd->ctrl.rtr=0; Can_clear_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     c98:	7b c4       	rjmp	.+2294   	; 0x1590 <__stack+0x491>
        //------------      
        case CMD_TX_REMOTE:       
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     c9a:	f8 01       	movw	r30, r16
     c9c:	87 85       	ldd	r24, Z+15	; 0x0f
     c9e:	88 23       	and	r24, r24
     ca0:	69 f1       	breq	.+90     	; 0xcfc <can_cmd+0x30e>
     ca2:	94 81       	ldd	r25, Z+4	; 0x04
     ca4:	92 95       	swap	r25
     ca6:	96 95       	lsr	r25
     ca8:	97 70       	andi	r25, 0x07	; 7
     caa:	85 81       	ldd	r24, Z+5	; 0x05
     cac:	88 0f       	add	r24, r24
     cae:	88 0f       	add	r24, r24
     cb0:	88 0f       	add	r24, r24
     cb2:	89 0f       	add	r24, r25
     cb4:	80 93 f3 00 	sts	0x00F3, r24
     cb8:	93 81       	ldd	r25, Z+3	; 0x03
     cba:	92 95       	swap	r25
     cbc:	96 95       	lsr	r25
     cbe:	97 70       	andi	r25, 0x07	; 7
     cc0:	84 81       	ldd	r24, Z+4	; 0x04
     cc2:	88 0f       	add	r24, r24
     cc4:	88 0f       	add	r24, r24
     cc6:	88 0f       	add	r24, r24
     cc8:	89 0f       	add	r24, r25
     cca:	80 93 f2 00 	sts	0x00F2, r24
     cce:	92 81       	ldd	r25, Z+2	; 0x02
     cd0:	92 95       	swap	r25
     cd2:	96 95       	lsr	r25
     cd4:	97 70       	andi	r25, 0x07	; 7
     cd6:	83 81       	ldd	r24, Z+3	; 0x03
     cd8:	88 0f       	add	r24, r24
     cda:	88 0f       	add	r24, r24
     cdc:	88 0f       	add	r24, r24
     cde:	89 0f       	add	r24, r25
     ce0:	80 93 f1 00 	sts	0x00F1, r24
     ce4:	82 81       	ldd	r24, Z+2	; 0x02
     ce6:	88 0f       	add	r24, r24
     ce8:	88 0f       	add	r24, r24
     cea:	88 0f       	add	r24, r24
     cec:	80 93 f0 00 	sts	0x00F0, r24
     cf0:	ef ee       	ldi	r30, 0xEF	; 239
     cf2:	f0 e0       	ldi	r31, 0x00	; 0
     cf4:	80 81       	ld	r24, Z
     cf6:	80 61       	ori	r24, 0x10	; 16
     cf8:	80 83       	st	Z, r24
     cfa:	16 c0       	rjmp	.+44     	; 0xd28 <can_cmd+0x33a>
          else              { Can_set_std_id(cmd->id.std);}
     cfc:	92 81       	ldd	r25, Z+2	; 0x02
     cfe:	96 95       	lsr	r25
     d00:	96 95       	lsr	r25
     d02:	96 95       	lsr	r25
     d04:	83 81       	ldd	r24, Z+3	; 0x03
     d06:	82 95       	swap	r24
     d08:	88 0f       	add	r24, r24
     d0a:	80 7e       	andi	r24, 0xE0	; 224
     d0c:	89 0f       	add	r24, r25
     d0e:	80 93 f3 00 	sts	0x00F3, r24
     d12:	82 81       	ldd	r24, Z+2	; 0x02
     d14:	82 95       	swap	r24
     d16:	88 0f       	add	r24, r24
     d18:	80 7e       	andi	r24, 0xE0	; 224
     d1a:	80 93 f2 00 	sts	0x00F2, r24
     d1e:	ef ee       	ldi	r30, 0xEF	; 239
     d20:	f0 e0       	ldi	r31, 0x00	; 0
     d22:	80 81       	ld	r24, Z
     d24:	8f 7e       	andi	r24, 0xEF	; 239
     d26:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtr();
     d28:	81 e0       	ldi	r24, 0x01	; 1
     d2a:	f8 01       	movw	r30, r16
     d2c:	86 87       	std	Z+14, r24	; 0x0e
     d2e:	e0 ef       	ldi	r30, 0xF0	; 240
     d30:	f0 e0       	ldi	r31, 0x00	; 0
     d32:	80 81       	ld	r24, Z
     d34:	84 60       	ori	r24, 0x04	; 4
     d36:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     d38:	ef ee       	ldi	r30, 0xEF	; 239
     d3a:	f0 e0       	ldi	r31, 0x00	; 0
     d3c:	90 81       	ld	r25, Z
     d3e:	d8 01       	movw	r26, r16
     d40:	16 96       	adiw	r26, 0x06	; 6
     d42:	8c 91       	ld	r24, X
     d44:	16 97       	sbiw	r26, 0x06	; 6
     d46:	89 2b       	or	r24, r25
     d48:	80 83       	st	Z, r24
          Can_config_tx();
     d4a:	80 81       	ld	r24, Z
     d4c:	8f 73       	andi	r24, 0x3F	; 63
     d4e:	80 83       	st	Z, r24
     d50:	80 81       	ld	r24, Z
     d52:	80 64       	ori	r24, 0x40	; 64
     d54:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     d56:	80 e0       	ldi	r24, 0x00	; 0
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
          else              { Can_set_std_id(cmd->id.std);}
          cmd->ctrl.rtr=1; Can_set_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     d58:	1b c4       	rjmp	.+2102   	; 0x1590 <__stack+0x491>
        //------------      
        case CMD_RX:

		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
     d5a:	8f ef       	ldi	r24, 0xFF	; 255
     d5c:	9f ef       	ldi	r25, 0xFF	; 255
     d5e:	dc 01       	movw	r26, r24
     d60:	89 83       	std	Y+1, r24	; 0x01
     d62:	9a 83       	std	Y+2, r25	; 0x02
     d64:	ab 83       	std	Y+3, r26	; 0x03
     d66:	bc 83       	std	Y+4, r27	; 0x04
     d68:	9b 81       	ldd	r25, Y+3	; 0x03
     d6a:	92 95       	swap	r25
     d6c:	96 95       	lsr	r25
     d6e:	97 70       	andi	r25, 0x07	; 7
     d70:	8c 81       	ldd	r24, Y+4	; 0x04
     d72:	88 0f       	add	r24, r24
     d74:	88 0f       	add	r24, r24
     d76:	88 0f       	add	r24, r24
     d78:	89 0f       	add	r24, r25
     d7a:	80 93 f7 00 	sts	0x00F7, r24
     d7e:	9a 81       	ldd	r25, Y+2	; 0x02
     d80:	92 95       	swap	r25
     d82:	96 95       	lsr	r25
     d84:	97 70       	andi	r25, 0x07	; 7
     d86:	8b 81       	ldd	r24, Y+3	; 0x03
     d88:	88 0f       	add	r24, r24
     d8a:	88 0f       	add	r24, r24
     d8c:	88 0f       	add	r24, r24
     d8e:	89 0f       	add	r24, r25
     d90:	80 93 f6 00 	sts	0x00F6, r24
     d94:	99 81       	ldd	r25, Y+1	; 0x01
     d96:	92 95       	swap	r25
     d98:	96 95       	lsr	r25
     d9a:	97 70       	andi	r25, 0x07	; 7
     d9c:	8a 81       	ldd	r24, Y+2	; 0x02
     d9e:	88 0f       	add	r24, r24
     da0:	88 0f       	add	r24, r24
     da2:	88 0f       	add	r24, r24
     da4:	89 0f       	add	r24, r25
     da6:	80 93 f5 00 	sts	0x00F5, r24
     daa:	89 81       	ldd	r24, Y+1	; 0x01
     dac:	88 0f       	add	r24, r24
     dae:	88 0f       	add	r24, r24
     db0:	88 0f       	add	r24, r24
     db2:	24 ef       	ldi	r18, 0xF4	; 244
     db4:	30 e0       	ldi	r19, 0x00	; 0
     db6:	f9 01       	movw	r30, r18
     db8:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
     dba:	ef ee       	ldi	r30, 0xEF	; 239
     dbc:	f0 e0       	ldi	r31, 0x00	; 0
     dbe:	90 81       	ld	r25, Z
     dc0:	d8 01       	movw	r26, r16
     dc2:	16 96       	adiw	r26, 0x06	; 6
     dc4:	8c 91       	ld	r24, X
     dc6:	89 2b       	or	r24, r25
     dc8:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
     dca:	d9 01       	movw	r26, r18
     dcc:	8c 91       	ld	r24, X
     dce:	8b 7f       	andi	r24, 0xFB	; 251
     dd0:	8c 93       	st	X, r24
          Can_clear_idemsk();
     dd2:	8c 91       	ld	r24, X
     dd4:	8e 7f       	andi	r24, 0xFE	; 254
     dd6:	8c 93       	st	X, r24
          Can_config_rx();       
     dd8:	80 81       	ld	r24, Z
     dda:	8f 73       	andi	r24, 0x3F	; 63
     ddc:	80 83       	st	Z, r24
     dde:	80 81       	ld	r24, Z
     de0:	80 68       	ori	r24, 0x80	; 128
     de2:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     de4:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
     de6:	d4 c3       	rjmp	.+1960   	; 0x1590 <__stack+0x491>
        //------------      
        case CMD_RX_DATA:
		
		  if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     de8:	f8 01       	movw	r30, r16
     dea:	87 85       	ldd	r24, Z+15	; 0x0f
     dec:	88 23       	and	r24, r24
     dee:	69 f1       	breq	.+90     	; 0xe4a <can_cmd+0x45c>
     df0:	94 81       	ldd	r25, Z+4	; 0x04
     df2:	92 95       	swap	r25
     df4:	96 95       	lsr	r25
     df6:	97 70       	andi	r25, 0x07	; 7
     df8:	85 81       	ldd	r24, Z+5	; 0x05
     dfa:	88 0f       	add	r24, r24
     dfc:	88 0f       	add	r24, r24
     dfe:	88 0f       	add	r24, r24
     e00:	89 0f       	add	r24, r25
     e02:	80 93 f3 00 	sts	0x00F3, r24
     e06:	93 81       	ldd	r25, Z+3	; 0x03
     e08:	92 95       	swap	r25
     e0a:	96 95       	lsr	r25
     e0c:	97 70       	andi	r25, 0x07	; 7
     e0e:	84 81       	ldd	r24, Z+4	; 0x04
     e10:	88 0f       	add	r24, r24
     e12:	88 0f       	add	r24, r24
     e14:	88 0f       	add	r24, r24
     e16:	89 0f       	add	r24, r25
     e18:	80 93 f2 00 	sts	0x00F2, r24
     e1c:	92 81       	ldd	r25, Z+2	; 0x02
     e1e:	92 95       	swap	r25
     e20:	96 95       	lsr	r25
     e22:	97 70       	andi	r25, 0x07	; 7
     e24:	83 81       	ldd	r24, Z+3	; 0x03
     e26:	88 0f       	add	r24, r24
     e28:	88 0f       	add	r24, r24
     e2a:	88 0f       	add	r24, r24
     e2c:	89 0f       	add	r24, r25
     e2e:	80 93 f1 00 	sts	0x00F1, r24
     e32:	82 81       	ldd	r24, Z+2	; 0x02
     e34:	88 0f       	add	r24, r24
     e36:	88 0f       	add	r24, r24
     e38:	88 0f       	add	r24, r24
     e3a:	80 93 f0 00 	sts	0x00F0, r24
     e3e:	ef ee       	ldi	r30, 0xEF	; 239
     e40:	f0 e0       	ldi	r31, 0x00	; 0
     e42:	80 81       	ld	r24, Z
     e44:	80 61       	ori	r24, 0x10	; 16
     e46:	80 83       	st	Z, r24
     e48:	16 c0       	rjmp	.+44     	; 0xe76 <can_cmd+0x488>
          else              { Can_set_std_id(cmd->id.std);}
     e4a:	92 81       	ldd	r25, Z+2	; 0x02
     e4c:	96 95       	lsr	r25
     e4e:	96 95       	lsr	r25
     e50:	96 95       	lsr	r25
     e52:	83 81       	ldd	r24, Z+3	; 0x03
     e54:	82 95       	swap	r24
     e56:	88 0f       	add	r24, r24
     e58:	80 7e       	andi	r24, 0xE0	; 224
     e5a:	89 0f       	add	r24, r25
     e5c:	80 93 f3 00 	sts	0x00F3, r24
     e60:	82 81       	ldd	r24, Z+2	; 0x02
     e62:	82 95       	swap	r24
     e64:	88 0f       	add	r24, r24
     e66:	80 7e       	andi	r24, 0xE0	; 224
     e68:	80 93 f2 00 	sts	0x00F2, r24
     e6c:	ef ee       	ldi	r30, 0xEF	; 239
     e6e:	f0 e0       	ldi	r31, 0x00	; 0
     e70:	80 81       	ld	r24, Z
     e72:	8f 7e       	andi	r24, 0xEF	; 239
     e74:	80 83       	st	Z, r24

		  u32_temp = ~0x00;	//nderung durch Muri Christian
     e76:	8f ef       	ldi	r24, 0xFF	; 255
     e78:	9f ef       	ldi	r25, 0xFF	; 255
     e7a:	dc 01       	movw	r26, r24
     e7c:	89 83       	std	Y+1, r24	; 0x01
     e7e:	9a 83       	std	Y+2, r25	; 0x02
     e80:	ab 83       	std	Y+3, r26	; 0x03
     e82:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
     e84:	9b 81       	ldd	r25, Y+3	; 0x03
     e86:	92 95       	swap	r25
     e88:	96 95       	lsr	r25
     e8a:	97 70       	andi	r25, 0x07	; 7
     e8c:	8c 81       	ldd	r24, Y+4	; 0x04
     e8e:	88 0f       	add	r24, r24
     e90:	88 0f       	add	r24, r24
     e92:	88 0f       	add	r24, r24
     e94:	89 0f       	add	r24, r25
     e96:	80 93 f7 00 	sts	0x00F7, r24
     e9a:	9a 81       	ldd	r25, Y+2	; 0x02
     e9c:	92 95       	swap	r25
     e9e:	96 95       	lsr	r25
     ea0:	97 70       	andi	r25, 0x07	; 7
     ea2:	8b 81       	ldd	r24, Y+3	; 0x03
     ea4:	88 0f       	add	r24, r24
     ea6:	88 0f       	add	r24, r24
     ea8:	88 0f       	add	r24, r24
     eaa:	89 0f       	add	r24, r25
     eac:	80 93 f6 00 	sts	0x00F6, r24
     eb0:	99 81       	ldd	r25, Y+1	; 0x01
     eb2:	92 95       	swap	r25
     eb4:	96 95       	lsr	r25
     eb6:	97 70       	andi	r25, 0x07	; 7
     eb8:	8a 81       	ldd	r24, Y+2	; 0x02
     eba:	88 0f       	add	r24, r24
     ebc:	88 0f       	add	r24, r24
     ebe:	88 0f       	add	r24, r24
     ec0:	89 0f       	add	r24, r25
     ec2:	80 93 f5 00 	sts	0x00F5, r24
     ec6:	89 81       	ldd	r24, Y+1	; 0x01
     ec8:	88 0f       	add	r24, r24
     eca:	88 0f       	add	r24, r24
     ecc:	88 0f       	add	r24, r24
     ece:	44 ef       	ldi	r20, 0xF4	; 244
     ed0:	50 e0       	ldi	r21, 0x00	; 0
     ed2:	fa 01       	movw	r30, r20
     ed4:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
     ed6:	ef ee       	ldi	r30, 0xEF	; 239
     ed8:	f0 e0       	ldi	r31, 0x00	; 0
     eda:	90 81       	ld	r25, Z
     edc:	d8 01       	movw	r26, r16
     ede:	16 96       	adiw	r26, 0x06	; 6
     ee0:	8c 91       	ld	r24, X
     ee2:	16 97       	sbiw	r26, 0x06	; 6
     ee4:	89 2b       	or	r24, r25
     ee6:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
     ee8:	1e 96       	adiw	r26, 0x0e	; 14
     eea:	1c 92       	st	X, r1
     eec:	da 01       	movw	r26, r20
     eee:	8c 91       	ld	r24, X
     ef0:	84 60       	ori	r24, 0x04	; 4
     ef2:	8c 93       	st	X, r24
     ef4:	80 ef       	ldi	r24, 0xF0	; 240
     ef6:	90 e0       	ldi	r25, 0x00	; 0
     ef8:	dc 01       	movw	r26, r24
     efa:	2c 91       	ld	r18, X
     efc:	2b 7f       	andi	r18, 0xFB	; 251
     efe:	2c 93       	st	X, r18
          Can_set_idemsk();
     f00:	da 01       	movw	r26, r20
     f02:	8c 91       	ld	r24, X
     f04:	81 60       	ori	r24, 0x01	; 1
     f06:	8c 93       	st	X, r24
          Can_config_rx()    
     f08:	80 81       	ld	r24, Z
     f0a:	8f 73       	andi	r24, 0x3F	; 63
     f0c:	80 83       	st	Z, r24
     f0e:	80 81       	ld	r24, Z
     f10:	80 68       	ori	r24, 0x80	; 128
     f12:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     f14:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx()    
          break;
     f16:	3c c3       	rjmp	.+1656   	; 0x1590 <__stack+0x491>
        //------------      
        case CMD_RX_REMOTE:
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
     f18:	8f ef       	ldi	r24, 0xFF	; 255
     f1a:	9f ef       	ldi	r25, 0xFF	; 255
     f1c:	dc 01       	movw	r26, r24
     f1e:	89 83       	std	Y+1, r24	; 0x01
     f20:	9a 83       	std	Y+2, r25	; 0x02
     f22:	ab 83       	std	Y+3, r26	; 0x03
     f24:	bc 83       	std	Y+4, r27	; 0x04
     f26:	9b 81       	ldd	r25, Y+3	; 0x03
     f28:	92 95       	swap	r25
     f2a:	96 95       	lsr	r25
     f2c:	97 70       	andi	r25, 0x07	; 7
     f2e:	8c 81       	ldd	r24, Y+4	; 0x04
     f30:	88 0f       	add	r24, r24
     f32:	88 0f       	add	r24, r24
     f34:	88 0f       	add	r24, r24
     f36:	89 0f       	add	r24, r25
     f38:	80 93 f7 00 	sts	0x00F7, r24
     f3c:	9a 81       	ldd	r25, Y+2	; 0x02
     f3e:	92 95       	swap	r25
     f40:	96 95       	lsr	r25
     f42:	97 70       	andi	r25, 0x07	; 7
     f44:	8b 81       	ldd	r24, Y+3	; 0x03
     f46:	88 0f       	add	r24, r24
     f48:	88 0f       	add	r24, r24
     f4a:	88 0f       	add	r24, r24
     f4c:	89 0f       	add	r24, r25
     f4e:	80 93 f6 00 	sts	0x00F6, r24
     f52:	99 81       	ldd	r25, Y+1	; 0x01
     f54:	92 95       	swap	r25
     f56:	96 95       	lsr	r25
     f58:	97 70       	andi	r25, 0x07	; 7
     f5a:	8a 81       	ldd	r24, Y+2	; 0x02
     f5c:	88 0f       	add	r24, r24
     f5e:	88 0f       	add	r24, r24
     f60:	88 0f       	add	r24, r24
     f62:	89 0f       	add	r24, r25
     f64:	80 93 f5 00 	sts	0x00F5, r24
     f68:	89 81       	ldd	r24, Y+1	; 0x01
     f6a:	88 0f       	add	r24, r24
     f6c:	88 0f       	add	r24, r24
     f6e:	88 0f       	add	r24, r24
     f70:	44 ef       	ldi	r20, 0xF4	; 244
     f72:	50 e0       	ldi	r21, 0x00	; 0
     f74:	fa 01       	movw	r30, r20
     f76:	80 83       	st	Z, r24
		  
		  
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //orginal
          Can_set_dlc(cmd->dlc);
     f78:	ef ee       	ldi	r30, 0xEF	; 239
     f7a:	f0 e0       	ldi	r31, 0x00	; 0
     f7c:	90 81       	ld	r25, Z
     f7e:	d8 01       	movw	r26, r16
     f80:	16 96       	adiw	r26, 0x06	; 6
     f82:	8c 91       	ld	r24, X
     f84:	16 97       	sbiw	r26, 0x06	; 6
     f86:	89 2b       	or	r24, r25
     f88:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
     f8a:	81 e0       	ldi	r24, 0x01	; 1
     f8c:	1e 96       	adiw	r26, 0x0e	; 14
     f8e:	8c 93       	st	X, r24
     f90:	da 01       	movw	r26, r20
     f92:	8c 91       	ld	r24, X
     f94:	84 60       	ori	r24, 0x04	; 4
     f96:	8c 93       	st	X, r24
     f98:	80 ef       	ldi	r24, 0xF0	; 240
     f9a:	90 e0       	ldi	r25, 0x00	; 0
     f9c:	dc 01       	movw	r26, r24
     f9e:	2c 91       	ld	r18, X
     fa0:	24 60       	ori	r18, 0x04	; 4
     fa2:	2c 93       	st	X, r18
          Can_clear_rplv();
     fa4:	80 81       	ld	r24, Z
     fa6:	8f 7d       	andi	r24, 0xDF	; 223
     fa8:	80 83       	st	Z, r24
          Can_clear_idemsk();
     faa:	da 01       	movw	r26, r20
     fac:	8c 91       	ld	r24, X
     fae:	8e 7f       	andi	r24, 0xFE	; 254
     fb0:	8c 93       	st	X, r24
          Can_config_rx();       
     fb2:	80 81       	ld	r24, Z
     fb4:	8f 73       	andi	r24, 0x3F	; 63
     fb6:	80 83       	st	Z, r24
     fb8:	80 81       	ld	r24, Z
     fba:	80 68       	ori	r24, 0x80	; 128
     fbc:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     fbe:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
     fc0:	e7 c2       	rjmp	.+1486   	; 0x1590 <__stack+0x491>
        //------------      
        case CMD_RX_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     fc2:	f8 01       	movw	r30, r16
     fc4:	87 85       	ldd	r24, Z+15	; 0x0f
     fc6:	88 23       	and	r24, r24
     fc8:	69 f1       	breq	.+90     	; 0x1024 <can_cmd+0x636>
     fca:	94 81       	ldd	r25, Z+4	; 0x04
     fcc:	92 95       	swap	r25
     fce:	96 95       	lsr	r25
     fd0:	97 70       	andi	r25, 0x07	; 7
     fd2:	85 81       	ldd	r24, Z+5	; 0x05
     fd4:	88 0f       	add	r24, r24
     fd6:	88 0f       	add	r24, r24
     fd8:	88 0f       	add	r24, r24
     fda:	89 0f       	add	r24, r25
     fdc:	80 93 f3 00 	sts	0x00F3, r24
     fe0:	93 81       	ldd	r25, Z+3	; 0x03
     fe2:	92 95       	swap	r25
     fe4:	96 95       	lsr	r25
     fe6:	97 70       	andi	r25, 0x07	; 7
     fe8:	84 81       	ldd	r24, Z+4	; 0x04
     fea:	88 0f       	add	r24, r24
     fec:	88 0f       	add	r24, r24
     fee:	88 0f       	add	r24, r24
     ff0:	89 0f       	add	r24, r25
     ff2:	80 93 f2 00 	sts	0x00F2, r24
     ff6:	92 81       	ldd	r25, Z+2	; 0x02
     ff8:	92 95       	swap	r25
     ffa:	96 95       	lsr	r25
     ffc:	97 70       	andi	r25, 0x07	; 7
     ffe:	83 81       	ldd	r24, Z+3	; 0x03
    1000:	88 0f       	add	r24, r24
    1002:	88 0f       	add	r24, r24
    1004:	88 0f       	add	r24, r24
    1006:	89 0f       	add	r24, r25
    1008:	80 93 f1 00 	sts	0x00F1, r24
    100c:	82 81       	ldd	r24, Z+2	; 0x02
    100e:	88 0f       	add	r24, r24
    1010:	88 0f       	add	r24, r24
    1012:	88 0f       	add	r24, r24
    1014:	80 93 f0 00 	sts	0x00F0, r24
    1018:	ef ee       	ldi	r30, 0xEF	; 239
    101a:	f0 e0       	ldi	r31, 0x00	; 0
    101c:	80 81       	ld	r24, Z
    101e:	80 61       	ori	r24, 0x10	; 16
    1020:	80 83       	st	Z, r24
    1022:	16 c0       	rjmp	.+44     	; 0x1050 <can_cmd+0x662>
          else              { Can_set_std_id(cmd->id.std);}
    1024:	92 81       	ldd	r25, Z+2	; 0x02
    1026:	96 95       	lsr	r25
    1028:	96 95       	lsr	r25
    102a:	96 95       	lsr	r25
    102c:	83 81       	ldd	r24, Z+3	; 0x03
    102e:	82 95       	swap	r24
    1030:	88 0f       	add	r24, r24
    1032:	80 7e       	andi	r24, 0xE0	; 224
    1034:	89 0f       	add	r24, r25
    1036:	80 93 f3 00 	sts	0x00F3, r24
    103a:	82 81       	ldd	r24, Z+2	; 0x02
    103c:	82 95       	swap	r24
    103e:	88 0f       	add	r24, r24
    1040:	80 7e       	andi	r24, 0xE0	; 224
    1042:	80 93 f2 00 	sts	0x00F2, r24
    1046:	ef ee       	ldi	r30, 0xEF	; 239
    1048:	f0 e0       	ldi	r31, 0x00	; 0
    104a:	80 81       	ld	r24, Z
    104c:	8f 7e       	andi	r24, 0xEF	; 239
    104e:	80 83       	st	Z, r24
          
		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1050:	c8 01       	movw	r24, r16
    1052:	0e 94 be 04 	call	0x97c	; 0x97c <get_idmask>
    1056:	dc 01       	movw	r26, r24
    1058:	cb 01       	movw	r24, r22
    105a:	89 83       	std	Y+1, r24	; 0x01
    105c:	9a 83       	std	Y+2, r25	; 0x02
    105e:	ab 83       	std	Y+3, r26	; 0x03
    1060:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1062:	9b 81       	ldd	r25, Y+3	; 0x03
    1064:	92 95       	swap	r25
    1066:	96 95       	lsr	r25
    1068:	97 70       	andi	r25, 0x07	; 7
    106a:	8c 81       	ldd	r24, Y+4	; 0x04
    106c:	88 0f       	add	r24, r24
    106e:	88 0f       	add	r24, r24
    1070:	88 0f       	add	r24, r24
    1072:	89 0f       	add	r24, r25
    1074:	80 93 f7 00 	sts	0x00F7, r24
    1078:	9a 81       	ldd	r25, Y+2	; 0x02
    107a:	92 95       	swap	r25
    107c:	96 95       	lsr	r25
    107e:	97 70       	andi	r25, 0x07	; 7
    1080:	8b 81       	ldd	r24, Y+3	; 0x03
    1082:	88 0f       	add	r24, r24
    1084:	88 0f       	add	r24, r24
    1086:	88 0f       	add	r24, r24
    1088:	89 0f       	add	r24, r25
    108a:	80 93 f6 00 	sts	0x00F6, r24
    108e:	99 81       	ldd	r25, Y+1	; 0x01
    1090:	92 95       	swap	r25
    1092:	96 95       	lsr	r25
    1094:	97 70       	andi	r25, 0x07	; 7
    1096:	8a 81       	ldd	r24, Y+2	; 0x02
    1098:	88 0f       	add	r24, r24
    109a:	88 0f       	add	r24, r24
    109c:	88 0f       	add	r24, r24
    109e:	89 0f       	add	r24, r25
    10a0:	80 93 f5 00 	sts	0x00F5, r24
    10a4:	89 81       	ldd	r24, Y+1	; 0x01
    10a6:	88 0f       	add	r24, r24
    10a8:	88 0f       	add	r24, r24
    10aa:	88 0f       	add	r24, r24
    10ac:	24 ef       	ldi	r18, 0xF4	; 244
    10ae:	30 e0       	ldi	r19, 0x00	; 0
    10b0:	f9 01       	movw	r30, r18
    10b2:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    10b4:	ef ee       	ldi	r30, 0xEF	; 239
    10b6:	f0 e0       	ldi	r31, 0x00	; 0
    10b8:	90 81       	ld	r25, Z
    10ba:	d8 01       	movw	r26, r16
    10bc:	16 96       	adiw	r26, 0x06	; 6
    10be:	8c 91       	ld	r24, X
    10c0:	89 2b       	or	r24, r25
    10c2:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    10c4:	d9 01       	movw	r26, r18
    10c6:	8c 91       	ld	r24, X
    10c8:	8b 7f       	andi	r24, 0xFB	; 251
    10ca:	8c 93       	st	X, r24
          Can_set_idemsk();
    10cc:	8c 91       	ld	r24, X
    10ce:	81 60       	ori	r24, 0x01	; 1
    10d0:	8c 93       	st	X, r24
          Can_config_rx();       
    10d2:	80 81       	ld	r24, Z
    10d4:	8f 73       	andi	r24, 0x3F	; 63
    10d6:	80 83       	st	Z, r24
    10d8:	80 81       	ld	r24, Z
    10da:	80 68       	ori	r24, 0x80	; 128
    10dc:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    10de:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    10e0:	57 c2       	rjmp	.+1198   	; 0x1590 <__stack+0x491>
        //------------      
        case CMD_RX_DATA_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    10e2:	f8 01       	movw	r30, r16
    10e4:	87 85       	ldd	r24, Z+15	; 0x0f
    10e6:	88 23       	and	r24, r24
    10e8:	69 f1       	breq	.+90     	; 0x1144 <__stack+0x45>
    10ea:	94 81       	ldd	r25, Z+4	; 0x04
    10ec:	92 95       	swap	r25
    10ee:	96 95       	lsr	r25
    10f0:	97 70       	andi	r25, 0x07	; 7
    10f2:	85 81       	ldd	r24, Z+5	; 0x05
    10f4:	88 0f       	add	r24, r24
    10f6:	88 0f       	add	r24, r24
    10f8:	88 0f       	add	r24, r24
    10fa:	89 0f       	add	r24, r25
    10fc:	80 93 f3 00 	sts	0x00F3, r24
    1100:	93 81       	ldd	r25, Z+3	; 0x03
    1102:	92 95       	swap	r25
    1104:	96 95       	lsr	r25
    1106:	97 70       	andi	r25, 0x07	; 7
    1108:	84 81       	ldd	r24, Z+4	; 0x04
    110a:	88 0f       	add	r24, r24
    110c:	88 0f       	add	r24, r24
    110e:	88 0f       	add	r24, r24
    1110:	89 0f       	add	r24, r25
    1112:	80 93 f2 00 	sts	0x00F2, r24
    1116:	92 81       	ldd	r25, Z+2	; 0x02
    1118:	92 95       	swap	r25
    111a:	96 95       	lsr	r25
    111c:	97 70       	andi	r25, 0x07	; 7
    111e:	83 81       	ldd	r24, Z+3	; 0x03
    1120:	88 0f       	add	r24, r24
    1122:	88 0f       	add	r24, r24
    1124:	88 0f       	add	r24, r24
    1126:	89 0f       	add	r24, r25
    1128:	80 93 f1 00 	sts	0x00F1, r24
    112c:	82 81       	ldd	r24, Z+2	; 0x02
    112e:	88 0f       	add	r24, r24
    1130:	88 0f       	add	r24, r24
    1132:	88 0f       	add	r24, r24
    1134:	80 93 f0 00 	sts	0x00F0, r24
    1138:	ef ee       	ldi	r30, 0xEF	; 239
    113a:	f0 e0       	ldi	r31, 0x00	; 0
    113c:	80 81       	ld	r24, Z
    113e:	80 61       	ori	r24, 0x10	; 16
    1140:	80 83       	st	Z, r24
    1142:	16 c0       	rjmp	.+44     	; 0x1170 <__stack+0x71>
          else              { Can_set_std_id(cmd->id.std);}
    1144:	92 81       	ldd	r25, Z+2	; 0x02
    1146:	96 95       	lsr	r25
    1148:	96 95       	lsr	r25
    114a:	96 95       	lsr	r25
    114c:	83 81       	ldd	r24, Z+3	; 0x03
    114e:	82 95       	swap	r24
    1150:	88 0f       	add	r24, r24
    1152:	80 7e       	andi	r24, 0xE0	; 224
    1154:	89 0f       	add	r24, r25
    1156:	80 93 f3 00 	sts	0x00F3, r24
    115a:	82 81       	ldd	r24, Z+2	; 0x02
    115c:	82 95       	swap	r24
    115e:	88 0f       	add	r24, r24
    1160:	80 7e       	andi	r24, 0xE0	; 224
    1162:	80 93 f2 00 	sts	0x00F2, r24
    1166:	ef ee       	ldi	r30, 0xEF	; 239
    1168:	f0 e0       	ldi	r31, 0x00	; 0
    116a:	80 81       	ld	r24, Z
    116c:	8f 7e       	andi	r24, 0xEF	; 239
    116e:	80 83       	st	Z, r24

		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1170:	c8 01       	movw	r24, r16
    1172:	0e 94 be 04 	call	0x97c	; 0x97c <get_idmask>
    1176:	dc 01       	movw	r26, r24
    1178:	cb 01       	movw	r24, r22
    117a:	89 83       	std	Y+1, r24	; 0x01
    117c:	9a 83       	std	Y+2, r25	; 0x02
    117e:	ab 83       	std	Y+3, r26	; 0x03
    1180:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    1182:	9b 81       	ldd	r25, Y+3	; 0x03
    1184:	92 95       	swap	r25
    1186:	96 95       	lsr	r25
    1188:	97 70       	andi	r25, 0x07	; 7
    118a:	8c 81       	ldd	r24, Y+4	; 0x04
    118c:	88 0f       	add	r24, r24
    118e:	88 0f       	add	r24, r24
    1190:	88 0f       	add	r24, r24
    1192:	89 0f       	add	r24, r25
    1194:	80 93 f7 00 	sts	0x00F7, r24
    1198:	9a 81       	ldd	r25, Y+2	; 0x02
    119a:	92 95       	swap	r25
    119c:	96 95       	lsr	r25
    119e:	97 70       	andi	r25, 0x07	; 7
    11a0:	8b 81       	ldd	r24, Y+3	; 0x03
    11a2:	88 0f       	add	r24, r24
    11a4:	88 0f       	add	r24, r24
    11a6:	88 0f       	add	r24, r24
    11a8:	89 0f       	add	r24, r25
    11aa:	80 93 f6 00 	sts	0x00F6, r24
    11ae:	99 81       	ldd	r25, Y+1	; 0x01
    11b0:	92 95       	swap	r25
    11b2:	96 95       	lsr	r25
    11b4:	97 70       	andi	r25, 0x07	; 7
    11b6:	8a 81       	ldd	r24, Y+2	; 0x02
    11b8:	88 0f       	add	r24, r24
    11ba:	88 0f       	add	r24, r24
    11bc:	88 0f       	add	r24, r24
    11be:	89 0f       	add	r24, r25
    11c0:	80 93 f5 00 	sts	0x00F5, r24
    11c4:	89 81       	ldd	r24, Y+1	; 0x01
    11c6:	88 0f       	add	r24, r24
    11c8:	88 0f       	add	r24, r24
    11ca:	88 0f       	add	r24, r24
    11cc:	44 ef       	ldi	r20, 0xF4	; 244
    11ce:	50 e0       	ldi	r21, 0x00	; 0
    11d0:	fa 01       	movw	r30, r20
    11d2:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    11d4:	ef ee       	ldi	r30, 0xEF	; 239
    11d6:	f0 e0       	ldi	r31, 0x00	; 0
    11d8:	90 81       	ld	r25, Z
    11da:	d8 01       	movw	r26, r16
    11dc:	16 96       	adiw	r26, 0x06	; 6
    11de:	8c 91       	ld	r24, X
    11e0:	16 97       	sbiw	r26, 0x06	; 6
    11e2:	89 2b       	or	r24, r25
    11e4:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    11e6:	1e 96       	adiw	r26, 0x0e	; 14
    11e8:	1c 92       	st	X, r1
    11ea:	da 01       	movw	r26, r20
    11ec:	8c 91       	ld	r24, X
    11ee:	84 60       	ori	r24, 0x04	; 4
    11f0:	8c 93       	st	X, r24
    11f2:	80 ef       	ldi	r24, 0xF0	; 240
    11f4:	90 e0       	ldi	r25, 0x00	; 0
    11f6:	dc 01       	movw	r26, r24
    11f8:	2c 91       	ld	r18, X
    11fa:	2b 7f       	andi	r18, 0xFB	; 251
    11fc:	2c 93       	st	X, r18
          Can_set_idemsk();
    11fe:	da 01       	movw	r26, r20
    1200:	8c 91       	ld	r24, X
    1202:	81 60       	ori	r24, 0x01	; 1
    1204:	8c 93       	st	X, r24
          Can_config_rx();       
    1206:	80 81       	ld	r24, Z
    1208:	8f 73       	andi	r24, 0x3F	; 63
    120a:	80 83       	st	Z, r24
    120c:	80 81       	ld	r24, Z
    120e:	80 68       	ori	r24, 0x80	; 128
    1210:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1212:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1214:	bd c1       	rjmp	.+890    	; 0x1590 <__stack+0x491>
        //------------      
        case CMD_RX_REMOTE_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1216:	f8 01       	movw	r30, r16
    1218:	87 85       	ldd	r24, Z+15	; 0x0f
    121a:	88 23       	and	r24, r24
    121c:	69 f1       	breq	.+90     	; 0x1278 <__stack+0x179>
    121e:	94 81       	ldd	r25, Z+4	; 0x04
    1220:	92 95       	swap	r25
    1222:	96 95       	lsr	r25
    1224:	97 70       	andi	r25, 0x07	; 7
    1226:	85 81       	ldd	r24, Z+5	; 0x05
    1228:	88 0f       	add	r24, r24
    122a:	88 0f       	add	r24, r24
    122c:	88 0f       	add	r24, r24
    122e:	89 0f       	add	r24, r25
    1230:	80 93 f3 00 	sts	0x00F3, r24
    1234:	93 81       	ldd	r25, Z+3	; 0x03
    1236:	92 95       	swap	r25
    1238:	96 95       	lsr	r25
    123a:	97 70       	andi	r25, 0x07	; 7
    123c:	84 81       	ldd	r24, Z+4	; 0x04
    123e:	88 0f       	add	r24, r24
    1240:	88 0f       	add	r24, r24
    1242:	88 0f       	add	r24, r24
    1244:	89 0f       	add	r24, r25
    1246:	80 93 f2 00 	sts	0x00F2, r24
    124a:	92 81       	ldd	r25, Z+2	; 0x02
    124c:	92 95       	swap	r25
    124e:	96 95       	lsr	r25
    1250:	97 70       	andi	r25, 0x07	; 7
    1252:	83 81       	ldd	r24, Z+3	; 0x03
    1254:	88 0f       	add	r24, r24
    1256:	88 0f       	add	r24, r24
    1258:	88 0f       	add	r24, r24
    125a:	89 0f       	add	r24, r25
    125c:	80 93 f1 00 	sts	0x00F1, r24
    1260:	82 81       	ldd	r24, Z+2	; 0x02
    1262:	88 0f       	add	r24, r24
    1264:	88 0f       	add	r24, r24
    1266:	88 0f       	add	r24, r24
    1268:	80 93 f0 00 	sts	0x00F0, r24
    126c:	ef ee       	ldi	r30, 0xEF	; 239
    126e:	f0 e0       	ldi	r31, 0x00	; 0
    1270:	80 81       	ld	r24, Z
    1272:	80 61       	ori	r24, 0x10	; 16
    1274:	80 83       	st	Z, r24
    1276:	16 c0       	rjmp	.+44     	; 0x12a4 <__stack+0x1a5>
          else              { Can_set_std_id(cmd->id.std);}
    1278:	92 81       	ldd	r25, Z+2	; 0x02
    127a:	96 95       	lsr	r25
    127c:	96 95       	lsr	r25
    127e:	96 95       	lsr	r25
    1280:	83 81       	ldd	r24, Z+3	; 0x03
    1282:	82 95       	swap	r24
    1284:	88 0f       	add	r24, r24
    1286:	80 7e       	andi	r24, 0xE0	; 224
    1288:	89 0f       	add	r24, r25
    128a:	80 93 f3 00 	sts	0x00F3, r24
    128e:	82 81       	ldd	r24, Z+2	; 0x02
    1290:	82 95       	swap	r24
    1292:	88 0f       	add	r24, r24
    1294:	80 7e       	andi	r24, 0xE0	; 224
    1296:	80 93 f2 00 	sts	0x00F2, r24
    129a:	ef ee       	ldi	r30, 0xEF	; 239
    129c:	f0 e0       	ldi	r31, 0x00	; 0
    129e:	80 81       	ld	r24, Z
    12a0:	8f 7e       	andi	r24, 0xEF	; 239
    12a2:	80 83       	st	Z, r24

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    12a4:	c8 01       	movw	r24, r16
    12a6:	0e 94 be 04 	call	0x97c	; 0x97c <get_idmask>
    12aa:	dc 01       	movw	r26, r24
    12ac:	cb 01       	movw	r24, r22
    12ae:	89 83       	std	Y+1, r24	; 0x01
    12b0:	9a 83       	std	Y+2, r25	; 0x02
    12b2:	ab 83       	std	Y+3, r26	; 0x03
    12b4:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    12b6:	9b 81       	ldd	r25, Y+3	; 0x03
    12b8:	92 95       	swap	r25
    12ba:	96 95       	lsr	r25
    12bc:	97 70       	andi	r25, 0x07	; 7
    12be:	8c 81       	ldd	r24, Y+4	; 0x04
    12c0:	88 0f       	add	r24, r24
    12c2:	88 0f       	add	r24, r24
    12c4:	88 0f       	add	r24, r24
    12c6:	89 0f       	add	r24, r25
    12c8:	80 93 f7 00 	sts	0x00F7, r24
    12cc:	9a 81       	ldd	r25, Y+2	; 0x02
    12ce:	92 95       	swap	r25
    12d0:	96 95       	lsr	r25
    12d2:	97 70       	andi	r25, 0x07	; 7
    12d4:	8b 81       	ldd	r24, Y+3	; 0x03
    12d6:	88 0f       	add	r24, r24
    12d8:	88 0f       	add	r24, r24
    12da:	88 0f       	add	r24, r24
    12dc:	89 0f       	add	r24, r25
    12de:	80 93 f6 00 	sts	0x00F6, r24
    12e2:	99 81       	ldd	r25, Y+1	; 0x01
    12e4:	92 95       	swap	r25
    12e6:	96 95       	lsr	r25
    12e8:	97 70       	andi	r25, 0x07	; 7
    12ea:	8a 81       	ldd	r24, Y+2	; 0x02
    12ec:	88 0f       	add	r24, r24
    12ee:	88 0f       	add	r24, r24
    12f0:	88 0f       	add	r24, r24
    12f2:	89 0f       	add	r24, r25
    12f4:	80 93 f5 00 	sts	0x00F5, r24
    12f8:	89 81       	ldd	r24, Y+1	; 0x01
    12fa:	88 0f       	add	r24, r24
    12fc:	88 0f       	add	r24, r24
    12fe:	88 0f       	add	r24, r24
    1300:	44 ef       	ldi	r20, 0xF4	; 244
    1302:	50 e0       	ldi	r21, 0x00	; 0
    1304:	fa 01       	movw	r30, r20
    1306:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1308:	ef ee       	ldi	r30, 0xEF	; 239
    130a:	f0 e0       	ldi	r31, 0x00	; 0
    130c:	90 81       	ld	r25, Z
    130e:	d8 01       	movw	r26, r16
    1310:	16 96       	adiw	r26, 0x06	; 6
    1312:	8c 91       	ld	r24, X
    1314:	16 97       	sbiw	r26, 0x06	; 6
    1316:	89 2b       	or	r24, r25
    1318:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    131a:	81 e0       	ldi	r24, 0x01	; 1
    131c:	1e 96       	adiw	r26, 0x0e	; 14
    131e:	8c 93       	st	X, r24
    1320:	da 01       	movw	r26, r20
    1322:	8c 91       	ld	r24, X
    1324:	84 60       	ori	r24, 0x04	; 4
    1326:	8c 93       	st	X, r24
    1328:	80 ef       	ldi	r24, 0xF0	; 240
    132a:	90 e0       	ldi	r25, 0x00	; 0
    132c:	dc 01       	movw	r26, r24
    132e:	2c 91       	ld	r18, X
    1330:	24 60       	ori	r18, 0x04	; 4
    1332:	2c 93       	st	X, r18
          Can_clear_rplv();
    1334:	80 81       	ld	r24, Z
    1336:	8f 7d       	andi	r24, 0xDF	; 223
    1338:	80 83       	st	Z, r24
          Can_set_idemsk();
    133a:	da 01       	movw	r26, r20
    133c:	8c 91       	ld	r24, X
    133e:	81 60       	ori	r24, 0x01	; 1
    1340:	8c 93       	st	X, r24
          Can_config_rx();       
    1342:	80 81       	ld	r24, Z
    1344:	8f 73       	andi	r24, 0x3F	; 63
    1346:	80 83       	st	Z, r24
    1348:	80 81       	ld	r24, Z
    134a:	80 68       	ori	r24, 0x80	; 128
    134c:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    134e:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1350:	1f c1       	rjmp	.+574    	; 0x1590 <__stack+0x491>
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    1352:	80 e0       	ldi	r24, 0x00	; 0
    1354:	2a ef       	ldi	r18, 0xFA	; 250
    1356:	30 e0       	ldi	r19, 0x00	; 0
    1358:	f8 01       	movw	r30, r16
    135a:	a7 81       	ldd	r26, Z+7	; 0x07
    135c:	b0 85       	ldd	r27, Z+8	; 0x08
    135e:	a8 0f       	add	r26, r24
    1360:	b1 1d       	adc	r27, r1
    1362:	9c 91       	ld	r25, X
    1364:	d9 01       	movw	r26, r18
    1366:	9c 93       	st	X, r25
    1368:	8f 5f       	subi	r24, 0xFF	; 255
    136a:	96 81       	ldd	r25, Z+6	; 0x06
    136c:	89 17       	cp	r24, r25
    136e:	a0 f3       	brcs	.-24     	; 0x1358 <__stack+0x259>
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian		  
    1370:	8f ef       	ldi	r24, 0xFF	; 255
    1372:	9f ef       	ldi	r25, 0xFF	; 255
    1374:	dc 01       	movw	r26, r24
    1376:	89 83       	std	Y+1, r24	; 0x01
    1378:	9a 83       	std	Y+2, r25	; 0x02
    137a:	ab 83       	std	Y+3, r26	; 0x03
    137c:	bc 83       	std	Y+4, r27	; 0x04
    137e:	9b 81       	ldd	r25, Y+3	; 0x03
    1380:	92 95       	swap	r25
    1382:	96 95       	lsr	r25
    1384:	97 70       	andi	r25, 0x07	; 7
    1386:	8c 81       	ldd	r24, Y+4	; 0x04
    1388:	88 0f       	add	r24, r24
    138a:	88 0f       	add	r24, r24
    138c:	88 0f       	add	r24, r24
    138e:	89 0f       	add	r24, r25
    1390:	80 93 f7 00 	sts	0x00F7, r24
    1394:	9a 81       	ldd	r25, Y+2	; 0x02
    1396:	92 95       	swap	r25
    1398:	96 95       	lsr	r25
    139a:	97 70       	andi	r25, 0x07	; 7
    139c:	8b 81       	ldd	r24, Y+3	; 0x03
    139e:	88 0f       	add	r24, r24
    13a0:	88 0f       	add	r24, r24
    13a2:	88 0f       	add	r24, r24
    13a4:	89 0f       	add	r24, r25
    13a6:	80 93 f6 00 	sts	0x00F6, r24
    13aa:	99 81       	ldd	r25, Y+1	; 0x01
    13ac:	92 95       	swap	r25
    13ae:	96 95       	lsr	r25
    13b0:	97 70       	andi	r25, 0x07	; 7
    13b2:	8a 81       	ldd	r24, Y+2	; 0x02
    13b4:	88 0f       	add	r24, r24
    13b6:	88 0f       	add	r24, r24
    13b8:	88 0f       	add	r24, r24
    13ba:	89 0f       	add	r24, r25
    13bc:	80 93 f5 00 	sts	0x00F5, r24
    13c0:	89 81       	ldd	r24, Y+1	; 0x01
    13c2:	88 0f       	add	r24, r24
    13c4:	88 0f       	add	r24, r24
    13c6:	88 0f       	add	r24, r24
    13c8:	44 ef       	ldi	r20, 0xF4	; 244
    13ca:	50 e0       	ldi	r21, 0x00	; 0
    13cc:	fa 01       	movw	r30, r20
    13ce:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    13d0:	ef ee       	ldi	r30, 0xEF	; 239
    13d2:	f0 e0       	ldi	r31, 0x00	; 0
    13d4:	90 81       	ld	r25, Z
    13d6:	d8 01       	movw	r26, r16
    13d8:	16 96       	adiw	r26, 0x06	; 6
    13da:	8c 91       	ld	r24, X
    13dc:	16 97       	sbiw	r26, 0x06	; 6
    13de:	89 2b       	or	r24, r25
    13e0:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    13e2:	81 e0       	ldi	r24, 0x01	; 1
    13e4:	1e 96       	adiw	r26, 0x0e	; 14
    13e6:	8c 93       	st	X, r24
    13e8:	da 01       	movw	r26, r20
    13ea:	8c 91       	ld	r24, X
    13ec:	84 60       	ori	r24, 0x04	; 4
    13ee:	8c 93       	st	X, r24
    13f0:	80 ef       	ldi	r24, 0xF0	; 240
    13f2:	90 e0       	ldi	r25, 0x00	; 0
    13f4:	dc 01       	movw	r26, r24
    13f6:	2c 91       	ld	r18, X
    13f8:	24 60       	ori	r18, 0x04	; 4
    13fa:	2c 93       	st	X, r18
          Can_set_rplv();
    13fc:	80 81       	ld	r24, Z
    13fe:	80 62       	ori	r24, 0x20	; 32
    1400:	80 83       	st	Z, r24
          Can_clear_idemsk();
    1402:	da 01       	movw	r26, r20
    1404:	8c 91       	ld	r24, X
    1406:	8e 7f       	andi	r24, 0xFE	; 254
    1408:	8c 93       	st	X, r24
          Can_config_rx();       
    140a:	80 81       	ld	r24, Z
    140c:	8f 73       	andi	r24, 0x3F	; 63
    140e:	80 83       	st	Z, r24
    1410:	80 81       	ld	r24, Z
    1412:	80 68       	ori	r24, 0x80	; 128
    1414:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1416:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    1418:	bb c0       	rjmp	.+374    	; 0x1590 <__stack+0x491>
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    141a:	f8 01       	movw	r30, r16
    141c:	87 85       	ldd	r24, Z+15	; 0x0f
    141e:	88 23       	and	r24, r24
    1420:	69 f1       	breq	.+90     	; 0x147c <__stack+0x37d>
    1422:	94 81       	ldd	r25, Z+4	; 0x04
    1424:	92 95       	swap	r25
    1426:	96 95       	lsr	r25
    1428:	97 70       	andi	r25, 0x07	; 7
    142a:	85 81       	ldd	r24, Z+5	; 0x05
    142c:	88 0f       	add	r24, r24
    142e:	88 0f       	add	r24, r24
    1430:	88 0f       	add	r24, r24
    1432:	89 0f       	add	r24, r25
    1434:	80 93 f3 00 	sts	0x00F3, r24
    1438:	93 81       	ldd	r25, Z+3	; 0x03
    143a:	92 95       	swap	r25
    143c:	96 95       	lsr	r25
    143e:	97 70       	andi	r25, 0x07	; 7
    1440:	84 81       	ldd	r24, Z+4	; 0x04
    1442:	88 0f       	add	r24, r24
    1444:	88 0f       	add	r24, r24
    1446:	88 0f       	add	r24, r24
    1448:	89 0f       	add	r24, r25
    144a:	80 93 f2 00 	sts	0x00F2, r24
    144e:	92 81       	ldd	r25, Z+2	; 0x02
    1450:	92 95       	swap	r25
    1452:	96 95       	lsr	r25
    1454:	97 70       	andi	r25, 0x07	; 7
    1456:	83 81       	ldd	r24, Z+3	; 0x03
    1458:	88 0f       	add	r24, r24
    145a:	88 0f       	add	r24, r24
    145c:	88 0f       	add	r24, r24
    145e:	89 0f       	add	r24, r25
    1460:	80 93 f1 00 	sts	0x00F1, r24
    1464:	82 81       	ldd	r24, Z+2	; 0x02
    1466:	88 0f       	add	r24, r24
    1468:	88 0f       	add	r24, r24
    146a:	88 0f       	add	r24, r24
    146c:	80 93 f0 00 	sts	0x00F0, r24
    1470:	ef ee       	ldi	r30, 0xEF	; 239
    1472:	f0 e0       	ldi	r31, 0x00	; 0
    1474:	80 81       	ld	r24, Z
    1476:	80 61       	ori	r24, 0x10	; 16
    1478:	80 83       	st	Z, r24
    147a:	16 c0       	rjmp	.+44     	; 0x14a8 <__stack+0x3a9>
          else              { Can_set_std_id(cmd->id.std);}
    147c:	92 81       	ldd	r25, Z+2	; 0x02
    147e:	96 95       	lsr	r25
    1480:	96 95       	lsr	r25
    1482:	96 95       	lsr	r25
    1484:	83 81       	ldd	r24, Z+3	; 0x03
    1486:	82 95       	swap	r24
    1488:	88 0f       	add	r24, r24
    148a:	80 7e       	andi	r24, 0xE0	; 224
    148c:	89 0f       	add	r24, r25
    148e:	80 93 f3 00 	sts	0x00F3, r24
    1492:	82 81       	ldd	r24, Z+2	; 0x02
    1494:	82 95       	swap	r24
    1496:	88 0f       	add	r24, r24
    1498:	80 7e       	andi	r24, 0xE0	; 224
    149a:	80 93 f2 00 	sts	0x00F2, r24
    149e:	ef ee       	ldi	r30, 0xEF	; 239
    14a0:	f0 e0       	ldi	r31, 0x00	; 0
    14a2:	80 81       	ld	r24, Z
    14a4:	8f 7e       	andi	r24, 0xEF	; 239
    14a6:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    14a8:	f8 01       	movw	r30, r16
    14aa:	86 81       	ldd	r24, Z+6	; 0x06
    14ac:	88 23       	and	r24, r24
    14ae:	79 f0       	breq	.+30     	; 0x14ce <__stack+0x3cf>
    14b0:	80 e0       	ldi	r24, 0x00	; 0
    14b2:	2a ef       	ldi	r18, 0xFA	; 250
    14b4:	30 e0       	ldi	r19, 0x00	; 0
    14b6:	f8 01       	movw	r30, r16
    14b8:	a7 81       	ldd	r26, Z+7	; 0x07
    14ba:	b0 85       	ldd	r27, Z+8	; 0x08
    14bc:	a8 0f       	add	r26, r24
    14be:	b1 1d       	adc	r27, r1
    14c0:	9c 91       	ld	r25, X
    14c2:	d9 01       	movw	r26, r18
    14c4:	9c 93       	st	X, r25
    14c6:	8f 5f       	subi	r24, 0xFF	; 255
    14c8:	96 81       	ldd	r25, Z+6	; 0x06
    14ca:	89 17       	cp	r24, r25
    14cc:	a0 f3       	brcs	.-24     	; 0x14b6 <__stack+0x3b7>

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    14ce:	c8 01       	movw	r24, r16
    14d0:	0e 94 be 04 	call	0x97c	; 0x97c <get_idmask>
    14d4:	dc 01       	movw	r26, r24
    14d6:	cb 01       	movw	r24, r22
    14d8:	89 83       	std	Y+1, r24	; 0x01
    14da:	9a 83       	std	Y+2, r25	; 0x02
    14dc:	ab 83       	std	Y+3, r26	; 0x03
    14de:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    14e0:	9b 81       	ldd	r25, Y+3	; 0x03
    14e2:	92 95       	swap	r25
    14e4:	96 95       	lsr	r25
    14e6:	97 70       	andi	r25, 0x07	; 7
    14e8:	8c 81       	ldd	r24, Y+4	; 0x04
    14ea:	88 0f       	add	r24, r24
    14ec:	88 0f       	add	r24, r24
    14ee:	88 0f       	add	r24, r24
    14f0:	89 0f       	add	r24, r25
    14f2:	80 93 f7 00 	sts	0x00F7, r24
    14f6:	9a 81       	ldd	r25, Y+2	; 0x02
    14f8:	92 95       	swap	r25
    14fa:	96 95       	lsr	r25
    14fc:	97 70       	andi	r25, 0x07	; 7
    14fe:	8b 81       	ldd	r24, Y+3	; 0x03
    1500:	88 0f       	add	r24, r24
    1502:	88 0f       	add	r24, r24
    1504:	88 0f       	add	r24, r24
    1506:	89 0f       	add	r24, r25
    1508:	80 93 f6 00 	sts	0x00F6, r24
    150c:	99 81       	ldd	r25, Y+1	; 0x01
    150e:	92 95       	swap	r25
    1510:	96 95       	lsr	r25
    1512:	97 70       	andi	r25, 0x07	; 7
    1514:	8a 81       	ldd	r24, Y+2	; 0x02
    1516:	88 0f       	add	r24, r24
    1518:	88 0f       	add	r24, r24
    151a:	88 0f       	add	r24, r24
    151c:	89 0f       	add	r24, r25
    151e:	80 93 f5 00 	sts	0x00F5, r24
    1522:	89 81       	ldd	r24, Y+1	; 0x01
    1524:	88 0f       	add	r24, r24
    1526:	88 0f       	add	r24, r24
    1528:	88 0f       	add	r24, r24
    152a:	44 ef       	ldi	r20, 0xF4	; 244
    152c:	50 e0       	ldi	r21, 0x00	; 0
    152e:	fa 01       	movw	r30, r20
    1530:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1532:	ef ee       	ldi	r30, 0xEF	; 239
    1534:	f0 e0       	ldi	r31, 0x00	; 0
    1536:	90 81       	ld	r25, Z
    1538:	d8 01       	movw	r26, r16
    153a:	16 96       	adiw	r26, 0x06	; 6
    153c:	8c 91       	ld	r24, X
    153e:	16 97       	sbiw	r26, 0x06	; 6
    1540:	89 2b       	or	r24, r25
    1542:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1544:	81 e0       	ldi	r24, 0x01	; 1
    1546:	1e 96       	adiw	r26, 0x0e	; 14
    1548:	8c 93       	st	X, r24
    154a:	da 01       	movw	r26, r20
    154c:	8c 91       	ld	r24, X
    154e:	84 60       	ori	r24, 0x04	; 4
    1550:	8c 93       	st	X, r24
    1552:	80 ef       	ldi	r24, 0xF0	; 240
    1554:	90 e0       	ldi	r25, 0x00	; 0
    1556:	dc 01       	movw	r26, r24
    1558:	2c 91       	ld	r18, X
    155a:	24 60       	ori	r18, 0x04	; 4
    155c:	2c 93       	st	X, r18
          Can_set_rplv();
    155e:	80 81       	ld	r24, Z
    1560:	80 62       	ori	r24, 0x20	; 32
    1562:	80 83       	st	Z, r24
          Can_set_idemsk();
    1564:	da 01       	movw	r26, r20
    1566:	8c 91       	ld	r24, X
    1568:	81 60       	ori	r24, 0x01	; 1
    156a:	8c 93       	st	X, r24
          Can_config_rx();       
    156c:	80 81       	ld	r24, Z
    156e:	8f 73       	andi	r24, 0x3F	; 63
    1570:	80 83       	st	Z, r24
    1572:	80 81       	ld	r24, Z
    1574:	80 68       	ori	r24, 0x80	; 128
    1576:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1578:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    157a:	0a c0       	rjmp	.+20     	; 0x1590 <__stack+0x491>
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
    157c:	f8 01       	movw	r30, r16
    157e:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1580:	80 e0       	ldi	r24, 0x00	; 0
          break;
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
          break;
    1582:	06 c0       	rjmp	.+12     	; 0x1590 <__stack+0x491>
        //------------      
      } // switch (cmd ...
    } // if (mob_handle ...
    else
    {
      cmd->status = MOB_NOT_REACHED;
    1584:	8f e1       	ldi	r24, 0x1F	; 31
    1586:	d8 01       	movw	r26, r16
    1588:	19 96       	adiw	r26, 0x09	; 9
    158a:	8c 93       	st	X, r24
    158c:	19 97       	sbiw	r26, 0x09	; 9
      return CAN_CMD_REFUSED;
    158e:	8f ef       	ldi	r24, 0xFF	; 255
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
}
    1590:	0f 90       	pop	r0
    1592:	0f 90       	pop	r0
    1594:	0f 90       	pop	r0
    1596:	0f 90       	pop	r0
    1598:	df 91       	pop	r29
    159a:	cf 91       	pop	r28
    159c:	1f 91       	pop	r17
    159e:	0f 91       	pop	r16
    15a0:	08 95       	ret

000015a2 <can_get_status>:
//!         CAN_STATUS_ERROR         - Error in configuration or in the
//!                                    CAN communication
//!
//------------------------------------------------------------------------------
U8 can_get_status (st_cmd_t* cmd)
{
    15a2:	ef 92       	push	r14
    15a4:	ff 92       	push	r15
    15a6:	1f 93       	push	r17
    15a8:	cf 93       	push	r28
    15aa:	df 93       	push	r29
    15ac:	ec 01       	movw	r28, r24
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    15ae:	89 85       	ldd	r24, Y+9	; 0x09
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    15b0:	88 23       	and	r24, r24
    15b2:	09 f4       	brne	.+2      	; 0x15b6 <can_get_status+0x14>
    15b4:	96 c0       	rjmp	.+300    	; 0x16e2 <can_get_status+0x140>
    15b6:	8f 31       	cpi	r24, 0x1F	; 31
    15b8:	09 f4       	brne	.+2      	; 0x15bc <can_get_status+0x1a>
    15ba:	95 c0       	rjmp	.+298    	; 0x16e6 <can_get_status+0x144>
    15bc:	8f 3f       	cpi	r24, 0xFF	; 255
    15be:	09 f4       	brne	.+2      	; 0x15c2 <can_get_status+0x20>
    15c0:	94 c0       	rjmp	.+296    	; 0x16ea <can_get_status+0x148>
    {
        return CAN_STATUS_ERROR;
    }

    Can_set_mob(cmd->handle);
    15c2:	88 81       	ld	r24, Y
    15c4:	82 95       	swap	r24
    15c6:	80 7f       	andi	r24, 0xF0	; 240
    15c8:	80 93 ed 00 	sts	0x00ED, r24
    a_status = can_get_mob_status();
    15cc:	0e 94 65 02 	call	0x4ca	; 0x4ca <can_get_mob_status>
    15d0:	18 2f       	mov	r17, r24
    
    switch (a_status)
    15d2:	80 32       	cpi	r24, 0x20	; 32
    15d4:	61 f0       	breq	.+24     	; 0x15ee <can_get_status+0x4c>
    15d6:	81 32       	cpi	r24, 0x21	; 33
    15d8:	20 f4       	brcc	.+8      	; 0x15e2 <can_get_status+0x40>
    15da:	88 23       	and	r24, r24
    15dc:	09 f4       	brne	.+2      	; 0x15e0 <can_get_status+0x3e>
    15de:	87 c0       	rjmp	.+270    	; 0x16ee <can_get_status+0x14c>
    15e0:	76 c0       	rjmp	.+236    	; 0x16ce <can_get_status+0x12c>
    15e2:	80 34       	cpi	r24, 0x40	; 64
    15e4:	09 f4       	brne	.+2      	; 0x15e8 <can_get_status+0x46>
    15e6:	68 c0       	rjmp	.+208    	; 0x16b8 <can_get_status+0x116>
    15e8:	80 3a       	cpi	r24, 0xA0	; 160
    15ea:	09 f0       	breq	.+2      	; 0x15ee <can_get_status+0x4c>
    15ec:	70 c0       	rjmp	.+224    	; 0x16ce <can_get_status+0x12c>
            rtn_val = CAN_STATUS_NOT_COMPLETED;
            break;
        //---------------      
        case MOB_RX_COMPLETED:     
        case MOB_RX_COMPLETED_DLCW:
            cmd->dlc = Can_get_dlc();
    15ee:	0f 2e       	mov	r0, r31
    15f0:	ff ee       	ldi	r31, 0xEF	; 239
    15f2:	ef 2e       	mov	r14, r31
    15f4:	ff 24       	eor	r15, r15
    15f6:	f0 2d       	mov	r31, r0
    15f8:	f7 01       	movw	r30, r14
    15fa:	80 81       	ld	r24, Z
    15fc:	8f 70       	andi	r24, 0x0F	; 15
    15fe:	8e 83       	std	Y+6, r24	; 0x06
            can_get_data(cmd->pt_data);
    1600:	8f 81       	ldd	r24, Y+7	; 0x07
    1602:	98 85       	ldd	r25, Y+8	; 0x08
    1604:	0e 94 78 02 	call	0x4f0	; 0x4f0 <can_get_data>
            cmd->ctrl.rtr = Can_get_rtr();
    1608:	80 91 f0 00 	lds	r24, 0x00F0
    160c:	90 e0       	ldi	r25, 0x00	; 0
    160e:	84 70       	andi	r24, 0x04	; 4
    1610:	90 70       	andi	r25, 0x00	; 0
    1612:	95 95       	asr	r25
    1614:	87 95       	ror	r24
    1616:	95 95       	asr	r25
    1618:	87 95       	ror	r24
    161a:	8e 87       	std	Y+14, r24	; 0x0e
            if (Can_get_ide()) // if extended frame
    161c:	f7 01       	movw	r30, r14
    161e:	80 81       	ld	r24, Z
    1620:	84 ff       	sbrs	r24, 4
    1622:	2d c0       	rjmp	.+90     	; 0x167e <can_get_status+0xdc>
            {
                cmd->ctrl.ide = 1; // extended frame
    1624:	81 e0       	ldi	r24, 0x01	; 1
    1626:	8f 87       	std	Y+15, r24	; 0x0f
                Can_get_ext_id(cmd->id.ext);
    1628:	e3 ef       	ldi	r30, 0xF3	; 243
    162a:	f0 e0       	ldi	r31, 0x00	; 0
    162c:	80 81       	ld	r24, Z
    162e:	86 95       	lsr	r24
    1630:	86 95       	lsr	r24
    1632:	86 95       	lsr	r24
    1634:	8d 83       	std	Y+5, r24	; 0x05
    1636:	a2 ef       	ldi	r26, 0xF2	; 242
    1638:	b0 e0       	ldi	r27, 0x00	; 0
    163a:	8c 91       	ld	r24, X
    163c:	90 81       	ld	r25, Z
    163e:	92 95       	swap	r25
    1640:	99 0f       	add	r25, r25
    1642:	90 7e       	andi	r25, 0xE0	; 224
    1644:	86 95       	lsr	r24
    1646:	86 95       	lsr	r24
    1648:	86 95       	lsr	r24
    164a:	89 0f       	add	r24, r25
    164c:	8c 83       	std	Y+4, r24	; 0x04
    164e:	e1 ef       	ldi	r30, 0xF1	; 241
    1650:	f0 e0       	ldi	r31, 0x00	; 0
    1652:	80 81       	ld	r24, Z
    1654:	9c 91       	ld	r25, X
    1656:	92 95       	swap	r25
    1658:	99 0f       	add	r25, r25
    165a:	90 7e       	andi	r25, 0xE0	; 224
    165c:	86 95       	lsr	r24
    165e:	86 95       	lsr	r24
    1660:	86 95       	lsr	r24
    1662:	89 0f       	add	r24, r25
    1664:	8b 83       	std	Y+3, r24	; 0x03
    1666:	80 91 f0 00 	lds	r24, 0x00F0
    166a:	90 81       	ld	r25, Z
    166c:	92 95       	swap	r25
    166e:	99 0f       	add	r25, r25
    1670:	90 7e       	andi	r25, 0xE0	; 224
    1672:	86 95       	lsr	r24
    1674:	86 95       	lsr	r24
    1676:	86 95       	lsr	r24
    1678:	89 0f       	add	r24, r25
    167a:	8a 83       	std	Y+2, r24	; 0x02
    167c:	13 c0       	rjmp	.+38     	; 0x16a4 <can_get_status+0x102>
            }
            else // else standard frame
                {
                    cmd->ctrl.ide = 0;
    167e:	1f 86       	std	Y+15, r1	; 0x0f
                    Can_get_std_id(cmd->id.std);
    1680:	e3 ef       	ldi	r30, 0xF3	; 243
    1682:	f0 e0       	ldi	r31, 0x00	; 0
    1684:	80 81       	ld	r24, Z
    1686:	82 95       	swap	r24
    1688:	86 95       	lsr	r24
    168a:	87 70       	andi	r24, 0x07	; 7
    168c:	8b 83       	std	Y+3, r24	; 0x03
    168e:	80 91 f2 00 	lds	r24, 0x00F2
    1692:	90 81       	ld	r25, Z
    1694:	99 0f       	add	r25, r25
    1696:	99 0f       	add	r25, r25
    1698:	99 0f       	add	r25, r25
    169a:	82 95       	swap	r24
    169c:	86 95       	lsr	r24
    169e:	87 70       	andi	r24, 0x07	; 7
    16a0:	89 0f       	add	r24, r25
    16a2:	8a 83       	std	Y+2, r24	; 0x02
                }
            // Status field of descriptor: 0x20 if Rx completed
            // Status field of descriptor: 0xA0 if Rx completed with DLCWarning    
            cmd->status = a_status;
    16a4:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    16a6:	ef ee       	ldi	r30, 0xEF	; 239
    16a8:	f0 e0       	ldi	r31, 0x00	; 0
    16aa:	80 81       	ld	r24, Z
    16ac:	8f 73       	andi	r24, 0x3F	; 63
    16ae:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    16b0:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    16b4:	80 e0       	ldi	r24, 0x00	; 0
            break;
    16b6:	1c c0       	rjmp	.+56     	; 0x16f0 <can_get_status+0x14e>
        //---------------      
        case MOB_TX_COMPLETED:     
            // Status field of descriptor: 0x40 if Tx completed
            cmd->status = a_status;
    16b8:	80 e4       	ldi	r24, 0x40	; 64
    16ba:	89 87       	std	Y+9, r24	; 0x09
            Can_mob_abort();        // Freed the MOB
    16bc:	ef ee       	ldi	r30, 0xEF	; 239
    16be:	f0 e0       	ldi	r31, 0x00	; 0
    16c0:	80 81       	ld	r24, Z
    16c2:	8f 73       	andi	r24, 0x3F	; 63
    16c4:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    16c6:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    16ca:	80 e0       	ldi	r24, 0x00	; 0
            break;
    16cc:	11 c0       	rjmp	.+34     	; 0x16f0 <can_get_status+0x14e>
        //---------------      
        default:
            // Status field of descriptor: (bin)000b.scfa if MOb error
            cmd->status = a_status;
    16ce:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    16d0:	ef ee       	ldi	r30, 0xEF	; 239
    16d2:	f0 e0       	ldi	r31, 0x00	; 0
    16d4:	80 81       	ld	r24, Z
    16d6:	8f 73       	andi	r24, 0x3F	; 63
    16d8:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    16da:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_ERROR;
    16de:	82 e0       	ldi	r24, 0x02	; 2
            break;
    16e0:	07 c0       	rjmp	.+14     	; 0x16f0 <can_get_status+0x14e>
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    {
        return CAN_STATUS_ERROR;
    16e2:	82 e0       	ldi	r24, 0x02	; 2
    16e4:	05 c0       	rjmp	.+10     	; 0x16f0 <can_get_status+0x14e>
    16e6:	82 e0       	ldi	r24, 0x02	; 2
    16e8:	03 c0       	rjmp	.+6      	; 0x16f0 <can_get_status+0x14e>
    16ea:	82 e0       	ldi	r24, 0x02	; 2
    16ec:	01 c0       	rjmp	.+2      	; 0x16f0 <can_get_status+0x14e>
    
    switch (a_status)
    {
        case MOB_NOT_COMPLETED:
            // cmd->status not updated
            rtn_val = CAN_STATUS_NOT_COMPLETED;
    16ee:	81 e0       	ldi	r24, 0x01	; 1
            break;
             
    } // switch (a_status...
 
    return (rtn_val);
}
    16f0:	df 91       	pop	r29
    16f2:	cf 91       	pop	r28
    16f4:	1f 91       	pop	r17
    16f6:	ff 90       	pop	r15
    16f8:	ef 90       	pop	r14
    16fa:	08 95       	ret

000016fc <display_test>:

void display_test(void){
	uint8_t test_data='A';	
	//SM1_SendBlock(&);
	
}
    16fc:	08 95       	ret

000016fe <display_init>:


void display_init(void){
//	SM1_Enable();
	
}
    16fe:	08 95       	ret

00001700 <InitError>:
#include "../includes/compiler.h"

static U8* errorCode;

void InitError(U8* errorCodeTx){
	errorCode=errorCodeTx;
    1700:	90 93 1d 01 	sts	0x011D, r25
    1704:	80 93 1c 01 	sts	0x011C, r24
	CheckWDT();
    1708:	0e 94 9b 0f 	call	0x1f36	; 0x1f36 <CheckWDT>
}
    170c:	08 95       	ret

0000170e <AddError>:

void AddError(ERROR_Code er){
	(*errorCode)|=er;
    170e:	e0 91 1c 01 	lds	r30, 0x011C
    1712:	f0 91 1d 01 	lds	r31, 0x011D
    1716:	90 81       	ld	r25, Z
    1718:	89 2b       	or	r24, r25
    171a:	80 83       	st	Z, r24
}
    171c:	08 95       	ret

0000171e <ClearErrors>:

void ClearErrors(void){
	(*errorCode)=0;
    171e:	e0 91 1c 01 	lds	r30, 0x011C
    1722:	f0 91 1d 01 	lds	r31, 0x011D
    1726:	10 82       	st	Z, r1
    1728:	08 95       	ret

0000172a <EventInit>:
#include "../includes/Led.h"
EVENT_Handle event_queue[EVENT_QUEUE_SIZE];
U8 event_queue_head, event_queue_tail;

void EventInit(void){
	event_queue_head=0;
    172a:	10 92 ee 01 	sts	0x01EE, r1
	event_queue_tail=0;
    172e:	10 92 ef 01 	sts	0x01EF, r1
}
    1732:	08 95       	ret

00001734 <EventAddEvent>:

void EventAddEvent(EVENT_Handle event){
    1734:	cf 93       	push	r28
    1736:	df 93       	push	r29
    1738:	e8 2f       	mov	r30, r24
	if((event_queue_head+1)%EVENT_QUEUE_SIZE!=event_queue_tail){
    173a:	c0 91 ee 01 	lds	r28, 0x01EE
    173e:	d0 e0       	ldi	r29, 0x00	; 0
    1740:	ce 01       	movw	r24, r28
    1742:	01 96       	adiw	r24, 0x01	; 1
    1744:	60 e1       	ldi	r22, 0x10	; 16
    1746:	70 e0       	ldi	r23, 0x00	; 0
    1748:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <__divmodhi4>
    174c:	40 91 ef 01 	lds	r20, 0x01EF
    1750:	50 e0       	ldi	r21, 0x00	; 0
    1752:	84 17       	cp	r24, r20
    1754:	95 07       	cpc	r25, r21
    1756:	31 f0       	breq	.+12     	; 0x1764 <EventAddEvent+0x30>
		event_queue[event_queue_head]=event;
    1758:	c2 52       	subi	r28, 0x22	; 34
    175a:	de 4f       	sbci	r29, 0xFE	; 254
    175c:	e8 83       	st	Y, r30
		event_queue_head=(event_queue_head+1)%EVENT_QUEUE_SIZE;
    175e:	80 93 ee 01 	sts	0x01EE, r24
    1762:	03 c0       	rjmp	.+6      	; 0x176a <EventAddEvent+0x36>
	}else{
		AddError(ERROR_EVENTQUEUE_FULL);
    1764:	88 e0       	ldi	r24, 0x08	; 8
    1766:	0e 94 87 0b 	call	0x170e	; 0x170e <AddError>
	}
}
    176a:	df 91       	pop	r29
    176c:	cf 91       	pop	r28
    176e:	08 95       	ret

00001770 <EventGetNextEvent>:

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
	if(event_queue_head!=event_queue_tail){
    1770:	80 91 ef 01 	lds	r24, 0x01EF
    1774:	90 91 ee 01 	lds	r25, 0x01EE
    1778:	98 17       	cp	r25, r24
    177a:	31 f0       	breq	.+12     	; 0x1788 <EventGetNextEvent+0x18>
		e=event_queue[event_queue_tail];
    177c:	ee ed       	ldi	r30, 0xDE	; 222
    177e:	f1 e0       	ldi	r31, 0x01	; 1
    1780:	e8 0f       	add	r30, r24
    1782:	f1 1d       	adc	r31, r1
    1784:	80 81       	ld	r24, Z
    1786:	08 95       	ret
		AddError(ERROR_EVENTQUEUE_FULL);
	}
}

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
    1788:	8c e0       	ldi	r24, 0x0C	; 12
	if(event_queue_head!=event_queue_tail){
		e=event_queue[event_queue_tail];
	}
	return e;
}
    178a:	08 95       	ret

0000178c <EventHandleEvent>:
		break;
	}
}


void EventHandleEvent(void){
    178c:	cf 93       	push	r28
    178e:	df 93       	push	r29
	if(event_queue_head!=event_queue_tail){
    1790:	80 91 ef 01 	lds	r24, 0x01EF
    1794:	90 91 ee 01 	lds	r25, 0x01EE
    1798:	98 17       	cp	r25, r24
    179a:	09 f4       	brne	.+2      	; 0x179e <EventHandleEvent+0x12>
    179c:	7f c0       	rjmp	.+254    	; 0x189c <EventHandleEvent+0x110>
	}
}
#endif

static void Dashboard(void){
	switch(event_queue[event_queue_tail]){
    179e:	ee ed       	ldi	r30, 0xDE	; 222
    17a0:	f1 e0       	ldi	r31, 0x01	; 1
    17a2:	e8 0f       	add	r30, r24
    17a4:	f1 1d       	adc	r31, r1
    17a6:	80 81       	ld	r24, Z
    17a8:	89 30       	cpi	r24, 0x09	; 9
    17aa:	09 f4       	brne	.+2      	; 0x17ae <EventHandleEvent+0x22>
    17ac:	5b c0       	rjmp	.+182    	; 0x1864 <EventHandleEvent+0xd8>
    17ae:	8a 30       	cpi	r24, 0x0A	; 10
    17b0:	40 f4       	brcc	.+16     	; 0x17c2 <EventHandleEvent+0x36>
    17b2:	81 30       	cpi	r24, 0x01	; 1
    17b4:	89 f1       	breq	.+98     	; 0x1818 <EventHandleEvent+0x8c>
    17b6:	81 30       	cpi	r24, 0x01	; 1
    17b8:	70 f0       	brcs	.+28     	; 0x17d6 <EventHandleEvent+0x4a>
    17ba:	83 30       	cpi	r24, 0x03	; 3
    17bc:	09 f0       	breq	.+2      	; 0x17c0 <EventHandleEvent+0x34>
    17be:	64 c0       	rjmp	.+200    	; 0x1888 <EventHandleEvent+0xfc>
    17c0:	30 c0       	rjmp	.+96     	; 0x1822 <EventHandleEvent+0x96>
    17c2:	8b 30       	cpi	r24, 0x0B	; 11
    17c4:	09 f4       	brne	.+2      	; 0x17c8 <EventHandleEvent+0x3c>
    17c6:	5c c0       	rjmp	.+184    	; 0x1880 <EventHandleEvent+0xf4>
    17c8:	8b 30       	cpi	r24, 0x0B	; 11
    17ca:	08 f4       	brcc	.+2      	; 0x17ce <EventHandleEvent+0x42>
    17cc:	4e c0       	rjmp	.+156    	; 0x186a <EventHandleEvent+0xde>
    17ce:	8d 30       	cpi	r24, 0x0D	; 13
    17d0:	09 f0       	breq	.+2      	; 0x17d4 <EventHandleEvent+0x48>
    17d2:	5a c0       	rjmp	.+180    	; 0x1888 <EventHandleEvent+0xfc>
    17d4:	47 c0       	rjmp	.+142    	; 0x1864 <EventHandleEvent+0xd8>
		case EVENT_INIT:
			/* make structs for can  */
			/* Tx Structs */
			/* Tx Frame 1 */
			CANGetStruct(&dashboard_50_tx,dashboard_50_data.dataBuf,CAN_TX_50_ID,CAN_TX_50_LEN);
    17d6:	8e e1       	ldi	r24, 0x1E	; 30
    17d8:	91 e0       	ldi	r25, 0x01	; 1
    17da:	6e e2       	ldi	r22, 0x2E	; 46
    17dc:	71 e0       	ldi	r23, 0x01	; 1
    17de:	43 e0       	ldi	r20, 0x03	; 3
    17e0:	55 e0       	ldi	r21, 0x05	; 5
    17e2:	22 e0       	ldi	r18, 0x02	; 2
    17e4:	0e 94 46 01 	call	0x28c	; 0x28c <CANGetStruct>
			/* Tx Frame 2 */
			CANGetStruct(&dashboard_200_tx,dashboard_200_data.dataBuf,CAN_TX_200_ID,CAN_TX_200_LEN);
    17e8:	86 e3       	ldi	r24, 0x36	; 54
    17ea:	91 e0       	ldi	r25, 0x01	; 1
    17ec:	66 e4       	ldi	r22, 0x46	; 70
    17ee:	71 e0       	ldi	r23, 0x01	; 1
    17f0:	44 e0       	ldi	r20, 0x04	; 4
    17f2:	55 e0       	ldi	r21, 0x05	; 5
    17f4:	22 e0       	ldi	r18, 0x02	; 2
    17f6:	0e 94 46 01 	call	0x28c	; 0x28c <CANGetStruct>
			/* Rx Structs*/
			/* Rx Frame*/
			CANGetStruct(&dashboard_rx,dashboard_rx_general_data.dataBuf,CAN_RX_ID,CAN_RX_ID);
    17fa:	ce e4       	ldi	r28, 0x4E	; 78
    17fc:	d1 e0       	ldi	r29, 0x01	; 1
    17fe:	ce 01       	movw	r24, r28
    1800:	6e e5       	ldi	r22, 0x5E	; 94
    1802:	71 e0       	ldi	r23, 0x01	; 1
    1804:	41 e0       	ldi	r20, 0x01	; 1
    1806:	55 e0       	ldi	r21, 0x05	; 5
    1808:	21 e0       	ldi	r18, 0x01	; 1
    180a:	0e 94 46 01 	call	0x28c	; 0x28c <CANGetStruct>
			
			sei(); /* enable interrupts*/
    180e:	78 94       	sei
			/* start Rx */
			/* Frame 1 */
			CANStartRx(&dashboard_rx);
    1810:	ce 01       	movw	r24, r28
    1812:	0e 94 57 01 	call	0x2ae	; 0x2ae <CANStartRx>
    1816:	38 c0       	rjmp	.+112    	; 0x1888 <EventHandleEvent+0xfc>
		break;
		case EVENT_200HZ:
			/* Timer Stuff mit 200 Hz */
			
			/* 200 Hz CAN Tx, do your thing */
			CANAddSendData(&dashboard_200_tx);
    1818:	86 e3       	ldi	r24, 0x36	; 54
    181a:	91 e0       	ldi	r25, 0x01	; 1
    181c:	0e 94 aa 01 	call	0x354	; 0x354 <CANAddSendData>
    1820:	33 c0       	rjmp	.+102    	; 0x1888 <EventHandleEvent+0xfc>
		break;
		case EVENT_50HZ:
			/* Timer Stuff mit 50 Hz */

			/* turn on led */
			led_port[LED_ID_RECUP]|=((0x01)<<led_pins[LED_ID_RECUP]);
    1822:	c1 e0       	ldi	r28, 0x01	; 1
    1824:	d0 e0       	ldi	r29, 0x00	; 0
    1826:	ce 01       	movw	r24, r28
    1828:	00 90 71 01 	lds	r0, 0x0171
    182c:	02 c0       	rjmp	.+4      	; 0x1832 <EventHandleEvent+0xa6>
    182e:	88 0f       	add	r24, r24
    1830:	99 1f       	adc	r25, r25
    1832:	0a 94       	dec	r0
    1834:	e2 f7       	brpl	.-8      	; 0x182e <EventHandleEvent+0xa2>
    1836:	90 91 7e 01 	lds	r25, 0x017E
    183a:	89 2b       	or	r24, r25
    183c:	80 93 7e 01 	sts	0x017E, r24
			CANAddSendData(&dashboard_50_tx);
    1840:	8e e1       	ldi	r24, 0x1E	; 30
    1842:	91 e0       	ldi	r25, 0x01	; 1
    1844:	0e 94 aa 01 	call	0x354	; 0x354 <CANAddSendData>
			led_port[LED_ID_RECUP]&=~((0x01)<<led_pins[LED_ID_RECUP]);
    1848:	00 90 71 01 	lds	r0, 0x0171
    184c:	02 c0       	rjmp	.+4      	; 0x1852 <EventHandleEvent+0xc6>
    184e:	cc 0f       	add	r28, r28
    1850:	dd 1f       	adc	r29, r29
    1852:	0a 94       	dec	r0
    1854:	e2 f7       	brpl	.-8      	; 0x184e <EventHandleEvent+0xc2>
    1856:	c0 95       	com	r28
    1858:	80 91 7e 01 	lds	r24, 0x017E
    185c:	c8 23       	and	r28, r24
    185e:	c0 93 7e 01 	sts	0x017E, r28
    1862:	12 c0       	rjmp	.+36     	; 0x1888 <EventHandleEvent+0xfc>
		case EVENT_10KHZ:
			/* Multiplex */
			
		case EVENT_CANERROR:
			/* Catch Can Errors*/
			CANAbortCMD();
    1864:	0e 94 fa 01 	call	0x3f4	; 0x3f4 <CANAbortCMD>
    1868:	0f c0       	rjmp	.+30     	; 0x1888 <EventHandleEvent+0xfc>
		break;
		case EVENT_CANTX:
			if(CANGetCurrentTx()==&dashboard_200_tx){//ErrorCode gesendet
    186a:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <CANGetCurrentTx>
    186e:	21 e0       	ldi	r18, 0x01	; 1
    1870:	86 33       	cpi	r24, 0x36	; 54
    1872:	92 07       	cpc	r25, r18
    1874:	11 f4       	brne	.+4      	; 0x187a <EventHandleEvent+0xee>
				ClearErrors();
    1876:	0e 94 8f 0b 	call	0x171e	; 0x171e <ClearErrors>
			}
			CANSendNext();
    187a:	0e 94 db 01 	call	0x3b6	; 0x3b6 <CANSendNext>
    187e:	04 c0       	rjmp	.+8      	; 0x1888 <EventHandleEvent+0xfc>
		break;
			case EVENT_CANRX:
			CANGetData(&dashboard_rx);
    1880:	8e e4       	ldi	r24, 0x4E	; 78
    1882:	91 e0       	ldi	r25, 0x01	; 1
    1884:	0e 94 65 01 	call	0x2ca	; 0x2ca <CANGetData>


void EventHandleEvent(void){
	if(event_queue_head!=event_queue_tail){
		Dashboard();		
		event_queue_tail=(event_queue_tail+1)%EVENT_QUEUE_SIZE;
    1888:	80 91 ef 01 	lds	r24, 0x01EF
    188c:	90 e0       	ldi	r25, 0x00	; 0
    188e:	01 96       	adiw	r24, 0x01	; 1
    1890:	60 e1       	ldi	r22, 0x10	; 16
    1892:	70 e0       	ldi	r23, 0x00	; 0
    1894:	0e 94 a5 0f 	call	0x1f4a	; 0x1f4a <__divmodhi4>
    1898:	80 93 ef 01 	sts	0x01EF, r24
	}
}
    189c:	df 91       	pop	r29
    189e:	cf 91       	pop	r28
    18a0:	08 95       	ret

000018a2 <led_set>:
	led_state_set(led_state);
	
}

void led_set(uint8_t led_id){	
	if(led_id>11) return; /* illegal id */
    18a2:	8c 30       	cpi	r24, 0x0C	; 12
    18a4:	90 f4       	brcc	.+36     	; 0x18ca <led_set+0x28>
	led_port[led_id]|=((0x01)<<led_pins[led_id]);
    18a6:	90 e0       	ldi	r25, 0x00	; 0
    18a8:	fc 01       	movw	r30, r24
    18aa:	e9 58       	subi	r30, 0x89	; 137
    18ac:	fe 4f       	sbci	r31, 0xFE	; 254
    18ae:	dc 01       	movw	r26, r24
    18b0:	a6 59       	subi	r26, 0x96	; 150
    18b2:	be 4f       	sbci	r27, 0xFE	; 254
    18b4:	81 e0       	ldi	r24, 0x01	; 1
    18b6:	90 e0       	ldi	r25, 0x00	; 0
    18b8:	0c 90       	ld	r0, X
    18ba:	02 c0       	rjmp	.+4      	; 0x18c0 <led_set+0x1e>
    18bc:	88 0f       	add	r24, r24
    18be:	99 1f       	adc	r25, r25
    18c0:	0a 94       	dec	r0
    18c2:	e2 f7       	brpl	.-8      	; 0x18bc <led_set+0x1a>
    18c4:	90 81       	ld	r25, Z
    18c6:	89 2b       	or	r24, r25
    18c8:	80 83       	st	Z, r24
    18ca:	08 95       	ret

000018cc <led_clear>:
}

void led_clear(uint8_t led_id){
	led_port[led_id]&=~((0x01)<<led_pins[led_id]);
    18cc:	90 e0       	ldi	r25, 0x00	; 0
    18ce:	fc 01       	movw	r30, r24
    18d0:	e9 58       	subi	r30, 0x89	; 137
    18d2:	fe 4f       	sbci	r31, 0xFE	; 254
    18d4:	dc 01       	movw	r26, r24
    18d6:	a6 59       	subi	r26, 0x96	; 150
    18d8:	be 4f       	sbci	r27, 0xFE	; 254
    18da:	81 e0       	ldi	r24, 0x01	; 1
    18dc:	90 e0       	ldi	r25, 0x00	; 0
    18de:	0c 90       	ld	r0, X
    18e0:	02 c0       	rjmp	.+4      	; 0x18e6 <led_clear+0x1a>
    18e2:	88 0f       	add	r24, r24
    18e4:	99 1f       	adc	r25, r25
    18e6:	0a 94       	dec	r0
    18e8:	e2 f7       	brpl	.-8      	; 0x18e2 <led_clear+0x16>
    18ea:	80 95       	com	r24
    18ec:	90 81       	ld	r25, Z
    18ee:	89 23       	and	r24, r25
    18f0:	80 83       	st	Z, r24
}
    18f2:	08 95       	ret

000018f4 <led_state_set>:
	}
	
}


void led_state_set(uint16_t led_new_state){
    18f4:	ef 92       	push	r14
    18f6:	ff 92       	push	r15
    18f8:	0f 93       	push	r16
    18fa:	1f 93       	push	r17
    18fc:	cf 93       	push	r28
    18fe:	df 93       	push	r29
    1900:	7c 01       	movw	r14, r24
    1902:	c0 e0       	ldi	r28, 0x00	; 0
    1904:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    1906:	01 e0       	ldi	r16, 0x01	; 1
    1908:	10 e0       	ldi	r17, 0x00	; 0
	}
	
}


void led_state_set(uint16_t led_new_state){
    190a:	8c 2f       	mov	r24, r28
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    190c:	98 01       	movw	r18, r16
    190e:	0c 2e       	mov	r0, r28
    1910:	02 c0       	rjmp	.+4      	; 0x1916 <led_state_set+0x22>
    1912:	22 0f       	add	r18, r18
    1914:	33 1f       	adc	r19, r19
    1916:	0a 94       	dec	r0
    1918:	e2 f7       	brpl	.-8      	; 0x1912 <led_state_set+0x1e>
    191a:	2e 21       	and	r18, r14
    191c:	3f 21       	and	r19, r15
    191e:	21 15       	cp	r18, r1
    1920:	31 05       	cpc	r19, r1
    1922:	11 f0       	breq	.+4      	; 0x1928 <led_state_set+0x34>
			led_set(i);
    1924:	0e 94 51 0c 	call	0x18a2	; 0x18a2 <led_set>
    1928:	21 96       	adiw	r28, 0x01	; 1
}


void led_state_set(uint16_t led_new_state){
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
    192a:	cb 30       	cpi	r28, 0x0B	; 11
    192c:	d1 05       	cpc	r29, r1
    192e:	69 f7       	brne	.-38     	; 0x190a <led_state_set+0x16>
		if(led_new_state&(1<<i)){
			led_set(i);
		}
	}
	
}
    1930:	df 91       	pop	r29
    1932:	cf 91       	pop	r28
    1934:	1f 91       	pop	r17
    1936:	0f 91       	pop	r16
    1938:	ff 90       	pop	r15
    193a:	ef 90       	pop	r14
    193c:	08 95       	ret

0000193e <led_init>:
#include <avr/io.h>


#include "../includes/Led.h"

void led_init(void){
    193e:	cf 93       	push	r28
    1940:	df 93       	push	r29
	
	
	uint8_t led_id;

	led_pins[LED_ID_AMS]=LED_PIN_AMS;
    1942:	2a e6       	ldi	r18, 0x6A	; 106
    1944:	31 e0       	ldi	r19, 0x01	; 1
    1946:	41 e0       	ldi	r20, 0x01	; 1
    1948:	40 93 6a 01 	sts	0x016A, r20
	led_pins[LED_ID_TV]=LED_PIN_TV;
    194c:	40 93 6f 01 	sts	0x016F, r20
	led_pins[LED_ID_TC]=LED_PIN_TC;
    1950:	92 e0       	ldi	r25, 0x02	; 2
    1952:	90 93 70 01 	sts	0x0170, r25
	led_pins[LED_ID_RECUP]=LED_PIN_RECUP;
    1956:	63 e0       	ldi	r22, 0x03	; 3
    1958:	60 93 71 01 	sts	0x0171, r22
	led_pins[LED_ID_KOBI]=LED_PIN_KOBI;
    195c:	84 e0       	ldi	r24, 0x04	; 4
    195e:	80 93 72 01 	sts	0x0172, r24
	led_pins[LED_ID_AD]=LED_PIN_AD;
    1962:	90 93 73 01 	sts	0x0173, r25
	led_pins[LED_ID_LV_LOW]=LED_PIN_LV_LOW;
    1966:	80 93 6b 01 	sts	0x016B, r24
	led_pins[LED_ID_IMD]=LED_PIN_IMD;
    196a:	10 92 6c 01 	sts	0x016C, r1
	led_pins[LED_ID_BRAKE]=LED_PIN_IMD;
    196e:	10 92 6e 01 	sts	0x016E, r1
	led_pins[LED_ID_OK]=LED_PIN_OK;
    1972:	10 92 6d 01 	sts	0x016D, r1
	led_pins[LED_ID_START]=LED_PIN_START;
    1976:	57 e0       	ldi	r21, 0x07	; 7
    1978:	50 93 74 01 	sts	0x0174, r21
	
	led_dd[LED_ID_AMS]=LED_PIN_AMS;
    197c:	40 93 82 01 	sts	0x0182, r20
	led_dd[LED_ID_TV]=LED_PIN_TV;
    1980:	40 93 87 01 	sts	0x0187, r20
	led_dd[LED_ID_TC]=LED_PIN_TC;
    1984:	90 93 88 01 	sts	0x0188, r25
	led_dd[LED_ID_RECUP]=LED_PIN_RECUP;
    1988:	60 93 89 01 	sts	0x0189, r22
	led_dd[LED_ID_KOBI]=LED_PIN_KOBI;
    198c:	80 93 8a 01 	sts	0x018A, r24
	led_dd[LED_ID_AD]=LED_PIN_AD;
    1990:	90 93 8b 01 	sts	0x018B, r25
	led_dd[LED_ID_LV_LOW]=LED_PIN_LV_LOW;
    1994:	80 93 83 01 	sts	0x0183, r24
	led_dd[LED_ID_IMD]=LED_PIN_IMD;
    1998:	10 92 84 01 	sts	0x0184, r1
	led_dd[LED_ID_BRAKE]=LED_PIN_IMD;
    199c:	10 92 86 01 	sts	0x0186, r1
	led_dd[LED_ID_OK]=LED_PIN_OK;
    19a0:	10 92 85 01 	sts	0x0185, r1
	led_dd[LED_ID_START]=LED_PIN_START;
    19a4:	50 93 8c 01 	sts	0x018C, r21
	
	led_port[LED_ID_AMS]=LED_PIN_AMS;
    19a8:	40 93 77 01 	sts	0x0177, r20
	led_port[LED_ID_TV]=LED_PIN_TV;
    19ac:	40 93 7c 01 	sts	0x017C, r20
	led_port[LED_ID_TC]=LED_PIN_TC;
    19b0:	90 93 7d 01 	sts	0x017D, r25
	led_port[LED_ID_RECUP]=LED_PIN_RECUP;
    19b4:	60 93 7e 01 	sts	0x017E, r22
	led_port[LED_ID_KOBI]=LED_PIN_KOBI;
    19b8:	80 93 7f 01 	sts	0x017F, r24
	led_port[LED_ID_AD]=LED_PIN_AD;
    19bc:	90 93 80 01 	sts	0x0180, r25
	led_port[LED_ID_LV_LOW]=LED_PIN_LV_LOW;
    19c0:	80 93 78 01 	sts	0x0178, r24
	led_port[LED_ID_IMD]=LED_PIN_IMD;
    19c4:	10 92 79 01 	sts	0x0179, r1
	led_port[LED_ID_BRAKE]=LED_PIN_IMD;
    19c8:	10 92 7b 01 	sts	0x017B, r1
	led_port[LED_ID_OK]=LED_PIN_OK;
    19cc:	10 92 7a 01 	sts	0x017A, r1
	led_port[LED_ID_START]=LED_PIN_START;
    19d0:	50 93 81 01 	sts	0x0181, r21
    19d4:	f9 01       	movw	r30, r18
    19d6:	a2 e8       	ldi	r26, 0x82	; 130
    19d8:	b1 e0       	ldi	r27, 0x01	; 1
    19da:	c7 e7       	ldi	r28, 0x77	; 119
    19dc:	d1 e0       	ldi	r29, 0x01	; 1
#include <avr/io.h>


#include "../includes/Led.h"

void led_init(void){
    19de:	25 5f       	subi	r18, 0xF5	; 245
    19e0:	3f 4f       	sbci	r19, 0xFF	; 255
	
	
	
	for(led_id=0;led_id<LED_NUMBER;led_id++){
		/* set data direction to output*/
		led_dd[led_id]|=((0x01)<<led_pins[led_id]);
    19e2:	41 e0       	ldi	r20, 0x01	; 1
    19e4:	50 e0       	ldi	r21, 0x00	; 0
    19e6:	ca 01       	movw	r24, r20
    19e8:	01 90       	ld	r0, Z+
    19ea:	02 c0       	rjmp	.+4      	; 0x19f0 <led_init+0xb2>
    19ec:	88 0f       	add	r24, r24
    19ee:	99 1f       	adc	r25, r25
    19f0:	0a 94       	dec	r0
    19f2:	e2 f7       	brpl	.-8      	; 0x19ec <led_init+0xae>
    19f4:	9c 91       	ld	r25, X
    19f6:	98 2b       	or	r25, r24
    19f8:	9d 93       	st	X+, r25
		/* turn on led */
		led_port[led_id]|=((0x01)<<led_pins[led_id]);
    19fa:	98 81       	ld	r25, Y
    19fc:	89 2b       	or	r24, r25
    19fe:	89 93       	st	Y+, r24
	led_port[LED_ID_OK]=LED_PIN_OK;
	led_port[LED_ID_START]=LED_PIN_START;
	
	
	
	for(led_id=0;led_id<LED_NUMBER;led_id++){
    1a00:	e2 17       	cp	r30, r18
    1a02:	f3 07       	cpc	r31, r19
    1a04:	81 f7       	brne	.-32     	; 0x19e6 <led_init+0xa8>
		/* turn on led */
		led_port[led_id]|=((0x01)<<led_pins[led_id]);
	}


	led_state=0xFFFF;
    1a06:	8f ef       	ldi	r24, 0xFF	; 255
    1a08:	9f ef       	ldi	r25, 0xFF	; 255
    1a0a:	90 93 76 01 	sts	0x0176, r25
    1a0e:	80 93 75 01 	sts	0x0175, r24
	led_state_set(led_state);
    1a12:	0e 94 7a 0c 	call	0x18f4	; 0x18f4 <led_state_set>
	
}
    1a16:	df 91       	pop	r29
    1a18:	cf 91       	pop	r28
    1a1a:	08 95       	ret

00001a1c <led_is_set>:
		}
	return led_state;
}

uint8_t led_is_set(uint8_t led_id){
	return (uint8_t) led_port[led_id]&((0x01)<<led_pins[led_id]);
    1a1c:	28 2f       	mov	r18, r24
    1a1e:	30 e0       	ldi	r19, 0x00	; 0
    1a20:	f9 01       	movw	r30, r18
    1a22:	e6 59       	subi	r30, 0x96	; 150
    1a24:	fe 4f       	sbci	r31, 0xFE	; 254
    1a26:	81 e0       	ldi	r24, 0x01	; 1
    1a28:	90 e0       	ldi	r25, 0x00	; 0
    1a2a:	00 80       	ld	r0, Z
    1a2c:	02 c0       	rjmp	.+4      	; 0x1a32 <led_is_set+0x16>
    1a2e:	88 0f       	add	r24, r24
    1a30:	99 1f       	adc	r25, r25
    1a32:	0a 94       	dec	r0
    1a34:	e2 f7       	brpl	.-8      	; 0x1a2e <led_is_set+0x12>
    1a36:	29 58       	subi	r18, 0x89	; 137
    1a38:	3e 4f       	sbci	r19, 0xFE	; 254
    1a3a:	f9 01       	movw	r30, r18
    1a3c:	90 81       	ld	r25, Z
}
    1a3e:	89 23       	and	r24, r25
    1a40:	08 95       	ret

00001a42 <led_state_return>:
		}
	}
	
}

uint16_t led_state_return(void){
    1a42:	0f 93       	push	r16
    1a44:	1f 93       	push	r17
    1a46:	cf 93       	push	r28
    1a48:	df 93       	push	r29
    1a4a:	c0 e0       	ldi	r28, 0x00	; 0
    1a4c:	d0 e0       	ldi	r29, 0x00	; 0
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
			led_state|=led_is_set(i)<<i;
    1a4e:	8c 2f       	mov	r24, r28
    1a50:	0e 94 0e 0d 	call	0x1a1c	; 0x1a1c <led_is_set>
    1a54:	90 e0       	ldi	r25, 0x00	; 0
    1a56:	0c 2e       	mov	r0, r28
    1a58:	02 c0       	rjmp	.+4      	; 0x1a5e <led_state_return+0x1c>
    1a5a:	88 0f       	add	r24, r24
    1a5c:	99 1f       	adc	r25, r25
    1a5e:	0a 94       	dec	r0
    1a60:	e2 f7       	brpl	.-8      	; 0x1a5a <led_state_return+0x18>
    1a62:	08 2b       	or	r16, r24
    1a64:	19 2b       	or	r17, r25
    1a66:	21 96       	adiw	r28, 0x01	; 1
}

uint16_t led_state_return(void){
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
    1a68:	cb 30       	cpi	r28, 0x0B	; 11
    1a6a:	d1 05       	cpc	r29, r1
    1a6c:	81 f7       	brne	.-32     	; 0x1a4e <led_state_return+0xc>
			led_state|=led_is_set(i)<<i;
		}
	return led_state;
}
    1a6e:	80 2f       	mov	r24, r16
    1a70:	91 2f       	mov	r25, r17
    1a72:	df 91       	pop	r29
    1a74:	cf 91       	pop	r28
    1a76:	1f 91       	pop	r17
    1a78:	0f 91       	pop	r16
    1a7a:	08 95       	ret

00001a7c <led_toggle>:
void led_clear(uint8_t led_id){
	led_port[led_id]&=~((0x01)<<led_pins[led_id]);
}


void led_toggle(uint8_t led_id){
    1a7c:	cf 93       	push	r28
    1a7e:	c8 2f       	mov	r28, r24
	if(led_is_set(led_id)){
    1a80:	0e 94 0e 0d 	call	0x1a1c	; 0x1a1c <led_is_set>
    1a84:	88 23       	and	r24, r24
    1a86:	21 f0       	breq	.+8      	; 0x1a90 <led_toggle+0x14>
		led_clear(led_id);
    1a88:	8c 2f       	mov	r24, r28
    1a8a:	0e 94 66 0c 	call	0x18cc	; 0x18cc <led_clear>
    1a8e:	03 c0       	rjmp	.+6      	; 0x1a96 <led_toggle+0x1a>
	}else{
		led_set(led_id);
    1a90:	8c 2f       	mov	r24, r28
    1a92:	0e 94 51 0c 	call	0x18a2	; 0x18a2 <led_set>
	}
	
}
    1a96:	cf 91       	pop	r28
    1a98:	08 95       	ret

00001a9a <main_init>:



	/* Init Ports */
	// Default Pin config for PORT A,B,C,D,E,F (Input with pull up)
	DDRA=0x00;
    1a9a:	11 b8       	out	0x01, r1	; 1
	DDRB=0x00;
    1a9c:	14 b8       	out	0x04, r1	; 4
	DDRC&=~(0b10011111);;
    1a9e:	87 b1       	in	r24, 0x07	; 7
    1aa0:	80 76       	andi	r24, 0x60	; 96
    1aa2:	87 b9       	out	0x07, r24	; 7
	DDRD=0xFF;
    1aa4:	8f ef       	ldi	r24, 0xFF	; 255
    1aa6:	8a b9       	out	0x0a, r24	; 10
	DDRE=0x00;
    1aa8:	1d b8       	out	0x0d, r1	; 13
	DDRF=0x00;
    1aaa:	10 ba       	out	0x10, r1	; 16
	DDRG&=~(0b00011111); // Port G Pins 7,8 and 6 not written
    1aac:	93 b3       	in	r25, 0x13	; 19
    1aae:	90 7e       	andi	r25, 0xE0	; 224
    1ab0:	93 bb       	out	0x13, r25	; 19
	
	PORTA=0xFF;
    1ab2:	82 b9       	out	0x02, r24	; 2
	PORTB=0xFF;
    1ab4:	85 b9       	out	0x05, r24	; 5
	PORTC=0xFF;
    1ab6:	88 b9       	out	0x08, r24	; 8
	PORTD|=(0b10011111);
    1ab8:	9b b1       	in	r25, 0x0b	; 11
    1aba:	9f 69       	ori	r25, 0x9F	; 159
    1abc:	9b b9       	out	0x0b, r25	; 11
	PORTE=0xFF;
    1abe:	8e b9       	out	0x0e, r24	; 14
	PORTF=0xFF;
    1ac0:	81 bb       	out	0x11, r24	; 17
	PORTG|=(0b00011111); // Port G Pins 7,8 and 6 not written
    1ac2:	84 b3       	in	r24, 0x14	; 20
    1ac4:	8f 61       	ori	r24, 0x1F	; 31
    1ac6:	84 bb       	out	0x14, r24	; 20
	
	CANInit();
    1ac8:	0e 94 2b 01 	call	0x256	; 0x256 <CANInit>

	#if HAS_200HZ|HAS_100HZ|HAS_50HZ
	Timer1_init(TMR1_PRESCALER,FALSE);
    1acc:	82 e0       	ldi	r24, 0x02	; 2
    1ace:	60 e0       	ldi	r22, 0x00	; 0
    1ad0:	0e 94 e4 0e 	call	0x1dc8	; 0x1dc8 <Timer1_init>
	#if HAS_10HZ
	Timer3_init(TMR3_PRESCALER,FALSE);
	#endif

	#if HAS_200HZ
	TIMER_Timer1_OCR1A_on();
    1ad4:	0e 94 ee 0e 	call	0x1ddc	; 0x1ddc <TIMER_Timer1_OCR1A_on>
	#if HAS_100HZ
	TIMER_Timer1_OCR1B_on();
	#endif

	#if HAS_50HZ
	TIMER_Timer1_OCR1C_on();
    1ad8:	0e 94 0e 0f 	call	0x1e1c	; 0x1e1c <TIMER_Timer1_OCR1C_on>
	#endif



	#if HAS_BUZZER
	buzzer_init();
    1adc:	0e 94 c0 00 	call	0x180	; 0x180 <buzzer_init>
	#if HAS_LEDS
	led_init();
	#endif
	
	
	InitWDT();
    1ae0:	0e 94 8f 0f 	call	0x1f1e	; 0x1f1e <InitWDT>
	
	EventAddEvent(EVENT_INIT);
    1ae4:	80 e0       	ldi	r24, 0x00	; 0
    1ae6:	0e 94 9a 0b 	call	0x1734	; 0x1734 <EventAddEvent>
	
		
}
    1aea:	08 95       	ret

00001aec <main_deinit>:

void main_deinit(){
	
}
    1aec:	08 95       	ret

00001aee <__vector_16>:

/* +--------------------------------+ */
/* | Interrupt Service Routines		| */
/* +--------------------------------+ */

ISR(TIMER0_COMP_vect){
    1aee:	1f 92       	push	r1
    1af0:	0f 92       	push	r0
    1af2:	0f b6       	in	r0, 0x3f	; 63
    1af4:	0f 92       	push	r0
    1af6:	11 24       	eor	r1, r1
	return;
}
    1af8:	0f 90       	pop	r0
    1afa:	0f be       	out	0x3f, r0	; 63
    1afc:	0f 90       	pop	r0
    1afe:	1f 90       	pop	r1
    1b00:	18 95       	reti

00001b02 <__vector_17>:

ISR(TIMER0_OVF_vect){
    1b02:	1f 92       	push	r1
    1b04:	0f 92       	push	r0
    1b06:	0f b6       	in	r0, 0x3f	; 63
    1b08:	0f 92       	push	r0
    1b0a:	0b b6       	in	r0, 0x3b	; 59
    1b0c:	0f 92       	push	r0
    1b0e:	11 24       	eor	r1, r1
    1b10:	2f 93       	push	r18
    1b12:	3f 93       	push	r19
    1b14:	4f 93       	push	r20
    1b16:	5f 93       	push	r21
    1b18:	6f 93       	push	r22
    1b1a:	7f 93       	push	r23
    1b1c:	8f 93       	push	r24
    1b1e:	9f 93       	push	r25
    1b20:	af 93       	push	r26
    1b22:	bf 93       	push	r27
    1b24:	ef 93       	push	r30
    1b26:	ff 93       	push	r31
	EventAddEvent(EVENT_PWM);
    1b28:	87 e0       	ldi	r24, 0x07	; 7
    1b2a:	0e 94 9a 0b 	call	0x1734	; 0x1734 <EventAddEvent>
	return;
}
    1b2e:	ff 91       	pop	r31
    1b30:	ef 91       	pop	r30
    1b32:	bf 91       	pop	r27
    1b34:	af 91       	pop	r26
    1b36:	9f 91       	pop	r25
    1b38:	8f 91       	pop	r24
    1b3a:	7f 91       	pop	r23
    1b3c:	6f 91       	pop	r22
    1b3e:	5f 91       	pop	r21
    1b40:	4f 91       	pop	r20
    1b42:	3f 91       	pop	r19
    1b44:	2f 91       	pop	r18
    1b46:	0f 90       	pop	r0
    1b48:	0b be       	out	0x3b, r0	; 59
    1b4a:	0f 90       	pop	r0
    1b4c:	0f be       	out	0x3f, r0	; 63
    1b4e:	0f 90       	pop	r0
    1b50:	1f 90       	pop	r1
    1b52:	18 95       	reti

00001b54 <__vector_12>:

ISR(TIMER1_COMPA_vect){
    1b54:	1f 92       	push	r1
    1b56:	0f 92       	push	r0
    1b58:	0f b6       	in	r0, 0x3f	; 63
    1b5a:	0f 92       	push	r0
    1b5c:	0b b6       	in	r0, 0x3b	; 59
    1b5e:	0f 92       	push	r0
    1b60:	11 24       	eor	r1, r1
    1b62:	2f 93       	push	r18
    1b64:	3f 93       	push	r19
    1b66:	4f 93       	push	r20
    1b68:	5f 93       	push	r21
    1b6a:	6f 93       	push	r22
    1b6c:	7f 93       	push	r23
    1b6e:	8f 93       	push	r24
    1b70:	9f 93       	push	r25
    1b72:	af 93       	push	r26
    1b74:	bf 93       	push	r27
    1b76:	ef 93       	push	r30
    1b78:	ff 93       	push	r31
	OCR1A+=OCR1A_PERIOD_CNT;
    1b7a:	e8 e8       	ldi	r30, 0x88	; 136
    1b7c:	f0 e0       	ldi	r31, 0x00	; 0
    1b7e:	80 81       	ld	r24, Z
    1b80:	91 81       	ldd	r25, Z+1	; 0x01
    1b82:	84 5b       	subi	r24, 0xB4	; 180
    1b84:	92 4e       	sbci	r25, 0xE2	; 226
    1b86:	91 83       	std	Z+1, r25	; 0x01
    1b88:	80 83       	st	Z, r24
	EventAddEvent(EVENT_200HZ);
    1b8a:	81 e0       	ldi	r24, 0x01	; 1
    1b8c:	0e 94 9a 0b 	call	0x1734	; 0x1734 <EventAddEvent>
	return;
}
    1b90:	ff 91       	pop	r31
    1b92:	ef 91       	pop	r30
    1b94:	bf 91       	pop	r27
    1b96:	af 91       	pop	r26
    1b98:	9f 91       	pop	r25
    1b9a:	8f 91       	pop	r24
    1b9c:	7f 91       	pop	r23
    1b9e:	6f 91       	pop	r22
    1ba0:	5f 91       	pop	r21
    1ba2:	4f 91       	pop	r20
    1ba4:	3f 91       	pop	r19
    1ba6:	2f 91       	pop	r18
    1ba8:	0f 90       	pop	r0
    1baa:	0b be       	out	0x3b, r0	; 59
    1bac:	0f 90       	pop	r0
    1bae:	0f be       	out	0x3f, r0	; 63
    1bb0:	0f 90       	pop	r0
    1bb2:	1f 90       	pop	r1
    1bb4:	18 95       	reti

00001bb6 <__vector_13>:

ISR(TIMER1_COMPB_vect){
    1bb6:	1f 92       	push	r1
    1bb8:	0f 92       	push	r0
    1bba:	0f b6       	in	r0, 0x3f	; 63
    1bbc:	0f 92       	push	r0
    1bbe:	0b b6       	in	r0, 0x3b	; 59
    1bc0:	0f 92       	push	r0
    1bc2:	11 24       	eor	r1, r1
    1bc4:	2f 93       	push	r18
    1bc6:	3f 93       	push	r19
    1bc8:	4f 93       	push	r20
    1bca:	5f 93       	push	r21
    1bcc:	6f 93       	push	r22
    1bce:	7f 93       	push	r23
    1bd0:	8f 93       	push	r24
    1bd2:	9f 93       	push	r25
    1bd4:	af 93       	push	r26
    1bd6:	bf 93       	push	r27
    1bd8:	ef 93       	push	r30
    1bda:	ff 93       	push	r31
	OCR1B+=OCR1B_PERIOD_CNT;
    1bdc:	ea e8       	ldi	r30, 0x8A	; 138
    1bde:	f0 e0       	ldi	r31, 0x00	; 0
    1be0:	80 81       	ld	r24, Z
    1be2:	91 81       	ldd	r25, Z+1	; 0x01
    1be4:	88 56       	subi	r24, 0x68	; 104
    1be6:	95 4c       	sbci	r25, 0xC5	; 197
    1be8:	91 83       	std	Z+1, r25	; 0x01
    1bea:	80 83       	st	Z, r24
	EventAddEvent(EVENT_100HZ);
    1bec:	82 e0       	ldi	r24, 0x02	; 2
    1bee:	0e 94 9a 0b 	call	0x1734	; 0x1734 <EventAddEvent>
	return;
}
    1bf2:	ff 91       	pop	r31
    1bf4:	ef 91       	pop	r30
    1bf6:	bf 91       	pop	r27
    1bf8:	af 91       	pop	r26
    1bfa:	9f 91       	pop	r25
    1bfc:	8f 91       	pop	r24
    1bfe:	7f 91       	pop	r23
    1c00:	6f 91       	pop	r22
    1c02:	5f 91       	pop	r21
    1c04:	4f 91       	pop	r20
    1c06:	3f 91       	pop	r19
    1c08:	2f 91       	pop	r18
    1c0a:	0f 90       	pop	r0
    1c0c:	0b be       	out	0x3b, r0	; 59
    1c0e:	0f 90       	pop	r0
    1c10:	0f be       	out	0x3f, r0	; 63
    1c12:	0f 90       	pop	r0
    1c14:	1f 90       	pop	r1
    1c16:	18 95       	reti

00001c18 <__vector_14>:

ISR(TIMER1_COMPC_vect){
    1c18:	1f 92       	push	r1
    1c1a:	0f 92       	push	r0
    1c1c:	0f b6       	in	r0, 0x3f	; 63
    1c1e:	0f 92       	push	r0
    1c20:	0b b6       	in	r0, 0x3b	; 59
    1c22:	0f 92       	push	r0
    1c24:	11 24       	eor	r1, r1
    1c26:	2f 93       	push	r18
    1c28:	3f 93       	push	r19
    1c2a:	4f 93       	push	r20
    1c2c:	5f 93       	push	r21
    1c2e:	6f 93       	push	r22
    1c30:	7f 93       	push	r23
    1c32:	8f 93       	push	r24
    1c34:	9f 93       	push	r25
    1c36:	af 93       	push	r26
    1c38:	bf 93       	push	r27
    1c3a:	ef 93       	push	r30
    1c3c:	ff 93       	push	r31
	OCR1C+=OCR1C_PERIOD_CNT;
    1c3e:	ec e8       	ldi	r30, 0x8C	; 140
    1c40:	f0 e0       	ldi	r31, 0x00	; 0
    1c42:	80 81       	ld	r24, Z
    1c44:	91 81       	ldd	r25, Z+1	; 0x01
    1c46:	80 5d       	subi	r24, 0xD0	; 208
    1c48:	9a 48       	sbci	r25, 0x8A	; 138
    1c4a:	91 83       	std	Z+1, r25	; 0x01
    1c4c:	80 83       	st	Z, r24
	EventAddEvent(EVENT_50HZ);
    1c4e:	83 e0       	ldi	r24, 0x03	; 3
    1c50:	0e 94 9a 0b 	call	0x1734	; 0x1734 <EventAddEvent>
	return;
}
    1c54:	ff 91       	pop	r31
    1c56:	ef 91       	pop	r30
    1c58:	bf 91       	pop	r27
    1c5a:	af 91       	pop	r26
    1c5c:	9f 91       	pop	r25
    1c5e:	8f 91       	pop	r24
    1c60:	7f 91       	pop	r23
    1c62:	6f 91       	pop	r22
    1c64:	5f 91       	pop	r21
    1c66:	4f 91       	pop	r20
    1c68:	3f 91       	pop	r19
    1c6a:	2f 91       	pop	r18
    1c6c:	0f 90       	pop	r0
    1c6e:	0b be       	out	0x3b, r0	; 59
    1c70:	0f 90       	pop	r0
    1c72:	0f be       	out	0x3f, r0	; 63
    1c74:	0f 90       	pop	r0
    1c76:	1f 90       	pop	r1
    1c78:	18 95       	reti

00001c7a <__vector_28>:

ISR(TIMER3_COMPA_vect){
    1c7a:	1f 92       	push	r1
    1c7c:	0f 92       	push	r0
    1c7e:	0f b6       	in	r0, 0x3f	; 63
    1c80:	0f 92       	push	r0
    1c82:	0b b6       	in	r0, 0x3b	; 59
    1c84:	0f 92       	push	r0
    1c86:	11 24       	eor	r1, r1
    1c88:	2f 93       	push	r18
    1c8a:	3f 93       	push	r19
    1c8c:	4f 93       	push	r20
    1c8e:	5f 93       	push	r21
    1c90:	6f 93       	push	r22
    1c92:	7f 93       	push	r23
    1c94:	8f 93       	push	r24
    1c96:	9f 93       	push	r25
    1c98:	af 93       	push	r26
    1c9a:	bf 93       	push	r27
    1c9c:	ef 93       	push	r30
    1c9e:	ff 93       	push	r31
	OCR3A+=OCR3A_PERIOD_CNT;
    1ca0:	e8 e9       	ldi	r30, 0x98	; 152
    1ca2:	f0 e0       	ldi	r31, 0x00	; 0
    1ca4:	80 81       	ld	r24, Z
    1ca6:	91 81       	ldd	r25, Z+1	; 0x01
    1ca8:	82 5c       	subi	r24, 0xC2	; 194
    1caa:	96 4b       	sbci	r25, 0xB6	; 182
    1cac:	91 83       	std	Z+1, r25	; 0x01
    1cae:	80 83       	st	Z, r24
	EventAddEvent(EVENT_10HZ);
    1cb0:	84 e0       	ldi	r24, 0x04	; 4
    1cb2:	0e 94 9a 0b 	call	0x1734	; 0x1734 <EventAddEvent>
	return;
}
    1cb6:	ff 91       	pop	r31
    1cb8:	ef 91       	pop	r30
    1cba:	bf 91       	pop	r27
    1cbc:	af 91       	pop	r26
    1cbe:	9f 91       	pop	r25
    1cc0:	8f 91       	pop	r24
    1cc2:	7f 91       	pop	r23
    1cc4:	6f 91       	pop	r22
    1cc6:	5f 91       	pop	r21
    1cc8:	4f 91       	pop	r20
    1cca:	3f 91       	pop	r19
    1ccc:	2f 91       	pop	r18
    1cce:	0f 90       	pop	r0
    1cd0:	0b be       	out	0x3b, r0	; 59
    1cd2:	0f 90       	pop	r0
    1cd4:	0f be       	out	0x3f, r0	; 63
    1cd6:	0f 90       	pop	r0
    1cd8:	1f 90       	pop	r1
    1cda:	18 95       	reti

00001cdc <__vector_29>:

ISR(TIMER3_COMPB_vect){
    1cdc:	1f 92       	push	r1
    1cde:	0f 92       	push	r0
    1ce0:	0f b6       	in	r0, 0x3f	; 63
    1ce2:	0f 92       	push	r0
    1ce4:	0b b6       	in	r0, 0x3b	; 59
    1ce6:	0f 92       	push	r0
    1ce8:	11 24       	eor	r1, r1
    1cea:	2f 93       	push	r18
    1cec:	3f 93       	push	r19
    1cee:	4f 93       	push	r20
    1cf0:	5f 93       	push	r21
    1cf2:	6f 93       	push	r22
    1cf4:	7f 93       	push	r23
    1cf6:	8f 93       	push	r24
    1cf8:	9f 93       	push	r25
    1cfa:	af 93       	push	r26
    1cfc:	bf 93       	push	r27
    1cfe:	ef 93       	push	r30
    1d00:	ff 93       	push	r31
	OCR3B+=OCR3B_PERIOD_CNT;
    1d02:	ea e9       	ldi	r30, 0x9A	; 154
    1d04:	f0 e0       	ldi	r31, 0x00	; 0
    1d06:	80 81       	ld	r24, Z
    1d08:	91 81       	ldd	r25, Z+1	; 0x01
    1d0a:	84 58       	subi	r24, 0x84	; 132
    1d0c:	9d 46       	sbci	r25, 0x6D	; 109
    1d0e:	91 83       	std	Z+1, r25	; 0x01
    1d10:	80 83       	st	Z, r24
	EventAddEvent(EVENT_5HZ);
    1d12:	85 e0       	ldi	r24, 0x05	; 5
    1d14:	0e 94 9a 0b 	call	0x1734	; 0x1734 <EventAddEvent>
	return;
}
    1d18:	ff 91       	pop	r31
    1d1a:	ef 91       	pop	r30
    1d1c:	bf 91       	pop	r27
    1d1e:	af 91       	pop	r26
    1d20:	9f 91       	pop	r25
    1d22:	8f 91       	pop	r24
    1d24:	7f 91       	pop	r23
    1d26:	6f 91       	pop	r22
    1d28:	5f 91       	pop	r21
    1d2a:	4f 91       	pop	r20
    1d2c:	3f 91       	pop	r19
    1d2e:	2f 91       	pop	r18
    1d30:	0f 90       	pop	r0
    1d32:	0b be       	out	0x3b, r0	; 59
    1d34:	0f 90       	pop	r0
    1d36:	0f be       	out	0x3f, r0	; 63
    1d38:	0f 90       	pop	r0
    1d3a:	1f 90       	pop	r1
    1d3c:	18 95       	reti

00001d3e <__vector_30>:

ISR(TIMER3_COMPC_vect){
    1d3e:	1f 92       	push	r1
    1d40:	0f 92       	push	r0
    1d42:	0f b6       	in	r0, 0x3f	; 63
    1d44:	0f 92       	push	r0
    1d46:	0b b6       	in	r0, 0x3b	; 59
    1d48:	0f 92       	push	r0
    1d4a:	11 24       	eor	r1, r1
    1d4c:	2f 93       	push	r18
    1d4e:	3f 93       	push	r19
    1d50:	4f 93       	push	r20
    1d52:	5f 93       	push	r21
    1d54:	6f 93       	push	r22
    1d56:	7f 93       	push	r23
    1d58:	8f 93       	push	r24
    1d5a:	9f 93       	push	r25
    1d5c:	af 93       	push	r26
    1d5e:	bf 93       	push	r27
    1d60:	ef 93       	push	r30
    1d62:	ff 93       	push	r31
	OCR3C+=OCR3C_PERIOD_CNT;
    1d64:	ec e9       	ldi	r30, 0x9C	; 156
    1d66:	f0 e0       	ldi	r31, 0x00	; 0
    1d68:	80 81       	ld	r24, Z
    1d6a:	91 81       	ldd	r25, Z+1	; 0x01
    1d6c:	80 5e       	subi	r24, 0xE0	; 224
    1d6e:	98 44       	sbci	r25, 0x48	; 72
    1d70:	91 83       	std	Z+1, r25	; 0x01
    1d72:	80 83       	st	Z, r24
	EventAddEvent(EVENT_4HZ);
    1d74:	86 e0       	ldi	r24, 0x06	; 6
    1d76:	0e 94 9a 0b 	call	0x1734	; 0x1734 <EventAddEvent>
	return;
}
    1d7a:	ff 91       	pop	r31
    1d7c:	ef 91       	pop	r30
    1d7e:	bf 91       	pop	r27
    1d80:	af 91       	pop	r26
    1d82:	9f 91       	pop	r25
    1d84:	8f 91       	pop	r24
    1d86:	7f 91       	pop	r23
    1d88:	6f 91       	pop	r22
    1d8a:	5f 91       	pop	r21
    1d8c:	4f 91       	pop	r20
    1d8e:	3f 91       	pop	r19
    1d90:	2f 91       	pop	r18
    1d92:	0f 90       	pop	r0
    1d94:	0b be       	out	0x3b, r0	; 59
    1d96:	0f 90       	pop	r0
    1d98:	0f be       	out	0x3f, r0	; 63
    1d9a:	0f 90       	pop	r0
    1d9c:	1f 90       	pop	r1
    1d9e:	18 95       	reti

00001da0 <__vector_15>:

ISR(TIMER1_OVF_vect){}
    1da0:	1f 92       	push	r1
    1da2:	0f 92       	push	r0
    1da4:	0f b6       	in	r0, 0x3f	; 63
    1da6:	0f 92       	push	r0
    1da8:	11 24       	eor	r1, r1
    1daa:	0f 90       	pop	r0
    1dac:	0f be       	out	0x3f, r0	; 63
    1dae:	0f 90       	pop	r0
    1db0:	1f 90       	pop	r1
    1db2:	18 95       	reti

00001db4 <__vector_31>:

ISR(TIMER3_OVF_vect){}
    1db4:	1f 92       	push	r1
    1db6:	0f 92       	push	r0
    1db8:	0f b6       	in	r0, 0x3f	; 63
    1dba:	0f 92       	push	r0
    1dbc:	11 24       	eor	r1, r1
    1dbe:	0f 90       	pop	r0
    1dc0:	0f be       	out	0x3f, r0	; 63
    1dc2:	0f 90       	pop	r0
    1dc4:	1f 90       	pop	r1
    1dc6:	18 95       	reti

00001dc8 <Timer1_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR1B = prescaler;
    1dc8:	80 93 81 00 	sts	0x0081, r24
	
	TIMSK1 = (interruptOverflow<<TOIE1);
    1dcc:	60 93 6f 00 	sts	0x006F, r22
}
    1dd0:	08 95       	ret

00001dd2 <Timer3_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR3B = prescaler;
    1dd2:	80 93 91 00 	sts	0x0091, r24
	
	TIMSK3 = (interruptOverflow<<TOIE3);
    1dd6:	60 93 71 00 	sts	0x0071, r22
}
    1dda:	08 95       	ret

00001ddc <TIMER_Timer1_OCR1A_on>:

void TIMER_Timer1_OCR1A_on(void){
	OCR1A = TCNT1 + OCR1A_PERIOD_CNT;
    1ddc:	80 91 84 00 	lds	r24, 0x0084
    1de0:	90 91 85 00 	lds	r25, 0x0085
    1de4:	84 5b       	subi	r24, 0xB4	; 180
    1de6:	92 4e       	sbci	r25, 0xE2	; 226
    1de8:	90 93 89 00 	sts	0x0089, r25
    1dec:	80 93 88 00 	sts	0x0088, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1A);
    1df0:	ef e6       	ldi	r30, 0x6F	; 111
    1df2:	f0 e0       	ldi	r31, 0x00	; 0
    1df4:	80 81       	ld	r24, Z
    1df6:	82 60       	ori	r24, 0x02	; 2
    1df8:	80 83       	st	Z, r24
}
    1dfa:	08 95       	ret

00001dfc <TIMER_Timer1_OCR1B_on>:

void TIMER_Timer1_OCR1B_on(void){
	OCR1B = TCNT1 + OCR1B_PERIOD_CNT;
    1dfc:	80 91 84 00 	lds	r24, 0x0084
    1e00:	90 91 85 00 	lds	r25, 0x0085
    1e04:	88 56       	subi	r24, 0x68	; 104
    1e06:	95 4c       	sbci	r25, 0xC5	; 197
    1e08:	90 93 8b 00 	sts	0x008B, r25
    1e0c:	80 93 8a 00 	sts	0x008A, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1B);
    1e10:	ef e6       	ldi	r30, 0x6F	; 111
    1e12:	f0 e0       	ldi	r31, 0x00	; 0
    1e14:	80 81       	ld	r24, Z
    1e16:	84 60       	ori	r24, 0x04	; 4
    1e18:	80 83       	st	Z, r24
}
    1e1a:	08 95       	ret

00001e1c <TIMER_Timer1_OCR1C_on>:

void TIMER_Timer1_OCR1C_on(void){
	OCR1C = TCNT1 + OCR1C_PERIOD_CNT;
    1e1c:	80 91 84 00 	lds	r24, 0x0084
    1e20:	90 91 85 00 	lds	r25, 0x0085
    1e24:	80 5d       	subi	r24, 0xD0	; 208
    1e26:	9a 48       	sbci	r25, 0x8A	; 138
    1e28:	90 93 8d 00 	sts	0x008D, r25
    1e2c:	80 93 8c 00 	sts	0x008C, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1C);
    1e30:	ef e6       	ldi	r30, 0x6F	; 111
    1e32:	f0 e0       	ldi	r31, 0x00	; 0
    1e34:	80 81       	ld	r24, Z
    1e36:	88 60       	ori	r24, 0x08	; 8
    1e38:	80 83       	st	Z, r24
}
    1e3a:	08 95       	ret

00001e3c <TIMER_Timer3_OCR3A_on>:

void TIMER_Timer3_OCR3A_on(void){
	OCR3A = TCNT3 + OCR3A_PERIOD_CNT;
    1e3c:	80 91 94 00 	lds	r24, 0x0094
    1e40:	90 91 95 00 	lds	r25, 0x0095
    1e44:	82 5c       	subi	r24, 0xC2	; 194
    1e46:	96 4b       	sbci	r25, 0xB6	; 182
    1e48:	90 93 99 00 	sts	0x0099, r25
    1e4c:	80 93 98 00 	sts	0x0098, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3A);
    1e50:	e1 e7       	ldi	r30, 0x71	; 113
    1e52:	f0 e0       	ldi	r31, 0x00	; 0
    1e54:	80 81       	ld	r24, Z
    1e56:	82 60       	ori	r24, 0x02	; 2
    1e58:	80 83       	st	Z, r24
}
    1e5a:	08 95       	ret

00001e5c <TIMER_Timer3_OCR3B_on>:

void TIMER_Timer3_OCR3B_on(void){
	OCR3B = TCNT3 + OCR3B_PERIOD_CNT;
    1e5c:	80 91 94 00 	lds	r24, 0x0094
    1e60:	90 91 95 00 	lds	r25, 0x0095
    1e64:	84 58       	subi	r24, 0x84	; 132
    1e66:	9d 46       	sbci	r25, 0x6D	; 109
    1e68:	90 93 9b 00 	sts	0x009B, r25
    1e6c:	80 93 9a 00 	sts	0x009A, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3B);
    1e70:	e1 e7       	ldi	r30, 0x71	; 113
    1e72:	f0 e0       	ldi	r31, 0x00	; 0
    1e74:	80 81       	ld	r24, Z
    1e76:	84 60       	ori	r24, 0x04	; 4
    1e78:	80 83       	st	Z, r24
}
    1e7a:	08 95       	ret

00001e7c <TIMER_Timer3_OCR3C_on>:

void TIMER_Timer3_OCR3C_on(void){
	OCR3C = TCNT3 + OCR3C_PERIOD_CNT;
    1e7c:	80 91 94 00 	lds	r24, 0x0094
    1e80:	90 91 95 00 	lds	r25, 0x0095
    1e84:	80 5e       	subi	r24, 0xE0	; 224
    1e86:	98 44       	sbci	r25, 0x48	; 72
    1e88:	90 93 9d 00 	sts	0x009D, r25
    1e8c:	80 93 9c 00 	sts	0x009C, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3C);
    1e90:	e1 e7       	ldi	r30, 0x71	; 113
    1e92:	f0 e0       	ldi	r31, 0x00	; 0
    1e94:	80 81       	ld	r24, Z
    1e96:	88 60       	ori	r24, 0x08	; 8
    1e98:	80 83       	st	Z, r24
}
    1e9a:	08 95       	ret

00001e9c <PWM_init>:

void PWM_init(void){
	pwmVal=0xFF;
    1e9c:	8f ef       	ldi	r24, 0xFF	; 255
    1e9e:	90 e0       	ldi	r25, 0x00	; 0
    1ea0:	90 93 67 01 	sts	0x0167, r25
    1ea4:	80 93 66 01 	sts	0x0166, r24
	OCR0A=0xFF;
    1ea8:	8f ef       	ldi	r24, 0xFF	; 255
    1eaa:	87 bd       	out	0x27, r24	; 39
	TCCR0A=0b01111010;
    1eac:	8a e7       	ldi	r24, 0x7A	; 122
    1eae:	84 bd       	out	0x24, r24	; 36
	TIMSK0|=(0<<OCIE0A)|(1<<TOIE0);
    1eb0:	ee e6       	ldi	r30, 0x6E	; 110
    1eb2:	f0 e0       	ldi	r31, 0x00	; 0
    1eb4:	80 81       	ld	r24, Z
    1eb6:	81 60       	ori	r24, 0x01	; 1
    1eb8:	80 83       	st	Z, r24
}
    1eba:	08 95       	ret

00001ebc <TIMER_SetPWMVal>:

void TIMER_SetPWMVal(U8 pwm){
	delta=((S16)pwm-pwmVal);
    1ebc:	68 2f       	mov	r22, r24
    1ebe:	70 e0       	ldi	r23, 0x00	; 0
    1ec0:	40 91 66 01 	lds	r20, 0x0166
    1ec4:	50 91 67 01 	lds	r21, 0x0167
    1ec8:	cb 01       	movw	r24, r22
    1eca:	84 1b       	sub	r24, r20
    1ecc:	95 0b       	sbc	r25, r21
	pwmVal=pwmVal+delta/4;
    1ece:	9c 01       	movw	r18, r24
    1ed0:	12 f4       	brpl	.+4      	; 0x1ed6 <TIMER_SetPWMVal+0x1a>
    1ed2:	2d 5f       	subi	r18, 0xFD	; 253
    1ed4:	3f 4f       	sbci	r19, 0xFF	; 255
    1ed6:	35 95       	asr	r19
    1ed8:	27 95       	ror	r18
    1eda:	35 95       	asr	r19
    1edc:	27 95       	ror	r18
    1ede:	24 0f       	add	r18, r20
    1ee0:	35 1f       	adc	r19, r21
    1ee2:	30 93 67 01 	sts	0x0167, r19
    1ee6:	20 93 66 01 	sts	0x0166, r18
	delta=(S16)pwm+delta/2;
    1eea:	9c 01       	movw	r18, r24
    1eec:	99 23       	and	r25, r25
    1eee:	14 f4       	brge	.+4      	; 0x1ef4 <TIMER_SetPWMVal+0x38>
    1ef0:	2f 5f       	subi	r18, 0xFF	; 255
    1ef2:	3f 4f       	sbci	r19, 0xFF	; 255
    1ef4:	35 95       	asr	r19
    1ef6:	27 95       	ror	r18
    1ef8:	62 0f       	add	r22, r18
    1efa:	73 1f       	adc	r23, r19
    1efc:	70 93 69 01 	sts	0x0169, r23
    1f00:	60 93 68 01 	sts	0x0168, r22
	if(delta>255){
    1f04:	6f 3f       	cpi	r22, 0xFF	; 255
    1f06:	71 05       	cpc	r23, r1
    1f08:	21 f0       	breq	.+8      	; 0x1f12 <TIMER_SetPWMVal+0x56>
    1f0a:	1c f0       	brlt	.+6      	; 0x1f12 <TIMER_SetPWMVal+0x56>
		OCR0A=255;
    1f0c:	8f ef       	ldi	r24, 0xFF	; 255
    1f0e:	87 bd       	out	0x27, r24	; 39
    1f10:	08 95       	ret
	}else if(delta<0){
    1f12:	77 23       	and	r23, r23
    1f14:	14 f4       	brge	.+4      	; 0x1f1a <TIMER_SetPWMVal+0x5e>
		OCR0A=0;
    1f16:	17 bc       	out	0x27, r1	; 39
    1f18:	08 95       	ret
	}else{
		OCR0A=delta;
    1f1a:	67 bd       	out	0x27, r22	; 39
    1f1c:	08 95       	ret

00001f1e <InitWDT>:
 */ 

#include "../includes/WatchDog.h"

void InitWDT(void){
	wdt_enable(WDTO_120MS);
    1f1e:	2b e0       	ldi	r18, 0x0B	; 11
    1f20:	88 e1       	ldi	r24, 0x18	; 24
    1f22:	90 e0       	ldi	r25, 0x00	; 0
    1f24:	0f b6       	in	r0, 0x3f	; 63
    1f26:	f8 94       	cli
    1f28:	a8 95       	wdr
    1f2a:	80 93 60 00 	sts	0x0060, r24
    1f2e:	0f be       	out	0x3f, r0	; 63
    1f30:	20 93 60 00 	sts	0x0060, r18
}
    1f34:	08 95       	ret

00001f36 <CheckWDT>:

Bool CheckWDT(void){
	if(MCUSR&(1<<WDRF)){
    1f36:	04 b6       	in	r0, 0x34	; 52
    1f38:	03 fe       	sbrs	r0, 3
    1f3a:	06 c0       	rjmp	.+12     	; 0x1f48 <CheckWDT+0x12>
		MCUSR&=~(1<<WDRF);
    1f3c:	84 b7       	in	r24, 0x34	; 52
    1f3e:	87 7f       	andi	r24, 0xF7	; 247
    1f40:	84 bf       	out	0x34, r24	; 52
		AddError(ERROR_WDT);
    1f42:	80 e1       	ldi	r24, 0x10	; 16
    1f44:	0e 94 87 0b 	call	0x170e	; 0x170e <AddError>
	}
}
    1f48:	08 95       	ret

00001f4a <__divmodhi4>:
    1f4a:	97 fb       	bst	r25, 7
    1f4c:	09 2e       	mov	r0, r25
    1f4e:	07 26       	eor	r0, r23
    1f50:	0a d0       	rcall	.+20     	; 0x1f66 <__divmodhi4_neg1>
    1f52:	77 fd       	sbrc	r23, 7
    1f54:	04 d0       	rcall	.+8      	; 0x1f5e <__divmodhi4_neg2>
    1f56:	0c d0       	rcall	.+24     	; 0x1f70 <__udivmodhi4>
    1f58:	06 d0       	rcall	.+12     	; 0x1f66 <__divmodhi4_neg1>
    1f5a:	00 20       	and	r0, r0
    1f5c:	1a f4       	brpl	.+6      	; 0x1f64 <__divmodhi4_exit>

00001f5e <__divmodhi4_neg2>:
    1f5e:	70 95       	com	r23
    1f60:	61 95       	neg	r22
    1f62:	7f 4f       	sbci	r23, 0xFF	; 255

00001f64 <__divmodhi4_exit>:
    1f64:	08 95       	ret

00001f66 <__divmodhi4_neg1>:
    1f66:	f6 f7       	brtc	.-4      	; 0x1f64 <__divmodhi4_exit>
    1f68:	90 95       	com	r25
    1f6a:	81 95       	neg	r24
    1f6c:	9f 4f       	sbci	r25, 0xFF	; 255
    1f6e:	08 95       	ret

00001f70 <__udivmodhi4>:
    1f70:	aa 1b       	sub	r26, r26
    1f72:	bb 1b       	sub	r27, r27
    1f74:	51 e1       	ldi	r21, 0x11	; 17
    1f76:	07 c0       	rjmp	.+14     	; 0x1f86 <__udivmodhi4_ep>

00001f78 <__udivmodhi4_loop>:
    1f78:	aa 1f       	adc	r26, r26
    1f7a:	bb 1f       	adc	r27, r27
    1f7c:	a6 17       	cp	r26, r22
    1f7e:	b7 07       	cpc	r27, r23
    1f80:	10 f0       	brcs	.+4      	; 0x1f86 <__udivmodhi4_ep>
    1f82:	a6 1b       	sub	r26, r22
    1f84:	b7 0b       	sbc	r27, r23

00001f86 <__udivmodhi4_ep>:
    1f86:	88 1f       	adc	r24, r24
    1f88:	99 1f       	adc	r25, r25
    1f8a:	5a 95       	dec	r21
    1f8c:	a9 f7       	brne	.-22     	; 0x1f78 <__udivmodhi4_loop>
    1f8e:	80 95       	com	r24
    1f90:	90 95       	com	r25
    1f92:	bc 01       	movw	r22, r24
    1f94:	cd 01       	movw	r24, r26
    1f96:	08 95       	ret

00001f98 <_exit>:
    1f98:	f8 94       	cli

00001f9a <__stop_program>:
    1f9a:	ff cf       	rjmp	.-2      	; 0x1f9a <__stop_program>
