Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/jvarg/Documents/CECS341Labs/Lab3_C_combined/RFALUtest_isim_beh.exe -prj C:/Users/jvarg/Documents/CECS341Labs/Lab3_C_combined/RFALUtest_beh.prj work.RFALUtest work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/jvarg/Documents/CECS341Labs/Lab3_C_combined/LEGv8.v" into library work
Analyzing Verilog file "C:/Users/jvarg/Documents/CECS341Labs/Lab3_C_combined/ALUControl.v" into library work
Analyzing Verilog file "C:/Users/jvarg/Documents/CECS341Labs/Lab3_C_combined/registerfile.v" into library work
Analyzing Verilog file "C:/Users/jvarg/Documents/CECS341Labs/Lab3_C_combined/ALUwithControl.v" into library work
Analyzing Verilog file "C:/Users/jvarg/Documents/CECS341Labs/Lab3_C_combined/RF-ALU.v" into library work
Analyzing Verilog file "C:/Users/jvarg/Documents/CECS341Labs/Lab3_C_combined/RFALUtest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/jvarg/Documents/CECS341Labs/Lab3_C_combined/RFALUtest.v" Line 42: Port ALUoperation is not connected to this instance
Completed static elaboration
Compiling module ALUControl
Compiling module LEGv8
Compiling module ALUwithControl
Compiling module registerfile
Compiling module RFALU
Compiling module RFALUtest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable C:/Users/jvarg/Documents/CECS341Labs/Lab3_C_combined/RFALUtest_isim_beh.exe
Fuse Memory Usage: 28360 KB
Fuse CPU Usage: 1233 ms
