// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Full Version"

// DATE "09/25/2023 16:52:21"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module digitalCounter (
	clock,
	step,
	add_or_sub,
	reset,
	count);
input 	clock;
input 	[3:0] step;
input 	add_or_sub;
input 	reset;
output 	[11:0] count;

// Design Ports Information
// count[0]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[1]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[2]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[3]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[4]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[5]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[6]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[7]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[8]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[9]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[10]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[11]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// step[0]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// add_or_sub	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// step[3]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// step[2]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// step[1]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Add0|auto_generated|_~0_combout ;
wire \Add0|auto_generated|_~1_combout ;
wire \Add0|auto_generated|_~2_combout ;
wire \step[1]~input_o ;
wire \count[0]~output_o ;
wire \count[1]~output_o ;
wire \count[2]~output_o ;
wire \count[3]~output_o ;
wire \count[4]~output_o ;
wire \count[5]~output_o ;
wire \count[6]~output_o ;
wire \count[7]~output_o ;
wire \count[8]~output_o ;
wire \count[9]~output_o ;
wire \count[10]~output_o ;
wire \count[11]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \count[0]~13_cout ;
wire \count[0]~14_combout ;
wire \reset~input_o ;
wire \step[3]~input_o ;
wire \add_or_sub~input_o ;
wire \Add0|auto_generated|_~3_combout ;
wire \count[0]~15 ;
wire \count[1]~19_combout ;
wire \count[1]~reg0_q ;
wire \count[1]~20 ;
wire \count[2]~21_combout ;
wire \count[2]~reg0_q ;
wire \count[2]~22 ;
wire \count[3]~24 ;
wire \count[4]~25_combout ;
wire \count[4]~reg0_q ;
wire \count[4]~26 ;
wire \count[5]~27_combout ;
wire \count[5]~reg0_q ;
wire \count[5]~28 ;
wire \count[6]~29_combout ;
wire \count[6]~reg0_q ;
wire \count[0]~16_combout ;
wire \step[2]~input_o ;
wire \step[0]~input_o ;
wire \LessThan0~0_combout ;
wire \count[0]~41_combout ;
wire \count[0]~42_combout ;
wire \count[6]~30 ;
wire \count[7]~31_combout ;
wire \count[7]~reg0_q ;
wire \count[7]~32 ;
wire \count[8]~33_combout ;
wire \count[8]~reg0_q ;
wire \count[8]~34 ;
wire \count[9]~35_combout ;
wire \count[9]~reg0_q ;
wire \count[9]~36 ;
wire \count[10]~37_combout ;
wire \count[10]~reg0_q ;
wire \count[0]~17_combout ;
wire \count[0]~18_combout ;
wire \count[0]~reg0_q ;
wire \count[3]~23_combout ;
wire \count[3]~reg0_q ;
wire \count[10]~38 ;
wire \count[11]~39_combout ;
wire \count[11]~reg0_q ;


// Location: LCCOMB_X7_Y1_N4
cycloneive_lcell_comb \Add0|auto_generated|_~0 (
// Equation(s):
// \Add0|auto_generated|_~0_combout  = \add_or_sub~input_o  $ (\step[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\add_or_sub~input_o ),
	.datad(\step[0]~input_o ),
	.cin(gnd),
	.combout(\Add0|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add0|auto_generated|_~0 .lut_mask = 16'h0FF0;
defparam \Add0|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y1_N0
cycloneive_lcell_comb \Add0|auto_generated|_~1 (
// Equation(s):
// \Add0|auto_generated|_~1_combout  = \add_or_sub~input_o  $ (\step[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\add_or_sub~input_o ),
	.datad(\step[1]~input_o ),
	.cin(gnd),
	.combout(\Add0|auto_generated|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \Add0|auto_generated|_~1 .lut_mask = 16'h0FF0;
defparam \Add0|auto_generated|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y1_N6
cycloneive_lcell_comb \Add0|auto_generated|_~2 (
// Equation(s):
// \Add0|auto_generated|_~2_combout  = \add_or_sub~input_o  $ (\step[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\add_or_sub~input_o ),
	.datad(\step[2]~input_o ),
	.cin(gnd),
	.combout(\Add0|auto_generated|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add0|auto_generated|_~2 .lut_mask = 16'h0FF0;
defparam \Add0|auto_generated|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N1
cycloneive_io_ibuf \step[1]~input (
	.i(step[1]),
	.ibar(gnd),
	.o(\step[1]~input_o ));
// synopsys translate_off
defparam \step[1]~input .bus_hold = "false";
defparam \step[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \count[0]~output (
	.i(\count[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[0]~output .bus_hold = "false";
defparam \count[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \count[1]~output (
	.i(\count[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[1]~output .bus_hold = "false";
defparam \count[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \count[2]~output (
	.i(\count[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[2]~output .bus_hold = "false";
defparam \count[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \count[3]~output (
	.i(\count[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[3]~output .bus_hold = "false";
defparam \count[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \count[4]~output (
	.i(\count[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[4]~output .bus_hold = "false";
defparam \count[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \count[5]~output (
	.i(\count[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[5]~output .bus_hold = "false";
defparam \count[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \count[6]~output (
	.i(\count[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[6]~output .bus_hold = "false";
defparam \count[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \count[7]~output (
	.i(\count[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[7]~output .bus_hold = "false";
defparam \count[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
cycloneive_io_obuf \count[8]~output (
	.i(\count[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[8]~output .bus_hold = "false";
defparam \count[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \count[9]~output (
	.i(\count[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[9]~output .bus_hold = "false";
defparam \count[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf \count[10]~output (
	.i(\count[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[10]~output .bus_hold = "false";
defparam \count[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \count[11]~output (
	.i(\count[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[11]~output .bus_hold = "false";
defparam \count[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N2
cycloneive_lcell_comb \count[0]~13 (
// Equation(s):
// \count[0]~13_cout  = CARRY(\add_or_sub~input_o )

	.dataa(\add_or_sub~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\count[0]~13_cout ));
// synopsys translate_off
defparam \count[0]~13 .lut_mask = 16'h00AA;
defparam \count[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N4
cycloneive_lcell_comb \count[0]~14 (
// Equation(s):
// \count[0]~14_combout  = (\Add0|auto_generated|_~0_combout  & ((\count[0]~reg0_q  & (\count[0]~13_cout  & VCC)) # (!\count[0]~reg0_q  & (!\count[0]~13_cout )))) # (!\Add0|auto_generated|_~0_combout  & ((\count[0]~reg0_q  & (!\count[0]~13_cout )) # 
// (!\count[0]~reg0_q  & ((\count[0]~13_cout ) # (GND)))))
// \count[0]~15  = CARRY((\Add0|auto_generated|_~0_combout  & (!\count[0]~reg0_q  & !\count[0]~13_cout )) # (!\Add0|auto_generated|_~0_combout  & ((!\count[0]~13_cout ) # (!\count[0]~reg0_q ))))

	.dataa(\Add0|auto_generated|_~0_combout ),
	.datab(\count[0]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[0]~13_cout ),
	.combout(\count[0]~14_combout ),
	.cout(\count[0]~15 ));
// synopsys translate_off
defparam \count[0]~14 .lut_mask = 16'h9617;
defparam \count[0]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \step[3]~input (
	.i(step[3]),
	.ibar(gnd),
	.o(\step[3]~input_o ));
// synopsys translate_off
defparam \step[3]~input .bus_hold = "false";
defparam \step[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N1
cycloneive_io_ibuf \add_or_sub~input (
	.i(add_or_sub),
	.ibar(gnd),
	.o(\add_or_sub~input_o ));
// synopsys translate_off
defparam \add_or_sub~input .bus_hold = "false";
defparam \add_or_sub~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y1_N12
cycloneive_lcell_comb \Add0|auto_generated|_~3 (
// Equation(s):
// \Add0|auto_generated|_~3_combout  = \step[3]~input_o  $ (\add_or_sub~input_o )

	.dataa(gnd),
	.datab(\step[3]~input_o ),
	.datac(\add_or_sub~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add0|auto_generated|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \Add0|auto_generated|_~3 .lut_mask = 16'h3C3C;
defparam \Add0|auto_generated|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N6
cycloneive_lcell_comb \count[1]~19 (
// Equation(s):
// \count[1]~19_combout  = ((\Add0|auto_generated|_~1_combout  $ (\count[1]~reg0_q  $ (!\count[0]~15 )))) # (GND)
// \count[1]~20  = CARRY((\Add0|auto_generated|_~1_combout  & ((\count[1]~reg0_q ) # (!\count[0]~15 ))) # (!\Add0|auto_generated|_~1_combout  & (\count[1]~reg0_q  & !\count[0]~15 )))

	.dataa(\Add0|auto_generated|_~1_combout ),
	.datab(\count[1]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[0]~15 ),
	.combout(\count[1]~19_combout ),
	.cout(\count[1]~20 ));
// synopsys translate_off
defparam \count[1]~19 .lut_mask = 16'h698E;
defparam \count[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y1_N7
dffeas \count[1]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count[1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count[0]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[1]~reg0 .is_wysiwyg = "true";
defparam \count[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N8
cycloneive_lcell_comb \count[2]~21 (
// Equation(s):
// \count[2]~21_combout  = (\Add0|auto_generated|_~2_combout  & ((\count[2]~reg0_q  & (\count[1]~20  & VCC)) # (!\count[2]~reg0_q  & (!\count[1]~20 )))) # (!\Add0|auto_generated|_~2_combout  & ((\count[2]~reg0_q  & (!\count[1]~20 )) # (!\count[2]~reg0_q  & 
// ((\count[1]~20 ) # (GND)))))
// \count[2]~22  = CARRY((\Add0|auto_generated|_~2_combout  & (!\count[2]~reg0_q  & !\count[1]~20 )) # (!\Add0|auto_generated|_~2_combout  & ((!\count[1]~20 ) # (!\count[2]~reg0_q ))))

	.dataa(\Add0|auto_generated|_~2_combout ),
	.datab(\count[2]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[1]~20 ),
	.combout(\count[2]~21_combout ),
	.cout(\count[2]~22 ));
// synopsys translate_off
defparam \count[2]~21 .lut_mask = 16'h9617;
defparam \count[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y1_N9
dffeas \count[2]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count[2]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count[0]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[2]~reg0 .is_wysiwyg = "true";
defparam \count[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N10
cycloneive_lcell_comb \count[3]~23 (
// Equation(s):
// \count[3]~23_combout  = ((\count[3]~reg0_q  $ (\Add0|auto_generated|_~3_combout  $ (!\count[2]~22 )))) # (GND)
// \count[3]~24  = CARRY((\count[3]~reg0_q  & ((\Add0|auto_generated|_~3_combout ) # (!\count[2]~22 ))) # (!\count[3]~reg0_q  & (\Add0|auto_generated|_~3_combout  & !\count[2]~22 )))

	.dataa(\count[3]~reg0_q ),
	.datab(\Add0|auto_generated|_~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[2]~22 ),
	.combout(\count[3]~23_combout ),
	.cout(\count[3]~24 ));
// synopsys translate_off
defparam \count[3]~23 .lut_mask = 16'h698E;
defparam \count[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N12
cycloneive_lcell_comb \count[4]~25 (
// Equation(s):
// \count[4]~25_combout  = (\add_or_sub~input_o  & ((\count[4]~reg0_q  & (\count[3]~24  & VCC)) # (!\count[4]~reg0_q  & (!\count[3]~24 )))) # (!\add_or_sub~input_o  & ((\count[4]~reg0_q  & (!\count[3]~24 )) # (!\count[4]~reg0_q  & ((\count[3]~24 ) # 
// (GND)))))
// \count[4]~26  = CARRY((\add_or_sub~input_o  & (!\count[4]~reg0_q  & !\count[3]~24 )) # (!\add_or_sub~input_o  & ((!\count[3]~24 ) # (!\count[4]~reg0_q ))))

	.dataa(\add_or_sub~input_o ),
	.datab(\count[4]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[3]~24 ),
	.combout(\count[4]~25_combout ),
	.cout(\count[4]~26 ));
// synopsys translate_off
defparam \count[4]~25 .lut_mask = 16'h9617;
defparam \count[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y1_N13
dffeas \count[4]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count[4]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count[0]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[4]~reg0 .is_wysiwyg = "true";
defparam \count[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N14
cycloneive_lcell_comb \count[5]~27 (
// Equation(s):
// \count[5]~27_combout  = ((\add_or_sub~input_o  $ (\count[5]~reg0_q  $ (!\count[4]~26 )))) # (GND)
// \count[5]~28  = CARRY((\add_or_sub~input_o  & ((\count[5]~reg0_q ) # (!\count[4]~26 ))) # (!\add_or_sub~input_o  & (\count[5]~reg0_q  & !\count[4]~26 )))

	.dataa(\add_or_sub~input_o ),
	.datab(\count[5]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[4]~26 ),
	.combout(\count[5]~27_combout ),
	.cout(\count[5]~28 ));
// synopsys translate_off
defparam \count[5]~27 .lut_mask = 16'h698E;
defparam \count[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y1_N15
dffeas \count[5]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count[0]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[5]~reg0 .is_wysiwyg = "true";
defparam \count[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N16
cycloneive_lcell_comb \count[6]~29 (
// Equation(s):
// \count[6]~29_combout  = (\add_or_sub~input_o  & ((\count[6]~reg0_q  & (\count[5]~28  & VCC)) # (!\count[6]~reg0_q  & (!\count[5]~28 )))) # (!\add_or_sub~input_o  & ((\count[6]~reg0_q  & (!\count[5]~28 )) # (!\count[6]~reg0_q  & ((\count[5]~28 ) # 
// (GND)))))
// \count[6]~30  = CARRY((\add_or_sub~input_o  & (!\count[6]~reg0_q  & !\count[5]~28 )) # (!\add_or_sub~input_o  & ((!\count[5]~28 ) # (!\count[6]~reg0_q ))))

	.dataa(\add_or_sub~input_o ),
	.datab(\count[6]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[5]~28 ),
	.combout(\count[6]~29_combout ),
	.cout(\count[6]~30 ));
// synopsys translate_off
defparam \count[6]~29 .lut_mask = 16'h9617;
defparam \count[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y1_N17
dffeas \count[6]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count[6]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count[0]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[6]~reg0 .is_wysiwyg = "true";
defparam \count[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N0
cycloneive_lcell_comb \count[0]~16 (
// Equation(s):
// \count[0]~16_combout  = (\add_or_sub~input_o  & (!\count[6]~reg0_q  & (!\count[5]~reg0_q  & !\count[4]~reg0_q )))

	.dataa(\add_or_sub~input_o ),
	.datab(\count[6]~reg0_q ),
	.datac(\count[5]~reg0_q ),
	.datad(\count[4]~reg0_q ),
	.cin(gnd),
	.combout(\count[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \count[0]~16 .lut_mask = 16'h0002;
defparam \count[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \step[2]~input (
	.i(step[2]),
	.ibar(gnd),
	.o(\step[2]~input_o ));
// synopsys translate_off
defparam \step[2]~input .bus_hold = "false";
defparam \step[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneive_io_ibuf \step[0]~input (
	.i(step[0]),
	.ibar(gnd),
	.o(\step[0]~input_o ));
// synopsys translate_off
defparam \step[0]~input .bus_hold = "false";
defparam \step[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y1_N10
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (\step[1]~input_o  & (((!\count[0]~reg0_q  & \step[0]~input_o )) # (!\count[1]~reg0_q ))) # (!\step[1]~input_o  & (!\count[1]~reg0_q  & (!\count[0]~reg0_q  & \step[0]~input_o )))

	.dataa(\step[1]~input_o ),
	.datab(\count[1]~reg0_q ),
	.datac(\count[0]~reg0_q ),
	.datad(\step[0]~input_o ),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h2B22;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y1_N2
cycloneive_lcell_comb \count[0]~41 (
// Equation(s):
// \count[0]~41_combout  = (\count[2]~reg0_q  & (\step[2]~input_o  & \LessThan0~0_combout )) # (!\count[2]~reg0_q  & ((\step[2]~input_o ) # (\LessThan0~0_combout )))

	.dataa(\count[2]~reg0_q ),
	.datab(gnd),
	.datac(\step[2]~input_o ),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\count[0]~41_combout ),
	.cout());
// synopsys translate_off
defparam \count[0]~41 .lut_mask = 16'hF550;
defparam \count[0]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N30
cycloneive_lcell_comb \count[0]~42 (
// Equation(s):
// \count[0]~42_combout  = (\count[0]~16_combout  & ((\count[3]~reg0_q  & (\step[3]~input_o  & \count[0]~41_combout )) # (!\count[3]~reg0_q  & ((\step[3]~input_o ) # (\count[0]~41_combout )))))

	.dataa(\count[3]~reg0_q ),
	.datab(\count[0]~16_combout ),
	.datac(\step[3]~input_o ),
	.datad(\count[0]~41_combout ),
	.cin(gnd),
	.combout(\count[0]~42_combout ),
	.cout());
// synopsys translate_off
defparam \count[0]~42 .lut_mask = 16'hC440;
defparam \count[0]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N18
cycloneive_lcell_comb \count[7]~31 (
// Equation(s):
// \count[7]~31_combout  = ((\add_or_sub~input_o  $ (\count[7]~reg0_q  $ (!\count[6]~30 )))) # (GND)
// \count[7]~32  = CARRY((\add_or_sub~input_o  & ((\count[7]~reg0_q ) # (!\count[6]~30 ))) # (!\add_or_sub~input_o  & (\count[7]~reg0_q  & !\count[6]~30 )))

	.dataa(\add_or_sub~input_o ),
	.datab(\count[7]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[6]~30 ),
	.combout(\count[7]~31_combout ),
	.cout(\count[7]~32 ));
// synopsys translate_off
defparam \count[7]~31 .lut_mask = 16'h698E;
defparam \count[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y1_N19
dffeas \count[7]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count[7]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count[0]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[7]~reg0 .is_wysiwyg = "true";
defparam \count[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N20
cycloneive_lcell_comb \count[8]~33 (
// Equation(s):
// \count[8]~33_combout  = (\add_or_sub~input_o  & ((\count[8]~reg0_q  & (\count[7]~32  & VCC)) # (!\count[8]~reg0_q  & (!\count[7]~32 )))) # (!\add_or_sub~input_o  & ((\count[8]~reg0_q  & (!\count[7]~32 )) # (!\count[8]~reg0_q  & ((\count[7]~32 ) # 
// (GND)))))
// \count[8]~34  = CARRY((\add_or_sub~input_o  & (!\count[8]~reg0_q  & !\count[7]~32 )) # (!\add_or_sub~input_o  & ((!\count[7]~32 ) # (!\count[8]~reg0_q ))))

	.dataa(\add_or_sub~input_o ),
	.datab(\count[8]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[7]~32 ),
	.combout(\count[8]~33_combout ),
	.cout(\count[8]~34 ));
// synopsys translate_off
defparam \count[8]~33 .lut_mask = 16'h9617;
defparam \count[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y1_N21
dffeas \count[8]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count[8]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count[0]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[8]~reg0 .is_wysiwyg = "true";
defparam \count[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N22
cycloneive_lcell_comb \count[9]~35 (
// Equation(s):
// \count[9]~35_combout  = ((\add_or_sub~input_o  $ (\count[9]~reg0_q  $ (!\count[8]~34 )))) # (GND)
// \count[9]~36  = CARRY((\add_or_sub~input_o  & ((\count[9]~reg0_q ) # (!\count[8]~34 ))) # (!\add_or_sub~input_o  & (\count[9]~reg0_q  & !\count[8]~34 )))

	.dataa(\add_or_sub~input_o ),
	.datab(\count[9]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[8]~34 ),
	.combout(\count[9]~35_combout ),
	.cout(\count[9]~36 ));
// synopsys translate_off
defparam \count[9]~35 .lut_mask = 16'h698E;
defparam \count[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y1_N23
dffeas \count[9]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count[9]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count[0]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[9]~reg0 .is_wysiwyg = "true";
defparam \count[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N24
cycloneive_lcell_comb \count[10]~37 (
// Equation(s):
// \count[10]~37_combout  = (\add_or_sub~input_o  & ((\count[10]~reg0_q  & (\count[9]~36  & VCC)) # (!\count[10]~reg0_q  & (!\count[9]~36 )))) # (!\add_or_sub~input_o  & ((\count[10]~reg0_q  & (!\count[9]~36 )) # (!\count[10]~reg0_q  & ((\count[9]~36 ) # 
// (GND)))))
// \count[10]~38  = CARRY((\add_or_sub~input_o  & (!\count[10]~reg0_q  & !\count[9]~36 )) # (!\add_or_sub~input_o  & ((!\count[9]~36 ) # (!\count[10]~reg0_q ))))

	.dataa(\add_or_sub~input_o ),
	.datab(\count[10]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\count[9]~36 ),
	.combout(\count[10]~37_combout ),
	.cout(\count[10]~38 ));
// synopsys translate_off
defparam \count[10]~37 .lut_mask = 16'h9617;
defparam \count[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y1_N25
dffeas \count[10]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count[0]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[10]~reg0 .is_wysiwyg = "true";
defparam \count[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N16
cycloneive_lcell_comb \count[0]~17 (
// Equation(s):
// \count[0]~17_combout  = (!\count[8]~reg0_q  & (!\count[9]~reg0_q  & (!\count[10]~reg0_q  & !\count[7]~reg0_q )))

	.dataa(\count[8]~reg0_q ),
	.datab(\count[9]~reg0_q ),
	.datac(\count[10]~reg0_q ),
	.datad(\count[7]~reg0_q ),
	.cin(gnd),
	.combout(\count[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \count[0]~17 .lut_mask = 16'h0001;
defparam \count[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N28
cycloneive_lcell_comb \count[0]~18 (
// Equation(s):
// \count[0]~18_combout  = ((!\count[11]~reg0_q  & (\count[0]~42_combout  & \count[0]~17_combout ))) # (!\reset~input_o )

	.dataa(\count[11]~reg0_q ),
	.datab(\reset~input_o ),
	.datac(\count[0]~42_combout ),
	.datad(\count[0]~17_combout ),
	.cin(gnd),
	.combout(\count[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \count[0]~18 .lut_mask = 16'h7333;
defparam \count[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y1_N5
dffeas \count[0]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count[0]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count[0]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[0]~reg0 .is_wysiwyg = "true";
defparam \count[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y1_N11
dffeas \count[3]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count[0]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[3]~reg0 .is_wysiwyg = "true";
defparam \count[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N26
cycloneive_lcell_comb \count[11]~39 (
// Equation(s):
// \count[11]~39_combout  = \add_or_sub~input_o  $ (\count[10]~38  $ (!\count[11]~reg0_q ))

	.dataa(\add_or_sub~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\count[11]~reg0_q ),
	.cin(\count[10]~38 ),
	.combout(\count[11]~39_combout ),
	.cout());
// synopsys translate_off
defparam \count[11]~39 .lut_mask = 16'h5AA5;
defparam \count[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y1_N27
dffeas \count[11]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\count[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\count[0]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[11]~reg0 .is_wysiwyg = "true";
defparam \count[11]~reg0 .power_up = "low";
// synopsys translate_on

assign count[0] = \count[0]~output_o ;

assign count[1] = \count[1]~output_o ;

assign count[2] = \count[2]~output_o ;

assign count[3] = \count[3]~output_o ;

assign count[4] = \count[4]~output_o ;

assign count[5] = \count[5]~output_o ;

assign count[6] = \count[6]~output_o ;

assign count[7] = \count[7]~output_o ;

assign count[8] = \count[8]~output_o ;

assign count[9] = \count[9]~output_o ;

assign count[10] = \count[10]~output_o ;

assign count[11] = \count[11]~output_o ;

endmodule
