strict digraph "compose( ,  )" {
	node [label="\N"];
	"30:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fb0b8e46510>",
		fillcolor=lightcyan,
		label="30:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"30:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb0b8a98bd0>",
		fillcolor=springgreen,
		label="30:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"30:CA" -> "30:IF"	[cond="[]",
		lineno=None];
	"Leaf_18:AL"	[def_var="['present_state']",
		label="Leaf_18:AL"];
	"36:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fb0b8a98410>",
		def_var="['z']",
		fillcolor=deepskyblue,
		label="36:AS
z = present_state == S101;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"Leaf_18:AL" -> "36:AS";
	"24:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fb0b8bfd610>",
		clk_sens=False,
		fillcolor=gold,
		label="24:AL",
		sens="['present_state']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['x', 'present_state']"];
	"Leaf_18:AL" -> "24:AL";
	"28:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb0b8e46150>",
		fillcolor=springgreen,
		label="28:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"28:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb0b8ea0e50>",
		fillcolor=cadetblue,
		label="28:BS
next_state = S10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb0b8ea0e50>]",
		style=filled,
		typ=BlockingSubstitution];
	"28:IF" -> "28:BS"	[cond="['x']",
		label="(x == 0)",
		lineno=28];
	"29:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb0b8a98a10>",
		fillcolor=cadetblue,
		label="29:BS
next_state = S1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb0b8a98a10>]",
		style=filled,
		typ=BlockingSubstitution];
	"28:IF" -> "29:BS"	[cond="['x']",
		label="!((x == 0))",
		lineno=28];
	"34:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb0b8a986d0>",
		fillcolor=cadetblue,
		label="34:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb0b8a986d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_24:AL"	[def_var="['next_state']",
		label="Leaf_24:AL"];
	"34:BS" -> "Leaf_24:AL"	[cond="[]",
		lineno=None];
	"32:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb0b8a98ad0>",
		fillcolor=cadetblue,
		label="32:BS
next_state = S1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb0b8a98ad0>]",
		style=filled,
		typ=BlockingSubstitution];
	"32:BS" -> "Leaf_24:AL"	[cond="[]",
		lineno=None];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fb0b8be3e10>",
		clk_sens=True,
		fillcolor=gold,
		label="18:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"Leaf_24:AL" -> "18:AL";
	"20:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb0b8b8e550>",
		fillcolor=firebrick,
		label="20:NS
present_state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb0b8b8e550>]",
		style=filled,
		typ=NonblockingSubstitution];
	"20:NS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"31:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb0b8a98890>",
		fillcolor=cadetblue,
		label="31:BS
next_state = S10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb0b8a98890>]",
		style=filled,
		typ=BlockingSubstitution];
	"31:BS" -> "Leaf_24:AL"	[cond="[]",
		lineno=None];
	"30:IF" -> "31:BS"	[cond="['x']",
		label="!((x == 1))",
		lineno=30];
	"30:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb0b8a98810>",
		fillcolor=cadetblue,
		label="30:BS
next_state = S101;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb0b8a98810>]",
		style=filled,
		typ=BlockingSubstitution];
	"30:IF" -> "30:BS"	[cond="['x']",
		label="(x == 1)",
		lineno=30];
	"28:BS" -> "Leaf_24:AL"	[cond="[]",
		lineno=None];
	"29:BS" -> "Leaf_24:AL"	[cond="[]",
		lineno=None];
	"22:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb0b8bf1390>",
		fillcolor=firebrick,
		label="22:NS
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb0b8bf1390>]",
		style=filled,
		typ=NonblockingSubstitution];
	"22:NS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"26:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb0b8be6f50>",
		fillcolor=cadetblue,
		label="26:BS
next_state = S1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb0b8be6f50>]",
		style=filled,
		typ=BlockingSubstitution];
	"26:BS" -> "Leaf_24:AL"	[cond="[]",
		lineno=None];
	"33:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb0b8a98f50>",
		fillcolor=cadetblue,
		label="33:BS
next_state = S101;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb0b8a98f50>]",
		style=filled,
		typ=BlockingSubstitution];
	"33:BS" -> "Leaf_24:AL"	[cond="[]",
		lineno=None];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb0b8b8e4d0>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:IF" -> "20:NS"	[cond="['reset']",
		label=reset,
		lineno=19];
	"19:IF" -> "22:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=19];
	"27:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb0b8f5ee50>",
		fillcolor=cadetblue,
		label="27:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb0b8f5ee50>]",
		style=filled,
		typ=BlockingSubstitution];
	"27:BS" -> "Leaf_24:AL"	[cond="[]",
		lineno=None];
	"32:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fb0b8a98a50>",
		fillcolor=lightcyan,
		label="32:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"32:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb0b8a98650>",
		fillcolor=springgreen,
		label="32:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"32:CA" -> "32:IF"	[cond="[]",
		lineno=None];
	"30:BS" -> "Leaf_24:AL"	[cond="[]",
		lineno=None];
	"26:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb0b8be6290>",
		fillcolor=springgreen,
		label="26:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"26:IF" -> "26:BS"	[cond="['x']",
		label="(x == 1)",
		lineno=26];
	"26:IF" -> "27:BS"	[cond="['x']",
		label="!((x == 1))",
		lineno=26];
	"34:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fb0b8a98590>",
		fillcolor=lightcyan,
		label="34:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"34:CA" -> "34:BS"	[cond="[]",
		lineno=None];
	"18:AL" -> "19:IF"	[cond="[]",
		lineno=None];
	"26:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fb0b8bfd6d0>",
		fillcolor=lightcyan,
		label="26:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"26:CA" -> "26:IF"	[cond="[]",
		lineno=None];
	"32:IF" -> "32:BS"	[cond="['x']",
		label="(x == 1)",
		lineno=32];
	"32:IF" -> "33:BS"	[cond="['x']",
		label="!((x == 1))",
		lineno=32];
	"25:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fb0b8a98710>",
		fillcolor=linen,
		label="25:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"24:AL" -> "25:CS"	[cond="[]",
		lineno=None];
	"25:CS" -> "30:CA"	[cond="['present_state']",
		label=present_state,
		lineno=25];
	"25:CS" -> "32:CA"	[cond="['present_state']",
		label=present_state,
		lineno=25];
	"25:CS" -> "34:CA"	[cond="['present_state']",
		label=present_state,
		lineno=25];
	"25:CS" -> "26:CA"	[cond="['present_state']",
		label=present_state,
		lineno=25];
	"28:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fb0b8be6550>",
		fillcolor=lightcyan,
		label="28:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"25:CS" -> "28:CA"	[cond="['present_state']",
		label=present_state,
		lineno=25];
	"28:CA" -> "28:IF"	[cond="[]",
		lineno=None];
}
