
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//scriptreplay_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401618 <.init>:
  401618:	stp	x29, x30, [sp, #-16]!
  40161c:	mov	x29, sp
  401620:	bl	402618 <ferror@plt+0xb98>
  401624:	ldp	x29, x30, [sp], #16
  401628:	ret

Disassembly of section .plt:

0000000000401630 <memcpy@plt-0x20>:
  401630:	stp	x16, x30, [sp, #-16]!
  401634:	adrp	x16, 417000 <ferror@plt+0x15580>
  401638:	ldr	x17, [x16, #4088]
  40163c:	add	x16, x16, #0xff8
  401640:	br	x17
  401644:	nop
  401648:	nop
  40164c:	nop

0000000000401650 <memcpy@plt>:
  401650:	adrp	x16, 418000 <ferror@plt+0x16580>
  401654:	ldr	x17, [x16]
  401658:	add	x16, x16, #0x0
  40165c:	br	x17

0000000000401660 <_exit@plt>:
  401660:	adrp	x16, 418000 <ferror@plt+0x16580>
  401664:	ldr	x17, [x16, #8]
  401668:	add	x16, x16, #0x8
  40166c:	br	x17

0000000000401670 <strtoul@plt>:
  401670:	adrp	x16, 418000 <ferror@plt+0x16580>
  401674:	ldr	x17, [x16, #16]
  401678:	add	x16, x16, #0x10
  40167c:	br	x17

0000000000401680 <strlen@plt>:
  401680:	adrp	x16, 418000 <ferror@plt+0x16580>
  401684:	ldr	x17, [x16, #24]
  401688:	add	x16, x16, #0x18
  40168c:	br	x17

0000000000401690 <fputs@plt>:
  401690:	adrp	x16, 418000 <ferror@plt+0x16580>
  401694:	ldr	x17, [x16, #32]
  401698:	add	x16, x16, #0x20
  40169c:	br	x17

00000000004016a0 <exit@plt>:
  4016a0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4016a4:	ldr	x17, [x16, #40]
  4016a8:	add	x16, x16, #0x28
  4016ac:	br	x17

00000000004016b0 <dup@plt>:
  4016b0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4016b4:	ldr	x17, [x16, #48]
  4016b8:	add	x16, x16, #0x30
  4016bc:	br	x17

00000000004016c0 <getegid@plt>:
  4016c0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4016c4:	ldr	x17, [x16, #56]
  4016c8:	add	x16, x16, #0x38
  4016cc:	br	x17

00000000004016d0 <strtod@plt>:
  4016d0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4016d4:	ldr	x17, [x16, #64]
  4016d8:	add	x16, x16, #0x40
  4016dc:	br	x17

00000000004016e0 <geteuid@plt>:
  4016e0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4016e4:	ldr	x17, [x16, #72]
  4016e8:	add	x16, x16, #0x48
  4016ec:	br	x17

00000000004016f0 <getuid@plt>:
  4016f0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4016f4:	ldr	x17, [x16, #80]
  4016f8:	add	x16, x16, #0x50
  4016fc:	br	x17

0000000000401700 <__cxa_atexit@plt>:
  401700:	adrp	x16, 418000 <ferror@plt+0x16580>
  401704:	ldr	x17, [x16, #88]
  401708:	add	x16, x16, #0x58
  40170c:	br	x17

0000000000401710 <fputc@plt>:
  401710:	adrp	x16, 418000 <ferror@plt+0x16580>
  401714:	ldr	x17, [x16, #96]
  401718:	add	x16, x16, #0x60
  40171c:	br	x17

0000000000401720 <snprintf@plt>:
  401720:	adrp	x16, 418000 <ferror@plt+0x16580>
  401724:	ldr	x17, [x16, #104]
  401728:	add	x16, x16, #0x68
  40172c:	br	x17

0000000000401730 <localeconv@plt>:
  401730:	adrp	x16, 418000 <ferror@plt+0x16580>
  401734:	ldr	x17, [x16, #112]
  401738:	add	x16, x16, #0x70
  40173c:	br	x17

0000000000401740 <fileno@plt>:
  401740:	adrp	x16, 418000 <ferror@plt+0x16580>
  401744:	ldr	x17, [x16, #120]
  401748:	add	x16, x16, #0x78
  40174c:	br	x17

0000000000401750 <fclose@plt>:
  401750:	adrp	x16, 418000 <ferror@plt+0x16580>
  401754:	ldr	x17, [x16, #128]
  401758:	add	x16, x16, #0x80
  40175c:	br	x17

0000000000401760 <getpid@plt>:
  401760:	adrp	x16, 418000 <ferror@plt+0x16580>
  401764:	ldr	x17, [x16, #136]
  401768:	add	x16, x16, #0x88
  40176c:	br	x17

0000000000401770 <fopen@plt>:
  401770:	adrp	x16, 418000 <ferror@plt+0x16580>
  401774:	ldr	x17, [x16, #144]
  401778:	add	x16, x16, #0x90
  40177c:	br	x17

0000000000401780 <malloc@plt>:
  401780:	adrp	x16, 418000 <ferror@plt+0x16580>
  401784:	ldr	x17, [x16, #152]
  401788:	add	x16, x16, #0x98
  40178c:	br	x17

0000000000401790 <__isoc99_fscanf@plt>:
  401790:	adrp	x16, 418000 <ferror@plt+0x16580>
  401794:	ldr	x17, [x16, #160]
  401798:	add	x16, x16, #0xa0
  40179c:	br	x17

00000000004017a0 <__strtol_internal@plt>:
  4017a0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4017a4:	ldr	x17, [x16, #168]
  4017a8:	add	x16, x16, #0xa8
  4017ac:	br	x17

00000000004017b0 <strncmp@plt>:
  4017b0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4017b4:	ldr	x17, [x16, #176]
  4017b8:	add	x16, x16, #0xb0
  4017bc:	br	x17

00000000004017c0 <bindtextdomain@plt>:
  4017c0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4017c4:	ldr	x17, [x16, #184]
  4017c8:	add	x16, x16, #0xb8
  4017cc:	br	x17

00000000004017d0 <__libc_start_main@plt>:
  4017d0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4017d4:	ldr	x17, [x16, #192]
  4017d8:	add	x16, x16, #0xc0
  4017dc:	br	x17

00000000004017e0 <fgetc@plt>:
  4017e0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4017e4:	ldr	x17, [x16, #200]
  4017e8:	add	x16, x16, #0xc8
  4017ec:	br	x17

00000000004017f0 <__strtoul_internal@plt>:
  4017f0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4017f4:	ldr	x17, [x16, #208]
  4017f8:	add	x16, x16, #0xd0
  4017fc:	br	x17

0000000000401800 <calloc@plt>:
  401800:	adrp	x16, 418000 <ferror@plt+0x16580>
  401804:	ldr	x17, [x16, #216]
  401808:	add	x16, x16, #0xd8
  40180c:	br	x17

0000000000401810 <dprintf@plt>:
  401810:	adrp	x16, 418000 <ferror@plt+0x16580>
  401814:	ldr	x17, [x16, #224]
  401818:	add	x16, x16, #0xe0
  40181c:	br	x17

0000000000401820 <realloc@plt>:
  401820:	adrp	x16, 418000 <ferror@plt+0x16580>
  401824:	ldr	x17, [x16, #232]
  401828:	add	x16, x16, #0xe8
  40182c:	br	x17

0000000000401830 <strdup@plt>:
  401830:	adrp	x16, 418000 <ferror@plt+0x16580>
  401834:	ldr	x17, [x16, #240]
  401838:	add	x16, x16, #0xf0
  40183c:	br	x17

0000000000401840 <close@plt>:
  401840:	adrp	x16, 418000 <ferror@plt+0x16580>
  401844:	ldr	x17, [x16, #248]
  401848:	add	x16, x16, #0xf8
  40184c:	br	x17

0000000000401850 <__gmon_start__@plt>:
  401850:	adrp	x16, 418000 <ferror@plt+0x16580>
  401854:	ldr	x17, [x16, #256]
  401858:	add	x16, x16, #0x100
  40185c:	br	x17

0000000000401860 <write@plt>:
  401860:	adrp	x16, 418000 <ferror@plt+0x16580>
  401864:	ldr	x17, [x16, #264]
  401868:	add	x16, x16, #0x108
  40186c:	br	x17

0000000000401870 <fseek@plt>:
  401870:	adrp	x16, 418000 <ferror@plt+0x16580>
  401874:	ldr	x17, [x16, #272]
  401878:	add	x16, x16, #0x110
  40187c:	br	x17

0000000000401880 <abort@plt>:
  401880:	adrp	x16, 418000 <ferror@plt+0x16580>
  401884:	ldr	x17, [x16, #280]
  401888:	add	x16, x16, #0x118
  40188c:	br	x17

0000000000401890 <feof@plt>:
  401890:	adrp	x16, 418000 <ferror@plt+0x16580>
  401894:	ldr	x17, [x16, #288]
  401898:	add	x16, x16, #0x120
  40189c:	br	x17

00000000004018a0 <textdomain@plt>:
  4018a0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4018a4:	ldr	x17, [x16, #296]
  4018a8:	add	x16, x16, #0x128
  4018ac:	br	x17

00000000004018b0 <getopt_long@plt>:
  4018b0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4018b4:	ldr	x17, [x16, #304]
  4018b8:	add	x16, x16, #0x130
  4018bc:	br	x17

00000000004018c0 <strcmp@plt>:
  4018c0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4018c4:	ldr	x17, [x16, #312]
  4018c8:	add	x16, x16, #0x138
  4018cc:	br	x17

00000000004018d0 <warn@plt>:
  4018d0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4018d4:	ldr	x17, [x16, #320]
  4018d8:	add	x16, x16, #0x140
  4018dc:	br	x17

00000000004018e0 <__ctype_b_loc@plt>:
  4018e0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4018e4:	ldr	x17, [x16, #328]
  4018e8:	add	x16, x16, #0x148
  4018ec:	br	x17

00000000004018f0 <strtol@plt>:
  4018f0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4018f4:	ldr	x17, [x16, #336]
  4018f8:	add	x16, x16, #0x150
  4018fc:	br	x17

0000000000401900 <fread@plt>:
  401900:	adrp	x16, 418000 <ferror@plt+0x16580>
  401904:	ldr	x17, [x16, #344]
  401908:	add	x16, x16, #0x158
  40190c:	br	x17

0000000000401910 <free@plt>:
  401910:	adrp	x16, 418000 <ferror@plt+0x16580>
  401914:	ldr	x17, [x16, #352]
  401918:	add	x16, x16, #0x160
  40191c:	br	x17

0000000000401920 <ungetc@plt>:
  401920:	adrp	x16, 418000 <ferror@plt+0x16580>
  401924:	ldr	x17, [x16, #360]
  401928:	add	x16, x16, #0x168
  40192c:	br	x17

0000000000401930 <getgid@plt>:
  401930:	adrp	x16, 418000 <ferror@plt+0x16580>
  401934:	ldr	x17, [x16, #368]
  401938:	add	x16, x16, #0x170
  40193c:	br	x17

0000000000401940 <nanosleep@plt>:
  401940:	adrp	x16, 418000 <ferror@plt+0x16580>
  401944:	ldr	x17, [x16, #376]
  401948:	add	x16, x16, #0x178
  40194c:	br	x17

0000000000401950 <vasprintf@plt>:
  401950:	adrp	x16, 418000 <ferror@plt+0x16580>
  401954:	ldr	x17, [x16, #384]
  401958:	add	x16, x16, #0x180
  40195c:	br	x17

0000000000401960 <strndup@plt>:
  401960:	adrp	x16, 418000 <ferror@plt+0x16580>
  401964:	ldr	x17, [x16, #392]
  401968:	add	x16, x16, #0x188
  40196c:	br	x17

0000000000401970 <strspn@plt>:
  401970:	adrp	x16, 418000 <ferror@plt+0x16580>
  401974:	ldr	x17, [x16, #400]
  401978:	add	x16, x16, #0x190
  40197c:	br	x17

0000000000401980 <strchr@plt>:
  401980:	adrp	x16, 418000 <ferror@plt+0x16580>
  401984:	ldr	x17, [x16, #408]
  401988:	add	x16, x16, #0x198
  40198c:	br	x17

0000000000401990 <fflush@plt>:
  401990:	adrp	x16, 418000 <ferror@plt+0x16580>
  401994:	ldr	x17, [x16, #416]
  401998:	add	x16, x16, #0x1a0
  40199c:	br	x17

00000000004019a0 <warnx@plt>:
  4019a0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4019a4:	ldr	x17, [x16, #424]
  4019a8:	add	x16, x16, #0x1a8
  4019ac:	br	x17

00000000004019b0 <dcgettext@plt>:
  4019b0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4019b4:	ldr	x17, [x16, #432]
  4019b8:	add	x16, x16, #0x1b0
  4019bc:	br	x17

00000000004019c0 <errx@plt>:
  4019c0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4019c4:	ldr	x17, [x16, #440]
  4019c8:	add	x16, x16, #0x1b8
  4019cc:	br	x17

00000000004019d0 <strcspn@plt>:
  4019d0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4019d4:	ldr	x17, [x16, #448]
  4019d8:	add	x16, x16, #0x1c0
  4019dc:	br	x17

00000000004019e0 <vfprintf@plt>:
  4019e0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4019e4:	ldr	x17, [x16, #456]
  4019e8:	add	x16, x16, #0x1c8
  4019ec:	br	x17

00000000004019f0 <printf@plt>:
  4019f0:	adrp	x16, 418000 <ferror@plt+0x16580>
  4019f4:	ldr	x17, [x16, #464]
  4019f8:	add	x16, x16, #0x1d0
  4019fc:	br	x17

0000000000401a00 <__assert_fail@plt>:
  401a00:	adrp	x16, 418000 <ferror@plt+0x16580>
  401a04:	ldr	x17, [x16, #472]
  401a08:	add	x16, x16, #0x1d8
  401a0c:	br	x17

0000000000401a10 <__errno_location@plt>:
  401a10:	adrp	x16, 418000 <ferror@plt+0x16580>
  401a14:	ldr	x17, [x16, #480]
  401a18:	add	x16, x16, #0x1e0
  401a1c:	br	x17

0000000000401a20 <getenv@plt>:
  401a20:	adrp	x16, 418000 <ferror@plt+0x16580>
  401a24:	ldr	x17, [x16, #488]
  401a28:	add	x16, x16, #0x1e8
  401a2c:	br	x17

0000000000401a30 <putchar@plt>:
  401a30:	adrp	x16, 418000 <ferror@plt+0x16580>
  401a34:	ldr	x17, [x16, #496]
  401a38:	add	x16, x16, #0x1f0
  401a3c:	br	x17

0000000000401a40 <fprintf@plt>:
  401a40:	adrp	x16, 418000 <ferror@plt+0x16580>
  401a44:	ldr	x17, [x16, #504]
  401a48:	add	x16, x16, #0x1f8
  401a4c:	br	x17

0000000000401a50 <fgets@plt>:
  401a50:	adrp	x16, 418000 <ferror@plt+0x16580>
  401a54:	ldr	x17, [x16, #512]
  401a58:	add	x16, x16, #0x200
  401a5c:	br	x17

0000000000401a60 <err@plt>:
  401a60:	adrp	x16, 418000 <ferror@plt+0x16580>
  401a64:	ldr	x17, [x16, #520]
  401a68:	add	x16, x16, #0x208
  401a6c:	br	x17

0000000000401a70 <setlocale@plt>:
  401a70:	adrp	x16, 418000 <ferror@plt+0x16580>
  401a74:	ldr	x17, [x16, #528]
  401a78:	add	x16, x16, #0x210
  401a7c:	br	x17

0000000000401a80 <ferror@plt>:
  401a80:	adrp	x16, 418000 <ferror@plt+0x16580>
  401a84:	ldr	x17, [x16, #536]
  401a88:	add	x16, x16, #0x218
  401a8c:	br	x17

Disassembly of section .text:

0000000000401a90 <.text>:
  401a90:	stp	x29, x30, [sp, #-224]!
  401a94:	mov	x29, sp
  401a98:	stp	x19, x20, [sp, #16]
  401a9c:	adrp	x19, 406000 <ferror@plt+0x4580>
  401aa0:	add	x19, x19, #0x2f0
  401aa4:	mov	w20, w0
  401aa8:	mov	w0, #0x6                   	// #6
  401aac:	stp	x21, x22, [sp, #32]
  401ab0:	mov	x21, x1
  401ab4:	ldrh	w2, [x19, #576]
  401ab8:	adrp	x1, 406000 <ferror@plt+0x4580>
  401abc:	add	x1, x1, #0x670
  401ac0:	stp	x23, x24, [sp, #48]
  401ac4:	adrp	x22, 405000 <ferror@plt+0x3580>
  401ac8:	add	x22, x22, #0xc98
  401acc:	stp	x25, x26, [sp, #64]
  401ad0:	adrp	x24, 405000 <ferror@plt+0x3580>
  401ad4:	add	x24, x24, #0xd38
  401ad8:	stp	x27, x28, [sp, #80]
  401adc:	mov	w23, #0x0                   	// #0
  401ae0:	mov	w25, #0x0                   	// #0
  401ae4:	str	d8, [sp, #96]
  401ae8:	mov	x26, #0x0                   	// #0
  401aec:	str	wzr, [sp, #124]
  401af0:	mov	x28, #0x0                   	// #0
  401af4:	strh	w2, [sp, #152]
  401af8:	mov	x27, #0x0                   	// #0
  401afc:	stur	wzr, [sp, #154]
  401b00:	stp	xzr, xzr, [sp, #160]
  401b04:	bl	401a70 <setlocale@plt>
  401b08:	mov	w0, #0x1                   	// #1
  401b0c:	adrp	x1, 405000 <ferror@plt+0x3580>
  401b10:	add	x1, x1, #0xc78
  401b14:	bl	401a70 <setlocale@plt>
  401b18:	adrp	x1, 405000 <ferror@plt+0x3580>
  401b1c:	add	x1, x1, #0xc80
  401b20:	mov	x0, x22
  401b24:	bl	4017c0 <bindtextdomain@plt>
  401b28:	mov	x0, x22
  401b2c:	adrp	x22, 406000 <ferror@plt+0x4580>
  401b30:	bl	4018a0 <textdomain@plt>
  401b34:	add	x22, x22, #0x1b0
  401b38:	adrp	x0, 402000 <ferror@plt+0x580>
  401b3c:	add	x0, x0, #0x840
  401b40:	bl	405bd8 <ferror@plt+0x4158>
  401b44:	fmov	d8, #1.000000000000000000e+00
  401b48:	bl	402da0 <ferror@plt+0x1320>
  401b4c:	str	xzr, [sp, #112]
  401b50:	adrp	x0, 405000 <ferror@plt+0x3580>
  401b54:	add	x0, x0, #0xd40
  401b58:	str	x0, [sp, #128]
  401b5c:	stp	xzr, xzr, [sp, #176]
  401b60:	add	x3, x19, #0x80
  401b64:	mov	x2, x22
  401b68:	mov	x1, x21
  401b6c:	mov	w0, w20
  401b70:	mov	x4, #0x0                   	// #0
  401b74:	bl	4018b0 <getopt_long@plt>
  401b78:	cmn	w0, #0x1
  401b7c:	b.eq	402130 <ferror@plt+0x6b0>  // b.none
  401b80:	cmp	w0, #0x4e
  401b84:	mov	x2, x19
  401b88:	mov	w1, #0x4f                  	// #79
  401b8c:	b.le	401ba8 <ferror@plt+0x128>
  401b90:	cmp	w0, w1
  401b94:	b.eq	401bdc <ferror@plt+0x15c>  // b.none
  401b98:	ldr	w1, [x2, #4]!
  401b9c:	cmp	w1, #0x0
  401ba0:	ccmp	w0, w1, #0x1, ne  // ne = any
  401ba4:	b.ge	401b90 <ferror@plt+0x110>  // b.tcont
  401ba8:	cmp	w0, #0x64
  401bac:	b.eq	401bf0 <ferror@plt+0x170>  // b.none
  401bb0:	b.gt	401d34 <ferror@plt+0x2b4>
  401bb4:	cmp	w0, #0x54
  401bb8:	b.eq	40202c <ferror@plt+0x5ac>  // b.none
  401bbc:	b.gt	401cd4 <ferror@plt+0x254>
  401bc0:	cmp	w0, #0x49
  401bc4:	b.eq	402020 <ferror@plt+0x5a0>  // b.none
  401bc8:	cmp	w0, #0x4f
  401bcc:	b.ne	401cbc <ferror@plt+0x23c>  // b.any
  401bd0:	adrp	x0, 418000 <ferror@plt+0x16580>
  401bd4:	ldr	x27, [x0, #576]
  401bd8:	b	401b60 <ferror@plt+0xe0>
  401bdc:	ldr	w1, [sp, #168]
  401be0:	cbnz	w1, 401c0c <ferror@plt+0x18c>
  401be4:	str	w0, [sp, #168]
  401be8:	cmp	w0, #0x64
  401bec:	b.ne	401bb0 <ferror@plt+0x130>  // b.any
  401bf0:	adrp	x0, 418000 <ferror@plt+0x16580>
  401bf4:	mov	w1, #0x1                   	// #1
  401bf8:	str	w1, [sp, #124]
  401bfc:	ldr	x0, [x0, #576]
  401c00:	bl	4026d8 <ferror@plt+0xc58>
  401c04:	fmov	d8, d0
  401c08:	b	401b60 <ferror@plt+0xe0>
  401c0c:	cmp	w0, w1
  401c10:	b.eq	401ba8 <ferror@plt+0x128>  // b.none
  401c14:	adrp	x22, 418000 <ferror@plt+0x16580>
  401c18:	mov	w2, #0x5                   	// #5
  401c1c:	adrp	x1, 405000 <ferror@plt+0x3580>
  401c20:	mov	x0, #0x0                   	// #0
  401c24:	ldr	x20, [x22, #568]
  401c28:	add	x1, x1, #0xca8
  401c2c:	bl	4019b0 <dcgettext@plt>
  401c30:	adrp	x21, 405000 <ferror@plt+0x3580>
  401c34:	adrp	x2, 418000 <ferror@plt+0x16580>
  401c38:	adrp	x23, 406000 <ferror@plt+0x4580>
  401c3c:	add	x21, x21, #0xc60
  401c40:	add	x23, x23, #0x290
  401c44:	ldr	x2, [x2, #600]
  401c48:	mov	x1, x0
  401c4c:	adrp	x24, 405000 <ferror@plt+0x3580>
  401c50:	mov	x0, x20
  401c54:	mov	x20, #0x0                   	// #0
  401c58:	bl	401a40 <fprintf@plt>
  401c5c:	ldr	w3, [x19, x20]
  401c60:	cbz	w3, 401ca8 <ferror@plt+0x228>
  401c64:	mov	x2, x21
  401c68:	add	x0, x19, #0x80
  401c6c:	ldr	w1, [x0, #24]
  401c70:	cmp	w3, w1
  401c74:	b.eq	40232c <ferror@plt+0x8ac>  // b.none
  401c78:	ldr	x2, [x0, #32]!
  401c7c:	cbnz	x2, 401c6c <ferror@plt+0x1ec>
  401c80:	sub	w0, w3, #0x21
  401c84:	cmp	w0, #0x5d
  401c88:	b.hi	401c9c <ferror@plt+0x21c>  // b.pmore
  401c8c:	ldr	x0, [x22, #568]
  401c90:	mov	w2, w3
  401c94:	add	x1, x24, #0xcd0
  401c98:	bl	401a40 <fprintf@plt>
  401c9c:	add	x20, x20, #0x4
  401ca0:	cmp	x20, #0x3c
  401ca4:	b.ne	401c5c <ferror@plt+0x1dc>  // b.any
  401ca8:	ldr	x1, [x22, #568]
  401cac:	mov	w0, #0xa                   	// #10
  401cb0:	bl	401710 <fputc@plt>
  401cb4:	mov	w0, #0x1                   	// #1
  401cb8:	bl	4016a0 <exit@plt>
  401cbc:	cmp	w0, #0x42
  401cc0:	b.ne	401fe8 <ferror@plt+0x568>  // b.any
  401cc4:	adrp	x0, 418000 <ferror@plt+0x16580>
  401cc8:	ldr	x0, [x0, #576]
  401ccc:	str	x0, [sp, #112]
  401cd0:	b	401b60 <ferror@plt+0xe0>
  401cd4:	cmp	w0, #0x56
  401cd8:	b.eq	4020a0 <ferror@plt+0x620>  // b.none
  401cdc:	cmp	w0, #0x63
  401ce0:	b.ne	401fe8 <ferror@plt+0x568>  // b.any
  401ce4:	adrp	x1, 418000 <ferror@plt+0x16580>
  401ce8:	adrp	x0, 405000 <ferror@plt+0x3580>
  401cec:	add	x0, x0, #0xcd8
  401cf0:	ldr	x1, [x1, #576]
  401cf4:	str	x1, [sp, #136]
  401cf8:	bl	4018c0 <strcmp@plt>
  401cfc:	mov	w25, w0
  401d00:	cbz	w0, 401b60 <ferror@plt+0xe0>
  401d04:	ldr	x1, [sp, #136]
  401d08:	adrp	x0, 405000 <ferror@plt+0x3580>
  401d0c:	add	x0, x0, #0xce0
  401d10:	bl	4018c0 <strcmp@plt>
  401d14:	cbz	w0, 402128 <ferror@plt+0x6a8>
  401d18:	ldr	x1, [sp, #136]
  401d1c:	adrp	x0, 405000 <ferror@plt+0x3580>
  401d20:	add	x0, x0, #0xce8
  401d24:	bl	4018c0 <strcmp@plt>
  401d28:	cbnz	w0, 4025b8 <ferror@plt+0xb38>
  401d2c:	mov	w25, #0x2                   	// #2
  401d30:	b	401b60 <ferror@plt+0xe0>
  401d34:	cmp	w0, #0x74
  401d38:	b.eq	40202c <ferror@plt+0x5ac>  // b.none
  401d3c:	b.gt	401fd0 <ferror@plt+0x550>
  401d40:	cmp	w0, #0x6d
  401d44:	b.eq	4020d0 <ferror@plt+0x650>  // b.none
  401d48:	cmp	w0, #0x73
  401d4c:	b.eq	401bd0 <ferror@plt+0x150>  // b.none
  401d50:	cmp	w0, #0x68
  401d54:	b.ne	401fe8 <ferror@plt+0x568>  // b.any
  401d58:	adrp	x3, 418000 <ferror@plt+0x16580>
  401d5c:	mov	w2, #0x5                   	// #5
  401d60:	adrp	x1, 405000 <ferror@plt+0x3580>
  401d64:	mov	x0, #0x0                   	// #0
  401d68:	ldr	x19, [x3, #592]
  401d6c:	add	x1, x1, #0xda0
  401d70:	bl	4019b0 <dcgettext@plt>
  401d74:	adrp	x20, 418000 <ferror@plt+0x16580>
  401d78:	mov	x1, x19
  401d7c:	bl	401690 <fputs@plt>
  401d80:	mov	w2, #0x5                   	// #5
  401d84:	adrp	x1, 405000 <ferror@plt+0x3580>
  401d88:	mov	x0, #0x0                   	// #0
  401d8c:	add	x1, x1, #0xdb0
  401d90:	bl	4019b0 <dcgettext@plt>
  401d94:	mov	x1, x0
  401d98:	ldr	x2, [x20, #600]
  401d9c:	mov	x0, x19
  401da0:	bl	401a40 <fprintf@plt>
  401da4:	mov	w2, #0x5                   	// #5
  401da8:	adrp	x1, 405000 <ferror@plt+0x3580>
  401dac:	mov	x0, #0x0                   	// #0
  401db0:	add	x1, x1, #0xdc0
  401db4:	bl	4019b0 <dcgettext@plt>
  401db8:	mov	x1, x0
  401dbc:	ldr	x2, [x20, #600]
  401dc0:	mov	x0, x19
  401dc4:	bl	401a40 <fprintf@plt>
  401dc8:	mov	x1, x19
  401dcc:	mov	w0, #0xa                   	// #10
  401dd0:	bl	401710 <fputc@plt>
  401dd4:	mov	w2, #0x5                   	// #5
  401dd8:	adrp	x1, 405000 <ferror@plt+0x3580>
  401ddc:	mov	x0, #0x0                   	// #0
  401de0:	add	x1, x1, #0xdf0
  401de4:	bl	4019b0 <dcgettext@plt>
  401de8:	mov	x1, x19
  401dec:	bl	401690 <fputs@plt>
  401df0:	mov	w2, #0x5                   	// #5
  401df4:	adrp	x1, 405000 <ferror@plt+0x3580>
  401df8:	mov	x0, #0x0                   	// #0
  401dfc:	add	x1, x1, #0xe30
  401e00:	bl	4019b0 <dcgettext@plt>
  401e04:	mov	x1, x19
  401e08:	bl	401690 <fputs@plt>
  401e0c:	mov	w2, #0x5                   	// #5
  401e10:	adrp	x1, 405000 <ferror@plt+0x3580>
  401e14:	mov	x0, #0x0                   	// #0
  401e18:	add	x1, x1, #0xe40
  401e1c:	bl	4019b0 <dcgettext@plt>
  401e20:	mov	x1, x19
  401e24:	bl	401690 <fputs@plt>
  401e28:	mov	w2, #0x5                   	// #5
  401e2c:	adrp	x1, 405000 <ferror@plt+0x3580>
  401e30:	mov	x0, #0x0                   	// #0
  401e34:	add	x1, x1, #0xe78
  401e38:	bl	4019b0 <dcgettext@plt>
  401e3c:	mov	x1, x19
  401e40:	bl	401690 <fputs@plt>
  401e44:	mov	w2, #0x5                   	// #5
  401e48:	adrp	x1, 405000 <ferror@plt+0x3580>
  401e4c:	mov	x0, #0x0                   	// #0
  401e50:	add	x1, x1, #0xea0
  401e54:	bl	4019b0 <dcgettext@plt>
  401e58:	mov	x1, x19
  401e5c:	bl	401690 <fputs@plt>
  401e60:	mov	w2, #0x5                   	// #5
  401e64:	adrp	x1, 405000 <ferror@plt+0x3580>
  401e68:	mov	x0, #0x0                   	// #0
  401e6c:	add	x1, x1, #0xed0
  401e70:	bl	4019b0 <dcgettext@plt>
  401e74:	mov	x1, x19
  401e78:	bl	401690 <fputs@plt>
  401e7c:	mov	w2, #0x5                   	// #5
  401e80:	adrp	x1, 405000 <ferror@plt+0x3580>
  401e84:	mov	x0, #0x0                   	// #0
  401e88:	add	x1, x1, #0xf10
  401e8c:	bl	4019b0 <dcgettext@plt>
  401e90:	mov	x1, x19
  401e94:	bl	401690 <fputs@plt>
  401e98:	mov	x1, x19
  401e9c:	mov	w0, #0xa                   	// #10
  401ea0:	bl	401710 <fputc@plt>
  401ea4:	mov	w2, #0x5                   	// #5
  401ea8:	adrp	x1, 405000 <ferror@plt+0x3580>
  401eac:	mov	x0, #0x0                   	// #0
  401eb0:	add	x1, x1, #0xf50
  401eb4:	bl	4019b0 <dcgettext@plt>
  401eb8:	mov	x1, x19
  401ebc:	bl	401690 <fputs@plt>
  401ec0:	mov	x1, x19
  401ec4:	mov	w0, #0xa                   	// #10
  401ec8:	bl	401710 <fputc@plt>
  401ecc:	mov	w2, #0x5                   	// #5
  401ed0:	adrp	x1, 405000 <ferror@plt+0x3580>
  401ed4:	mov	x0, #0x0                   	// #0
  401ed8:	add	x1, x1, #0xf88
  401edc:	bl	4019b0 <dcgettext@plt>
  401ee0:	mov	x1, x19
  401ee4:	bl	401690 <fputs@plt>
  401ee8:	mov	w2, #0x5                   	// #5
  401eec:	adrp	x1, 405000 <ferror@plt+0x3580>
  401ef0:	mov	x0, #0x0                   	// #0
  401ef4:	add	x1, x1, #0xfd8
  401ef8:	bl	4019b0 <dcgettext@plt>
  401efc:	mov	x1, x19
  401f00:	bl	401690 <fputs@plt>
  401f04:	mov	w2, #0x5                   	// #5
  401f08:	adrp	x1, 406000 <ferror@plt+0x4580>
  401f0c:	mov	x0, #0x0                   	// #0
  401f10:	add	x1, x1, #0x28
  401f14:	bl	4019b0 <dcgettext@plt>
  401f18:	mov	x1, x19
  401f1c:	bl	401690 <fputs@plt>
  401f20:	mov	w2, #0x5                   	// #5
  401f24:	adrp	x1, 406000 <ferror@plt+0x4580>
  401f28:	mov	x0, #0x0                   	// #0
  401f2c:	add	x1, x1, #0x78
  401f30:	bl	4019b0 <dcgettext@plt>
  401f34:	mov	x1, x19
  401f38:	bl	401690 <fputs@plt>
  401f3c:	mov	w2, #0x5                   	// #5
  401f40:	adrp	x1, 406000 <ferror@plt+0x4580>
  401f44:	mov	x0, #0x0                   	// #0
  401f48:	add	x1, x1, #0xb8
  401f4c:	bl	4019b0 <dcgettext@plt>
  401f50:	mov	x1, x19
  401f54:	bl	401690 <fputs@plt>
  401f58:	mov	w2, #0x5                   	// #5
  401f5c:	adrp	x1, 406000 <ferror@plt+0x4580>
  401f60:	mov	x0, #0x0                   	// #0
  401f64:	add	x1, x1, #0xf8
  401f68:	bl	4019b0 <dcgettext@plt>
  401f6c:	mov	x19, x0
  401f70:	mov	w2, #0x5                   	// #5
  401f74:	adrp	x1, 406000 <ferror@plt+0x4580>
  401f78:	mov	x0, #0x0                   	// #0
  401f7c:	add	x1, x1, #0x110
  401f80:	bl	4019b0 <dcgettext@plt>
  401f84:	mov	x4, x0
  401f88:	adrp	x3, 406000 <ferror@plt+0x4580>
  401f8c:	add	x3, x3, #0x120
  401f90:	mov	x2, x19
  401f94:	adrp	x1, 406000 <ferror@plt+0x4580>
  401f98:	adrp	x0, 406000 <ferror@plt+0x4580>
  401f9c:	add	x1, x1, #0x130
  401fa0:	add	x0, x0, #0x140
  401fa4:	bl	4019f0 <printf@plt>
  401fa8:	mov	w2, #0x5                   	// #5
  401fac:	adrp	x1, 406000 <ferror@plt+0x4580>
  401fb0:	mov	x0, #0x0                   	// #0
  401fb4:	add	x1, x1, #0x158
  401fb8:	bl	4019b0 <dcgettext@plt>
  401fbc:	adrp	x1, 406000 <ferror@plt+0x4580>
  401fc0:	add	x1, x1, #0x178
  401fc4:	bl	4019f0 <printf@plt>
  401fc8:	mov	w0, #0x0                   	// #0
  401fcc:	bl	4016a0 <exit@plt>
  401fd0:	cmp	w0, #0x78
  401fd4:	b.eq	402038 <ferror@plt+0x5b8>  // b.none
  401fd8:	cmp	w0, #0x80
  401fdc:	b.ne	401fe8 <ferror@plt+0x568>  // b.any
  401fe0:	mov	w23, #0x1                   	// #1
  401fe4:	b	401b60 <ferror@plt+0xe0>
  401fe8:	adrp	x0, 418000 <ferror@plt+0x16580>
  401fec:	mov	w2, #0x5                   	// #5
  401ff0:	adrp	x1, 406000 <ferror@plt+0x4580>
  401ff4:	add	x1, x1, #0x188
  401ff8:	ldr	x19, [x0, #568]
  401ffc:	mov	x0, #0x0                   	// #0
  402000:	bl	4019b0 <dcgettext@plt>
  402004:	mov	x1, x0
  402008:	adrp	x2, 418000 <ferror@plt+0x16580>
  40200c:	mov	x0, x19
  402010:	ldr	x2, [x2, #600]
  402014:	bl	401a40 <fprintf@plt>
  402018:	mov	w0, #0x1                   	// #1
  40201c:	bl	4016a0 <exit@plt>
  402020:	adrp	x0, 418000 <ferror@plt+0x16580>
  402024:	ldr	x28, [x0, #576]
  402028:	b	401b60 <ferror@plt+0xe0>
  40202c:	adrp	x0, 418000 <ferror@plt+0x16580>
  402030:	ldr	x26, [x0, #576]
  402034:	b	401b60 <ferror@plt+0xe0>
  402038:	adrp	x1, 418000 <ferror@plt+0x16580>
  40203c:	mov	x0, x24
  402040:	ldr	x1, [x1, #576]
  402044:	str	x1, [sp, #136]
  402048:	bl	4018c0 <strcmp@plt>
  40204c:	ldr	x1, [sp, #136]
  402050:	cbz	w0, 402118 <ferror@plt+0x698>
  402054:	ldr	x0, [sp, #128]
  402058:	str	x1, [sp, #136]
  40205c:	bl	4018c0 <strcmp@plt>
  402060:	ldr	x1, [sp, #136]
  402064:	cbz	w0, 402108 <ferror@plt+0x688>
  402068:	adrp	x0, 405000 <ferror@plt+0x3580>
  40206c:	add	x0, x0, #0xd48
  402070:	str	x1, [sp, #136]
  402074:	bl	4018c0 <strcmp@plt>
  402078:	ldr	x1, [sp, #136]
  40207c:	cbz	w0, 40231c <ferror@plt+0x89c>
  402080:	adrp	x0, 405000 <ferror@plt+0x3580>
  402084:	add	x0, x0, #0xd50
  402088:	bl	4018c0 <strcmp@plt>
  40208c:	cbnz	w0, 40258c <ferror@plt+0xb0c>
  402090:	add	x0, sp, #0x98
  402094:	mov	w1, #0x48                  	// #72
  402098:	bl	402758 <ferror@plt+0xcd8>
  40209c:	b	401b60 <ferror@plt+0xe0>
  4020a0:	mov	w2, #0x5                   	// #5
  4020a4:	adrp	x1, 405000 <ferror@plt+0x3580>
  4020a8:	mov	x0, #0x0                   	// #0
  4020ac:	add	x1, x1, #0xd78
  4020b0:	bl	4019b0 <dcgettext@plt>
  4020b4:	adrp	x1, 418000 <ferror@plt+0x16580>
  4020b8:	adrp	x2, 405000 <ferror@plt+0x3580>
  4020bc:	add	x2, x2, #0xd88
  4020c0:	ldr	x1, [x1, #600]
  4020c4:	bl	4019f0 <printf@plt>
  4020c8:	mov	w0, #0x0                   	// #0
  4020cc:	bl	4016a0 <exit@plt>
  4020d0:	adrp	x0, 418000 <ferror@plt+0x16580>
  4020d4:	mov	w2, #0x5                   	// #5
  4020d8:	adrp	x1, 405000 <ferror@plt+0x3580>
  4020dc:	add	x1, x1, #0xd10
  4020e0:	ldr	x3, [x0, #576]
  4020e4:	mov	x0, #0x0                   	// #0
  4020e8:	str	x3, [sp, #136]
  4020ec:	bl	4019b0 <dcgettext@plt>
  4020f0:	mov	x2, x0
  4020f4:	ldr	x3, [sp, #136]
  4020f8:	add	x1, sp, #0xb0
  4020fc:	mov	x0, x3
  402100:	bl	404e28 <ferror@plt+0x33a8>
  402104:	b	401b60 <ferror@plt+0xe0>
  402108:	add	x0, sp, #0x98
  40210c:	mov	w1, #0x4f                  	// #79
  402110:	bl	402758 <ferror@plt+0xcd8>
  402114:	b	401b60 <ferror@plt+0xe0>
  402118:	add	x0, sp, #0x98
  40211c:	mov	w1, #0x49                  	// #73
  402120:	bl	402758 <ferror@plt+0xcd8>
  402124:	b	401b60 <ferror@plt+0xe0>
  402128:	mov	w25, #0x1                   	// #1
  40212c:	b	401b60 <ferror@plt+0xe0>
  402130:	adrp	x0, 418000 <ferror@plt+0x16580>
  402134:	cmp	x26, #0x0
  402138:	cset	w1, eq  // eq = none
  40213c:	eor	w22, w23, #0x1
  402140:	ldr	w0, [x0, #584]
  402144:	sub	w20, w20, w0
  402148:	cmp	w20, #0x0
  40214c:	sbfiz	x3, x0, #3, #32
  402150:	cset	w2, gt
  402154:	add	x0, x21, w0, sxtw #3
  402158:	and	w1, w1, w2
  40215c:	cbnz	w23, 4022e8 <ferror@plt+0x868>
  402160:	cbz	w1, 40216c <ferror@plt+0x6ec>
  402164:	ldr	x26, [x21, x3]
  402168:	mov	w1, #0x1                   	// #1
  40216c:	cmp	x27, #0x0
  402170:	ccmp	w22, #0x0, #0x4, eq  // eq = none
  402174:	b.eq	402194 <ferror@plt+0x714>  // b.none
  402178:	ldr	x2, [sp, #112]
  40217c:	orr	x2, x28, x2
  402180:	cbnz	x2, 4023d0 <ferror@plt+0x950>
  402184:	cmp	w1, w20
  402188:	b.ge	402494 <ferror@plt+0xa14>  // b.tcont
  40218c:	ldr	x27, [x0, w1, sxtw #3]
  402190:	add	w1, w1, #0x1
  402194:	ldr	w2, [sp, #124]
  402198:	cbnz	w2, 4021a8 <ferror@plt+0x728>
  40219c:	cmp	w1, w20
  4021a0:	b.lt	402460 <ferror@plt+0x9e0>  // b.tstop
  4021a4:	fmov	d8, #1.000000000000000000e+00
  4021a8:	cbz	x26, 402440 <ferror@plt+0x9c0>
  4021ac:	orr	x0, x27, x28
  4021b0:	cbnz	x0, 40233c <ferror@plt+0x8bc>
  4021b4:	ldr	x0, [sp, #112]
  4021b8:	cmp	x0, #0x0
  4021bc:	ccmp	w22, #0x0, #0x4, eq  // eq = none
  4021c0:	b.ne	402420 <ferror@plt+0x9a0>  // b.any
  4021c4:	bl	402e98 <ferror@plt+0x1418>
  4021c8:	mov	x20, x0
  4021cc:	mov	x1, x26
  4021d0:	bl	402fd8 <ferror@plt+0x1558>
  4021d4:	cbnz	w0, 4023fc <ferror@plt+0x97c>
  4021d8:	ldr	x2, [sp, #112]
  4021dc:	cbz	x2, 402470 <ferror@plt+0x9f0>
  4021e0:	adrp	x1, 406000 <ferror@plt+0x4580>
  4021e4:	mov	x0, x20
  4021e8:	add	x1, x1, #0x228
  4021ec:	bl	403288 <ferror@plt+0x1808>
  4021f0:	cbnz	w0, 402538 <ferror@plt+0xab8>
  4021f4:	ldrsb	w1, [sp, #152]
  4021f8:	cbz	w1, 4022fc <ferror@plt+0x87c>
  4021fc:	add	x21, sp, #0x98
  402200:	ldrsb	w0, [sp, #153]
  402204:	cbnz	w0, 402314 <ferror@plt+0x894>
  402208:	mov	x0, x20
  40220c:	bl	402f10 <ferror@plt+0x1490>
  402210:	mov	w1, w25
  402214:	mov	x0, x20
  402218:	bl	402f58 <ferror@plt+0x14d8>
  40221c:	fmov	d0, #1.000000000000000000e+00
  402220:	fcmp	d8, d0
  402224:	b.ne	4024e4 <ferror@plt+0xa64>  // b.any
  402228:	ldp	x0, x1, [sp, #176]
  40222c:	orr	x0, x0, x1
  402230:	cbz	x0, 402240 <ferror@plt+0x7c0>
  402234:	add	x1, sp, #0xb0
  402238:	mov	x0, x20
  40223c:	bl	402fb0 <ferror@plt+0x1530>
  402240:	add	x1, x19, #0x248
  402244:	mov	x0, x20
  402248:	adrp	x19, 418000 <ferror@plt+0x16580>
  40224c:	mov	x22, #0x3e8                 	// #1000
  402250:	add	x19, x19, #0x264
  402254:	bl	402f98 <ferror@plt+0x1518>
  402258:	b	402270 <ferror@plt+0x7f0>
  40225c:	ldr	x1, [sp, #160]
  402260:	mov	x0, x20
  402264:	mov	w2, #0x1                   	// #1
  402268:	bl	403b90 <ferror@plt+0x2110>
  40226c:	cbnz	w0, 4023d8 <ferror@plt+0x958>
  402270:	add	x2, sp, #0xa0
  402274:	mov	x1, x21
  402278:	mov	x0, x20
  40227c:	bl	403528 <ferror@plt+0x1aa8>
  402280:	cbnz	w0, 4023d8 <ferror@plt+0x958>
  402284:	cbnz	w23, 40225c <ferror@plt+0x7dc>
  402288:	ldr	x0, [sp, #160]
  40228c:	bl	403460 <ferror@plt+0x19e0>
  402290:	mov	x24, x0
  402294:	cbz	x0, 40225c <ferror@plt+0x7dc>
  402298:	ldp	x1, x0, [x0]
  40229c:	orr	x2, x1, x0
  4022a0:	cbz	x2, 40225c <ferror@plt+0x7dc>
  4022a4:	ldr	w2, [x19]
  4022a8:	mul	x0, x0, x22
  4022ac:	stp	x1, x0, [sp, #192]
  4022b0:	tbz	w2, #2, 4022d0 <ferror@plt+0x850>
  4022b4:	b	4024a0 <ferror@plt+0xa20>
  4022b8:	bl	401a10 <__errno_location@plt>
  4022bc:	ldr	w0, [x0]
  4022c0:	cmp	w0, #0x4
  4022c4:	b.ne	40225c <ferror@plt+0x7dc>  // b.any
  4022c8:	ldp	x0, x1, [sp, #208]
  4022cc:	stp	x0, x1, [sp, #192]
  4022d0:	add	x1, sp, #0xd0
  4022d4:	add	x0, sp, #0xc0
  4022d8:	bl	401940 <nanosleep@plt>
  4022dc:	cmn	w0, #0x1
  4022e0:	b.eq	4022b8 <ferror@plt+0x838>  // b.none
  4022e4:	b	40225c <ferror@plt+0x7dc>
  4022e8:	mov	w2, #0x48                  	// #72
  4022ec:	strh	w2, [sp, #152]
  4022f0:	cbnz	w1, 402164 <ferror@plt+0x6e4>
  4022f4:	mov	w1, #0x0                   	// #0
  4022f8:	b	402194 <ferror@plt+0x714>
  4022fc:	add	x21, sp, #0x98
  402300:	mov	w1, #0x4f                  	// #79
  402304:	mov	x0, x21
  402308:	bl	402758 <ferror@plt+0xcd8>
  40230c:	ldrsb	w1, [sp, #152]
  402310:	cbnz	w1, 402200 <ferror@plt+0x780>
  402314:	mov	w1, #0x4f                  	// #79
  402318:	b	402208 <ferror@plt+0x788>
  40231c:	add	x0, sp, #0x98
  402320:	mov	w1, #0x53                  	// #83
  402324:	bl	402758 <ferror@plt+0xcd8>
  402328:	b	401b60 <ferror@plt+0xe0>
  40232c:	ldr	x0, [x22, #568]
  402330:	mov	x1, x23
  402334:	bl	401a40 <fprintf@plt>
  402338:	b	401c9c <ferror@plt+0x21c>
  40233c:	bl	402e98 <ferror@plt+0x1418>
  402340:	mov	x20, x0
  402344:	mov	x1, x26
  402348:	bl	402fd8 <ferror@plt+0x1558>
  40234c:	cbnz	w0, 4023fc <ferror@plt+0x97c>
  402350:	cbz	x27, 40236c <ferror@plt+0x8ec>
  402354:	adrp	x1, 406000 <ferror@plt+0x4580>
  402358:	mov	x2, x27
  40235c:	add	x1, x1, #0x218
  402360:	mov	x0, x20
  402364:	bl	403288 <ferror@plt+0x1808>
  402368:	cbnz	w0, 4023ac <ferror@plt+0x92c>
  40236c:	cbz	x28, 4021d8 <ferror@plt+0x758>
  402370:	adrp	x1, 406000 <ferror@plt+0x4580>
  402374:	mov	x2, x28
  402378:	add	x1, x1, #0x220
  40237c:	mov	x0, x20
  402380:	bl	403288 <ferror@plt+0x1808>
  402384:	cbz	w0, 4021d8 <ferror@plt+0x758>
  402388:	mov	w2, #0x5                   	// #5
  40238c:	adrp	x1, 406000 <ferror@plt+0x4580>
  402390:	mov	x0, #0x0                   	// #0
  402394:	add	x1, x1, #0x208
  402398:	bl	4019b0 <dcgettext@plt>
  40239c:	mov	x1, x0
  4023a0:	mov	x2, x28
  4023a4:	mov	w0, #0x1                   	// #1
  4023a8:	bl	401a60 <err@plt>
  4023ac:	mov	w2, #0x5                   	// #5
  4023b0:	adrp	x1, 406000 <ferror@plt+0x4580>
  4023b4:	mov	x0, #0x0                   	// #0
  4023b8:	add	x1, x1, #0x208
  4023bc:	bl	4019b0 <dcgettext@plt>
  4023c0:	mov	x1, x0
  4023c4:	mov	x2, x27
  4023c8:	mov	w0, #0x1                   	// #1
  4023cc:	bl	401a60 <err@plt>
  4023d0:	mov	x27, #0x0                   	// #0
  4023d4:	b	402194 <ferror@plt+0x714>
  4023d8:	ldr	x1, [sp, #160]
  4023dc:	cbz	x1, 4024f4 <ferror@plt+0xa74>
  4023e0:	tbnz	w0, #31, 40255c <ferror@plt+0xadc>
  4023e4:	mov	w0, #0xa                   	// #10
  4023e8:	bl	401a30 <putchar@plt>
  4023ec:	mov	x0, x20
  4023f0:	bl	402ed0 <ferror@plt+0x1450>
  4023f4:	mov	w0, #0x0                   	// #0
  4023f8:	bl	4016a0 <exit@plt>
  4023fc:	mov	w2, #0x5                   	// #5
  402400:	adrp	x1, 406000 <ferror@plt+0x4580>
  402404:	mov	x0, #0x0                   	// #0
  402408:	add	x1, x1, #0x208
  40240c:	bl	4019b0 <dcgettext@plt>
  402410:	mov	x1, x0
  402414:	mov	x2, x26
  402418:	mov	w0, #0x1                   	// #1
  40241c:	bl	401a60 <err@plt>
  402420:	mov	w2, #0x5                   	// #5
  402424:	adrp	x1, 406000 <ferror@plt+0x4580>
  402428:	mov	x0, #0x0                   	// #0
  40242c:	add	x1, x1, #0x1e8
  402430:	bl	4019b0 <dcgettext@plt>
  402434:	mov	x1, x0
  402438:	mov	w0, #0x1                   	// #1
  40243c:	bl	4019c0 <errx@plt>
  402440:	mov	w2, #0x5                   	// #5
  402444:	adrp	x1, 406000 <ferror@plt+0x4580>
  402448:	mov	x0, #0x0                   	// #0
  40244c:	add	x1, x1, #0x1c8
  402450:	bl	4019b0 <dcgettext@plt>
  402454:	mov	x1, x0
  402458:	mov	w0, #0x1                   	// #1
  40245c:	bl	4019c0 <errx@plt>
  402460:	ldr	x0, [x0, w1, sxtw #3]
  402464:	bl	4026d8 <ferror@plt+0xc58>
  402468:	fmov	d8, d0
  40246c:	b	4021a8 <ferror@plt+0x728>
  402470:	ldrsb	w1, [sp, #152]
  402474:	cbnz	w1, 4021fc <ferror@plt+0x77c>
  402478:	cbnz	x27, 4022fc <ferror@plt+0x87c>
  40247c:	add	x21, sp, #0x98
  402480:	cbz	x28, 402314 <ferror@plt+0x894>
  402484:	mov	x0, x21
  402488:	mov	w1, #0x49                  	// #73
  40248c:	bl	402758 <ferror@plt+0xcd8>
  402490:	b	40230c <ferror@plt+0x88c>
  402494:	adrp	x27, 405000 <ferror@plt+0x3580>
  402498:	add	x27, x27, #0xc68
  40249c:	b	402194 <ferror@plt+0x714>
  4024a0:	adrp	x0, 418000 <ferror@plt+0x16580>
  4024a4:	ldr	x25, [x0, #568]
  4024a8:	bl	401760 <getpid@plt>
  4024ac:	adrp	x4, 406000 <ferror@plt+0x4580>
  4024b0:	mov	w2, w0
  4024b4:	add	x4, x4, #0x230
  4024b8:	mov	x0, x25
  4024bc:	adrp	x3, 406000 <ferror@plt+0x4580>
  4024c0:	adrp	x1, 406000 <ferror@plt+0x4580>
  4024c4:	add	x3, x3, #0x238
  4024c8:	add	x1, x1, #0x248
  4024cc:	bl	401a40 <fprintf@plt>
  4024d0:	ldp	x1, x2, [x24]
  4024d4:	adrp	x0, 405000 <ferror@plt+0x3580>
  4024d8:	add	x0, x0, #0xc30
  4024dc:	bl	4027a8 <ferror@plt+0xd28>
  4024e0:	b	4022d0 <ferror@plt+0x850>
  4024e4:	fmov	d0, d8
  4024e8:	mov	x0, x20
  4024ec:	bl	402fc8 <ferror@plt+0x1548>
  4024f0:	b	402228 <ferror@plt+0x7a8>
  4024f4:	tbz	w0, #31, 4023e4 <ferror@plt+0x964>
  4024f8:	adrp	x1, 406000 <ferror@plt+0x4580>
  4024fc:	add	x1, x1, #0x270
  402500:	mov	w2, #0x5                   	// #5
  402504:	mov	x0, #0x0                   	// #0
  402508:	bl	4019b0 <dcgettext@plt>
  40250c:	mov	x19, x0
  402510:	mov	x0, x20
  402514:	bl	403218 <ferror@plt+0x1798>
  402518:	mov	x21, x0
  40251c:	mov	x0, x20
  402520:	bl	403250 <ferror@plt+0x17d0>
  402524:	mov	w3, w0
  402528:	mov	x2, x21
  40252c:	mov	x1, x19
  402530:	mov	w0, #0x1                   	// #1
  402534:	bl	401a60 <err@plt>
  402538:	mov	w2, #0x5                   	// #5
  40253c:	adrp	x1, 406000 <ferror@plt+0x4580>
  402540:	mov	x0, #0x0                   	// #0
  402544:	add	x1, x1, #0x208
  402548:	bl	4019b0 <dcgettext@plt>
  40254c:	mov	x1, x0
  402550:	ldr	x2, [sp, #112]
  402554:	mov	w0, #0x1                   	// #1
  402558:	bl	401a60 <err@plt>
  40255c:	mov	w2, #0x5                   	// #5
  402560:	adrp	x1, 406000 <ferror@plt+0x4580>
  402564:	mov	x0, #0x0                   	// #0
  402568:	add	x1, x1, #0x258
  40256c:	bl	4019b0 <dcgettext@plt>
  402570:	mov	x19, x0
  402574:	ldr	x0, [sp, #160]
  402578:	bl	403498 <ferror@plt+0x1a18>
  40257c:	mov	x2, x0
  402580:	mov	x1, x19
  402584:	mov	w0, #0x1                   	// #1
  402588:	bl	401a60 <err@plt>
  40258c:	adrp	x1, 405000 <ferror@plt+0x3580>
  402590:	add	x1, x1, #0xd58
  402594:	mov	w2, #0x5                   	// #5
  402598:	mov	x0, #0x0                   	// #0
  40259c:	bl	4019b0 <dcgettext@plt>
  4025a0:	adrp	x1, 418000 <ferror@plt+0x16580>
  4025a4:	add	x1, x1, #0x240
  4025a8:	ldr	x2, [x1]
  4025ac:	mov	x1, x0
  4025b0:	mov	w0, #0x1                   	// #1
  4025b4:	bl	4019c0 <errx@plt>
  4025b8:	adrp	x1, 405000 <ferror@plt+0x3580>
  4025bc:	mov	w2, #0x5                   	// #5
  4025c0:	add	x1, x1, #0xcf0
  4025c4:	b	402598 <ferror@plt+0xb18>
  4025c8:	mov	x29, #0x0                   	// #0
  4025cc:	mov	x30, #0x0                   	// #0
  4025d0:	mov	x5, x0
  4025d4:	ldr	x1, [sp]
  4025d8:	add	x2, sp, #0x8
  4025dc:	mov	x6, sp
  4025e0:	movz	x0, #0x0, lsl #48
  4025e4:	movk	x0, #0x0, lsl #32
  4025e8:	movk	x0, #0x40, lsl #16
  4025ec:	movk	x0, #0x1a90
  4025f0:	movz	x3, #0x0, lsl #48
  4025f4:	movk	x3, #0x0, lsl #32
  4025f8:	movk	x3, #0x40, lsl #16
  4025fc:	movk	x3, #0x5b50
  402600:	movz	x4, #0x0, lsl #48
  402604:	movk	x4, #0x0, lsl #32
  402608:	movk	x4, #0x40, lsl #16
  40260c:	movk	x4, #0x5bd0
  402610:	bl	4017d0 <__libc_start_main@plt>
  402614:	bl	401880 <abort@plt>
  402618:	adrp	x0, 417000 <ferror@plt+0x15580>
  40261c:	ldr	x0, [x0, #4064]
  402620:	cbz	x0, 402628 <ferror@plt+0xba8>
  402624:	b	401850 <__gmon_start__@plt>
  402628:	ret
  40262c:	nop
  402630:	adrp	x0, 418000 <ferror@plt+0x16580>
  402634:	add	x0, x0, #0x238
  402638:	adrp	x1, 418000 <ferror@plt+0x16580>
  40263c:	add	x1, x1, #0x238
  402640:	cmp	x1, x0
  402644:	b.eq	40265c <ferror@plt+0xbdc>  // b.none
  402648:	adrp	x1, 405000 <ferror@plt+0x3580>
  40264c:	ldr	x1, [x1, #3072]
  402650:	cbz	x1, 40265c <ferror@plt+0xbdc>
  402654:	mov	x16, x1
  402658:	br	x16
  40265c:	ret
  402660:	adrp	x0, 418000 <ferror@plt+0x16580>
  402664:	add	x0, x0, #0x238
  402668:	adrp	x1, 418000 <ferror@plt+0x16580>
  40266c:	add	x1, x1, #0x238
  402670:	sub	x1, x1, x0
  402674:	lsr	x2, x1, #63
  402678:	add	x1, x2, x1, asr #3
  40267c:	cmp	xzr, x1, asr #1
  402680:	asr	x1, x1, #1
  402684:	b.eq	40269c <ferror@plt+0xc1c>  // b.none
  402688:	adrp	x2, 405000 <ferror@plt+0x3580>
  40268c:	ldr	x2, [x2, #3080]
  402690:	cbz	x2, 40269c <ferror@plt+0xc1c>
  402694:	mov	x16, x2
  402698:	br	x16
  40269c:	ret
  4026a0:	stp	x29, x30, [sp, #-32]!
  4026a4:	mov	x29, sp
  4026a8:	str	x19, [sp, #16]
  4026ac:	adrp	x19, 418000 <ferror@plt+0x16580>
  4026b0:	ldrb	w0, [x19, #608]
  4026b4:	cbnz	w0, 4026c4 <ferror@plt+0xc44>
  4026b8:	bl	402630 <ferror@plt+0xbb0>
  4026bc:	mov	w0, #0x1                   	// #1
  4026c0:	strb	w0, [x19, #608]
  4026c4:	ldr	x19, [sp, #16]
  4026c8:	ldp	x29, x30, [sp], #32
  4026cc:	ret
  4026d0:	b	402660 <ferror@plt+0xbe0>
  4026d4:	nop
  4026d8:	stp	x29, x30, [sp, #-32]!
  4026dc:	mov	w2, #0x5                   	// #5
  4026e0:	mov	x29, sp
  4026e4:	stp	x19, x20, [sp, #16]
  4026e8:	adrp	x20, 405000 <ferror@plt+0x3580>
  4026ec:	add	x20, x20, #0xc10
  4026f0:	mov	x19, x0
  4026f4:	mov	x1, x20
  4026f8:	mov	x0, #0x0                   	// #0
  4026fc:	bl	4019b0 <dcgettext@plt>
  402700:	mov	x1, x0
  402704:	mov	x0, x19
  402708:	bl	404ba0 <ferror@plt+0x3120>
  40270c:	fcmp	d0, d0
  402710:	b.vs	402720 <ferror@plt+0xca0>
  402714:	ldp	x19, x20, [sp, #16]
  402718:	ldp	x29, x30, [sp], #32
  40271c:	ret
  402720:	bl	401a10 <__errno_location@plt>
  402724:	mov	x3, x0
  402728:	mov	w4, #0x16                  	// #22
  40272c:	mov	x1, x20
  402730:	mov	w2, #0x5                   	// #5
  402734:	mov	x0, #0x0                   	// #0
  402738:	str	w4, [x3]
  40273c:	bl	4019b0 <dcgettext@plt>
  402740:	mov	x2, x0
  402744:	adrp	x1, 405000 <ferror@plt+0x3580>
  402748:	mov	x3, x19
  40274c:	add	x1, x1, #0xc28
  402750:	mov	w0, #0x1                   	// #1
  402754:	bl	401a60 <err@plt>
  402758:	stp	x29, x30, [sp, #-32]!
  40275c:	mov	x29, sp
  402760:	stp	x19, x20, [sp, #16]
  402764:	mov	x19, x0
  402768:	mov	w20, w1
  40276c:	bl	401980 <strchr@plt>
  402770:	cbz	x0, 402780 <ferror@plt+0xd00>
  402774:	ldp	x19, x20, [sp, #16]
  402778:	ldp	x29, x30, [sp], #32
  40277c:	ret
  402780:	mov	x0, x19
  402784:	bl	401680 <strlen@plt>
  402788:	add	x1, x0, #0x1
  40278c:	cmp	x1, #0x5
  402790:	b.hi	402774 <ferror@plt+0xcf4>  // b.pmore
  402794:	strb	w20, [x19, x0]
  402798:	ldp	x19, x20, [sp, #16]
  40279c:	ldp	x29, x30, [sp], #32
  4027a0:	ret
  4027a4:	nop
  4027a8:	stp	x29, x30, [sp, #-288]!
  4027ac:	mov	w9, #0xffffffc8            	// #-56
  4027b0:	mov	w8, #0xffffff80            	// #-128
  4027b4:	mov	x29, sp
  4027b8:	add	x11, sp, #0xe0
  4027bc:	add	x10, sp, #0x120
  4027c0:	stp	x10, x10, [sp, #64]
  4027c4:	adrp	x10, 405000 <ferror@plt+0x3580>
  4027c8:	str	x11, [sp, #80]
  4027cc:	stp	w9, w8, [sp, #88]
  4027d0:	str	x19, [sp, #16]
  4027d4:	adrp	x19, 418000 <ferror@plt+0x16580>
  4027d8:	ldp	x12, x13, [sp, #64]
  4027dc:	stp	x12, x13, [sp, #32]
  4027e0:	ldp	x8, x9, [sp, #80]
  4027e4:	stp	x8, x9, [sp, #48]
  4027e8:	ldr	x0, [x19, #568]
  4027ec:	str	q0, [sp, #96]
  4027f0:	str	q1, [sp, #112]
  4027f4:	str	q2, [sp, #128]
  4027f8:	str	q3, [sp, #144]
  4027fc:	str	q4, [sp, #160]
  402800:	str	q5, [sp, #176]
  402804:	str	q6, [sp, #192]
  402808:	str	q7, [sp, #208]
  40280c:	stp	x1, x2, [sp, #232]
  402810:	add	x1, x10, #0xc30
  402814:	add	x2, sp, #0x20
  402818:	stp	x3, x4, [sp, #248]
  40281c:	stp	x5, x6, [sp, #264]
  402820:	str	x7, [sp, #280]
  402824:	bl	4019e0 <vfprintf@plt>
  402828:	ldr	x1, [x19, #568]
  40282c:	mov	w0, #0xa                   	// #10
  402830:	bl	401710 <fputc@plt>
  402834:	ldr	x19, [sp, #16]
  402838:	ldp	x29, x30, [sp], #288
  40283c:	ret
  402840:	stp	x29, x30, [sp, #-32]!
  402844:	adrp	x0, 418000 <ferror@plt+0x16580>
  402848:	mov	x29, sp
  40284c:	stp	x19, x20, [sp, #16]
  402850:	ldr	x20, [x0, #592]
  402854:	bl	401a10 <__errno_location@plt>
  402858:	mov	x19, x0
  40285c:	mov	x0, x20
  402860:	str	wzr, [x19]
  402864:	bl	401a80 <ferror@plt>
  402868:	cbz	w0, 402908 <ferror@plt+0xe88>
  40286c:	ldr	w0, [x19]
  402870:	cmp	w0, #0x9
  402874:	b.ne	4028b8 <ferror@plt+0xe38>  // b.any
  402878:	adrp	x0, 418000 <ferror@plt+0x16580>
  40287c:	ldr	x20, [x0, #568]
  402880:	str	wzr, [x19]
  402884:	mov	x0, x20
  402888:	bl	401a80 <ferror@plt>
  40288c:	cbnz	w0, 4028a0 <ferror@plt+0xe20>
  402890:	mov	x0, x20
  402894:	bl	401990 <fflush@plt>
  402898:	cbz	w0, 4028e8 <ferror@plt+0xe68>
  40289c:	nop
  4028a0:	ldr	w0, [x19]
  4028a4:	cmp	w0, #0x9
  4028a8:	b.ne	4028e0 <ferror@plt+0xe60>  // b.any
  4028ac:	ldp	x19, x20, [sp, #16]
  4028b0:	ldp	x29, x30, [sp], #32
  4028b4:	ret
  4028b8:	cmp	w0, #0x20
  4028bc:	b.eq	402878 <ferror@plt+0xdf8>  // b.none
  4028c0:	adrp	x1, 405000 <ferror@plt+0x3580>
  4028c4:	mov	w2, #0x5                   	// #5
  4028c8:	add	x1, x1, #0xc50
  4028cc:	cbz	w0, 402934 <ferror@plt+0xeb4>
  4028d0:	mov	x0, #0x0                   	// #0
  4028d4:	bl	4019b0 <dcgettext@plt>
  4028d8:	bl	4018d0 <warn@plt>
  4028dc:	nop
  4028e0:	mov	w0, #0x1                   	// #1
  4028e4:	bl	401660 <_exit@plt>
  4028e8:	mov	x0, x20
  4028ec:	bl	401740 <fileno@plt>
  4028f0:	tbnz	w0, #31, 4028a0 <ferror@plt+0xe20>
  4028f4:	bl	4016b0 <dup@plt>
  4028f8:	tbnz	w0, #31, 4028a0 <ferror@plt+0xe20>
  4028fc:	bl	401840 <close@plt>
  402900:	cbz	w0, 4028ac <ferror@plt+0xe2c>
  402904:	b	4028a0 <ferror@plt+0xe20>
  402908:	mov	x0, x20
  40290c:	bl	401990 <fflush@plt>
  402910:	cbnz	w0, 40286c <ferror@plt+0xdec>
  402914:	mov	x0, x20
  402918:	bl	401740 <fileno@plt>
  40291c:	tbnz	w0, #31, 40286c <ferror@plt+0xdec>
  402920:	bl	4016b0 <dup@plt>
  402924:	tbnz	w0, #31, 40286c <ferror@plt+0xdec>
  402928:	bl	401840 <close@plt>
  40292c:	cbz	w0, 402878 <ferror@plt+0xdf8>
  402930:	b	40286c <ferror@plt+0xdec>
  402934:	mov	x0, #0x0                   	// #0
  402938:	bl	4019b0 <dcgettext@plt>
  40293c:	bl	4019a0 <warnx@plt>
  402940:	b	4028e0 <ferror@plt+0xe60>
  402944:	nop
  402948:	stp	x29, x30, [sp, #-64]!
  40294c:	mov	x29, sp
  402950:	stp	x19, x20, [sp, #16]
  402954:	stp	x21, x22, [sp, #32]
  402958:	str	x23, [sp, #48]
  40295c:	cbz	x0, 4029d4 <ferror@plt+0xf54>
  402960:	mov	x21, x1
  402964:	cbz	x1, 402a28 <ferror@plt+0xfa8>
  402968:	mov	x22, x2
  40296c:	cbz	x2, 402a08 <ferror@plt+0xf88>
  402970:	mov	x19, x0
  402974:	mov	x23, x3
  402978:	ldp	x0, x20, [x0]
  40297c:	add	x20, x20, #0x1
  402980:	lsl	x20, x20, #5
  402984:	mov	x1, x20
  402988:	bl	401820 <realloc@plt>
  40298c:	cmp	x0, #0x0
  402990:	mov	x4, x0
  402994:	ccmp	x20, #0x0, #0x4, eq  // eq = none
  402998:	b.ne	4029f4 <ferror@plt+0xf74>  // b.any
  40299c:	ldr	x5, [x19, #8]
  4029a0:	add	x0, x5, #0x1
  4029a4:	stp	x4, x0, [x19]
  4029a8:	lsl	x5, x5, #5
  4029ac:	add	x0, x4, x5
  4029b0:	str	x22, [x0, #8]
  4029b4:	str	xzr, [x0, #24]
  4029b8:	str	x21, [x4, x5]
  4029bc:	ldp	x19, x20, [sp, #16]
  4029c0:	ldp	x21, x22, [sp, #32]
  4029c4:	str	x23, [x0, #16]
  4029c8:	ldr	x23, [sp, #48]
  4029cc:	ldp	x29, x30, [sp], #64
  4029d0:	ret
  4029d4:	adrp	x3, 406000 <ferror@plt+0x4580>
  4029d8:	adrp	x1, 406000 <ferror@plt+0x4580>
  4029dc:	adrp	x0, 406000 <ferror@plt+0x4580>
  4029e0:	add	x3, x3, #0x9b0
  4029e4:	add	x1, x1, #0x548
  4029e8:	add	x0, x0, #0x568
  4029ec:	mov	w2, #0xa4                  	// #164
  4029f0:	bl	401a00 <__assert_fail@plt>
  4029f4:	adrp	x1, 406000 <ferror@plt+0x4580>
  4029f8:	mov	x2, x20
  4029fc:	add	x1, x1, #0x588
  402a00:	mov	w0, #0x1                   	// #1
  402a04:	bl	401a60 <err@plt>
  402a08:	adrp	x3, 406000 <ferror@plt+0x4580>
  402a0c:	adrp	x1, 406000 <ferror@plt+0x4580>
  402a10:	adrp	x0, 406000 <ferror@plt+0x4580>
  402a14:	add	x3, x3, #0x9b0
  402a18:	add	x1, x1, #0x548
  402a1c:	add	x0, x0, #0x578
  402a20:	mov	w2, #0xa6                  	// #166
  402a24:	bl	401a00 <__assert_fail@plt>
  402a28:	adrp	x3, 406000 <ferror@plt+0x4580>
  402a2c:	adrp	x1, 406000 <ferror@plt+0x4580>
  402a30:	adrp	x0, 406000 <ferror@plt+0x4580>
  402a34:	add	x3, x3, #0x9b0
  402a38:	add	x1, x1, #0x548
  402a3c:	add	x0, x0, #0x570
  402a40:	mov	w2, #0xa5                  	// #165
  402a44:	bl	401a00 <__assert_fail@plt>
  402a48:	stp	x29, x30, [sp, #-288]!
  402a4c:	mov	w9, #0xffffffc8            	// #-56
  402a50:	mov	w8, #0xffffff80            	// #-128
  402a54:	mov	x29, sp
  402a58:	add	x11, sp, #0xe0
  402a5c:	add	x12, sp, #0x120
  402a60:	stp	x12, x12, [sp, #64]
  402a64:	mov	x10, x0
  402a68:	str	x11, [sp, #80]
  402a6c:	stp	w9, w8, [sp, #88]
  402a70:	str	x19, [sp, #16]
  402a74:	adrp	x19, 418000 <ferror@plt+0x16580>
  402a78:	ldp	x12, x13, [sp, #64]
  402a7c:	stp	x12, x13, [sp, #32]
  402a80:	ldp	x8, x9, [sp, #80]
  402a84:	stp	x8, x9, [sp, #48]
  402a88:	ldr	x0, [x19, #568]
  402a8c:	str	q0, [sp, #96]
  402a90:	str	q1, [sp, #112]
  402a94:	str	q2, [sp, #128]
  402a98:	str	q3, [sp, #144]
  402a9c:	str	q4, [sp, #160]
  402aa0:	str	q5, [sp, #176]
  402aa4:	str	q6, [sp, #192]
  402aa8:	str	q7, [sp, #208]
  402aac:	stp	x1, x2, [sp, #232]
  402ab0:	mov	x1, x10
  402ab4:	add	x2, sp, #0x20
  402ab8:	stp	x3, x4, [sp, #248]
  402abc:	stp	x5, x6, [sp, #264]
  402ac0:	str	x7, [sp, #280]
  402ac4:	bl	4019e0 <vfprintf@plt>
  402ac8:	ldr	x1, [x19, #568]
  402acc:	mov	w0, #0xa                   	// #10
  402ad0:	bl	401710 <fputc@plt>
  402ad4:	ldr	x19, [sp, #16]
  402ad8:	ldp	x29, x30, [sp], #288
  402adc:	ret
  402ae0:	mov	x12, #0x2030                	// #8240
  402ae4:	sub	sp, sp, x12
  402ae8:	sxtb	w2, w2
  402aec:	cmp	w2, #0x4f
  402af0:	stp	x29, x30, [sp]
  402af4:	mov	x29, sp
  402af8:	stp	x19, x20, [sp, #16]
  402afc:	mov	x19, x0
  402b00:	stp	x21, x22, [sp, #32]
  402b04:	mov	x21, x1
  402b08:	b.eq	402b20 <ferror@plt+0x10a0>  // b.none
  402b0c:	b.gt	402b80 <ferror@plt+0x1100>
  402b10:	cmp	w2, #0x48
  402b14:	b.eq	402b88 <ferror@plt+0x1108>  // b.none
  402b18:	cmp	w2, #0x49
  402b1c:	b.ne	402c8c <ferror@plt+0x120c>  // b.any
  402b20:	mov	x0, x21
  402b24:	add	x5, sp, #0x30
  402b28:	add	x4, x19, #0x8
  402b2c:	add	x3, x19, #0x28
  402b30:	add	x2, x19, #0x20
  402b34:	adrp	x1, 406000 <ferror@plt+0x4580>
  402b38:	add	x1, x1, #0x5a8
  402b3c:	bl	401790 <__isoc99_fscanf@plt>
  402b40:	cmp	w0, #0x4
  402b44:	b.ne	402cf8 <ferror@plt+0x1278>  // b.any
  402b48:	ldrsb	w0, [sp, #48]
  402b4c:	mov	w20, #0xffffffea            	// #-22
  402b50:	cmp	w0, #0xa
  402b54:	csel	w20, w20, wzr, ne  // ne = any
  402b58:	adrp	x0, 418000 <ferror@plt+0x16580>
  402b5c:	ldr	w0, [x0, #612]
  402b60:	tbnz	w0, #2, 402c9c <ferror@plt+0x121c>
  402b64:	mov	w0, w20
  402b68:	mov	x12, #0x2030                	// #8240
  402b6c:	ldp	x29, x30, [sp]
  402b70:	ldp	x19, x20, [sp, #16]
  402b74:	ldp	x21, x22, [sp, #32]
  402b78:	add	sp, sp, x12
  402b7c:	ret
  402b80:	cmp	w2, #0x53
  402b84:	b.ne	402c8c <ferror@plt+0x120c>  // b.any
  402b88:	add	x3, x19, #0x28
  402b8c:	add	x2, x19, #0x20
  402b90:	mov	x0, x21
  402b94:	adrp	x1, 406000 <ferror@plt+0x4580>
  402b98:	add	x1, x1, #0x5c0
  402b9c:	bl	401790 <__isoc99_fscanf@plt>
  402ba0:	mov	w20, w0
  402ba4:	cmp	w0, #0x2
  402ba8:	b.ne	402b58 <ferror@plt+0x10d8>  // b.any
  402bac:	add	x2, sp, #0x30
  402bb0:	mov	x0, x21
  402bb4:	adrp	x1, 406000 <ferror@plt+0x4580>
  402bb8:	add	x1, x1, #0x5d0
  402bbc:	bl	401790 <__isoc99_fscanf@plt>
  402bc0:	mov	w20, w0
  402bc4:	cmp	w0, #0x1
  402bc8:	b.ne	402b58 <ferror@plt+0x10d8>  // b.any
  402bcc:	ldr	x22, [x19, #16]
  402bd0:	cbz	x22, 402d00 <ferror@plt+0x1280>
  402bd4:	mov	x0, x22
  402bd8:	bl	401680 <strlen@plt>
  402bdc:	mov	x20, x0
  402be0:	add	x0, sp, #0x30
  402be4:	bl	401680 <strlen@plt>
  402be8:	cmp	x20, x0
  402bec:	add	x20, x0, #0x1
  402bf0:	b.cc	402d2c <ferror@plt+0x12ac>  // b.lo, b.ul, b.last
  402bf4:	mov	x2, x20
  402bf8:	add	x1, sp, #0x30
  402bfc:	mov	x0, x22
  402c00:	bl	401650 <memcpy@plt>
  402c04:	str	x22, [x19, #16]
  402c08:	mov	x2, x21
  402c0c:	add	x0, sp, #0x30
  402c10:	mov	w1, #0x2000                	// #8192
  402c14:	bl	401a50 <fgets@plt>
  402c18:	cbz	x0, 402d48 <ferror@plt+0x12c8>
  402c1c:	ldrsb	w1, [sp, #48]
  402c20:	cbz	w1, 402c8c <ferror@plt+0x120c>
  402c24:	add	x2, sp, #0x30
  402c28:	mov	x0, x2
  402c2c:	nop
  402c30:	cmp	w1, #0xa
  402c34:	b.eq	402c3c <ferror@plt+0x11bc>  // b.none
  402c38:	strb	w1, [x0], #1
  402c3c:	ldrsb	w1, [x2, #1]!
  402c40:	cbnz	w1, 402c30 <ferror@plt+0x11b0>
  402c44:	ldr	x21, [x19, #24]
  402c48:	strb	wzr, [x0]
  402c4c:	cbz	x21, 402d58 <ferror@plt+0x12d8>
  402c50:	mov	x0, x21
  402c54:	bl	401680 <strlen@plt>
  402c58:	mov	x20, x0
  402c5c:	add	x0, sp, #0x30
  402c60:	bl	401680 <strlen@plt>
  402c64:	cmp	x20, x0
  402c68:	add	x20, x0, #0x1
  402c6c:	b.cc	402d84 <ferror@plt+0x1304>  // b.lo, b.ul, b.last
  402c70:	mov	x2, x20
  402c74:	add	x1, sp, #0x30
  402c78:	mov	x0, x21
  402c7c:	mov	w20, #0x0                   	// #0
  402c80:	bl	401650 <memcpy@plt>
  402c84:	str	x21, [x19, #24]
  402c88:	b	402b58 <ferror@plt+0x10d8>
  402c8c:	adrp	x0, 418000 <ferror@plt+0x16580>
  402c90:	mov	w20, #0x0                   	// #0
  402c94:	ldr	w0, [x0, #612]
  402c98:	tbz	w0, #2, 402b64 <ferror@plt+0x10e4>
  402c9c:	adrp	x0, 418000 <ferror@plt+0x16580>
  402ca0:	ldr	x19, [x0, #568]
  402ca4:	bl	401760 <getpid@plt>
  402ca8:	adrp	x4, 406000 <ferror@plt+0x4580>
  402cac:	mov	w2, w0
  402cb0:	add	x4, x4, #0x230
  402cb4:	adrp	x3, 406000 <ferror@plt+0x4580>
  402cb8:	add	x3, x3, #0x238
  402cbc:	mov	x0, x19
  402cc0:	adrp	x1, 406000 <ferror@plt+0x4580>
  402cc4:	add	x1, x1, #0x248
  402cc8:	bl	401a40 <fprintf@plt>
  402ccc:	mov	w1, w20
  402cd0:	adrp	x0, 406000 <ferror@plt+0x4580>
  402cd4:	add	x0, x0, #0x5f8
  402cd8:	bl	402a48 <ferror@plt+0xfc8>
  402cdc:	mov	w0, w20
  402ce0:	mov	x12, #0x2030                	// #8240
  402ce4:	ldp	x29, x30, [sp]
  402ce8:	ldp	x19, x20, [sp, #16]
  402cec:	ldp	x21, x22, [sp, #32]
  402cf0:	add	sp, sp, x12
  402cf4:	ret
  402cf8:	mov	w20, #0xffffffea            	// #-22
  402cfc:	b	402b58 <ferror@plt+0x10d8>
  402d00:	add	x0, sp, #0x30
  402d04:	bl	401830 <strdup@plt>
  402d08:	str	x0, [x19, #16]
  402d0c:	cbnz	x0, 402c08 <ferror@plt+0x1188>
  402d10:	adrp	x2, 406000 <ferror@plt+0x4580>
  402d14:	adrp	x1, 406000 <ferror@plt+0x4580>
  402d18:	add	x2, x2, #0x548
  402d1c:	add	x1, x1, #0x5d8
  402d20:	mov	w3, #0x14f                 	// #335
  402d24:	mov	w0, #0x1                   	// #1
  402d28:	bl	401a60 <err@plt>
  402d2c:	mov	x0, x22
  402d30:	mov	x1, x20
  402d34:	bl	401820 <realloc@plt>
  402d38:	mov	x22, x0
  402d3c:	cbnz	x0, 402bf4 <ferror@plt+0x1174>
  402d40:	str	xzr, [x19, #16]
  402d44:	b	402d10 <ferror@plt+0x1290>
  402d48:	bl	401a10 <__errno_location@plt>
  402d4c:	ldr	w20, [x0]
  402d50:	neg	w20, w20
  402d54:	b	402b58 <ferror@plt+0x10d8>
  402d58:	add	x0, sp, #0x30
  402d5c:	bl	401830 <strdup@plt>
  402d60:	str	x0, [x19, #24]
  402d64:	cbnz	x0, 402c8c <ferror@plt+0x120c>
  402d68:	adrp	x2, 406000 <ferror@plt+0x4580>
  402d6c:	adrp	x1, 406000 <ferror@plt+0x4580>
  402d70:	add	x2, x2, #0x548
  402d74:	add	x1, x1, #0x5d8
  402d78:	mov	w3, #0x159                 	// #345
  402d7c:	mov	w0, #0x1                   	// #1
  402d80:	bl	401a60 <err@plt>
  402d84:	mov	x0, x21
  402d88:	mov	x1, x20
  402d8c:	bl	401820 <realloc@plt>
  402d90:	mov	x21, x0
  402d94:	cbnz	x0, 402c70 <ferror@plt+0x11f0>
  402d98:	str	xzr, [x19, #24]
  402d9c:	b	402d68 <ferror@plt+0x12e8>
  402da0:	stp	x29, x30, [sp, #-48]!
  402da4:	adrp	x0, 406000 <ferror@plt+0x4580>
  402da8:	add	x0, x0, #0x618
  402dac:	mov	x29, sp
  402db0:	stp	x19, x20, [sp, #16]
  402db4:	adrp	x19, 418000 <ferror@plt+0x16580>
  402db8:	bl	401a20 <getenv@plt>
  402dbc:	ldr	w2, [x19, #612]
  402dc0:	tbz	w2, #1, 402e24 <ferror@plt+0x13a4>
  402dc4:	bl	4016f0 <getuid@plt>
  402dc8:	mov	w20, w0
  402dcc:	bl	4016e0 <geteuid@plt>
  402dd0:	cmp	w20, w0
  402dd4:	b.eq	402e7c <ferror@plt+0x13fc>  // b.none
  402dd8:	ldr	w0, [x19, #612]
  402ddc:	adrp	x1, 418000 <ferror@plt+0x16580>
  402de0:	orr	w0, w0, #0x1000000
  402de4:	str	w0, [x19, #612]
  402de8:	ldr	x20, [x1, #568]
  402dec:	bl	401760 <getpid@plt>
  402df0:	mov	w2, w0
  402df4:	adrp	x3, 406000 <ferror@plt+0x4580>
  402df8:	adrp	x1, 406000 <ferror@plt+0x4580>
  402dfc:	mov	x0, x20
  402e00:	add	x3, x3, #0x238
  402e04:	add	x1, x1, #0x638
  402e08:	bl	401a40 <fprintf@plt>
  402e0c:	ldr	w2, [x19, #612]
  402e10:	orr	w2, w2, #0x2
  402e14:	str	w2, [x19, #612]
  402e18:	ldp	x19, x20, [sp, #16]
  402e1c:	ldp	x29, x30, [sp], #48
  402e20:	ret
  402e24:	mov	w2, #0x2                   	// #2
  402e28:	cbz	x0, 402e14 <ferror@plt+0x1394>
  402e2c:	add	x1, sp, #0x28
  402e30:	mov	w2, #0x0                   	// #0
  402e34:	bl	401670 <strtoul@plt>
  402e38:	mov	x20, x0
  402e3c:	ldr	x0, [sp, #40]
  402e40:	cbz	x0, 402e60 <ferror@plt+0x13e0>
  402e44:	adrp	x1, 406000 <ferror@plt+0x4580>
  402e48:	add	x1, x1, #0x630
  402e4c:	bl	4018c0 <strcmp@plt>
  402e50:	cbnz	w0, 402e60 <ferror@plt+0x13e0>
  402e54:	mov	w0, #0xffff                	// #65535
  402e58:	str	w0, [x19, #612]
  402e5c:	b	402dc4 <ferror@plt+0x1344>
  402e60:	str	w20, [x19, #612]
  402e64:	mov	w2, #0x2                   	// #2
  402e68:	cbnz	w20, 402dc4 <ferror@plt+0x1344>
  402e6c:	str	w2, [x19, #612]
  402e70:	ldp	x19, x20, [sp, #16]
  402e74:	ldp	x29, x30, [sp], #48
  402e78:	ret
  402e7c:	bl	401930 <getgid@plt>
  402e80:	mov	w20, w0
  402e84:	bl	4016c0 <getegid@plt>
  402e88:	cmp	w20, w0
  402e8c:	b.ne	402dd8 <ferror@plt+0x1358>  // b.any
  402e90:	b	402e0c <ferror@plt+0x138c>
  402e94:	nop
  402e98:	stp	x29, x30, [sp, #-16]!
  402e9c:	mov	x1, #0x90                  	// #144
  402ea0:	mov	x0, #0x1                   	// #1
  402ea4:	mov	x29, sp
  402ea8:	bl	401800 <calloc@plt>
  402eac:	cbnz	x0, 402ec4 <ferror@plt+0x1444>
  402eb0:	adrp	x1, 406000 <ferror@plt+0x4580>
  402eb4:	mov	x2, #0x90                  	// #144
  402eb8:	add	x1, x1, #0x588
  402ebc:	mov	w0, #0x1                   	// #1
  402ec0:	bl	401a60 <err@plt>
  402ec4:	ldp	x29, x30, [sp], #16
  402ec8:	ret
  402ecc:	nop
  402ed0:	cbz	x0, 402f0c <ferror@plt+0x148c>
  402ed4:	stp	x29, x30, [sp, #-32]!
  402ed8:	mov	x29, sp
  402edc:	str	x19, [sp, #16]
  402ee0:	mov	x19, x0
  402ee4:	ldr	x0, [x0]
  402ee8:	bl	401910 <free@plt>
  402eec:	ldr	x0, [x19, #32]
  402ef0:	bl	401910 <free@plt>
  402ef4:	ldr	x0, [x19, #40]
  402ef8:	bl	401910 <free@plt>
  402efc:	mov	x0, x19
  402f00:	ldr	x19, [sp, #16]
  402f04:	ldp	x29, x30, [sp], #32
  402f08:	b	401910 <free@plt>
  402f0c:	ret
  402f10:	cbz	x0, 402f28 <ferror@plt+0x14a8>
  402f14:	mov	x2, x0
  402f18:	sxtb	w1, w1
  402f1c:	mov	w0, #0x0                   	// #0
  402f20:	strb	w1, [x2, #136]
  402f24:	ret
  402f28:	stp	x29, x30, [sp, #-16]!
  402f2c:	adrp	x3, 406000 <ferror@plt+0x4580>
  402f30:	add	x3, x3, #0x9b0
  402f34:	mov	x29, sp
  402f38:	adrp	x1, 406000 <ferror@plt+0x4580>
  402f3c:	adrp	x0, 406000 <ferror@plt+0x4580>
  402f40:	add	x3, x3, #0x10
  402f44:	add	x1, x1, #0x548
  402f48:	add	x0, x0, #0x568
  402f4c:	mov	w2, #0x7b                  	// #123
  402f50:	bl	401a00 <__assert_fail@plt>
  402f54:	nop
  402f58:	cbz	x0, 402f6c <ferror@plt+0x14ec>
  402f5c:	mov	x2, x0
  402f60:	mov	w0, #0x0                   	// #0
  402f64:	str	w1, [x2, #140]
  402f68:	ret
  402f6c:	stp	x29, x30, [sp, #-16]!
  402f70:	adrp	x3, 406000 <ferror@plt+0x4580>
  402f74:	add	x3, x3, #0x9b0
  402f78:	mov	x29, sp
  402f7c:	adrp	x1, 406000 <ferror@plt+0x4580>
  402f80:	adrp	x0, 406000 <ferror@plt+0x4580>
  402f84:	add	x3, x3, #0x28
  402f88:	add	x1, x1, #0x548
  402f8c:	add	x0, x0, #0x568
  402f90:	mov	w2, #0x83                  	// #131
  402f94:	bl	401a00 <__assert_fail@plt>
  402f98:	mov	x2, x0
  402f9c:	mov	w0, #0x0                   	// #0
  402fa0:	ldp	x3, x1, [x1]
  402fa4:	stp	x3, x1, [x2, #112]
  402fa8:	ret
  402fac:	nop
  402fb0:	mov	x2, x0
  402fb4:	mov	w0, #0x0                   	// #0
  402fb8:	ldp	x3, x1, [x1]
  402fbc:	stp	x3, x1, [x2, #96]
  402fc0:	ret
  402fc4:	nop
  402fc8:	mov	x1, x0
  402fcc:	mov	w0, #0x0                   	// #0
  402fd0:	str	d0, [x1, #128]
  402fd4:	ret
  402fd8:	stp	x29, x30, [sp, #-48]!
  402fdc:	mov	x29, sp
  402fe0:	stp	x19, x20, [sp, #16]
  402fe4:	stp	x21, x22, [sp, #32]
  402fe8:	cbz	x0, 4031e4 <ferror@plt+0x1764>
  402fec:	mov	x20, x1
  402ff0:	cbz	x1, 4031c0 <ferror@plt+0x1740>
  402ff4:	mov	x19, x0
  402ff8:	adrp	x1, 406000 <ferror@plt+0x4580>
  402ffc:	mov	x0, x20
  403000:	add	x1, x1, #0x678
  403004:	str	x20, [x19, #80]
  403008:	str	wzr, [x19, #92]
  40300c:	bl	401770 <fopen@plt>
  403010:	str	x0, [x19, #72]
  403014:	cbz	x0, 403080 <ferror@plt+0x1600>
  403018:	bl	4017e0 <fgetc@plt>
  40301c:	mov	w21, w0
  403020:	cmn	w0, #0x1
  403024:	b.eq	4030f4 <ferror@plt+0x1674>  // b.none
  403028:	bl	4018e0 <__ctype_b_loc@plt>
  40302c:	mov	x2, x0
  403030:	ldr	x1, [x19, #72]
  403034:	mov	w0, w21
  403038:	ldr	x2, [x2]
  40303c:	ldrh	w2, [x2, w21, sxtw #1]
  403040:	eor	x2, x2, #0x800
  403044:	ubfx	x2, x2, #11, #1
  403048:	str	w2, [x19, #88]
  40304c:	bl	401920 <ungetc@plt>
  403050:	ldr	w0, [x19, #88]
  403054:	cmp	w0, #0x1
  403058:	b.eq	40312c <ferror@plt+0x16ac>  // b.none
  40305c:	adrp	x0, 418000 <ferror@plt+0x16580>
  403060:	mov	w21, #0x0                   	// #0
  403064:	ldr	w1, [x0, #612]
  403068:	tbnz	w1, #2, 40309c <ferror@plt+0x161c>
  40306c:	mov	w0, w21
  403070:	ldp	x19, x20, [sp, #16]
  403074:	ldp	x21, x22, [sp, #32]
  403078:	ldp	x29, x30, [sp], #48
  40307c:	ret
  403080:	bl	401a10 <__errno_location@plt>
  403084:	ldr	w21, [x0]
  403088:	cbz	w21, 403050 <ferror@plt+0x15d0>
  40308c:	adrp	x0, 418000 <ferror@plt+0x16580>
  403090:	neg	w21, w21
  403094:	ldr	w1, [x0, #612]
  403098:	tbz	w1, #2, 40306c <ferror@plt+0x15ec>
  40309c:	adrp	x0, 418000 <ferror@plt+0x16580>
  4030a0:	ldr	x19, [x0, #568]
  4030a4:	bl	401760 <getpid@plt>
  4030a8:	adrp	x4, 406000 <ferror@plt+0x4580>
  4030ac:	adrp	x3, 406000 <ferror@plt+0x4580>
  4030b0:	add	x4, x4, #0x230
  4030b4:	add	x3, x3, #0x238
  4030b8:	mov	w2, w0
  4030bc:	adrp	x1, 406000 <ferror@plt+0x4580>
  4030c0:	mov	x0, x19
  4030c4:	add	x1, x1, #0x248
  4030c8:	bl	401a40 <fprintf@plt>
  4030cc:	mov	x1, x20
  4030d0:	mov	w2, w21
  4030d4:	adrp	x0, 406000 <ferror@plt+0x4580>
  4030d8:	add	x0, x0, #0x6b8
  4030dc:	bl	402a48 <ferror@plt+0xfc8>
  4030e0:	mov	w0, w21
  4030e4:	ldp	x19, x20, [sp, #16]
  4030e8:	ldp	x21, x22, [sp, #32]
  4030ec:	ldp	x29, x30, [sp], #48
  4030f0:	ret
  4030f4:	ldr	x0, [x19, #72]
  4030f8:	bl	401a80 <ferror@plt>
  4030fc:	cbz	w0, 403050 <ferror@plt+0x15d0>
  403100:	bl	401a10 <__errno_location@plt>
  403104:	ldr	w0, [x0]
  403108:	neg	w21, w0
  40310c:	cbz	w0, 403050 <ferror@plt+0x15d0>
  403110:	ldr	x0, [x19, #72]
  403114:	cbz	x0, 403208 <ferror@plt+0x1788>
  403118:	bl	401750 <fclose@plt>
  40311c:	str	xzr, [x19, #72]
  403120:	adrp	x0, 418000 <ferror@plt+0x16580>
  403124:	ldr	w1, [x0, #612]
  403128:	b	403068 <ferror@plt+0x15e8>
  40312c:	ldr	x3, [x19, #72]
  403130:	adrp	x1, 406000 <ferror@plt+0x4580>
  403134:	mov	x0, x19
  403138:	add	x1, x1, #0x680
  40313c:	mov	x2, x20
  403140:	bl	402948 <ferror@plt+0xec8>
  403144:	cbz	x0, 4031b0 <ferror@plt+0x1730>
  403148:	adrp	x19, 418000 <ferror@plt+0x16580>
  40314c:	ldrb	w2, [x0, #24]
  403150:	ldr	w1, [x19, #612]
  403154:	orr	w2, w2, #0x1
  403158:	strb	w2, [x0, #24]
  40315c:	and	w21, w1, #0x8
  403160:	tbz	w1, #3, 403068 <ferror@plt+0x15e8>
  403164:	adrp	x0, 418000 <ferror@plt+0x16580>
  403168:	mov	w21, #0x0                   	// #0
  40316c:	ldr	x22, [x0, #568]
  403170:	bl	401760 <getpid@plt>
  403174:	adrp	x4, 406000 <ferror@plt+0x4580>
  403178:	mov	w2, w0
  40317c:	add	x4, x4, #0x688
  403180:	adrp	x3, 406000 <ferror@plt+0x4580>
  403184:	add	x3, x3, #0x238
  403188:	mov	x0, x22
  40318c:	adrp	x1, 406000 <ferror@plt+0x4580>
  403190:	add	x1, x1, #0x248
  403194:	bl	401a40 <fprintf@plt>
  403198:	mov	x1, x20
  40319c:	adrp	x0, 406000 <ferror@plt+0x4580>
  4031a0:	add	x0, x0, #0x690
  4031a4:	bl	402a48 <ferror@plt+0xfc8>
  4031a8:	ldr	w1, [x19, #612]
  4031ac:	b	403068 <ferror@plt+0x15e8>
  4031b0:	adrp	x0, 418000 <ferror@plt+0x16580>
  4031b4:	mov	w21, #0xfffffff4            	// #-12
  4031b8:	ldr	w1, [x0, #612]
  4031bc:	b	403068 <ferror@plt+0x15e8>
  4031c0:	adrp	x3, 406000 <ferror@plt+0x4580>
  4031c4:	add	x3, x3, #0x9b0
  4031c8:	adrp	x1, 406000 <ferror@plt+0x4580>
  4031cc:	adrp	x0, 406000 <ferror@plt+0x4580>
  4031d0:	add	x3, x3, #0x40
  4031d4:	add	x1, x1, #0x548
  4031d8:	add	x0, x0, #0x578
  4031dc:	mov	w2, #0xb9                  	// #185
  4031e0:	bl	401a00 <__assert_fail@plt>
  4031e4:	adrp	x3, 406000 <ferror@plt+0x4580>
  4031e8:	add	x3, x3, #0x9b0
  4031ec:	adrp	x1, 406000 <ferror@plt+0x4580>
  4031f0:	adrp	x0, 406000 <ferror@plt+0x4580>
  4031f4:	add	x3, x3, #0x40
  4031f8:	add	x1, x1, #0x548
  4031fc:	add	x0, x0, #0x568
  403200:	mov	w2, #0xb8                  	// #184
  403204:	bl	401a00 <__assert_fail@plt>
  403208:	adrp	x0, 418000 <ferror@plt+0x16580>
  40320c:	ldr	w1, [x0, #612]
  403210:	b	403068 <ferror@plt+0x15e8>
  403214:	nop
  403218:	cbz	x0, 403224 <ferror@plt+0x17a4>
  40321c:	ldr	x0, [x0, #80]
  403220:	ret
  403224:	stp	x29, x30, [sp, #-16]!
  403228:	adrp	x3, 406000 <ferror@plt+0x4580>
  40322c:	add	x3, x3, #0x9b0
  403230:	mov	x29, sp
  403234:	adrp	x1, 406000 <ferror@plt+0x4580>
  403238:	adrp	x0, 406000 <ferror@plt+0x4580>
  40323c:	add	x3, x3, #0x58
  403240:	add	x1, x1, #0x548
  403244:	add	x0, x0, #0x6d8
  403248:	mov	w2, #0xe5                  	// #229
  40324c:	bl	401a00 <__assert_fail@plt>
  403250:	cbz	x0, 40325c <ferror@plt+0x17dc>
  403254:	ldr	w0, [x0, #92]
  403258:	ret
  40325c:	stp	x29, x30, [sp, #-16]!
  403260:	adrp	x3, 406000 <ferror@plt+0x4580>
  403264:	add	x3, x3, #0x9b0
  403268:	mov	x29, sp
  40326c:	adrp	x1, 406000 <ferror@plt+0x4580>
  403270:	adrp	x0, 406000 <ferror@plt+0x4580>
  403274:	add	x3, x3, #0x70
  403278:	add	x1, x1, #0x548
  40327c:	add	x0, x0, #0x6d8
  403280:	mov	w2, #0xeb                  	// #235
  403284:	bl	401a00 <__assert_fail@plt>
  403288:	stp	x29, x30, [sp, #-64]!
  40328c:	mov	x29, sp
  403290:	stp	x19, x20, [sp, #16]
  403294:	stp	x21, x22, [sp, #32]
  403298:	stp	x23, x24, [sp, #48]
  40329c:	cbz	x0, 4033f0 <ferror@plt+0x1970>
  4032a0:	mov	x21, x1
  4032a4:	cbz	x1, 403438 <ferror@plt+0x19b8>
  4032a8:	mov	x20, x2
  4032ac:	cbz	x2, 403414 <ferror@plt+0x1994>
  4032b0:	mov	x22, x0
  4032b4:	adrp	x1, 406000 <ferror@plt+0x4580>
  4032b8:	mov	x0, x2
  4032bc:	add	x1, x1, #0x678
  4032c0:	bl	401770 <fopen@plt>
  4032c4:	mov	x19, x0
  4032c8:	cbz	x0, 40337c <ferror@plt+0x18fc>
  4032cc:	nop
  4032d0:	mov	x0, x19
  4032d4:	bl	4017e0 <fgetc@plt>
  4032d8:	cmp	w0, #0xa
  4032dc:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  4032e0:	b.ne	4032d0 <ferror@plt+0x1850>  // b.any
  4032e4:	mov	x0, x19
  4032e8:	bl	401a80 <ferror@plt>
  4032ec:	cbnz	w0, 40337c <ferror@plt+0x18fc>
  4032f0:	adrp	x24, 418000 <ferror@plt+0x16580>
  4032f4:	ldr	w0, [x24, #612]
  4032f8:	tbnz	w0, #3, 4033b0 <ferror@plt+0x1930>
  4032fc:	mov	x3, x19
  403300:	mov	x0, x22
  403304:	mov	x2, x20
  403308:	mov	x1, x21
  40330c:	bl	402948 <ferror@plt+0xec8>
  403310:	mov	w23, #0x0                   	// #0
  403314:	ldr	w0, [x24, #612]
  403318:	tbz	w0, #3, 403398 <ferror@plt+0x1918>
  40331c:	adrp	x0, 418000 <ferror@plt+0x16580>
  403320:	ldr	x19, [x0, #568]
  403324:	bl	401760 <getpid@plt>
  403328:	adrp	x4, 406000 <ferror@plt+0x4580>
  40332c:	add	x4, x4, #0x688
  403330:	mov	w2, w0
  403334:	adrp	x3, 406000 <ferror@plt+0x4580>
  403338:	mov	x0, x19
  40333c:	add	x3, x3, #0x238
  403340:	adrp	x1, 406000 <ferror@plt+0x4580>
  403344:	add	x1, x1, #0x248
  403348:	bl	401a40 <fprintf@plt>
  40334c:	mov	x2, x21
  403350:	mov	x1, x20
  403354:	mov	w3, w23
  403358:	adrp	x0, 406000 <ferror@plt+0x4580>
  40335c:	add	x0, x0, #0x6f0
  403360:	bl	402a48 <ferror@plt+0xfc8>
  403364:	mov	w0, w23
  403368:	ldp	x19, x20, [sp, #16]
  40336c:	ldp	x21, x22, [sp, #32]
  403370:	ldp	x23, x24, [sp, #48]
  403374:	ldp	x29, x30, [sp], #64
  403378:	ret
  40337c:	bl	401a10 <__errno_location@plt>
  403380:	ldr	w23, [x0]
  403384:	adrp	x24, 418000 <ferror@plt+0x16580>
  403388:	neg	w23, w23
  40338c:	cbz	w23, 4032fc <ferror@plt+0x187c>
  403390:	ldr	w0, [x24, #612]
  403394:	tbnz	w0, #3, 40331c <ferror@plt+0x189c>
  403398:	mov	w0, w23
  40339c:	ldp	x19, x20, [sp, #16]
  4033a0:	ldp	x21, x22, [sp, #32]
  4033a4:	ldp	x23, x24, [sp, #48]
  4033a8:	ldp	x29, x30, [sp], #64
  4033ac:	ret
  4033b0:	adrp	x0, 418000 <ferror@plt+0x16580>
  4033b4:	ldr	x23, [x0, #568]
  4033b8:	bl	401760 <getpid@plt>
  4033bc:	adrp	x4, 406000 <ferror@plt+0x4580>
  4033c0:	mov	w2, w0
  4033c4:	add	x4, x4, #0x688
  4033c8:	adrp	x3, 406000 <ferror@plt+0x4580>
  4033cc:	adrp	x1, 406000 <ferror@plt+0x4580>
  4033d0:	add	x3, x3, #0x238
  4033d4:	add	x1, x1, #0x248
  4033d8:	mov	x0, x23
  4033dc:	bl	401a40 <fprintf@plt>
  4033e0:	adrp	x0, 406000 <ferror@plt+0x4580>
  4033e4:	add	x0, x0, #0x6e0
  4033e8:	bl	402a48 <ferror@plt+0xfc8>
  4033ec:	b	4032fc <ferror@plt+0x187c>
  4033f0:	adrp	x3, 406000 <ferror@plt+0x4580>
  4033f4:	add	x3, x3, #0x9b0
  4033f8:	adrp	x1, 406000 <ferror@plt+0x4580>
  4033fc:	adrp	x0, 406000 <ferror@plt+0x4580>
  403400:	add	x3, x3, #0x88
  403404:	add	x1, x1, #0x548
  403408:	add	x0, x0, #0x568
  40340c:	mov	w2, #0xf5                  	// #245
  403410:	bl	401a00 <__assert_fail@plt>
  403414:	adrp	x3, 406000 <ferror@plt+0x4580>
  403418:	add	x3, x3, #0x9b0
  40341c:	adrp	x1, 406000 <ferror@plt+0x4580>
  403420:	adrp	x0, 406000 <ferror@plt+0x4580>
  403424:	add	x3, x3, #0x88
  403428:	add	x1, x1, #0x548
  40342c:	add	x0, x0, #0x578
  403430:	mov	w2, #0xf7                  	// #247
  403434:	bl	401a00 <__assert_fail@plt>
  403438:	adrp	x3, 406000 <ferror@plt+0x4580>
  40343c:	add	x3, x3, #0x9b0
  403440:	adrp	x1, 406000 <ferror@plt+0x4580>
  403444:	adrp	x0, 406000 <ferror@plt+0x4580>
  403448:	add	x3, x3, #0x88
  40344c:	add	x1, x1, #0x548
  403450:	add	x0, x0, #0x570
  403454:	mov	w2, #0xf6                  	// #246
  403458:	bl	401a00 <__assert_fail@plt>
  40345c:	nop
  403460:	cbz	x0, 40346c <ferror@plt+0x19ec>
  403464:	add	x0, x0, #0x20
  403468:	ret
  40346c:	stp	x29, x30, [sp, #-16]!
  403470:	adrp	x3, 406000 <ferror@plt+0x4580>
  403474:	add	x3, x3, #0x9b0
  403478:	mov	x29, sp
  40347c:	adrp	x1, 406000 <ferror@plt+0x4580>
  403480:	adrp	x0, 406000 <ferror@plt+0x4580>
  403484:	add	x3, x3, #0xa0
  403488:	add	x1, x1, #0x548
  40348c:	add	x0, x0, #0x720
  403490:	mov	w2, #0x119                 	// #281
  403494:	bl	401a00 <__assert_fail@plt>
  403498:	cbz	x0, 4034a8 <ferror@plt+0x1a28>
  40349c:	ldr	x0, [x0, #48]
  4034a0:	ldr	x0, [x0, #8]
  4034a4:	ret
  4034a8:	stp	x29, x30, [sp, #-16]!
  4034ac:	adrp	x3, 406000 <ferror@plt+0x4580>
  4034b0:	add	x3, x3, #0x9b0
  4034b4:	mov	x29, sp
  4034b8:	adrp	x1, 406000 <ferror@plt+0x4580>
  4034bc:	adrp	x0, 406000 <ferror@plt+0x4580>
  4034c0:	add	x3, x3, #0xb8
  4034c4:	add	x1, x1, #0x548
  4034c8:	add	x0, x0, #0x720
  4034cc:	mov	w2, #0x120                 	// #288
  4034d0:	bl	401a00 <__assert_fail@plt>
  4034d4:	nop
  4034d8:	cbz	x0, 4034fc <ferror@plt+0x1a7c>
  4034dc:	mov	x1, x0
  4034e0:	mov	w0, #0x0                   	// #0
  4034e4:	ldr	x2, [x1, #8]
  4034e8:	cbnz	x2, 4034f8 <ferror@plt+0x1a78>
  4034ec:	ldrsb	w0, [x1]
  4034f0:	cmp	w0, #0x0
  4034f4:	cset	w0, eq  // eq = none
  4034f8:	ret
  4034fc:	stp	x29, x30, [sp, #-16]!
  403500:	adrp	x3, 406000 <ferror@plt+0x4580>
  403504:	add	x3, x3, #0x9b0
  403508:	mov	x29, sp
  40350c:	adrp	x1, 406000 <ferror@plt+0x4580>
  403510:	adrp	x0, 406000 <ferror@plt+0x4580>
  403514:	add	x3, x3, #0xd8
  403518:	add	x1, x1, #0x548
  40351c:	add	x0, x0, #0x720
  403520:	mov	w2, #0x126                 	// #294
  403524:	bl	401a00 <__assert_fail@plt>
  403528:	stp	x29, x30, [sp, #-128]!
  40352c:	mov	x29, sp
  403530:	stp	x19, x20, [sp, #16]
  403534:	stp	x21, x22, [sp, #32]
  403538:	stp	x23, x24, [sp, #48]
  40353c:	stp	x25, x26, [sp, #64]
  403540:	stp	x27, x28, [sp, #80]
  403544:	str	x1, [sp, #104]
  403548:	cbz	x0, 403b68 <ferror@plt+0x20e8>
  40354c:	mov	x19, x0
  403550:	ldr	x0, [x0, #72]
  403554:	cbz	x0, 403b44 <ferror@plt+0x20c4>
  403558:	mov	x22, x2
  40355c:	cbz	x2, 403b20 <ferror@plt+0x20a0>
  403560:	adrp	x26, 406000 <ferror@plt+0x4580>
  403564:	add	x20, x19, #0x10
  403568:	add	x26, x26, #0x238
  40356c:	adrp	x27, 406000 <ferror@plt+0x4580>
  403570:	mov	x23, #0x0                   	// #0
  403574:	add	x1, x27, #0x230
  403578:	mov	x24, #0x0                   	// #0
  40357c:	adrp	x21, 418000 <ferror@plt+0x16580>
  403580:	str	xzr, [x2]
  403584:	str	x1, [sp, #112]
  403588:	bl	401890 <feof@plt>
  40358c:	cbnz	w0, 403b14 <ferror@plt+0x2094>
  403590:	ldr	w0, [x21, #612]
  403594:	tbnz	w0, #2, 4038b8 <ferror@plt+0x1e38>
  403598:	strb	wzr, [x20]
  40359c:	ldp	w1, w0, [x19, #88]
  4035a0:	str	xzr, [x20, #8]
  4035a4:	stp	xzr, xzr, [x20, #32]
  4035a8:	add	w0, w0, #0x1
  4035ac:	str	xzr, [x20, #48]
  4035b0:	str	w0, [x19, #92]
  4035b4:	cbz	w1, 403884 <ferror@plt+0x1e04>
  4035b8:	cmp	w1, #0x1
  4035bc:	b.ne	403760 <ferror@plt+0x1ce0>  // b.any
  4035c0:	ldr	x0, [x19, #72]
  4035c4:	mov	x2, x20
  4035c8:	adrp	x1, 406000 <ferror@plt+0x4580>
  4035cc:	add	x1, x1, #0x758
  4035d0:	bl	401790 <__isoc99_fscanf@plt>
  4035d4:	cmp	w0, #0x1
  4035d8:	b.ne	403b0c <ferror@plt+0x208c>  // b.any
  4035dc:	ldrb	w2, [x20]
  4035e0:	mov	x0, x20
  4035e4:	ldr	x1, [x19, #72]
  4035e8:	bl	402ae0 <ferror@plt+0x1060>
  4035ec:	mov	w28, w0
  4035f0:	cbnz	w0, 40389c <ferror@plt+0x1e1c>
  4035f4:	ldr	w25, [x21, #612]
  4035f8:	tbnz	w25, #2, 403914 <ferror@plt+0x1e94>
  4035fc:	ldp	x5, x28, [x19]
  403600:	ldrsb	w1, [x20]
  403604:	cbz	x28, 4037f8 <ferror@plt+0x1d78>
  403608:	mov	x27, x5
  40360c:	mov	x2, #0x0                   	// #0
  403610:	ldr	x0, [x27]
  403614:	str	x2, [sp, #120]
  403618:	cbz	x0, 40362c <ferror@plt+0x1bac>
  40361c:	str	w1, [sp, #96]
  403620:	bl	401980 <strchr@plt>
  403624:	ldr	w1, [sp, #96]
  403628:	cbz	x0, 403828 <ferror@plt+0x1da8>
  40362c:	ldr	x0, [sp, #104]
  403630:	cbz	x0, 403640 <ferror@plt+0x1bc0>
  403634:	ldr	x0, [sp, #104]
  403638:	bl	401980 <strchr@plt>
  40363c:	cbz	x0, 403794 <ferror@plt+0x1d14>
  403640:	str	x27, [x20, #48]
  403644:	and	w28, w25, #0x8
  403648:	str	x20, [x22]
  40364c:	tbz	w25, #3, 40369c <ferror@plt+0x1c1c>
  403650:	adrp	x0, 418000 <ferror@plt+0x16580>
  403654:	mov	w28, #0x0                   	// #0
  403658:	ldr	x22, [x0, #568]
  40365c:	bl	401760 <getpid@plt>
  403660:	adrp	x4, 406000 <ferror@plt+0x4580>
  403664:	mov	w2, w0
  403668:	add	x4, x4, #0x688
  40366c:	mov	x0, x22
  403670:	adrp	x3, 406000 <ferror@plt+0x4580>
  403674:	adrp	x1, 406000 <ferror@plt+0x4580>
  403678:	add	x3, x3, #0x238
  40367c:	add	x1, x1, #0x248
  403680:	bl	401a40 <fprintf@plt>
  403684:	ldr	x1, [x27, #8]
  403688:	adrp	x0, 406000 <ferror@plt+0x4580>
  40368c:	add	x0, x0, #0x790
  403690:	bl	402a48 <ferror@plt+0xfc8>
  403694:	nop
  403698:	ldr	w25, [x21, #612]
  40369c:	orr	x0, x23, x24
  4036a0:	cbz	x0, 4036d0 <ferror@plt+0x1c50>
  4036a4:	ldp	x1, x0, [x19, #48]
  4036a8:	mov	x2, #0x423f                	// #16959
  4036ac:	movk	x2, #0xf, lsl #16
  4036b0:	add	x0, x23, x0
  4036b4:	add	x1, x24, x1
  4036b8:	cmp	x0, x2
  4036bc:	b.le	4036cc <ferror@plt+0x1c4c>
  4036c0:	sub	x0, x0, #0xf4, lsl #12
  4036c4:	add	x1, x1, #0x1
  4036c8:	sub	x0, x0, #0x240
  4036cc:	stp	x1, x0, [x19, #48]
  4036d0:	tbnz	w25, #2, 403964 <ferror@plt+0x1ee4>
  4036d4:	ldr	d2, [x19, #128]
  4036d8:	fcmp	d2, #0.0
  4036dc:	b.eq	403700 <ferror@plt+0x1c80>  // b.none
  4036e0:	ldp	d1, d0, [x20, #32]
  4036e4:	scvtf	d1, d1
  4036e8:	scvtf	d0, d0
  4036ec:	fdiv	d1, d1, d2
  4036f0:	fdiv	d0, d0, d2
  4036f4:	fcvtzs	d1, d1
  4036f8:	fcvtzs	d0, d0
  4036fc:	stp	d1, d0, [x20, #32]
  403700:	ldr	x0, [x19, #96]
  403704:	cbnz	x0, 403768 <ferror@plt+0x1ce8>
  403708:	ldr	x1, [x19, #104]
  40370c:	cbnz	x1, 403768 <ferror@plt+0x1ce8>
  403710:	ldr	x0, [x19, #112]
  403714:	cbnz	x0, 403720 <ferror@plt+0x1ca0>
  403718:	ldr	x1, [x19, #120]
  40371c:	cbz	x1, 403740 <ferror@plt+0x1cc0>
  403720:	ldr	x1, [x20, #32]
  403724:	cmp	x0, x1
  403728:	b.eq	403a30 <ferror@plt+0x1fb0>  // b.none
  40372c:	cset	w0, gt
  403730:	cbz	w0, 403740 <ferror@plt+0x1cc0>
  403734:	ldr	w0, [x21, #612]
  403738:	tbnz	w0, #2, 403a44 <ferror@plt+0x1fc4>
  40373c:	stp	xzr, xzr, [x20, #32]
  403740:	mov	w0, w28
  403744:	ldp	x19, x20, [sp, #16]
  403748:	ldp	x21, x22, [sp, #32]
  40374c:	ldp	x23, x24, [sp, #48]
  403750:	ldp	x25, x26, [sp, #64]
  403754:	ldp	x27, x28, [sp, #80]
  403758:	ldp	x29, x30, [sp], #128
  40375c:	ret
  403760:	mov	w28, #0x1                   	// #1
  403764:	b	403698 <ferror@plt+0x1c18>
  403768:	ldr	x1, [x20, #32]
  40376c:	cmp	x0, x1
  403770:	b.eq	4038f0 <ferror@plt+0x1e70>  // b.none
  403774:	cset	w1, lt  // lt = tstop
  403778:	cbz	w1, 403710 <ferror@plt+0x1c90>
  40377c:	ldr	w1, [x21, #612]
  403780:	tbnz	w1, #2, 403a84 <ferror@plt+0x2004>
  403784:	str	x0, [x20, #32]
  403788:	ldr	x0, [x19, #104]
  40378c:	str	x0, [x20, #40]
  403790:	b	403710 <ferror@plt+0x1c90>
  403794:	ldrb	w0, [x27, #24]
  403798:	tbnz	w0, #0, 4037b8 <ferror@plt+0x1d38>
  40379c:	ldr	x28, [x20, #8]
  4037a0:	tbnz	w25, #3, 403ac8 <ferror@plt+0x2048>
  4037a4:	ldr	x0, [x27, #16]
  4037a8:	mov	x1, x28
  4037ac:	mov	w2, #0x1                   	// #1
  4037b0:	bl	401870 <fseek@plt>
  4037b4:	ldr	w25, [x21, #612]
  4037b8:	tbz	w25, #2, 4037f8 <ferror@plt+0x1d78>
  4037bc:	adrp	x0, 418000 <ferror@plt+0x16580>
  4037c0:	ldr	x25, [x0, #568]
  4037c4:	bl	401760 <getpid@plt>
  4037c8:	ldr	x4, [sp, #112]
  4037cc:	mov	w2, w0
  4037d0:	mov	x3, x26
  4037d4:	mov	x0, x25
  4037d8:	adrp	x1, 406000 <ferror@plt+0x4580>
  4037dc:	add	x1, x1, #0x248
  4037e0:	bl	401a40 <fprintf@plt>
  4037e4:	ldp	x2, x3, [x20, #32]
  4037e8:	adrp	x0, 406000 <ferror@plt+0x4580>
  4037ec:	ldrsb	w1, [x20]
  4037f0:	add	x0, x0, #0x7c8
  4037f4:	bl	402a48 <ferror@plt+0xfc8>
  4037f8:	ldp	x0, x1, [x19, #48]
  4037fc:	add	x23, x23, x1
  403800:	mov	x1, #0x423f                	// #16959
  403804:	movk	x1, #0xf, lsl #16
  403808:	add	x24, x24, x0
  40380c:	cmp	x23, x1
  403810:	b.le	403820 <ferror@plt+0x1da0>
  403814:	sub	x23, x23, #0xf4, lsl #12
  403818:	add	x24, x24, #0x1
  40381c:	sub	x23, x23, #0x240
  403820:	ldr	x0, [x19, #72]
  403824:	b	403588 <ferror@plt+0x1b08>
  403828:	ldr	x2, [sp, #120]
  40382c:	add	x27, x27, #0x20
  403830:	add	x2, x2, #0x1
  403834:	cmp	x2, x28
  403838:	b.ne	403610 <ferror@plt+0x1b90>  // b.any
  40383c:	tbz	w25, #2, 4037f8 <ferror@plt+0x1d78>
  403840:	adrp	x0, 418000 <ferror@plt+0x16580>
  403844:	ldr	x25, [x0, #568]
  403848:	bl	401760 <getpid@plt>
  40384c:	ldr	x4, [sp, #112]
  403850:	mov	w2, w0
  403854:	mov	x3, x26
  403858:	mov	x0, x25
  40385c:	adrp	x1, 406000 <ferror@plt+0x4580>
  403860:	add	x1, x1, #0x248
  403864:	bl	401a40 <fprintf@plt>
  403868:	ldrsb	w1, [x20]
  40386c:	adrp	x0, 406000 <ferror@plt+0x4580>
  403870:	add	x0, x0, #0x7a8
  403874:	bl	402a48 <ferror@plt+0xfc8>
  403878:	ldr	w25, [x21, #612]
  40387c:	tbnz	w25, #2, 4037bc <ferror@plt+0x1d3c>
  403880:	b	4037f8 <ferror@plt+0x1d78>
  403884:	ldrb	w2, [x19, #136]
  403888:	mov	x0, x20
  40388c:	ldr	x1, [x19, #72]
  403890:	bl	402ae0 <ferror@plt+0x1060>
  403894:	mov	w28, w0
  403898:	cbz	w0, 403904 <ferror@plt+0x1e84>
  40389c:	tbz	w28, #31, 403698 <ferror@plt+0x1c18>
  4038a0:	ldr	x0, [x19, #72]
  4038a4:	bl	401890 <feof@plt>
  4038a8:	ldr	w25, [x21, #612]
  4038ac:	cbz	w0, 40369c <ferror@plt+0x1c1c>
  4038b0:	mov	w28, #0x1                   	// #1
  4038b4:	b	40369c <ferror@plt+0x1c1c>
  4038b8:	adrp	x0, 418000 <ferror@plt+0x16580>
  4038bc:	ldr	x25, [x0, #568]
  4038c0:	bl	401760 <getpid@plt>
  4038c4:	ldr	x4, [sp, #112]
  4038c8:	mov	w2, w0
  4038cc:	mov	x3, x26
  4038d0:	adrp	x1, 406000 <ferror@plt+0x4580>
  4038d4:	add	x1, x1, #0x248
  4038d8:	mov	x0, x25
  4038dc:	bl	401a40 <fprintf@plt>
  4038e0:	adrp	x0, 406000 <ferror@plt+0x4580>
  4038e4:	add	x0, x0, #0x740
  4038e8:	bl	402a48 <ferror@plt+0xfc8>
  4038ec:	b	403598 <ferror@plt+0x1b18>
  4038f0:	ldr	x2, [x20, #40]
  4038f4:	ldr	x1, [x19, #104]
  4038f8:	cmp	x2, x1
  4038fc:	cset	w1, gt
  403900:	b	403778 <ferror@plt+0x1cf8>
  403904:	ldr	w25, [x21, #612]
  403908:	ldrb	w0, [x19, #136]
  40390c:	strb	w0, [x20]
  403910:	tbz	w25, #2, 4035fc <ferror@plt+0x1b7c>
  403914:	adrp	x0, 418000 <ferror@plt+0x16580>
  403918:	ldr	x25, [x0, #568]
  40391c:	bl	401760 <getpid@plt>
  403920:	ldr	x4, [sp, #112]
  403924:	mov	w2, w0
  403928:	mov	x3, x26
  40392c:	mov	x0, x25
  403930:	adrp	x1, 406000 <ferror@plt+0x4580>
  403934:	add	x1, x1, #0x248
  403938:	bl	401a40 <fprintf@plt>
  40393c:	ldrsb	w1, [x20]
  403940:	adrp	x0, 406000 <ferror@plt+0x4580>
  403944:	add	x0, x0, #0x760
  403948:	bl	402a48 <ferror@plt+0xfc8>
  40394c:	ldr	w25, [x21, #612]
  403950:	ldp	x5, x28, [x19]
  403954:	ldrsb	w1, [x20]
  403958:	cbnz	x28, 403608 <ferror@plt+0x1b88>
  40395c:	tbz	w25, #2, 4037f8 <ferror@plt+0x1d78>
  403960:	b	403840 <ferror@plt+0x1dc0>
  403964:	adrp	x27, 418000 <ferror@plt+0x16580>
  403968:	adrp	x26, 406000 <ferror@plt+0x4580>
  40396c:	adrp	x25, 406000 <ferror@plt+0x4580>
  403970:	add	x26, x26, #0x230
  403974:	ldr	x1, [x27, #568]
  403978:	str	x1, [sp, #96]
  40397c:	add	x25, x25, #0x238
  403980:	adrp	x22, 406000 <ferror@plt+0x4580>
  403984:	add	x22, x22, #0x248
  403988:	bl	401760 <getpid@plt>
  40398c:	mov	w2, w0
  403990:	ldr	x1, [sp, #96]
  403994:	mov	x4, x26
  403998:	mov	x3, x25
  40399c:	mov	x0, x1
  4039a0:	mov	x1, x22
  4039a4:	bl	401a40 <fprintf@plt>
  4039a8:	ldp	x2, x3, [x20, #32]
  4039ac:	mov	x5, x23
  4039b0:	ldr	x6, [x20, #8]
  4039b4:	mov	x4, x24
  4039b8:	mov	w1, w28
  4039bc:	adrp	x0, 406000 <ferror@plt+0x4580>
  4039c0:	add	x0, x0, #0x7f0
  4039c4:	bl	402a48 <ferror@plt+0xfc8>
  4039c8:	ldr	d2, [x19, #128]
  4039cc:	fcmp	d2, #0.0
  4039d0:	b.eq	403700 <ferror@plt+0x1c80>  // b.none
  4039d4:	ldr	w0, [x21, #612]
  4039d8:	tbz	w0, #2, 4036e0 <ferror@plt+0x1c60>
  4039dc:	ldr	x23, [x27, #568]
  4039e0:	bl	401760 <getpid@plt>
  4039e4:	mov	x4, x26
  4039e8:	mov	w2, w0
  4039ec:	mov	x3, x25
  4039f0:	mov	x1, x22
  4039f4:	mov	x0, x23
  4039f8:	bl	401a40 <fprintf@plt>
  4039fc:	adrp	x0, 406000 <ferror@plt+0x4580>
  403a00:	add	x0, x0, #0x840
  403a04:	bl	402a48 <ferror@plt+0xfc8>
  403a08:	ldp	d1, d0, [x20, #32]
  403a0c:	ldr	d2, [x19, #128]
  403a10:	scvtf	d1, d1
  403a14:	scvtf	d0, d0
  403a18:	fdiv	d1, d1, d2
  403a1c:	fdiv	d0, d0, d2
  403a20:	fcvtzs	d1, d1
  403a24:	fcvtzs	d0, d0
  403a28:	stp	d1, d0, [x20, #32]
  403a2c:	b	403700 <ferror@plt+0x1c80>
  403a30:	ldr	x1, [x20, #40]
  403a34:	ldr	x0, [x19, #120]
  403a38:	cmp	x1, x0
  403a3c:	cset	w0, lt  // lt = tstop
  403a40:	b	403730 <ferror@plt+0x1cb0>
  403a44:	adrp	x0, 418000 <ferror@plt+0x16580>
  403a48:	ldr	x19, [x0, #568]
  403a4c:	bl	401760 <getpid@plt>
  403a50:	adrp	x4, 406000 <ferror@plt+0x4580>
  403a54:	mov	w2, w0
  403a58:	add	x4, x4, #0x230
  403a5c:	adrp	x3, 406000 <ferror@plt+0x4580>
  403a60:	adrp	x1, 406000 <ferror@plt+0x4580>
  403a64:	add	x3, x3, #0x238
  403a68:	add	x1, x1, #0x248
  403a6c:	mov	x0, x19
  403a70:	bl	401a40 <fprintf@plt>
  403a74:	adrp	x0, 406000 <ferror@plt+0x4580>
  403a78:	add	x0, x0, #0x880
  403a7c:	bl	402a48 <ferror@plt+0xfc8>
  403a80:	b	40373c <ferror@plt+0x1cbc>
  403a84:	adrp	x0, 418000 <ferror@plt+0x16580>
  403a88:	ldr	x22, [x0, #568]
  403a8c:	bl	401760 <getpid@plt>
  403a90:	adrp	x4, 406000 <ferror@plt+0x4580>
  403a94:	mov	w2, w0
  403a98:	add	x4, x4, #0x230
  403a9c:	adrp	x3, 406000 <ferror@plt+0x4580>
  403aa0:	adrp	x1, 406000 <ferror@plt+0x4580>
  403aa4:	add	x3, x3, #0x238
  403aa8:	add	x1, x1, #0x248
  403aac:	mov	x0, x22
  403ab0:	bl	401a40 <fprintf@plt>
  403ab4:	adrp	x0, 406000 <ferror@plt+0x4580>
  403ab8:	add	x0, x0, #0x860
  403abc:	bl	402a48 <ferror@plt+0xfc8>
  403ac0:	ldr	x0, [x19, #96]
  403ac4:	b	403784 <ferror@plt+0x1d04>
  403ac8:	adrp	x0, 418000 <ferror@plt+0x16580>
  403acc:	ldr	x25, [x0, #568]
  403ad0:	bl	401760 <getpid@plt>
  403ad4:	mov	x3, x26
  403ad8:	mov	w2, w0
  403adc:	adrp	x4, 406000 <ferror@plt+0x4580>
  403ae0:	mov	x0, x25
  403ae4:	add	x4, x4, #0x688
  403ae8:	adrp	x1, 406000 <ferror@plt+0x4580>
  403aec:	add	x1, x1, #0x248
  403af0:	bl	401a40 <fprintf@plt>
  403af4:	ldr	x1, [x27, #8]
  403af8:	mov	x2, x28
  403afc:	adrp	x0, 406000 <ferror@plt+0x4580>
  403b00:	add	x0, x0, #0x778
  403b04:	bl	402a48 <ferror@plt+0xfc8>
  403b08:	b	4037a4 <ferror@plt+0x1d24>
  403b0c:	mov	w28, #0xffffffea            	// #-22
  403b10:	b	4038a0 <ferror@plt+0x1e20>
  403b14:	ldr	w25, [x21, #612]
  403b18:	mov	w28, #0x1                   	// #1
  403b1c:	b	40369c <ferror@plt+0x1c1c>
  403b20:	adrp	x3, 406000 <ferror@plt+0x4580>
  403b24:	add	x3, x3, #0x9b0
  403b28:	adrp	x1, 406000 <ferror@plt+0x4580>
  403b2c:	adrp	x0, 406000 <ferror@plt+0x4580>
  403b30:	add	x3, x3, #0xf0
  403b34:	add	x1, x1, #0x548
  403b38:	add	x0, x0, #0x738
  403b3c:	mov	w2, #0x188                 	// #392
  403b40:	bl	401a00 <__assert_fail@plt>
  403b44:	adrp	x3, 406000 <ferror@plt+0x4580>
  403b48:	add	x3, x3, #0x9b0
  403b4c:	adrp	x1, 406000 <ferror@plt+0x4580>
  403b50:	adrp	x0, 406000 <ferror@plt+0x4580>
  403b54:	add	x3, x3, #0xf0
  403b58:	add	x1, x1, #0x548
  403b5c:	add	x0, x0, #0x728
  403b60:	mov	w2, #0x187                 	// #391
  403b64:	bl	401a00 <__assert_fail@plt>
  403b68:	adrp	x3, 406000 <ferror@plt+0x4580>
  403b6c:	add	x3, x3, #0x9b0
  403b70:	adrp	x1, 406000 <ferror@plt+0x4580>
  403b74:	adrp	x0, 406000 <ferror@plt+0x4580>
  403b78:	add	x3, x3, #0xf0
  403b7c:	add	x1, x1, #0x548
  403b80:	add	x0, x0, #0x568
  403b84:	mov	w2, #0x186                 	// #390
  403b88:	bl	401a00 <__assert_fail@plt>
  403b8c:	nop
  403b90:	mov	x12, #0x2050                	// #8272
  403b94:	sub	sp, sp, x12
  403b98:	stp	x29, x30, [sp]
  403b9c:	mov	x29, sp
  403ba0:	stp	x19, x20, [sp, #16]
  403ba4:	stp	x21, x22, [sp, #32]
  403ba8:	cbz	x0, 403f58 <ferror@plt+0x24d8>
  403bac:	mov	x21, x1
  403bb0:	cbz	x1, 403f84 <ferror@plt+0x2504>
  403bb4:	ldrsb	w1, [x1]
  403bb8:	mov	w22, w2
  403bbc:	cmp	w1, #0x48
  403bc0:	b.eq	403cfc <ferror@plt+0x227c>  // b.none
  403bc4:	cmp	w1, #0x53
  403bc8:	b.eq	403cb0 <ferror@plt+0x2230>  // b.none
  403bcc:	ldr	x20, [x21, #8]
  403bd0:	stp	x23, x24, [sp, #48]
  403bd4:	str	x25, [sp, #64]
  403bd8:	cbz	x20, 403fb0 <ferror@plt+0x2530>
  403bdc:	ldr	x2, [x21, #48]
  403be0:	cbz	x2, 403fd4 <ferror@plt+0x2554>
  403be4:	ldr	x3, [x2, #16]
  403be8:	cbz	x3, 403ff8 <ferror@plt+0x2578>
  403bec:	ldr	w0, [x0, #140]
  403bf0:	cbz	w0, 403ec4 <ferror@plt+0x2444>
  403bf4:	cmp	w0, #0x2
  403bf8:	cset	w24, eq  // eq = none
  403bfc:	mov	x23, #0x2000                	// #8192
  403c00:	mov	w25, #0xa                   	// #10
  403c04:	b	403c30 <ferror@plt+0x21b0>
  403c08:	mov	x2, x19
  403c0c:	add	x1, sp, #0x50
  403c10:	mov	w0, w22
  403c14:	sub	x20, x20, x19
  403c18:	bl	401860 <write@plt>
  403c1c:	cmp	x19, x0
  403c20:	b.ne	403c90 <ferror@plt+0x2210>  // b.any
  403c24:	cbz	x20, 403de0 <ferror@plt+0x2360>
  403c28:	ldr	x0, [x21, #48]
  403c2c:	ldr	x3, [x0, #16]
  403c30:	cmp	x20, #0x2, lsl #12
  403c34:	csel	x2, x20, x23, ls  // ls = plast
  403c38:	add	x0, sp, #0x50
  403c3c:	mov	x1, #0x1                   	// #1
  403c40:	bl	401900 <fread@plt>
  403c44:	mov	x19, x0
  403c48:	cbz	x0, 403e14 <ferror@plt+0x2394>
  403c4c:	cbz	w24, 403c08 <ferror@plt+0x2188>
  403c50:	add	x3, sp, #0x50
  403c54:	add	x1, x3, x19
  403c58:	ldrsb	w0, [x3]
  403c5c:	cmp	w0, #0xd
  403c60:	b.ne	403c68 <ferror@plt+0x21e8>  // b.any
  403c64:	strb	w25, [x3]
  403c68:	add	x3, x3, #0x1
  403c6c:	cmp	x1, x3
  403c70:	b.ne	403c58 <ferror@plt+0x21d8>  // b.any
  403c74:	mov	x2, x19
  403c78:	add	x1, sp, #0x50
  403c7c:	mov	w0, w22
  403c80:	sub	x20, x20, x19
  403c84:	bl	401860 <write@plt>
  403c88:	cmp	x19, x0
  403c8c:	b.eq	403c24 <ferror@plt+0x21a4>  // b.none
  403c90:	adrp	x22, 418000 <ferror@plt+0x16580>
  403c94:	bl	401a10 <__errno_location@plt>
  403c98:	ldr	w19, [x0]
  403c9c:	ldr	w1, [x22, #612]
  403ca0:	neg	w19, w19
  403ca4:	tbnz	w1, #3, 403f14 <ferror@plt+0x2494>
  403ca8:	cbz	x20, 403df0 <ferror@plt+0x2370>
  403cac:	b	403e24 <ferror@plt+0x23a4>
  403cb0:	ldr	x2, [x21, #16]
  403cb4:	cbz	x2, 404074 <ferror@plt+0x25f4>
  403cb8:	ldr	x3, [x21, #24]
  403cbc:	cbz	x3, 4040a0 <ferror@plt+0x2620>
  403cc0:	mov	w0, w22
  403cc4:	adrp	x1, 406000 <ferror@plt+0x4580>
  403cc8:	add	x1, x1, #0x8c0
  403ccc:	bl	401810 <dprintf@plt>
  403cd0:	adrp	x0, 418000 <ferror@plt+0x16580>
  403cd4:	ldr	w0, [x0, #612]
  403cd8:	tbnz	w0, #3, 403d84 <ferror@plt+0x2304>
  403cdc:	mov	w19, #0x0                   	// #0
  403ce0:	mov	x12, #0x2050                	// #8272
  403ce4:	mov	w0, w19
  403ce8:	ldp	x29, x30, [sp]
  403cec:	ldp	x19, x20, [sp, #16]
  403cf0:	ldp	x21, x22, [sp, #32]
  403cf4:	add	sp, sp, x12
  403cf8:	ret
  403cfc:	ldr	x2, [x21, #16]
  403d00:	cbz	x2, 40401c <ferror@plt+0x259c>
  403d04:	ldr	x3, [x21, #24]
  403d08:	cbz	x3, 404048 <ferror@plt+0x25c8>
  403d0c:	mov	w0, w22
  403d10:	adrp	x1, 406000 <ferror@plt+0x4580>
  403d14:	add	x1, x1, #0x8e0
  403d18:	bl	401810 <dprintf@plt>
  403d1c:	adrp	x0, 418000 <ferror@plt+0x16580>
  403d20:	ldr	w0, [x0, #612]
  403d24:	tbz	w0, #3, 403cdc <ferror@plt+0x225c>
  403d28:	adrp	x0, 418000 <ferror@plt+0x16580>
  403d2c:	mov	w19, #0x0                   	// #0
  403d30:	ldr	x20, [x0, #568]
  403d34:	bl	401760 <getpid@plt>
  403d38:	adrp	x4, 406000 <ferror@plt+0x4580>
  403d3c:	mov	w2, w0
  403d40:	add	x4, x4, #0x688
  403d44:	adrp	x3, 406000 <ferror@plt+0x4580>
  403d48:	adrp	x1, 406000 <ferror@plt+0x4580>
  403d4c:	add	x3, x3, #0x238
  403d50:	add	x1, x1, #0x248
  403d54:	mov	x0, x20
  403d58:	bl	401a40 <fprintf@plt>
  403d5c:	adrp	x0, 406000 <ferror@plt+0x4580>
  403d60:	add	x0, x0, #0x8f0
  403d64:	bl	402a48 <ferror@plt+0xfc8>
  403d68:	mov	w0, w19
  403d6c:	mov	x12, #0x2050                	// #8272
  403d70:	ldp	x29, x30, [sp]
  403d74:	ldp	x19, x20, [sp, #16]
  403d78:	ldp	x21, x22, [sp, #32]
  403d7c:	add	sp, sp, x12
  403d80:	ret
  403d84:	adrp	x0, 418000 <ferror@plt+0x16580>
  403d88:	mov	w19, #0x0                   	// #0
  403d8c:	ldr	x20, [x0, #568]
  403d90:	bl	401760 <getpid@plt>
  403d94:	adrp	x4, 406000 <ferror@plt+0x4580>
  403d98:	mov	w2, w0
  403d9c:	add	x4, x4, #0x688
  403da0:	adrp	x3, 406000 <ferror@plt+0x4580>
  403da4:	adrp	x1, 406000 <ferror@plt+0x4580>
  403da8:	add	x3, x3, #0x238
  403dac:	add	x1, x1, #0x248
  403db0:	mov	x0, x20
  403db4:	bl	401a40 <fprintf@plt>
  403db8:	adrp	x0, 406000 <ferror@plt+0x4580>
  403dbc:	add	x0, x0, #0x8c8
  403dc0:	bl	402a48 <ferror@plt+0xfc8>
  403dc4:	mov	w0, w19
  403dc8:	mov	x12, #0x2050                	// #8272
  403dcc:	ldp	x29, x30, [sp]
  403dd0:	ldp	x19, x20, [sp, #16]
  403dd4:	ldp	x21, x22, [sp, #32]
  403dd8:	add	sp, sp, x12
  403ddc:	ret
  403de0:	mov	w19, #0x0                   	// #0
  403de4:	adrp	x22, 418000 <ferror@plt+0x16580>
  403de8:	ldr	w0, [x22, #612]
  403dec:	tbnz	w0, #3, 403e5c <ferror@plt+0x23dc>
  403df0:	mov	w0, w19
  403df4:	mov	x12, #0x2050                	// #8272
  403df8:	ldp	x29, x30, [sp]
  403dfc:	ldp	x19, x20, [sp, #16]
  403e00:	ldp	x21, x22, [sp, #32]
  403e04:	ldp	x23, x24, [sp, #48]
  403e08:	ldr	x25, [sp, #64]
  403e0c:	add	sp, sp, x12
  403e10:	ret
  403e14:	adrp	x22, 418000 <ferror@plt+0x16580>
  403e18:	ldr	w0, [x22, #612]
  403e1c:	and	w19, w0, #0x8
  403e20:	tbnz	w0, #3, 403ed0 <ferror@plt+0x2450>
  403e24:	ldr	x0, [x21, #48]
  403e28:	ldr	x0, [x0, #16]
  403e2c:	bl	401a80 <ferror@plt>
  403e30:	cbz	w0, 403e40 <ferror@plt+0x23c0>
  403e34:	bl	401a10 <__errno_location@plt>
  403e38:	ldr	w19, [x0]
  403e3c:	neg	w19, w19
  403e40:	ldr	x0, [x21, #48]
  403e44:	ldr	x0, [x0, #16]
  403e48:	bl	401890 <feof@plt>
  403e4c:	cmp	w0, #0x0
  403e50:	ldr	w0, [x22, #612]
  403e54:	csinc	w19, w19, wzr, eq  // eq = none
  403e58:	tbz	w0, #3, 403df0 <ferror@plt+0x2370>
  403e5c:	adrp	x0, 418000 <ferror@plt+0x16580>
  403e60:	ldr	x20, [x0, #568]
  403e64:	bl	401760 <getpid@plt>
  403e68:	adrp	x4, 406000 <ferror@plt+0x4580>
  403e6c:	mov	w2, w0
  403e70:	add	x4, x4, #0x688
  403e74:	mov	x0, x20
  403e78:	adrp	x3, 406000 <ferror@plt+0x4580>
  403e7c:	adrp	x1, 406000 <ferror@plt+0x4580>
  403e80:	add	x3, x3, #0x238
  403e84:	add	x1, x1, #0x248
  403e88:	bl	401a40 <fprintf@plt>
  403e8c:	ldr	x2, [x21, #8]
  403e90:	mov	w1, w19
  403e94:	adrp	x0, 406000 <ferror@plt+0x4580>
  403e98:	add	x0, x0, #0x988
  403e9c:	bl	402a48 <ferror@plt+0xfc8>
  403ea0:	mov	w0, w19
  403ea4:	mov	x12, #0x2050                	// #8272
  403ea8:	ldp	x29, x30, [sp]
  403eac:	ldp	x19, x20, [sp, #16]
  403eb0:	ldp	x21, x22, [sp, #32]
  403eb4:	ldp	x23, x24, [sp, #48]
  403eb8:	ldr	x25, [sp, #64]
  403ebc:	add	sp, sp, x12
  403ec0:	ret
  403ec4:	cmp	w1, #0x49
  403ec8:	cset	w24, eq  // eq = none
  403ecc:	b	403bfc <ferror@plt+0x217c>
  403ed0:	adrp	x0, 418000 <ferror@plt+0x16580>
  403ed4:	mov	w19, #0x0                   	// #0
  403ed8:	ldr	x20, [x0, #568]
  403edc:	bl	401760 <getpid@plt>
  403ee0:	adrp	x4, 406000 <ferror@plt+0x4580>
  403ee4:	mov	w2, w0
  403ee8:	add	x4, x4, #0x688
  403eec:	adrp	x3, 406000 <ferror@plt+0x4580>
  403ef0:	adrp	x1, 406000 <ferror@plt+0x4580>
  403ef4:	add	x3, x3, #0x238
  403ef8:	add	x1, x1, #0x248
  403efc:	mov	x0, x20
  403f00:	bl	401a40 <fprintf@plt>
  403f04:	adrp	x0, 406000 <ferror@plt+0x4580>
  403f08:	add	x0, x0, #0x938
  403f0c:	bl	402a48 <ferror@plt+0xfc8>
  403f10:	b	403e24 <ferror@plt+0x23a4>
  403f14:	adrp	x0, 418000 <ferror@plt+0x16580>
  403f18:	ldr	x23, [x0, #568]
  403f1c:	bl	401760 <getpid@plt>
  403f20:	adrp	x4, 406000 <ferror@plt+0x4580>
  403f24:	mov	w2, w0
  403f28:	add	x4, x4, #0x688
  403f2c:	adrp	x3, 406000 <ferror@plt+0x4580>
  403f30:	adrp	x1, 406000 <ferror@plt+0x4580>
  403f34:	add	x3, x3, #0x238
  403f38:	add	x1, x1, #0x248
  403f3c:	mov	x0, x23
  403f40:	bl	401a40 <fprintf@plt>
  403f44:	adrp	x0, 406000 <ferror@plt+0x4580>
  403f48:	add	x0, x0, #0x960
  403f4c:	bl	402a48 <ferror@plt+0xfc8>
  403f50:	cbz	x20, 403de8 <ferror@plt+0x2368>
  403f54:	b	403e24 <ferror@plt+0x23a4>
  403f58:	adrp	x3, 406000 <ferror@plt+0x4580>
  403f5c:	add	x3, x3, #0x9b0
  403f60:	adrp	x1, 406000 <ferror@plt+0x4580>
  403f64:	adrp	x0, 406000 <ferror@plt+0x4580>
  403f68:	add	x3, x3, #0x108
  403f6c:	add	x1, x1, #0x548
  403f70:	add	x0, x0, #0x568
  403f74:	mov	w2, #0x1f2                 	// #498
  403f78:	stp	x23, x24, [sp, #48]
  403f7c:	str	x25, [sp, #64]
  403f80:	bl	401a00 <__assert_fail@plt>
  403f84:	adrp	x3, 406000 <ferror@plt+0x4580>
  403f88:	add	x3, x3, #0x9b0
  403f8c:	adrp	x1, 406000 <ferror@plt+0x4580>
  403f90:	adrp	x0, 406000 <ferror@plt+0x4580>
  403f94:	add	x3, x3, #0x108
  403f98:	add	x1, x1, #0x548
  403f9c:	add	x0, x0, #0x720
  403fa0:	mov	w2, #0x1f3                 	// #499
  403fa4:	stp	x23, x24, [sp, #48]
  403fa8:	str	x25, [sp, #64]
  403fac:	bl	401a00 <__assert_fail@plt>
  403fb0:	adrp	x3, 406000 <ferror@plt+0x4580>
  403fb4:	add	x3, x3, #0x9b0
  403fb8:	adrp	x1, 406000 <ferror@plt+0x4580>
  403fbc:	adrp	x0, 406000 <ferror@plt+0x4580>
  403fc0:	add	x3, x3, #0x108
  403fc4:	add	x1, x1, #0x548
  403fc8:	add	x0, x0, #0x908
  403fcc:	mov	w2, #0x205                 	// #517
  403fd0:	bl	401a00 <__assert_fail@plt>
  403fd4:	adrp	x3, 406000 <ferror@plt+0x4580>
  403fd8:	add	x3, x3, #0x9b0
  403fdc:	adrp	x1, 406000 <ferror@plt+0x4580>
  403fe0:	adrp	x0, 406000 <ferror@plt+0x4580>
  403fe4:	add	x3, x3, #0x108
  403fe8:	add	x1, x1, #0x548
  403fec:	add	x0, x0, #0x918
  403ff0:	mov	w2, #0x206                 	// #518
  403ff4:	bl	401a00 <__assert_fail@plt>
  403ff8:	adrp	x3, 406000 <ferror@plt+0x4580>
  403ffc:	add	x3, x3, #0x9b0
  404000:	adrp	x1, 406000 <ferror@plt+0x4580>
  404004:	adrp	x0, 406000 <ferror@plt+0x4580>
  404008:	add	x3, x3, #0x108
  40400c:	add	x1, x1, #0x548
  404010:	add	x0, x0, #0x928
  404014:	mov	w2, #0x207                 	// #519
  404018:	bl	401a00 <__assert_fail@plt>
  40401c:	adrp	x3, 406000 <ferror@plt+0x4580>
  404020:	add	x3, x3, #0x9b0
  404024:	adrp	x1, 406000 <ferror@plt+0x4580>
  404028:	adrp	x0, 406000 <ferror@plt+0x4580>
  40402c:	add	x3, x3, #0x108
  404030:	add	x1, x1, #0x548
  404034:	add	x0, x0, #0x8a0
  404038:	mov	w2, #0x1fc                 	// #508
  40403c:	stp	x23, x24, [sp, #48]
  404040:	str	x25, [sp, #64]
  404044:	bl	401a00 <__assert_fail@plt>
  404048:	adrp	x3, 406000 <ferror@plt+0x4580>
  40404c:	add	x3, x3, #0x9b0
  404050:	adrp	x1, 406000 <ferror@plt+0x4580>
  404054:	adrp	x0, 406000 <ferror@plt+0x4580>
  404058:	add	x3, x3, #0x108
  40405c:	add	x1, x1, #0x548
  404060:	add	x0, x0, #0x8b0
  404064:	mov	w2, #0x1fd                 	// #509
  404068:	stp	x23, x24, [sp, #48]
  40406c:	str	x25, [sp, #64]
  404070:	bl	401a00 <__assert_fail@plt>
  404074:	adrp	x3, 406000 <ferror@plt+0x4580>
  404078:	add	x3, x3, #0x9b0
  40407c:	adrp	x1, 406000 <ferror@plt+0x4580>
  404080:	adrp	x0, 406000 <ferror@plt+0x4580>
  404084:	add	x3, x3, #0x108
  404088:	add	x1, x1, #0x548
  40408c:	add	x0, x0, #0x8a0
  404090:	mov	w2, #0x1f6                 	// #502
  404094:	stp	x23, x24, [sp, #48]
  404098:	str	x25, [sp, #64]
  40409c:	bl	401a00 <__assert_fail@plt>
  4040a0:	adrp	x3, 406000 <ferror@plt+0x4580>
  4040a4:	add	x3, x3, #0x9b0
  4040a8:	adrp	x1, 406000 <ferror@plt+0x4580>
  4040ac:	adrp	x0, 406000 <ferror@plt+0x4580>
  4040b0:	add	x3, x3, #0x108
  4040b4:	add	x1, x1, #0x548
  4040b8:	add	x0, x0, #0x8b0
  4040bc:	mov	w2, #0x1f7                 	// #503
  4040c0:	stp	x23, x24, [sp, #48]
  4040c4:	str	x25, [sp, #64]
  4040c8:	bl	401a00 <__assert_fail@plt>
  4040cc:	nop
  4040d0:	str	xzr, [x1]
  4040d4:	mov	x2, x0
  4040d8:	cbz	x0, 404150 <ferror@plt+0x26d0>
  4040dc:	ldrsb	w3, [x0]
  4040e0:	cmp	w3, #0x2f
  4040e4:	b.ne	40413c <ferror@plt+0x26bc>  // b.any
  4040e8:	ldrsb	w3, [x2, #1]
  4040ec:	mov	x0, x2
  4040f0:	add	x2, x2, #0x1
  4040f4:	cmp	w3, #0x2f
  4040f8:	b.eq	4040e8 <ferror@plt+0x2668>  // b.none
  4040fc:	mov	x3, #0x1                   	// #1
  404100:	str	x3, [x1]
  404104:	ldrsb	w3, [x0, #1]
  404108:	cmp	w3, #0x2f
  40410c:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  404110:	b.eq	404138 <ferror@plt+0x26b8>  // b.none
  404114:	sub	x2, x2, #0x1
  404118:	mov	x3, #0x2                   	// #2
  40411c:	nop
  404120:	str	x3, [x1]
  404124:	ldrsb	w4, [x2, x3]
  404128:	add	x3, x3, #0x1
  40412c:	cmp	w4, #0x2f
  404130:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  404134:	b.ne	404120 <ferror@plt+0x26a0>  // b.any
  404138:	ret
  40413c:	mov	x0, #0x0                   	// #0
  404140:	cbz	w3, 404138 <ferror@plt+0x26b8>
  404144:	mov	x0, x2
  404148:	add	x2, x2, #0x1
  40414c:	b	4040fc <ferror@plt+0x267c>
  404150:	mov	x0, #0x0                   	// #0
  404154:	ret
  404158:	stp	x29, x30, [sp, #-48]!
  40415c:	mov	x29, sp
  404160:	stp	x19, x20, [sp, #16]
  404164:	mov	x20, x0
  404168:	mov	w19, #0x0                   	// #0
  40416c:	str	x21, [sp, #32]
  404170:	mov	x21, x1
  404174:	ldrsb	w1, [x0]
  404178:	mov	x0, #0x0                   	// #0
  40417c:	cbz	w1, 4041a4 <ferror@plt+0x2724>
  404180:	cmp	w1, #0x5c
  404184:	b.eq	4041b4 <ferror@plt+0x2734>  // b.none
  404188:	mov	x0, x21
  40418c:	bl	401980 <strchr@plt>
  404190:	cbnz	x0, 4041e0 <ferror@plt+0x2760>
  404194:	add	w19, w19, #0x1
  404198:	sxtw	x0, w19
  40419c:	ldrsb	w1, [x20, w19, sxtw]
  4041a0:	cbnz	w1, 404180 <ferror@plt+0x2700>
  4041a4:	ldp	x19, x20, [sp, #16]
  4041a8:	ldr	x21, [sp, #32]
  4041ac:	ldp	x29, x30, [sp], #48
  4041b0:	ret
  4041b4:	add	w0, w19, #0x1
  4041b8:	ldrsb	w0, [x20, w0, sxtw]
  4041bc:	cbz	w0, 4041e0 <ferror@plt+0x2760>
  4041c0:	add	w19, w19, #0x2
  4041c4:	sxtw	x0, w19
  4041c8:	ldrsb	w1, [x20, w19, sxtw]
  4041cc:	cbnz	w1, 404180 <ferror@plt+0x2700>
  4041d0:	ldp	x19, x20, [sp, #16]
  4041d4:	ldr	x21, [sp, #32]
  4041d8:	ldp	x29, x30, [sp], #48
  4041dc:	ret
  4041e0:	sxtw	x0, w19
  4041e4:	ldp	x19, x20, [sp, #16]
  4041e8:	ldr	x21, [sp, #32]
  4041ec:	ldp	x29, x30, [sp], #48
  4041f0:	ret
  4041f4:	nop
  4041f8:	stp	x29, x30, [sp, #-80]!
  4041fc:	mov	x29, sp
  404200:	stp	x19, x20, [sp, #16]
  404204:	mov	x19, x0
  404208:	stp	x21, x22, [sp, #32]
  40420c:	mov	x22, x1
  404210:	mov	w21, w2
  404214:	str	x23, [sp, #48]
  404218:	adrp	x23, 418000 <ferror@plt+0x16580>
  40421c:	str	xzr, [sp, #72]
  404220:	bl	401a10 <__errno_location@plt>
  404224:	str	wzr, [x0]
  404228:	cbz	x19, 40423c <ferror@plt+0x27bc>
  40422c:	mov	x20, x0
  404230:	ldrsb	w0, [x19]
  404234:	adrp	x23, 418000 <ferror@plt+0x16580>
  404238:	cbnz	w0, 404254 <ferror@plt+0x27d4>
  40423c:	ldr	w0, [x23, #560]
  404240:	adrp	x1, 406000 <ferror@plt+0x4580>
  404244:	mov	x3, x19
  404248:	mov	x2, x22
  40424c:	add	x1, x1, #0xad0
  404250:	bl	4019c0 <errx@plt>
  404254:	add	x1, sp, #0x48
  404258:	mov	w2, w21
  40425c:	mov	x0, x19
  404260:	mov	w3, #0x0                   	// #0
  404264:	bl	4017f0 <__strtoul_internal@plt>
  404268:	ldr	w1, [x20]
  40426c:	cbnz	w1, 40429c <ferror@plt+0x281c>
  404270:	ldr	x1, [sp, #72]
  404274:	cmp	x1, x19
  404278:	b.eq	40423c <ferror@plt+0x27bc>  // b.none
  40427c:	cbz	x1, 404288 <ferror@plt+0x2808>
  404280:	ldrsb	w1, [x1]
  404284:	cbnz	w1, 40423c <ferror@plt+0x27bc>
  404288:	ldp	x19, x20, [sp, #16]
  40428c:	ldp	x21, x22, [sp, #32]
  404290:	ldr	x23, [sp, #48]
  404294:	ldp	x29, x30, [sp], #80
  404298:	ret
  40429c:	ldr	w0, [x23, #560]
  4042a0:	cmp	w1, #0x22
  4042a4:	b.ne	40423c <ferror@plt+0x27bc>  // b.any
  4042a8:	adrp	x1, 406000 <ferror@plt+0x4580>
  4042ac:	mov	x3, x19
  4042b0:	mov	x2, x22
  4042b4:	add	x1, x1, #0xad0
  4042b8:	bl	401a60 <err@plt>
  4042bc:	nop
  4042c0:	stp	x29, x30, [sp, #-32]!
  4042c4:	mov	x29, sp
  4042c8:	stp	x19, x20, [sp, #16]
  4042cc:	mov	x19, x1
  4042d0:	mov	x20, x0
  4042d4:	bl	401a10 <__errno_location@plt>
  4042d8:	mov	x4, x0
  4042dc:	adrp	x0, 418000 <ferror@plt+0x16580>
  4042e0:	mov	w5, #0x22                  	// #34
  4042e4:	adrp	x1, 406000 <ferror@plt+0x4580>
  4042e8:	mov	x3, x20
  4042ec:	ldr	w0, [x0, #560]
  4042f0:	mov	x2, x19
  4042f4:	str	w5, [x4]
  4042f8:	add	x1, x1, #0xad0
  4042fc:	bl	401a60 <err@plt>
  404300:	stp	x29, x30, [sp, #-32]!
  404304:	mov	x29, sp
  404308:	stp	x19, x20, [sp, #16]
  40430c:	mov	x20, x1
  404310:	mov	x19, x0
  404314:	bl	4041f8 <ferror@plt+0x2778>
  404318:	mov	x1, #0xffffffff            	// #4294967295
  40431c:	cmp	x0, x1
  404320:	b.hi	404330 <ferror@plt+0x28b0>  // b.pmore
  404324:	ldp	x19, x20, [sp, #16]
  404328:	ldp	x29, x30, [sp], #32
  40432c:	ret
  404330:	mov	x1, x20
  404334:	mov	x0, x19
  404338:	bl	4042c0 <ferror@plt+0x2840>
  40433c:	nop
  404340:	adrp	x1, 418000 <ferror@plt+0x16580>
  404344:	str	w0, [x1, #560]
  404348:	ret
  40434c:	nop
  404350:	stp	x29, x30, [sp, #-128]!
  404354:	mov	x29, sp
  404358:	stp	x19, x20, [sp, #16]
  40435c:	mov	x20, x0
  404360:	stp	x21, x22, [sp, #32]
  404364:	mov	x22, x1
  404368:	stp	x23, x24, [sp, #48]
  40436c:	mov	x23, x2
  404370:	str	xzr, [x1]
  404374:	bl	401a10 <__errno_location@plt>
  404378:	mov	x21, x0
  40437c:	cbz	x20, 404610 <ferror@plt+0x2b90>
  404380:	ldrsb	w19, [x20]
  404384:	cbz	w19, 404610 <ferror@plt+0x2b90>
  404388:	bl	4018e0 <__ctype_b_loc@plt>
  40438c:	mov	x24, x0
  404390:	mov	x2, x20
  404394:	ldr	x0, [x0]
  404398:	b	4043a0 <ferror@plt+0x2920>
  40439c:	ldrsb	w19, [x2, #1]!
  4043a0:	ubfiz	x1, x19, #1, #8
  4043a4:	ldrh	w1, [x0, x1]
  4043a8:	tbnz	w1, #13, 40439c <ferror@plt+0x291c>
  4043ac:	cmp	w19, #0x2d
  4043b0:	b.eq	404610 <ferror@plt+0x2b90>  // b.none
  4043b4:	stp	x25, x26, [sp, #64]
  4043b8:	mov	x0, x20
  4043bc:	mov	w3, #0x0                   	// #0
  4043c0:	stp	x27, x28, [sp, #80]
  4043c4:	add	x27, sp, #0x78
  4043c8:	mov	x1, x27
  4043cc:	str	wzr, [x21]
  4043d0:	mov	w2, #0x0                   	// #0
  4043d4:	str	xzr, [sp, #120]
  4043d8:	bl	4017f0 <__strtoul_internal@plt>
  4043dc:	mov	x25, x0
  4043e0:	ldr	x28, [sp, #120]
  4043e4:	ldr	w0, [x21]
  4043e8:	cmp	x28, x20
  4043ec:	b.eq	404600 <ferror@plt+0x2b80>  // b.none
  4043f0:	cbnz	w0, 404630 <ferror@plt+0x2bb0>
  4043f4:	cbz	x28, 4046a4 <ferror@plt+0x2c24>
  4043f8:	ldrsb	w0, [x28]
  4043fc:	mov	w20, #0x0                   	// #0
  404400:	mov	x26, #0x0                   	// #0
  404404:	cbz	w0, 4046a4 <ferror@plt+0x2c24>
  404408:	ldrsb	w0, [x28, #1]
  40440c:	cmp	w0, #0x69
  404410:	b.eq	4044bc <ferror@plt+0x2a3c>  // b.none
  404414:	and	w1, w0, #0xffffffdf
  404418:	cmp	w1, #0x42
  40441c:	b.ne	404694 <ferror@plt+0x2c14>  // b.any
  404420:	ldrsb	w0, [x28, #2]
  404424:	cbz	w0, 4046dc <ferror@plt+0x2c5c>
  404428:	bl	401730 <localeconv@plt>
  40442c:	cbz	x0, 404608 <ferror@plt+0x2b88>
  404430:	ldr	x1, [x0]
  404434:	cbz	x1, 404608 <ferror@plt+0x2b88>
  404438:	mov	x0, x1
  40443c:	str	x1, [sp, #104]
  404440:	bl	401680 <strlen@plt>
  404444:	mov	x19, x0
  404448:	cbnz	x26, 404608 <ferror@plt+0x2b88>
  40444c:	ldrsb	w0, [x28]
  404450:	cbz	w0, 404608 <ferror@plt+0x2b88>
  404454:	ldr	x1, [sp, #104]
  404458:	mov	x2, x19
  40445c:	mov	x0, x1
  404460:	mov	x1, x28
  404464:	bl	4017b0 <strncmp@plt>
  404468:	cbnz	w0, 404608 <ferror@plt+0x2b88>
  40446c:	ldrsb	w4, [x28, x19]
  404470:	add	x1, x28, x19
  404474:	cmp	w4, #0x30
  404478:	b.ne	4046b8 <ferror@plt+0x2c38>  // b.any
  40447c:	add	w0, w20, #0x1
  404480:	mov	x19, x1
  404484:	nop
  404488:	sub	w3, w19, w1
  40448c:	ldrsb	w4, [x19, #1]!
  404490:	add	w20, w3, w0
  404494:	cmp	w4, #0x30
  404498:	b.eq	404488 <ferror@plt+0x2a08>  // b.none
  40449c:	ldr	x0, [x24]
  4044a0:	ldrh	w0, [x0, w4, sxtw #1]
  4044a4:	tbnz	w0, #11, 404644 <ferror@plt+0x2bc4>
  4044a8:	mov	x28, x19
  4044ac:	str	x19, [sp, #120]
  4044b0:	ldrsb	w0, [x28, #1]
  4044b4:	cmp	w0, #0x69
  4044b8:	b.ne	404414 <ferror@plt+0x2994>  // b.any
  4044bc:	ldrsb	w0, [x28, #2]
  4044c0:	and	w0, w0, #0xffffffdf
  4044c4:	cmp	w0, #0x42
  4044c8:	b.ne	404428 <ferror@plt+0x29a8>  // b.any
  4044cc:	ldrsb	w0, [x28, #3]
  4044d0:	cbnz	w0, 404428 <ferror@plt+0x29a8>
  4044d4:	mov	x19, #0x400                 	// #1024
  4044d8:	ldrsb	w27, [x28]
  4044dc:	adrp	x24, 406000 <ferror@plt+0x4580>
  4044e0:	add	x24, x24, #0xae0
  4044e4:	mov	x0, x24
  4044e8:	mov	w1, w27
  4044ec:	bl	401980 <strchr@plt>
  4044f0:	cbz	x0, 4046e4 <ferror@plt+0x2c64>
  4044f4:	sub	x1, x0, x24
  4044f8:	add	w1, w1, #0x1
  4044fc:	cbz	w1, 404700 <ferror@plt+0x2c80>
  404500:	sxtw	x2, w19
  404504:	umulh	x0, x25, x2
  404508:	cbnz	x0, 4046d0 <ferror@plt+0x2c50>
  40450c:	sub	w0, w1, #0x2
  404510:	b	404520 <ferror@plt+0x2aa0>
  404514:	umulh	x3, x25, x2
  404518:	sub	w0, w0, #0x1
  40451c:	cbnz	x3, 4046d0 <ferror@plt+0x2c50>
  404520:	mul	x25, x25, x2
  404524:	cmn	w0, #0x1
  404528:	b.ne	404514 <ferror@plt+0x2a94>  // b.any
  40452c:	mov	w0, #0x0                   	// #0
  404530:	cbz	x23, 404538 <ferror@plt+0x2ab8>
  404534:	str	w1, [x23]
  404538:	cmp	x26, #0x0
  40453c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  404540:	b.eq	4045ec <ferror@plt+0x2b6c>  // b.none
  404544:	sub	w1, w1, #0x2
  404548:	mov	x5, #0x1                   	// #1
  40454c:	b	40455c <ferror@plt+0x2adc>
  404550:	umulh	x2, x5, x19
  404554:	sub	w1, w1, #0x1
  404558:	cbnz	x2, 404568 <ferror@plt+0x2ae8>
  40455c:	mul	x5, x5, x19
  404560:	cmn	w1, #0x1
  404564:	b.ne	404550 <ferror@plt+0x2ad0>  // b.any
  404568:	cmp	x26, #0xa
  40456c:	mov	x1, #0xa                   	// #10
  404570:	b.ls	404588 <ferror@plt+0x2b08>  // b.plast
  404574:	nop
  404578:	add	x1, x1, x1, lsl #2
  40457c:	cmp	x26, x1, lsl #1
  404580:	lsl	x1, x1, #1
  404584:	b.hi	404578 <ferror@plt+0x2af8>  // b.pmore
  404588:	cbz	w20, 4045a4 <ferror@plt+0x2b24>
  40458c:	mov	w2, #0x0                   	// #0
  404590:	add	x1, x1, x1, lsl #2
  404594:	add	w2, w2, #0x1
  404598:	cmp	w20, w2
  40459c:	lsl	x1, x1, #1
  4045a0:	b.ne	404590 <ferror@plt+0x2b10>  // b.any
  4045a4:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  4045a8:	mov	x4, #0x1                   	// #1
  4045ac:	movk	x8, #0xcccd
  4045b0:	umulh	x6, x26, x8
  4045b4:	add	x7, x4, x4, lsl #2
  4045b8:	mov	x3, x4
  4045bc:	cmp	x26, #0x9
  4045c0:	lsl	x4, x7, #1
  4045c4:	lsr	x2, x6, #3
  4045c8:	add	x2, x2, x2, lsl #2
  4045cc:	sub	x2, x26, x2, lsl #1
  4045d0:	lsr	x26, x6, #3
  4045d4:	cbz	x2, 4045e8 <ferror@plt+0x2b68>
  4045d8:	udiv	x3, x1, x3
  4045dc:	udiv	x2, x3, x2
  4045e0:	udiv	x2, x5, x2
  4045e4:	add	x25, x25, x2
  4045e8:	b.hi	4045b0 <ferror@plt+0x2b30>  // b.pmore
  4045ec:	str	x25, [x22]
  4045f0:	tbnz	w0, #31, 4046c0 <ferror@plt+0x2c40>
  4045f4:	ldp	x25, x26, [sp, #64]
  4045f8:	ldp	x27, x28, [sp, #80]
  4045fc:	b	40461c <ferror@plt+0x2b9c>
  404600:	cbnz	w0, 40463c <ferror@plt+0x2bbc>
  404604:	nop
  404608:	ldp	x25, x26, [sp, #64]
  40460c:	ldp	x27, x28, [sp, #80]
  404610:	mov	w1, #0x16                  	// #22
  404614:	mov	w0, #0xffffffea            	// #-22
  404618:	str	w1, [x21]
  40461c:	ldp	x19, x20, [sp, #16]
  404620:	ldp	x21, x22, [sp, #32]
  404624:	ldp	x23, x24, [sp, #48]
  404628:	ldp	x29, x30, [sp], #128
  40462c:	ret
  404630:	sub	x1, x25, #0x1
  404634:	cmn	x1, #0x3
  404638:	b.ls	4043f4 <ferror@plt+0x2974>  // b.plast
  40463c:	neg	w0, w0
  404640:	b	4045f0 <ferror@plt+0x2b70>
  404644:	str	wzr, [x21]
  404648:	mov	x1, x27
  40464c:	mov	x0, x19
  404650:	mov	w3, #0x0                   	// #0
  404654:	mov	w2, #0x0                   	// #0
  404658:	str	xzr, [sp, #120]
  40465c:	bl	4017f0 <__strtoul_internal@plt>
  404660:	mov	x26, x0
  404664:	ldr	x28, [sp, #120]
  404668:	ldr	w0, [x21]
  40466c:	cmp	x28, x19
  404670:	b.eq	404600 <ferror@plt+0x2b80>  // b.none
  404674:	cbz	w0, 40469c <ferror@plt+0x2c1c>
  404678:	sub	x1, x26, #0x1
  40467c:	cmn	x1, #0x3
  404680:	b.hi	40463c <ferror@plt+0x2bbc>  // b.pmore
  404684:	cbz	x28, 404608 <ferror@plt+0x2b88>
  404688:	ldrsb	w0, [x28]
  40468c:	cbnz	w0, 404408 <ferror@plt+0x2988>
  404690:	b	404608 <ferror@plt+0x2b88>
  404694:	cbnz	w0, 404428 <ferror@plt+0x29a8>
  404698:	b	4044d4 <ferror@plt+0x2a54>
  40469c:	cbnz	x26, 404684 <ferror@plt+0x2c04>
  4046a0:	b	404408 <ferror@plt+0x2988>
  4046a4:	mov	w0, #0x0                   	// #0
  4046a8:	ldp	x27, x28, [sp, #80]
  4046ac:	str	x25, [x22]
  4046b0:	ldp	x25, x26, [sp, #64]
  4046b4:	b	40461c <ferror@plt+0x2b9c>
  4046b8:	mov	x19, x1
  4046bc:	b	40449c <ferror@plt+0x2a1c>
  4046c0:	neg	w1, w0
  4046c4:	ldp	x25, x26, [sp, #64]
  4046c8:	ldp	x27, x28, [sp, #80]
  4046cc:	b	404618 <ferror@plt+0x2b98>
  4046d0:	mov	w0, #0xffffffde            	// #-34
  4046d4:	cbnz	x23, 404534 <ferror@plt+0x2ab4>
  4046d8:	b	404538 <ferror@plt+0x2ab8>
  4046dc:	mov	x19, #0x3e8                 	// #1000
  4046e0:	b	4044d8 <ferror@plt+0x2a58>
  4046e4:	adrp	x1, 406000 <ferror@plt+0x4580>
  4046e8:	add	x24, x1, #0xaf0
  4046ec:	mov	x0, x24
  4046f0:	mov	w1, w27
  4046f4:	bl	401980 <strchr@plt>
  4046f8:	cbnz	x0, 4044f4 <ferror@plt+0x2a74>
  4046fc:	b	404608 <ferror@plt+0x2b88>
  404700:	mov	w0, #0x0                   	// #0
  404704:	cbnz	x23, 404534 <ferror@plt+0x2ab4>
  404708:	ldp	x27, x28, [sp, #80]
  40470c:	str	x25, [x22]
  404710:	ldp	x25, x26, [sp, #64]
  404714:	b	40461c <ferror@plt+0x2b9c>
  404718:	mov	x2, #0x0                   	// #0
  40471c:	b	404350 <ferror@plt+0x28d0>
  404720:	stp	x29, x30, [sp, #-48]!
  404724:	mov	x29, sp
  404728:	stp	x21, x22, [sp, #32]
  40472c:	mov	x22, x1
  404730:	cbz	x0, 404790 <ferror@plt+0x2d10>
  404734:	mov	x21, x0
  404738:	stp	x19, x20, [sp, #16]
  40473c:	mov	x20, x0
  404740:	b	40475c <ferror@plt+0x2cdc>
  404744:	bl	4018e0 <__ctype_b_loc@plt>
  404748:	ubfiz	x19, x19, #1, #8
  40474c:	ldr	x2, [x0]
  404750:	ldrh	w2, [x2, x19]
  404754:	tbz	w2, #11, 404764 <ferror@plt+0x2ce4>
  404758:	add	x20, x20, #0x1
  40475c:	ldrsb	w19, [x20]
  404760:	cbnz	w19, 404744 <ferror@plt+0x2cc4>
  404764:	cbz	x22, 40476c <ferror@plt+0x2cec>
  404768:	str	x20, [x22]
  40476c:	cmp	x20, x21
  404770:	b.ls	4047a8 <ferror@plt+0x2d28>  // b.plast
  404774:	ldrsb	w1, [x20]
  404778:	mov	w0, #0x1                   	// #1
  40477c:	ldp	x19, x20, [sp, #16]
  404780:	cbnz	w1, 404798 <ferror@plt+0x2d18>
  404784:	ldp	x21, x22, [sp, #32]
  404788:	ldp	x29, x30, [sp], #48
  40478c:	ret
  404790:	cbz	x1, 404798 <ferror@plt+0x2d18>
  404794:	str	xzr, [x1]
  404798:	mov	w0, #0x0                   	// #0
  40479c:	ldp	x21, x22, [sp, #32]
  4047a0:	ldp	x29, x30, [sp], #48
  4047a4:	ret
  4047a8:	mov	w0, #0x0                   	// #0
  4047ac:	ldp	x19, x20, [sp, #16]
  4047b0:	b	40479c <ferror@plt+0x2d1c>
  4047b4:	nop
  4047b8:	stp	x29, x30, [sp, #-48]!
  4047bc:	mov	x29, sp
  4047c0:	stp	x21, x22, [sp, #32]
  4047c4:	mov	x22, x1
  4047c8:	cbz	x0, 404828 <ferror@plt+0x2da8>
  4047cc:	mov	x21, x0
  4047d0:	stp	x19, x20, [sp, #16]
  4047d4:	mov	x20, x0
  4047d8:	b	4047f4 <ferror@plt+0x2d74>
  4047dc:	bl	4018e0 <__ctype_b_loc@plt>
  4047e0:	ubfiz	x19, x19, #1, #8
  4047e4:	ldr	x2, [x0]
  4047e8:	ldrh	w2, [x2, x19]
  4047ec:	tbz	w2, #12, 4047fc <ferror@plt+0x2d7c>
  4047f0:	add	x20, x20, #0x1
  4047f4:	ldrsb	w19, [x20]
  4047f8:	cbnz	w19, 4047dc <ferror@plt+0x2d5c>
  4047fc:	cbz	x22, 404804 <ferror@plt+0x2d84>
  404800:	str	x20, [x22]
  404804:	cmp	x20, x21
  404808:	b.ls	404840 <ferror@plt+0x2dc0>  // b.plast
  40480c:	ldrsb	w1, [x20]
  404810:	mov	w0, #0x1                   	// #1
  404814:	ldp	x19, x20, [sp, #16]
  404818:	cbnz	w1, 404830 <ferror@plt+0x2db0>
  40481c:	ldp	x21, x22, [sp, #32]
  404820:	ldp	x29, x30, [sp], #48
  404824:	ret
  404828:	cbz	x1, 404830 <ferror@plt+0x2db0>
  40482c:	str	xzr, [x1]
  404830:	mov	w0, #0x0                   	// #0
  404834:	ldp	x21, x22, [sp, #32]
  404838:	ldp	x29, x30, [sp], #48
  40483c:	ret
  404840:	mov	w0, #0x0                   	// #0
  404844:	ldp	x19, x20, [sp, #16]
  404848:	b	404834 <ferror@plt+0x2db4>
  40484c:	nop
  404850:	stp	x29, x30, [sp, #-128]!
  404854:	mov	x29, sp
  404858:	stp	x19, x20, [sp, #16]
  40485c:	mov	x20, x0
  404860:	mov	w0, #0xffffffd0            	// #-48
  404864:	stp	x21, x22, [sp, #32]
  404868:	mov	x21, x1
  40486c:	add	x22, sp, #0x80
  404870:	add	x1, sp, #0x50
  404874:	stp	x22, x22, [sp, #48]
  404878:	str	x1, [sp, #64]
  40487c:	stp	w0, wzr, [sp, #72]
  404880:	stp	x2, x3, [sp, #80]
  404884:	stp	x4, x5, [sp, #96]
  404888:	stp	x6, x7, [sp, #112]
  40488c:	b	4048d8 <ferror@plt+0x2e58>
  404890:	ldr	x1, [x2]
  404894:	add	x0, x2, #0xf
  404898:	and	x0, x0, #0xfffffffffffffff8
  40489c:	str	x0, [sp, #48]
  4048a0:	cbz	x1, 404918 <ferror@plt+0x2e98>
  4048a4:	ldr	x2, [sp, #48]
  4048a8:	add	x0, x2, #0xf
  4048ac:	and	x0, x0, #0xfffffffffffffff8
  4048b0:	str	x0, [sp, #48]
  4048b4:	ldr	x19, [x2]
  4048b8:	cbz	x19, 404918 <ferror@plt+0x2e98>
  4048bc:	mov	x0, x20
  4048c0:	bl	4018c0 <strcmp@plt>
  4048c4:	cbz	w0, 404934 <ferror@plt+0x2eb4>
  4048c8:	mov	x1, x19
  4048cc:	mov	x0, x20
  4048d0:	bl	4018c0 <strcmp@plt>
  4048d4:	cbz	w0, 404938 <ferror@plt+0x2eb8>
  4048d8:	ldr	w3, [sp, #72]
  4048dc:	ldr	x2, [sp, #48]
  4048e0:	tbz	w3, #31, 404890 <ferror@plt+0x2e10>
  4048e4:	add	w0, w3, #0x8
  4048e8:	str	w0, [sp, #72]
  4048ec:	cmp	w0, #0x0
  4048f0:	b.gt	404890 <ferror@plt+0x2e10>
  4048f4:	ldr	x1, [x22, w3, sxtw]
  4048f8:	cbz	x1, 404918 <ferror@plt+0x2e98>
  4048fc:	cbz	w0, 4048a8 <ferror@plt+0x2e28>
  404900:	add	w3, w3, #0x10
  404904:	str	w3, [sp, #72]
  404908:	cmp	w3, #0x0
  40490c:	b.gt	4048a8 <ferror@plt+0x2e28>
  404910:	add	x2, x22, w0, sxtw
  404914:	b	4048b4 <ferror@plt+0x2e34>
  404918:	adrp	x0, 418000 <ferror@plt+0x16580>
  40491c:	adrp	x1, 406000 <ferror@plt+0x4580>
  404920:	mov	x3, x20
  404924:	mov	x2, x21
  404928:	ldr	w0, [x0, #560]
  40492c:	add	x1, x1, #0xad0
  404930:	bl	4019c0 <errx@plt>
  404934:	mov	w0, #0x1                   	// #1
  404938:	ldp	x19, x20, [sp, #16]
  40493c:	ldp	x21, x22, [sp, #32]
  404940:	ldp	x29, x30, [sp], #128
  404944:	ret
  404948:	cbz	x1, 404974 <ferror@plt+0x2ef4>
  40494c:	add	x3, x0, x1
  404950:	sxtb	w2, w2
  404954:	b	404968 <ferror@plt+0x2ee8>
  404958:	b.eq	404978 <ferror@plt+0x2ef8>  // b.none
  40495c:	add	x0, x0, #0x1
  404960:	cmp	x3, x0
  404964:	b.eq	404974 <ferror@plt+0x2ef4>  // b.none
  404968:	ldrsb	w1, [x0]
  40496c:	cmp	w2, w1
  404970:	cbnz	w1, 404958 <ferror@plt+0x2ed8>
  404974:	mov	x0, #0x0                   	// #0
  404978:	ret
  40497c:	nop
  404980:	stp	x29, x30, [sp, #-32]!
  404984:	mov	w2, #0xa                   	// #10
  404988:	mov	x29, sp
  40498c:	stp	x19, x20, [sp, #16]
  404990:	mov	x20, x1
  404994:	mov	x19, x0
  404998:	bl	404300 <ferror@plt+0x2880>
  40499c:	mov	w1, #0xffff                	// #65535
  4049a0:	cmp	w0, w1
  4049a4:	b.hi	4049b4 <ferror@plt+0x2f34>  // b.pmore
  4049a8:	ldp	x19, x20, [sp, #16]
  4049ac:	ldp	x29, x30, [sp], #32
  4049b0:	ret
  4049b4:	mov	x1, x20
  4049b8:	mov	x0, x19
  4049bc:	bl	4042c0 <ferror@plt+0x2840>
  4049c0:	stp	x29, x30, [sp, #-32]!
  4049c4:	mov	w2, #0x10                  	// #16
  4049c8:	mov	x29, sp
  4049cc:	stp	x19, x20, [sp, #16]
  4049d0:	mov	x20, x1
  4049d4:	mov	x19, x0
  4049d8:	bl	404300 <ferror@plt+0x2880>
  4049dc:	mov	w1, #0xffff                	// #65535
  4049e0:	cmp	w0, w1
  4049e4:	b.hi	4049f4 <ferror@plt+0x2f74>  // b.pmore
  4049e8:	ldp	x19, x20, [sp, #16]
  4049ec:	ldp	x29, x30, [sp], #32
  4049f0:	ret
  4049f4:	mov	x1, x20
  4049f8:	mov	x0, x19
  4049fc:	bl	4042c0 <ferror@plt+0x2840>
  404a00:	mov	w2, #0xa                   	// #10
  404a04:	b	404300 <ferror@plt+0x2880>
  404a08:	mov	w2, #0x10                  	// #16
  404a0c:	b	404300 <ferror@plt+0x2880>
  404a10:	stp	x29, x30, [sp, #-64]!
  404a14:	mov	x29, sp
  404a18:	stp	x19, x20, [sp, #16]
  404a1c:	mov	x19, x0
  404a20:	stp	x21, x22, [sp, #32]
  404a24:	mov	x21, x1
  404a28:	adrp	x22, 418000 <ferror@plt+0x16580>
  404a2c:	str	xzr, [sp, #56]
  404a30:	bl	401a10 <__errno_location@plt>
  404a34:	str	wzr, [x0]
  404a38:	cbz	x19, 404a4c <ferror@plt+0x2fcc>
  404a3c:	mov	x20, x0
  404a40:	ldrsb	w0, [x19]
  404a44:	adrp	x22, 418000 <ferror@plt+0x16580>
  404a48:	cbnz	w0, 404a64 <ferror@plt+0x2fe4>
  404a4c:	ldr	w0, [x22, #560]
  404a50:	adrp	x1, 406000 <ferror@plt+0x4580>
  404a54:	mov	x3, x19
  404a58:	mov	x2, x21
  404a5c:	add	x1, x1, #0xad0
  404a60:	bl	4019c0 <errx@plt>
  404a64:	add	x1, sp, #0x38
  404a68:	mov	x0, x19
  404a6c:	mov	w3, #0x0                   	// #0
  404a70:	mov	w2, #0xa                   	// #10
  404a74:	bl	4017a0 <__strtol_internal@plt>
  404a78:	ldr	w1, [x20]
  404a7c:	cbnz	w1, 404aa8 <ferror@plt+0x3028>
  404a80:	ldr	x1, [sp, #56]
  404a84:	cmp	x1, x19
  404a88:	b.eq	404a4c <ferror@plt+0x2fcc>  // b.none
  404a8c:	cbz	x1, 404a98 <ferror@plt+0x3018>
  404a90:	ldrsb	w1, [x1]
  404a94:	cbnz	w1, 404a4c <ferror@plt+0x2fcc>
  404a98:	ldp	x19, x20, [sp, #16]
  404a9c:	ldp	x21, x22, [sp, #32]
  404aa0:	ldp	x29, x30, [sp], #64
  404aa4:	ret
  404aa8:	ldr	w0, [x22, #560]
  404aac:	cmp	w1, #0x22
  404ab0:	b.ne	404a4c <ferror@plt+0x2fcc>  // b.any
  404ab4:	adrp	x1, 406000 <ferror@plt+0x4580>
  404ab8:	mov	x3, x19
  404abc:	mov	x2, x21
  404ac0:	add	x1, x1, #0xad0
  404ac4:	bl	401a60 <err@plt>
  404ac8:	stp	x29, x30, [sp, #-32]!
  404acc:	mov	x29, sp
  404ad0:	stp	x19, x20, [sp, #16]
  404ad4:	mov	x19, x1
  404ad8:	mov	x20, x0
  404adc:	bl	404a10 <ferror@plt+0x2f90>
  404ae0:	mov	x2, #0x80000000            	// #2147483648
  404ae4:	add	x2, x0, x2
  404ae8:	mov	x1, #0xffffffff            	// #4294967295
  404aec:	cmp	x2, x1
  404af0:	b.hi	404b00 <ferror@plt+0x3080>  // b.pmore
  404af4:	ldp	x19, x20, [sp, #16]
  404af8:	ldp	x29, x30, [sp], #32
  404afc:	ret
  404b00:	bl	401a10 <__errno_location@plt>
  404b04:	mov	x4, x0
  404b08:	adrp	x0, 418000 <ferror@plt+0x16580>
  404b0c:	mov	w5, #0x22                  	// #34
  404b10:	adrp	x1, 406000 <ferror@plt+0x4580>
  404b14:	mov	x3, x20
  404b18:	ldr	w0, [x0, #560]
  404b1c:	mov	x2, x19
  404b20:	str	w5, [x4]
  404b24:	add	x1, x1, #0xad0
  404b28:	bl	401a60 <err@plt>
  404b2c:	nop
  404b30:	stp	x29, x30, [sp, #-32]!
  404b34:	mov	x29, sp
  404b38:	stp	x19, x20, [sp, #16]
  404b3c:	mov	x19, x1
  404b40:	mov	x20, x0
  404b44:	bl	404ac8 <ferror@plt+0x3048>
  404b48:	add	w2, w0, #0x8, lsl #12
  404b4c:	mov	w1, #0xffff                	// #65535
  404b50:	cmp	w2, w1
  404b54:	b.hi	404b64 <ferror@plt+0x30e4>  // b.pmore
  404b58:	ldp	x19, x20, [sp, #16]
  404b5c:	ldp	x29, x30, [sp], #32
  404b60:	ret
  404b64:	bl	401a10 <__errno_location@plt>
  404b68:	mov	x4, x0
  404b6c:	adrp	x0, 418000 <ferror@plt+0x16580>
  404b70:	mov	w5, #0x22                  	// #34
  404b74:	adrp	x1, 406000 <ferror@plt+0x4580>
  404b78:	mov	x3, x20
  404b7c:	ldr	w0, [x0, #560]
  404b80:	mov	x2, x19
  404b84:	str	w5, [x4]
  404b88:	add	x1, x1, #0xad0
  404b8c:	bl	401a60 <err@plt>
  404b90:	mov	w2, #0xa                   	// #10
  404b94:	b	4041f8 <ferror@plt+0x2778>
  404b98:	mov	w2, #0x10                  	// #16
  404b9c:	b	4041f8 <ferror@plt+0x2778>
  404ba0:	stp	x29, x30, [sp, #-64]!
  404ba4:	mov	x29, sp
  404ba8:	stp	x19, x20, [sp, #16]
  404bac:	mov	x19, x0
  404bb0:	stp	x21, x22, [sp, #32]
  404bb4:	mov	x21, x1
  404bb8:	adrp	x22, 418000 <ferror@plt+0x16580>
  404bbc:	str	xzr, [sp, #56]
  404bc0:	bl	401a10 <__errno_location@plt>
  404bc4:	str	wzr, [x0]
  404bc8:	cbz	x19, 404bdc <ferror@plt+0x315c>
  404bcc:	mov	x20, x0
  404bd0:	ldrsb	w0, [x19]
  404bd4:	adrp	x22, 418000 <ferror@plt+0x16580>
  404bd8:	cbnz	w0, 404bf4 <ferror@plt+0x3174>
  404bdc:	ldr	w0, [x22, #560]
  404be0:	adrp	x1, 406000 <ferror@plt+0x4580>
  404be4:	mov	x3, x19
  404be8:	mov	x2, x21
  404bec:	add	x1, x1, #0xad0
  404bf0:	bl	4019c0 <errx@plt>
  404bf4:	mov	x0, x19
  404bf8:	add	x1, sp, #0x38
  404bfc:	bl	4016d0 <strtod@plt>
  404c00:	ldr	w0, [x20]
  404c04:	cbnz	w0, 404c30 <ferror@plt+0x31b0>
  404c08:	ldr	x0, [sp, #56]
  404c0c:	cmp	x0, x19
  404c10:	b.eq	404bdc <ferror@plt+0x315c>  // b.none
  404c14:	cbz	x0, 404c20 <ferror@plt+0x31a0>
  404c18:	ldrsb	w0, [x0]
  404c1c:	cbnz	w0, 404bdc <ferror@plt+0x315c>
  404c20:	ldp	x19, x20, [sp, #16]
  404c24:	ldp	x21, x22, [sp, #32]
  404c28:	ldp	x29, x30, [sp], #64
  404c2c:	ret
  404c30:	cmp	w0, #0x22
  404c34:	ldr	w0, [x22, #560]
  404c38:	b.ne	404bdc <ferror@plt+0x315c>  // b.any
  404c3c:	adrp	x1, 406000 <ferror@plt+0x4580>
  404c40:	mov	x3, x19
  404c44:	mov	x2, x21
  404c48:	add	x1, x1, #0xad0
  404c4c:	bl	401a60 <err@plt>
  404c50:	stp	x29, x30, [sp, #-64]!
  404c54:	mov	x29, sp
  404c58:	stp	x19, x20, [sp, #16]
  404c5c:	mov	x19, x0
  404c60:	stp	x21, x22, [sp, #32]
  404c64:	mov	x21, x1
  404c68:	adrp	x22, 418000 <ferror@plt+0x16580>
  404c6c:	str	xzr, [sp, #56]
  404c70:	bl	401a10 <__errno_location@plt>
  404c74:	str	wzr, [x0]
  404c78:	cbz	x19, 404c8c <ferror@plt+0x320c>
  404c7c:	mov	x20, x0
  404c80:	ldrsb	w0, [x19]
  404c84:	adrp	x22, 418000 <ferror@plt+0x16580>
  404c88:	cbnz	w0, 404ca4 <ferror@plt+0x3224>
  404c8c:	ldr	w0, [x22, #560]
  404c90:	adrp	x1, 406000 <ferror@plt+0x4580>
  404c94:	mov	x3, x19
  404c98:	mov	x2, x21
  404c9c:	add	x1, x1, #0xad0
  404ca0:	bl	4019c0 <errx@plt>
  404ca4:	add	x1, sp, #0x38
  404ca8:	mov	x0, x19
  404cac:	mov	w2, #0xa                   	// #10
  404cb0:	bl	4018f0 <strtol@plt>
  404cb4:	ldr	w1, [x20]
  404cb8:	cbnz	w1, 404ce4 <ferror@plt+0x3264>
  404cbc:	ldr	x1, [sp, #56]
  404cc0:	cmp	x1, x19
  404cc4:	b.eq	404c8c <ferror@plt+0x320c>  // b.none
  404cc8:	cbz	x1, 404cd4 <ferror@plt+0x3254>
  404ccc:	ldrsb	w1, [x1]
  404cd0:	cbnz	w1, 404c8c <ferror@plt+0x320c>
  404cd4:	ldp	x19, x20, [sp, #16]
  404cd8:	ldp	x21, x22, [sp, #32]
  404cdc:	ldp	x29, x30, [sp], #64
  404ce0:	ret
  404ce4:	ldr	w0, [x22, #560]
  404ce8:	cmp	w1, #0x22
  404cec:	b.ne	404c8c <ferror@plt+0x320c>  // b.any
  404cf0:	adrp	x1, 406000 <ferror@plt+0x4580>
  404cf4:	mov	x3, x19
  404cf8:	mov	x2, x21
  404cfc:	add	x1, x1, #0xad0
  404d00:	bl	401a60 <err@plt>
  404d04:	nop
  404d08:	stp	x29, x30, [sp, #-64]!
  404d0c:	mov	x29, sp
  404d10:	stp	x19, x20, [sp, #16]
  404d14:	mov	x19, x0
  404d18:	stp	x21, x22, [sp, #32]
  404d1c:	mov	x21, x1
  404d20:	adrp	x22, 418000 <ferror@plt+0x16580>
  404d24:	str	xzr, [sp, #56]
  404d28:	bl	401a10 <__errno_location@plt>
  404d2c:	str	wzr, [x0]
  404d30:	cbz	x19, 404d44 <ferror@plt+0x32c4>
  404d34:	mov	x20, x0
  404d38:	ldrsb	w0, [x19]
  404d3c:	adrp	x22, 418000 <ferror@plt+0x16580>
  404d40:	cbnz	w0, 404d5c <ferror@plt+0x32dc>
  404d44:	ldr	w0, [x22, #560]
  404d48:	adrp	x1, 406000 <ferror@plt+0x4580>
  404d4c:	mov	x3, x19
  404d50:	mov	x2, x21
  404d54:	add	x1, x1, #0xad0
  404d58:	bl	4019c0 <errx@plt>
  404d5c:	add	x1, sp, #0x38
  404d60:	mov	x0, x19
  404d64:	mov	w2, #0xa                   	// #10
  404d68:	bl	401670 <strtoul@plt>
  404d6c:	ldr	w1, [x20]
  404d70:	cbnz	w1, 404d9c <ferror@plt+0x331c>
  404d74:	ldr	x1, [sp, #56]
  404d78:	cmp	x1, x19
  404d7c:	b.eq	404d44 <ferror@plt+0x32c4>  // b.none
  404d80:	cbz	x1, 404d8c <ferror@plt+0x330c>
  404d84:	ldrsb	w1, [x1]
  404d88:	cbnz	w1, 404d44 <ferror@plt+0x32c4>
  404d8c:	ldp	x19, x20, [sp, #16]
  404d90:	ldp	x21, x22, [sp, #32]
  404d94:	ldp	x29, x30, [sp], #64
  404d98:	ret
  404d9c:	ldr	w0, [x22, #560]
  404da0:	cmp	w1, #0x22
  404da4:	b.ne	404d44 <ferror@plt+0x32c4>  // b.any
  404da8:	adrp	x1, 406000 <ferror@plt+0x4580>
  404dac:	mov	x3, x19
  404db0:	mov	x2, x21
  404db4:	add	x1, x1, #0xad0
  404db8:	bl	401a60 <err@plt>
  404dbc:	nop
  404dc0:	stp	x29, x30, [sp, #-48]!
  404dc4:	mov	x29, sp
  404dc8:	stp	x19, x20, [sp, #16]
  404dcc:	mov	x19, x1
  404dd0:	mov	x20, x0
  404dd4:	add	x1, sp, #0x28
  404dd8:	bl	404718 <ferror@plt+0x2c98>
  404ddc:	cbz	w0, 404e14 <ferror@plt+0x3394>
  404de0:	bl	401a10 <__errno_location@plt>
  404de4:	ldr	w1, [x0]
  404de8:	adrp	x2, 418000 <ferror@plt+0x16580>
  404dec:	mov	x3, x20
  404df0:	ldr	w0, [x2, #560]
  404df4:	mov	x2, x19
  404df8:	cbz	w1, 404e08 <ferror@plt+0x3388>
  404dfc:	adrp	x1, 406000 <ferror@plt+0x4580>
  404e00:	add	x1, x1, #0xad0
  404e04:	bl	401a60 <err@plt>
  404e08:	adrp	x1, 406000 <ferror@plt+0x4580>
  404e0c:	add	x1, x1, #0xad0
  404e10:	bl	4019c0 <errx@plt>
  404e14:	ldp	x19, x20, [sp, #16]
  404e18:	ldr	x0, [sp, #40]
  404e1c:	ldp	x29, x30, [sp], #48
  404e20:	ret
  404e24:	nop
  404e28:	stp	x29, x30, [sp, #-32]!
  404e2c:	mov	x29, sp
  404e30:	str	x19, [sp, #16]
  404e34:	mov	x19, x1
  404e38:	mov	x1, x2
  404e3c:	bl	404ba0 <ferror@plt+0x3120>
  404e40:	fcvtzs	d2, d0
  404e44:	mov	x0, #0x848000000000        	// #145685290680320
  404e48:	movk	x0, #0x412e, lsl #48
  404e4c:	fmov	d1, x0
  404e50:	scvtf	d3, d2
  404e54:	fsub	d0, d0, d3
  404e58:	fmul	d0, d0, d1
  404e5c:	fcvtzs	d0, d0
  404e60:	stp	d2, d0, [x19]
  404e64:	ldr	x19, [sp, #16]
  404e68:	ldp	x29, x30, [sp], #32
  404e6c:	ret
  404e70:	mov	w2, w0
  404e74:	mov	x0, x1
  404e78:	and	w1, w2, #0xf000
  404e7c:	add	x14, x0, #0x1
  404e80:	cmp	w1, #0x4, lsl #12
  404e84:	add	x13, x0, #0x2
  404e88:	add	x12, x0, #0x3
  404e8c:	add	x11, x0, #0x4
  404e90:	add	x10, x0, #0x5
  404e94:	add	x9, x0, #0x6
  404e98:	add	x8, x0, #0x7
  404e9c:	add	x7, x0, #0x8
  404ea0:	add	x6, x0, #0x9
  404ea4:	b.eq	405010 <ferror@plt+0x3590>  // b.none
  404ea8:	cmp	w1, #0xa, lsl #12
  404eac:	b.eq	404f04 <ferror@plt+0x3484>  // b.none
  404eb0:	cmp	w1, #0x2, lsl #12
  404eb4:	b.eq	405030 <ferror@plt+0x35b0>  // b.none
  404eb8:	cmp	w1, #0x6, lsl #12
  404ebc:	b.eq	405020 <ferror@plt+0x35a0>  // b.none
  404ec0:	cmp	w1, #0xc, lsl #12
  404ec4:	b.eq	405040 <ferror@plt+0x35c0>  // b.none
  404ec8:	cmp	w1, #0x1, lsl #12
  404ecc:	b.eq	405050 <ferror@plt+0x35d0>  // b.none
  404ed0:	cmp	w1, #0x8, lsl #12
  404ed4:	b.eq	405060 <ferror@plt+0x35e0>  // b.none
  404ed8:	mov	x4, x6
  404edc:	mov	x6, x7
  404ee0:	mov	x7, x8
  404ee4:	mov	x8, x9
  404ee8:	mov	x9, x10
  404eec:	mov	x10, x11
  404ef0:	mov	x11, x12
  404ef4:	mov	x12, x13
  404ef8:	mov	x13, x14
  404efc:	mov	x14, x0
  404f00:	b	404f10 <ferror@plt+0x3490>
  404f04:	mov	x4, x0
  404f08:	mov	w1, #0x6c                  	// #108
  404f0c:	strb	w1, [x4], #10
  404f10:	tst	x2, #0x100
  404f14:	mov	w5, #0x2d                  	// #45
  404f18:	mov	w3, #0x72                  	// #114
  404f1c:	csel	w3, w3, w5, ne  // ne = any
  404f20:	tst	x2, #0x80
  404f24:	strb	w3, [x14]
  404f28:	mov	w3, #0x77                  	// #119
  404f2c:	csel	w3, w3, w5, ne  // ne = any
  404f30:	strb	w3, [x13]
  404f34:	and	w1, w2, #0x40
  404f38:	tbz	w2, #11, 404fd8 <ferror@plt+0x3558>
  404f3c:	cmp	w1, #0x0
  404f40:	mov	w3, #0x53                  	// #83
  404f44:	mov	w1, #0x73                  	// #115
  404f48:	csel	w1, w1, w3, ne  // ne = any
  404f4c:	tst	x2, #0x20
  404f50:	strb	w1, [x12]
  404f54:	mov	w5, #0x2d                  	// #45
  404f58:	mov	w3, #0x72                  	// #114
  404f5c:	csel	w3, w3, w5, ne  // ne = any
  404f60:	tst	x2, #0x10
  404f64:	strb	w3, [x11]
  404f68:	mov	w3, #0x77                  	// #119
  404f6c:	csel	w3, w3, w5, ne  // ne = any
  404f70:	strb	w3, [x10]
  404f74:	and	w1, w2, #0x8
  404f78:	tbz	w2, #10, 405000 <ferror@plt+0x3580>
  404f7c:	cmp	w1, #0x0
  404f80:	mov	w3, #0x53                  	// #83
  404f84:	mov	w1, #0x73                  	// #115
  404f88:	csel	w1, w1, w3, ne  // ne = any
  404f8c:	tst	x2, #0x4
  404f90:	strb	w1, [x9]
  404f94:	mov	w5, #0x2d                  	// #45
  404f98:	mov	w3, #0x72                  	// #114
  404f9c:	csel	w3, w3, w5, ne  // ne = any
  404fa0:	tst	x2, #0x2
  404fa4:	strb	w3, [x8]
  404fa8:	mov	w3, #0x77                  	// #119
  404fac:	csel	w3, w3, w5, ne  // ne = any
  404fb0:	strb	w3, [x7]
  404fb4:	and	w1, w2, #0x1
  404fb8:	tbz	w2, #9, 404fe8 <ferror@plt+0x3568>
  404fbc:	cmp	w1, #0x0
  404fc0:	mov	w2, #0x54                  	// #84
  404fc4:	mov	w1, #0x74                  	// #116
  404fc8:	csel	w1, w1, w2, ne  // ne = any
  404fcc:	strb	w1, [x6]
  404fd0:	strb	wzr, [x4]
  404fd4:	ret
  404fd8:	cmp	w1, #0x0
  404fdc:	mov	w1, #0x78                  	// #120
  404fe0:	csel	w1, w1, w5, ne  // ne = any
  404fe4:	b	404f4c <ferror@plt+0x34cc>
  404fe8:	cmp	w1, #0x0
  404fec:	mov	w1, #0x78                  	// #120
  404ff0:	csel	w1, w1, w5, ne  // ne = any
  404ff4:	strb	w1, [x6]
  404ff8:	strb	wzr, [x4]
  404ffc:	ret
  405000:	cmp	w1, #0x0
  405004:	mov	w1, #0x78                  	// #120
  405008:	csel	w1, w1, w5, ne  // ne = any
  40500c:	b	404f8c <ferror@plt+0x350c>
  405010:	mov	x4, x0
  405014:	mov	w1, #0x64                  	// #100
  405018:	strb	w1, [x4], #10
  40501c:	b	404f10 <ferror@plt+0x3490>
  405020:	mov	x4, x0
  405024:	mov	w1, #0x62                  	// #98
  405028:	strb	w1, [x4], #10
  40502c:	b	404f10 <ferror@plt+0x3490>
  405030:	mov	x4, x0
  405034:	mov	w1, #0x63                  	// #99
  405038:	strb	w1, [x4], #10
  40503c:	b	404f10 <ferror@plt+0x3490>
  405040:	mov	x4, x0
  405044:	mov	w1, #0x73                  	// #115
  405048:	strb	w1, [x4], #10
  40504c:	b	404f10 <ferror@plt+0x3490>
  405050:	mov	x4, x0
  405054:	mov	w1, #0x70                  	// #112
  405058:	strb	w1, [x4], #10
  40505c:	b	404f10 <ferror@plt+0x3490>
  405060:	mov	x4, x0
  405064:	mov	w1, #0x2d                  	// #45
  405068:	strb	w1, [x4], #10
  40506c:	b	404f10 <ferror@plt+0x3490>
  405070:	stp	x29, x30, [sp, #-96]!
  405074:	mov	x29, sp
  405078:	stp	x19, x20, [sp, #16]
  40507c:	stp	x21, x22, [sp, #32]
  405080:	add	x21, sp, #0x38
  405084:	mov	x4, x21
  405088:	tbz	w0, #1, 405098 <ferror@plt+0x3618>
  40508c:	add	x4, x21, #0x1
  405090:	mov	w2, #0x20                  	// #32
  405094:	strb	w2, [sp, #56]
  405098:	mov	w2, #0xa                   	// #10
  40509c:	mov	x5, #0x1                   	// #1
  4050a0:	lsl	x3, x5, x2
  4050a4:	cmp	x1, x3
  4050a8:	b.cc	4051bc <ferror@plt+0x373c>  // b.lo, b.ul, b.last
  4050ac:	add	w2, w2, #0xa
  4050b0:	cmp	w2, #0x46
  4050b4:	b.ne	4050a0 <ferror@plt+0x3620>  // b.any
  4050b8:	mov	w19, #0x3c                  	// #60
  4050bc:	mov	w8, #0xcccd                	// #52429
  4050c0:	adrp	x6, 406000 <ferror@plt+0x4580>
  4050c4:	movk	w8, #0xcccc, lsl #16
  4050c8:	add	x6, x6, #0xb08
  4050cc:	mov	x5, #0xffffffffffffffff    	// #-1
  4050d0:	and	w7, w0, #0x1
  4050d4:	umull	x8, w19, w8
  4050d8:	lsl	x5, x5, x19
  4050dc:	lsr	x19, x1, x19
  4050e0:	bic	x5, x1, x5
  4050e4:	mov	w3, w19
  4050e8:	lsr	x8, x8, #35
  4050ec:	ldrsb	w1, [x6, w8, sxtw]
  4050f0:	strb	w1, [x4]
  4050f4:	cmp	w1, #0x42
  4050f8:	add	x1, x4, #0x1
  4050fc:	csel	w7, w7, wzr, ne  // ne = any
  405100:	cbz	w7, 405110 <ferror@plt+0x3690>
  405104:	add	x1, x4, #0x3
  405108:	mov	w6, #0x4269                	// #17001
  40510c:	sturh	w6, [x4, #1]
  405110:	strb	wzr, [x1]
  405114:	cbz	x5, 4051d0 <ferror@plt+0x3750>
  405118:	sub	w2, w2, #0x14
  40511c:	lsr	x2, x5, x2
  405120:	tbz	w0, #2, 405204 <ferror@plt+0x3784>
  405124:	add	x2, x2, #0x5
  405128:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40512c:	movk	x0, #0xcccd
  405130:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  405134:	movk	x4, #0x1999, lsl #48
  405138:	umulh	x20, x2, x0
  40513c:	lsr	x20, x20, #3
  405140:	mul	x1, x20, x0
  405144:	umulh	x0, x20, x0
  405148:	ror	x1, x1, #1
  40514c:	lsr	x0, x0, #3
  405150:	cmp	x1, x4
  405154:	csel	x20, x20, x0, hi  // hi = pmore
  405158:	cbz	x20, 4051d0 <ferror@plt+0x3750>
  40515c:	bl	401730 <localeconv@plt>
  405160:	cbz	x0, 405234 <ferror@plt+0x37b4>
  405164:	ldr	x4, [x0]
  405168:	cbz	x4, 405234 <ferror@plt+0x37b4>
  40516c:	ldrsb	w1, [x4]
  405170:	adrp	x0, 406000 <ferror@plt+0x4580>
  405174:	add	x0, x0, #0xb00
  405178:	cmp	w1, #0x0
  40517c:	csel	x4, x0, x4, eq  // eq = none
  405180:	mov	x6, x21
  405184:	mov	x5, x20
  405188:	mov	w3, w19
  40518c:	adrp	x2, 406000 <ferror@plt+0x4580>
  405190:	add	x2, x2, #0xb10
  405194:	add	x22, sp, #0x40
  405198:	mov	x1, #0x20                  	// #32
  40519c:	mov	x0, x22
  4051a0:	bl	401720 <snprintf@plt>
  4051a4:	mov	x0, x22
  4051a8:	bl	401830 <strdup@plt>
  4051ac:	ldp	x19, x20, [sp, #16]
  4051b0:	ldp	x21, x22, [sp, #32]
  4051b4:	ldp	x29, x30, [sp], #96
  4051b8:	ret
  4051bc:	subs	w19, w2, #0xa
  4051c0:	b.ne	4050bc <ferror@plt+0x363c>  // b.any
  4051c4:	mov	w3, w1
  4051c8:	mov	w0, #0x42                  	// #66
  4051cc:	strh	w0, [x4]
  4051d0:	mov	x4, x21
  4051d4:	adrp	x2, 406000 <ferror@plt+0x4580>
  4051d8:	add	x2, x2, #0xb20
  4051dc:	add	x22, sp, #0x40
  4051e0:	mov	x1, #0x20                  	// #32
  4051e4:	mov	x0, x22
  4051e8:	bl	401720 <snprintf@plt>
  4051ec:	mov	x0, x22
  4051f0:	bl	401830 <strdup@plt>
  4051f4:	ldp	x19, x20, [sp, #16]
  4051f8:	ldp	x21, x22, [sp, #32]
  4051fc:	ldp	x29, x30, [sp], #96
  405200:	ret
  405204:	add	x2, x2, #0x32
  405208:	mov	x5, #0xf5c3                	// #62915
  40520c:	movk	x5, #0x5c28, lsl #16
  405210:	lsr	x20, x2, #2
  405214:	movk	x5, #0xc28f, lsl #32
  405218:	movk	x5, #0x28f5, lsl #48
  40521c:	umulh	x20, x20, x5
  405220:	lsr	x20, x20, #2
  405224:	cmp	x20, #0xa
  405228:	b.ne	405158 <ferror@plt+0x36d8>  // b.any
  40522c:	add	w3, w19, #0x1
  405230:	b	4051d0 <ferror@plt+0x3750>
  405234:	adrp	x4, 406000 <ferror@plt+0x4580>
  405238:	add	x4, x4, #0xb00
  40523c:	b	405180 <ferror@plt+0x3700>
  405240:	cbz	x0, 40533c <ferror@plt+0x38bc>
  405244:	stp	x29, x30, [sp, #-64]!
  405248:	mov	x29, sp
  40524c:	stp	x19, x20, [sp, #16]
  405250:	mov	x20, x0
  405254:	ldrsb	w4, [x0]
  405258:	cbz	w4, 40532c <ferror@plt+0x38ac>
  40525c:	cmp	x1, #0x0
  405260:	stp	x21, x22, [sp, #32]
  405264:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405268:	stp	x23, x24, [sp, #48]
  40526c:	mov	x21, x2
  405270:	mov	x23, x1
  405274:	mov	x22, x3
  405278:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  40527c:	b.eq	405324 <ferror@plt+0x38a4>  // b.none
  405280:	mov	x19, #0x0                   	// #0
  405284:	nop
  405288:	cmp	w4, #0x2c
  40528c:	ldrsb	w4, [x20, #1]
  405290:	b.eq	4052bc <ferror@plt+0x383c>  // b.none
  405294:	cbz	w4, 4052c4 <ferror@plt+0x3844>
  405298:	add	x20, x20, #0x1
  40529c:	cmp	x21, x19
  4052a0:	b.hi	405288 <ferror@plt+0x3808>  // b.pmore
  4052a4:	mov	w0, #0xfffffffe            	// #-2
  4052a8:	ldp	x19, x20, [sp, #16]
  4052ac:	ldp	x21, x22, [sp, #32]
  4052b0:	ldp	x23, x24, [sp, #48]
  4052b4:	ldp	x29, x30, [sp], #64
  4052b8:	ret
  4052bc:	mov	x24, x20
  4052c0:	cbnz	w4, 4052c8 <ferror@plt+0x3848>
  4052c4:	add	x24, x20, #0x1
  4052c8:	cmp	x0, x24
  4052cc:	b.cs	405324 <ferror@plt+0x38a4>  // b.hs, b.nlast
  4052d0:	sub	x1, x24, x0
  4052d4:	blr	x22
  4052d8:	cmn	w0, #0x1
  4052dc:	b.eq	405324 <ferror@plt+0x38a4>  // b.none
  4052e0:	str	w0, [x23, x19, lsl #2]
  4052e4:	add	x19, x19, #0x1
  4052e8:	ldrsb	w0, [x24]
  4052ec:	cbz	w0, 40530c <ferror@plt+0x388c>
  4052f0:	mov	x0, x20
  4052f4:	ldrsb	w4, [x0, #1]!
  4052f8:	cbz	w4, 40530c <ferror@plt+0x388c>
  4052fc:	cmp	x21, x19
  405300:	b.ls	4052a4 <ferror@plt+0x3824>  // b.plast
  405304:	mov	x20, x0
  405308:	b	405288 <ferror@plt+0x3808>
  40530c:	mov	w0, w19
  405310:	ldp	x19, x20, [sp, #16]
  405314:	ldp	x21, x22, [sp, #32]
  405318:	ldp	x23, x24, [sp, #48]
  40531c:	ldp	x29, x30, [sp], #64
  405320:	ret
  405324:	ldp	x21, x22, [sp, #32]
  405328:	ldp	x23, x24, [sp, #48]
  40532c:	mov	w0, #0xffffffff            	// #-1
  405330:	ldp	x19, x20, [sp, #16]
  405334:	ldp	x29, x30, [sp], #64
  405338:	ret
  40533c:	mov	w0, #0xffffffff            	// #-1
  405340:	ret
  405344:	nop
  405348:	cbz	x0, 4053c4 <ferror@plt+0x3944>
  40534c:	stp	x29, x30, [sp, #-32]!
  405350:	mov	x29, sp
  405354:	str	x19, [sp, #16]
  405358:	mov	x19, x3
  40535c:	mov	x3, x4
  405360:	cmp	x19, #0x0
  405364:	ldrsb	w4, [x0]
  405368:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  40536c:	b.eq	4053bc <ferror@plt+0x393c>  // b.none
  405370:	ldr	x5, [x19]
  405374:	cmp	x5, x2
  405378:	b.hi	4053bc <ferror@plt+0x393c>  // b.pmore
  40537c:	cmp	w4, #0x2b
  405380:	b.eq	4053ac <ferror@plt+0x392c>  // b.none
  405384:	str	xzr, [x19]
  405388:	bl	405240 <ferror@plt+0x37c0>
  40538c:	cmp	w0, #0x0
  405390:	b.le	4053a0 <ferror@plt+0x3920>
  405394:	ldr	x1, [x19]
  405398:	add	x1, x1, w0, sxtw
  40539c:	str	x1, [x19]
  4053a0:	ldr	x19, [sp, #16]
  4053a4:	ldp	x29, x30, [sp], #32
  4053a8:	ret
  4053ac:	add	x0, x0, #0x1
  4053b0:	add	x1, x1, x5, lsl #2
  4053b4:	sub	x2, x2, x5
  4053b8:	b	405388 <ferror@plt+0x3908>
  4053bc:	mov	w0, #0xffffffff            	// #-1
  4053c0:	b	4053a0 <ferror@plt+0x3920>
  4053c4:	mov	w0, #0xffffffff            	// #-1
  4053c8:	ret
  4053cc:	nop
  4053d0:	cmp	x2, #0x0
  4053d4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4053d8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4053dc:	b.eq	4054b8 <ferror@plt+0x3a38>  // b.none
  4053e0:	stp	x29, x30, [sp, #-64]!
  4053e4:	mov	x29, sp
  4053e8:	stp	x19, x20, [sp, #16]
  4053ec:	mov	x20, x2
  4053f0:	mov	x19, x0
  4053f4:	stp	x21, x22, [sp, #32]
  4053f8:	mov	w21, #0x1                   	// #1
  4053fc:	str	x23, [sp, #48]
  405400:	mov	x23, x1
  405404:	ldrsb	w3, [x0]
  405408:	cbz	w3, 4054a0 <ferror@plt+0x3a20>
  40540c:	nop
  405410:	cmp	w3, #0x2c
  405414:	ldrsb	w3, [x19, #1]
  405418:	b.eq	405430 <ferror@plt+0x39b0>  // b.none
  40541c:	cbz	w3, 40547c <ferror@plt+0x39fc>
  405420:	add	x19, x19, #0x1
  405424:	cmp	w3, #0x2c
  405428:	ldrsb	w3, [x19, #1]
  40542c:	b.ne	40541c <ferror@plt+0x399c>  // b.any
  405430:	mov	x22, x19
  405434:	cbz	w3, 40547c <ferror@plt+0x39fc>
  405438:	cmp	x0, x22
  40543c:	b.cs	405488 <ferror@plt+0x3a08>  // b.hs, b.nlast
  405440:	sub	x1, x22, x0
  405444:	blr	x20
  405448:	tbnz	w0, #31, 40548c <ferror@plt+0x3a0c>
  40544c:	asr	w2, w0, #3
  405450:	and	w0, w0, #0x7
  405454:	lsl	w0, w21, w0
  405458:	ldrb	w1, [x23, w2, sxtw]
  40545c:	orr	w0, w0, w1
  405460:	strb	w0, [x23, w2, sxtw]
  405464:	ldrsb	w0, [x22]
  405468:	cbz	w0, 4054a0 <ferror@plt+0x3a20>
  40546c:	ldrsb	w3, [x19, #1]!
  405470:	cbz	w3, 4054a0 <ferror@plt+0x3a20>
  405474:	mov	x0, x19
  405478:	b	405410 <ferror@plt+0x3990>
  40547c:	add	x22, x19, #0x1
  405480:	cmp	x0, x22
  405484:	b.cc	405440 <ferror@plt+0x39c0>  // b.lo, b.ul, b.last
  405488:	mov	w0, #0xffffffff            	// #-1
  40548c:	ldp	x19, x20, [sp, #16]
  405490:	ldp	x21, x22, [sp, #32]
  405494:	ldr	x23, [sp, #48]
  405498:	ldp	x29, x30, [sp], #64
  40549c:	ret
  4054a0:	mov	w0, #0x0                   	// #0
  4054a4:	ldp	x19, x20, [sp, #16]
  4054a8:	ldp	x21, x22, [sp, #32]
  4054ac:	ldr	x23, [sp, #48]
  4054b0:	ldp	x29, x30, [sp], #64
  4054b4:	ret
  4054b8:	mov	w0, #0xffffffea            	// #-22
  4054bc:	ret
  4054c0:	cmp	x2, #0x0
  4054c4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4054c8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4054cc:	b.eq	40558c <ferror@plt+0x3b0c>  // b.none
  4054d0:	stp	x29, x30, [sp, #-48]!
  4054d4:	mov	x29, sp
  4054d8:	stp	x19, x20, [sp, #16]
  4054dc:	mov	x19, x0
  4054e0:	stp	x21, x22, [sp, #32]
  4054e4:	mov	x21, x2
  4054e8:	mov	x22, x1
  4054ec:	ldrsb	w3, [x0]
  4054f0:	cbz	w3, 405578 <ferror@plt+0x3af8>
  4054f4:	nop
  4054f8:	cmp	w3, #0x2c
  4054fc:	ldrsb	w3, [x19, #1]
  405500:	b.eq	405518 <ferror@plt+0x3a98>  // b.none
  405504:	cbz	w3, 405558 <ferror@plt+0x3ad8>
  405508:	add	x19, x19, #0x1
  40550c:	cmp	w3, #0x2c
  405510:	ldrsb	w3, [x19, #1]
  405514:	b.ne	405504 <ferror@plt+0x3a84>  // b.any
  405518:	mov	x20, x19
  40551c:	cbz	w3, 405558 <ferror@plt+0x3ad8>
  405520:	cmp	x0, x20
  405524:	b.cs	405564 <ferror@plt+0x3ae4>  // b.hs, b.nlast
  405528:	sub	x1, x20, x0
  40552c:	blr	x21
  405530:	tbnz	x0, #63, 405568 <ferror@plt+0x3ae8>
  405534:	ldr	x2, [x22]
  405538:	orr	x0, x2, x0
  40553c:	str	x0, [x22]
  405540:	ldrsb	w0, [x20]
  405544:	cbz	w0, 405578 <ferror@plt+0x3af8>
  405548:	ldrsb	w3, [x19, #1]!
  40554c:	cbz	w3, 405578 <ferror@plt+0x3af8>
  405550:	mov	x0, x19
  405554:	b	4054f8 <ferror@plt+0x3a78>
  405558:	add	x20, x19, #0x1
  40555c:	cmp	x0, x20
  405560:	b.cc	405528 <ferror@plt+0x3aa8>  // b.lo, b.ul, b.last
  405564:	mov	w0, #0xffffffff            	// #-1
  405568:	ldp	x19, x20, [sp, #16]
  40556c:	ldp	x21, x22, [sp, #32]
  405570:	ldp	x29, x30, [sp], #48
  405574:	ret
  405578:	mov	w0, #0x0                   	// #0
  40557c:	ldp	x19, x20, [sp, #16]
  405580:	ldp	x21, x22, [sp, #32]
  405584:	ldp	x29, x30, [sp], #48
  405588:	ret
  40558c:	mov	w0, #0xffffffea            	// #-22
  405590:	ret
  405594:	nop
  405598:	stp	x29, x30, [sp, #-80]!
  40559c:	mov	x29, sp
  4055a0:	str	xzr, [sp, #72]
  4055a4:	cbz	x0, 405638 <ferror@plt+0x3bb8>
  4055a8:	stp	x19, x20, [sp, #16]
  4055ac:	mov	x19, x0
  4055b0:	mov	x20, x2
  4055b4:	stp	x21, x22, [sp, #32]
  4055b8:	mov	w21, w3
  4055bc:	stp	x23, x24, [sp, #48]
  4055c0:	mov	x23, x1
  4055c4:	str	w3, [x1]
  4055c8:	str	w3, [x2]
  4055cc:	bl	401a10 <__errno_location@plt>
  4055d0:	str	wzr, [x0]
  4055d4:	mov	x22, x0
  4055d8:	ldrsb	w0, [x19]
  4055dc:	cmp	w0, #0x3a
  4055e0:	b.eq	405644 <ferror@plt+0x3bc4>  // b.none
  4055e4:	add	x24, sp, #0x48
  4055e8:	mov	x0, x19
  4055ec:	mov	x1, x24
  4055f0:	mov	w2, #0xa                   	// #10
  4055f4:	bl	4018f0 <strtol@plt>
  4055f8:	str	w0, [x23]
  4055fc:	str	w0, [x20]
  405600:	ldr	w0, [x22]
  405604:	cbnz	w0, 40567c <ferror@plt+0x3bfc>
  405608:	ldr	x2, [sp, #72]
  40560c:	cmp	x2, #0x0
  405610:	ccmp	x2, x19, #0x4, ne  // ne = any
  405614:	b.eq	40567c <ferror@plt+0x3bfc>  // b.none
  405618:	ldrsb	w3, [x2]
  40561c:	cmp	w3, #0x3a
  405620:	b.eq	405690 <ferror@plt+0x3c10>  // b.none
  405624:	cmp	w3, #0x2d
  405628:	b.eq	4056ac <ferror@plt+0x3c2c>  // b.none
  40562c:	ldp	x19, x20, [sp, #16]
  405630:	ldp	x21, x22, [sp, #32]
  405634:	ldp	x23, x24, [sp, #48]
  405638:	mov	w0, #0x0                   	// #0
  40563c:	ldp	x29, x30, [sp], #80
  405640:	ret
  405644:	add	x19, x19, #0x1
  405648:	add	x1, sp, #0x48
  40564c:	mov	x0, x19
  405650:	mov	w2, #0xa                   	// #10
  405654:	bl	4018f0 <strtol@plt>
  405658:	str	w0, [x20]
  40565c:	ldr	w0, [x22]
  405660:	cbnz	w0, 40567c <ferror@plt+0x3bfc>
  405664:	ldr	x0, [sp, #72]
  405668:	cbz	x0, 40567c <ferror@plt+0x3bfc>
  40566c:	ldrsb	w1, [x0]
  405670:	cmp	w1, #0x0
  405674:	ccmp	x0, x19, #0x4, eq  // eq = none
  405678:	b.ne	40562c <ferror@plt+0x3bac>  // b.any
  40567c:	mov	w0, #0xffffffff            	// #-1
  405680:	ldp	x19, x20, [sp, #16]
  405684:	ldp	x21, x22, [sp, #32]
  405688:	ldp	x23, x24, [sp, #48]
  40568c:	b	40563c <ferror@plt+0x3bbc>
  405690:	ldrsb	w1, [x2, #1]
  405694:	cbnz	w1, 4056ac <ferror@plt+0x3c2c>
  405698:	ldp	x23, x24, [sp, #48]
  40569c:	str	w21, [x20]
  4056a0:	ldp	x19, x20, [sp, #16]
  4056a4:	ldp	x21, x22, [sp, #32]
  4056a8:	b	40563c <ferror@plt+0x3bbc>
  4056ac:	str	wzr, [x22]
  4056b0:	add	x19, x2, #0x1
  4056b4:	mov	x1, x24
  4056b8:	mov	x0, x19
  4056bc:	mov	w2, #0xa                   	// #10
  4056c0:	str	xzr, [sp, #72]
  4056c4:	bl	4018f0 <strtol@plt>
  4056c8:	str	w0, [x20]
  4056cc:	ldr	w0, [x22]
  4056d0:	cbz	w0, 405664 <ferror@plt+0x3be4>
  4056d4:	b	40567c <ferror@plt+0x3bfc>
  4056d8:	cmp	x1, #0x0
  4056dc:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4056e0:	b.eq	4057b4 <ferror@plt+0x3d34>  // b.none
  4056e4:	stp	x29, x30, [sp, #-80]!
  4056e8:	mov	x29, sp
  4056ec:	stp	x19, x20, [sp, #16]
  4056f0:	mov	x19, x1
  4056f4:	stp	x21, x22, [sp, #32]
  4056f8:	add	x22, sp, #0x48
  4056fc:	str	x23, [sp, #48]
  405700:	add	x23, sp, #0x40
  405704:	b	405728 <ferror@plt+0x3ca8>
  405708:	cmp	x20, #0x0
  40570c:	add	x19, x3, x4
  405710:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  405714:	ccmp	x21, x4, #0x0, ne  // ne = any
  405718:	b.ne	40579c <ferror@plt+0x3d1c>  // b.any
  40571c:	bl	4017b0 <strncmp@plt>
  405720:	cbnz	w0, 40579c <ferror@plt+0x3d1c>
  405724:	add	x0, x20, x21
  405728:	mov	x1, x23
  40572c:	bl	4040d0 <ferror@plt+0x2650>
  405730:	mov	x1, x22
  405734:	mov	x20, x0
  405738:	mov	x0, x19
  40573c:	bl	4040d0 <ferror@plt+0x2650>
  405740:	ldp	x21, x4, [sp, #64]
  405744:	mov	x3, x0
  405748:	mov	x1, x3
  40574c:	mov	x0, x20
  405750:	mov	x2, x21
  405754:	adds	x5, x21, x4
  405758:	b.eq	405784 <ferror@plt+0x3d04>  // b.none
  40575c:	cmp	x5, #0x1
  405760:	b.ne	405708 <ferror@plt+0x3c88>  // b.any
  405764:	cbz	x20, 405774 <ferror@plt+0x3cf4>
  405768:	ldrsb	w5, [x20]
  40576c:	cmp	w5, #0x2f
  405770:	b.eq	405784 <ferror@plt+0x3d04>  // b.none
  405774:	cbz	x3, 40579c <ferror@plt+0x3d1c>
  405778:	ldrsb	w5, [x3]
  40577c:	cmp	w5, #0x2f
  405780:	b.ne	405708 <ferror@plt+0x3c88>  // b.any
  405784:	mov	w0, #0x1                   	// #1
  405788:	ldp	x19, x20, [sp, #16]
  40578c:	ldp	x21, x22, [sp, #32]
  405790:	ldr	x23, [sp, #48]
  405794:	ldp	x29, x30, [sp], #80
  405798:	ret
  40579c:	mov	w0, #0x0                   	// #0
  4057a0:	ldp	x19, x20, [sp, #16]
  4057a4:	ldp	x21, x22, [sp, #32]
  4057a8:	ldr	x23, [sp, #48]
  4057ac:	ldp	x29, x30, [sp], #80
  4057b0:	ret
  4057b4:	mov	w0, #0x0                   	// #0
  4057b8:	ret
  4057bc:	nop
  4057c0:	stp	x29, x30, [sp, #-64]!
  4057c4:	mov	x29, sp
  4057c8:	stp	x19, x20, [sp, #16]
  4057cc:	mov	x19, x1
  4057d0:	orr	x1, x0, x1
  4057d4:	cbz	x1, 405854 <ferror@plt+0x3dd4>
  4057d8:	stp	x21, x22, [sp, #32]
  4057dc:	mov	x20, x0
  4057e0:	mov	x21, x2
  4057e4:	cbz	x0, 405868 <ferror@plt+0x3de8>
  4057e8:	cbz	x19, 405880 <ferror@plt+0x3e00>
  4057ec:	stp	x23, x24, [sp, #48]
  4057f0:	bl	401680 <strlen@plt>
  4057f4:	mov	x23, x0
  4057f8:	mvn	x0, x0
  4057fc:	mov	x22, #0x0                   	// #0
  405800:	cmp	x21, x0
  405804:	b.hi	40583c <ferror@plt+0x3dbc>  // b.pmore
  405808:	add	x24, x21, x23
  40580c:	add	x0, x24, #0x1
  405810:	bl	401780 <malloc@plt>
  405814:	mov	x22, x0
  405818:	cbz	x0, 40583c <ferror@plt+0x3dbc>
  40581c:	mov	x1, x20
  405820:	mov	x2, x23
  405824:	bl	401650 <memcpy@plt>
  405828:	mov	x2, x21
  40582c:	mov	x1, x19
  405830:	add	x0, x22, x23
  405834:	bl	401650 <memcpy@plt>
  405838:	strb	wzr, [x22, x24]
  40583c:	mov	x0, x22
  405840:	ldp	x19, x20, [sp, #16]
  405844:	ldp	x21, x22, [sp, #32]
  405848:	ldp	x23, x24, [sp, #48]
  40584c:	ldp	x29, x30, [sp], #64
  405850:	ret
  405854:	ldp	x19, x20, [sp, #16]
  405858:	adrp	x0, 406000 <ferror@plt+0x4580>
  40585c:	ldp	x29, x30, [sp], #64
  405860:	add	x0, x0, #0x670
  405864:	b	401830 <strdup@plt>
  405868:	mov	x0, x19
  40586c:	mov	x1, x2
  405870:	ldp	x19, x20, [sp, #16]
  405874:	ldp	x21, x22, [sp, #32]
  405878:	ldp	x29, x30, [sp], #64
  40587c:	b	401960 <strndup@plt>
  405880:	ldp	x19, x20, [sp, #16]
  405884:	ldp	x21, x22, [sp, #32]
  405888:	ldp	x29, x30, [sp], #64
  40588c:	b	401830 <strdup@plt>
  405890:	stp	x29, x30, [sp, #-32]!
  405894:	mov	x2, #0x0                   	// #0
  405898:	mov	x29, sp
  40589c:	stp	x19, x20, [sp, #16]
  4058a0:	mov	x20, x0
  4058a4:	mov	x19, x1
  4058a8:	cbz	x1, 4058b8 <ferror@plt+0x3e38>
  4058ac:	mov	x0, x1
  4058b0:	bl	401680 <strlen@plt>
  4058b4:	mov	x2, x0
  4058b8:	mov	x1, x19
  4058bc:	mov	x0, x20
  4058c0:	ldp	x19, x20, [sp, #16]
  4058c4:	ldp	x29, x30, [sp], #32
  4058c8:	b	4057c0 <ferror@plt+0x3d40>
  4058cc:	nop
  4058d0:	stp	x29, x30, [sp, #-288]!
  4058d4:	mov	w9, #0xffffffd0            	// #-48
  4058d8:	mov	w8, #0xffffff80            	// #-128
  4058dc:	mov	x29, sp
  4058e0:	add	x10, sp, #0xf0
  4058e4:	add	x11, sp, #0x120
  4058e8:	stp	x11, x11, [sp, #80]
  4058ec:	str	x10, [sp, #96]
  4058f0:	stp	w9, w8, [sp, #104]
  4058f4:	ldp	x10, x11, [sp, #80]
  4058f8:	str	x19, [sp, #16]
  4058fc:	ldp	x8, x9, [sp, #96]
  405900:	mov	x19, x0
  405904:	add	x0, sp, #0x48
  405908:	stp	x10, x11, [sp, #32]
  40590c:	stp	x8, x9, [sp, #48]
  405910:	str	q0, [sp, #112]
  405914:	str	q1, [sp, #128]
  405918:	str	q2, [sp, #144]
  40591c:	str	q3, [sp, #160]
  405920:	str	q4, [sp, #176]
  405924:	str	q5, [sp, #192]
  405928:	str	q6, [sp, #208]
  40592c:	str	q7, [sp, #224]
  405930:	stp	x2, x3, [sp, #240]
  405934:	add	x2, sp, #0x20
  405938:	stp	x4, x5, [sp, #256]
  40593c:	stp	x6, x7, [sp, #272]
  405940:	bl	401950 <vasprintf@plt>
  405944:	tbnz	w0, #31, 405974 <ferror@plt+0x3ef4>
  405948:	ldr	x1, [sp, #72]
  40594c:	sxtw	x2, w0
  405950:	mov	x0, x19
  405954:	bl	4057c0 <ferror@plt+0x3d40>
  405958:	mov	x19, x0
  40595c:	ldr	x0, [sp, #72]
  405960:	bl	401910 <free@plt>
  405964:	mov	x0, x19
  405968:	ldr	x19, [sp, #16]
  40596c:	ldp	x29, x30, [sp], #288
  405970:	ret
  405974:	mov	x19, #0x0                   	// #0
  405978:	mov	x0, x19
  40597c:	ldr	x19, [sp, #16]
  405980:	ldp	x29, x30, [sp], #288
  405984:	ret
  405988:	stp	x29, x30, [sp, #-80]!
  40598c:	mov	x29, sp
  405990:	stp	x21, x22, [sp, #32]
  405994:	ldr	x21, [x0]
  405998:	stp	x19, x20, [sp, #16]
  40599c:	mov	x19, x0
  4059a0:	ldrsb	w0, [x21]
  4059a4:	cbz	w0, 405ae8 <ferror@plt+0x4068>
  4059a8:	mov	x0, x21
  4059ac:	mov	x22, x2
  4059b0:	stp	x23, x24, [sp, #48]
  4059b4:	mov	x24, x1
  4059b8:	mov	w23, w3
  4059bc:	mov	x1, x2
  4059c0:	bl	401970 <strspn@plt>
  4059c4:	add	x20, x21, x0
  4059c8:	ldrsb	w21, [x21, x0]
  4059cc:	cbz	w21, 405aac <ferror@plt+0x402c>
  4059d0:	cbz	w23, 405a54 <ferror@plt+0x3fd4>
  4059d4:	adrp	x0, 406000 <ferror@plt+0x4580>
  4059d8:	mov	w1, w21
  4059dc:	add	x0, x0, #0xb28
  4059e0:	bl	401980 <strchr@plt>
  4059e4:	cbz	x0, 405a84 <ferror@plt+0x4004>
  4059e8:	add	x1, sp, #0x48
  4059ec:	add	x23, x20, #0x1
  4059f0:	mov	x0, x23
  4059f4:	strb	w21, [sp, #72]
  4059f8:	strb	wzr, [sp, #73]
  4059fc:	bl	404158 <ferror@plt+0x26d8>
  405a00:	add	x1, x20, x0
  405a04:	str	x0, [x24]
  405a08:	ldrsb	w1, [x1, #1]
  405a0c:	cmp	w1, #0x0
  405a10:	ccmp	w21, w1, #0x0, ne  // ne = any
  405a14:	b.ne	405aac <ferror@plt+0x402c>  // b.any
  405a18:	add	x0, x0, #0x2
  405a1c:	add	x21, x20, x0
  405a20:	ldrsb	w1, [x20, x0]
  405a24:	cbz	w1, 405a34 <ferror@plt+0x3fb4>
  405a28:	mov	x0, x22
  405a2c:	bl	401980 <strchr@plt>
  405a30:	cbz	x0, 405aac <ferror@plt+0x402c>
  405a34:	mov	x20, x23
  405a38:	ldp	x23, x24, [sp, #48]
  405a3c:	str	x21, [x19]
  405a40:	mov	x0, x20
  405a44:	ldp	x19, x20, [sp, #16]
  405a48:	ldp	x21, x22, [sp, #32]
  405a4c:	ldp	x29, x30, [sp], #80
  405a50:	ret
  405a54:	mov	x1, x22
  405a58:	mov	x0, x20
  405a5c:	bl	4019d0 <strcspn@plt>
  405a60:	str	x0, [x24]
  405a64:	add	x0, x20, x0
  405a68:	ldp	x23, x24, [sp, #48]
  405a6c:	str	x0, [x19]
  405a70:	mov	x0, x20
  405a74:	ldp	x19, x20, [sp, #16]
  405a78:	ldp	x21, x22, [sp, #32]
  405a7c:	ldp	x29, x30, [sp], #80
  405a80:	ret
  405a84:	mov	x1, x22
  405a88:	mov	x0, x20
  405a8c:	bl	404158 <ferror@plt+0x26d8>
  405a90:	str	x0, [x24]
  405a94:	add	x21, x20, x0
  405a98:	ldrsb	w1, [x20, x0]
  405a9c:	cbz	w1, 405acc <ferror@plt+0x404c>
  405aa0:	mov	x0, x22
  405aa4:	bl	401980 <strchr@plt>
  405aa8:	cbnz	x0, 405acc <ferror@plt+0x404c>
  405aac:	ldp	x23, x24, [sp, #48]
  405ab0:	str	x20, [x19]
  405ab4:	mov	x20, #0x0                   	// #0
  405ab8:	mov	x0, x20
  405abc:	ldp	x19, x20, [sp, #16]
  405ac0:	ldp	x21, x22, [sp, #32]
  405ac4:	ldp	x29, x30, [sp], #80
  405ac8:	ret
  405acc:	ldp	x23, x24, [sp, #48]
  405ad0:	str	x21, [x19]
  405ad4:	mov	x0, x20
  405ad8:	ldp	x19, x20, [sp, #16]
  405adc:	ldp	x21, x22, [sp, #32]
  405ae0:	ldp	x29, x30, [sp], #80
  405ae4:	ret
  405ae8:	mov	x20, #0x0                   	// #0
  405aec:	mov	x0, x20
  405af0:	ldp	x19, x20, [sp, #16]
  405af4:	ldp	x21, x22, [sp, #32]
  405af8:	ldp	x29, x30, [sp], #80
  405afc:	ret
  405b00:	stp	x29, x30, [sp, #-32]!
  405b04:	mov	x29, sp
  405b08:	str	x19, [sp, #16]
  405b0c:	mov	x19, x0
  405b10:	b	405b1c <ferror@plt+0x409c>
  405b14:	cmp	w0, #0xa
  405b18:	b.eq	405b3c <ferror@plt+0x40bc>  // b.none
  405b1c:	mov	x0, x19
  405b20:	bl	4017e0 <fgetc@plt>
  405b24:	cmn	w0, #0x1
  405b28:	b.ne	405b14 <ferror@plt+0x4094>  // b.any
  405b2c:	mov	w0, #0x1                   	// #1
  405b30:	ldr	x19, [sp, #16]
  405b34:	ldp	x29, x30, [sp], #32
  405b38:	ret
  405b3c:	mov	w0, #0x0                   	// #0
  405b40:	ldr	x19, [sp, #16]
  405b44:	ldp	x29, x30, [sp], #32
  405b48:	ret
  405b4c:	nop
  405b50:	stp	x29, x30, [sp, #-64]!
  405b54:	mov	x29, sp
  405b58:	stp	x19, x20, [sp, #16]
  405b5c:	adrp	x20, 417000 <ferror@plt+0x15580>
  405b60:	add	x20, x20, #0xdf0
  405b64:	stp	x21, x22, [sp, #32]
  405b68:	adrp	x21, 417000 <ferror@plt+0x15580>
  405b6c:	add	x21, x21, #0xde8
  405b70:	sub	x20, x20, x21
  405b74:	mov	w22, w0
  405b78:	stp	x23, x24, [sp, #48]
  405b7c:	mov	x23, x1
  405b80:	mov	x24, x2
  405b84:	bl	401618 <memcpy@plt-0x38>
  405b88:	cmp	xzr, x20, asr #3
  405b8c:	b.eq	405bb8 <ferror@plt+0x4138>  // b.none
  405b90:	asr	x20, x20, #3
  405b94:	mov	x19, #0x0                   	// #0
  405b98:	ldr	x3, [x21, x19, lsl #3]
  405b9c:	mov	x2, x24
  405ba0:	add	x19, x19, #0x1
  405ba4:	mov	x1, x23
  405ba8:	mov	w0, w22
  405bac:	blr	x3
  405bb0:	cmp	x20, x19
  405bb4:	b.ne	405b98 <ferror@plt+0x4118>  // b.any
  405bb8:	ldp	x19, x20, [sp, #16]
  405bbc:	ldp	x21, x22, [sp, #32]
  405bc0:	ldp	x23, x24, [sp, #48]
  405bc4:	ldp	x29, x30, [sp], #64
  405bc8:	ret
  405bcc:	nop
  405bd0:	ret
  405bd4:	nop
  405bd8:	adrp	x2, 418000 <ferror@plt+0x16580>
  405bdc:	mov	x1, #0x0                   	// #0
  405be0:	ldr	x2, [x2, #552]
  405be4:	b	401700 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405be8 <.fini>:
  405be8:	stp	x29, x30, [sp, #-16]!
  405bec:	mov	x29, sp
  405bf0:	ldp	x29, x30, [sp], #16
  405bf4:	ret
