<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GT RoboCup SSL: /home/developer/mtrain-firmware/external/STM32F7xx_HAL_Drivers/Inc/stm32f7xx_ll_dma2d.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rj_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GT RoboCup SSL
   </div>
   <div id="projectbrief">mTrain device firmware</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f7xx__ll__dma2d_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f7xx_ll_dma2d.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f7xx__ll__dma2d_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef __STM32F7xx_LL_DMA2D_H</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define __STM32F7xx_LL_DMA2D_H</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f7xx_8h.html">stm32f7xx.h</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#if defined (DMA2D)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/* Private types -------------------------------------------------------------*/</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;{</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  uint32_t Mode;                 </div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  uint32_t ColorMode;            </div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  uint32_t OutputBlue;           </div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  uint32_t OutputGreen;          </div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  uint32_t OutputRed;            </div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  uint32_t OutputAlpha;          </div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  uint32_t OutputMemoryAddress;  </div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  uint32_t  LineOffset;          </div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  uint32_t NbrOfLines;           </div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  uint32_t NbrOfPixelsPerLines;  </div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#if defined(DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  uint32_t AlphaInversionMode;   </div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  uint32_t RBSwapMode;           </div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;} LL_DMA2D_InitTypeDef;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;{</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  uint32_t MemoryAddress;        </div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  uint32_t  LineOffset;          </div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  uint32_t ColorMode;            </div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  uint32_t CLUTColorMode;        </div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  uint32_t CLUTSize;             </div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  uint32_t AlphaMode;            </div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  uint32_t Alpha;                </div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  uint32_t Blue;                 </div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  uint32_t Green;                </div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  uint32_t Red;                  </div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  uint32_t CLUTMemoryAddress;    </div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#if defined(DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  uint32_t AlphaInversionMode;   </div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  uint32_t RBSwapMode;           </div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;} LL_DMA2D_LayerCfgTypeDef;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;{</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  uint32_t ColorMode;            </div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  uint32_t OutputBlue;           </div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  uint32_t OutputGreen;          </div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  uint32_t OutputRed;            </div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  uint32_t OutputAlpha;          </div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;} LL_DMA2D_ColorTypeDef;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define LL_DMA2D_FLAG_CEIF          DMA2D_ISR_CEIF     </span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define LL_DMA2D_FLAG_CTCIF         DMA2D_ISR_CTCIF    </span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define LL_DMA2D_FLAG_CAEIF         DMA2D_ISR_CAEIF    </span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define LL_DMA2D_FLAG_TWIF          DMA2D_ISR_TWIF     </span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define LL_DMA2D_FLAG_TCIF          DMA2D_ISR_TCIF     </span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define LL_DMA2D_FLAG_TEIF          DMA2D_ISR_TEIF     </span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define LL_DMA2D_IT_CEIE             DMA2D_CR_CEIE    </span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define LL_DMA2D_IT_CTCIE            DMA2D_CR_CTCIE   </span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define LL_DMA2D_IT_CAEIE            DMA2D_CR_CAEIE   </span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define LL_DMA2D_IT_TWIE             DMA2D_CR_TWIE    </span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define LL_DMA2D_IT_TCIE             DMA2D_CR_TCIE    </span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define LL_DMA2D_IT_TEIE             DMA2D_CR_TEIE    </span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define LL_DMA2D_MODE_M2M            0x00000000U                     </span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define LL_DMA2D_MODE_M2M_PFC        DMA2D_CR_MODE_0                 </span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define LL_DMA2D_MODE_M2M_BLEND      DMA2D_CR_MODE_1                 </span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define LL_DMA2D_MODE_R2M            DMA2D_CR_MODE                   </span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define LL_DMA2D_OUTPUT_MODE_ARGB8888     0x00000000U                           </span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define LL_DMA2D_OUTPUT_MODE_RGB888       DMA2D_OPFCCR_CM_0                     </span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define LL_DMA2D_OUTPUT_MODE_RGB565       DMA2D_OPFCCR_CM_1                     </span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define LL_DMA2D_OUTPUT_MODE_ARGB1555     (DMA2D_OPFCCR_CM_0|DMA2D_OPFCCR_CM_1) </span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define LL_DMA2D_OUTPUT_MODE_ARGB4444     DMA2D_OPFCCR_CM_2                     </span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define LL_DMA2D_INPUT_MODE_ARGB8888      0x00000000U                                                </span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define LL_DMA2D_INPUT_MODE_RGB888        DMA2D_FGPFCCR_CM_0                                         </span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define LL_DMA2D_INPUT_MODE_RGB565        DMA2D_FGPFCCR_CM_1                                         </span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define LL_DMA2D_INPUT_MODE_ARGB1555      (DMA2D_FGPFCCR_CM_0|DMA2D_FGPFCCR_CM_1)                    </span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define LL_DMA2D_INPUT_MODE_ARGB4444      DMA2D_FGPFCCR_CM_2                                         </span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define LL_DMA2D_INPUT_MODE_L8            (DMA2D_FGPFCCR_CM_0|DMA2D_FGPFCCR_CM_2)                    </span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define LL_DMA2D_INPUT_MODE_AL44          (DMA2D_FGPFCCR_CM_1|DMA2D_FGPFCCR_CM_2)                    </span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define LL_DMA2D_INPUT_MODE_AL88          (DMA2D_FGPFCCR_CM_0|DMA2D_FGPFCCR_CM_1|DMA2D_FGPFCCR_CM_2) </span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define LL_DMA2D_INPUT_MODE_L4            DMA2D_FGPFCCR_CM_3                                         </span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define LL_DMA2D_INPUT_MODE_A8            (DMA2D_FGPFCCR_CM_0|DMA2D_FGPFCCR_CM_3)                    </span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define LL_DMA2D_INPUT_MODE_A4            (DMA2D_FGPFCCR_CM_1|DMA2D_FGPFCCR_CM_3)                    </span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define LL_DMA2D_ALPHA_MODE_NO_MODIF       0x00000000U             </span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define LL_DMA2D_ALPHA_MODE_REPLACE        DMA2D_FGPFCCR_AM_0      </span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define LL_DMA2D_ALPHA_MODE_COMBINE        DMA2D_FGPFCCR_AM_1      </span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#if defined(DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define LL_DMA2D_RB_MODE_REGULAR          0x00000000U                      </span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define LL_DMA2D_RB_MODE_SWAP             DMA2D_FGPFCCR_RBS                </span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define LL_DMA2D_ALPHA_REGULAR          0x00000000U                     </span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define LL_DMA2D_ALPHA_INVERTED         DMA2D_FGPFCCR_AI                </span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define LL_DMA2D_CLUT_COLOR_MODE_ARGB8888          0x00000000U                     </span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define LL_DMA2D_CLUT_COLOR_MODE_RGB888            DMA2D_FGPFCCR_CCM               </span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor"></span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define LL_DMA2D_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define LL_DMA2D_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_Start(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;{</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#afb0ef686f69afae3e9614a9b30558dcf">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga21ef0ff3efbf1ac68d1221fef8f05371">DMA2D_CR_START</a>);</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;}</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_IsTransferOngoing(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;{</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#afb0ef686f69afae3e9614a9b30558dcf">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga21ef0ff3efbf1ac68d1221fef8f05371">DMA2D_CR_START</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga21ef0ff3efbf1ac68d1221fef8f05371">DMA2D_CR_START</a>));</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;}</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_Suspend(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;{</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#afb0ef686f69afae3e9614a9b30558dcf">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga64fa2b2fd936575f41106f14e3e0292a">DMA2D_CR_SUSP</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga21ef0ff3efbf1ac68d1221fef8f05371">DMA2D_CR_START</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga64fa2b2fd936575f41106f14e3e0292a">DMA2D_CR_SUSP</a>);</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;}</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_Resume(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;{</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#afb0ef686f69afae3e9614a9b30558dcf">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga64fa2b2fd936575f41106f14e3e0292a">DMA2D_CR_SUSP</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga21ef0ff3efbf1ac68d1221fef8f05371">DMA2D_CR_START</a>);</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;}</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_IsSuspended(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;{</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#afb0ef686f69afae3e9614a9b30558dcf">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga64fa2b2fd936575f41106f14e3e0292a">DMA2D_CR_SUSP</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga64fa2b2fd936575f41106f14e3e0292a">DMA2D_CR_SUSP</a>));</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;}</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_Abort(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;{</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#afb0ef686f69afae3e9614a9b30558dcf">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gad12973bf311ed4aa10e3f97766d589ca">DMA2D_CR_ABORT</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga21ef0ff3efbf1ac68d1221fef8f05371">DMA2D_CR_START</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gad12973bf311ed4aa10e3f97766d589ca">DMA2D_CR_ABORT</a>);</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;}</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_IsAborted(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;{</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#afb0ef686f69afae3e9614a9b30558dcf">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gad12973bf311ed4aa10e3f97766d589ca">DMA2D_CR_ABORT</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gad12973bf311ed4aa10e3f97766d589ca">DMA2D_CR_ABORT</a>));</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;}</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_SetMode(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t Mode)</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;{</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#afb0ef686f69afae3e9614a9b30558dcf">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaad8f10cbb0de796eb4a96448806ecf56">DMA2D_CR_MODE</a>, Mode);</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;}</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_GetMode(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;{</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#afb0ef686f69afae3e9614a9b30558dcf">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaad8f10cbb0de796eb4a96448806ecf56">DMA2D_CR_MODE</a>));</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;}</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_SetOutputColorMode(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t ColorMode)</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;{</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a50f9ee49cd295305a56ac58b96d11ded">OPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gab6aab6b2bb5740ad6b5b79f5510eed4a">DMA2D_OPFCCR_CM</a>, ColorMode);</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;}</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_GetOutputColorMode(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;{</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a50f9ee49cd295305a56ac58b96d11ded">OPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gab6aab6b2bb5740ad6b5b79f5510eed4a">DMA2D_OPFCCR_CM</a>));</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;}</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#if defined(DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_SetOutputRBSwapMode(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t RBSwapMode)</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;{</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a50f9ee49cd295305a56ac58b96d11ded">OPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaad87592b1193d916a4c19772a6f00f3a">DMA2D_OPFCCR_RBS</a>, RBSwapMode);</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;}</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_GetOutputRBSwapMode(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;{</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a50f9ee49cd295305a56ac58b96d11ded">OPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaad87592b1193d916a4c19772a6f00f3a">DMA2D_OPFCCR_RBS</a>));</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;}</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_SetOutputAlphaInvMode(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t AlphaInversionMode)</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;{</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a50f9ee49cd295305a56ac58b96d11ded">OPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga40953f4e65135536e5fcbdc72b5b7c60">DMA2D_OPFCCR_AI</a>, AlphaInversionMode);</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;}</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_GetOutputAlphaInvMode(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;{</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a50f9ee49cd295305a56ac58b96d11ded">OPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga40953f4e65135536e5fcbdc72b5b7c60">DMA2D_OPFCCR_AI</a>));</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;}</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_SetLineOffset(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t LineOffset)</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;{</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a118208b8645815a2aa670e92d6277199">OOR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gafd4dae0dd24a62d5a70fce6d095761ab">DMA2D_OOR_LO</a>, LineOffset);</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;}</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_GetLineOffset(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;{</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a118208b8645815a2aa670e92d6277199">OOR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gafd4dae0dd24a62d5a70fce6d095761ab">DMA2D_OOR_LO</a>));</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;}</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_SetNbrOfPixelsPerLines(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t NbrOfPixelsPerLines)</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;{</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a96a187a30051332f029676b6ecd36167">NLR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gade633c0e602bb412837333b687b1619a">DMA2D_NLR_PL</a>, (NbrOfPixelsPerLines &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga612f103b2ebf7e5abd6279b617d74762">DMA2D_NLR_PL_Pos</a>));</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;}</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_GetNbrOfPixelsPerLines(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;{</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a96a187a30051332f029676b6ecd36167">NLR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gade633c0e602bb412837333b687b1619a">DMA2D_NLR_PL</a>) &gt;&gt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga612f103b2ebf7e5abd6279b617d74762">DMA2D_NLR_PL_Pos</a>);</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;}</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_SetNbrOfLines(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t NbrOfLines)</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;{</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a96a187a30051332f029676b6ecd36167">NLR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf7be9ed42e3543c13c9976a738470d2e">DMA2D_NLR_NL</a>, NbrOfLines);</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;}</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_GetNbrOfLines(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;{</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a96a187a30051332f029676b6ecd36167">NLR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf7be9ed42e3543c13c9976a738470d2e">DMA2D_NLR_NL</a>));</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;}</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_SetOutputMemAddr(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t OutputMemoryAddress)</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;{</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  LL_DMA2D_WriteReg(DMA2Dx, OMAR, OutputMemoryAddress);</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;}</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_GetOutputMemAddr(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;{</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(LL_DMA2D_ReadReg(DMA2Dx, OMAR));</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;}</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_SetOutputColor(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t OutputColor)</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;{</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a07566e4390ac1c55a3fd7f58dd6e33c6">OCOLR</a>, (<a class="code" href="group___peripheral___registers___bits___definition.html#ga164c96762ec6cbaac2bff45dd84b97cf">DMA2D_OCOLR_BLUE_1</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga8545d0dcde8b511d0ec64eb0c338fe2c">DMA2D_OCOLR_GREEN_1</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gad3928724c5937ffda60f29f272dda4fc">DMA2D_OCOLR_RED_1</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaaada795f8e861c5a220054e78c31c512">DMA2D_OCOLR_ALPHA_1</a>), \</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;             OutputColor);</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;}</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_GetOutputColor(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;{</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a07566e4390ac1c55a3fd7f58dd6e33c6">OCOLR</a>, \</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;                             (<a class="code" href="group___peripheral___registers___bits___definition.html#ga164c96762ec6cbaac2bff45dd84b97cf">DMA2D_OCOLR_BLUE_1</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga8545d0dcde8b511d0ec64eb0c338fe2c">DMA2D_OCOLR_GREEN_1</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gad3928724c5937ffda60f29f272dda4fc">DMA2D_OCOLR_RED_1</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaaada795f8e861c5a220054e78c31c512">DMA2D_OCOLR_ALPHA_1</a>)));</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;}</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_SetLineWatermark(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t LineWatermark)</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;{</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#aa78b34a419d5a35c5504f1818ef9f122">LWR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga9ebac2dac47e0480401202c86c3dacd4">DMA2D_LWR_LW</a>, LineWatermark);</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;}</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_GetLineWatermark(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;{</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#aa78b34a419d5a35c5504f1818ef9f122">LWR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga9ebac2dac47e0480401202c86c3dacd4">DMA2D_LWR_LW</a>));</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;}</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_SetDeadTime(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t DeadTime)</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;{</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a5e5f5a73a2c943723044960897daccc3">AMTCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3e5dccef2a3b408c458365114ca277ac">DMA2D_AMTCR_DT</a>, (DeadTime &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga697000dd8548ba8a21c3c8efec2bfeb5">DMA2D_AMTCR_DT_Pos</a>));</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;}</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_GetDeadTime(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;{</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a5e5f5a73a2c943723044960897daccc3">AMTCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3e5dccef2a3b408c458365114ca277ac">DMA2D_AMTCR_DT</a>) &gt;&gt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga697000dd8548ba8a21c3c8efec2bfeb5">DMA2D_AMTCR_DT_Pos</a>);</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;}</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_EnableDeadTime(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;{</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a5e5f5a73a2c943723044960897daccc3">AMTCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gabe04b2be922ba53ca5c46a4ab9f38d15">DMA2D_AMTCR_EN</a>);</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;}</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_DisableDeadTime(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;{</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a5e5f5a73a2c943723044960897daccc3">AMTCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gabe04b2be922ba53ca5c46a4ab9f38d15">DMA2D_AMTCR_EN</a>);</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;}</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_IsEnabledDeadTime(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;{</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a5e5f5a73a2c943723044960897daccc3">AMTCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gabe04b2be922ba53ca5c46a4ab9f38d15">DMA2D_AMTCR_EN</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gabe04b2be922ba53ca5c46a4ab9f38d15">DMA2D_AMTCR_EN</a>));</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;}</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_FGND_SetMemAddr(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t MemoryAddress)</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;{</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;  LL_DMA2D_WriteReg(DMA2Dx, FGMAR, MemoryAddress);</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;}</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetMemAddr(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;{</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(LL_DMA2D_ReadReg(DMA2Dx, FGMAR));</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;}</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_FGND_EnableCLUTLoad(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;{</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#ae98f793825b09b2b70300582d2f8a9fe">FGPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga79281f18fe5f1d8f72bfc5493f7fa5f5">DMA2D_FGPFCCR_START</a>);</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;}</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_FGND_IsEnabledCLUTLoad(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;{</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#ae98f793825b09b2b70300582d2f8a9fe">FGPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga79281f18fe5f1d8f72bfc5493f7fa5f5">DMA2D_FGPFCCR_START</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga79281f18fe5f1d8f72bfc5493f7fa5f5">DMA2D_FGPFCCR_START</a>));</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;}</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_FGND_SetColorMode(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t ColorMode)</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;{</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#ae98f793825b09b2b70300582d2f8a9fe">FGPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gab96e4329f0cce1ff4939b86794ace4a5">DMA2D_FGPFCCR_CM</a>, ColorMode);</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;}</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetColorMode(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;{</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#ae98f793825b09b2b70300582d2f8a9fe">FGPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gab96e4329f0cce1ff4939b86794ace4a5">DMA2D_FGPFCCR_CM</a>));</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;}</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_FGND_SetAlphaMode(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t AphaMode)</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;{</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#ae98f793825b09b2b70300582d2f8a9fe">FGPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga662bae660d091cd661ae03b7b83b9fff">DMA2D_FGPFCCR_AM</a>, AphaMode);</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;}</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetAlphaMode(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;{</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#ae98f793825b09b2b70300582d2f8a9fe">FGPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga662bae660d091cd661ae03b7b83b9fff">DMA2D_FGPFCCR_AM</a>));</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;}</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_FGND_SetAlpha(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t Alpha)</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;{</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#ae98f793825b09b2b70300582d2f8a9fe">FGPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga31134d8c12473dc1a2993ae779c97764">DMA2D_FGPFCCR_ALPHA</a>, (Alpha &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#gac17dc8cf0d9b1f8fe7a10c5f7db07e40">DMA2D_FGPFCCR_ALPHA_Pos</a>));</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;}</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetAlpha(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;{</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#ae98f793825b09b2b70300582d2f8a9fe">FGPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga31134d8c12473dc1a2993ae779c97764">DMA2D_FGPFCCR_ALPHA</a>) &gt;&gt; <a class="code" href="group___peripheral___registers___bits___definition.html#gac17dc8cf0d9b1f8fe7a10c5f7db07e40">DMA2D_FGPFCCR_ALPHA_Pos</a>);</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;}</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#if defined(DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_FGND_SetRBSwapMode(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t RBSwapMode)</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;{</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#ae98f793825b09b2b70300582d2f8a9fe">FGPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga670329838daa5bf7f6d339914c80d622">DMA2D_FGPFCCR_RBS</a>, RBSwapMode);</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;}</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetRBSwapMode(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;{</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#ae98f793825b09b2b70300582d2f8a9fe">FGPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga670329838daa5bf7f6d339914c80d622">DMA2D_FGPFCCR_RBS</a>));</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;}</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_FGND_SetAlphaInvMode(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t AlphaInversionMode)</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;{</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#ae98f793825b09b2b70300582d2f8a9fe">FGPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga7fbd0dfa43de1efd487a3d4e0ff1825e">DMA2D_FGPFCCR_AI</a>, AlphaInversionMode);</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;}</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetAlphaInvMode(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;{</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#ae98f793825b09b2b70300582d2f8a9fe">FGPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga7fbd0dfa43de1efd487a3d4e0ff1825e">DMA2D_FGPFCCR_AI</a>));</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;}</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_FGND_SetLineOffset(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t LineOffset)</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;{</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a9a1b3799763c47fefd4772f10b7df91b">FGOR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gab3994214fb7867cdd705a98306261d4d">DMA2D_FGOR_LO</a>, LineOffset);</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;}</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetLineOffset(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;{</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a9a1b3799763c47fefd4772f10b7df91b">FGOR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gab3994214fb7867cdd705a98306261d4d">DMA2D_FGOR_LO</a>));</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;}</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_FGND_SetColor(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t Red, uint32_t Green, uint32_t Blue)</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;{</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a8e2ca425d2b5655573fd89bca5efb272">FGCOLR</a>, (<a class="code" href="group___peripheral___registers___bits___definition.html#ga0d6b0972e557412c73e0f16f36fcb5c2">DMA2D_FGCOLR_RED</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga883726ad2d4c810d52f1488fb88fbee8">DMA2D_FGCOLR_GREEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga5a5f83d5dbcacb5368cbd7b961eb681a">DMA2D_FGCOLR_BLUE</a>), \</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;             ((Red &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#gadfaa7e4fceb948b57fc24d66905d5f62">DMA2D_FGCOLR_RED_Pos</a>) | (Green &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga73028bde14e13e4cb9dba954485ebc7c">DMA2D_FGCOLR_GREEN_Pos</a>) | Blue));</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;}</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_FGND_SetRedColor(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t Red)</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;{</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a8e2ca425d2b5655573fd89bca5efb272">FGCOLR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga0d6b0972e557412c73e0f16f36fcb5c2">DMA2D_FGCOLR_RED</a>, (Red &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#gadfaa7e4fceb948b57fc24d66905d5f62">DMA2D_FGCOLR_RED_Pos</a>));</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;}</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetRedColor(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;{</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a8e2ca425d2b5655573fd89bca5efb272">FGCOLR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga0d6b0972e557412c73e0f16f36fcb5c2">DMA2D_FGCOLR_RED</a>) &gt;&gt; <a class="code" href="group___peripheral___registers___bits___definition.html#gadfaa7e4fceb948b57fc24d66905d5f62">DMA2D_FGCOLR_RED_Pos</a>);</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;}</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_FGND_SetGreenColor(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t Green)</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;{</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a8e2ca425d2b5655573fd89bca5efb272">FGCOLR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga883726ad2d4c810d52f1488fb88fbee8">DMA2D_FGCOLR_GREEN</a>, (Green &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga73028bde14e13e4cb9dba954485ebc7c">DMA2D_FGCOLR_GREEN_Pos</a>));</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;}</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetGreenColor(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;{</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a8e2ca425d2b5655573fd89bca5efb272">FGCOLR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga883726ad2d4c810d52f1488fb88fbee8">DMA2D_FGCOLR_GREEN</a>) &gt;&gt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga73028bde14e13e4cb9dba954485ebc7c">DMA2D_FGCOLR_GREEN_Pos</a>);</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;}</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_FGND_SetBlueColor(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t Blue)</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;{</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a8e2ca425d2b5655573fd89bca5efb272">FGCOLR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5a5f83d5dbcacb5368cbd7b961eb681a">DMA2D_FGCOLR_BLUE</a>, Blue);</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;}</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetBlueColor(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;{</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a8e2ca425d2b5655573fd89bca5efb272">FGCOLR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5a5f83d5dbcacb5368cbd7b961eb681a">DMA2D_FGCOLR_BLUE</a>));</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;}</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_FGND_SetCLUTMemAddr(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t CLUTMemoryAddress)</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;{</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;  LL_DMA2D_WriteReg(DMA2Dx, FGCMAR, CLUTMemoryAddress);</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;}</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetCLUTMemAddr(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;{</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(LL_DMA2D_ReadReg(DMA2Dx, FGCMAR));</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;}</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_FGND_SetCLUTSize(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t CLUTSize)</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;{</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#ae98f793825b09b2b70300582d2f8a9fe">FGPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga499d209664516db6d8e51c156d297a64">DMA2D_FGPFCCR_CS</a>, (CLUTSize &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#gabf4f1923aef73cac644edd66197d2aaf">DMA2D_FGPFCCR_CS_Pos</a>));</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;}</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetCLUTSize(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;{</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#ae98f793825b09b2b70300582d2f8a9fe">FGPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga499d209664516db6d8e51c156d297a64">DMA2D_FGPFCCR_CS</a>) &gt;&gt; <a class="code" href="group___peripheral___registers___bits___definition.html#gabf4f1923aef73cac644edd66197d2aaf">DMA2D_FGPFCCR_CS_Pos</a>);</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;}</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_FGND_SetCLUTColorMode(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t CLUTColorMode)</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;{</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#ae98f793825b09b2b70300582d2f8a9fe">FGPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga91559d3b49cc6eabc6e5c56fed4d90df">DMA2D_FGPFCCR_CCM</a>, CLUTColorMode);</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;}</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetCLUTColorMode(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;{</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#ae98f793825b09b2b70300582d2f8a9fe">FGPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga91559d3b49cc6eabc6e5c56fed4d90df">DMA2D_FGPFCCR_CCM</a>));</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;}</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_BGND_SetMemAddr(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t MemoryAddress)</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;{</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;  LL_DMA2D_WriteReg(DMA2Dx, BGMAR, MemoryAddress);</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;}</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_BGND_GetMemAddr(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;{</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(LL_DMA2D_ReadReg(DMA2Dx, BGMAR));</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;}</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_BGND_EnableCLUTLoad(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;{</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a2469616cbbe6a9e9afa1b943f326add0">BGPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga8a80d7360eacbea6bdaf6e9e917fcfb3">DMA2D_BGPFCCR_START</a>);</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;}</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_BGND_IsEnabledCLUTLoad(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;{</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a2469616cbbe6a9e9afa1b943f326add0">BGPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga8a80d7360eacbea6bdaf6e9e917fcfb3">DMA2D_BGPFCCR_START</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga8a80d7360eacbea6bdaf6e9e917fcfb3">DMA2D_BGPFCCR_START</a>));</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;}</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_BGND_SetColorMode(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t ColorMode)</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;{</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a2469616cbbe6a9e9afa1b943f326add0">BGPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga68eb0acaf75ebd3ad3c91c09d1120f4e">DMA2D_BGPFCCR_CM</a>, ColorMode);</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;}</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;__STATIC_INLINE uint32_t  LL_DMA2D_BGND_GetColorMode(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;{</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a2469616cbbe6a9e9afa1b943f326add0">BGPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga68eb0acaf75ebd3ad3c91c09d1120f4e">DMA2D_BGPFCCR_CM</a>));</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;}</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_BGND_SetAlphaMode(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t AphaMode)</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;{</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a2469616cbbe6a9e9afa1b943f326add0">BGPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaabed12e8c87f469181c517b5bf45dddf">DMA2D_BGPFCCR_AM</a>, AphaMode);</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;}</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;__STATIC_INLINE uint32_t  LL_DMA2D_BGND_GetAlphaMode(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;{</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a2469616cbbe6a9e9afa1b943f326add0">BGPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaabed12e8c87f469181c517b5bf45dddf">DMA2D_BGPFCCR_AM</a>));</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;}</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_BGND_SetAlpha(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t Alpha)</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;{</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a2469616cbbe6a9e9afa1b943f326add0">BGPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga4bc612a1b1244f639b71a4d32951d0ed">DMA2D_BGPFCCR_ALPHA</a>, (Alpha &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#gafe42d77c7c349b2d1df099fcda8d4b77">DMA2D_BGPFCCR_ALPHA_Pos</a>));</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;}</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;__STATIC_INLINE uint32_t  LL_DMA2D_BGND_GetAlpha(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;{</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a2469616cbbe6a9e9afa1b943f326add0">BGPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga4bc612a1b1244f639b71a4d32951d0ed">DMA2D_BGPFCCR_ALPHA</a>) &gt;&gt; <a class="code" href="group___peripheral___registers___bits___definition.html#gafe42d77c7c349b2d1df099fcda8d4b77">DMA2D_BGPFCCR_ALPHA_Pos</a>);</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;}</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor">#if defined(DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_BGND_SetRBSwapMode(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t RBSwapMode)</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;{</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a2469616cbbe6a9e9afa1b943f326add0">BGPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga4733630007d598c6092525fcee46c732">DMA2D_BGPFCCR_RBS</a>, RBSwapMode);</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;}</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;__STATIC_INLINE uint32_t  LL_DMA2D_BGND_GetRBSwapMode(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;{</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a2469616cbbe6a9e9afa1b943f326add0">BGPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga4733630007d598c6092525fcee46c732">DMA2D_BGPFCCR_RBS</a>));</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;}</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_BGND_SetAlphaInvMode(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t AlphaInversionMode)</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;{</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a2469616cbbe6a9e9afa1b943f326add0">BGPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga58822a3c5617e958e3a4d4723498ed75">DMA2D_BGPFCCR_AI</a>, AlphaInversionMode);</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;}</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;__STATIC_INLINE uint32_t  LL_DMA2D_BGND_GetAlphaInvMode(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;{</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a2469616cbbe6a9e9afa1b943f326add0">BGPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga58822a3c5617e958e3a4d4723498ed75">DMA2D_BGPFCCR_AI</a>));</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;}</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_BGND_SetLineOffset(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t LineOffset)</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;{</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a93ae9fddd0bab5c8938015a540e6371e">BGOR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga52a7059b6f751d5c08c80f2685ad6ae0">DMA2D_BGOR_LO</a>, LineOffset);</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;}</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;__STATIC_INLINE uint32_t  LL_DMA2D_BGND_GetLineOffset(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;{</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a93ae9fddd0bab5c8938015a540e6371e">BGOR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga52a7059b6f751d5c08c80f2685ad6ae0">DMA2D_BGOR_LO</a>));</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;}</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_BGND_SetColor(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t Red, uint32_t Green, uint32_t Blue)</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;{</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a9dad401dfd995251a189d457bc6a5ebd">BGCOLR</a>, (<a class="code" href="group___peripheral___registers___bits___definition.html#ga40b707327b395aa7ed5dcb17d5d63025">DMA2D_BGCOLR_RED</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga00f2e6030b2805bc1317cf9a176128dd">DMA2D_BGCOLR_GREEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga7eed8c8ec566069a0d09afb988562b85">DMA2D_BGCOLR_BLUE</a>), \</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;             ((Red &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#gab73362ffca6fa2ab564f4b12fc3e10cd">DMA2D_BGCOLR_RED_Pos</a>) | (Green &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#gaf171eca865195cbf22beffe33a572294">DMA2D_BGCOLR_GREEN_Pos</a>) | Blue));</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;}</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_BGND_SetRedColor(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t Red)</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;{</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a9dad401dfd995251a189d457bc6a5ebd">BGCOLR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga40b707327b395aa7ed5dcb17d5d63025">DMA2D_BGCOLR_RED</a>, (Red &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#gab73362ffca6fa2ab564f4b12fc3e10cd">DMA2D_BGCOLR_RED_Pos</a>));</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;}</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;__STATIC_INLINE uint32_t  LL_DMA2D_BGND_GetRedColor(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;{</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a9dad401dfd995251a189d457bc6a5ebd">BGCOLR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga40b707327b395aa7ed5dcb17d5d63025">DMA2D_BGCOLR_RED</a>) &gt;&gt; <a class="code" href="group___peripheral___registers___bits___definition.html#gab73362ffca6fa2ab564f4b12fc3e10cd">DMA2D_BGCOLR_RED_Pos</a>);</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;}</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_BGND_SetGreenColor(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t Green)</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;{</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a9dad401dfd995251a189d457bc6a5ebd">BGCOLR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga00f2e6030b2805bc1317cf9a176128dd">DMA2D_BGCOLR_GREEN</a>, (Green &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#gaf171eca865195cbf22beffe33a572294">DMA2D_BGCOLR_GREEN_Pos</a>));</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;}</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;__STATIC_INLINE uint32_t  LL_DMA2D_BGND_GetGreenColor(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;{</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a9dad401dfd995251a189d457bc6a5ebd">BGCOLR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga00f2e6030b2805bc1317cf9a176128dd">DMA2D_BGCOLR_GREEN</a>) &gt;&gt; <a class="code" href="group___peripheral___registers___bits___definition.html#gaf171eca865195cbf22beffe33a572294">DMA2D_BGCOLR_GREEN_Pos</a>);</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;}</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_BGND_SetBlueColor(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t Blue)</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;{</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a9dad401dfd995251a189d457bc6a5ebd">BGCOLR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga7eed8c8ec566069a0d09afb988562b85">DMA2D_BGCOLR_BLUE</a>, Blue);</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;}</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;__STATIC_INLINE uint32_t  LL_DMA2D_BGND_GetBlueColor(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;{</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a9dad401dfd995251a189d457bc6a5ebd">BGCOLR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga7eed8c8ec566069a0d09afb988562b85">DMA2D_BGCOLR_BLUE</a>));</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;}</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_BGND_SetCLUTMemAddr(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t CLUTMemoryAddress)</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;{</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;  LL_DMA2D_WriteReg(DMA2Dx, BGCMAR, CLUTMemoryAddress);</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;}</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;__STATIC_INLINE uint32_t  LL_DMA2D_BGND_GetCLUTMemAddr(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;{</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(LL_DMA2D_ReadReg(DMA2Dx, BGCMAR));</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;}</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_BGND_SetCLUTSize(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t CLUTSize)</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;{</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a2469616cbbe6a9e9afa1b943f326add0">BGPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga6815a2ca2215068895c9a472d7ddda39">DMA2D_BGPFCCR_CS</a>, (CLUTSize &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga341bf4d055a3f3eb9d7b2513edc02c10">DMA2D_BGPFCCR_CS_Pos</a>));</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;}</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;__STATIC_INLINE uint32_t  LL_DMA2D_BGND_GetCLUTSize(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;{</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a2469616cbbe6a9e9afa1b943f326add0">BGPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga6815a2ca2215068895c9a472d7ddda39">DMA2D_BGPFCCR_CS</a>) &gt;&gt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga341bf4d055a3f3eb9d7b2513edc02c10">DMA2D_BGPFCCR_CS_Pos</a>);</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;}</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_BGND_SetCLUTColorMode(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t CLUTColorMode)</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;{</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a2469616cbbe6a9e9afa1b943f326add0">BGPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga7af16ab77cfa65b68d87955f8174c374">DMA2D_BGPFCCR_CCM</a>, CLUTColorMode);</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;}</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;__STATIC_INLINE uint32_t  LL_DMA2D_BGND_GetCLUTColorMode(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;{</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a2469616cbbe6a9e9afa1b943f326add0">BGPFCCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga7af16ab77cfa65b68d87955f8174c374">DMA2D_BGPFCCR_CCM</a>));</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;}</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_IsActiveFlag_CE(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;{</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a03ffbd962bae5def253311b5b385cd07">ISR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga00b811475a96958284c17f32467a19a4">DMA2D_ISR_CEIF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga00b811475a96958284c17f32467a19a4">DMA2D_ISR_CEIF</a>));</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;}</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_IsActiveFlag_CTC(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;{</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a03ffbd962bae5def253311b5b385cd07">ISR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga7bb26c8920a05593c5a4adf37859c8cc">DMA2D_ISR_CTCIF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga7bb26c8920a05593c5a4adf37859c8cc">DMA2D_ISR_CTCIF</a>));</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;}</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_IsActiveFlag_CAE(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;{</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a03ffbd962bae5def253311b5b385cd07">ISR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gae12132e7245c4850274fcdd20bd1b1fd">DMA2D_ISR_CAEIF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gae12132e7245c4850274fcdd20bd1b1fd">DMA2D_ISR_CAEIF</a>));</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;}</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_IsActiveFlag_TW(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;{</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a03ffbd962bae5def253311b5b385cd07">ISR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2602aa4cf6d5ddc62a69221e81650f6d">DMA2D_ISR_TWIF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga2602aa4cf6d5ddc62a69221e81650f6d">DMA2D_ISR_TWIF</a>));</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;}</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_IsActiveFlag_TC(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;{</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a03ffbd962bae5def253311b5b385cd07">ISR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaebfdf3351d8b08d4e6cb20e53027f286">DMA2D_ISR_TCIF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gaebfdf3351d8b08d4e6cb20e53027f286">DMA2D_ISR_TCIF</a>));</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;}</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_IsActiveFlag_TE(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;{</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#a03ffbd962bae5def253311b5b385cd07">ISR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga797e73d0317c5351ebfa81fcec9ee74a">DMA2D_ISR_TEIF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga797e73d0317c5351ebfa81fcec9ee74a">DMA2D_ISR_TEIF</a>));</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;}</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_ClearFlag_CE(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;{</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#aede126199a74ea2a7477c1361537f3c4">IFCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga266c7a5e127e3f4a88a4c0373a3ce2d5">DMA2D_IFCR_CCEIF</a>);</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;}</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_ClearFlag_CTC(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;{</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#aede126199a74ea2a7477c1361537f3c4">IFCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga7581cf290760437ef949a3eef56e843f">DMA2D_IFCR_CCTCIF</a>);</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;}</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_ClearFlag_CAE(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;{</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#aede126199a74ea2a7477c1361537f3c4">IFCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga33acd3c0b766643e754c6eca065dbe38">DMA2D_IFCR_CAECIF</a>);</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;}</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_ClearFlag_TW(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;{</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#aede126199a74ea2a7477c1361537f3c4">IFCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa09a567e729b486217584e51d68c403c">DMA2D_IFCR_CTWIF</a>);</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;}</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_ClearFlag_TC(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;{</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#aede126199a74ea2a7477c1361537f3c4">IFCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga25202fe085a2364676d43a19f4ff5338">DMA2D_IFCR_CTCIF</a>);</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;}</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_ClearFlag_TE(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;{</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#aede126199a74ea2a7477c1361537f3c4">IFCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2cdbdb20e91f692ab5a88bd14390fef6">DMA2D_IFCR_CTEIF</a>);</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;}</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_EnableIT_CE(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;{</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#afb0ef686f69afae3e9614a9b30558dcf">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga6f88086bf1cf446a499f39615eb595ce">DMA2D_CR_CEIE</a>);</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;}</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_EnableIT_CTC(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;{</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#afb0ef686f69afae3e9614a9b30558dcf">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga1799fced31c6fca2cde47755211f05dd">DMA2D_CR_CTCIE</a>);</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;}</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_EnableIT_CAE(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;{</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#afb0ef686f69afae3e9614a9b30558dcf">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gacd16a66047d3972bc09c799fa5d83294">DMA2D_CR_CAEIE</a>);</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;}</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_EnableIT_TW(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;{</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#afb0ef686f69afae3e9614a9b30558dcf">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa6c26d2a790fef15f60efa32c442918f">DMA2D_CR_TWIE</a>);</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;}</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_EnableIT_TC(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;{</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#afb0ef686f69afae3e9614a9b30558dcf">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf750d5a2ed4ca7f746777dbf6927149e">DMA2D_CR_TCIE</a>);</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;}</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_EnableIT_TE(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;{</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#afb0ef686f69afae3e9614a9b30558dcf">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga615079079a7f8c65843b98ea13c89890">DMA2D_CR_TEIE</a>);</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;}</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_DisableIT_CE(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;{</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#afb0ef686f69afae3e9614a9b30558dcf">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga6f88086bf1cf446a499f39615eb595ce">DMA2D_CR_CEIE</a>);</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;}</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_DisableIT_CTC(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;{</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#afb0ef686f69afae3e9614a9b30558dcf">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga1799fced31c6fca2cde47755211f05dd">DMA2D_CR_CTCIE</a>);</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;}</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_DisableIT_CAE(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;{</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#afb0ef686f69afae3e9614a9b30558dcf">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gacd16a66047d3972bc09c799fa5d83294">DMA2D_CR_CAEIE</a>);</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;}</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_DisableIT_TW(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;{</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#afb0ef686f69afae3e9614a9b30558dcf">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa6c26d2a790fef15f60efa32c442918f">DMA2D_CR_TWIE</a>);</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;}</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_DisableIT_TC(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;{</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#afb0ef686f69afae3e9614a9b30558dcf">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf750d5a2ed4ca7f746777dbf6927149e">DMA2D_CR_TCIE</a>);</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;}</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;</div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA2D_DisableIT_TE(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;{</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#afb0ef686f69afae3e9614a9b30558dcf">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga615079079a7f8c65843b98ea13c89890">DMA2D_CR_TEIE</a>);</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;}</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;</div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_IsEnabledIT_CE(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;{</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#afb0ef686f69afae3e9614a9b30558dcf">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga6f88086bf1cf446a499f39615eb595ce">DMA2D_CR_CEIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga6f88086bf1cf446a499f39615eb595ce">DMA2D_CR_CEIE</a>));</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;}</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_IsEnabledIT_CTC(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;{</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#afb0ef686f69afae3e9614a9b30558dcf">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga1799fced31c6fca2cde47755211f05dd">DMA2D_CR_CTCIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga1799fced31c6fca2cde47755211f05dd">DMA2D_CR_CTCIE</a>));</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;}</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_IsEnabledIT_CAE(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;{</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#afb0ef686f69afae3e9614a9b30558dcf">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gacd16a66047d3972bc09c799fa5d83294">DMA2D_CR_CAEIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gacd16a66047d3972bc09c799fa5d83294">DMA2D_CR_CAEIE</a>));</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;}</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_IsEnabledIT_TW(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;{</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#afb0ef686f69afae3e9614a9b30558dcf">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa6c26d2a790fef15f60efa32c442918f">DMA2D_CR_TWIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gaa6c26d2a790fef15f60efa32c442918f">DMA2D_CR_TWIE</a>));</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;}</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;</div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_IsEnabledIT_TC(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;{</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#afb0ef686f69afae3e9614a9b30558dcf">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf750d5a2ed4ca7f746777dbf6927149e">DMA2D_CR_TCIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gaf750d5a2ed4ca7f746777dbf6927149e">DMA2D_CR_TCIE</a>));</div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;}</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;</div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;__STATIC_INLINE uint32_t LL_DMA2D_IsEnabledIT_TE(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx)</div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;{</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DMA2Dx-&gt;<a class="code" href="struct_d_m_a2_d___type_def.html#afb0ef686f69afae3e9614a9b30558dcf">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga615079079a7f8c65843b98ea13c89890">DMA2D_CR_TEIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga615079079a7f8c65843b98ea13c89890">DMA2D_CR_TEIE</a>));</div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;}</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;</div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;</div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<a class="code" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_DMA2D_DeInit(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx);</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<a class="code" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_DMA2D_Init(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, LL_DMA2D_InitTypeDef *DMA2D_InitStruct);</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="keywordtype">void</span> LL_DMA2D_StructInit(LL_DMA2D_InitTypeDef *DMA2D_InitStruct);</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="keywordtype">void</span> LL_DMA2D_ConfigLayer(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, LL_DMA2D_LayerCfgTypeDef *DMA2D_LayerCfg, uint32_t LayerIdx);</div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="keywordtype">void</span> LL_DMA2D_LayerCfgStructInit(LL_DMA2D_LayerCfgTypeDef *DMA2D_LayerCfg);</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="keywordtype">void</span> LL_DMA2D_ConfigOutputColor(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, LL_DMA2D_ColorTypeDef *DMA2D_ColorStruct);</div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;uint32_t LL_DMA2D_GetOutputBlueColor(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t ColorMode);</div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;uint32_t LL_DMA2D_GetOutputGreenColor(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t ColorMode);</div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;uint32_t LL_DMA2D_GetOutputRedColor(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t ColorMode);</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;uint32_t LL_DMA2D_GetOutputAlphaColor(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t ColorMode);</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="keywordtype">void</span> LL_DMA2D_ConfigSize(<a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a> *DMA2Dx, uint32_t NbrOfLines, uint32_t NbrOfPixelsPerLines);</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;</div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined (DMA2D) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;</div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;}</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F7xx_LL_DMA2D_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2cdbdb20e91f692ab5a88bd14390fef6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2cdbdb20e91f692ab5a88bd14390fef6">DMA2D_IFCR_CTEIF</a></div><div class="ttdeci">#define DMA2D_IFCR_CTEIF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7079</div></div>
<div class="ttc" id="struct_d_m_a2_d___type_def_html_a5e5f5a73a2c943723044960897daccc3"><div class="ttname"><a href="struct_d_m_a2_d___type_def.html#a5e5f5a73a2c943723044960897daccc3">DMA2D_TypeDef::AMTCR</a></div><div class="ttdeci">__IO uint32_t AMTCR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:480</div></div>
<div class="ttc" id="group___exported__macro_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:204</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga7af16ab77cfa65b68d87955f8174c374"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7af16ab77cfa65b68d87955f8174c374">DMA2D_BGPFCCR_CCM</a></div><div class="ttdeci">#define DMA2D_BGPFCCR_CCM</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7184</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga7eed8c8ec566069a0d09afb988562b85"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7eed8c8ec566069a0d09afb988562b85">DMA2D_BGCOLR_BLUE</a></div><div class="ttdeci">#define DMA2D_BGCOLR_BLUE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7210</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga58822a3c5617e958e3a4d4723498ed75"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga58822a3c5617e958e3a4d4723498ed75">DMA2D_BGPFCCR_AI</a></div><div class="ttdeci">#define DMA2D_BGPFCCR_AI</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7198</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf750d5a2ed4ca7f746777dbf6927149e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf750d5a2ed4ca7f746777dbf6927149e">DMA2D_CR_TCIE</a></div><div class="ttdeci">#define DMA2D_CR_TCIE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7035</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga64fa2b2fd936575f41106f14e3e0292a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga64fa2b2fd936575f41106f14e3e0292a">DMA2D_CR_SUSP</a></div><div class="ttdeci">#define DMA2D_CR_SUSP</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7026</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga73028bde14e13e4cb9dba954485ebc7c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga73028bde14e13e4cb9dba954485ebc7c">DMA2D_FGCOLR_GREEN_Pos</a></div><div class="ttdeci">#define DMA2D_FGCOLR_GREEN_Pos</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7166</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gabf4f1923aef73cac644edd66197d2aaf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabf4f1923aef73cac644edd66197d2aaf">DMA2D_FGPFCCR_CS_Pos</a></div><div class="ttdeci">#define DMA2D_FGPFCCR_CS_Pos</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7143</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga4bc612a1b1244f639b71a4d32951d0ed"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4bc612a1b1244f639b71a4d32951d0ed">DMA2D_BGPFCCR_ALPHA</a></div><div class="ttdeci">#define DMA2D_BGPFCCR_ALPHA</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7204</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga164c96762ec6cbaac2bff45dd84b97cf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga164c96762ec6cbaac2bff45dd84b97cf">DMA2D_OCOLR_BLUE_1</a></div><div class="ttdeci">#define DMA2D_OCOLR_BLUE_1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7249</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab73362ffca6fa2ab564f4b12fc3e10cd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab73362ffca6fa2ab564f4b12fc3e10cd">DMA2D_BGCOLR_RED_Pos</a></div><div class="ttdeci">#define DMA2D_BGCOLR_RED_Pos</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7214</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab96e4329f0cce1ff4939b86794ace4a5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab96e4329f0cce1ff4939b86794ace4a5">DMA2D_FGPFCCR_CM</a></div><div class="ttdeci">#define DMA2D_FGPFCCR_CM</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7132</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2602aa4cf6d5ddc62a69221e81650f6d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2602aa4cf6d5ddc62a69221e81650f6d">DMA2D_ISR_TWIF</a></div><div class="ttdeci">#define DMA2D_ISR_TWIF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7064</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga31134d8c12473dc1a2993ae779c97764"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga31134d8c12473dc1a2993ae779c97764">DMA2D_FGPFCCR_ALPHA</a></div><div class="ttdeci">#define DMA2D_FGPFCCR_ALPHA</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7159</div></div>
<div class="ttc" id="struct_d_m_a2_d___type_def_html_aa78b34a419d5a35c5504f1818ef9f122"><div class="ttname"><a href="struct_d_m_a2_d___type_def.html#aa78b34a419d5a35c5504f1818ef9f122">DMA2D_TypeDef::LWR</a></div><div class="ttdeci">__IO uint32_t LWR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:479</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga6815a2ca2215068895c9a472d7ddda39"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6815a2ca2215068895c9a472d7ddda39">DMA2D_BGPFCCR_CS</a></div><div class="ttdeci">#define DMA2D_BGPFCCR_CS</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7190</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gac17dc8cf0d9b1f8fe7a10c5f7db07e40"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac17dc8cf0d9b1f8fe7a10c5f7db07e40">DMA2D_FGPFCCR_ALPHA_Pos</a></div><div class="ttdeci">#define DMA2D_FGPFCCR_ALPHA_Pos</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7157</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga8545d0dcde8b511d0ec64eb0c338fe2c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8545d0dcde8b511d0ec64eb0c338fe2c">DMA2D_OCOLR_GREEN_1</a></div><div class="ttdeci">#define DMA2D_OCOLR_GREEN_1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7250</div></div>
<div class="ttc" id="group___exported__macro_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:200</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaebfdf3351d8b08d4e6cb20e53027f286"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaebfdf3351d8b08d4e6cb20e53027f286">DMA2D_ISR_TCIF</a></div><div class="ttdeci">#define DMA2D_ISR_TCIF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7061</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga25202fe085a2364676d43a19f4ff5338"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga25202fe085a2364676d43a19f4ff5338">DMA2D_IFCR_CTCIF</a></div><div class="ttdeci">#define DMA2D_IFCR_CTCIF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7082</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab3994214fb7867cdd705a98306261d4d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab3994214fb7867cdd705a98306261d4d">DMA2D_FGOR_LO</a></div><div class="ttdeci">#define DMA2D_FGOR_LO</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7114</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga9ebac2dac47e0480401202c86c3dacd4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9ebac2dac47e0480401202c86c3dacd4">DMA2D_LWR_LW</a></div><div class="ttdeci">#define DMA2D_LWR_LW</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7296</div></div>
<div class="ttc" id="struct_d_m_a2_d___type_def_html_a03ffbd962bae5def253311b5b385cd07"><div class="ttname"><a href="struct_d_m_a2_d___type_def.html#a03ffbd962bae5def253311b5b385cd07">DMA2D_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:462</div></div>
<div class="ttc" id="struct_d_m_a2_d___type_def_html_afb0ef686f69afae3e9614a9b30558dcf"><div class="ttname"><a href="struct_d_m_a2_d___type_def.html#afb0ef686f69afae3e9614a9b30558dcf">DMA2D_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:461</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf7be9ed42e3543c13c9976a738470d2e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf7be9ed42e3543c13c9976a738470d2e">DMA2D_NLR_NL</a></div><div class="ttdeci">#define DMA2D_NLR_NL</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7287</div></div>
<div class="ttc" id="struct_d_m_a2_d___type_def_html_ae98f793825b09b2b70300582d2f8a9fe"><div class="ttname"><a href="struct_d_m_a2_d___type_def.html#ae98f793825b09b2b70300582d2f8a9fe">DMA2D_TypeDef::FGPFCCR</a></div><div class="ttdeci">__IO uint32_t FGPFCCR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:468</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaad87592b1193d916a4c19772a6f00f3a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaad87592b1193d916a4c19772a6f00f3a">DMA2D_OPFCCR_RBS</a></div><div class="ttdeci">#define DMA2D_OPFCCR_RBS</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7243</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gacd16a66047d3972bc09c799fa5d83294"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacd16a66047d3972bc09c799fa5d83294">DMA2D_CR_CAEIE</a></div><div class="ttdeci">#define DMA2D_CR_CAEIE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7041</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga615079079a7f8c65843b98ea13c89890"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga615079079a7f8c65843b98ea13c89890">DMA2D_CR_TEIE</a></div><div class="ttdeci">#define DMA2D_CR_TEIE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7032</div></div>
<div class="ttc" id="group___exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:179</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga499d209664516db6d8e51c156d297a64"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga499d209664516db6d8e51c156d297a64">DMA2D_FGPFCCR_CS</a></div><div class="ttdeci">#define DMA2D_FGPFCCR_CS</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7145</div></div>
<div class="ttc" id="struct_d_m_a2_d___type_def_html_a07566e4390ac1c55a3fd7f58dd6e33c6"><div class="ttname"><a href="struct_d_m_a2_d___type_def.html#a07566e4390ac1c55a3fd7f58dd6e33c6">DMA2D_TypeDef::OCOLR</a></div><div class="ttdeci">__IO uint32_t OCOLR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:475</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga670329838daa5bf7f6d339914c80d622"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga670329838daa5bf7f6d339914c80d622">DMA2D_FGPFCCR_RBS</a></div><div class="ttdeci">#define DMA2D_FGPFCCR_RBS</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7156</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga612f103b2ebf7e5abd6279b617d74762"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga612f103b2ebf7e5abd6279b617d74762">DMA2D_NLR_PL_Pos</a></div><div class="ttdeci">#define DMA2D_NLR_PL_Pos</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7288</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaad8f10cbb0de796eb4a96448806ecf56"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaad8f10cbb0de796eb4a96448806ecf56">DMA2D_CR_MODE</a></div><div class="ttdeci">#define DMA2D_CR_MODE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7050</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga3e5dccef2a3b408c458365114ca277ac"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3e5dccef2a3b408c458365114ca277ac">DMA2D_AMTCR_DT</a></div><div class="ttdeci">#define DMA2D_AMTCR_DT</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7305</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga266c7a5e127e3f4a88a4c0373a3ce2d5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga266c7a5e127e3f4a88a4c0373a3ce2d5">DMA2D_IFCR_CCEIF</a></div><div class="ttdeci">#define DMA2D_IFCR_CCEIF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7094</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga00b811475a96958284c17f32467a19a4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga00b811475a96958284c17f32467a19a4">DMA2D_ISR_CEIF</a></div><div class="ttdeci">#define DMA2D_ISR_CEIF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7073</div></div>
<div class="ttc" id="group___exported__macro_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:192</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga662bae660d091cd661ae03b7b83b9fff"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga662bae660d091cd661ae03b7b83b9fff">DMA2D_FGPFCCR_AM</a></div><div class="ttdeci">#define DMA2D_FGPFCCR_AM</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7148</div></div>
<div class="ttc" id="struct_d_m_a2_d___type_def_html"><div class="ttname"><a href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a></div><div class="ttdoc">DMA2D Controller. </div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:459</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga797e73d0317c5351ebfa81fcec9ee74a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga797e73d0317c5351ebfa81fcec9ee74a">DMA2D_ISR_TEIF</a></div><div class="ttdeci">#define DMA2D_ISR_TEIF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7058</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gadfaa7e4fceb948b57fc24d66905d5f62"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadfaa7e4fceb948b57fc24d66905d5f62">DMA2D_FGCOLR_RED_Pos</a></div><div class="ttdeci">#define DMA2D_FGCOLR_RED_Pos</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7169</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga40953f4e65135536e5fcbdc72b5b7c60"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga40953f4e65135536e5fcbdc72b5b7c60">DMA2D_OPFCCR_AI</a></div><div class="ttdeci">#define DMA2D_OPFCCR_AI</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7240</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga7581cf290760437ef949a3eef56e843f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7581cf290760437ef949a3eef56e843f">DMA2D_IFCR_CCTCIF</a></div><div class="ttdeci">#define DMA2D_IFCR_CCTCIF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7091</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga7bb26c8920a05593c5a4adf37859c8cc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7bb26c8920a05593c5a4adf37859c8cc">DMA2D_ISR_CTCIF</a></div><div class="ttdeci">#define DMA2D_ISR_CTCIF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7070</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga21ef0ff3efbf1ac68d1221fef8f05371"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga21ef0ff3efbf1ac68d1221fef8f05371">DMA2D_CR_START</a></div><div class="ttdeci">#define DMA2D_CR_START</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7023</div></div>
<div class="ttc" id="struct_d_m_a2_d___type_def_html_a9dad401dfd995251a189d457bc6a5ebd"><div class="ttname"><a href="struct_d_m_a2_d___type_def.html#a9dad401dfd995251a189d457bc6a5ebd">DMA2D_TypeDef::BGCOLR</a></div><div class="ttdeci">__IO uint32_t BGCOLR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:471</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga883726ad2d4c810d52f1488fb88fbee8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga883726ad2d4c810d52f1488fb88fbee8">DMA2D_FGCOLR_GREEN</a></div><div class="ttdeci">#define DMA2D_FGCOLR_GREEN</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7168</div></div>
<div class="ttc" id="struct_d_m_a2_d___type_def_html_a50f9ee49cd295305a56ac58b96d11ded"><div class="ttname"><a href="struct_d_m_a2_d___type_def.html#a50f9ee49cd295305a56ac58b96d11ded">DMA2D_TypeDef::OPFCCR</a></div><div class="ttdeci">__IO uint32_t OPFCCR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:474</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad3928724c5937ffda60f29f272dda4fc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad3928724c5937ffda60f29f272dda4fc">DMA2D_OCOLR_RED_1</a></div><div class="ttdeci">#define DMA2D_OCOLR_RED_1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7251</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab6aab6b2bb5740ad6b5b79f5510eed4a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab6aab6b2bb5740ad6b5b79f5510eed4a">DMA2D_OPFCCR_CM</a></div><div class="ttdeci">#define DMA2D_OPFCCR_CM</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7234</div></div>
<div class="ttc" id="struct_d_m_a2_d___type_def_html_a118208b8645815a2aa670e92d6277199"><div class="ttname"><a href="struct_d_m_a2_d___type_def.html#a118208b8645815a2aa670e92d6277199">DMA2D_TypeDef::OOR</a></div><div class="ttdeci">__IO uint32_t OOR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:477</div></div>
<div class="ttc" id="struct_d_m_a2_d___type_def_html_a9a1b3799763c47fefd4772f10b7df91b"><div class="ttname"><a href="struct_d_m_a2_d___type_def.html#a9a1b3799763c47fefd4772f10b7df91b">DMA2D_TypeDef::FGOR</a></div><div class="ttdeci">__IO uint32_t FGOR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:465</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga4733630007d598c6092525fcee46c732"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4733630007d598c6092525fcee46c732">DMA2D_BGPFCCR_RBS</a></div><div class="ttdeci">#define DMA2D_BGPFCCR_RBS</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7201</div></div>
<div class="ttc" id="struct_d_m_a2_d___type_def_html_a96a187a30051332f029676b6ecd36167"><div class="ttname"><a href="struct_d_m_a2_d___type_def.html#a96a187a30051332f029676b6ecd36167">DMA2D_TypeDef::NLR</a></div><div class="ttdeci">__IO uint32_t NLR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:478</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gae12132e7245c4850274fcdd20bd1b1fd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae12132e7245c4850274fcdd20bd1b1fd">DMA2D_ISR_CAEIF</a></div><div class="ttdeci">#define DMA2D_ISR_CAEIF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7067</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gabe04b2be922ba53ca5c46a4ab9f38d15"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabe04b2be922ba53ca5c46a4ab9f38d15">DMA2D_AMTCR_EN</a></div><div class="ttdeci">#define DMA2D_AMTCR_EN</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7302</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga6f88086bf1cf446a499f39615eb595ce"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6f88086bf1cf446a499f39615eb595ce">DMA2D_CR_CEIE</a></div><div class="ttdeci">#define DMA2D_CR_CEIE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7047</div></div>
<div class="ttc" id="stm32f7xx_8h_html"><div class="ttname"><a href="stm32f7xx_8h.html">stm32f7xx.h</a></div><div class="ttdoc">CMSIS STM32F7xx Device Peripheral Access Layer Header File. </div></div>
<div class="ttc" id="struct_d_m_a2_d___type_def_html_a2469616cbbe6a9e9afa1b943f326add0"><div class="ttname"><a href="struct_d_m_a2_d___type_def.html#a2469616cbbe6a9e9afa1b943f326add0">DMA2D_TypeDef::BGPFCCR</a></div><div class="ttdeci">__IO uint32_t BGPFCCR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:470</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf171eca865195cbf22beffe33a572294"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf171eca865195cbf22beffe33a572294">DMA2D_BGCOLR_GREEN_Pos</a></div><div class="ttdeci">#define DMA2D_BGCOLR_GREEN_Pos</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7211</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafe42d77c7c349b2d1df099fcda8d4b77"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafe42d77c7c349b2d1df099fcda8d4b77">DMA2D_BGPFCCR_ALPHA_Pos</a></div><div class="ttdeci">#define DMA2D_BGPFCCR_ALPHA_Pos</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7202</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga68eb0acaf75ebd3ad3c91c09d1120f4e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga68eb0acaf75ebd3ad3c91c09d1120f4e">DMA2D_BGPFCCR_CM</a></div><div class="ttdeci">#define DMA2D_BGPFCCR_CM</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7177</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5a5f83d5dbcacb5368cbd7b961eb681a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5a5f83d5dbcacb5368cbd7b961eb681a">DMA2D_FGCOLR_BLUE</a></div><div class="ttdeci">#define DMA2D_FGCOLR_BLUE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7165</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaa09a567e729b486217584e51d68c403c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa09a567e729b486217584e51d68c403c">DMA2D_IFCR_CTWIF</a></div><div class="ttdeci">#define DMA2D_IFCR_CTWIF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7085</div></div>
<div class="ttc" id="group___exported__macro_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:196</div></div>
<div class="ttc" id="group___exported__macro_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:194</div></div>
<div class="ttc" id="struct_d_m_a2_d___type_def_html_a8e2ca425d2b5655573fd89bca5efb272"><div class="ttname"><a href="struct_d_m_a2_d___type_def.html#a8e2ca425d2b5655573fd89bca5efb272">DMA2D_TypeDef::FGCOLR</a></div><div class="ttdeci">__IO uint32_t FGCOLR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:469</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga1799fced31c6fca2cde47755211f05dd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1799fced31c6fca2cde47755211f05dd">DMA2D_CR_CTCIE</a></div><div class="ttdeci">#define DMA2D_CR_CTCIE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7044</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga91559d3b49cc6eabc6e5c56fed4d90df"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga91559d3b49cc6eabc6e5c56fed4d90df">DMA2D_FGPFCCR_CCM</a></div><div class="ttdeci">#define DMA2D_FGPFCCR_CCM</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7139</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga52a7059b6f751d5c08c80f2685ad6ae0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga52a7059b6f751d5c08c80f2685ad6ae0">DMA2D_BGOR_LO</a></div><div class="ttdeci">#define DMA2D_BGOR_LO</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7126</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafd4dae0dd24a62d5a70fce6d095761ab"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafd4dae0dd24a62d5a70fce6d095761ab">DMA2D_OOR_LO</a></div><div class="ttdeci">#define DMA2D_OOR_LO</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7281</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaa6c26d2a790fef15f60efa32c442918f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa6c26d2a790fef15f60efa32c442918f">DMA2D_CR_TWIE</a></div><div class="ttdeci">#define DMA2D_CR_TWIE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7038</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gade633c0e602bb412837333b687b1619a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gade633c0e602bb412837333b687b1619a">DMA2D_NLR_PL</a></div><div class="ttdeci">#define DMA2D_NLR_PL</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7290</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaaada795f8e861c5a220054e78c31c512"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaada795f8e861c5a220054e78c31c512">DMA2D_OCOLR_ALPHA_1</a></div><div class="ttdeci">#define DMA2D_OCOLR_ALPHA_1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7252</div></div>
<div class="ttc" id="struct_d_m_a2_d___type_def_html_aede126199a74ea2a7477c1361537f3c4"><div class="ttname"><a href="struct_d_m_a2_d___type_def.html#aede126199a74ea2a7477c1361537f3c4">DMA2D_TypeDef::IFCR</a></div><div class="ttdeci">__IO uint32_t IFCR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:463</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0d6b0972e557412c73e0f16f36fcb5c2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0d6b0972e557412c73e0f16f36fcb5c2">DMA2D_FGCOLR_RED</a></div><div class="ttdeci">#define DMA2D_FGCOLR_RED</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7171</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga7fbd0dfa43de1efd487a3d4e0ff1825e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7fbd0dfa43de1efd487a3d4e0ff1825e">DMA2D_FGPFCCR_AI</a></div><div class="ttdeci">#define DMA2D_FGPFCCR_AI</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7153</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga40b707327b395aa7ed5dcb17d5d63025"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga40b707327b395aa7ed5dcb17d5d63025">DMA2D_BGCOLR_RED</a></div><div class="ttdeci">#define DMA2D_BGCOLR_RED</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7216</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga33acd3c0b766643e754c6eca065dbe38"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga33acd3c0b766643e754c6eca065dbe38">DMA2D_IFCR_CAECIF</a></div><div class="ttdeci">#define DMA2D_IFCR_CAECIF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7088</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga8a80d7360eacbea6bdaf6e9e917fcfb3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8a80d7360eacbea6bdaf6e9e917fcfb3">DMA2D_BGPFCCR_START</a></div><div class="ttdeci">#define DMA2D_BGPFCCR_START</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7187</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga341bf4d055a3f3eb9d7b2513edc02c10"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga341bf4d055a3f3eb9d7b2513edc02c10">DMA2D_BGPFCCR_CS_Pos</a></div><div class="ttdeci">#define DMA2D_BGPFCCR_CS_Pos</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7188</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga697000dd8548ba8a21c3c8efec2bfeb5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga697000dd8548ba8a21c3c8efec2bfeb5">DMA2D_AMTCR_DT_Pos</a></div><div class="ttdeci">#define DMA2D_AMTCR_DT_Pos</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7303</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga00f2e6030b2805bc1317cf9a176128dd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga00f2e6030b2805bc1317cf9a176128dd">DMA2D_BGCOLR_GREEN</a></div><div class="ttdeci">#define DMA2D_BGCOLR_GREEN</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7213</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaabed12e8c87f469181c517b5bf45dddf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaabed12e8c87f469181c517b5bf45dddf">DMA2D_BGPFCCR_AM</a></div><div class="ttdeci">#define DMA2D_BGPFCCR_AM</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7193</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad12973bf311ed4aa10e3f97766d589ca"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad12973bf311ed4aa10e3f97766d589ca">DMA2D_CR_ABORT</a></div><div class="ttdeci">#define DMA2D_CR_ABORT</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7029</div></div>
<div class="ttc" id="struct_d_m_a2_d___type_def_html_a93ae9fddd0bab5c8938015a540e6371e"><div class="ttname"><a href="struct_d_m_a2_d___type_def.html#a93ae9fddd0bab5c8938015a540e6371e">DMA2D_TypeDef::BGOR</a></div><div class="ttdeci">__IO uint32_t BGOR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:467</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga79281f18fe5f1d8f72bfc5493f7fa5f5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga79281f18fe5f1d8f72bfc5493f7fa5f5">DMA2D_FGPFCCR_START</a></div><div class="ttdeci">#define DMA2D_FGPFCCR_START</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:7142</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_397d9aeee4af8edecac90968d93b57df.html">external</a></li><li class="navelem"><a class="el" href="dir_d44dc8085d5faa6a792c35ee8daf1893.html">STM32F7xx_HAL_Drivers</a></li><li class="navelem"><a class="el" href="dir_ad8ec080499984a8e3c23a7affdafd94.html">Inc</a></li><li class="navelem"><a class="el" href="stm32f7xx__ll__dma2d_8h.html">stm32f7xx_ll_dma2d.h</a></li>
    <li class="footer">Generated on Mon Jun 22 2020 02:12:18 for GT RoboCup SSL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
