

================================================================
== Vivado HLS Report for 'eq'
================================================================
* Date:           Tue Sep 25 09:44:49 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.91|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|   51|    4|   52|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- loop    |   49|   49|         7|          -|          -|     7|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    391|    305|
|FIFO             |        -|      -|      -|      -|
|Instance         |        0|     20|   1117|    706|
|Memory           |        2|      -|    132|      8|
|Multiplexer      |        -|      -|      -|    252|
|Register         |        -|      -|    619|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        2|     20|   2259|   1271|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|     25|      6|      7|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+-------+-----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------+---------------------+---------+-------+-----+-----+
    |eq_eqio_s_axi_U         |eq_eqio_s_axi        |        0|      0|  292|  456|
    |eq_mul_16s_32s_32_2_U0  |eq_mul_16s_32s_32_2  |        0|      4|  165|   50|
    |eq_mul_16s_32s_32_2_U1  |eq_mul_16s_32s_32_2  |        0|      4|  165|   50|
    |eq_mul_16s_32s_32_2_U2  |eq_mul_16s_32s_32_2  |        0|      4|  165|   50|
    |eq_mul_17s_32s_32_2_U3  |eq_mul_17s_32s_32_2  |        0|      4|  165|   50|
    |eq_mul_17s_32s_32_2_U4  |eq_mul_17s_32s_32_2  |        0|      4|  165|   50|
    +------------------------+---------------------+---------+-------+-----+-----+
    |Total                   |                     |        0|     20| 1117|  706|
    +------------------------+---------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+-----------+---------+----+----+------+-----+------+-------------+
    |  Memory  |   Module  | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+-----------+---------+----+----+------+-----+------+-------------+
    |coeff_U   |eq_coeff   |        2|   0|   0|    35|   32|     1|         1120|
    |x1_fix_U  |eq_x1_fix  |        0|  32|   2|     7|   16|     1|          112|
    |x2_fix_U  |eq_x1_fix  |        0|  32|   2|     7|   16|     1|          112|
    |y1_fix_U  |eq_y1_fix  |        0|  34|   2|     7|   17|     1|          119|
    |y2_fix_U  |eq_y1_fix  |        0|  34|   2|     7|   17|     1|          119|
    +----------+-----------+---------+----+----+------+-----+------+-------------+
    |Total     |           |        2| 132|   8|    63|   98|     5|         1582|
    +----------+-----------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+----+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+----+----+------------+------------+
    |b_fu_375_p2         |     +    |      0|  14|   9|           3|           1|
    |i_1_fu_530_p2       |     +    |      0|  53|  21|           1|          16|
    |i_2_fu_535_p2       |     +    |      0|  53|  21|           2|          16|
    |i_3_fu_550_p2       |     +    |      0|  53|  21|           2|          16|
    |i_4_fu_555_p2       |     +    |      0|  53|  21|           3|          16|
    |i_5_fu_452_p2       |     +    |      0|  23|  11|           3|           6|
    |i_fu_358_p2         |     +    |      0|  53|  21|          16|          16|
    |tmp_10_fu_420_p2    |     +    |      0|  23|  11|           2|           6|
    |tmp_11_fu_431_p2    |     +    |      0|  23|  11|           3|           6|
    |tmp_7_i_fu_495_p2   |     +    |      0|   0|  32|          32|          32|
    |tmp_8_fu_390_p2     |     +    |      0|  20|  10|           1|           5|
    |tmp_9_fu_401_p2     |     +    |      0|  23|  11|           2|           6|
    |tmp_fu_491_p2       |     +    |      0|   0|  32|          32|          32|
    |out_fu_504_p2       |     -    |      0|   0|  32|          32|          32|
    |tmp_8_i_fu_500_p2   |     -    |      0|   0|  32|          32|          32|
    |exitcond_fu_369_p2  |   icmp   |      0|   0|   1|           3|           2|
    |tmp_s_fu_346_p2     |   icmp   |      0|   0|   8|          16|           3|
    +--------------------+----------+-------+----+----+------------+------------+
    |Total               |          |      0| 391| 305|         185|         243|
    +--------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  65|         12|    1|         12|
    |band_assign_reg_305    |   9|          2|    3|          6|
    |coeff_address0         |  40|          7|    6|         42|
    |coeff_address1         |  27|          5|    6|         30|
    |coeff_d0               |  21|          4|   32|        128|
    |coeff_d1               |  15|          3|   32|         96|
    |i5_reg_293             |   9|          2|    6|         12|
    |reg_341                |   9|          2|   32|         64|
    |sample_assign_reg_317  |   9|          2|   16|         32|
    |tmp_12_reg_328         |   9|          2|   16|         32|
    |tmp_6_reg_281          |   9|          2|   16|         32|
    |x1_fix_address0        |  15|          3|    3|          9|
    |x2_fix_address0        |  15|          3|    3|          9|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 252|         49|  172|        504|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |a1_read_reg_580        |  32|   0|   32|          0|
    |a2_read_reg_575        |  32|   0|   32|          0|
    |ap_CS_fsm              |  11|   0|   11|          0|
    |b1_read_reg_590        |  32|   0|   32|          0|
    |b2_read_reg_585        |  32|   0|   32|          0|
    |b_reg_609              |   3|   0|    3|          0|
    |band_assign_reg_305    |   3|   0|    3|          0|
    |coeff_load_1_reg_649   |  32|   0|   32|          0|
    |coeff_load_2_reg_654   |  32|   0|   32|          0|
    |coeff_load_4_reg_689   |  32|   0|   32|          0|
    |i5_reg_293             |   6|   0|    6|          0|
    |i_5_reg_684            |   6|   0|    6|          0|
    |i_reg_598              |  16|   0|   16|          0|
    |reg_341                |  32|   0|   32|          0|
    |sample_assign_reg_317  |  16|   0|   16|          0|
    |tmp_12_reg_328         |  16|   0|   16|          0|
    |tmp_2_i_reg_719        |  32|   0|   32|          0|
    |tmp_3_i_reg_724        |  32|   0|   32|          0|
    |tmp_4_i_reg_739        |  32|   0|   32|          0|
    |tmp_5_i_reg_744        |  32|   0|   32|          0|
    |tmp_6_reg_281          |  16|   0|   16|          0|
    |tmp_7_i_reg_749        |  32|   0|   32|          0|
    |tmp_i_reg_694          |  32|   0|   32|          0|
    |x1_fix_addr_reg_629    |   3|   0|    3|          0|
    |x1_fix_load_reg_674    |  16|   0|   16|          0|
    |x2_fix_addr_reg_634    |   3|   0|    3|          0|
    |x2_fix_load_reg_679    |  16|   0|   16|          0|
    |y1_fix_addr_reg_639    |   3|   0|    3|          0|
    |y1_fix_load_reg_709    |  17|   0|   17|          0|
    |y2_fix_addr_reg_644    |   3|   0|    3|          0|
    |y2_fix_load_reg_714    |  17|   0|   17|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 619|   0|  619|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_eqio_AWVALID  |  in |    1|    s_axi   |     eqio     |    pointer   |
|s_axi_eqio_AWREADY  | out |    1|    s_axi   |     eqio     |    pointer   |
|s_axi_eqio_AWADDR   |  in |    7|    s_axi   |     eqio     |    pointer   |
|s_axi_eqio_WVALID   |  in |    1|    s_axi   |     eqio     |    pointer   |
|s_axi_eqio_WREADY   | out |    1|    s_axi   |     eqio     |    pointer   |
|s_axi_eqio_WDATA    |  in |   32|    s_axi   |     eqio     |    pointer   |
|s_axi_eqio_WSTRB    |  in |    4|    s_axi   |     eqio     |    pointer   |
|s_axi_eqio_ARVALID  |  in |    1|    s_axi   |     eqio     |    pointer   |
|s_axi_eqio_ARREADY  | out |    1|    s_axi   |     eqio     |    pointer   |
|s_axi_eqio_ARADDR   |  in |    7|    s_axi   |     eqio     |    pointer   |
|s_axi_eqio_RVALID   | out |    1|    s_axi   |     eqio     |    pointer   |
|s_axi_eqio_RREADY   |  in |    1|    s_axi   |     eqio     |    pointer   |
|s_axi_eqio_RDATA    | out |   32|    s_axi   |     eqio     |    pointer   |
|s_axi_eqio_RRESP    | out |    2|    s_axi   |     eqio     |    pointer   |
|s_axi_eqio_BVALID   | out |    1|    s_axi   |     eqio     |    pointer   |
|s_axi_eqio_BREADY   |  in |    1|    s_axi   |     eqio     |    pointer   |
|s_axi_eqio_BRESP    | out |    2|    s_axi   |     eqio     |    pointer   |
|ap_clk              |  in |    1| ap_ctrl_hs |      eq      | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs |      eq      | return value |
|interrupt           | out |    1| ap_ctrl_hs |      eq      | return value |
+--------------------+-----+-----+------------+--------------+--------------+

