# //  Questa Sim
# //  Version 10.7b_1 linux Jul 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do runsim.do
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Copying /tools/mentor/questa_10.7b_1/questasim/linux/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 23:40:24 on Dec 21,2023
# vlog -reportprogress 300 "+acc" -incr ../../rtl/FIR_core/FIR_core.v 
# -- Compiling module FIR_core
# -- Compiling module ALU
# -- Compiling module fix2float
# 
# Top level modules:
# 	FIR_core
# End time: 23:40:24 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 23:40:24 on Dec 21,2023
# vlog -reportprogress 300 "+acc" -incr ../../rtl/FIR_core/AsyncFIFO.v 
# -- Compiling module AsyncFIFO
# -- Compiling module sync_r2w
# -- Compiling module sync_w2r
# -- Compiling module DualRAM
# -- Compiling module rptr_empty
# -- Compiling module wptr_full
# 
# Top level modules:
# 	AsyncFIFO
# End time: 23:40:25 on Dec 21,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 23:40:25 on Dec 21,2023
# vlog -reportprogress 300 "+acc" -incr ../../mem_comp/rf1shd/bin/sram.v 
# -- Compiling module sram
# 
# Top level modules:
# 	sram
# End time: 23:40:25 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 23:40:25 on Dec 21,2023
# vlog -reportprogress 300 "+acc" -incr ../../mem_comp/rf1shd/bin/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 23:40:25 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 23:40:25 on Dec 21,2023
# vlog -reportprogress 300 "+acc" -incr testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:40:25 on Dec 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 23:40:25 on Dec 21,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "FIR_core(fast)".
# Loading work.testbench(fast)
# Loading work.FIR_core(fast)
# Loading work.sram(fast)
# Loading work.memory(fast)
# Loading work.AsyncFIFO(fast)
# Loading work.sync_r2w(fast)
# Loading work.sync_w2r(fast)
# Loading work.DualRAM(fast)
# Loading work.rptr_empty(fast)
# Loading work.wptr_full(fast)
# Loading work.ALU(fast)
# Loading work.fix2float(fast)
# ** Note: $finish    : testbench.v(264)
#    Time: 1001350 us  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at testbench.v line 264
# Causality operation skipped due to absence of debug database file
# End time: 23:41:01 on Dec 21,2023, Elapsed time: 0:00:36
# Errors: 0, Warnings: 2
