[Inputs]
clk
rst
we_i
is_in_delayslot_i
=waddr_i[4:0]=
=raddr_i[4:0]=
=wdata_i[31:0]=
=int_i[5:0]=
=exc_i[31:0]=
=current_inst_addr_i[31:0]=
[Outputs]
timer_int_o
=data_o[31:0]=
=count_o[31:0]=
=compare_o[31:0]=
=status_o[31:0]=
=cause_o[31:0]=
=epc_o[31:0]=
=config_o[31:0]=
=prid_o[31:0]=
[BiDir]
[ATTRIBUTES]
VeriModel CP0

