# RISC-V_based_MYTH
RISC-V based MYTH

![](risc-v/risc-v_banner.png)
### ABOUT THE WORKSHOP
The Workshop is a 5-day basic to advance program that is design for fresher who wants to build a career in VLSI industry. It is a cloud based workshop that comprises of training courses that covers RTL to GDS topics, labs, intelligent assessment program, and documentation to be presented in github which may serve as a resume.
### AUTHOR OF THE WORKSHOP
#### Mr. Kunal Ghosh
Co-founder of VLSI System Design (VSD) Corporation Private Limited
### AGENDA
 [Day 1 : Introduction to RISC-V ISA and GNU compiler toolchainp](#Day1)
  * [Part 1: Introduction to RISC-V basic keywords](#Introduction-to-RISC-V-basic-keywords)
  * [Part 2: Labwork for RISC-V software toolchain](#Part2-Labwork-for-RISC-V-software-toolchain)
  * [Part 3: Integer number representation](#Part3-Integer-number-representation)
 
 [Day 2: PLL Labs and post-layout simulations](#Day2)
  * [Part 9: PLL components circuit design](#Part9-PLL-components-circuit-design)
  * [Part 10: PLL components circuit simulations](#Part10-PLL-components-circuit-simulations)
  * [Part 11: Steps to combine PLL sub-circuits and PLL full design simulation](#Part11-Steps-to-combine-PLL-subcircuits-and-PLL-full-design-simulation)
  * [Part 12: Troubleshooting steps](#Part12-Troubleshooting-steps)
  * [Part 13: Layout design](#Part13-Layout-design)
  * [Part 14: Layout Walkthrough](#Part14-Layout-Walkthrough)
  * [Part 15: Parasitic Extraction](#Part15-Parasitic-Extraction)
  * [Part 16: Post Layout simulations](#Part16-Post-Layout-simulations)
  * [Part 17: Steps to combine layouts](#Part17-Steps-to-combine-layouts)
  * [Part 18: Tapeout theory](#Part18-Tapeout-theory)
  * [Part 19: Tapeout labs](#Part19-Tapeout-labs)

## Day1
