{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629388367000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629388367000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 19 09:52:46 2021 " "Processing started: Thu Aug 19 09:52:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629388367000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1629388367000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DecoBinarioBCD -c DecoBinarioBCD --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DecoBinarioBCD -c DecoBinarioBCD --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1629388367000 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1629388367336 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1629388367336 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A3 a3 conversorBinarioBCD.sv(1) " "Verilog HDL Declaration information at conversorBinarioBCD.sv(1): object \"A3\" differs only in case from object \"a3\" in the same scope" {  } { { "conversorBinarioBCD.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/conversorBinarioBCD.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1629388377168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A2 a2 conversorBinarioBCD.sv(1) " "Verilog HDL Declaration information at conversorBinarioBCD.sv(1): object \"A2\" differs only in case from object \"a2\" in the same scope" {  } { { "conversorBinarioBCD.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/conversorBinarioBCD.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1629388377168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A1 a1 conversorBinarioBCD.sv(1) " "Verilog HDL Declaration information at conversorBinarioBCD.sv(1): object \"A1\" differs only in case from object \"a1\" in the same scope" {  } { { "conversorBinarioBCD.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/conversorBinarioBCD.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1629388377169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorbinariobcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file conversorbinariobcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conversorBinarioBCD " "Found entity 1: conversorBinarioBCD" {  } { { "conversorBinarioBCD.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/conversorBinarioBCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629388377170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1629388377170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decobinariobcd_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file decobinariobcd_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecoBinarioBCD_tb " "Found entity 1: DecoBinarioBCD_tb" {  } { { "DecoBinarioBCD_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/DecoBinarioBCD_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629388377171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1629388377171 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DecoBinarioBCD_tb " "Elaborating entity \"DecoBinarioBCD_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1629388377194 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Iniciando simulacion DecoBinarioBCD_tb.sv(7) " "Verilog HDL Display System Task info at DecoBinarioBCD_tb.sv(7): Iniciando simulacion" {  } { { "DecoBinarioBCD_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/DecoBinarioBCD_tb.sv" 7 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1629388377195 "|DecoBinarioBCD_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorBinarioBCD conversorBinarioBCD:modulo " "Elaborating entity \"conversorBinarioBCD\" for hierarchy \"conversorBinarioBCD:modulo\"" {  } { { "DecoBinarioBCD_tb.sv" "modulo" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/DecoBinarioBCD_tb.sv" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1629388377202 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/output_files/DecoBinarioBCD.map.smsg " "Generated suppressed messages file C:/Users/berta/OneDrive/Documentos/TallerD/lab2/output_files/DecoBinarioBCD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1629388377259 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629388377272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 19 09:52:57 2021 " "Processing ended: Thu Aug 19 09:52:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629388377272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629388377272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629388377272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1629388377272 ""}
