Flow report for risc_v
Wed Mar 27 15:00:38 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Flow Summary                                                                        ;
+------------------------------------+------------------------------------------------+
; Flow Status                        ; Flow Failed - Wed Mar 27 15:00:37 2024         ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; risc_v                                         ;
; Top-level Entity Name              ; led                                            ;
; Family                             ; Cyclone IV E                                   ;
; Device                             ; EP4CE22F17C6                                   ;
; Timing Models                      ; Final                                          ;
; Total logic elements               ; 11,535 / 22,320 ( 52 % )                       ;
;     Total combinational functions  ; 8,316 / 22,320 ( 37 % )                        ;
;     Dedicated logic registers      ; 4,537 / 22,320 ( 20 % )                        ;
; Total registers                    ; 4537                                           ;
; Total pins                         ; 6 / 154 ( 4 % )                                ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 534,144 / 608,256 ( 88 % )                     ;
; Embedded Multiplier 9-bit elements ; 8 / 132 ( 6 % )                                ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                  ;
+------------------------------------+------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 03/27/2024 14:59:25 ;
; Main task         ; Compilation         ;
; Revision Name     ; risc_v              ;
+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                     ; Value                                                                                                                                                                                                                                                                           ; Default Value ; Entity Name ; Section Id                        ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID               ; 39908814911914.171155156515520                                                                                                                                                                                                                                                  ; --            ; --          ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                                                                                                                                                                                                                                                             ; --            ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                                                                                                                                                                                                                                                             ; --            ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                                                                                                                                                                                                                                                             ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                                                                                                                                                                                                                                                             ; --            ; --          ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT              ; Systemverilog Hdl                                                                                                                                                                                                                                                               ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                 ; Questa Intel FPGA (SystemVerilog)                                                                                                                                                                                                                                               ; <None>        ; --          ; --                                ;
; EDA_TIME_SCALE                      ; 1 ps                                                                                                                                                                                                                                                                            ; --            ; --          ; eda_simulation                    ;
; ENABLE_SIGNALTAP                    ; On                                                                                                                                                                                                                                                                              ; --            ; --          ; --                                ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                                                                                                                                                                                                                                              ; --            ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                                                                                                                                                                                                                                               ; --            ; --          ; --                                ;
; MISC_FILE                           ; ram_altera.bsf                                                                                                                                                                                                                                                                  ; --            ; --          ; --                                ;
; MISC_FILE                           ; ram_altera_inst.v                                                                                                                                                                                                                                                               ; --            ; --          ; --                                ;
; MISC_FILE                           ; ram_altera_bb.v                                                                                                                                                                                                                                                                 ; --            ; --          ; --                                ;
; MISC_FILE                           ; altera_ram.bsf                                                                                                                                                                                                                                                                  ; --            ; --          ; --                                ;
; MISC_FILE                           ; altera_ram_inst.v                                                                                                                                                                                                                                                               ; --            ; --          ; --                                ;
; MISC_FILE                           ; altera_ram_bb.v                                                                                                                                                                                                                                                                 ; --            ; --          ; --                                ;
; MISC_FILE                           ; altera_ram_syn.v                                                                                                                                                                                                                                                                ; --            ; --          ; --                                ;
; MISC_FILE                           ; altera_ram1.bsf                                                                                                                                                                                                                                                                 ; --            ; --          ; --                                ;
; MISC_FILE                           ; altera_ram1_inst.v                                                                                                                                                                                                                                                              ; --            ; --          ; --                                ;
; MISC_FILE                           ; altera_ram1_bb.v                                                                                                                                                                                                                                                                ; --            ; --          ; --                                ;
; MISC_FILE                           ; altera_ram1_syn.v                                                                                                                                                                                                                                                               ; --            ; --          ; --                                ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                                                                                                                                                                                                                                                                            ; --            ; --          ; --                                ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family)                                                                                                                                                                                                                                          ; --            ; led         ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family)                                                                                                                                                                                                                                          ; --            ; led         ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family)                                                                                                                                                                                                                                          ; --            ; led         ; Top                               ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                                                                                                                                                                                                                                                             ; --            ; --          ; --                                ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                                                                                                                                                                                           ; --            ; --          ; --                                ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                                                                                                                                                                                                                                                    ; --            ; --          ; --                                ;
; SLD_FILE                            ; db/stp2_auto_stripped.stp                                                                                                                                                                                                                                                       ; --            ; --          ; --                                ;
; SLD_NODE_CREATOR_ID                 ; 110                                                                                                                                                                                                                                                                             ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_ENTITY_NAME                ; sld_signaltap                                                                                                                                                                                                                                                                   ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_RAM_BLOCK_TYPE=AUTO                                                                                                                                                                                                                                                         ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_NODE_INFO=805334528                                                                                                                                                                                                                                                         ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_POWER_UP_TRIGGER=0                                                                                                                                                                                                                                                          ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                                                                                                                                                   ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SEGMENT_SIZE=128                                                                                                                                                                                                                                                            ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                                                                                                                                                      ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                                                                                                                                                  ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_BITS=11                                                                                                                                                                                                                                                               ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_BUFFER_FULL_STOP=1                                                                                                                                                                                                                                                          ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                                                                                                                                                    ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INCREMENTAL_ROUTING=1                                                                                                                                                                                                                                                       ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL=1                                                                                                                                                                                                                                                             ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SAMPLE_DEPTH=128                                                                                                                                                                                                                                                            ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_IN_ENABLED=0                                                                                                                                                                                                                                                        ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_PIPELINE=0                                                                                                                                                                                                                                                          ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_RAM_PIPELINE=0                                                                                                                                                                                                                                                              ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_COUNTER_PIPELINE=0                                                                                                                                                                                                                                                          ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                                                                                                                                            ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                                                                                                                                                    ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                                                                                                                                                   ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_DATA_BITS=77                                                                                                                                                                                                                                                                ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_BITS=77                                                                                                                                                                                                                                                             ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_BITS=77                                                                                                                                                                                                                                                   ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK_LENGTH=252                                                                                                                                                                                                                                                   ; --            ; --          ; auto_signaltap_0                  ;
; TOP_LEVEL_ENTITY                    ; led                                                                                                                                                                                                                                                                             ; risc_v        ; --          ; --                                ;
; USE_SIGNALTAP_FILE                  ; output_files/stp2.stp                                                                                                                                                                                                                                                           ; --            ; --          ; --                                ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:54     ; 1.0                     ; 4939 MB             ; 00:00:26                           ;
; Fitter               ; 00:00:16     ; 1.0                     ; 5577 MB             ; 00:00:07                           ;
; Total                ; 00:01:10     ; --                      ; --                  ; 00:00:33                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; C-Www            ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; C-Www            ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off risc_v -c risc_v
quartus_fit --read_settings_files=off --write_settings_files=off risc_v -c risc_v



