<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\impl\gwsynthesis\nano4k_hdmi_tx.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\nano4k_hdmi_tx.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\nano4k_hdmi_tx.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.8 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jun 26 22:20:43 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2021 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>177</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>128</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>6</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>crystal_oscillator</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>crystalCLK </td>
</tr>
<tr>
<td>pll_10xclock</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>crystalCLK </td>
<td>crystal_oscillator</td>
<td>video_transmitter/blue_tmds/serializer/FCLK </td>
</tr>
<tr>
<td>vertical_pixel_clock</td>
<td>Generated</td>
<td>31777.744</td>
<td>0.031
<td>0.000</td>
<td>15888.872</td>
<td>crystalCLK </td>
<td>crystal_oscillator</td>
<td>video_transmitter/vPixelClk </td>
</tr>
<tr>
<td>video_transmitter/blue_tmds/n217_5</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>video_transmitter/blue_tmds/n217_s1/F </td>
</tr>
<tr>
<td>video_transmitter/green_tmds/n217_5</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>video_transmitter/green_tmds/n217_s1/F </td>
</tr>
<tr>
<td>video_transmitter/red_tmds/n217_5</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>video_transmitter/red_tmds/n217_s1/F </td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>crystalCLK_ibuf/I</td>
<td>crystal_oscillator</td>
<td>clock_5x/pllvr_inst/CLKOUT </td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>crystalCLK_ibuf/I</td>
<td>crystal_oscillator</td>
<td>clock_5x/pllvr_inst/CLKOUTP </td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>14.815</td>
<td>67.500
<td>0.000</td>
<td>7.407</td>
<td>crystalCLK_ibuf/I</td>
<td>crystal_oscillator</td>
<td>clock_5x/pllvr_inst/CLKOUTD </td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>22.222</td>
<td>45.000
<td>0.000</td>
<td>11.111</td>
<td>crystalCLK_ibuf/I</td>
<td>crystal_oscillator</td>
<td>clock_5x/pllvr_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>crystal_oscillator</td>
<td>27.000(MHz)</td>
<td>101.253(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>vertical_pixel_clock</td>
<td>0.031(MHz)</td>
<td>187.408(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>video_transmitter/blue_tmds/n217_5</td>
<td>100.000(MHz)</td>
<td>668.170(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>video_transmitter/green_tmds/n217_5</td>
<td>100.000(MHz)</td>
<td>507.711(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>video_transmitter/red_tmds/n217_5</td>
<td>100.000(MHz)</td>
<td>508.769(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of pll_10xclock!</h4>
<h4>No timing paths to get frequency of clock_5x/pllvr_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clock_5x/pllvr_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clock_5x/pllvr_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clock_5x/pllvr_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>crystal_oscillator</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>crystal_oscillator</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_10xclock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_10xclock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vertical_pixel_clock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vertical_pixel_clock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_transmitter/blue_tmds/n217_5</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_transmitter/blue_tmds/n217_5</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_transmitter/green_tmds/n217_5</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_transmitter/green_tmds/n217_5</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_transmitter/red_tmds/n217_5</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_transmitter/red_tmds/n217_5</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-9.150</td>
<td>video_transmitter/hPosCounter_6_s0/Q</td>
<td>video_transmitter/green_tmds/tmdsCharacterBuff_7_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>video_transmitter/green_tmds/n217_5:[F]</td>
<td>0.186</td>
<td>1.643</td>
<td>7.263</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-8.836</td>
<td>video_transmitter/hPosCounter_6_s0/Q</td>
<td>video_transmitter/red_tmds/tmdsCharacterBuff_7_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>video_transmitter/red_tmds/n217_5:[F]</td>
<td>0.186</td>
<td>1.329</td>
<td>7.263</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-6.955</td>
<td>video_transmitter/hPosCounter_6_s0/Q</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_7_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>video_transmitter/blue_tmds/n217_5:[F]</td>
<td>0.186</td>
<td>1.226</td>
<td>5.485</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.830</td>
<td>video_transmitter/red_tmds/tmdsCharacterBuff_7_s0/Q</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_7_s0/D</td>
<td>video_transmitter/red_tmds/n217_5:[F]</td>
<td>crystal_oscillator:[R]</td>
<td>0.184</td>
<td>-1.329</td>
<td>1.912</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.525</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_7_s0/Q</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_7_s0/D</td>
<td>video_transmitter/blue_tmds/n217_5:[F]</td>
<td>crystal_oscillator:[R]</td>
<td>0.184</td>
<td>-1.226</td>
<td>1.505</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.499</td>
<td>video_transmitter/green_tmds/tmdsCharacterBuff_7_s0/Q</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_7_s0/D</td>
<td>video_transmitter/green_tmds/n217_5:[F]</td>
<td>crystal_oscillator:[R]</td>
<td>0.184</td>
<td>-1.643</td>
<td>1.895</td>
</tr>
<tr>
<td>7</td>
<td>28.359</td>
<td>video_transmitter/hPosCounter_6_s0/Q</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_8_s0/SET</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.635</td>
</tr>
<tr>
<td>8</td>
<td>28.359</td>
<td>video_transmitter/hPosCounter_6_s0/Q</td>
<td>currentPixel_7_s0/RESET</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.635</td>
</tr>
<tr>
<td>9</td>
<td>28.359</td>
<td>video_transmitter/hPosCounter_6_s0/Q</td>
<td>currentPixel_15_s0/RESET</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.635</td>
</tr>
<tr>
<td>10</td>
<td>28.359</td>
<td>video_transmitter/hPosCounter_6_s0/Q</td>
<td>currentPixel_22_s0/RESET</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.635</td>
</tr>
<tr>
<td>11</td>
<td>28.390</td>
<td>video_transmitter/hPosCounter_6_s0/Q</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_9_s0/SET</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.603</td>
</tr>
<tr>
<td>12</td>
<td>28.419</td>
<td>video_transmitter/hPosCounter_6_s0/Q</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_5_s0/RESET</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.575</td>
</tr>
<tr>
<td>13</td>
<td>28.419</td>
<td>video_transmitter/hPosCounter_6_s0/Q</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_6_s0/SET</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.575</td>
</tr>
<tr>
<td>14</td>
<td>28.419</td>
<td>video_transmitter/hPosCounter_6_s0/Q</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_9_s0/SET</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.575</td>
</tr>
<tr>
<td>15</td>
<td>28.791</td>
<td>video_transmitter/hPosCounter_6_s0/Q</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_5_s0/RESET</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.203</td>
</tr>
<tr>
<td>16</td>
<td>28.791</td>
<td>video_transmitter/hPosCounter_6_s0/Q</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_6_s0/SET</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.203</td>
</tr>
<tr>
<td>17</td>
<td>29.175</td>
<td>video_transmitter/hPosCounter_6_s0/Q</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_8_s0/SET</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>7.819</td>
</tr>
<tr>
<td>18</td>
<td>29.475</td>
<td>video_transmitter/hPosCounter_6_s0/Q</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_5_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>7.162</td>
</tr>
<tr>
<td>19</td>
<td>30.611</td>
<td>video_transmitter/hPosCounter_6_s0/Q</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_6_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.026</td>
</tr>
<tr>
<td>20</td>
<td>30.811</td>
<td>video_transmitter/hPosCounter_6_s0/Q</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_9_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.826</td>
</tr>
<tr>
<td>21</td>
<td>31.123</td>
<td>video_transmitter/hPosCounter_6_s0/Q</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_8_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.514</td>
</tr>
<tr>
<td>22</td>
<td>31.397</td>
<td>video_transmitter/hPosCounter_6_s0/Q</td>
<td>currentPixel_7_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.240</td>
</tr>
<tr>
<td>23</td>
<td>32.106</td>
<td>video_transmitter/hPosCounter_5_s0/Q</td>
<td>video_transmitter/hPosCounter_1_s0/RESET</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.888</td>
</tr>
<tr>
<td>24</td>
<td>32.106</td>
<td>video_transmitter/hPosCounter_5_s0/Q</td>
<td>video_transmitter/hPosCounter_2_s0/RESET</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.888</td>
</tr>
<tr>
<td>25</td>
<td>32.106</td>
<td>video_transmitter/hPosCounter_5_s0/Q</td>
<td>video_transmitter/hPosCounter_3_s0/RESET</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.888</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.090</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_7_s0/Q</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_7_s0/D</td>
<td>video_transmitter/blue_tmds/n217_5:[F]</td>
<td>crystal_oscillator:[R]</td>
<td>-0.186</td>
<td>-1.010</td>
<td>0.943</td>
</tr>
<tr>
<td>2</td>
<td>0.099</td>
<td>video_transmitter/green_tmds/tmdsCharacterBuff_7_s0/Q</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_7_s0/D</td>
<td>video_transmitter/green_tmds/n217_5:[F]</td>
<td>crystal_oscillator:[R]</td>
<td>-0.186</td>
<td>-1.348</td>
<td>1.291</td>
</tr>
<tr>
<td>3</td>
<td>0.259</td>
<td>video_transmitter/red_tmds/tmdsCharacterBuff_7_s0/Q</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_7_s0/D</td>
<td>video_transmitter/red_tmds/n217_5:[F]</td>
<td>crystal_oscillator:[R]</td>
<td>-0.186</td>
<td>-1.120</td>
<td>1.223</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>video_transmitter/vPosCounter_0_s0/Q</td>
<td>video_transmitter/vPosCounter_0_s0/D</td>
<td>vertical_pixel_clock:[R]</td>
<td>vertical_pixel_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_7_s0/Q</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_7_s0/D</td>
<td>video_transmitter/blue_tmds/n217_5:[F]</td>
<td>video_transmitter/blue_tmds/n217_5:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.730</td>
<td>video_transmitter/vPosCounter_6_s0/Q</td>
<td>video_transmitter/vPosCounter_6_s0/D</td>
<td>vertical_pixel_clock:[R]</td>
<td>vertical_pixel_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>7</td>
<td>0.730</td>
<td>video_transmitter/vPosCounter_8_s0/Q</td>
<td>video_transmitter/vPosCounter_8_s0/D</td>
<td>vertical_pixel_clock:[R]</td>
<td>vertical_pixel_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>8</td>
<td>0.731</td>
<td>video_transmitter/vPosCounter_2_s0/Q</td>
<td>video_transmitter/vPosCounter_2_s0/D</td>
<td>vertical_pixel_clock:[R]</td>
<td>vertical_pixel_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>9</td>
<td>0.732</td>
<td>video_transmitter/hPosCounter_2_s0/Q</td>
<td>video_transmitter/hPosCounter_2_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.732</td>
</tr>
<tr>
<td>10</td>
<td>0.733</td>
<td>video_transmitter/hPosCounter_8_s0/Q</td>
<td>video_transmitter/hPosCounter_8_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.733</td>
</tr>
<tr>
<td>11</td>
<td>0.738</td>
<td>video_transmitter/hPosCounter_6_s0/Q</td>
<td>video_transmitter/hPosCounter_6_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.738</td>
</tr>
<tr>
<td>12</td>
<td>0.854</td>
<td>video_transmitter/vPosCounter_1_s0/Q</td>
<td>video_transmitter/vPosCounter_1_s0/D</td>
<td>vertical_pixel_clock:[R]</td>
<td>vertical_pixel_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.854</td>
</tr>
<tr>
<td>13</td>
<td>0.855</td>
<td>video_transmitter/hPosCounter_1_s0/Q</td>
<td>video_transmitter/hPosCounter_1_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.855</td>
</tr>
<tr>
<td>14</td>
<td>0.937</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_5_s0/Q</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_0_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>15</td>
<td>0.937</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_7_s0/Q</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_7_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>16</td>
<td>0.937</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_5_s0/Q</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_0_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>17</td>
<td>0.937</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_7_s0/Q</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_7_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>18</td>
<td>0.937</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_8_s0/Q</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_8_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>19</td>
<td>0.937</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_8_s0/Q</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_8_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>20</td>
<td>0.937</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_9_s0/Q</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_9_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>21</td>
<td>0.943</td>
<td>currentPixel_15_s0/Q</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_8_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.943</td>
</tr>
<tr>
<td>22</td>
<td>0.955</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_6_s0/Q</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_2_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.955</td>
</tr>
<tr>
<td>23</td>
<td>0.955</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_9_s0/Q</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_9_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.955</td>
</tr>
<tr>
<td>24</td>
<td>0.955</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_6_s0/Q</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_2_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.955</td>
</tr>
<tr>
<td>25</td>
<td>0.955</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_9_s0/Q</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_9_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.955</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>16.289</td>
<td>17.539</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>crystal_oscillator</td>
<td>currentPixel_22_s0</td>
</tr>
<tr>
<td>2</td>
<td>16.289</td>
<td>17.539</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>crystal_oscillator</td>
<td>currentPixel_7_s0</td>
</tr>
<tr>
<td>3</td>
<td>16.289</td>
<td>17.539</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>crystal_oscillator</td>
<td>video_transmitter/hPosCounter_6_s0</td>
</tr>
<tr>
<td>4</td>
<td>16.289</td>
<td>17.539</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>crystal_oscillator</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_8_s0</td>
</tr>
<tr>
<td>5</td>
<td>16.289</td>
<td>17.539</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>crystal_oscillator</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_7_s0</td>
</tr>
<tr>
<td>6</td>
<td>16.289</td>
<td>17.539</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>crystal_oscillator</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_8_s0</td>
</tr>
<tr>
<td>7</td>
<td>16.289</td>
<td>17.539</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>crystal_oscillator</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_9_s0</td>
</tr>
<tr>
<td>8</td>
<td>16.289</td>
<td>17.539</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>crystal_oscillator</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_9_s0</td>
</tr>
<tr>
<td>9</td>
<td>16.289</td>
<td>17.539</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>crystal_oscillator</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_5_s0</td>
</tr>
<tr>
<td>10</td>
<td>16.289</td>
<td>17.539</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>crystal_oscillator</td>
<td>video_transmitter/hPosCounter_7_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>825.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>815.966</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/tmdsCharacterBuff_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_transmitter/green_tmds/n217_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>815.796</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>817.853</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>video_transmitter/hPosCounter_6_s0/CLK</td>
</tr>
<tr>
<td>818.312</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_6_s0/Q</td>
</tr>
<tr>
<td>819.164</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[3][B]</td>
<td>n81_s3/I2</td>
</tr>
<tr>
<td>820.190</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C25[3][B]</td>
<td style=" background: #97FFFF;">n81_s3/F</td>
</tr>
<tr>
<td>820.611</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_9_s2/I0</td>
</tr>
<tr>
<td>821.433</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/tmdsCharacterBuff_9_s2/F</td>
</tr>
<tr>
<td>824.295</td>
<td>2.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>video_transmitter/green_tmds/n215_s2/I1</td>
</tr>
<tr>
<td>825.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n215_s2/F</td>
</tr>
<tr>
<td>825.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/tmdsCharacterBuff_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/green_tmds/n217_5</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][B]</td>
<td>video_transmitter/green_tmds/n217_s1/F</td>
</tr>
<tr>
<td>816.396</td>
<td>1.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>video_transmitter/green_tmds/tmdsCharacterBuff_7_s0/G</td>
</tr>
<tr>
<td>816.366</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/green_tmds/tmdsCharacterBuff_7_s0</td>
</tr>
<tr>
<td>815.966</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>video_transmitter/green_tmds/tmdsCharacterBuff_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.643</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.670, 36.760%; route: 4.135, 56.930%; tC2Q: 0.458, 6.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>825.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/tmdsCharacterBuff_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_transmitter/red_tmds/n217_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>815.796</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>817.853</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>video_transmitter/hPosCounter_6_s0/CLK</td>
</tr>
<tr>
<td>818.312</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_6_s0/Q</td>
</tr>
<tr>
<td>819.164</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[3][B]</td>
<td>n81_s3/I2</td>
</tr>
<tr>
<td>820.190</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C25[3][B]</td>
<td style=" background: #97FFFF;">n81_s3/F</td>
</tr>
<tr>
<td>820.611</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_9_s2/I0</td>
</tr>
<tr>
<td>821.433</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/tmdsCharacterBuff_9_s2/F</td>
</tr>
<tr>
<td>824.295</td>
<td>2.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>video_transmitter/red_tmds/n215_s2/I1</td>
</tr>
<tr>
<td>825.117</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n215_s2/F</td>
</tr>
<tr>
<td>825.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/tmdsCharacterBuff_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/red_tmds/n217_5</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td>video_transmitter/red_tmds/n217_s1/F</td>
</tr>
<tr>
<td>816.710</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>video_transmitter/red_tmds/tmdsCharacterBuff_7_s0/G</td>
</tr>
<tr>
<td>816.680</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/red_tmds/tmdsCharacterBuff_7_s0</td>
</tr>
<tr>
<td>816.280</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>video_transmitter/red_tmds/tmdsCharacterBuff_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.670, 36.760%; route: 4.135, 56.930%; tC2Q: 0.458, 6.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.710, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.383</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_transmitter/blue_tmds/n217_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>815.796</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>817.853</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>video_transmitter/hPosCounter_6_s0/CLK</td>
</tr>
<tr>
<td>818.312</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_6_s0/Q</td>
</tr>
<tr>
<td>819.636</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_9_s7/I0</td>
</tr>
<tr>
<td>820.662</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/tmdsCharacterBuff_9_s7/F</td>
</tr>
<tr>
<td>821.081</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_9_s3/I1</td>
</tr>
<tr>
<td>821.883</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R11C24[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/tmdsCharacterBuff_9_s3/F</td>
</tr>
<tr>
<td>822.306</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>video_transmitter/blue_tmds/n215_s0/I1</td>
</tr>
<tr>
<td>823.338</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n215_s0/F</td>
</tr>
<tr>
<td>823.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/tmdsCharacterBuff_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/blue_tmds/n217_5</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>video_transmitter/blue_tmds/n217_s1/F</td>
</tr>
<tr>
<td>816.813</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_7_s0/G</td>
</tr>
<tr>
<td>816.783</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_7_s0</td>
</tr>
<tr>
<td>816.383</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.860, 52.144%; route: 2.167, 39.500%; tC2Q: 0.458, 8.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.830</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1188.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1187.793</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/tmdsCharacterBuff_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_transmitter/red_tmds/n217_5:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/red_tmds/n217_5</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td>video_transmitter/red_tmds/n217_s1/F</td>
</tr>
<tr>
<td>1186.710</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>video_transmitter/red_tmds/tmdsCharacterBuff_7_s0/G</td>
</tr>
<tr>
<td>1187.169</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/tmdsCharacterBuff_7_s0/Q</td>
</tr>
<tr>
<td>1188.623</td>
<td>1.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>1186.166</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1188.223</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_7_s0/CLK</td>
</tr>
<tr>
<td>1188.193</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_7_s0</td>
</tr>
<tr>
<td>1187.793</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.710, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.454, 76.034%; tC2Q: 0.458, 23.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1188.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1187.793</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_transmitter/blue_tmds/n217_5:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/blue_tmds/n217_5</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>video_transmitter/blue_tmds/n217_s1/F</td>
</tr>
<tr>
<td>1186.813</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_7_s0/G</td>
</tr>
<tr>
<td>1187.272</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R11C23[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/tmdsCharacterBuff_7_s0/Q</td>
</tr>
<tr>
<td>1188.318</td>
<td>1.047</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>1186.166</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1188.223</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_7_s0/CLK</td>
</tr>
<tr>
<td>1188.193</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_7_s0</td>
</tr>
<tr>
<td>1187.793</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.047, 69.546%; tC2Q: 0.458, 30.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1188.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1187.793</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/tmdsCharacterBuff_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_transmitter/green_tmds/n217_5:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/green_tmds/n217_5</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][B]</td>
<td>video_transmitter/green_tmds/n217_s1/F</td>
</tr>
<tr>
<td>1186.396</td>
<td>1.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>video_transmitter/green_tmds/tmdsCharacterBuff_7_s0/G</td>
</tr>
<tr>
<td>1186.854</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R9C11[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/tmdsCharacterBuff_7_s0/Q</td>
</tr>
<tr>
<td>1188.292</td>
<td>1.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>1186.166</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1188.223</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_7_s0/CLK</td>
</tr>
<tr>
<td>1188.193</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_7_s0</td>
</tr>
<tr>
<td>1187.793</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.643</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.396, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.437, 75.820%; tC2Q: 0.458, 24.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>3.039</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>video_transmitter/hPosCounter_6_s0/CLK</td>
</tr>
<tr>
<td>3.498</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_6_s0/Q</td>
</tr>
<tr>
<td>4.350</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[3][B]</td>
<td>n81_s3/I2</td>
</tr>
<tr>
<td>5.376</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C25[3][B]</td>
<td style=" background: #97FFFF;">n81_s3/F</td>
</tr>
<tr>
<td>5.797</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_9_s2/I0</td>
</tr>
<tr>
<td>6.619</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/tmdsCharacterBuff_9_s2/F</td>
</tr>
<tr>
<td>9.451</td>
<td>2.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_buffer/onesInTmdsBuffer_1_s5/I0</td>
</tr>
<tr>
<td>10.512</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_buffer/onesInTmdsBuffer_1_s5/F</td>
</tr>
<tr>
<td>11.674</td>
<td>1.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_8_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>40.076</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_8_s0/CLK</td>
</tr>
<tr>
<td>40.033</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.909, 33.688%; route: 5.268, 61.004%; tC2Q: 0.458, 5.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>currentPixel_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>3.039</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>video_transmitter/hPosCounter_6_s0/CLK</td>
</tr>
<tr>
<td>3.498</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_6_s0/Q</td>
</tr>
<tr>
<td>4.350</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[3][B]</td>
<td>n81_s3/I2</td>
</tr>
<tr>
<td>5.376</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C25[3][B]</td>
<td style=" background: #97FFFF;">n81_s3/F</td>
</tr>
<tr>
<td>5.797</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_9_s2/I0</td>
</tr>
<tr>
<td>6.619</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/tmdsCharacterBuff_9_s2/F</td>
</tr>
<tr>
<td>9.451</td>
<td>2.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_buffer/onesInTmdsBuffer_1_s5/I0</td>
</tr>
<tr>
<td>10.512</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_buffer/onesInTmdsBuffer_1_s5/F</td>
</tr>
<tr>
<td>11.674</td>
<td>1.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td style=" font-weight:bold;">currentPixel_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>40.076</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>currentPixel_7_s0/CLK</td>
</tr>
<tr>
<td>40.033</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>currentPixel_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.909, 33.688%; route: 5.268, 61.004%; tC2Q: 0.458, 5.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>currentPixel_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>3.039</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>video_transmitter/hPosCounter_6_s0/CLK</td>
</tr>
<tr>
<td>3.498</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_6_s0/Q</td>
</tr>
<tr>
<td>4.350</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[3][B]</td>
<td>n81_s3/I2</td>
</tr>
<tr>
<td>5.376</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C25[3][B]</td>
<td style=" background: #97FFFF;">n81_s3/F</td>
</tr>
<tr>
<td>5.797</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_9_s2/I0</td>
</tr>
<tr>
<td>6.619</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/tmdsCharacterBuff_9_s2/F</td>
</tr>
<tr>
<td>9.451</td>
<td>2.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_buffer/onesInTmdsBuffer_1_s5/I0</td>
</tr>
<tr>
<td>10.512</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_buffer/onesInTmdsBuffer_1_s5/F</td>
</tr>
<tr>
<td>11.674</td>
<td>1.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td style=" font-weight:bold;">currentPixel_15_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>40.076</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>currentPixel_15_s0/CLK</td>
</tr>
<tr>
<td>40.033</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>currentPixel_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.909, 33.688%; route: 5.268, 61.004%; tC2Q: 0.458, 5.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>currentPixel_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>3.039</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>video_transmitter/hPosCounter_6_s0/CLK</td>
</tr>
<tr>
<td>3.498</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_6_s0/Q</td>
</tr>
<tr>
<td>4.350</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[3][B]</td>
<td>n81_s3/I2</td>
</tr>
<tr>
<td>5.376</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C25[3][B]</td>
<td style=" background: #97FFFF;">n81_s3/F</td>
</tr>
<tr>
<td>5.797</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_9_s2/I0</td>
</tr>
<tr>
<td>6.619</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/tmdsCharacterBuff_9_s2/F</td>
</tr>
<tr>
<td>9.451</td>
<td>2.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_buffer/onesInTmdsBuffer_1_s5/I0</td>
</tr>
<tr>
<td>10.512</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_buffer/onesInTmdsBuffer_1_s5/F</td>
</tr>
<tr>
<td>11.674</td>
<td>1.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td style=" font-weight:bold;">currentPixel_22_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>40.076</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>currentPixel_22_s0/CLK</td>
</tr>
<tr>
<td>40.033</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>currentPixel_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.909, 33.688%; route: 5.268, 61.004%; tC2Q: 0.458, 5.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>3.039</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>video_transmitter/hPosCounter_6_s0/CLK</td>
</tr>
<tr>
<td>3.498</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_6_s0/Q</td>
</tr>
<tr>
<td>4.350</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[3][B]</td>
<td>n81_s3/I2</td>
</tr>
<tr>
<td>5.376</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C25[3][B]</td>
<td style=" background: #97FFFF;">n81_s3/F</td>
</tr>
<tr>
<td>5.797</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_9_s2/I0</td>
</tr>
<tr>
<td>6.619</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/tmdsCharacterBuff_9_s2/F</td>
</tr>
<tr>
<td>9.451</td>
<td>2.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_buffer/onesInTmdsBuffer_1_s5/I0</td>
</tr>
<tr>
<td>10.512</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_buffer/onesInTmdsBuffer_1_s5/F</td>
</tr>
<tr>
<td>11.643</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_9_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>40.076</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_9_s0/CLK</td>
</tr>
<tr>
<td>40.033</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.909, 33.812%; route: 5.236, 60.860%; tC2Q: 0.458, 5.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>3.039</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>video_transmitter/hPosCounter_6_s0/CLK</td>
</tr>
<tr>
<td>3.498</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_6_s0/Q</td>
</tr>
<tr>
<td>4.350</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[3][B]</td>
<td>n81_s3/I2</td>
</tr>
<tr>
<td>5.376</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C25[3][B]</td>
<td style=" background: #97FFFF;">n81_s3/F</td>
</tr>
<tr>
<td>5.797</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_9_s2/I0</td>
</tr>
<tr>
<td>6.619</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/tmdsCharacterBuff_9_s2/F</td>
</tr>
<tr>
<td>9.451</td>
<td>2.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_buffer/onesInTmdsBuffer_1_s5/I0</td>
</tr>
<tr>
<td>10.512</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_buffer/onesInTmdsBuffer_1_s5/F</td>
</tr>
<tr>
<td>11.614</td>
<td>1.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>40.076</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_5_s0/CLK</td>
</tr>
<tr>
<td>40.033</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.909, 33.924%; route: 5.208, 60.731%; tC2Q: 0.458, 5.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>3.039</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>video_transmitter/hPosCounter_6_s0/CLK</td>
</tr>
<tr>
<td>3.498</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_6_s0/Q</td>
</tr>
<tr>
<td>4.350</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[3][B]</td>
<td>n81_s3/I2</td>
</tr>
<tr>
<td>5.376</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C25[3][B]</td>
<td style=" background: #97FFFF;">n81_s3/F</td>
</tr>
<tr>
<td>5.797</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_9_s2/I0</td>
</tr>
<tr>
<td>6.619</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/tmdsCharacterBuff_9_s2/F</td>
</tr>
<tr>
<td>9.451</td>
<td>2.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_buffer/onesInTmdsBuffer_1_s5/I0</td>
</tr>
<tr>
<td>10.512</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_buffer/onesInTmdsBuffer_1_s5/F</td>
</tr>
<tr>
<td>11.614</td>
<td>1.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_6_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>40.076</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_6_s0/CLK</td>
</tr>
<tr>
<td>40.033</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.909, 33.924%; route: 5.208, 60.731%; tC2Q: 0.458, 5.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>3.039</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>video_transmitter/hPosCounter_6_s0/CLK</td>
</tr>
<tr>
<td>3.498</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_6_s0/Q</td>
</tr>
<tr>
<td>4.350</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[3][B]</td>
<td>n81_s3/I2</td>
</tr>
<tr>
<td>5.376</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C25[3][B]</td>
<td style=" background: #97FFFF;">n81_s3/F</td>
</tr>
<tr>
<td>5.797</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_9_s2/I0</td>
</tr>
<tr>
<td>6.619</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/tmdsCharacterBuff_9_s2/F</td>
</tr>
<tr>
<td>9.451</td>
<td>2.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_buffer/onesInTmdsBuffer_1_s5/I0</td>
</tr>
<tr>
<td>10.512</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_buffer/onesInTmdsBuffer_1_s5/F</td>
</tr>
<tr>
<td>11.614</td>
<td>1.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_9_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>40.076</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_9_s0/CLK</td>
</tr>
<tr>
<td>40.033</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C12[2][A]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.909, 33.924%; route: 5.208, 60.731%; tC2Q: 0.458, 5.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>3.039</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>video_transmitter/hPosCounter_6_s0/CLK</td>
</tr>
<tr>
<td>3.498</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_6_s0/Q</td>
</tr>
<tr>
<td>4.350</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[3][B]</td>
<td>n81_s3/I2</td>
</tr>
<tr>
<td>5.376</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C25[3][B]</td>
<td style=" background: #97FFFF;">n81_s3/F</td>
</tr>
<tr>
<td>5.797</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_9_s2/I0</td>
</tr>
<tr>
<td>6.619</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/tmdsCharacterBuff_9_s2/F</td>
</tr>
<tr>
<td>9.451</td>
<td>2.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_buffer/onesInTmdsBuffer_1_s5/I0</td>
</tr>
<tr>
<td>10.512</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_buffer/onesInTmdsBuffer_1_s5/F</td>
</tr>
<tr>
<td>11.242</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>40.076</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_5_s0/CLK</td>
</tr>
<tr>
<td>40.033</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.909, 35.463%; route: 4.836, 58.950%; tC2Q: 0.458, 5.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>3.039</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>video_transmitter/hPosCounter_6_s0/CLK</td>
</tr>
<tr>
<td>3.498</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_6_s0/Q</td>
</tr>
<tr>
<td>4.350</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[3][B]</td>
<td>n81_s3/I2</td>
</tr>
<tr>
<td>5.376</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C25[3][B]</td>
<td style=" background: #97FFFF;">n81_s3/F</td>
</tr>
<tr>
<td>5.797</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_9_s2/I0</td>
</tr>
<tr>
<td>6.619</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/tmdsCharacterBuff_9_s2/F</td>
</tr>
<tr>
<td>9.451</td>
<td>2.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_buffer/onesInTmdsBuffer_1_s5/I0</td>
</tr>
<tr>
<td>10.512</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_buffer/onesInTmdsBuffer_1_s5/F</td>
</tr>
<tr>
<td>11.242</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_6_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>40.076</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_6_s0/CLK</td>
</tr>
<tr>
<td>40.033</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[2][A]</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.909, 35.463%; route: 4.836, 58.950%; tC2Q: 0.458, 5.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>3.039</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>video_transmitter/hPosCounter_6_s0/CLK</td>
</tr>
<tr>
<td>3.498</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_6_s0/Q</td>
</tr>
<tr>
<td>4.350</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[3][B]</td>
<td>n81_s3/I2</td>
</tr>
<tr>
<td>5.376</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C25[3][B]</td>
<td style=" background: #97FFFF;">n81_s3/F</td>
</tr>
<tr>
<td>5.797</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_9_s2/I0</td>
</tr>
<tr>
<td>6.619</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/tmdsCharacterBuff_9_s2/F</td>
</tr>
<tr>
<td>9.451</td>
<td>2.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>video_transmitter/red_tmds/ones_in_tmds_buffer/onesInTmdsBuffer_1_s5/I0</td>
</tr>
<tr>
<td>10.512</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/ones_in_tmds_buffer/onesInTmdsBuffer_1_s5/F</td>
</tr>
<tr>
<td>10.858</td>
<td>0.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_8_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>40.076</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_8_s0/CLK</td>
</tr>
<tr>
<td>40.033</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.909, 37.205%; route: 4.451, 56.933%; tC2Q: 0.458, 5.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>3.039</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>video_transmitter/hPosCounter_6_s0/CLK</td>
</tr>
<tr>
<td>3.498</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_6_s0/Q</td>
</tr>
<tr>
<td>4.823</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_9_s7/I0</td>
</tr>
<tr>
<td>5.849</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/tmdsCharacterBuff_9_s7/F</td>
</tr>
<tr>
<td>6.267</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_9_s3/I1</td>
</tr>
<tr>
<td>7.089</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R11C24[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/tmdsCharacterBuff_9_s3/F</td>
</tr>
<tr>
<td>8.412</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_0_s1/I3</td>
</tr>
<tr>
<td>9.234</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/tmdsCharacterBuff_0_s1/F</td>
</tr>
<tr>
<td>10.202</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>40.076</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_5_s0/CLK</td>
</tr>
<tr>
<td>39.676</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.670, 37.278%; route: 4.034, 56.323%; tC2Q: 0.458, 6.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>3.039</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>video_transmitter/hPosCounter_6_s0/CLK</td>
</tr>
<tr>
<td>3.498</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_6_s0/Q</td>
</tr>
<tr>
<td>4.350</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[3][B]</td>
<td>n81_s3/I2</td>
</tr>
<tr>
<td>5.376</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C25[3][B]</td>
<td style=" background: #97FFFF;">n81_s3/F</td>
</tr>
<tr>
<td>5.797</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_9_s2/I0</td>
</tr>
<tr>
<td>6.619</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/tmdsCharacterBuff_9_s2/F</td>
</tr>
<tr>
<td>7.966</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_6_s0/I2</td>
</tr>
<tr>
<td>9.065</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/tmdsCharacterBuff_6_s0/F</td>
</tr>
<tr>
<td>9.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>40.076</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_6_s0/CLK</td>
</tr>
<tr>
<td>39.676</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.947, 48.909%; route: 2.620, 43.485%; tC2Q: 0.458, 7.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>3.039</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>video_transmitter/hPosCounter_6_s0/CLK</td>
</tr>
<tr>
<td>3.498</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_6_s0/Q</td>
</tr>
<tr>
<td>4.823</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_9_s7/I0</td>
</tr>
<tr>
<td>5.849</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/tmdsCharacterBuff_9_s7/F</td>
</tr>
<tr>
<td>6.267</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_9_s3/I1</td>
</tr>
<tr>
<td>7.089</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R11C24[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/tmdsCharacterBuff_9_s3/F</td>
</tr>
<tr>
<td>8.240</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_9_s0/I2</td>
</tr>
<tr>
<td>8.866</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/tmdsCharacterBuff_9_s0/F</td>
</tr>
<tr>
<td>8.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>40.076</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_9_s0/CLK</td>
</tr>
<tr>
<td>39.676</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.474, 42.463%; route: 2.894, 49.670%; tC2Q: 0.458, 7.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>3.039</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>video_transmitter/hPosCounter_6_s0/CLK</td>
</tr>
<tr>
<td>3.498</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_6_s0/Q</td>
</tr>
<tr>
<td>4.823</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_9_s7/I0</td>
</tr>
<tr>
<td>5.849</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/tmdsCharacterBuff_9_s7/F</td>
</tr>
<tr>
<td>6.267</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_9_s3/I1</td>
</tr>
<tr>
<td>7.089</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R11C24[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/tmdsCharacterBuff_9_s3/F</td>
</tr>
<tr>
<td>7.927</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_8_s0/I3</td>
</tr>
<tr>
<td>8.553</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/tmdsCharacterBuff_8_s0/F</td>
</tr>
<tr>
<td>8.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>40.076</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_8_s0/CLK</td>
</tr>
<tr>
<td>39.676</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.474, 44.867%; route: 2.582, 46.820%; tC2Q: 0.458, 8.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.397</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>currentPixel_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>3.039</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>video_transmitter/hPosCounter_6_s0/CLK</td>
</tr>
<tr>
<td>3.498</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_6_s0/Q</td>
</tr>
<tr>
<td>4.350</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[3][B]</td>
<td>n81_s3/I2</td>
</tr>
<tr>
<td>5.382</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C25[3][B]</td>
<td style=" background: #97FFFF;">n81_s3/F</td>
</tr>
<tr>
<td>6.218</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>n97_s3/I0</td>
</tr>
<tr>
<td>6.844</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">n97_s3/F</td>
</tr>
<tr>
<td>7.180</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>n97_s0/I2</td>
</tr>
<tr>
<td>8.279</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">n97_s0/F</td>
</tr>
<tr>
<td>8.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td style=" font-weight:bold;">currentPixel_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>40.076</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>currentPixel_7_s0/CLK</td>
</tr>
<tr>
<td>39.676</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>currentPixel_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 52.614%; route: 2.025, 38.639%; tC2Q: 0.458, 8.747%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/hPosCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>3.039</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[2][B]</td>
<td>video_transmitter/hPosCounter_5_s0/CLK</td>
</tr>
<tr>
<td>3.498</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R9C25[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_5_s0/Q</td>
</tr>
<tr>
<td>4.666</td>
<td>1.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td>video_transmitter/n69_s3/I1</td>
</tr>
<tr>
<td>5.765</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/n69_s3/F</td>
</tr>
<tr>
<td>6.102</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>video_transmitter/n69_s0/I3</td>
</tr>
<tr>
<td>7.128</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/n69_s0/F</td>
</tr>
<tr>
<td>7.927</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>40.076</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>video_transmitter/hPosCounter_1_s0/CLK</td>
</tr>
<tr>
<td>40.033</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>video_transmitter/hPosCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.125, 43.475%; route: 2.304, 47.148%; tC2Q: 0.458, 9.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/hPosCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>3.039</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[2][B]</td>
<td>video_transmitter/hPosCounter_5_s0/CLK</td>
</tr>
<tr>
<td>3.498</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R9C25[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_5_s0/Q</td>
</tr>
<tr>
<td>4.666</td>
<td>1.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td>video_transmitter/n69_s3/I1</td>
</tr>
<tr>
<td>5.765</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/n69_s3/F</td>
</tr>
<tr>
<td>6.102</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>video_transmitter/n69_s0/I3</td>
</tr>
<tr>
<td>7.128</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/n69_s0/F</td>
</tr>
<tr>
<td>7.927</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>40.076</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>video_transmitter/hPosCounter_2_s0/CLK</td>
</tr>
<tr>
<td>40.033</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>video_transmitter/hPosCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.125, 43.475%; route: 2.304, 47.148%; tC2Q: 0.458, 9.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/hPosCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>3.039</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[2][B]</td>
<td>video_transmitter/hPosCounter_5_s0/CLK</td>
</tr>
<tr>
<td>3.498</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R9C25[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_5_s0/Q</td>
</tr>
<tr>
<td>4.666</td>
<td>1.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td>video_transmitter/n69_s3/I1</td>
</tr>
<tr>
<td>5.765</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/n69_s3/F</td>
</tr>
<tr>
<td>6.102</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>video_transmitter/n69_s0/I3</td>
</tr>
<tr>
<td>7.128</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/n69_s0/F</td>
</tr>
<tr>
<td>7.927</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>40.076</td>
<td>2.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td>video_transmitter/hPosCounter_3_s0/CLK</td>
</tr>
<tr>
<td>40.033</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C25[1][B]</td>
<td>video_transmitter/hPosCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.125, 43.475%; route: 2.304, 47.148%; tC2Q: 0.458, 9.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 32.306%; route: 2.057, 67.694%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>817.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_transmitter/blue_tmds/n217_5:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/blue_tmds/n217_5</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>video_transmitter/blue_tmds/n217_s1/F</td>
</tr>
<tr>
<td>816.309</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_7_s0/G</td>
</tr>
<tr>
<td>816.642</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R11C23[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/tmdsCharacterBuff_7_s0/Q</td>
</tr>
<tr>
<td>817.252</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>815.658</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>817.133</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_7_s0/CLK</td>
</tr>
<tr>
<td>817.163</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_7_s0</td>
</tr>
<tr>
<td>817.163</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.309, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.610, 64.653%; tC2Q: 0.333, 35.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>817.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/tmdsCharacterBuff_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_transmitter/green_tmds/n217_5:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/green_tmds/n217_5</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][B]</td>
<td>video_transmitter/green_tmds/n217_s1/F</td>
</tr>
<tr>
<td>815.970</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>video_transmitter/green_tmds/tmdsCharacterBuff_7_s0/G</td>
</tr>
<tr>
<td>816.304</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R9C11[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/tmdsCharacterBuff_7_s0/Q</td>
</tr>
<tr>
<td>817.262</td>
<td>0.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>815.658</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>817.133</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_7_s0/CLK</td>
</tr>
<tr>
<td>817.163</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_7_s0</td>
</tr>
<tr>
<td>817.163</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.348</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.970, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.958, 74.182%; tC2Q: 0.333, 25.818%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>817.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/tmdsCharacterBuff_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_transmitter/red_tmds/n217_5:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/red_tmds/n217_5</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td>video_transmitter/red_tmds/n217_s1/F</td>
</tr>
<tr>
<td>816.198</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>video_transmitter/red_tmds/tmdsCharacterBuff_7_s0/G</td>
</tr>
<tr>
<td>816.532</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/tmdsCharacterBuff_7_s0/Q</td>
</tr>
<tr>
<td>817.422</td>
<td>0.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>815.658</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>817.133</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_7_s0/CLK</td>
</tr>
<tr>
<td>817.163</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_7_s0</td>
</tr>
<tr>
<td>817.163</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.120</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.198, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.890, 72.754%; tC2Q: 0.333, 27.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/vPosCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/vPosCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vertical_pixel_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vertical_pixel_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vertical_pixel_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R11C25[0][B]</td>
<td>video_transmitter/vPixelClk_s29/F</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>video_transmitter/vPosCounter_0_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/vPosCounter_0_s0/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>video_transmitter/n41_s2/I</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/n41_s2/O</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/vPosCounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vertical_pixel_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R11C25[0][B]</td>
<td>video_transmitter/vPixelClk_s29/F</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>video_transmitter/vPosCounter_0_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>video_transmitter/vPosCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_transmitter/blue_tmds/n217_5:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_transmitter/blue_tmds/n217_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/blue_tmds/n217_5</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>video_transmitter/blue_tmds/n217_s1/F</td>
</tr>
<tr>
<td>6.309</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_7_s0/G</td>
</tr>
<tr>
<td>6.642</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R11C23[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/tmdsCharacterBuff_7_s0/Q</td>
</tr>
<tr>
<td>6.646</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>video_transmitter/blue_tmds/n215_s0/I0</td>
</tr>
<tr>
<td>7.018</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n215_s0/F</td>
</tr>
<tr>
<td>7.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/tmdsCharacterBuff_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/blue_tmds/n217_5</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>video_transmitter/blue_tmds/n217_s1/F</td>
</tr>
<tr>
<td>6.309</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_7_s0/G</td>
</tr>
<tr>
<td>6.309</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterBuff_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.309, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.309, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/vPosCounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/vPosCounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vertical_pixel_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vertical_pixel_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vertical_pixel_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R11C25[0][B]</td>
<td>video_transmitter/vPixelClk_s29/F</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>video_transmitter/vPosCounter_6_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/vPosCounter_6_s0/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C20[0][A]</td>
<td>video_transmitter/n35_s/I1</td>
</tr>
<tr>
<td>1.744</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/n35_s/SUM</td>
</tr>
<tr>
<td>1.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/vPosCounter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vertical_pixel_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R11C25[0][B]</td>
<td>video_transmitter/vPixelClk_s29/F</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>video_transmitter/vPosCounter_6_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>video_transmitter/vPosCounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/vPosCounter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/vPosCounter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vertical_pixel_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vertical_pixel_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vertical_pixel_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R11C25[0][B]</td>
<td>video_transmitter/vPixelClk_s29/F</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>video_transmitter/vPosCounter_8_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C20[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/vPosCounter_8_s0/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C20[1][A]</td>
<td>video_transmitter/n33_s/I1</td>
</tr>
<tr>
<td>1.744</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/n33_s/SUM</td>
</tr>
<tr>
<td>1.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/vPosCounter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vertical_pixel_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R11C25[0][B]</td>
<td>video_transmitter/vPixelClk_s29/F</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>video_transmitter/vPosCounter_8_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>video_transmitter/vPosCounter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/vPosCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/vPosCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vertical_pixel_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vertical_pixel_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vertical_pixel_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R11C25[0][B]</td>
<td>video_transmitter/vPixelClk_s29/F</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>video_transmitter/vPosCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/vPosCounter_2_s0/Q</td>
</tr>
<tr>
<td>1.351</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C19[1][A]</td>
<td>video_transmitter/n39_s/I1</td>
</tr>
<tr>
<td>1.745</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/n39_s/SUM</td>
</tr>
<tr>
<td>1.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/vPosCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vertical_pixel_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R11C25[0][B]</td>
<td>video_transmitter/vPixelClk_s29/F</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>video_transmitter/vPosCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>video_transmitter/vPosCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/hPosCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.319</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>video_transmitter/hPosCounter_2_s0/CLK</td>
</tr>
<tr>
<td>2.652</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R9C25[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_2_s0/Q</td>
</tr>
<tr>
<td>2.657</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][A]</td>
<td>video_transmitter/n78_s/I1</td>
</tr>
<tr>
<td>3.051</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/n78_s/SUM</td>
</tr>
<tr>
<td>3.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.319</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>video_transmitter/hPosCounter_2_s0/CLK</td>
</tr>
<tr>
<td>2.319</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>video_transmitter/hPosCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.821%; route: 0.005, 0.645%; tC2Q: 0.333, 45.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/hPosCounter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.319</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td>video_transmitter/hPosCounter_8_s0/CLK</td>
</tr>
<tr>
<td>2.652</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R9C26[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_8_s0/Q</td>
</tr>
<tr>
<td>2.658</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C26[1][A]</td>
<td>video_transmitter/n72_s/I1</td>
</tr>
<tr>
<td>3.052</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/n72_s/SUM</td>
</tr>
<tr>
<td>3.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.319</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td>video_transmitter/hPosCounter_8_s0/CLK</td>
</tr>
<tr>
<td>2.319</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C26[1][A]</td>
<td>video_transmitter/hPosCounter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.734%; route: 0.006, 0.805%; tC2Q: 0.333, 45.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/hPosCounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.319</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>video_transmitter/hPosCounter_6_s0/CLK</td>
</tr>
<tr>
<td>2.652</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_6_s0/Q</td>
</tr>
<tr>
<td>2.663</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C26[0][A]</td>
<td>video_transmitter/n74_s/I1</td>
</tr>
<tr>
<td>3.057</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/n74_s/SUM</td>
</tr>
<tr>
<td>3.057</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.319</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>video_transmitter/hPosCounter_6_s0/CLK</td>
</tr>
<tr>
<td>2.319</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>video_transmitter/hPosCounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.391%; route: 0.011, 1.440%; tC2Q: 0.333, 45.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/vPosCounter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/vPosCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vertical_pixel_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vertical_pixel_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vertical_pixel_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R11C25[0][B]</td>
<td>video_transmitter/vPixelClk_s29/F</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>video_transmitter/vPosCounter_1_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/vPosCounter_1_s0/Q</td>
</tr>
<tr>
<td>1.351</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C19[0][B]</td>
<td>video_transmitter/n40_s/I0</td>
</tr>
<tr>
<td>1.868</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/n40_s/SUM</td>
</tr>
<tr>
<td>1.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/vPosCounter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vertical_pixel_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R11C25[0][B]</td>
<td>video_transmitter/vPixelClk_s29/F</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>video_transmitter/vPosCounter_1_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>video_transmitter/vPosCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.548%; route: 0.004, 0.415%; tC2Q: 0.333, 39.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/hPosCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.319</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>video_transmitter/hPosCounter_1_s0/CLK</td>
</tr>
<tr>
<td>2.652</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C25[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_1_s0/Q</td>
</tr>
<tr>
<td>2.657</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[0][B]</td>
<td>video_transmitter/n79_s/I0</td>
</tr>
<tr>
<td>3.174</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/n79_s/SUM</td>
</tr>
<tr>
<td>3.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.319</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>video_transmitter/hPosCounter_1_s0/CLK</td>
</tr>
<tr>
<td>2.319</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>video_transmitter/hPosCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.464%; route: 0.005, 0.552%; tC2Q: 0.333, 38.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.255</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.319</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_5_s0/CLK</td>
</tr>
<tr>
<td>2.652</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_5_s0/Q</td>
</tr>
<tr>
<td>3.255</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/tmdsCharacterOut_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.319</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_0_s0/CLK</td>
</tr>
<tr>
<td>2.319</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.255</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.319</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_7_s0/CLK</td>
</tr>
<tr>
<td>2.652</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_7_s0/Q</td>
</tr>
<tr>
<td>3.255</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/tmdsCharacterOut_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.319</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_7_s0/CLK</td>
</tr>
<tr>
<td>2.319</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.255</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.319</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_5_s0/CLK</td>
</tr>
<tr>
<td>2.652</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_5_s0/Q</td>
</tr>
<tr>
<td>3.255</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/tmdsCharacterOut_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.319</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_0_s0/CLK</td>
</tr>
<tr>
<td>2.319</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.255</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.319</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_7_s0/CLK</td>
</tr>
<tr>
<td>2.652</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_7_s0/Q</td>
</tr>
<tr>
<td>3.255</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/tmdsCharacterOut_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.319</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_7_s0/CLK</td>
</tr>
<tr>
<td>2.319</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.255</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.319</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_8_s0/CLK</td>
</tr>
<tr>
<td>2.652</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_8_s0/Q</td>
</tr>
<tr>
<td>3.255</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/tmdsCharacterOut_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.319</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_8_s0/CLK</td>
</tr>
<tr>
<td>2.319</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.255</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.319</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_8_s0/CLK</td>
</tr>
<tr>
<td>2.652</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_8_s0/Q</td>
</tr>
<tr>
<td>3.255</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/tmdsCharacterOut_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.319</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_8_s0/CLK</td>
</tr>
<tr>
<td>2.319</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.255</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.319</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_9_s0/CLK</td>
</tr>
<tr>
<td>2.652</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_9_s0/Q</td>
</tr>
<tr>
<td>3.255</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/tmdsCharacterOut_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.319</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_9_s0/CLK</td>
</tr>
<tr>
<td>2.319</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>currentPixel_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.319</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>currentPixel_15_s0/CLK</td>
</tr>
<tr>
<td>2.652</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C28[0][B]</td>
<td style=" font-weight:bold;">currentPixel_15_s0/Q</td>
</tr>
<tr>
<td>2.890</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>video_transmitter/green_tmds/tmdsCharacterBuff_8_s3/I</td>
</tr>
<tr>
<td>3.262</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/tmdsCharacterBuff_8_s3/O</td>
</tr>
<tr>
<td>3.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.319</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_8_s0/CLK</td>
</tr>
<tr>
<td>2.319</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.452%; route: 0.238, 25.196%; tC2Q: 0.333, 35.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.319</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_6_s0/CLK</td>
</tr>
<tr>
<td>2.652</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_6_s0/Q</td>
</tr>
<tr>
<td>3.273</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/tmdsCharacterOut_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.319</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_2_s0/CLK</td>
</tr>
<tr>
<td>2.319</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 65.086%; tC2Q: 0.333, 34.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.319</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_9_s0/CLK</td>
</tr>
<tr>
<td>2.652</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/tmdsCharacterOut_xfer_pipe_9_s0/Q</td>
</tr>
<tr>
<td>3.273</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/tmdsCharacterOut_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.319</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_9_s0/CLK</td>
</tr>
<tr>
<td>2.319</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 65.086%; tC2Q: 0.333, 34.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.319</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_6_s0/CLK</td>
</tr>
<tr>
<td>2.652</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_6_s0/Q</td>
</tr>
<tr>
<td>3.273</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/tmdsCharacterOut_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.319</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_2_s0/CLK</td>
</tr>
<tr>
<td>2.319</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 65.086%; tC2Q: 0.333, 34.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.319</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_9_s0/CLK</td>
</tr>
<tr>
<td>2.652</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_9_s0/Q</td>
</tr>
<tr>
<td>3.273</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/tmdsCharacterOut_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.319</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_9_s0/CLK</td>
</tr>
<tr>
<td>2.319</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 65.086%; tC2Q: 0.333, 34.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 36.416%; route: 1.474, 63.584%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.289</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.539</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>currentPixel_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>21.817</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>currentPixel_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>39.356</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>currentPixel_22_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.289</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.539</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>currentPixel_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>21.817</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>currentPixel_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>39.356</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>currentPixel_7_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.289</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.539</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/hPosCounter_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>21.817</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/hPosCounter_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>39.356</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/hPosCounter_6_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.289</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.539</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>21.817</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>39.356</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_8_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.289</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.539</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>21.817</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>39.356</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_7_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.289</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.539</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>21.817</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>39.356</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_8_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.289</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.539</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>21.817</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>39.356</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_xfer_pipe_9_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.289</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.539</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>21.817</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>39.356</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_9_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.289</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.539</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>21.817</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>39.356</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_xfer_pipe_5_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.289</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.539</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/hPosCounter_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>21.817</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/hPosCounter_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>39.356</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/hPosCounter_7_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>48</td>
<td>crystalCLK_d</td>
<td>-9.150</td>
<td>2.645</td>
</tr>
<tr>
<td>38</td>
<td>verticalPix[9]</td>
<td>31772.701</td>
<td>3.613</td>
</tr>
<tr>
<td>38</td>
<td>tmdsCharacterBuff_9_5</td>
<td>-9.150</td>
<td>2.862</td>
</tr>
<tr>
<td>17</td>
<td>onesInTmdsBuffer_1_14</td>
<td>28.359</td>
<td>1.657</td>
</tr>
<tr>
<td>11</td>
<td>horizontalPix[6]</td>
<td>-9.150</td>
<td>1.325</td>
</tr>
<tr>
<td>10</td>
<td>vPixelClk</td>
<td>31772.410</td>
<td>2.045</td>
</tr>
<tr>
<td>10</td>
<td>n30_3</td>
<td>31772.408</td>
<td>1.794</td>
</tr>
<tr>
<td>10</td>
<td>n69_3</td>
<td>32.106</td>
<td>0.824</td>
</tr>
<tr>
<td>9</td>
<td>horizontalPix[5]</td>
<td>-8.497</td>
<td>1.178</td>
</tr>
<tr>
<td>9</td>
<td>horizontalPix[8]</td>
<td>-7.160</td>
<td>0.994</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C25</td>
<td>41.67%</td>
</tr>
<tr>
<td>R9C26</td>
<td>41.67%</td>
</tr>
<tr>
<td>R11C19</td>
<td>29.17%</td>
</tr>
<tr>
<td>R9C22</td>
<td>27.78%</td>
</tr>
<tr>
<td>R9C12</td>
<td>25.00%</td>
</tr>
<tr>
<td>R9C14</td>
<td>23.61%</td>
</tr>
<tr>
<td>R9C16</td>
<td>20.83%</td>
</tr>
<tr>
<td>R11C20</td>
<td>20.83%</td>
</tr>
<tr>
<td>R9C11</td>
<td>20.83%</td>
</tr>
<tr>
<td>R9C20</td>
<td>19.44%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name crystal_oscillator -period 37.037 -waveform {0 18.518} [get_ports {crystalCLK}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name pll_10xclock -source [get_ports {crystalCLK}] -master_clock crystal_oscillator -multiply_by 5 [get_pins {video_transmitter/blue_tmds/serializer/FCLK}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name vertical_pixel_clock -source [get_ports {crystalCLK}] -master_clock crystal_oscillator -divide_by 858 [get_nets {video_transmitter/vPixelClk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
