$timescale 10ns $end
$scope module logic $end
$var wire 1 ! PINA0 $end
$var wire 8 " PORTB $end
$upscope $end
$enddefinitions $end
$dumpvars
x!
bxxxxxxxx "
$end
#2400
b00000000 "
#2462
b00000000 "
#2463
b00000000 "
#3700
0!
#14300
b00000001 "
#14301
b00000001 "
#15300
b00000001 "
#15301
b00000001 "
#16300
b00000001 "
#16301
b00000001 "
#17300
b00000001 "
#17301
b00000001 "
#18300
b00000001 "
#18301
b00000001 "
#24362
b00000001 "
#24363
b00000001 "
#25362
b00000001 "
#25363
b00000001 "
#26362
b00000001 "
#26363
b00000001 "
#27362
b00000001 "
#27363
b00000001 "
#28537
b00000000 "
#28538
b00000000 "
#29637
b00000000 "
#29638
b00000000 "
#30737
b00000000 "
#30738
b00000000 "
#31837
b00000000 "
#31838
b00000000 "
#32937
b00000000 "
#32938
b00000000 "
#38850
b00000001 "
#38851
b00000001 "
#39850
b00000001 "
#39851
b00000001 "
#40850
b00000001 "
#40851
b00000001 "
#41850
b00000001 "
#41851
b00000001 "
#43100
b00000000 "
#43101
b00000000 "
