$date
	Wed Oct 23 16:21:50 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Exper3_1 $end
$scope module e3_1 $end
$var wire 1 ! clk $end
$var wire 1 " din $end
$var wire 1 # en_n $end
$var wire 1 $ rst_n $end
$var reg 1 % q $end
$var reg 1 & q_n $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
x%
1$
0#
0"
0!
$end
#2000
1&
0%
1!
#4000
1"
0!
#6000
0&
1%
1!
#8000
0"
0!
#10000
1&
0%
1!
#12000
0!
#14000
1"
1#
1!
#16000
0!
#18000
0"
1!
#20000
0#
1"
0!
#22000
0&
1%
1!
#24000
0!
#26000
1&
0%
0$
1!
#28000
