// Seed: 2165081308
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input wire id_2,
    input uwire id_3,
    input wand id_4,
    output tri0 id_5
    , id_11,
    output tri0 id_6,
    output tri1 id_7,
    output supply0 id_8,
    input tri0 id_9
);
  id_12 :
  assert property (@(posedge 1) 1'h0)
  else $display(1, 1'b0, 1, 1);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_12,
      id_12,
      id_12,
      id_12,
      id_11
  );
  wire id_13;
endmodule
