# do LogicalStep_Lab2_top_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying c:/software/Altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:/software/Altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {N:/VHDL/Lab2/adder_8bit.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 13:51:38 on Jun 03,2017
# vcom -reportprogress 300 -93 -work work N:/VHDL/Lab2/adder_8bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adder_8bit
# -- Compiling architecture adder_8bit of adder_8bit
# End time: 13:51:38 on Jun 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {N:/VHDL/Lab2/two_one_mux.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 13:51:38 on Jun 03,2017
# vcom -reportprogress 300 -93 -work work N:/VHDL/Lab2/two_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity two_one_mux
# -- Compiling architecture two_one_mux of two_one_mux
# End time: 13:51:38 on Jun 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {N:/VHDL/Lab2/SevenSegment.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 13:51:38 on Jun 03,2017
# vcom -reportprogress 300 -93 -work work N:/VHDL/Lab2/SevenSegment.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SevenSegment
# -- Compiling architecture Behavioral of SevenSegment
# End time: 13:51:39 on Jun 03,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {N:/VHDL/Lab2/segment7_mux.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 13:51:39 on Jun 03,2017
# vcom -reportprogress 300 -93 -work work N:/VHDL/Lab2/segment7_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity segment7_mux
# -- Compiling architecture syn of segment7_mux
# End time: 13:51:40 on Jun 03,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {N:/VHDL/Lab2/LogicalStep_Lab2_top.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 13:51:40 on Jun 03,2017
# vcom -reportprogress 300 -93 -work work N:/VHDL/Lab2/LogicalStep_Lab2_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LogicalStep_Lab2_top
# -- Compiling architecture SimpleCircuit of LogicalStep_Lab2_top
# ** Error: N:/VHDL/Lab2/LogicalStep_Lab2_top.vhd(97): (vcom-1436) Actual expression (infix expression) of formal "in_1" is not globally static.
# 
# ** Error: N:/VHDL/Lab2/LogicalStep_Lab2_top.vhd(97): (vcom-1436) Actual expression (infix expression) of formal "in_2" is not globally static.
# 
# ** Error: N:/VHDL/Lab2/LogicalStep_Lab2_top.vhd(99): (vcom-1436) Actual expression (prefix expression) of formal "push_B" is not globally static.
# 
# ** Error: N:/VHDL/Lab2/LogicalStep_Lab2_top.vhd(104): (vcom-1436) Actual expression (prefix expression) of formal "toggle" is not globally static.
# 
# ** Error: N:/VHDL/Lab2/LogicalStep_Lab2_top.vhd(104): (vcom-1436) Actual expression (infix expression) of formal "in_1" is not globally static.
# 
# ** Error: N:/VHDL/Lab2/LogicalStep_Lab2_top.vhd(106): (vcom-1436) Actual expression (infix expression) of formal "in_2" is not globally static.
# 
# ** Error: N:/VHDL/Lab2/LogicalStep_Lab2_top.vhd(108): VHDL Compiler exiting
# End time: 13:51:40 on Jun 03,2017, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: c:/software/Altera/15.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./LogicalStep_Lab2_top_run_msim_rtl_vhdl.do line 12
# c:/software/Altera/15.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {N:/VHDL/Lab2/LogicalStep_Lab2_top.vhd}"
asdas
# invalid command name "asdas"
