# 128-bit-AES-by-Verilog
This is a 128-bit AES encryptor written by Verilog. Each encryption round takes two clock periods in average.
