// Seed: 825046603
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2
);
  output id_2;
  inout id_1;
  logic id_2;
  assign id_2 = id_1 ? id_1 : id_1;
endmodule
