{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581226799525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581226799532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 08 21:39:59 2020 " "Processing started: Sat Feb 08 21:39:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581226799532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1581226799532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_Music_Box -c FPGA_Music_Box " "Command: quartus_sta FPGA_Music_Box -c FPGA_Music_Box" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1581226799532 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1581226799749 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1581226800298 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1581226800298 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581226800344 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581226800344 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_Music_Box.sdc " "Synopsys Design Constraints File file not found: 'FPGA_Music_Box.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1581226800717 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1581226800717 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " "create_clock -period 1.000 -name SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1581226800719 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name max10Board_50MhzClock max10Board_50MhzClock " "create_clock -period 1.000 -name max10Board_50MhzClock max10Board_50MhzClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1581226800719 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClockGenerator:clockGenerator_100hz\|outputClock ClockGenerator:clockGenerator_100hz\|outputClock " "create_clock -period 1.000 -name ClockGenerator:clockGenerator_100hz\|outputClock ClockGenerator:clockGenerator_100hz\|outputClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1581226800719 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581226800719 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1581226800721 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581226800722 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1581226800723 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1581226800735 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1581226800747 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1581226800749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.785 " "Worst-case setup slack is -3.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226800759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226800759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.785             -83.459 max10Board_50MhzClock  " "   -3.785             -83.459 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226800759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.290             -84.501 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "   -3.290             -84.501 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226800759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.452             -28.076 ClockGenerator:clockGenerator_100hz\|outputClock  " "   -2.452             -28.076 ClockGenerator:clockGenerator_100hz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226800759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581226800759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.347 " "Worst-case hold slack is 0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226800771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226800771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 ClockGenerator:clockGenerator_100hz\|outputClock  " "    0.347               0.000 ClockGenerator:clockGenerator_100hz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226800771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "    0.347               0.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226800771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 max10Board_50MhzClock  " "    0.347               0.000 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226800771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581226800771 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581226800784 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581226800797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226800810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226800810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -71.747 max10Board_50MhzClock  " "   -3.000             -71.747 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226800810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -44.896 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "   -1.403             -44.896 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226800810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -16.836 ClockGenerator:clockGenerator_100hz\|outputClock  " "   -1.403             -16.836 ClockGenerator:clockGenerator_100hz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226800810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581226800810 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1581226800838 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1581226800868 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1581226801858 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581226802017 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1581226802035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.421 " "Worst-case setup slack is -3.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226802055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226802055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.421             -71.560 max10Board_50MhzClock  " "   -3.421             -71.560 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226802055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.986             -75.575 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "   -2.986             -75.575 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226802055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.158             -24.671 ClockGenerator:clockGenerator_100hz\|outputClock  " "   -2.158             -24.671 ClockGenerator:clockGenerator_100hz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226802055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581226802055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226802099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226802099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 ClockGenerator:clockGenerator_100hz\|outputClock  " "    0.311               0.000 ClockGenerator:clockGenerator_100hz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226802099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "    0.311               0.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226802099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 max10Board_50MhzClock  " "    0.312               0.000 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226802099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581226802099 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581226802111 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581226802121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226802130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226802130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -71.747 max10Board_50MhzClock  " "   -3.000             -71.747 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226802130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -44.896 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "   -1.403             -44.896 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226802130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -16.836 ClockGenerator:clockGenerator_100hz\|outputClock  " "   -1.403             -16.836 ClockGenerator:clockGenerator_100hz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226802130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581226802130 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1581226802147 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581226802386 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1581226802388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.096 " "Worst-case setup slack is -1.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226802397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226802397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.096              -8.558 max10Board_50MhzClock  " "   -1.096              -8.558 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226802397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.792             -16.049 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "   -0.792             -16.049 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226802397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.460              -5.017 ClockGenerator:clockGenerator_100hz\|outputClock  " "   -0.460              -5.017 ClockGenerator:clockGenerator_100hz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226802397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581226802397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226802407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226802407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "    0.151               0.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226802407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 ClockGenerator:clockGenerator_100hz\|outputClock  " "    0.152               0.000 ClockGenerator:clockGenerator_100hz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226802407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 max10Board_50MhzClock  " "    0.152               0.000 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226802407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581226802407 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581226802422 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581226802432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226802441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226802441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -60.367 max10Board_50MhzClock  " "   -3.000             -60.367 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226802441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "   -1.000             -32.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226802441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 ClockGenerator:clockGenerator_100hz\|outputClock  " "   -1.000             -12.000 ClockGenerator:clockGenerator_100hz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581226802441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581226802441 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1581226804013 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1581226804013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581226804171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 08 21:40:04 2020 " "Processing ended: Sat Feb 08 21:40:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581226804171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581226804171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581226804171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1581226804171 ""}
