Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Dec 16 00:05:55 2022
| Host         : PcFraLenzi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    4           
TIMING-18  Warning   Missing input or output delay   3           
TIMING-20  Warning   Non-clocked latch               260         
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (260)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (264)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (260)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_pp1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_counter_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_pp1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/data_counter_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_pp1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_counter_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_pp1_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (264)
--------------------------------------------------
 There are 264 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.165        0.000                      0                 3762        0.020        0.000                      0                 3762        3.000        0.000                       0                  1670  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
sys_clock                      {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0        0.165        0.000                      0                 2634        0.020        0.000                      0                 2634        4.020        0.000                       0                  1666  
  clkfbout_design_1_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_design_1_clk_wiz_0  clk_out1_design_1_clk_wiz_0        4.047        0.000                      0                 1128        0.368        0.000                      0                 1128  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                    clk_out1_design_1_clk_wiz_0  
(none)                       clk_out1_design_1_clk_wiz_0  clk_out1_design_1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                       clk_out1_design_1_clk_wiz_0                               
(none)                       clkfbout_design_1_clk_wiz_0                               
(none)                                                    clk_out1_design_1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re_reg[-1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.805ns  (logic 3.294ns (33.595%)  route 6.511ns (66.405%))
  Logic Levels:           11  (CARRY4=4 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.550    -0.962    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X47Y22         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/Q
                         net (fo=161, routed)         1.030     0.524    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Q[2]
    SLICE_X47Y23         LUT3 (Prop_lut3_I0_O)        0.124     0.648 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry_i_10/O
                         net (fo=18, routed)          0.802     1.450    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry_i_10_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I1_O)        0.124     1.574 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_4__0/O
                         net (fo=2, routed)           0.693     2.268    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_4__0_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.392 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     2.392    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_8__1_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     2.939 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___0_carry__0/O[2]
                         net (fo=2, routed)           0.991     3.930    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___0_carry__0_n_5
    SLICE_X47Y27         LUT3 (Prop_lut3_I1_O)        0.332     4.262 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1__1/O
                         net (fo=2, routed)           0.580     4.842    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1__1_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     5.430 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.430    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.544 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.544    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry__0_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.878 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry__1/O[1]
                         net (fo=13, routed)          0.803     6.681    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry__1_n_6
    SLICE_X46Y28         LUT4 (Prop_lut4_I0_O)        0.303     6.984 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[0]_i_3/O
                         net (fo=3, routed)           0.839     7.823    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[0]_i_3_n_0
    SLICE_X45Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.947 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[4]_i_2/O
                         net (fo=7, routed)           0.772     8.719    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[4]_i_2_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.843 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[-1]_i_1/O
                         net (fo=1, routed)           0.000     8.843    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[-1]_i_1_n_0
    SLICE_X46Y29         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.437     8.442    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X46Y29         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re_reg[-1]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X46Y29         FDCE (Setup_fdce_C_D)        0.077     9.008    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re_reg[-1]
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.642ns  (logic 3.676ns (38.126%)  route 5.966ns (61.874%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.549    -0.963    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X47Y23         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDCE (Prop_fdce_C_Q)         0.456    -0.507 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[0]/Q
                         net (fo=164, routed)         1.001     0.494    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Q[0]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.124     0.618 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__0_carry_i_10/O
                         net (fo=18, routed)          0.914     1.532    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__0_carry_i_10_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I1_O)        0.124     1.656 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_3__1/O
                         net (fo=2, routed)           0.348     2.004    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_3__1_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I0_O)        0.124     2.128 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     2.128    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_7__0_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.708 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___0_carry__0/O[2]
                         net (fo=2, routed)           0.786     3.494    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___0_carry__0_n_5
    SLICE_X42Y22         LUT3 (Prop_lut3_I1_O)        0.331     3.825 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1__0/O
                         net (fo=2, routed)           0.514     4.339    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1__0_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.331     4.670 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_5__0/O
                         net (fo=1, routed)           0.000     4.670    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_5__0_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.046 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.046    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.163    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__0_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.486 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__1/O[1]
                         net (fo=13, routed)          0.858     6.344    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__1_n_6
    SLICE_X41Y24         LUT4 (Prop_lut4_I0_O)        0.334     6.678 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[4]_i_4/O
                         net (fo=3, routed)           0.840     7.518    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[4]_i_4_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I1_O)        0.332     7.850 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[4]_i_2__0/O
                         net (fo=7, routed)           0.705     8.555    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[4]_i_2__0_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I3_O)        0.124     8.679 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[0]_i_1/O
                         net (fo=1, routed)           0.000     8.679    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[0]_i_1_n_0
    SLICE_X40Y25         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.430     8.435    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X40Y25         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[0]/C
                         clock pessimism              0.564     8.998    
                         clock uncertainty           -0.074     8.924    
    SLICE_X40Y25         FDCE (Setup_fdce_C_D)        0.031     8.955    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[0]
  -------------------------------------------------------------------
                         required time                          8.955    
                         arrival time                          -8.679    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re_reg[-3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.572ns  (logic 3.294ns (34.414%)  route 6.278ns (65.586%))
  Logic Levels:           11  (CARRY4=4 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.550    -0.962    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X47Y22         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/Q
                         net (fo=161, routed)         1.030     0.524    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Q[2]
    SLICE_X47Y23         LUT3 (Prop_lut3_I0_O)        0.124     0.648 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry_i_10/O
                         net (fo=18, routed)          0.802     1.450    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry_i_10_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I1_O)        0.124     1.574 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_4__0/O
                         net (fo=2, routed)           0.693     2.268    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_4__0_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.392 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     2.392    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_8__1_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     2.939 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___0_carry__0/O[2]
                         net (fo=2, routed)           0.991     3.930    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___0_carry__0_n_5
    SLICE_X47Y27         LUT3 (Prop_lut3_I1_O)        0.332     4.262 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1__1/O
                         net (fo=2, routed)           0.580     4.842    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1__1_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     5.430 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.430    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.544 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.544    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry__0_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.878 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry__1/O[1]
                         net (fo=13, routed)          0.803     6.681    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry__1_n_6
    SLICE_X46Y28         LUT4 (Prop_lut4_I0_O)        0.303     6.984 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[0]_i_3/O
                         net (fo=3, routed)           0.839     7.823    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[0]_i_3_n_0
    SLICE_X45Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.947 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[4]_i_2/O
                         net (fo=7, routed)           0.539     8.486    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[4]_i_2_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I2_O)        0.124     8.610 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[-3]_i_1/O
                         net (fo=1, routed)           0.000     8.610    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[-3]_i_1_n_0
    SLICE_X45Y30         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re_reg[-3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.437     8.442    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X45Y30         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re_reg[-3]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X45Y30         FDCE (Setup_fdce_C_D)        0.029     8.960    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re_reg[-3]
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.569ns  (logic 3.294ns (34.425%)  route 6.275ns (65.575%))
  Logic Levels:           11  (CARRY4=4 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.550    -0.962    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X47Y22         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/Q
                         net (fo=161, routed)         1.030     0.524    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Q[2]
    SLICE_X47Y23         LUT3 (Prop_lut3_I0_O)        0.124     0.648 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry_i_10/O
                         net (fo=18, routed)          0.802     1.450    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry_i_10_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I1_O)        0.124     1.574 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_4__0/O
                         net (fo=2, routed)           0.693     2.268    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_4__0_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.392 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     2.392    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_8__1_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     2.939 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___0_carry__0/O[2]
                         net (fo=2, routed)           0.991     3.930    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___0_carry__0_n_5
    SLICE_X47Y27         LUT3 (Prop_lut3_I1_O)        0.332     4.262 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1__1/O
                         net (fo=2, routed)           0.580     4.842    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1__1_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     5.430 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.430    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.544 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.544    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry__0_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.878 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry__1/O[1]
                         net (fo=13, routed)          0.803     6.681    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry__1_n_6
    SLICE_X46Y28         LUT4 (Prop_lut4_I0_O)        0.303     6.984 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[0]_i_3/O
                         net (fo=3, routed)           0.839     7.823    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[0]_i_3_n_0
    SLICE_X45Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.947 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[4]_i_2/O
                         net (fo=7, routed)           0.536     8.483    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[4]_i_2_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I1_O)        0.124     8.607 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[3]_i_1/O
                         net (fo=1, routed)           0.000     8.607    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[3]_i_1_n_0
    SLICE_X45Y30         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.437     8.442    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X45Y30         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re_reg[3]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X45Y30         FDCE (Setup_fdce_C_D)        0.031     8.962    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re_reg[3]
  -------------------------------------------------------------------
                         required time                          8.962    
                         arrival time                          -8.607    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.557ns  (logic 3.908ns (40.892%)  route 5.649ns (59.108%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.549    -0.963    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X47Y23         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDCE (Prop_fdce_C_Q)         0.456    -0.507 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[0]/Q
                         net (fo=164, routed)         1.001     0.494    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Q[0]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.124     0.618 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__0_carry_i_10/O
                         net (fo=18, routed)          0.914     1.532    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__0_carry_i_10_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I1_O)        0.124     1.656 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_3__1/O
                         net (fo=2, routed)           0.348     2.004    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_3__1_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I0_O)        0.124     2.128 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     2.128    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_7__0_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.708 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___0_carry__0/O[2]
                         net (fo=2, routed)           0.786     3.494    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___0_carry__0_n_5
    SLICE_X42Y22         LUT3 (Prop_lut3_I1_O)        0.331     3.825 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1__0/O
                         net (fo=2, routed)           0.514     4.339    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1__0_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.331     4.670 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_5__0/O
                         net (fo=1, routed)           0.000     4.670    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_5__0_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.046 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.046    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.163    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__0_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.486 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__1/O[1]
                         net (fo=13, routed)          0.858     6.344    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__1_n_6
    SLICE_X41Y24         LUT4 (Prop_lut4_I0_O)        0.334     6.678 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[4]_i_4/O
                         net (fo=3, routed)           0.620     7.297    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[4]_i_4_n_0
    SLICE_X40Y25         LUT5 (Prop_lut5_I3_O)        0.361     7.658 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[1]_i_5/O
                         net (fo=1, routed)           0.609     8.267    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[1]_i_5_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I4_O)        0.327     8.594 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[1]_i_1/O
                         net (fo=1, routed)           0.000     8.594    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[1]_i_1_n_0
    SLICE_X40Y25         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.430     8.435    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X40Y25         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[1]/C
                         clock pessimism              0.564     8.998    
                         clock uncertainty           -0.074     8.924    
    SLICE_X40Y25         FDCE (Setup_fdce_C_D)        0.032     8.956    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[1]
  -------------------------------------------------------------------
                         required time                          8.956    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.551ns  (logic 3.294ns (34.488%)  route 6.257ns (65.512%))
  Logic Levels:           11  (CARRY4=4 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.550    -0.962    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X47Y22         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/Q
                         net (fo=161, routed)         1.030     0.524    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Q[2]
    SLICE_X47Y23         LUT3 (Prop_lut3_I0_O)        0.124     0.648 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry_i_10/O
                         net (fo=18, routed)          0.802     1.450    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry_i_10_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I1_O)        0.124     1.574 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_4__0/O
                         net (fo=2, routed)           0.693     2.268    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_4__0_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.392 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     2.392    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_8__1_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     2.939 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___0_carry__0/O[2]
                         net (fo=2, routed)           0.991     3.930    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___0_carry__0_n_5
    SLICE_X47Y27         LUT3 (Prop_lut3_I1_O)        0.332     4.262 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1__1/O
                         net (fo=2, routed)           0.580     4.842    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1__1_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     5.430 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.430    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.544 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.544    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry__0_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.878 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry__1/O[1]
                         net (fo=13, routed)          0.803     6.681    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry__1_n_6
    SLICE_X46Y28         LUT4 (Prop_lut4_I0_O)        0.303     6.984 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[0]_i_3/O
                         net (fo=3, routed)           0.839     7.823    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[0]_i_3_n_0
    SLICE_X45Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.947 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[4]_i_2/O
                         net (fo=7, routed)           0.518     8.466    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[4]_i_2_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.590 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[2]_i_1/O
                         net (fo=1, routed)           0.000     8.590    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[2]_i_1_n_0
    SLICE_X45Y28         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.436     8.441    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X45Y28         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re_reg[2]/C
                         clock pessimism              0.564     9.004    
                         clock uncertainty           -0.074     8.930    
    SLICE_X45Y28         FDCE (Setup_fdce_C_D)        0.029     8.959    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re_reg[2]
  -------------------------------------------------------------------
                         required time                          8.959    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[-2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.495ns  (logic 3.676ns (38.714%)  route 5.819ns (61.286%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.549    -0.963    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X47Y23         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDCE (Prop_fdce_C_Q)         0.456    -0.507 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[0]/Q
                         net (fo=164, routed)         1.001     0.494    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Q[0]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.124     0.618 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__0_carry_i_10/O
                         net (fo=18, routed)          0.914     1.532    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__0_carry_i_10_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I1_O)        0.124     1.656 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_3__1/O
                         net (fo=2, routed)           0.348     2.004    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_3__1_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I0_O)        0.124     2.128 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     2.128    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_7__0_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.708 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___0_carry__0/O[2]
                         net (fo=2, routed)           0.786     3.494    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___0_carry__0_n_5
    SLICE_X42Y22         LUT3 (Prop_lut3_I1_O)        0.331     3.825 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1__0/O
                         net (fo=2, routed)           0.514     4.339    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1__0_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.331     4.670 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_5__0/O
                         net (fo=1, routed)           0.000     4.670    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_5__0_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.046 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.046    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.163    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__0_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.486 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__1/O[1]
                         net (fo=13, routed)          0.858     6.344    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__1_n_6
    SLICE_X41Y24         LUT4 (Prop_lut4_I0_O)        0.334     6.678 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[4]_i_4/O
                         net (fo=3, routed)           0.840     7.518    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[4]_i_4_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I1_O)        0.332     7.850 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[4]_i_2__0/O
                         net (fo=7, routed)           0.559     8.409    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[4]_i_2__0_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I3_O)        0.124     8.533 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[-2]_i_1/O
                         net (fo=1, routed)           0.000     8.533    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[-2]_i_1_n_0
    SLICE_X41Y24         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[-2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.430     8.435    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X41Y24         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[-2]/C
                         clock pessimism              0.564     8.998    
                         clock uncertainty           -0.074     8.924    
    SLICE_X41Y24         FDCE (Setup_fdce_C_D)        0.029     8.953    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[-2]
  -------------------------------------------------------------------
                         required time                          8.953    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.480ns  (logic 3.294ns (34.748%)  route 6.186ns (65.252%))
  Logic Levels:           11  (CARRY4=4 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.550    -0.962    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X47Y22         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/Q
                         net (fo=161, routed)         1.030     0.524    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Q[2]
    SLICE_X47Y23         LUT3 (Prop_lut3_I0_O)        0.124     0.648 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry_i_10/O
                         net (fo=18, routed)          0.802     1.450    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry_i_10_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I1_O)        0.124     1.574 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_4__0/O
                         net (fo=2, routed)           0.693     2.268    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_4__0_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.392 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     2.392    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_8__1_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     2.939 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___0_carry__0/O[2]
                         net (fo=2, routed)           0.991     3.930    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___0_carry__0_n_5
    SLICE_X47Y27         LUT3 (Prop_lut3_I1_O)        0.332     4.262 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1__1/O
                         net (fo=2, routed)           0.580     4.842    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1__1_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     5.430 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.430    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.544 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.544    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry__0_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.878 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry__1/O[1]
                         net (fo=13, routed)          0.803     6.681    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry__1_n_6
    SLICE_X46Y28         LUT4 (Prop_lut4_I0_O)        0.303     6.984 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[0]_i_3/O
                         net (fo=3, routed)           0.839     7.823    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[0]_i_3_n_0
    SLICE_X45Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.947 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[4]_i_2/O
                         net (fo=7, routed)           0.447     8.394    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[4]_i_2_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.518 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[4]_i_1__0/O
                         net (fo=1, routed)           0.000     8.518    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[4]_i_1__0_n_0
    SLICE_X45Y30         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.437     8.442    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X45Y30         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re_reg[4]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X45Y30         FDCE (Setup_fdce_C_D)        0.031     8.962    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re_reg[4]
  -------------------------------------------------------------------
                         required time                          8.962    
                         arrival time                          -8.518    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re_reg[-2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.514ns  (logic 3.294ns (34.624%)  route 6.220ns (65.376%))
  Logic Levels:           11  (CARRY4=4 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.550    -0.962    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X47Y22         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/Q
                         net (fo=161, routed)         1.030     0.524    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Q[2]
    SLICE_X47Y23         LUT3 (Prop_lut3_I0_O)        0.124     0.648 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry_i_10/O
                         net (fo=18, routed)          0.802     1.450    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry_i_10_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I1_O)        0.124     1.574 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_4__0/O
                         net (fo=2, routed)           0.693     2.268    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_4__0_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.392 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     2.392    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_8__1_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     2.939 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___0_carry__0/O[2]
                         net (fo=2, routed)           0.991     3.930    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___0_carry__0_n_5
    SLICE_X47Y27         LUT3 (Prop_lut3_I1_O)        0.332     4.262 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1__1/O
                         net (fo=2, routed)           0.580     4.842    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1__1_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     5.430 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.430    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.544 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.544    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry__0_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.878 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry__1/O[1]
                         net (fo=13, routed)          0.803     6.681    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry__1_n_6
    SLICE_X46Y28         LUT4 (Prop_lut4_I0_O)        0.303     6.984 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[0]_i_3/O
                         net (fo=3, routed)           0.839     7.823    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[0]_i_3_n_0
    SLICE_X45Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.947 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[4]_i_2/O
                         net (fo=7, routed)           0.481     8.428    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[4]_i_2_n_0
    SLICE_X46Y30         LUT6 (Prop_lut6_I2_O)        0.124     8.552 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[-2]_i_1/O
                         net (fo=1, routed)           0.000     8.552    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[-2]_i_1_n_0
    SLICE_X46Y30         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re_reg[-2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.437     8.442    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X46Y30         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re_reg[-2]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X46Y30         FDCE (Setup_fdce_C_D)        0.077     9.008    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re_reg[-2]
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.460ns  (logic 3.294ns (34.821%)  route 6.166ns (65.179%))
  Logic Levels:           11  (CARRY4=4 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.550    -0.962    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X47Y22         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/Q
                         net (fo=161, routed)         1.030     0.524    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Q[2]
    SLICE_X47Y23         LUT3 (Prop_lut3_I0_O)        0.124     0.648 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry_i_10/O
                         net (fo=18, routed)          0.802     1.450    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry_i_10_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I1_O)        0.124     1.574 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_4__0/O
                         net (fo=2, routed)           0.693     2.268    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_4__0_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.392 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     2.392    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_8__1_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     2.939 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___0_carry__0/O[2]
                         net (fo=2, routed)           0.991     3.930    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___0_carry__0_n_5
    SLICE_X47Y27         LUT3 (Prop_lut3_I1_O)        0.332     4.262 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1__1/O
                         net (fo=2, routed)           0.580     4.842    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1__1_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     5.430 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.430    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.544 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.544    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry__0_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.878 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry__1/O[1]
                         net (fo=13, routed)          0.803     6.681    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__2/i___84_carry__1_n_6
    SLICE_X46Y28         LUT4 (Prop_lut4_I0_O)        0.303     6.984 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[0]_i_3/O
                         net (fo=3, routed)           0.839     7.823    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[0]_i_3_n_0
    SLICE_X45Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.947 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[4]_i_2/O
                         net (fo=7, routed)           0.427     8.374    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[4]_i_2_n_0
    SLICE_X45Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.498 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[0]_i_1/O
                         net (fo=1, routed)           0.000     8.498    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re[0]_i_1_n_0
    SLICE_X45Y29         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.437     8.442    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X45Y29         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re_reg[0]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X45Y29         FDCE (Setup_fdce_C_D)        0.029     8.960    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Im_Re_reg[0]
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  0.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Input_Interface_0/U0/Output_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.035%)  route 0.211ns (59.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.555    -0.626    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X33Y19         FDRE                                         r  design_1_i/AXI_Input_Interface_0/U0/Output_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/AXI_Input_Interface_0/U0/Output_reg[0][1]/Q
                         net (fo=1, routed)           0.211    -0.274    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Re_Data_in[1]
    SLICE_X37Y19         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.822    -0.868    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X37Y19         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[0][1]/C
                         clock pessimism              0.503    -0.364    
    SLICE_X37Y19         FDCE (Hold_fdce_C_D)         0.070    -0.294    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Input_Interface_0/U0/Output_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.028%)  route 0.211ns (59.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.555    -0.626    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X33Y19         FDRE                                         r  design_1_i/AXI_Input_Interface_0/U0/Output_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/AXI_Input_Interface_0/U0/Output_reg[0][2]/Q
                         net (fo=1, routed)           0.211    -0.274    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Re_Data_in[2]
    SLICE_X38Y19         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.822    -0.868    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X38Y19         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[0][2]/C
                         clock pessimism              0.503    -0.364    
    SLICE_X38Y19         FDCE (Hold_fdce_C_D)         0.059    -0.305    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_ppF_reg[1][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_out_ppF_reg[1][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.435%)  route 0.206ns (52.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.562    -0.619    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/clk
    SLICE_X36Y42         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_ppF_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_ppF_reg[1][6]/Q
                         net (fo=1, routed)           0.206    -0.272    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/Rotator_inst/data_out_ppF_reg[1][7][6]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.045    -0.227 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/Rotator_inst/data_out_ppF[1][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/Rotator_inst_n_9
    SLICE_X35Y42         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_out_ppF_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.830    -0.860    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/clk
    SLICE_X35Y42         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_out_ppF_reg[1][6]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X35Y42         FDCE (Hold_fdce_C_D)         0.092    -0.264    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_out_ppF_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[0][0][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Input_Interface_0/U0/Output_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.152%)  route 0.235ns (55.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.553    -0.628    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X33Y21         FDCE                                         r  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[0][0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[0][0][3]/Q
                         net (fo=2, routed)           0.235    -0.252    design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[0][0][3]
    SLICE_X36Y19         LUT6 (Prop_lut6_I0_O)        0.045    -0.207 r  design_1_i/AXI_Input_Interface_0/U0/Output[0][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    design_1_i/AXI_Input_Interface_0/U0/Output[0][3]
    SLICE_X36Y19         FDRE                                         r  design_1_i/AXI_Input_Interface_0/U0/Output_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.822    -0.868    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X36Y19         FDRE                                         r  design_1_i/AXI_Input_Interface_0/U0/Output_reg[0][3]/C
                         clock pessimism              0.503    -0.364    
    SLICE_X36Y19         FDRE (Hold_fdre_C_D)         0.091    -0.273    design_1_i/AXI_Input_Interface_0/U0/Output_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.660%)  route 0.250ns (57.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.552    -0.629    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X35Y27         FDPE                                         r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.141    -0.488 r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/Q
                         net (fo=13, routed)          0.250    -0.238    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/state_TX[0]
    SLICE_X37Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.193 r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in[3]_i_1_n_0
    SLICE_X37Y27         FDCE                                         r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.819    -0.871    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X37Y27         FDCE                                         r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X37Y27         FDCE (Hold_fdce_C_D)         0.107    -0.260    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.660%)  route 0.250ns (57.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.552    -0.629    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X35Y27         FDPE                                         r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDPE (Prop_fdpe_C_Q)         0.141    -0.488 r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/Q
                         net (fo=13, routed)          0.250    -0.238    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/state_TX[0]
    SLICE_X37Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.193 r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in[2]_i_1_n_0
    SLICE_X37Y27         FDCE                                         r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.819    -0.871    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X37Y27         FDCE                                         r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X37Y27         FDCE (Hold_fdce_C_D)         0.092    -0.275    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_in_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.190ns (42.221%)  route 0.260ns (57.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.553    -0.628    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X36Y28         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_in_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_in_ack_reg/Q
                         net (fo=2, routed)           0.260    -0.227    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/data_stream_in_ack
    SLICE_X35Y27         LUT5 (Prop_lut5_I2_O)        0.049    -0.178 r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/data_stream_in_stb_i_1/O
                         net (fo=1, routed)           0.000    -0.178    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart_n_2
    SLICE_X35Y27         FDCE                                         r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.818    -0.872    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X35Y27         FDCE                                         r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/C
                         clock pessimism              0.503    -0.368    
    SLICE_X35Y27         FDCE (Hold_fdce_C_D)         0.107    -0.261    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[0][1][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Input_Interface_0/U0/Output_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.645%)  route 0.230ns (52.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.559    -0.622    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X38Y15         FDCE                                         r  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[0][1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[0][1][3]/Q
                         net (fo=2, routed)           0.230    -0.229    design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[0][1][3]
    SLICE_X33Y16         LUT6 (Prop_lut6_I0_O)        0.045    -0.184 r  design_1_i/AXI_Input_Interface_0/U0/Output[1][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    design_1_i/AXI_Input_Interface_0/U0/Output[1][3]
    SLICE_X33Y16         FDRE                                         r  design_1_i/AXI_Input_Interface_0/U0/Output_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.825    -0.865    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X33Y16         FDRE                                         r  design_1_i/AXI_Input_Interface_0/U0/Output_reg[1][3]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X33Y16         FDRE (Hold_fdre_C_D)         0.091    -0.270    design_1_i/AXI_Input_Interface_0/U0/Output_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.339%)  route 0.275ns (59.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.550    -0.631    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X32Y25         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=4, routed)           0.275    -0.215    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_in_bin[3]
    SLICE_X36Y25         LUT2 (Prop_lut2_I1_O)        0.045    -0.170 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/gray_enc[3]
    SLICE_X36Y25         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.816    -0.874    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X36Y25         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                         clock pessimism              0.503    -0.370    
    SLICE_X36Y25         FDRE (Hold_fdre_C_D)         0.107    -0.263    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_in_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.703%)  route 0.260ns (58.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.553    -0.628    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X36Y28         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_in_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_in_ack_reg/Q
                         net (fo=2, routed)           0.260    -0.227    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/data_stream_in_ack
    SLICE_X35Y27         LUT4 (Prop_lut4_I2_O)        0.045    -0.182 r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/FSM_sequential_state_TX[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart_n_3
    SLICE_X35Y27         FDPE                                         r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.818    -0.872    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X35Y27         FDPE                                         r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/C
                         clock pessimism              0.503    -0.368    
    SLICE_X35Y27         FDPE (Hold_fdpe_C_D)         0.092    -0.276    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y6      design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y6      design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10     design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10     design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y13     design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y13     design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X45Y13     design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y9      design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y22     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y22     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y22     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y22     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y22     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y22     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y22     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][3]_srl6_U0_SDF_stage_wrap_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y22     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][3]_srl6_U0_SDF_stage_wrap_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y27     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][4]_srl6_U0_SDF_stage_wrap_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y27     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][4]_srl6_U0_SDF_stage_wrap_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y22     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y22     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y22     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y22     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y22     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y22     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y22     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][3]_srl6_U0_SDF_stage_wrap_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y22     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][3]_srl6_U0_SDF_stage_wrap_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y27     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][4]_srl6_U0_SDF_stage_wrap_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y27     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][4]_srl6_U0_SDF_stage_wrap_c_4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  clkfbout_design_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.368ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.047ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_pp2_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 0.456ns (8.354%)  route 5.003ns (91.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.558    -0.954    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        5.003     4.505    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/reset
    SLICE_X50Y38         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_pp2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.449     8.454    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X50Y38         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_pp2_reg/C
                         clock pessimism              0.492     8.945    
                         clock uncertainty           -0.074     8.871    
    SLICE_X50Y38         FDCE (Recov_fdce_C_CLR)     -0.319     8.552    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_pp2_reg
  -------------------------------------------------------------------
                         required time                          8.552    
                         arrival time                          -4.505    
  -------------------------------------------------------------------
                         slack                                  4.047    

Slack (MET) :             4.047ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_ppF_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 0.456ns (8.354%)  route 5.003ns (91.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.558    -0.954    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        5.003     4.505    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/reset
    SLICE_X50Y38         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_ppF_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.449     8.454    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X50Y38         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_ppF_reg/C
                         clock pessimism              0.492     8.945    
                         clock uncertainty           -0.074     8.871    
    SLICE_X50Y38         FDCE (Recov_fdce_C_CLR)     -0.319     8.552    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_ppF_reg
  -------------------------------------------------------------------
                         required time                          8.552    
                         arrival time                          -4.505    
  -------------------------------------------------------------------
                         slack                                  4.047    

Slack (MET) :             4.047ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Data_in_ppF_reg[0][5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 0.456ns (8.354%)  route 5.003ns (91.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.558    -0.954    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        5.003     4.505    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/reset
    SLICE_X50Y38         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Data_in_ppF_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.449     8.454    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/clk
    SLICE_X50Y38         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Data_in_ppF_reg[0][5]/C
                         clock pessimism              0.492     8.945    
                         clock uncertainty           -0.074     8.871    
    SLICE_X50Y38         FDCE (Recov_fdce_C_CLR)     -0.319     8.552    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Data_in_ppF_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.552    
                         arrival time                          -4.505    
  -------------------------------------------------------------------
                         slack                                  4.047    

Slack (MET) :             4.047ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 0.456ns (8.354%)  route 5.003ns (91.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.558    -0.954    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        5.003     4.505    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/reset
    SLICE_X50Y38         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.449     8.454    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X50Y38         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][4]/C
                         clock pessimism              0.492     8.945    
                         clock uncertainty           -0.074     8.871    
    SLICE_X50Y38         FDCE (Recov_fdce_C_CLR)     -0.319     8.552    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][4]
  -------------------------------------------------------------------
                         required time                          8.552    
                         arrival time                          -4.505    
  -------------------------------------------------------------------
                         slack                                  4.047    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re_reg[-1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 0.456ns (8.826%)  route 4.711ns (91.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.558    -0.954    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        4.711     4.213    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/reset
    SLICE_X44Y45         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re_reg[-1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.448     8.453    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/clk
    SLICE_X44Y45         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re_reg[-1]/C
                         clock pessimism              0.492     8.944    
                         clock uncertainty           -0.074     8.870    
    SLICE_X44Y45         FDCE (Recov_fdce_C_CLR)     -0.405     8.465    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re_reg[-1]
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -4.213    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re_reg[-2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 0.456ns (8.826%)  route 4.711ns (91.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.558    -0.954    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        4.711     4.213    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/reset
    SLICE_X44Y45         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re_reg[-2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.448     8.453    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/clk
    SLICE_X44Y45         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re_reg[-2]/C
                         clock pessimism              0.492     8.944    
                         clock uncertainty           -0.074     8.870    
    SLICE_X44Y45         FDCE (Recov_fdce_C_CLR)     -0.405     8.465    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re_reg[-2]
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -4.213    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re_reg[-3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 0.456ns (8.826%)  route 4.711ns (91.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.558    -0.954    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        4.711     4.213    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/reset
    SLICE_X44Y45         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re_reg[-3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.448     8.453    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/clk
    SLICE_X44Y45         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re_reg[-3]/C
                         clock pessimism              0.492     8.944    
                         clock uncertainty           -0.074     8.870    
    SLICE_X44Y45         FDCE (Recov_fdce_C_CLR)     -0.405     8.465    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re_reg[-3]
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -4.213    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 0.456ns (8.826%)  route 4.711ns (91.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.558    -0.954    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        4.711     4.213    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/reset
    SLICE_X44Y45         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.448     8.453    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/clk
    SLICE_X44Y45         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re_reg[0]/C
                         clock pessimism              0.492     8.944    
                         clock uncertainty           -0.074     8.870    
    SLICE_X44Y45         FDCE (Recov_fdce_C_CLR)     -0.405     8.465    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re_reg[0]
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -4.213    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 0.456ns (8.826%)  route 4.711ns (91.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.558    -0.954    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        4.711     4.213    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/reset
    SLICE_X44Y45         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.448     8.453    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/clk
    SLICE_X44Y45         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re_reg[1]/C
                         clock pessimism              0.492     8.944    
                         clock uncertainty           -0.074     8.870    
    SLICE_X44Y45         FDCE (Recov_fdce_C_CLR)     -0.405     8.465    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re_reg[1]
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -4.213    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 0.456ns (8.826%)  route 4.711ns (91.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.558    -0.954    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        4.711     4.213    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/reset
    SLICE_X44Y45         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.448     8.453    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/clk
    SLICE_X44Y45         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re_reg[2]/C
                         clock pessimism              0.492     8.944    
                         clock uncertainty           -0.074     8.870    
    SLICE_X44Y45         FDCE (Recov_fdce_C_CLR)     -0.405     8.465    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Rotator_inst/Re_Re_reg[2]
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -4.213    
  -------------------------------------------------------------------
                         slack                                  4.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[12][1][3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.556%)  route 0.149ns (51.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.559    -0.622    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        0.149    -0.332    design_1_i/AXI_Input_Interface_0/U0/reset
    SLICE_X33Y15         FDCE                                         f  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[12][1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.826    -0.864    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X33Y15         FDCE                                         r  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[12][1][3]/C
                         clock pessimism              0.255    -0.608    
    SLICE_X33Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.700    design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[12][1][3]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[13][1][3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.839%)  route 0.154ns (52.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.559    -0.622    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        0.154    -0.328    design_1_i/AXI_Input_Interface_0/U0/reset
    SLICE_X32Y15         FDCE                                         f  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[13][1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.826    -0.864    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X32Y15         FDCE                                         r  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[13][1][3]/C
                         clock pessimism              0.255    -0.608    
    SLICE_X32Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.700    design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[13][1][3]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[0][6]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.141ns (23.740%)  route 0.453ns (76.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.559    -0.622    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        0.453    -0.028    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/reset
    SLICE_X38Y25         FDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.816    -0.874    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X38Y25         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[0][6]/C
                         clock pessimism              0.503    -0.370    
    SLICE_X38Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.437    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[12][1][0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.141ns (23.006%)  route 0.472ns (76.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.559    -0.622    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        0.472    -0.009    design_1_i/AXI_Input_Interface_0/U0/reset
    SLICE_X37Y13         FDCE                                         f  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[12][1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.827    -0.863    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X37Y13         FDCE                                         r  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[12][1][0]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X37Y13         FDCE (Remov_fdce_C_CLR)     -0.092    -0.451    design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[12][1][0]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[12][1][1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.141ns (23.006%)  route 0.472ns (76.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.559    -0.622    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        0.472    -0.009    design_1_i/AXI_Input_Interface_0/U0/reset
    SLICE_X37Y13         FDCE                                         f  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[12][1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.827    -0.863    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X37Y13         FDCE                                         r  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[12][1][1]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X37Y13         FDCE (Remov_fdce_C_CLR)     -0.092    -0.451    design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[12][1][1]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[12][1][2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.141ns (23.006%)  route 0.472ns (76.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.559    -0.622    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        0.472    -0.009    design_1_i/AXI_Input_Interface_0/U0/reset
    SLICE_X37Y13         FDCE                                         f  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[12][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.827    -0.863    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X37Y13         FDCE                                         r  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[12][1][2]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X37Y13         FDCE (Remov_fdce_C_CLR)     -0.092    -0.451    design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[12][1][2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[12][1][4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.141ns (23.006%)  route 0.472ns (76.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.559    -0.622    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        0.472    -0.009    design_1_i/AXI_Input_Interface_0/U0/reset
    SLICE_X37Y13         FDCE                                         f  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[12][1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.827    -0.863    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X37Y13         FDCE                                         r  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[12][1][4]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X37Y13         FDCE (Remov_fdce_C_CLR)     -0.092    -0.451    design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[12][1][4]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[12][1][6]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.141ns (23.006%)  route 0.472ns (76.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.559    -0.622    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        0.472    -0.009    design_1_i/AXI_Input_Interface_0/U0/reset
    SLICE_X37Y13         FDCE                                         f  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[12][1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.827    -0.863    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X37Y13         FDCE                                         r  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[12][1][6]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X37Y13         FDCE (Remov_fdce_C_CLR)     -0.092    -0.451    design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[12][1][6]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[10][1][0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.141ns (22.844%)  route 0.476ns (77.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.559    -0.622    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        0.476    -0.005    design_1_i/AXI_Input_Interface_0/U0/reset
    SLICE_X36Y13         FDCE                                         f  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[10][1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.827    -0.863    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X36Y13         FDCE                                         r  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[10][1][0]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X36Y13         FDCE (Remov_fdce_C_CLR)     -0.092    -0.451    design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[10][1][0]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[10][1][1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.141ns (22.844%)  route 0.476ns (77.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.559    -0.622    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        0.476    -0.005    design_1_i/AXI_Input_Interface_0/U0/reset
    SLICE_X36Y13         FDCE                                         f  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[10][1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.827    -0.863    design_1_i/AXI_Input_Interface_0/U0/clk
    SLICE_X36Y13         FDCE                                         r  design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[10][1][1]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X36Y13         FDCE (Remov_fdce_C_CLR)     -0.092    -0.451    design_1_i/AXI_Input_Interface_0/U0/input_buf_reg[10][1][1]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.446    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.342ns  (logic 1.441ns (43.127%)  route 1.901ns (56.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.901     3.342    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X28Y14         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.442    -1.553    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X28Y14         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.100ns  (logic 0.210ns (19.044%)  route 0.891ns (80.956%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=2, routed)           0.891     1.100    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X28Y14         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.828    -0.862    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X28Y14         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.941ns  (logic 0.419ns (21.588%)  route 1.522ns (78.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.546    -0.966    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X29Y25         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.547 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          1.522     0.975    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X29Y19         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.436    -1.559    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X29Y19         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.303ns  (logic 0.456ns (34.998%)  route 0.847ns (65.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.557    -0.955    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X29Y17         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.847     0.348    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X29Y25         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.430    -1.565    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X29Y25         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.140ns  (logic 0.518ns (45.436%)  route 0.622ns (54.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.562    -0.950    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X42Y12         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.518    -0.432 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.622     0.191    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X42Y12         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.443    -1.552    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X42Y12         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.939ns  (logic 0.419ns (44.625%)  route 0.520ns (55.375%))
  Logic Levels:           0  
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.561    -0.951    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X43Y14         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.419    -0.532 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.520    -0.012    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X43Y12         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.443    -1.552    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X43Y12         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.778ns  (logic 0.337ns (43.320%)  route 0.441ns (56.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.442    -1.553    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X43Y14         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.337    -1.216 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.441    -0.775    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X43Y12         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.562    -0.950    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X43Y12         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.941ns  (logic 0.418ns (44.418%)  route 0.523ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.443    -1.552    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X42Y12         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.418    -1.134 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.523    -0.611    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X42Y12         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.562    -0.950    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X42Y12         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.083ns  (logic 0.367ns (33.889%)  route 0.716ns (66.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.439    -1.556    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X29Y17         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.367    -1.189 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.716    -0.473    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X29Y25         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.546    -0.966    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X29Y25         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.628ns  (logic 0.337ns (20.702%)  route 1.291ns (79.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.958ns
    Source Clock Delay      (SCD):    -1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.430    -1.565    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X29Y25         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.337    -1.228 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          1.291     0.063    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X29Y19         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.554    -0.958    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X29Y19         FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  

Max Delay           265 Endpoints
Min Delay           265 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.427ns  (logic 4.036ns (47.891%)  route 4.391ns (52.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.550    -0.962    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X34Y28         FDSE                                         r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDSE (Prop_fdse_C_Q)         0.518    -0.444 r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/Q
                         net (fo=2, routed)           4.391     3.948    usb_uart_txd_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     7.465 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     7.465    usb_uart_txd
    A18                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.395ns  (logic 0.574ns (13.059%)  route 3.821ns (86.941%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.558    -0.954    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        3.192     2.694    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/reset
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.118     2.812 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_reg_i_1__2/O
                         net (fo=1, routed)           0.630     3.442    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_reg_i_1__2_n_0
    SLICE_X36Y46         LDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.299ns  (logic 0.580ns (13.490%)  route 3.719ns (86.510%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.558    -0.954    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        3.192     2.694    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/reset
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.818 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_reg_i_1__1/O
                         net (fo=1, routed)           0.528     3.346    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_reg_i_1__1_n_0
    SLICE_X37Y46         LDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.291ns  (logic 0.580ns (13.517%)  route 3.711ns (86.483%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.558    -0.954    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        3.008     2.510    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/reset
    SLICE_X40Y42         LUT2 (Prop_lut2_I0_O)        0.124     2.634 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg_i_1__0/O
                         net (fo=1, routed)           0.703     3.337    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg_i_1__0_n_0
    SLICE_X40Y42         LDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.963ns  (logic 0.608ns (15.341%)  route 3.355ns (84.659%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.558    -0.954    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X31Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        3.008     2.510    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/reset
    SLICE_X40Y42         LUT2 (Prop_lut2_I0_O)        0.152     2.662 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg_i_1/O
                         net (fo=1, routed)           0.348     3.010    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg_i_1_n_0
    SLICE_X40Y43         LDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.110ns  (logic 0.478ns (22.659%)  route 1.632ns (77.341%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.553    -0.959    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X46Y21         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.481 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_reg[3]/Q
                         net (fo=5, routed)           1.632     1.151    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_reg[3]
    SLICE_X40Y43         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.964ns  (logic 0.478ns (24.344%)  route 1.486ns (75.656%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.560    -0.952    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X46Y34         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDCE (Prop_fdce_C_Q)         0.478    -0.474 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_counter_reg[2]/Q
                         net (fo=5, routed)           1.486     1.012    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_counter_reg_n_0_[2]
    SLICE_X40Y42         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.749ns  (logic 0.518ns (29.614%)  route 1.231ns (70.386%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.553    -0.959    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X38Y19         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[0][2]/Q
                         net (fo=2, routed)           1.231     0.791    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg_n_0_[0][2]
    SLICE_X39Y24         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[3][1][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.736ns  (logic 0.419ns (24.132%)  route 1.317ns (75.868%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.553    -0.959    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X37Y30         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[3][1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDCE (Prop_fdce_C_Q)         0.419    -0.540 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[3][1][5]/Q
                         net (fo=2, routed)           1.317     0.778    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/dout_IM[5]
    SLICE_X30Y31         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/Data_in_ppF_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.624ns  (logic 0.518ns (31.904%)  route 1.106ns (68.096%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.565    -0.947    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/clk
    SLICE_X42Y41         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/Data_in_ppF_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDCE (Prop_fdce_C_Q)         0.518    -0.429 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/Data_in_ppF_reg[0][4]/Q
                         net (fo=2, routed)           1.106     0.677    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/Data_in_ppF_reg_n_0_[0][4]
    SLICE_X39Y38         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[0][4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][1][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.515ns  (logic 0.337ns (65.441%)  route 0.178ns (34.559%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.440    -1.555    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X44Y17         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.337    -1.218 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][1][5]/Q
                         net (fo=2, routed)           0.178    -1.040    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/dout_IM[5]
    SLICE_X45Y17         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[3][0][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.563ns  (logic 0.385ns (68.436%)  route 0.178ns (31.564%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.444    -1.551    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X54Y32         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[3][0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDCE (Prop_fdce_C_Q)         0.385    -1.166 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[3][0][7]/Q
                         net (fo=2, routed)           0.178    -0.989    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/dout_RE[7]
    SLICE_X55Y32         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Data_in_ppF_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.628ns  (logic 0.337ns (53.694%)  route 0.291ns (46.306%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.447    -1.548    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/clk
    SLICE_X51Y36         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Data_in_ppF_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDCE (Prop_fdce_C_Q)         0.337    -1.211 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Data_in_ppF_reg[0][1]/Q
                         net (fo=2, routed)           0.291    -0.920    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Data_in_ppF_reg_n_0_[0][1]
    SLICE_X51Y37         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.648ns  (logic 0.418ns (64.476%)  route 0.230ns (35.524%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.428    -1.567    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X38Y25         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDCE (Prop_fdce_C_Q)         0.418    -1.149 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[0][6]/Q
                         net (fo=2, routed)           0.230    -0.919    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg_n_0_[0][6]
    SLICE_X39Y25         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][1][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.638ns  (logic 0.337ns (52.798%)  route 0.301ns (47.202%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.440    -1.555    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X44Y17         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.337    -1.218 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][1][3]/Q
                         net (fo=2, routed)           0.301    -0.917    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/dout_IM[3]
    SLICE_X45Y18         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.639ns  (logic 0.337ns (52.724%)  route 0.302ns (47.276%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.440    -1.555    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X44Y17         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.337    -1.218 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][1][1]/Q
                         net (fo=2, routed)           0.302    -0.916    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/dout_IM[1]
    SLICE_X47Y16         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Data_in_ppF_reg[1][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.649ns  (logic 0.367ns (56.559%)  route 0.282ns (43.441%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.435    -1.560    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X43Y28         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Data_in_ppF_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.367    -1.193 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Data_in_ppF_reg[1][7]/Q
                         net (fo=2, routed)           0.282    -0.911    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Data_in_ppF_reg_n_0_[1][7]
    SLICE_X41Y28         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Data_in_ppF_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.650ns  (logic 0.367ns (56.444%)  route 0.283ns (43.556%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.436    -1.559    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X43Y29         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Data_in_ppF_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDCE (Prop_fdce_C_Q)         0.367    -1.192 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Data_in_ppF_reg[1][5]/Q
                         net (fo=2, routed)           0.283    -0.909    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/Data_in_ppF_reg_n_0_[1][5]
    SLICE_X41Y29         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.648ns  (logic 0.418ns (64.482%)  route 0.230ns (35.518%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.440    -1.555    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X42Y16         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDCE (Prop_fdce_C_Q)         0.418    -1.137 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[1][1]/Q
                         net (fo=2, routed)           0.230    -0.907    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg_n_0_[1][1]
    SLICE_X43Y16         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.651ns  (logic 0.367ns (56.378%)  route 0.284ns (43.622%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.441    -1.554    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X44Y16         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDCE (Prop_fdce_C_Q)         0.367    -1.187 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[1][2]/Q
                         net (fo=2, routed)           0.284    -0.903    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg_n_0_[1][2]
    SLICE_X47Y16         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.311 f  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay           198 Endpoints
Min Delay           198 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.971ns  (logic 1.580ns (26.464%)  route 4.391ns (73.536%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           4.391     5.847    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/UART_RX
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.124     5.971 r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr[0]_i_1/O
                         net (fo=1, routed)           0.000     5.971    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr[0]_i_1_n_0
    SLICE_X33Y11         FDSE                                         r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.442    -1.553    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X33Y11         FDSE                                         r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_ROT_ppF_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.499ns  (logic 2.001ns (36.386%)  route 3.498ns (63.614%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][0]/G
    SLICE_X51Y30         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][0]/Q
                         net (fo=4, routed)           1.722     2.281    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/Q[0]
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.124     2.405 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/i__carry_i_4__9/O
                         net (fo=1, routed)           0.000     2.405    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/i__carry_i_4__9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.937 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.937    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__1/i__carry_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.051 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.051    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__1/i__carry__0_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.322 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/BU_ROT_ppF_reg[0][7]_i_2__0/CO[0]
                         net (fo=8, routed)           1.776     5.098    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/BU_ROT_ppF_reg[0][7]_i_2__0_n_3
    SLICE_X44Y31         LUT4 (Prop_lut4_I2_O)        0.401     5.499 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/BU_ROT_ppF[0][3]_i_1__0/O
                         net (fo=1, routed)           0.000     5.499    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_ROT[0]_21[3]
    SLICE_X44Y31         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_ROT_ppF_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.438    -1.557    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X44Y31         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_ROT_ppF_reg[0][3]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_ROT_ppF_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.471ns  (logic 1.973ns (36.060%)  route 3.498ns (63.940%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][0]/G
    SLICE_X51Y30         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][0]/Q
                         net (fo=4, routed)           1.722     2.281    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/Q[0]
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.124     2.405 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/i__carry_i_4__9/O
                         net (fo=1, routed)           0.000     2.405    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/i__carry_i_4__9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.937 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.937    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__1/i__carry_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.051 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.051    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__1/i__carry__0_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.322 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/BU_ROT_ppF_reg[0][7]_i_2__0/CO[0]
                         net (fo=8, routed)           1.776     5.098    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/BU_ROT_ppF_reg[0][7]_i_2__0_n_3
    SLICE_X44Y31         LUT4 (Prop_lut4_I2_O)        0.373     5.471 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/BU_ROT_ppF[0][2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.471    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_ROT[0]_21[2]
    SLICE_X44Y31         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_ROT_ppF_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.438    -1.557    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X44Y31         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_ROT_ppF_reg[0][2]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_ROT_ppF_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.440ns  (logic 2.001ns (36.782%)  route 3.439ns (63.218%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][0]/G
    SLICE_X51Y30         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][0]/Q
                         net (fo=4, routed)           1.722     2.281    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/Q[0]
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.124     2.405 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/i__carry_i_4__9/O
                         net (fo=1, routed)           0.000     2.405    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/i__carry_i_4__9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.937 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.937    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__1/i__carry_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.051 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.051    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__1/i__carry__0_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.322 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/BU_ROT_ppF_reg[0][7]_i_2__0/CO[0]
                         net (fo=8, routed)           1.717     5.039    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/BU_ROT_ppF_reg[0][7]_i_2__0_n_3
    SLICE_X48Y31         LUT4 (Prop_lut4_I2_O)        0.401     5.440 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/BU_ROT_ppF[0][1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.440    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_ROT[0]_21[1]
    SLICE_X48Y31         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_ROT_ppF_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.441    -1.554    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X48Y31         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_ROT_ppF_reg[0][1]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_ROT_ppF_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.412ns  (logic 1.973ns (36.455%)  route 3.439ns (63.545%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][0]/G
    SLICE_X51Y30         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][0]/Q
                         net (fo=4, routed)           1.722     2.281    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/Q[0]
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.124     2.405 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/i__carry_i_4__9/O
                         net (fo=1, routed)           0.000     2.405    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/i__carry_i_4__9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.937 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.937    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__1/i__carry_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.051 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.051    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__1/i__carry__0_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.322 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/BU_ROT_ppF_reg[0][7]_i_2__0/CO[0]
                         net (fo=8, routed)           1.717     5.039    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/BU_ROT_ppF_reg[0][7]_i_2__0_n_3
    SLICE_X48Y31         LUT4 (Prop_lut4_I2_O)        0.373     5.412 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/BU_ROT_ppF[0][0]_i_1__0/O
                         net (fo=1, routed)           0.000     5.412    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_ROT[0]_21[0]
    SLICE_X48Y31         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_ROT_ppF_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.441    -1.554    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X48Y31         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_ROT_ppF_reg[0][0]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_ROT_ppF_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.350ns  (logic 2.001ns (37.401%)  route 3.349ns (62.599%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][0]/G
    SLICE_X51Y30         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][0]/Q
                         net (fo=4, routed)           1.722     2.281    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/Q[0]
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.124     2.405 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/i__carry_i_4__9/O
                         net (fo=1, routed)           0.000     2.405    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/i__carry_i_4__9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.937 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.937    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__1/i__carry_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.051 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.051    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__1/i__carry__0_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.322 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/BU_ROT_ppF_reg[0][7]_i_2__0/CO[0]
                         net (fo=8, routed)           1.627     4.949    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/BU_ROT_ppF_reg[0][7]_i_2__0_n_3
    SLICE_X45Y32         LUT4 (Prop_lut4_I2_O)        0.401     5.350 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/BU_ROT_ppF[0][5]_i_1__0/O
                         net (fo=1, routed)           0.000     5.350    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_ROT[0]_21[5]
    SLICE_X45Y32         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_ROT_ppF_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.440    -1.555    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X45Y32         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_ROT_ppF_reg[0][5]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_ROT_ppF_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.322ns  (logic 1.973ns (37.071%)  route 3.349ns (62.929%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][0]/G
    SLICE_X51Y30         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][0]/Q
                         net (fo=4, routed)           1.722     2.281    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/Q[0]
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.124     2.405 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/i__carry_i_4__9/O
                         net (fo=1, routed)           0.000     2.405    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/i__carry_i_4__9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.937 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.937    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__1/i__carry_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.051 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.051    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__1/i__carry__0_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.322 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/BU_ROT_ppF_reg[0][7]_i_2__0/CO[0]
                         net (fo=8, routed)           1.627     4.949    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/BU_ROT_ppF_reg[0][7]_i_2__0_n_3
    SLICE_X45Y32         LUT4 (Prop_lut4_I2_O)        0.373     5.322 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/BU_ROT_ppF[0][4]_i_1__0/O
                         net (fo=1, routed)           0.000     5.322    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_ROT[0]_21[4]
    SLICE_X45Y32         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_ROT_ppF_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.440    -1.555    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X45Y32         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_ROT_ppF_reg[0][4]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_ROT_ppF_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.036ns  (logic 2.001ns (39.733%)  route 3.035ns (60.267%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][0]/G
    SLICE_X51Y30         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][0]/Q
                         net (fo=4, routed)           1.722     2.281    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/Q[0]
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.124     2.405 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/i__carry_i_4__9/O
                         net (fo=1, routed)           0.000     2.405    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/i__carry_i_4__9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.937 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.937    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__1/i__carry_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.051 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.051    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__1/i__carry__0_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.322 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/BU_ROT_ppF_reg[0][7]_i_2__0/CO[0]
                         net (fo=8, routed)           1.313     4.635    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/BU_ROT_ppF_reg[0][7]_i_2__0_n_3
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.401     5.036 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/BU_ROT_ppF[0][7]_i_1__0/O
                         net (fo=1, routed)           0.000     5.036    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_ROT[0]_21[7]
    SLICE_X43Y32         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_ROT_ppF_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.439    -1.556    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X43Y32         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_ROT_ppF_reg[0][7]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_ROT_ppF_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.008ns  (logic 1.973ns (39.396%)  route 3.035ns (60.604%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][0]/G
    SLICE_X51Y30         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][0]/Q
                         net (fo=4, routed)           1.722     2.281    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/Q[0]
    SLICE_X29Y31         LUT2 (Prop_lut2_I0_O)        0.124     2.405 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/i__carry_i_4__9/O
                         net (fo=1, routed)           0.000     2.405    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/i__carry_i_4__9_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.937 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.937    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__1/i__carry_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.051 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.051    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__1/i__carry__0_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.322 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/BU_ROT_ppF_reg[0][7]_i_2__0/CO[0]
                         net (fo=8, routed)           1.313     4.635    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/BU_ROT_ppF_reg[0][7]_i_2__0_n_3
    SLICE_X43Y32         LUT4 (Prop_lut4_I2_O)        0.373     5.008 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/BU_ROT_ppF[0][6]_i_1__0/O
                         net (fo=1, routed)           0.000     5.008    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_ROT[0]_21[6]
    SLICE_X43Y32         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_ROT_ppF_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.439    -1.556    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X43Y32         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_ROT_ppF_reg[0][6]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.674ns  (logic 1.842ns (39.406%)  route 2.832ns (60.594%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][3]/G
    SLICE_X39Y26         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][3]/Q
                         net (fo=2, routed)           1.044     1.603    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/BU_ROT_ppF_reg[0][6][3]
    SLICE_X39Y24         LUT2 (Prop_lut2_I0_O)        0.124     1.727 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry_i_1__2/O
                         net (fo=1, routed)           0.000     1.727    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry_i_1__2_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.128 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.009     2.138    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.252 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.252    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry__0_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.523 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_i_2/CO[0]
                         net (fo=8, routed)           1.231     3.753    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_n_3
    SLICE_X38Y23         LUT6 (Prop_lut6_I3_O)        0.373     4.126 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4_i_1/O
                         net (fo=1, routed)           0.548     4.674    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFOMux_FIFO[0]_10[1]
    SLICE_X38Y22         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        1.431    -1.564    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X38Y22         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[1][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.163ns (62.156%)  route 0.099ns (37.844%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[1][1]/G
    SLICE_X45Y36         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[1][1]/Q
                         net (fo=1, routed)           0.099     0.262    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[1][1]
    SLICE_X47Y37         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.830    -0.860    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/clk
    SLICE_X47Y37         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][1]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[0][7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.163ns (59.706%)  route 0.110ns (40.294%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[0][7]/G
    SLICE_X37Y37         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[0][7]/Q
                         net (fo=1, routed)           0.110     0.273    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[0][7]
    SLICE_X36Y36         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.827    -0.863    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/clk
    SLICE_X36Y36         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][7]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.163ns (57.803%)  route 0.119ns (42.197%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][7]/G
    SLICE_X40Y20         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][7]/Q
                         net (fo=1, routed)           0.119     0.282    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[1][7]
    SLICE_X41Y20         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.822    -0.868    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X41Y20         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][7]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.163ns (57.634%)  route 0.120ns (42.366%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][1]/G
    SLICE_X36Y30         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][1]/Q
                         net (fo=1, routed)           0.120     0.283    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[1][1]
    SLICE_X37Y32         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.824    -0.866    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X37Y32         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][1]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[1][7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.163ns (57.306%)  route 0.121ns (42.694%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[1][7]/G
    SLICE_X44Y41         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[1][7]/Q
                         net (fo=1, routed)           0.121     0.284    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[1][7]
    SLICE_X44Y42         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.833    -0.857    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/clk
    SLICE_X44Y42         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][7]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[0][6]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.163ns (57.295%)  route 0.121ns (42.705%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[0][6]/G
    SLICE_X48Y40         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[0][6]/Q
                         net (fo=1, routed)           0.121     0.284    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[0][6]
    SLICE_X48Y42         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.835    -0.855    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/clk
    SLICE_X48Y42         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][6]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.163ns (57.173%)  route 0.122ns (42.827%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][1]/G
    SLICE_X45Y18         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][1]/Q
                         net (fo=1, routed)           0.122     0.285    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[1][1]
    SLICE_X44Y20         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.823    -0.867    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X44Y20         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][1]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[1][3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][1][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.208ns (72.196%)  route 0.080ns (27.804%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[1][3]/G
    SLICE_X39Y40         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[1][3]/Q
                         net (fo=1, routed)           0.080     0.243    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/FIFO_reg[0][1][7][3]
    SLICE_X38Y40         LUT6 (Prop_lut6_I5_O)        0.045     0.288 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/FIFO[0][1][3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.288    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][1][7]_1[3]
    SLICE_X38Y40         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.831    -0.859    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X38Y40         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][1][3]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[1][6]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.181ns (62.198%)  route 0.110ns (37.802%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[1][6]/G
    SLICE_X46Y43         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[1][6]/Q
                         net (fo=1, routed)           0.110     0.291    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[1][6]
    SLICE_X46Y42         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.833    -0.857    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/clk
    SLICE_X46Y42         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][6]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[1][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.208ns (70.484%)  route 0.087ns (29.516%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[1][0]/G
    SLICE_X39Y40         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[1][0]/Q
                         net (fo=1, routed)           0.087     0.250    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/FIFO_reg[0][1][7][0]
    SLICE_X38Y40         LUT6 (Prop_lut6_I5_O)        0.045     0.295 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/BU_inst/FIFO[0][1][0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.295    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][1][7]_1[0]
    SLICE_X38Y40         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1664, routed)        0.831    -0.859    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X38Y40         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][1][0]/C





