{
    "code": "module TopModule (\n    input logic [7:0] data_in,  // 8-bit input data\n    output logic parity          // 1-bit output for even parity\n);\n\nalways @(*) begin\n    parity = data_in[0] ^ data_in[1] ^ data_in[2] ^ data_in[3] ^\n             data_in[4] ^ data_in[5] ^ data_in[6] ^ data_in[7];\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "C"
    }
}